//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_89, texmode_independent
.address_size 64

.const .align 8 .b8 k_sha512[640] = {34, 174, 40, 215, 152, 47, 138, 66, 205, 101, 239, 35, 145, 68, 55, 113, 47, 59, 77, 236, 207, 251, 192, 181, 188, 219, 137, 129, 165, 219, 181, 233, 56, 181, 72, 243, 91, 194, 86, 57, 25, 208, 5, 182, 241, 17, 241, 89, 155, 79, 25, 175, 164, 130, 63, 146, 24, 129, 109, 218, 213, 94, 28, 171, 66, 2, 3, 163, 152, 170, 7, 216, 190, 111, 112, 69, 1, 91, 131, 18, 140, 178, 228, 78, 190, 133, 49, 36, 226, 180, 255, 213, 195, 125, 12, 85, 111, 137, 123, 242, 116, 93, 190, 114, 177, 150, 22, 59, 254, 177, 222, 128, 53, 18, 199, 37, 167, 6, 220, 155, 148, 38, 105, 207, 116, 241, 155, 193, 210, 74, 241, 158, 193, 105, 155, 228, 227, 37, 79, 56, 134, 71, 190, 239, 181, 213, 140, 139, 198, 157, 193, 15, 101, 156, 172, 119, 204, 161, 12, 36, 117, 2, 43, 89, 111, 44, 233, 45, 131, 228, 166, 110, 170, 132, 116, 74, 212, 251, 65, 189, 220, 169, 176, 92, 181, 83, 17, 131, 218, 136, 249, 118, 171, 223, 102, 238, 82, 81, 62, 152, 16, 50, 180, 45, 109, 198, 49, 168, 63, 33, 251, 152, 200, 39, 3, 176, 228, 14, 239, 190, 199, 127, 89, 191, 194, 143, 168, 61, 243, 11, 224, 198, 37, 167, 10, 147, 71, 145, 167, 213, 111, 130, 3, 224, 81, 99, 202, 6, 112, 110, 14, 10, 103, 41, 41, 20, 252, 47, 210, 70, 133, 10, 183, 39, 38, 201, 38, 92, 56, 33, 27, 46, 237, 42, 196, 90, 252, 109, 44, 77, 223, 179, 149, 157, 19, 13, 56, 83, 222, 99, 175, 139, 84, 115, 10, 101, 168, 178, 119, 60, 187, 10, 106, 118, 230, 174, 237, 71, 46, 201, 194, 129, 59, 53, 130, 20, 133, 44, 114, 146, 100, 3, 241, 76, 161, 232, 191, 162, 1, 48, 66, 188, 75, 102, 26, 168, 145, 151, 248, 208, 112, 139, 75, 194, 48, 190, 84, 6, 163, 81, 108, 199, 24, 82, 239, 214, 25, 232, 146, 209, 16, 169, 101, 85, 36, 6, 153, 214, 42, 32, 113, 87, 133, 53, 14, 244, 184, 209, 187, 50, 112, 160, 106, 16, 200, 208, 210, 184, 22, 193, 164, 25, 83, 171, 65, 81, 8, 108, 55, 30, 153, 235, 142, 223, 76, 119, 72, 39, 168, 72, 155, 225, 181, 188, 176, 52, 99, 90, 201, 197, 179, 12, 28, 57, 203, 138, 65, 227, 74, 170, 216, 78, 115, 227, 99, 119, 79, 202, 156, 91, 163, 184, 178, 214, 243, 111, 46, 104, 252, 178, 239, 93, 238, 130, 143, 116, 96, 47, 23, 67, 111, 99, 165, 120, 114, 171, 240, 161, 20, 120, 200, 132, 236, 57, 100, 26, 8, 2, 199, 140, 40, 30, 99, 35, 250, 255, 190, 144, 233, 189, 130, 222, 235, 108, 80, 164, 21, 121, 198, 178, 247, 163, 249, 190, 43, 83, 114, 227, 242, 120, 113, 198, 156, 97, 38, 234, 206, 62, 39, 202, 7, 194, 192, 33, 199, 184, 134, 209, 30, 235, 224, 205, 214, 125, 218, 234, 120, 209, 110, 238, 127, 79, 125, 245, 186, 111, 23, 114, 170, 103, 240, 6, 166, 152, 200, 162, 197, 125, 99, 10, 174, 13, 249, 190, 4, 152, 63, 17, 27, 71, 28, 19, 53, 11, 113, 27, 132, 125, 4, 35, 245, 119, 219, 40, 147, 36, 199, 64, 123, 171, 202, 50, 188, 190, 201, 21, 10, 190, 158, 60, 76, 13, 16, 156, 196, 103, 29, 67, 182, 66, 62, 203, 190, 212, 197, 76, 42, 126, 101, 252, 156, 41, 127, 89, 236, 250, 214, 58, 171, 111, 203, 95, 23, 88, 71, 74, 140, 25, 68, 108};
.const .align 4 .b8 te0[1024] = {165, 99, 99, 198, 132, 124, 124, 248, 153, 119, 119, 238, 141, 123, 123, 246, 13, 242, 242, 255, 189, 107, 107, 214, 177, 111, 111, 222, 84, 197, 197, 145, 80, 48, 48, 96, 3, 1, 1, 2, 169, 103, 103, 206, 125, 43, 43, 86, 25, 254, 254, 231, 98, 215, 215, 181, 230, 171, 171, 77, 154, 118, 118, 236, 69, 202, 202, 143, 157, 130, 130, 31, 64, 201, 201, 137, 135, 125, 125, 250, 21, 250, 250, 239, 235, 89, 89, 178, 201, 71, 71, 142, 11, 240, 240, 251, 236, 173, 173, 65, 103, 212, 212, 179, 253, 162, 162, 95, 234, 175, 175, 69, 191, 156, 156, 35, 247, 164, 164, 83, 150, 114, 114, 228, 91, 192, 192, 155, 194, 183, 183, 117, 28, 253, 253, 225, 174, 147, 147, 61, 106, 38, 38, 76, 90, 54, 54, 108, 65, 63, 63, 126, 2, 247, 247, 245, 79, 204, 204, 131, 92, 52, 52, 104, 244, 165, 165, 81, 52, 229, 229, 209, 8, 241, 241, 249, 147, 113, 113, 226, 115, 216, 216, 171, 83, 49, 49, 98, 63, 21, 21, 42, 12, 4, 4, 8, 82, 199, 199, 149, 101, 35, 35, 70, 94, 195, 195, 157, 40, 24, 24, 48, 161, 150, 150, 55, 15, 5, 5, 10, 181, 154, 154, 47, 9, 7, 7, 14, 54, 18, 18, 36, 155, 128, 128, 27, 61, 226, 226, 223, 38, 235, 235, 205, 105, 39, 39, 78, 205, 178, 178, 127, 159, 117, 117, 234, 27, 9, 9, 18, 158, 131, 131, 29, 116, 44, 44, 88, 46, 26, 26, 52, 45, 27, 27, 54, 178, 110, 110, 220, 238, 90, 90, 180, 251, 160, 160, 91, 246, 82, 82, 164, 77, 59, 59, 118, 97, 214, 214, 183, 206, 179, 179, 125, 123, 41, 41, 82, 62, 227, 227, 221, 113, 47, 47, 94, 151, 132, 132, 19, 245, 83, 83, 166, 104, 209, 209, 185, 0, 0, 0, 0, 44, 237, 237, 193, 96, 32, 32, 64, 31, 252, 252, 227, 200, 177, 177, 121, 237, 91, 91, 182, 190, 106, 106, 212, 70, 203, 203, 141, 217, 190, 190, 103, 75, 57, 57, 114, 222, 74, 74, 148, 212, 76, 76, 152, 232, 88, 88, 176, 74, 207, 207, 133, 107, 208, 208, 187, 42, 239, 239, 197, 229, 170, 170, 79, 22, 251, 251, 237, 197, 67, 67, 134, 215, 77, 77, 154, 85, 51, 51, 102, 148, 133, 133, 17, 207, 69, 69, 138, 16, 249, 249, 233, 6, 2, 2, 4, 129, 127, 127, 254, 240, 80, 80, 160, 68, 60, 60, 120, 186, 159, 159, 37, 227, 168, 168, 75, 243, 81, 81, 162, 254, 163, 163, 93, 192, 64, 64, 128, 138, 143, 143, 5, 173, 146, 146, 63, 188, 157, 157, 33, 72, 56, 56, 112, 4, 245, 245, 241, 223, 188, 188, 99, 193, 182, 182, 119, 117, 218, 218, 175, 99, 33, 33, 66, 48, 16, 16, 32, 26, 255, 255, 229, 14, 243, 243, 253, 109, 210, 210, 191, 76, 205, 205, 129, 20, 12, 12, 24, 53, 19, 19, 38, 47, 236, 236, 195, 225, 95, 95, 190, 162, 151, 151, 53, 204, 68, 68, 136, 57, 23, 23, 46, 87, 196, 196, 147, 242, 167, 167, 85, 130, 126, 126, 252, 71, 61, 61, 122, 172, 100, 100, 200, 231, 93, 93, 186, 43, 25, 25, 50, 149, 115, 115, 230, 160, 96, 96, 192, 152, 129, 129, 25, 209, 79, 79, 158, 127, 220, 220, 163, 102, 34, 34, 68, 126, 42, 42, 84, 171, 144, 144, 59, 131, 136, 136, 11, 202, 70, 70, 140, 41, 238, 238, 199, 211, 184, 184, 107, 60, 20, 20, 40, 121, 222, 222, 167, 226, 94, 94, 188, 29, 11, 11, 22, 118, 219, 219, 173, 59, 224, 224, 219, 86, 50, 50, 100, 78, 58, 58, 116, 30, 10, 10, 20, 219, 73, 73, 146, 10, 6, 6, 12, 108, 36, 36, 72, 228, 92, 92, 184, 93, 194, 194, 159, 110, 211, 211, 189, 239, 172, 172, 67, 166, 98, 98, 196, 168, 145, 145, 57, 164, 149, 149, 49, 55, 228, 228, 211, 139, 121, 121, 242, 50, 231, 231, 213, 67, 200, 200, 139, 89, 55, 55, 110, 183, 109, 109, 218, 140, 141, 141, 1, 100, 213, 213, 177, 210, 78, 78, 156, 224, 169, 169, 73, 180, 108, 108, 216, 250, 86, 86, 172, 7, 244, 244, 243, 37, 234, 234, 207, 175, 101, 101, 202, 142, 122, 122, 244, 233, 174, 174, 71, 24, 8, 8, 16, 213, 186, 186, 111, 136, 120, 120, 240, 111, 37, 37, 74, 114, 46, 46, 92, 36, 28, 28, 56, 241, 166, 166, 87, 199, 180, 180, 115, 81, 198, 198, 151, 35, 232, 232, 203, 124, 221, 221, 161, 156, 116, 116, 232, 33, 31, 31, 62, 221, 75, 75, 150, 220, 189, 189, 97, 134, 139, 139, 13, 133, 138, 138, 15, 144, 112, 112, 224, 66, 62, 62, 124, 196, 181, 181, 113, 170, 102, 102, 204, 216, 72, 72, 144, 5, 3, 3, 6, 1, 246, 246, 247, 18, 14, 14, 28, 163, 97, 97, 194, 95, 53, 53, 106, 249, 87, 87, 174, 208, 185, 185, 105, 145, 134, 134, 23, 88, 193, 193, 153, 39, 29, 29, 58, 185, 158, 158, 39, 56, 225, 225, 217, 19, 248, 248, 235, 179, 152, 152, 43, 51, 17, 17, 34, 187, 105, 105, 210, 112, 217, 217, 169, 137, 142, 142, 7, 167, 148, 148, 51, 182, 155, 155, 45, 34, 30, 30, 60, 146, 135, 135, 21, 32, 233, 233, 201, 73, 206, 206, 135, 255, 85, 85, 170, 120, 40, 40, 80, 122, 223, 223, 165, 143, 140, 140, 3, 248, 161, 161, 89, 128, 137, 137, 9, 23, 13, 13, 26, 218, 191, 191, 101, 49, 230, 230, 215, 198, 66, 66, 132, 184, 104, 104, 208, 195, 65, 65, 130, 176, 153, 153, 41, 119, 45, 45, 90, 17, 15, 15, 30, 203, 176, 176, 123, 252, 84, 84, 168, 214, 187, 187, 109, 58, 22, 22, 44};
.const .align 4 .b8 te1[1024] = {99, 99, 198, 165, 124, 124, 248, 132, 119, 119, 238, 153, 123, 123, 246, 141, 242, 242, 255, 13, 107, 107, 214, 189, 111, 111, 222, 177, 197, 197, 145, 84, 48, 48, 96, 80, 1, 1, 2, 3, 103, 103, 206, 169, 43, 43, 86, 125, 254, 254, 231, 25, 215, 215, 181, 98, 171, 171, 77, 230, 118, 118, 236, 154, 202, 202, 143, 69, 130, 130, 31, 157, 201, 201, 137, 64, 125, 125, 250, 135, 250, 250, 239, 21, 89, 89, 178, 235, 71, 71, 142, 201, 240, 240, 251, 11, 173, 173, 65, 236, 212, 212, 179, 103, 162, 162, 95, 253, 175, 175, 69, 234, 156, 156, 35, 191, 164, 164, 83, 247, 114, 114, 228, 150, 192, 192, 155, 91, 183, 183, 117, 194, 253, 253, 225, 28, 147, 147, 61, 174, 38, 38, 76, 106, 54, 54, 108, 90, 63, 63, 126, 65, 247, 247, 245, 2, 204, 204, 131, 79, 52, 52, 104, 92, 165, 165, 81, 244, 229, 229, 209, 52, 241, 241, 249, 8, 113, 113, 226, 147, 216, 216, 171, 115, 49, 49, 98, 83, 21, 21, 42, 63, 4, 4, 8, 12, 199, 199, 149, 82, 35, 35, 70, 101, 195, 195, 157, 94, 24, 24, 48, 40, 150, 150, 55, 161, 5, 5, 10, 15, 154, 154, 47, 181, 7, 7, 14, 9, 18, 18, 36, 54, 128, 128, 27, 155, 226, 226, 223, 61, 235, 235, 205, 38, 39, 39, 78, 105, 178, 178, 127, 205, 117, 117, 234, 159, 9, 9, 18, 27, 131, 131, 29, 158, 44, 44, 88, 116, 26, 26, 52, 46, 27, 27, 54, 45, 110, 110, 220, 178, 90, 90, 180, 238, 160, 160, 91, 251, 82, 82, 164, 246, 59, 59, 118, 77, 214, 214, 183, 97, 179, 179, 125, 206, 41, 41, 82, 123, 227, 227, 221, 62, 47, 47, 94, 113, 132, 132, 19, 151, 83, 83, 166, 245, 209, 209, 185, 104, 0, 0, 0, 0, 237, 237, 193, 44, 32, 32, 64, 96, 252, 252, 227, 31, 177, 177, 121, 200, 91, 91, 182, 237, 106, 106, 212, 190, 203, 203, 141, 70, 190, 190, 103, 217, 57, 57, 114, 75, 74, 74, 148, 222, 76, 76, 152, 212, 88, 88, 176, 232, 207, 207, 133, 74, 208, 208, 187, 107, 239, 239, 197, 42, 170, 170, 79, 229, 251, 251, 237, 22, 67, 67, 134, 197, 77, 77, 154, 215, 51, 51, 102, 85, 133, 133, 17, 148, 69, 69, 138, 207, 249, 249, 233, 16, 2, 2, 4, 6, 127, 127, 254, 129, 80, 80, 160, 240, 60, 60, 120, 68, 159, 159, 37, 186, 168, 168, 75, 227, 81, 81, 162, 243, 163, 163, 93, 254, 64, 64, 128, 192, 143, 143, 5, 138, 146, 146, 63, 173, 157, 157, 33, 188, 56, 56, 112, 72, 245, 245, 241, 4, 188, 188, 99, 223, 182, 182, 119, 193, 218, 218, 175, 117, 33, 33, 66, 99, 16, 16, 32, 48, 255, 255, 229, 26, 243, 243, 253, 14, 210, 210, 191, 109, 205, 205, 129, 76, 12, 12, 24, 20, 19, 19, 38, 53, 236, 236, 195, 47, 95, 95, 190, 225, 151, 151, 53, 162, 68, 68, 136, 204, 23, 23, 46, 57, 196, 196, 147, 87, 167, 167, 85, 242, 126, 126, 252, 130, 61, 61, 122, 71, 100, 100, 200, 172, 93, 93, 186, 231, 25, 25, 50, 43, 115, 115, 230, 149, 96, 96, 192, 160, 129, 129, 25, 152, 79, 79, 158, 209, 220, 220, 163, 127, 34, 34, 68, 102, 42, 42, 84, 126, 144, 144, 59, 171, 136, 136, 11, 131, 70, 70, 140, 202, 238, 238, 199, 41, 184, 184, 107, 211, 20, 20, 40, 60, 222, 222, 167, 121, 94, 94, 188, 226, 11, 11, 22, 29, 219, 219, 173, 118, 224, 224, 219, 59, 50, 50, 100, 86, 58, 58, 116, 78, 10, 10, 20, 30, 73, 73, 146, 219, 6, 6, 12, 10, 36, 36, 72, 108, 92, 92, 184, 228, 194, 194, 159, 93, 211, 211, 189, 110, 172, 172, 67, 239, 98, 98, 196, 166, 145, 145, 57, 168, 149, 149, 49, 164, 228, 228, 211, 55, 121, 121, 242, 139, 231, 231, 213, 50, 200, 200, 139, 67, 55, 55, 110, 89, 109, 109, 218, 183, 141, 141, 1, 140, 213, 213, 177, 100, 78, 78, 156, 210, 169, 169, 73, 224, 108, 108, 216, 180, 86, 86, 172, 250, 244, 244, 243, 7, 234, 234, 207, 37, 101, 101, 202, 175, 122, 122, 244, 142, 174, 174, 71, 233, 8, 8, 16, 24, 186, 186, 111, 213, 120, 120, 240, 136, 37, 37, 74, 111, 46, 46, 92, 114, 28, 28, 56, 36, 166, 166, 87, 241, 180, 180, 115, 199, 198, 198, 151, 81, 232, 232, 203, 35, 221, 221, 161, 124, 116, 116, 232, 156, 31, 31, 62, 33, 75, 75, 150, 221, 189, 189, 97, 220, 139, 139, 13, 134, 138, 138, 15, 133, 112, 112, 224, 144, 62, 62, 124, 66, 181, 181, 113, 196, 102, 102, 204, 170, 72, 72, 144, 216, 3, 3, 6, 5, 246, 246, 247, 1, 14, 14, 28, 18, 97, 97, 194, 163, 53, 53, 106, 95, 87, 87, 174, 249, 185, 185, 105, 208, 134, 134, 23, 145, 193, 193, 153, 88, 29, 29, 58, 39, 158, 158, 39, 185, 225, 225, 217, 56, 248, 248, 235, 19, 152, 152, 43, 179, 17, 17, 34, 51, 105, 105, 210, 187, 217, 217, 169, 112, 142, 142, 7, 137, 148, 148, 51, 167, 155, 155, 45, 182, 30, 30, 60, 34, 135, 135, 21, 146, 233, 233, 201, 32, 206, 206, 135, 73, 85, 85, 170, 255, 40, 40, 80, 120, 223, 223, 165, 122, 140, 140, 3, 143, 161, 161, 89, 248, 137, 137, 9, 128, 13, 13, 26, 23, 191, 191, 101, 218, 230, 230, 215, 49, 66, 66, 132, 198, 104, 104, 208, 184, 65, 65, 130, 195, 153, 153, 41, 176, 45, 45, 90, 119, 15, 15, 30, 17, 176, 176, 123, 203, 84, 84, 168, 252, 187, 187, 109, 214, 22, 22, 44, 58};
.const .align 4 .b8 te2[1024] = {99, 198, 165, 99, 124, 248, 132, 124, 119, 238, 153, 119, 123, 246, 141, 123, 242, 255, 13, 242, 107, 214, 189, 107, 111, 222, 177, 111, 197, 145, 84, 197, 48, 96, 80, 48, 1, 2, 3, 1, 103, 206, 169, 103, 43, 86, 125, 43, 254, 231, 25, 254, 215, 181, 98, 215, 171, 77, 230, 171, 118, 236, 154, 118, 202, 143, 69, 202, 130, 31, 157, 130, 201, 137, 64, 201, 125, 250, 135, 125, 250, 239, 21, 250, 89, 178, 235, 89, 71, 142, 201, 71, 240, 251, 11, 240, 173, 65, 236, 173, 212, 179, 103, 212, 162, 95, 253, 162, 175, 69, 234, 175, 156, 35, 191, 156, 164, 83, 247, 164, 114, 228, 150, 114, 192, 155, 91, 192, 183, 117, 194, 183, 253, 225, 28, 253, 147, 61, 174, 147, 38, 76, 106, 38, 54, 108, 90, 54, 63, 126, 65, 63, 247, 245, 2, 247, 204, 131, 79, 204, 52, 104, 92, 52, 165, 81, 244, 165, 229, 209, 52, 229, 241, 249, 8, 241, 113, 226, 147, 113, 216, 171, 115, 216, 49, 98, 83, 49, 21, 42, 63, 21, 4, 8, 12, 4, 199, 149, 82, 199, 35, 70, 101, 35, 195, 157, 94, 195, 24, 48, 40, 24, 150, 55, 161, 150, 5, 10, 15, 5, 154, 47, 181, 154, 7, 14, 9, 7, 18, 36, 54, 18, 128, 27, 155, 128, 226, 223, 61, 226, 235, 205, 38, 235, 39, 78, 105, 39, 178, 127, 205, 178, 117, 234, 159, 117, 9, 18, 27, 9, 131, 29, 158, 131, 44, 88, 116, 44, 26, 52, 46, 26, 27, 54, 45, 27, 110, 220, 178, 110, 90, 180, 238, 90, 160, 91, 251, 160, 82, 164, 246, 82, 59, 118, 77, 59, 214, 183, 97, 214, 179, 125, 206, 179, 41, 82, 123, 41, 227, 221, 62, 227, 47, 94, 113, 47, 132, 19, 151, 132, 83, 166, 245, 83, 209, 185, 104, 209, 0, 0, 0, 0, 237, 193, 44, 237, 32, 64, 96, 32, 252, 227, 31, 252, 177, 121, 200, 177, 91, 182, 237, 91, 106, 212, 190, 106, 203, 141, 70, 203, 190, 103, 217, 190, 57, 114, 75, 57, 74, 148, 222, 74, 76, 152, 212, 76, 88, 176, 232, 88, 207, 133, 74, 207, 208, 187, 107, 208, 239, 197, 42, 239, 170, 79, 229, 170, 251, 237, 22, 251, 67, 134, 197, 67, 77, 154, 215, 77, 51, 102, 85, 51, 133, 17, 148, 133, 69, 138, 207, 69, 249, 233, 16, 249, 2, 4, 6, 2, 127, 254, 129, 127, 80, 160, 240, 80, 60, 120, 68, 60, 159, 37, 186, 159, 168, 75, 227, 168, 81, 162, 243, 81, 163, 93, 254, 163, 64, 128, 192, 64, 143, 5, 138, 143, 146, 63, 173, 146, 157, 33, 188, 157, 56, 112, 72, 56, 245, 241, 4, 245, 188, 99, 223, 188, 182, 119, 193, 182, 218, 175, 117, 218, 33, 66, 99, 33, 16, 32, 48, 16, 255, 229, 26, 255, 243, 253, 14, 243, 210, 191, 109, 210, 205, 129, 76, 205, 12, 24, 20, 12, 19, 38, 53, 19, 236, 195, 47, 236, 95, 190, 225, 95, 151, 53, 162, 151, 68, 136, 204, 68, 23, 46, 57, 23, 196, 147, 87, 196, 167, 85, 242, 167, 126, 252, 130, 126, 61, 122, 71, 61, 100, 200, 172, 100, 93, 186, 231, 93, 25, 50, 43, 25, 115, 230, 149, 115, 96, 192, 160, 96, 129, 25, 152, 129, 79, 158, 209, 79, 220, 163, 127, 220, 34, 68, 102, 34, 42, 84, 126, 42, 144, 59, 171, 144, 136, 11, 131, 136, 70, 140, 202, 70, 238, 199, 41, 238, 184, 107, 211, 184, 20, 40, 60, 20, 222, 167, 121, 222, 94, 188, 226, 94, 11, 22, 29, 11, 219, 173, 118, 219, 224, 219, 59, 224, 50, 100, 86, 50, 58, 116, 78, 58, 10, 20, 30, 10, 73, 146, 219, 73, 6, 12, 10, 6, 36, 72, 108, 36, 92, 184, 228, 92, 194, 159, 93, 194, 211, 189, 110, 211, 172, 67, 239, 172, 98, 196, 166, 98, 145, 57, 168, 145, 149, 49, 164, 149, 228, 211, 55, 228, 121, 242, 139, 121, 231, 213, 50, 231, 200, 139, 67, 200, 55, 110, 89, 55, 109, 218, 183, 109, 141, 1, 140, 141, 213, 177, 100, 213, 78, 156, 210, 78, 169, 73, 224, 169, 108, 216, 180, 108, 86, 172, 250, 86, 244, 243, 7, 244, 234, 207, 37, 234, 101, 202, 175, 101, 122, 244, 142, 122, 174, 71, 233, 174, 8, 16, 24, 8, 186, 111, 213, 186, 120, 240, 136, 120, 37, 74, 111, 37, 46, 92, 114, 46, 28, 56, 36, 28, 166, 87, 241, 166, 180, 115, 199, 180, 198, 151, 81, 198, 232, 203, 35, 232, 221, 161, 124, 221, 116, 232, 156, 116, 31, 62, 33, 31, 75, 150, 221, 75, 189, 97, 220, 189, 139, 13, 134, 139, 138, 15, 133, 138, 112, 224, 144, 112, 62, 124, 66, 62, 181, 113, 196, 181, 102, 204, 170, 102, 72, 144, 216, 72, 3, 6, 5, 3, 246, 247, 1, 246, 14, 28, 18, 14, 97, 194, 163, 97, 53, 106, 95, 53, 87, 174, 249, 87, 185, 105, 208, 185, 134, 23, 145, 134, 193, 153, 88, 193, 29, 58, 39, 29, 158, 39, 185, 158, 225, 217, 56, 225, 248, 235, 19, 248, 152, 43, 179, 152, 17, 34, 51, 17, 105, 210, 187, 105, 217, 169, 112, 217, 142, 7, 137, 142, 148, 51, 167, 148, 155, 45, 182, 155, 30, 60, 34, 30, 135, 21, 146, 135, 233, 201, 32, 233, 206, 135, 73, 206, 85, 170, 255, 85, 40, 80, 120, 40, 223, 165, 122, 223, 140, 3, 143, 140, 161, 89, 248, 161, 137, 9, 128, 137, 13, 26, 23, 13, 191, 101, 218, 191, 230, 215, 49, 230, 66, 132, 198, 66, 104, 208, 184, 104, 65, 130, 195, 65, 153, 41, 176, 153, 45, 90, 119, 45, 15, 30, 17, 15, 176, 123, 203, 176, 84, 168, 252, 84, 187, 109, 214, 187, 22, 44, 58, 22};
.const .align 4 .b8 te3[1024] = {198, 165, 99, 99, 248, 132, 124, 124, 238, 153, 119, 119, 246, 141, 123, 123, 255, 13, 242, 242, 214, 189, 107, 107, 222, 177, 111, 111, 145, 84, 197, 197, 96, 80, 48, 48, 2, 3, 1, 1, 206, 169, 103, 103, 86, 125, 43, 43, 231, 25, 254, 254, 181, 98, 215, 215, 77, 230, 171, 171, 236, 154, 118, 118, 143, 69, 202, 202, 31, 157, 130, 130, 137, 64, 201, 201, 250, 135, 125, 125, 239, 21, 250, 250, 178, 235, 89, 89, 142, 201, 71, 71, 251, 11, 240, 240, 65, 236, 173, 173, 179, 103, 212, 212, 95, 253, 162, 162, 69, 234, 175, 175, 35, 191, 156, 156, 83, 247, 164, 164, 228, 150, 114, 114, 155, 91, 192, 192, 117, 194, 183, 183, 225, 28, 253, 253, 61, 174, 147, 147, 76, 106, 38, 38, 108, 90, 54, 54, 126, 65, 63, 63, 245, 2, 247, 247, 131, 79, 204, 204, 104, 92, 52, 52, 81, 244, 165, 165, 209, 52, 229, 229, 249, 8, 241, 241, 226, 147, 113, 113, 171, 115, 216, 216, 98, 83, 49, 49, 42, 63, 21, 21, 8, 12, 4, 4, 149, 82, 199, 199, 70, 101, 35, 35, 157, 94, 195, 195, 48, 40, 24, 24, 55, 161, 150, 150, 10, 15, 5, 5, 47, 181, 154, 154, 14, 9, 7, 7, 36, 54, 18, 18, 27, 155, 128, 128, 223, 61, 226, 226, 205, 38, 235, 235, 78, 105, 39, 39, 127, 205, 178, 178, 234, 159, 117, 117, 18, 27, 9, 9, 29, 158, 131, 131, 88, 116, 44, 44, 52, 46, 26, 26, 54, 45, 27, 27, 220, 178, 110, 110, 180, 238, 90, 90, 91, 251, 160, 160, 164, 246, 82, 82, 118, 77, 59, 59, 183, 97, 214, 214, 125, 206, 179, 179, 82, 123, 41, 41, 221, 62, 227, 227, 94, 113, 47, 47, 19, 151, 132, 132, 166, 245, 83, 83, 185, 104, 209, 209, 0, 0, 0, 0, 193, 44, 237, 237, 64, 96, 32, 32, 227, 31, 252, 252, 121, 200, 177, 177, 182, 237, 91, 91, 212, 190, 106, 106, 141, 70, 203, 203, 103, 217, 190, 190, 114, 75, 57, 57, 148, 222, 74, 74, 152, 212, 76, 76, 176, 232, 88, 88, 133, 74, 207, 207, 187, 107, 208, 208, 197, 42, 239, 239, 79, 229, 170, 170, 237, 22, 251, 251, 134, 197, 67, 67, 154, 215, 77, 77, 102, 85, 51, 51, 17, 148, 133, 133, 138, 207, 69, 69, 233, 16, 249, 249, 4, 6, 2, 2, 254, 129, 127, 127, 160, 240, 80, 80, 120, 68, 60, 60, 37, 186, 159, 159, 75, 227, 168, 168, 162, 243, 81, 81, 93, 254, 163, 163, 128, 192, 64, 64, 5, 138, 143, 143, 63, 173, 146, 146, 33, 188, 157, 157, 112, 72, 56, 56, 241, 4, 245, 245, 99, 223, 188, 188, 119, 193, 182, 182, 175, 117, 218, 218, 66, 99, 33, 33, 32, 48, 16, 16, 229, 26, 255, 255, 253, 14, 243, 243, 191, 109, 210, 210, 129, 76, 205, 205, 24, 20, 12, 12, 38, 53, 19, 19, 195, 47, 236, 236, 190, 225, 95, 95, 53, 162, 151, 151, 136, 204, 68, 68, 46, 57, 23, 23, 147, 87, 196, 196, 85, 242, 167, 167, 252, 130, 126, 126, 122, 71, 61, 61, 200, 172, 100, 100, 186, 231, 93, 93, 50, 43, 25, 25, 230, 149, 115, 115, 192, 160, 96, 96, 25, 152, 129, 129, 158, 209, 79, 79, 163, 127, 220, 220, 68, 102, 34, 34, 84, 126, 42, 42, 59, 171, 144, 144, 11, 131, 136, 136, 140, 202, 70, 70, 199, 41, 238, 238, 107, 211, 184, 184, 40, 60, 20, 20, 167, 121, 222, 222, 188, 226, 94, 94, 22, 29, 11, 11, 173, 118, 219, 219, 219, 59, 224, 224, 100, 86, 50, 50, 116, 78, 58, 58, 20, 30, 10, 10, 146, 219, 73, 73, 12, 10, 6, 6, 72, 108, 36, 36, 184, 228, 92, 92, 159, 93, 194, 194, 189, 110, 211, 211, 67, 239, 172, 172, 196, 166, 98, 98, 57, 168, 145, 145, 49, 164, 149, 149, 211, 55, 228, 228, 242, 139, 121, 121, 213, 50, 231, 231, 139, 67, 200, 200, 110, 89, 55, 55, 218, 183, 109, 109, 1, 140, 141, 141, 177, 100, 213, 213, 156, 210, 78, 78, 73, 224, 169, 169, 216, 180, 108, 108, 172, 250, 86, 86, 243, 7, 244, 244, 207, 37, 234, 234, 202, 175, 101, 101, 244, 142, 122, 122, 71, 233, 174, 174, 16, 24, 8, 8, 111, 213, 186, 186, 240, 136, 120, 120, 74, 111, 37, 37, 92, 114, 46, 46, 56, 36, 28, 28, 87, 241, 166, 166, 115, 199, 180, 180, 151, 81, 198, 198, 203, 35, 232, 232, 161, 124, 221, 221, 232, 156, 116, 116, 62, 33, 31, 31, 150, 221, 75, 75, 97, 220, 189, 189, 13, 134, 139, 139, 15, 133, 138, 138, 224, 144, 112, 112, 124, 66, 62, 62, 113, 196, 181, 181, 204, 170, 102, 102, 144, 216, 72, 72, 6, 5, 3, 3, 247, 1, 246, 246, 28, 18, 14, 14, 194, 163, 97, 97, 106, 95, 53, 53, 174, 249, 87, 87, 105, 208, 185, 185, 23, 145, 134, 134, 153, 88, 193, 193, 58, 39, 29, 29, 39, 185, 158, 158, 217, 56, 225, 225, 235, 19, 248, 248, 43, 179, 152, 152, 34, 51, 17, 17, 210, 187, 105, 105, 169, 112, 217, 217, 7, 137, 142, 142, 51, 167, 148, 148, 45, 182, 155, 155, 60, 34, 30, 30, 21, 146, 135, 135, 201, 32, 233, 233, 135, 73, 206, 206, 170, 255, 85, 85, 80, 120, 40, 40, 165, 122, 223, 223, 3, 143, 140, 140, 89, 248, 161, 161, 9, 128, 137, 137, 26, 23, 13, 13, 101, 218, 191, 191, 215, 49, 230, 230, 132, 198, 66, 66, 208, 184, 104, 104, 130, 195, 65, 65, 41, 176, 153, 153, 90, 119, 45, 45, 30, 17, 15, 15, 123, 203, 176, 176, 168, 252, 84, 84, 109, 214, 187, 187, 44, 58, 22, 22};
.const .align 4 .b8 te4[1024] = {99, 99, 99, 99, 124, 124, 124, 124, 119, 119, 119, 119, 123, 123, 123, 123, 242, 242, 242, 242, 107, 107, 107, 107, 111, 111, 111, 111, 197, 197, 197, 197, 48, 48, 48, 48, 1, 1, 1, 1, 103, 103, 103, 103, 43, 43, 43, 43, 254, 254, 254, 254, 215, 215, 215, 215, 171, 171, 171, 171, 118, 118, 118, 118, 202, 202, 202, 202, 130, 130, 130, 130, 201, 201, 201, 201, 125, 125, 125, 125, 250, 250, 250, 250, 89, 89, 89, 89, 71, 71, 71, 71, 240, 240, 240, 240, 173, 173, 173, 173, 212, 212, 212, 212, 162, 162, 162, 162, 175, 175, 175, 175, 156, 156, 156, 156, 164, 164, 164, 164, 114, 114, 114, 114, 192, 192, 192, 192, 183, 183, 183, 183, 253, 253, 253, 253, 147, 147, 147, 147, 38, 38, 38, 38, 54, 54, 54, 54, 63, 63, 63, 63, 247, 247, 247, 247, 204, 204, 204, 204, 52, 52, 52, 52, 165, 165, 165, 165, 229, 229, 229, 229, 241, 241, 241, 241, 113, 113, 113, 113, 216, 216, 216, 216, 49, 49, 49, 49, 21, 21, 21, 21, 4, 4, 4, 4, 199, 199, 199, 199, 35, 35, 35, 35, 195, 195, 195, 195, 24, 24, 24, 24, 150, 150, 150, 150, 5, 5, 5, 5, 154, 154, 154, 154, 7, 7, 7, 7, 18, 18, 18, 18, 128, 128, 128, 128, 226, 226, 226, 226, 235, 235, 235, 235, 39, 39, 39, 39, 178, 178, 178, 178, 117, 117, 117, 117, 9, 9, 9, 9, 131, 131, 131, 131, 44, 44, 44, 44, 26, 26, 26, 26, 27, 27, 27, 27, 110, 110, 110, 110, 90, 90, 90, 90, 160, 160, 160, 160, 82, 82, 82, 82, 59, 59, 59, 59, 214, 214, 214, 214, 179, 179, 179, 179, 41, 41, 41, 41, 227, 227, 227, 227, 47, 47, 47, 47, 132, 132, 132, 132, 83, 83, 83, 83, 209, 209, 209, 209, 0, 0, 0, 0, 237, 237, 237, 237, 32, 32, 32, 32, 252, 252, 252, 252, 177, 177, 177, 177, 91, 91, 91, 91, 106, 106, 106, 106, 203, 203, 203, 203, 190, 190, 190, 190, 57, 57, 57, 57, 74, 74, 74, 74, 76, 76, 76, 76, 88, 88, 88, 88, 207, 207, 207, 207, 208, 208, 208, 208, 239, 239, 239, 239, 170, 170, 170, 170, 251, 251, 251, 251, 67, 67, 67, 67, 77, 77, 77, 77, 51, 51, 51, 51, 133, 133, 133, 133, 69, 69, 69, 69, 249, 249, 249, 249, 2, 2, 2, 2, 127, 127, 127, 127, 80, 80, 80, 80, 60, 60, 60, 60, 159, 159, 159, 159, 168, 168, 168, 168, 81, 81, 81, 81, 163, 163, 163, 163, 64, 64, 64, 64, 143, 143, 143, 143, 146, 146, 146, 146, 157, 157, 157, 157, 56, 56, 56, 56, 245, 245, 245, 245, 188, 188, 188, 188, 182, 182, 182, 182, 218, 218, 218, 218, 33, 33, 33, 33, 16, 16, 16, 16, 255, 255, 255, 255, 243, 243, 243, 243, 210, 210, 210, 210, 205, 205, 205, 205, 12, 12, 12, 12, 19, 19, 19, 19, 236, 236, 236, 236, 95, 95, 95, 95, 151, 151, 151, 151, 68, 68, 68, 68, 23, 23, 23, 23, 196, 196, 196, 196, 167, 167, 167, 167, 126, 126, 126, 126, 61, 61, 61, 61, 100, 100, 100, 100, 93, 93, 93, 93, 25, 25, 25, 25, 115, 115, 115, 115, 96, 96, 96, 96, 129, 129, 129, 129, 79, 79, 79, 79, 220, 220, 220, 220, 34, 34, 34, 34, 42, 42, 42, 42, 144, 144, 144, 144, 136, 136, 136, 136, 70, 70, 70, 70, 238, 238, 238, 238, 184, 184, 184, 184, 20, 20, 20, 20, 222, 222, 222, 222, 94, 94, 94, 94, 11, 11, 11, 11, 219, 219, 219, 219, 224, 224, 224, 224, 50, 50, 50, 50, 58, 58, 58, 58, 10, 10, 10, 10, 73, 73, 73, 73, 6, 6, 6, 6, 36, 36, 36, 36, 92, 92, 92, 92, 194, 194, 194, 194, 211, 211, 211, 211, 172, 172, 172, 172, 98, 98, 98, 98, 145, 145, 145, 145, 149, 149, 149, 149, 228, 228, 228, 228, 121, 121, 121, 121, 231, 231, 231, 231, 200, 200, 200, 200, 55, 55, 55, 55, 109, 109, 109, 109, 141, 141, 141, 141, 213, 213, 213, 213, 78, 78, 78, 78, 169, 169, 169, 169, 108, 108, 108, 108, 86, 86, 86, 86, 244, 244, 244, 244, 234, 234, 234, 234, 101, 101, 101, 101, 122, 122, 122, 122, 174, 174, 174, 174, 8, 8, 8, 8, 186, 186, 186, 186, 120, 120, 120, 120, 37, 37, 37, 37, 46, 46, 46, 46, 28, 28, 28, 28, 166, 166, 166, 166, 180, 180, 180, 180, 198, 198, 198, 198, 232, 232, 232, 232, 221, 221, 221, 221, 116, 116, 116, 116, 31, 31, 31, 31, 75, 75, 75, 75, 189, 189, 189, 189, 139, 139, 139, 139, 138, 138, 138, 138, 112, 112, 112, 112, 62, 62, 62, 62, 181, 181, 181, 181, 102, 102, 102, 102, 72, 72, 72, 72, 3, 3, 3, 3, 246, 246, 246, 246, 14, 14, 14, 14, 97, 97, 97, 97, 53, 53, 53, 53, 87, 87, 87, 87, 185, 185, 185, 185, 134, 134, 134, 134, 193, 193, 193, 193, 29, 29, 29, 29, 158, 158, 158, 158, 225, 225, 225, 225, 248, 248, 248, 248, 152, 152, 152, 152, 17, 17, 17, 17, 105, 105, 105, 105, 217, 217, 217, 217, 142, 142, 142, 142, 148, 148, 148, 148, 155, 155, 155, 155, 30, 30, 30, 30, 135, 135, 135, 135, 233, 233, 233, 233, 206, 206, 206, 206, 85, 85, 85, 85, 40, 40, 40, 40, 223, 223, 223, 223, 140, 140, 140, 140, 161, 161, 161, 161, 137, 137, 137, 137, 13, 13, 13, 13, 191, 191, 191, 191, 230, 230, 230, 230, 66, 66, 66, 66, 104, 104, 104, 104, 65, 65, 65, 65, 153, 153, 153, 153, 45, 45, 45, 45, 15, 15, 15, 15, 176, 176, 176, 176, 84, 84, 84, 84, 187, 187, 187, 187, 22, 22, 22, 22};
.const .align 4 .b8 td0[1024] = {80, 167, 244, 81, 83, 101, 65, 126, 195, 164, 23, 26, 150, 94, 39, 58, 203, 107, 171, 59, 241, 69, 157, 31, 171, 88, 250, 172, 147, 3, 227, 75, 85, 250, 48, 32, 246, 109, 118, 173, 145, 118, 204, 136, 37, 76, 2, 245, 252, 215, 229, 79, 215, 203, 42, 197, 128, 68, 53, 38, 143, 163, 98, 181, 73, 90, 177, 222, 103, 27, 186, 37, 152, 14, 234, 69, 225, 192, 254, 93, 2, 117, 47, 195, 18, 240, 76, 129, 163, 151, 70, 141, 198, 249, 211, 107, 231, 95, 143, 3, 149, 156, 146, 21, 235, 122, 109, 191, 218, 89, 82, 149, 45, 131, 190, 212, 211, 33, 116, 88, 41, 105, 224, 73, 68, 200, 201, 142, 106, 137, 194, 117, 120, 121, 142, 244, 107, 62, 88, 153, 221, 113, 185, 39, 182, 79, 225, 190, 23, 173, 136, 240, 102, 172, 32, 201, 180, 58, 206, 125, 24, 74, 223, 99, 130, 49, 26, 229, 96, 51, 81, 151, 69, 127, 83, 98, 224, 119, 100, 177, 132, 174, 107, 187, 28, 160, 129, 254, 148, 43, 8, 249, 88, 104, 72, 112, 25, 253, 69, 143, 135, 108, 222, 148, 183, 248, 123, 82, 35, 211, 115, 171, 226, 2, 75, 114, 87, 143, 31, 227, 42, 171, 85, 102, 7, 40, 235, 178, 3, 194, 181, 47, 154, 123, 197, 134, 165, 8, 55, 211, 242, 135, 40, 48, 178, 165, 191, 35, 186, 106, 3, 2, 92, 130, 22, 237, 43, 28, 207, 138, 146, 180, 121, 167, 240, 242, 7, 243, 161, 226, 105, 78, 205, 244, 218, 101, 213, 190, 5, 6, 31, 98, 52, 209, 138, 254, 166, 196, 157, 83, 46, 52, 160, 85, 243, 162, 50, 225, 138, 5, 117, 235, 246, 164, 57, 236, 131, 11, 170, 239, 96, 64, 6, 159, 113, 94, 81, 16, 110, 189, 249, 138, 33, 62, 61, 6, 221, 150, 174, 5, 62, 221, 70, 189, 230, 77, 181, 141, 84, 145, 5, 93, 196, 113, 111, 212, 6, 4, 255, 21, 80, 96, 36, 251, 152, 25, 151, 233, 189, 214, 204, 67, 64, 137, 119, 158, 217, 103, 189, 66, 232, 176, 136, 139, 137, 7, 56, 91, 25, 231, 219, 238, 200, 121, 71, 10, 124, 161, 233, 15, 66, 124, 201, 30, 132, 248, 0, 0, 0, 0, 131, 134, 128, 9, 72, 237, 43, 50, 172, 112, 17, 30, 78, 114, 90, 108, 251, 255, 14, 253, 86, 56, 133, 15, 30, 213, 174, 61, 39, 57, 45, 54, 100, 217, 15, 10, 33, 166, 92, 104, 209, 84, 91, 155, 58, 46, 54, 36, 177, 103, 10, 12, 15, 231, 87, 147, 210, 150, 238, 180, 158, 145, 155, 27, 79, 197, 192, 128, 162, 32, 220, 97, 105, 75, 119, 90, 22, 26, 18, 28, 10, 186, 147, 226, 229, 42, 160, 192, 67, 224, 34, 60, 29, 23, 27, 18, 11, 13, 9, 14, 173, 199, 139, 242, 185, 168, 182, 45, 200, 169, 30, 20, 133, 25, 241, 87, 76, 7, 117, 175, 187, 221, 153, 238, 253, 96, 127, 163, 159, 38, 1, 247, 188, 245, 114, 92, 197, 59, 102, 68, 52, 126, 251, 91, 118, 41, 67, 139, 220, 198, 35, 203, 104, 252, 237, 182, 99, 241, 228, 184, 202, 220, 49, 215, 16, 133, 99, 66, 64, 34, 151, 19, 32, 17, 198, 132, 125, 36, 74, 133, 248, 61, 187, 210, 17, 50, 249, 174, 109, 161, 41, 199, 75, 47, 158, 29, 243, 48, 178, 220, 236, 82, 134, 13, 208, 227, 193, 119, 108, 22, 179, 43, 153, 185, 112, 169, 250, 72, 148, 17, 34, 100, 233, 71, 196, 140, 252, 168, 26, 63, 240, 160, 216, 44, 125, 86, 239, 144, 51, 34, 199, 78, 73, 135, 193, 209, 56, 217, 254, 162, 202, 140, 54, 11, 212, 152, 207, 129, 245, 166, 40, 222, 122, 165, 38, 142, 183, 218, 164, 191, 173, 63, 228, 157, 58, 44, 13, 146, 120, 80, 155, 204, 95, 106, 98, 70, 126, 84, 194, 19, 141, 246, 232, 184, 216, 144, 94, 247, 57, 46, 245, 175, 195, 130, 190, 128, 93, 159, 124, 147, 208, 105, 169, 45, 213, 111, 179, 18, 37, 207, 59, 153, 172, 200, 167, 125, 24, 16, 110, 99, 156, 232, 123, 187, 59, 219, 9, 120, 38, 205, 244, 24, 89, 110, 1, 183, 154, 236, 168, 154, 79, 131, 101, 110, 149, 230, 126, 230, 255, 170, 8, 207, 188, 33, 230, 232, 21, 239, 217, 155, 231, 186, 206, 54, 111, 74, 212, 9, 159, 234, 214, 124, 176, 41, 175, 178, 164, 49, 49, 35, 63, 42, 48, 148, 165, 198, 192, 102, 162, 53, 55, 188, 78, 116, 166, 202, 130, 252, 176, 208, 144, 224, 21, 216, 167, 51, 74, 152, 4, 241, 247, 218, 236, 65, 14, 80, 205, 127, 47, 246, 145, 23, 141, 214, 77, 118, 77, 176, 239, 67, 84, 77, 170, 204, 223, 4, 150, 228, 227, 181, 209, 158, 27, 136, 106, 76, 184, 31, 44, 193, 127, 81, 101, 70, 4, 234, 94, 157, 93, 53, 140, 1, 115, 116, 135, 250, 46, 65, 11, 251, 90, 29, 103, 179, 82, 210, 219, 146, 51, 86, 16, 233, 19, 71, 214, 109, 140, 97, 215, 154, 122, 12, 161, 55, 142, 20, 248, 89, 137, 60, 19, 235, 238, 39, 169, 206, 53, 201, 97, 183, 237, 229, 28, 225, 60, 177, 71, 122, 89, 223, 210, 156, 63, 115, 242, 85, 121, 206, 20, 24, 191, 55, 199, 115, 234, 205, 247, 83, 91, 170, 253, 95, 20, 111, 61, 223, 134, 219, 68, 120, 129, 243, 175, 202, 62, 196, 104, 185, 44, 52, 36, 56, 95, 64, 163, 194, 114, 195, 29, 22, 12, 37, 226, 188, 139, 73, 60, 40, 65, 149, 13, 255, 113, 1, 168, 57, 222, 179, 12, 8, 156, 228, 180, 216, 144, 193, 86, 100, 97, 132, 203, 123, 112, 182, 50, 213, 116, 92, 108, 72, 66, 87, 184, 208};
.const .align 4 .b8 td1[1024] = {167, 244, 81, 80, 101, 65, 126, 83, 164, 23, 26, 195, 94, 39, 58, 150, 107, 171, 59, 203, 69, 157, 31, 241, 88, 250, 172, 171, 3, 227, 75, 147, 250, 48, 32, 85, 109, 118, 173, 246, 118, 204, 136, 145, 76, 2, 245, 37, 215, 229, 79, 252, 203, 42, 197, 215, 68, 53, 38, 128, 163, 98, 181, 143, 90, 177, 222, 73, 27, 186, 37, 103, 14, 234, 69, 152, 192, 254, 93, 225, 117, 47, 195, 2, 240, 76, 129, 18, 151, 70, 141, 163, 249, 211, 107, 198, 95, 143, 3, 231, 156, 146, 21, 149, 122, 109, 191, 235, 89, 82, 149, 218, 131, 190, 212, 45, 33, 116, 88, 211, 105, 224, 73, 41, 200, 201, 142, 68, 137, 194, 117, 106, 121, 142, 244, 120, 62, 88, 153, 107, 113, 185, 39, 221, 79, 225, 190, 182, 173, 136, 240, 23, 172, 32, 201, 102, 58, 206, 125, 180, 74, 223, 99, 24, 49, 26, 229, 130, 51, 81, 151, 96, 127, 83, 98, 69, 119, 100, 177, 224, 174, 107, 187, 132, 160, 129, 254, 28, 43, 8, 249, 148, 104, 72, 112, 88, 253, 69, 143, 25, 108, 222, 148, 135, 248, 123, 82, 183, 211, 115, 171, 35, 2, 75, 114, 226, 143, 31, 227, 87, 171, 85, 102, 42, 40, 235, 178, 7, 194, 181, 47, 3, 123, 197, 134, 154, 8, 55, 211, 165, 135, 40, 48, 242, 165, 191, 35, 178, 106, 3, 2, 186, 130, 22, 237, 92, 28, 207, 138, 43, 180, 121, 167, 146, 242, 7, 243, 240, 226, 105, 78, 161, 244, 218, 101, 205, 190, 5, 6, 213, 98, 52, 209, 31, 254, 166, 196, 138, 83, 46, 52, 157, 85, 243, 162, 160, 225, 138, 5, 50, 235, 246, 164, 117, 236, 131, 11, 57, 239, 96, 64, 170, 159, 113, 94, 6, 16, 110, 189, 81, 138, 33, 62, 249, 6, 221, 150, 61, 5, 62, 221, 174, 189, 230, 77, 70, 141, 84, 145, 181, 93, 196, 113, 5, 212, 6, 4, 111, 21, 80, 96, 255, 251, 152, 25, 36, 233, 189, 214, 151, 67, 64, 137, 204, 158, 217, 103, 119, 66, 232, 176, 189, 139, 137, 7, 136, 91, 25, 231, 56, 238, 200, 121, 219, 10, 124, 161, 71, 15, 66, 124, 233, 30, 132, 248, 201, 0, 0, 0, 0, 134, 128, 9, 131, 237, 43, 50, 72, 112, 17, 30, 172, 114, 90, 108, 78, 255, 14, 253, 251, 56, 133, 15, 86, 213, 174, 61, 30, 57, 45, 54, 39, 217, 15, 10, 100, 166, 92, 104, 33, 84, 91, 155, 209, 46, 54, 36, 58, 103, 10, 12, 177, 231, 87, 147, 15, 150, 238, 180, 210, 145, 155, 27, 158, 197, 192, 128, 79, 32, 220, 97, 162, 75, 119, 90, 105, 26, 18, 28, 22, 186, 147, 226, 10, 42, 160, 192, 229, 224, 34, 60, 67, 23, 27, 18, 29, 13, 9, 14, 11, 199, 139, 242, 173, 168, 182, 45, 185, 169, 30, 20, 200, 25, 241, 87, 133, 7, 117, 175, 76, 221, 153, 238, 187, 96, 127, 163, 253, 38, 1, 247, 159, 245, 114, 92, 188, 59, 102, 68, 197, 126, 251, 91, 52, 41, 67, 139, 118, 198, 35, 203, 220, 252, 237, 182, 104, 241, 228, 184, 99, 220, 49, 215, 202, 133, 99, 66, 16, 34, 151, 19, 64, 17, 198, 132, 32, 36, 74, 133, 125, 61, 187, 210, 248, 50, 249, 174, 17, 161, 41, 199, 109, 47, 158, 29, 75, 48, 178, 220, 243, 82, 134, 13, 236, 227, 193, 119, 208, 22, 179, 43, 108, 185, 112, 169, 153, 72, 148, 17, 250, 100, 233, 71, 34, 140, 252, 168, 196, 63, 240, 160, 26, 44, 125, 86, 216, 144, 51, 34, 239, 78, 73, 135, 199, 209, 56, 217, 193, 162, 202, 140, 254, 11, 212, 152, 54, 129, 245, 166, 207, 222, 122, 165, 40, 142, 183, 218, 38, 191, 173, 63, 164, 157, 58, 44, 228, 146, 120, 80, 13, 204, 95, 106, 155, 70, 126, 84, 98, 19, 141, 246, 194, 184, 216, 144, 232, 247, 57, 46, 94, 175, 195, 130, 245, 128, 93, 159, 190, 147, 208, 105, 124, 45, 213, 111, 169, 18, 37, 207, 179, 153, 172, 200, 59, 125, 24, 16, 167, 99, 156, 232, 110, 187, 59, 219, 123, 120, 38, 205, 9, 24, 89, 110, 244, 183, 154, 236, 1, 154, 79, 131, 168, 110, 149, 230, 101, 230, 255, 170, 126, 207, 188, 33, 8, 232, 21, 239, 230, 155, 231, 186, 217, 54, 111, 74, 206, 9, 159, 234, 212, 124, 176, 41, 214, 178, 164, 49, 175, 35, 63, 42, 49, 148, 165, 198, 48, 102, 162, 53, 192, 188, 78, 116, 55, 202, 130, 252, 166, 208, 144, 224, 176, 216, 167, 51, 21, 152, 4, 241, 74, 218, 236, 65, 247, 80, 205, 127, 14, 246, 145, 23, 47, 214, 77, 118, 141, 176, 239, 67, 77, 77, 170, 204, 84, 4, 150, 228, 223, 181, 209, 158, 227, 136, 106, 76, 27, 31, 44, 193, 184, 81, 101, 70, 127, 234, 94, 157, 4, 53, 140, 1, 93, 116, 135, 250, 115, 65, 11, 251, 46, 29, 103, 179, 90, 210, 219, 146, 82, 86, 16, 233, 51, 71, 214, 109, 19, 97, 215, 154, 140, 12, 161, 55, 122, 20, 248, 89, 142, 60, 19, 235, 137, 39, 169, 206, 238, 201, 97, 183, 53, 229, 28, 225, 237, 177, 71, 122, 60, 223, 210, 156, 89, 115, 242, 85, 63, 206, 20, 24, 121, 55, 199, 115, 191, 205, 247, 83, 234, 170, 253, 95, 91, 111, 61, 223, 20, 219, 68, 120, 134, 243, 175, 202, 129, 196, 104, 185, 62, 52, 36, 56, 44, 64, 163, 194, 95, 195, 29, 22, 114, 37, 226, 188, 12, 73, 60, 40, 139, 149, 13, 255, 65, 1, 168, 57, 113, 179, 12, 8, 222, 228, 180, 216, 156, 193, 86, 100, 144, 132, 203, 123, 97, 182, 50, 213, 112, 92, 108, 72, 116, 87, 184, 208, 66};
.const .align 4 .b8 td2[1024] = {244, 81, 80, 167, 65, 126, 83, 101, 23, 26, 195, 164, 39, 58, 150, 94, 171, 59, 203, 107, 157, 31, 241, 69, 250, 172, 171, 88, 227, 75, 147, 3, 48, 32, 85, 250, 118, 173, 246, 109, 204, 136, 145, 118, 2, 245, 37, 76, 229, 79, 252, 215, 42, 197, 215, 203, 53, 38, 128, 68, 98, 181, 143, 163, 177, 222, 73, 90, 186, 37, 103, 27, 234, 69, 152, 14, 254, 93, 225, 192, 47, 195, 2, 117, 76, 129, 18, 240, 70, 141, 163, 151, 211, 107, 198, 249, 143, 3, 231, 95, 146, 21, 149, 156, 109, 191, 235, 122, 82, 149, 218, 89, 190, 212, 45, 131, 116, 88, 211, 33, 224, 73, 41, 105, 201, 142, 68, 200, 194, 117, 106, 137, 142, 244, 120, 121, 88, 153, 107, 62, 185, 39, 221, 113, 225, 190, 182, 79, 136, 240, 23, 173, 32, 201, 102, 172, 206, 125, 180, 58, 223, 99, 24, 74, 26, 229, 130, 49, 81, 151, 96, 51, 83, 98, 69, 127, 100, 177, 224, 119, 107, 187, 132, 174, 129, 254, 28, 160, 8, 249, 148, 43, 72, 112, 88, 104, 69, 143, 25, 253, 222, 148, 135, 108, 123, 82, 183, 248, 115, 171, 35, 211, 75, 114, 226, 2, 31, 227, 87, 143, 85, 102, 42, 171, 235, 178, 7, 40, 181, 47, 3, 194, 197, 134, 154, 123, 55, 211, 165, 8, 40, 48, 242, 135, 191, 35, 178, 165, 3, 2, 186, 106, 22, 237, 92, 130, 207, 138, 43, 28, 121, 167, 146, 180, 7, 243, 240, 242, 105, 78, 161, 226, 218, 101, 205, 244, 5, 6, 213, 190, 52, 209, 31, 98, 166, 196, 138, 254, 46, 52, 157, 83, 243, 162, 160, 85, 138, 5, 50, 225, 246, 164, 117, 235, 131, 11, 57, 236, 96, 64, 170, 239, 113, 94, 6, 159, 110, 189, 81, 16, 33, 62, 249, 138, 221, 150, 61, 6, 62, 221, 174, 5, 230, 77, 70, 189, 84, 145, 181, 141, 196, 113, 5, 93, 6, 4, 111, 212, 80, 96, 255, 21, 152, 25, 36, 251, 189, 214, 151, 233, 64, 137, 204, 67, 217, 103, 119, 158, 232, 176, 189, 66, 137, 7, 136, 139, 25, 231, 56, 91, 200, 121, 219, 238, 124, 161, 71, 10, 66, 124, 233, 15, 132, 248, 201, 30, 0, 0, 0, 0, 128, 9, 131, 134, 43, 50, 72, 237, 17, 30, 172, 112, 90, 108, 78, 114, 14, 253, 251, 255, 133, 15, 86, 56, 174, 61, 30, 213, 45, 54, 39, 57, 15, 10, 100, 217, 92, 104, 33, 166, 91, 155, 209, 84, 54, 36, 58, 46, 10, 12, 177, 103, 87, 147, 15, 231, 238, 180, 210, 150, 155, 27, 158, 145, 192, 128, 79, 197, 220, 97, 162, 32, 119, 90, 105, 75, 18, 28, 22, 26, 147, 226, 10, 186, 160, 192, 229, 42, 34, 60, 67, 224, 27, 18, 29, 23, 9, 14, 11, 13, 139, 242, 173, 199, 182, 45, 185, 168, 30, 20, 200, 169, 241, 87, 133, 25, 117, 175, 76, 7, 153, 238, 187, 221, 127, 163, 253, 96, 1, 247, 159, 38, 114, 92, 188, 245, 102, 68, 197, 59, 251, 91, 52, 126, 67, 139, 118, 41, 35, 203, 220, 198, 237, 182, 104, 252, 228, 184, 99, 241, 49, 215, 202, 220, 99, 66, 16, 133, 151, 19, 64, 34, 198, 132, 32, 17, 74, 133, 125, 36, 187, 210, 248, 61, 249, 174, 17, 50, 41, 199, 109, 161, 158, 29, 75, 47, 178, 220, 243, 48, 134, 13, 236, 82, 193, 119, 208, 227, 179, 43, 108, 22, 112, 169, 153, 185, 148, 17, 250, 72, 233, 71, 34, 100, 252, 168, 196, 140, 240, 160, 26, 63, 125, 86, 216, 44, 51, 34, 239, 144, 73, 135, 199, 78, 56, 217, 193, 209, 202, 140, 254, 162, 212, 152, 54, 11, 245, 166, 207, 129, 122, 165, 40, 222, 183, 218, 38, 142, 173, 63, 164, 191, 58, 44, 228, 157, 120, 80, 13, 146, 95, 106, 155, 204, 126, 84, 98, 70, 141, 246, 194, 19, 216, 144, 232, 184, 57, 46, 94, 247, 195, 130, 245, 175, 93, 159, 190, 128, 208, 105, 124, 147, 213, 111, 169, 45, 37, 207, 179, 18, 172, 200, 59, 153, 24, 16, 167, 125, 156, 232, 110, 99, 59, 219, 123, 187, 38, 205, 9, 120, 89, 110, 244, 24, 154, 236, 1, 183, 79, 131, 168, 154, 149, 230, 101, 110, 255, 170, 126, 230, 188, 33, 8, 207, 21, 239, 230, 232, 231, 186, 217, 155, 111, 74, 206, 54, 159, 234, 212, 9, 176, 41, 214, 124, 164, 49, 175, 178, 63, 42, 49, 35, 165, 198, 48, 148, 162, 53, 192, 102, 78, 116, 55, 188, 130, 252, 166, 202, 144, 224, 176, 208, 167, 51, 21, 216, 4, 241, 74, 152, 236, 65, 247, 218, 205, 127, 14, 80, 145, 23, 47, 246, 77, 118, 141, 214, 239, 67, 77, 176, 170, 204, 84, 77, 150, 228, 223, 4, 209, 158, 227, 181, 106, 76, 27, 136, 44, 193, 184, 31, 101, 70, 127, 81, 94, 157, 4, 234, 140, 1, 93, 53, 135, 250, 115, 116, 11, 251, 46, 65, 103, 179, 90, 29, 219, 146, 82, 210, 16, 233, 51, 86, 214, 109, 19, 71, 215, 154, 140, 97, 161, 55, 122, 12, 248, 89, 142, 20, 19, 235, 137, 60, 169, 206, 238, 39, 97, 183, 53, 201, 28, 225, 237, 229, 71, 122, 60, 177, 210, 156, 89, 223, 242, 85, 63, 115, 20, 24, 121, 206, 199, 115, 191, 55, 247, 83, 234, 205, 253, 95, 91, 170, 61, 223, 20, 111, 68, 120, 134, 219, 175, 202, 129, 243, 104, 185, 62, 196, 36, 56, 44, 52, 163, 194, 95, 64, 29, 22, 114, 195, 226, 188, 12, 37, 60, 40, 139, 73, 13, 255, 65, 149, 168, 57, 113, 1, 12, 8, 222, 179, 180, 216, 156, 228, 86, 100, 144, 193, 203, 123, 97, 132, 50, 213, 112, 182, 108, 72, 116, 92, 184, 208, 66, 87};
.const .align 4 .b8 td3[1024] = {81, 80, 167, 244, 126, 83, 101, 65, 26, 195, 164, 23, 58, 150, 94, 39, 59, 203, 107, 171, 31, 241, 69, 157, 172, 171, 88, 250, 75, 147, 3, 227, 32, 85, 250, 48, 173, 246, 109, 118, 136, 145, 118, 204, 245, 37, 76, 2, 79, 252, 215, 229, 197, 215, 203, 42, 38, 128, 68, 53, 181, 143, 163, 98, 222, 73, 90, 177, 37, 103, 27, 186, 69, 152, 14, 234, 93, 225, 192, 254, 195, 2, 117, 47, 129, 18, 240, 76, 141, 163, 151, 70, 107, 198, 249, 211, 3, 231, 95, 143, 21, 149, 156, 146, 191, 235, 122, 109, 149, 218, 89, 82, 212, 45, 131, 190, 88, 211, 33, 116, 73, 41, 105, 224, 142, 68, 200, 201, 117, 106, 137, 194, 244, 120, 121, 142, 153, 107, 62, 88, 39, 221, 113, 185, 190, 182, 79, 225, 240, 23, 173, 136, 201, 102, 172, 32, 125, 180, 58, 206, 99, 24, 74, 223, 229, 130, 49, 26, 151, 96, 51, 81, 98, 69, 127, 83, 177, 224, 119, 100, 187, 132, 174, 107, 254, 28, 160, 129, 249, 148, 43, 8, 112, 88, 104, 72, 143, 25, 253, 69, 148, 135, 108, 222, 82, 183, 248, 123, 171, 35, 211, 115, 114, 226, 2, 75, 227, 87, 143, 31, 102, 42, 171, 85, 178, 7, 40, 235, 47, 3, 194, 181, 134, 154, 123, 197, 211, 165, 8, 55, 48, 242, 135, 40, 35, 178, 165, 191, 2, 186, 106, 3, 237, 92, 130, 22, 138, 43, 28, 207, 167, 146, 180, 121, 243, 240, 242, 7, 78, 161, 226, 105, 101, 205, 244, 218, 6, 213, 190, 5, 209, 31, 98, 52, 196, 138, 254, 166, 52, 157, 83, 46, 162, 160, 85, 243, 5, 50, 225, 138, 164, 117, 235, 246, 11, 57, 236, 131, 64, 170, 239, 96, 94, 6, 159, 113, 189, 81, 16, 110, 62, 249, 138, 33, 150, 61, 6, 221, 221, 174, 5, 62, 77, 70, 189, 230, 145, 181, 141, 84, 113, 5, 93, 196, 4, 111, 212, 6, 96, 255, 21, 80, 25, 36, 251, 152, 214, 151, 233, 189, 137, 204, 67, 64, 103, 119, 158, 217, 176, 189, 66, 232, 7, 136, 139, 137, 231, 56, 91, 25, 121, 219, 238, 200, 161, 71, 10, 124, 124, 233, 15, 66, 248, 201, 30, 132, 0, 0, 0, 0, 9, 131, 134, 128, 50, 72, 237, 43, 30, 172, 112, 17, 108, 78, 114, 90, 253, 251, 255, 14, 15, 86, 56, 133, 61, 30, 213, 174, 54, 39, 57, 45, 10, 100, 217, 15, 104, 33, 166, 92, 155, 209, 84, 91, 36, 58, 46, 54, 12, 177, 103, 10, 147, 15, 231, 87, 180, 210, 150, 238, 27, 158, 145, 155, 128, 79, 197, 192, 97, 162, 32, 220, 90, 105, 75, 119, 28, 22, 26, 18, 226, 10, 186, 147, 192, 229, 42, 160, 60, 67, 224, 34, 18, 29, 23, 27, 14, 11, 13, 9, 242, 173, 199, 139, 45, 185, 168, 182, 20, 200, 169, 30, 87, 133, 25, 241, 175, 76, 7, 117, 238, 187, 221, 153, 163, 253, 96, 127, 247, 159, 38, 1, 92, 188, 245, 114, 68, 197, 59, 102, 91, 52, 126, 251, 139, 118, 41, 67, 203, 220, 198, 35, 182, 104, 252, 237, 184, 99, 241, 228, 215, 202, 220, 49, 66, 16, 133, 99, 19, 64, 34, 151, 132, 32, 17, 198, 133, 125, 36, 74, 210, 248, 61, 187, 174, 17, 50, 249, 199, 109, 161, 41, 29, 75, 47, 158, 220, 243, 48, 178, 13, 236, 82, 134, 119, 208, 227, 193, 43, 108, 22, 179, 169, 153, 185, 112, 17, 250, 72, 148, 71, 34, 100, 233, 168, 196, 140, 252, 160, 26, 63, 240, 86, 216, 44, 125, 34, 239, 144, 51, 135, 199, 78, 73, 217, 193, 209, 56, 140, 254, 162, 202, 152, 54, 11, 212, 166, 207, 129, 245, 165, 40, 222, 122, 218, 38, 142, 183, 63, 164, 191, 173, 44, 228, 157, 58, 80, 13, 146, 120, 106, 155, 204, 95, 84, 98, 70, 126, 246, 194, 19, 141, 144, 232, 184, 216, 46, 94, 247, 57, 130, 245, 175, 195, 159, 190, 128, 93, 105, 124, 147, 208, 111, 169, 45, 213, 207, 179, 18, 37, 200, 59, 153, 172, 16, 167, 125, 24, 232, 110, 99, 156, 219, 123, 187, 59, 205, 9, 120, 38, 110, 244, 24, 89, 236, 1, 183, 154, 131, 168, 154, 79, 230, 101, 110, 149, 170, 126, 230, 255, 33, 8, 207, 188, 239, 230, 232, 21, 186, 217, 155, 231, 74, 206, 54, 111, 234, 212, 9, 159, 41, 214, 124, 176, 49, 175, 178, 164, 42, 49, 35, 63, 198, 48, 148, 165, 53, 192, 102, 162, 116, 55, 188, 78, 252, 166, 202, 130, 224, 176, 208, 144, 51, 21, 216, 167, 241, 74, 152, 4, 65, 247, 218, 236, 127, 14, 80, 205, 23, 47, 246, 145, 118, 141, 214, 77, 67, 77, 176, 239, 204, 84, 77, 170, 228, 223, 4, 150, 158, 227, 181, 209, 76, 27, 136, 106, 193, 184, 31, 44, 70, 127, 81, 101, 157, 4, 234, 94, 1, 93, 53, 140, 250, 115, 116, 135, 251, 46, 65, 11, 179, 90, 29, 103, 146, 82, 210, 219, 233, 51, 86, 16, 109, 19, 71, 214, 154, 140, 97, 215, 55, 122, 12, 161, 89, 142, 20, 248, 235, 137, 60, 19, 206, 238, 39, 169, 183, 53, 201, 97, 225, 237, 229, 28, 122, 60, 177, 71, 156, 89, 223, 210, 85, 63, 115, 242, 24, 121, 206, 20, 115, 191, 55, 199, 83, 234, 205, 247, 95, 91, 170, 253, 223, 20, 111, 61, 120, 134, 219, 68, 202, 129, 243, 175, 185, 62, 196, 104, 56, 44, 52, 36, 194, 95, 64, 163, 22, 114, 195, 29, 188, 12, 37, 226, 40, 139, 73, 60, 255, 65, 149, 13, 57, 113, 1, 168, 8, 222, 179, 12, 216, 156, 228, 180, 100, 144, 193, 86, 123, 97, 132, 203, 213, 112, 182, 50, 72, 116, 92, 108, 208, 66, 87, 184};
.const .align 4 .b8 td4[1024] = {82, 82, 82, 82, 9, 9, 9, 9, 106, 106, 106, 106, 213, 213, 213, 213, 48, 48, 48, 48, 54, 54, 54, 54, 165, 165, 165, 165, 56, 56, 56, 56, 191, 191, 191, 191, 64, 64, 64, 64, 163, 163, 163, 163, 158, 158, 158, 158, 129, 129, 129, 129, 243, 243, 243, 243, 215, 215, 215, 215, 251, 251, 251, 251, 124, 124, 124, 124, 227, 227, 227, 227, 57, 57, 57, 57, 130, 130, 130, 130, 155, 155, 155, 155, 47, 47, 47, 47, 255, 255, 255, 255, 135, 135, 135, 135, 52, 52, 52, 52, 142, 142, 142, 142, 67, 67, 67, 67, 68, 68, 68, 68, 196, 196, 196, 196, 222, 222, 222, 222, 233, 233, 233, 233, 203, 203, 203, 203, 84, 84, 84, 84, 123, 123, 123, 123, 148, 148, 148, 148, 50, 50, 50, 50, 166, 166, 166, 166, 194, 194, 194, 194, 35, 35, 35, 35, 61, 61, 61, 61, 238, 238, 238, 238, 76, 76, 76, 76, 149, 149, 149, 149, 11, 11, 11, 11, 66, 66, 66, 66, 250, 250, 250, 250, 195, 195, 195, 195, 78, 78, 78, 78, 8, 8, 8, 8, 46, 46, 46, 46, 161, 161, 161, 161, 102, 102, 102, 102, 40, 40, 40, 40, 217, 217, 217, 217, 36, 36, 36, 36, 178, 178, 178, 178, 118, 118, 118, 118, 91, 91, 91, 91, 162, 162, 162, 162, 73, 73, 73, 73, 109, 109, 109, 109, 139, 139, 139, 139, 209, 209, 209, 209, 37, 37, 37, 37, 114, 114, 114, 114, 248, 248, 248, 248, 246, 246, 246, 246, 100, 100, 100, 100, 134, 134, 134, 134, 104, 104, 104, 104, 152, 152, 152, 152, 22, 22, 22, 22, 212, 212, 212, 212, 164, 164, 164, 164, 92, 92, 92, 92, 204, 204, 204, 204, 93, 93, 93, 93, 101, 101, 101, 101, 182, 182, 182, 182, 146, 146, 146, 146, 108, 108, 108, 108, 112, 112, 112, 112, 72, 72, 72, 72, 80, 80, 80, 80, 253, 253, 253, 253, 237, 237, 237, 237, 185, 185, 185, 185, 218, 218, 218, 218, 94, 94, 94, 94, 21, 21, 21, 21, 70, 70, 70, 70, 87, 87, 87, 87, 167, 167, 167, 167, 141, 141, 141, 141, 157, 157, 157, 157, 132, 132, 132, 132, 144, 144, 144, 144, 216, 216, 216, 216, 171, 171, 171, 171, 0, 0, 0, 0, 140, 140, 140, 140, 188, 188, 188, 188, 211, 211, 211, 211, 10, 10, 10, 10, 247, 247, 247, 247, 228, 228, 228, 228, 88, 88, 88, 88, 5, 5, 5, 5, 184, 184, 184, 184, 179, 179, 179, 179, 69, 69, 69, 69, 6, 6, 6, 6, 208, 208, 208, 208, 44, 44, 44, 44, 30, 30, 30, 30, 143, 143, 143, 143, 202, 202, 202, 202, 63, 63, 63, 63, 15, 15, 15, 15, 2, 2, 2, 2, 193, 193, 193, 193, 175, 175, 175, 175, 189, 189, 189, 189, 3, 3, 3, 3, 1, 1, 1, 1, 19, 19, 19, 19, 138, 138, 138, 138, 107, 107, 107, 107, 58, 58, 58, 58, 145, 145, 145, 145, 17, 17, 17, 17, 65, 65, 65, 65, 79, 79, 79, 79, 103, 103, 103, 103, 220, 220, 220, 220, 234, 234, 234, 234, 151, 151, 151, 151, 242, 242, 242, 242, 207, 207, 207, 207, 206, 206, 206, 206, 240, 240, 240, 240, 180, 180, 180, 180, 230, 230, 230, 230, 115, 115, 115, 115, 150, 150, 150, 150, 172, 172, 172, 172, 116, 116, 116, 116, 34, 34, 34, 34, 231, 231, 231, 231, 173, 173, 173, 173, 53, 53, 53, 53, 133, 133, 133, 133, 226, 226, 226, 226, 249, 249, 249, 249, 55, 55, 55, 55, 232, 232, 232, 232, 28, 28, 28, 28, 117, 117, 117, 117, 223, 223, 223, 223, 110, 110, 110, 110, 71, 71, 71, 71, 241, 241, 241, 241, 26, 26, 26, 26, 113, 113, 113, 113, 29, 29, 29, 29, 41, 41, 41, 41, 197, 197, 197, 197, 137, 137, 137, 137, 111, 111, 111, 111, 183, 183, 183, 183, 98, 98, 98, 98, 14, 14, 14, 14, 170, 170, 170, 170, 24, 24, 24, 24, 190, 190, 190, 190, 27, 27, 27, 27, 252, 252, 252, 252, 86, 86, 86, 86, 62, 62, 62, 62, 75, 75, 75, 75, 198, 198, 198, 198, 210, 210, 210, 210, 121, 121, 121, 121, 32, 32, 32, 32, 154, 154, 154, 154, 219, 219, 219, 219, 192, 192, 192, 192, 254, 254, 254, 254, 120, 120, 120, 120, 205, 205, 205, 205, 90, 90, 90, 90, 244, 244, 244, 244, 31, 31, 31, 31, 221, 221, 221, 221, 168, 168, 168, 168, 51, 51, 51, 51, 136, 136, 136, 136, 7, 7, 7, 7, 199, 199, 199, 199, 49, 49, 49, 49, 177, 177, 177, 177, 18, 18, 18, 18, 16, 16, 16, 16, 89, 89, 89, 89, 39, 39, 39, 39, 128, 128, 128, 128, 236, 236, 236, 236, 95, 95, 95, 95, 96, 96, 96, 96, 81, 81, 81, 81, 127, 127, 127, 127, 169, 169, 169, 169, 25, 25, 25, 25, 181, 181, 181, 181, 74, 74, 74, 74, 13, 13, 13, 13, 45, 45, 45, 45, 229, 229, 229, 229, 122, 122, 122, 122, 159, 159, 159, 159, 147, 147, 147, 147, 201, 201, 201, 201, 156, 156, 156, 156, 239, 239, 239, 239, 160, 160, 160, 160, 224, 224, 224, 224, 59, 59, 59, 59, 77, 77, 77, 77, 174, 174, 174, 174, 42, 42, 42, 42, 245, 245, 245, 245, 176, 176, 176, 176, 200, 200, 200, 200, 235, 235, 235, 235, 187, 187, 187, 187, 60, 60, 60, 60, 131, 131, 131, 131, 83, 83, 83, 83, 153, 153, 153, 153, 97, 97, 97, 97, 23, 23, 23, 23, 43, 43, 43, 43, 4, 4, 4, 4, 126, 126, 126, 126, 186, 186, 186, 186, 119, 119, 119, 119, 214, 214, 214, 214, 38, 38, 38, 38, 225, 225, 225, 225, 105, 105, 105, 105, 20, 20, 20, 20, 99, 99, 99, 99, 85, 85, 85, 85, 33, 33, 33, 33, 12, 12, 12, 12, 125, 125, 125, 125};
// m09600_comp_$_s_td0 has been demoted
// m09600_comp_$_s_td1 has been demoted
// m09600_comp_$_s_td2 has been demoted
// m09600_comp_$_s_td3 has been demoted
// m09600_comp_$_s_td4 has been demoted
// m09600_comp_$_s_te0 has been demoted
// m09600_comp_$_s_te1 has been demoted
// m09600_comp_$_s_te2 has been demoted
// m09600_comp_$_s_te3 has been demoted
// m09600_comp_$_s_te4 has been demoted

.func sha512_update_128(
	.param .b64 sha512_update_128_param_0,
	.param .b64 sha512_update_128_param_1,
	.param .b64 sha512_update_128_param_2,
	.param .b64 sha512_update_128_param_3,
	.param .b64 sha512_update_128_param_4,
	.param .b64 sha512_update_128_param_5,
	.param .b64 sha512_update_128_param_6,
	.param .b64 sha512_update_128_param_7,
	.param .b64 sha512_update_128_param_8,
	.param .b32 sha512_update_128_param_9
)
{
	.reg .pred 	%p<95>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<7791>;
	.reg .b64 	%rd<5588>;


	ld.param.u64 	%rd11, [sha512_update_128_param_0];
	ld.param.u64 	%rd12, [sha512_update_128_param_1];
	ld.param.u64 	%rd13, [sha512_update_128_param_2];
	ld.param.u64 	%rd14, [sha512_update_128_param_3];
	ld.param.u64 	%rd15, [sha512_update_128_param_4];
	ld.param.u64 	%rd16, [sha512_update_128_param_5];
	ld.param.u64 	%rd17, [sha512_update_128_param_6];
	ld.param.u64 	%rd18, [sha512_update_128_param_7];
	ld.param.u64 	%rd19, [sha512_update_128_param_8];
	ld.param.u32 	%r600, [sha512_update_128_param_9];
	cvta.to.local.u64 	%rd1, %rd12;
	cvta.to.local.u64 	%rd2, %rd13;
	cvta.to.local.u64 	%rd3, %rd14;
	cvta.to.local.u64 	%rd4, %rd15;
	cvta.to.local.u64 	%rd5, %rd16;
	cvta.to.local.u64 	%rd6, %rd17;
	cvta.to.local.u64 	%rd7, %rd18;
	cvta.to.local.u64 	%rd8, %rd19;
	cvta.to.local.u64 	%rd9, %rd11;
	setp.eq.s32 	%p1, %r600, 0;
	@%p1 bra 	$L__BB0_161;

	add.s64 	%rd10, %rd9, 192;
	ld.local.u32 	%r1, [%rd9+192];
	and.b32  	%r2, %r1, 127;
	add.s32 	%r601, %r1, %r600;
	st.local.u32 	[%rd9+192], %r601;
	setp.eq.s32 	%p2, %r2, 0;
	@%p2 bra 	$L__BB0_159;

	add.s32 	%r602, %r2, %r600;
	setp.lt.s32 	%p3, %r602, 128;
	shl.b32 	%r603, %r1, 2;
	and.b32  	%r604, %r603, 12;
	mov.u32 	%r605, 1985229328;
	shr.u32 	%r606, %r605, %r604;
	and.b32  	%r3, %r606, 65535;
	shr.u32 	%r607, %r2, 2;
	cvt.u16.u32 	%rs1, %r607;
	@%p3 bra 	$L__BB0_81;
	bra.uni 	$L__BB0_3;

$L__BB0_81:
	setp.gt.s16 	%p49, %rs1, 15;
	@%p49 bra 	$L__BB0_110;
	bra.uni 	$L__BB0_82;

$L__BB0_110:
	setp.gt.s16 	%p50, %rs1, 23;
	@%p50 bra 	$L__BB0_126;

	setp.gt.s16 	%p62, %rs1, 19;
	@%p62 bra 	$L__BB0_119;

	setp.gt.s16 	%p68, %rs1, 17;
	@%p68 bra 	$L__BB0_116;

	setp.eq.s16 	%p71, %rs1, 16;
	@%p71 bra 	$L__BB0_148;

	setp.eq.s16 	%p72, %rs1, 17;
	@%p72 bra 	$L__BB0_115;
	bra.uni 	$L__BB0_157;

$L__BB0_115:
	ld.local.u32 	%r5921, [%rd4+8];
	ld.local.u32 	%r5922, [%rd4+4];
	// begin inline asm
	prmt.b32 %r5920, %r5921, %r5922, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5920;
	ld.local.u32 	%r5925, [%rd4+4];
	ld.local.u32 	%r5926, [%rd4];
	// begin inline asm
	prmt.b32 %r5924, %r5925, %r5926, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5924;
	ld.local.u32 	%r5929, [%rd4];
	ld.local.u32 	%r5930, [%rd3+12];
	// begin inline asm
	prmt.b32 %r5928, %r5929, %r5930, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5928;
	ld.local.u32 	%r5933, [%rd3+12];
	ld.local.u32 	%r5934, [%rd3+8];
	// begin inline asm
	prmt.b32 %r5932, %r5933, %r5934, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5932;
	ld.local.u32 	%r5937, [%rd3+8];
	ld.local.u32 	%r5938, [%rd3+4];
	// begin inline asm
	prmt.b32 %r5936, %r5937, %r5938, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5936;
	ld.local.u32 	%r5941, [%rd3+4];
	ld.local.u32 	%r5942, [%rd3];
	// begin inline asm
	prmt.b32 %r5940, %r5941, %r5942, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5940;
	ld.local.u32 	%r5945, [%rd3];
	ld.local.u32 	%r5946, [%rd2+12];
	// begin inline asm
	prmt.b32 %r5944, %r5945, %r5946, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r5944;
	ld.local.u32 	%r5949, [%rd2+12];
	ld.local.u32 	%r5950, [%rd2+8];
	// begin inline asm
	prmt.b32 %r5948, %r5949, %r5950, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r5948;
	ld.local.u32 	%r5953, [%rd2+8];
	ld.local.u32 	%r5954, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5952, %r5953, %r5954, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r5952;
	ld.local.u32 	%r5957, [%rd2+4];
	ld.local.u32 	%r5958, [%rd2];
	// begin inline asm
	prmt.b32 %r5956, %r5957, %r5958, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r5956;
	ld.local.u32 	%r5961, [%rd2];
	ld.local.u32 	%r5962, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5960, %r5961, %r5962, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r5960;
	ld.local.u32 	%r5965, [%rd1+12];
	ld.local.u32 	%r5966, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5964, %r5965, %r5966, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r5964;
	ld.local.u32 	%r5969, [%rd1+8];
	ld.local.u32 	%r5970, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5968, %r5969, %r5970, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r5968;
	ld.local.u32 	%r5973, [%rd1+4];
	ld.local.u32 	%r5974, [%rd1];
	// begin inline asm
	prmt.b32 %r5972, %r5973, %r5974, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r5972;
	ld.local.u32 	%r5977, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5976, %r5977, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r5976;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_159:
	ld.local.u32 	%r568, [%rd1];
	st.local.u32 	[%rd10+-128], %r568;
	ld.local.u32 	%r569, [%rd1+4];
	st.local.u32 	[%rd10+-124], %r569;
	ld.local.u32 	%r570, [%rd1+8];
	st.local.u32 	[%rd10+-120], %r570;
	ld.local.u32 	%r571, [%rd1+12];
	st.local.u32 	[%rd10+-116], %r571;
	ld.local.u32 	%r572, [%rd2];
	st.local.u32 	[%rd10+-112], %r572;
	ld.local.u32 	%r573, [%rd2+4];
	st.local.u32 	[%rd10+-108], %r573;
	ld.local.u32 	%r574, [%rd2+8];
	st.local.u32 	[%rd10+-104], %r574;
	ld.local.u32 	%r575, [%rd2+12];
	st.local.u32 	[%rd10+-100], %r575;
	ld.local.u32 	%r576, [%rd3];
	st.local.u32 	[%rd10+-96], %r576;
	ld.local.u32 	%r577, [%rd3+4];
	st.local.u32 	[%rd10+-92], %r577;
	ld.local.u32 	%r578, [%rd3+8];
	st.local.u32 	[%rd10+-88], %r578;
	ld.local.u32 	%r579, [%rd3+12];
	st.local.u32 	[%rd10+-84], %r579;
	ld.local.u32 	%r580, [%rd4];
	st.local.u32 	[%rd10+-80], %r580;
	ld.local.u32 	%r581, [%rd4+4];
	st.local.u32 	[%rd10+-76], %r581;
	ld.local.u32 	%r582, [%rd4+8];
	st.local.u32 	[%rd10+-72], %r582;
	ld.local.u32 	%r583, [%rd4+12];
	st.local.u32 	[%rd10+-68], %r583;
	ld.local.u32 	%r584, [%rd5];
	st.local.u32 	[%rd10+-64], %r584;
	ld.local.u32 	%r585, [%rd5+4];
	st.local.u32 	[%rd10+-60], %r585;
	ld.local.u32 	%r586, [%rd5+8];
	st.local.u32 	[%rd10+-56], %r586;
	ld.local.u32 	%r587, [%rd5+12];
	st.local.u32 	[%rd10+-52], %r587;
	ld.local.u32 	%r588, [%rd6];
	st.local.u32 	[%rd10+-48], %r588;
	ld.local.u32 	%r589, [%rd6+4];
	st.local.u32 	[%rd10+-44], %r589;
	ld.local.u32 	%r590, [%rd6+8];
	st.local.u32 	[%rd10+-40], %r590;
	ld.local.u32 	%r591, [%rd6+12];
	st.local.u32 	[%rd10+-36], %r591;
	ld.local.u32 	%r592, [%rd7];
	st.local.u32 	[%rd10+-32], %r592;
	ld.local.u32 	%r593, [%rd7+4];
	st.local.u32 	[%rd10+-28], %r593;
	ld.local.u32 	%r594, [%rd7+8];
	st.local.u32 	[%rd10+-24], %r594;
	ld.local.u32 	%r595, [%rd7+12];
	st.local.u32 	[%rd10+-20], %r595;
	ld.local.u32 	%r596, [%rd8];
	st.local.u32 	[%rd10+-16], %r596;
	ld.local.u32 	%r597, [%rd8+4];
	st.local.u32 	[%rd10+-12], %r597;
	ld.local.u32 	%r598, [%rd8+8];
	st.local.u32 	[%rd10+-8], %r598;
	ld.local.u32 	%r599, [%rd8+12];
	st.local.u32 	[%rd10+-4], %r599;
	setp.ne.s32 	%p94, %r600, 128;
	@%p94 bra 	$L__BB0_161;

	mov.b64 	%rd2804, {%r569, %r568};
	mov.b64 	%rd2805, {%r571, %r570};
	mov.b64 	%rd2806, {%r573, %r572};
	mov.b64 	%rd2807, {%r575, %r574};
	mov.b64 	%rd2808, {%r577, %r576};
	mov.b64 	%rd2809, {%r579, %r578};
	mov.b64 	%rd2810, {%r581, %r580};
	mov.b64 	%rd2811, {%r583, %r582};
	mov.b64 	%rd2812, {%r585, %r584};
	mov.b64 	%rd2813, {%r587, %r586};
	mov.b64 	%rd2814, {%r589, %r588};
	mov.b64 	%rd2815, {%r591, %r590};
	mov.b64 	%rd2816, {%r593, %r592};
	mov.b64 	%rd2817, {%r595, %r594};
	mov.b64 	%rd2818, {%r597, %r596};
	mov.b64 	%rd2819, {%r599, %r598};
	ld.local.u64 	%rd2820, [%rd10+-136];
	ld.local.u64 	%rd2821, [%rd10+-160];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2821, 50;
	shr.b64 	%rhs, %rd2821, 14;
	add.u64 	%rd2822, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2821, 46;
	shr.b64 	%rhs, %rd2821, 18;
	add.u64 	%rd2823, %lhs, %rhs;
	}
	xor.b64  	%rd2824, %rd2822, %rd2823;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2821, 23;
	shr.b64 	%rhs, %rd2821, 41;
	add.u64 	%rd2825, %lhs, %rhs;
	}
	xor.b64  	%rd2826, %rd2824, %rd2825;
	add.s64 	%rd2827, %rd2820, %rd2826;
	ld.local.u64 	%rd2828, [%rd10+-144];
	ld.local.u64 	%rd2829, [%rd10+-152];
	xor.b64  	%rd2830, %rd2828, %rd2829;
	and.b64  	%rd2831, %rd2830, %rd2821;
	xor.b64  	%rd2832, %rd2831, %rd2828;
	add.s64 	%rd2833, %rd2827, %rd2832;
	add.s64 	%rd2834, %rd2833, %rd2804;
	add.s64 	%rd2835, %rd2834, 4794697086780616226;
	ld.local.u64 	%rd2836, [%rd10+-168];
	add.s64 	%rd2837, %rd2835, %rd2836;
	ld.local.u64 	%rd2838, [%rd10+-192];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2838, 36;
	shr.b64 	%rhs, %rd2838, 28;
	add.u64 	%rd2839, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2838, 30;
	shr.b64 	%rhs, %rd2838, 34;
	add.u64 	%rd2840, %lhs, %rhs;
	}
	xor.b64  	%rd2841, %rd2839, %rd2840;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2838, 25;
	shr.b64 	%rhs, %rd2838, 39;
	add.u64 	%rd2842, %lhs, %rhs;
	}
	xor.b64  	%rd2843, %rd2841, %rd2842;
	ld.local.u64 	%rd2844, [%rd10+-184];
	and.b64  	%rd2845, %rd2844, %rd2838;
	xor.b64  	%rd2846, %rd2844, %rd2838;
	ld.local.u64 	%rd2847, [%rd10+-176];
	and.b64  	%rd2848, %rd2847, %rd2846;
	or.b64  	%rd2849, %rd2848, %rd2845;
	add.s64 	%rd2850, %rd2849, %rd2843;
	add.s64 	%rd2851, %rd2850, %rd2835;
	add.s64 	%rd2852, %rd2828, %rd2805;
	xor.b64  	%rd2853, %rd2829, %rd2821;
	and.b64  	%rd2854, %rd2837, %rd2853;
	xor.b64  	%rd2855, %rd2854, %rd2829;
	add.s64 	%rd2856, %rd2852, %rd2855;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2837, 50;
	shr.b64 	%rhs, %rd2837, 14;
	add.u64 	%rd2857, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2837, 46;
	shr.b64 	%rhs, %rd2837, 18;
	add.u64 	%rd2858, %lhs, %rhs;
	}
	xor.b64  	%rd2859, %rd2857, %rd2858;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2837, 23;
	shr.b64 	%rhs, %rd2837, 41;
	add.u64 	%rd2860, %lhs, %rhs;
	}
	xor.b64  	%rd2861, %rd2859, %rd2860;
	add.s64 	%rd2862, %rd2856, %rd2861;
	add.s64 	%rd2863, %rd2862, 8158064640168781261;
	add.s64 	%rd2864, %rd2863, %rd2847;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2851, 36;
	shr.b64 	%rhs, %rd2851, 28;
	add.u64 	%rd2865, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2851, 30;
	shr.b64 	%rhs, %rd2851, 34;
	add.u64 	%rd2866, %lhs, %rhs;
	}
	xor.b64  	%rd2867, %rd2865, %rd2866;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2851, 25;
	shr.b64 	%rhs, %rd2851, 39;
	add.u64 	%rd2868, %lhs, %rhs;
	}
	xor.b64  	%rd2869, %rd2867, %rd2868;
	and.b64  	%rd2870, %rd2851, %rd2838;
	xor.b64  	%rd2871, %rd2851, %rd2838;
	and.b64  	%rd2872, %rd2871, %rd2844;
	or.b64  	%rd2873, %rd2872, %rd2870;
	add.s64 	%rd2874, %rd2873, %rd2869;
	add.s64 	%rd2875, %rd2874, %rd2863;
	add.s64 	%rd2876, %rd2829, %rd2806;
	xor.b64  	%rd2877, %rd2837, %rd2821;
	and.b64  	%rd2878, %rd2864, %rd2877;
	xor.b64  	%rd2879, %rd2878, %rd2821;
	add.s64 	%rd2880, %rd2876, %rd2879;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2864, 50;
	shr.b64 	%rhs, %rd2864, 14;
	add.u64 	%rd2881, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2864, 46;
	shr.b64 	%rhs, %rd2864, 18;
	add.u64 	%rd2882, %lhs, %rhs;
	}
	xor.b64  	%rd2883, %rd2881, %rd2882;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2864, 23;
	shr.b64 	%rhs, %rd2864, 41;
	add.u64 	%rd2884, %lhs, %rhs;
	}
	xor.b64  	%rd2885, %rd2883, %rd2884;
	add.s64 	%rd2886, %rd2880, %rd2885;
	add.s64 	%rd2887, %rd2886, -5349999486874862801;
	add.s64 	%rd2888, %rd2887, %rd2844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2875, 36;
	shr.b64 	%rhs, %rd2875, 28;
	add.u64 	%rd2889, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2875, 30;
	shr.b64 	%rhs, %rd2875, 34;
	add.u64 	%rd2890, %lhs, %rhs;
	}
	xor.b64  	%rd2891, %rd2889, %rd2890;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2875, 25;
	shr.b64 	%rhs, %rd2875, 39;
	add.u64 	%rd2892, %lhs, %rhs;
	}
	xor.b64  	%rd2893, %rd2891, %rd2892;
	and.b64  	%rd2894, %rd2875, %rd2851;
	xor.b64  	%rd2895, %rd2875, %rd2851;
	and.b64  	%rd2896, %rd2895, %rd2838;
	or.b64  	%rd2897, %rd2896, %rd2894;
	add.s64 	%rd2898, %rd2897, %rd2893;
	add.s64 	%rd2899, %rd2898, %rd2887;
	add.s64 	%rd2900, %rd2821, %rd2807;
	xor.b64  	%rd2901, %rd2864, %rd2837;
	and.b64  	%rd2902, %rd2888, %rd2901;
	xor.b64  	%rd2903, %rd2902, %rd2837;
	add.s64 	%rd2904, %rd2900, %rd2903;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2888, 50;
	shr.b64 	%rhs, %rd2888, 14;
	add.u64 	%rd2905, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2888, 46;
	shr.b64 	%rhs, %rd2888, 18;
	add.u64 	%rd2906, %lhs, %rhs;
	}
	xor.b64  	%rd2907, %rd2905, %rd2906;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2888, 23;
	shr.b64 	%rhs, %rd2888, 41;
	add.u64 	%rd2908, %lhs, %rhs;
	}
	xor.b64  	%rd2909, %rd2907, %rd2908;
	add.s64 	%rd2910, %rd2904, %rd2909;
	add.s64 	%rd2911, %rd2910, -1606136188198331460;
	add.s64 	%rd2912, %rd2911, %rd2838;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2899, 36;
	shr.b64 	%rhs, %rd2899, 28;
	add.u64 	%rd2913, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2899, 30;
	shr.b64 	%rhs, %rd2899, 34;
	add.u64 	%rd2914, %lhs, %rhs;
	}
	xor.b64  	%rd2915, %rd2913, %rd2914;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2899, 25;
	shr.b64 	%rhs, %rd2899, 39;
	add.u64 	%rd2916, %lhs, %rhs;
	}
	xor.b64  	%rd2917, %rd2915, %rd2916;
	and.b64  	%rd2918, %rd2899, %rd2875;
	xor.b64  	%rd2919, %rd2899, %rd2875;
	and.b64  	%rd2920, %rd2919, %rd2851;
	or.b64  	%rd2921, %rd2920, %rd2918;
	add.s64 	%rd2922, %rd2921, %rd2917;
	add.s64 	%rd2923, %rd2922, %rd2911;
	add.s64 	%rd2924, %rd2837, %rd2808;
	xor.b64  	%rd2925, %rd2888, %rd2864;
	and.b64  	%rd2926, %rd2912, %rd2925;
	xor.b64  	%rd2927, %rd2926, %rd2864;
	add.s64 	%rd2928, %rd2924, %rd2927;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2912, 50;
	shr.b64 	%rhs, %rd2912, 14;
	add.u64 	%rd2929, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2912, 46;
	shr.b64 	%rhs, %rd2912, 18;
	add.u64 	%rd2930, %lhs, %rhs;
	}
	xor.b64  	%rd2931, %rd2929, %rd2930;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2912, 23;
	shr.b64 	%rhs, %rd2912, 41;
	add.u64 	%rd2932, %lhs, %rhs;
	}
	xor.b64  	%rd2933, %rd2931, %rd2932;
	add.s64 	%rd2934, %rd2928, %rd2933;
	add.s64 	%rd2935, %rd2934, 4131703408338449720;
	add.s64 	%rd2936, %rd2935, %rd2851;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2923, 36;
	shr.b64 	%rhs, %rd2923, 28;
	add.u64 	%rd2937, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2923, 30;
	shr.b64 	%rhs, %rd2923, 34;
	add.u64 	%rd2938, %lhs, %rhs;
	}
	xor.b64  	%rd2939, %rd2937, %rd2938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2923, 25;
	shr.b64 	%rhs, %rd2923, 39;
	add.u64 	%rd2940, %lhs, %rhs;
	}
	xor.b64  	%rd2941, %rd2939, %rd2940;
	and.b64  	%rd2942, %rd2923, %rd2899;
	xor.b64  	%rd2943, %rd2923, %rd2899;
	and.b64  	%rd2944, %rd2943, %rd2875;
	or.b64  	%rd2945, %rd2944, %rd2942;
	add.s64 	%rd2946, %rd2945, %rd2941;
	add.s64 	%rd2947, %rd2946, %rd2935;
	add.s64 	%rd2948, %rd2864, %rd2809;
	xor.b64  	%rd2949, %rd2912, %rd2888;
	and.b64  	%rd2950, %rd2936, %rd2949;
	xor.b64  	%rd2951, %rd2950, %rd2888;
	add.s64 	%rd2952, %rd2948, %rd2951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2936, 50;
	shr.b64 	%rhs, %rd2936, 14;
	add.u64 	%rd2953, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2936, 46;
	shr.b64 	%rhs, %rd2936, 18;
	add.u64 	%rd2954, %lhs, %rhs;
	}
	xor.b64  	%rd2955, %rd2953, %rd2954;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2936, 23;
	shr.b64 	%rhs, %rd2936, 41;
	add.u64 	%rd2956, %lhs, %rhs;
	}
	xor.b64  	%rd2957, %rd2955, %rd2956;
	add.s64 	%rd2958, %rd2952, %rd2957;
	add.s64 	%rd2959, %rd2958, 6480981068601479193;
	add.s64 	%rd2960, %rd2959, %rd2875;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2947, 36;
	shr.b64 	%rhs, %rd2947, 28;
	add.u64 	%rd2961, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2947, 30;
	shr.b64 	%rhs, %rd2947, 34;
	add.u64 	%rd2962, %lhs, %rhs;
	}
	xor.b64  	%rd2963, %rd2961, %rd2962;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2947, 25;
	shr.b64 	%rhs, %rd2947, 39;
	add.u64 	%rd2964, %lhs, %rhs;
	}
	xor.b64  	%rd2965, %rd2963, %rd2964;
	and.b64  	%rd2966, %rd2947, %rd2923;
	xor.b64  	%rd2967, %rd2947, %rd2923;
	and.b64  	%rd2968, %rd2967, %rd2899;
	or.b64  	%rd2969, %rd2968, %rd2966;
	add.s64 	%rd2970, %rd2969, %rd2965;
	add.s64 	%rd2971, %rd2970, %rd2959;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2960, 50;
	shr.b64 	%rhs, %rd2960, 14;
	add.u64 	%rd2972, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2960, 46;
	shr.b64 	%rhs, %rd2960, 18;
	add.u64 	%rd2973, %lhs, %rhs;
	}
	xor.b64  	%rd2974, %rd2972, %rd2973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2960, 23;
	shr.b64 	%rhs, %rd2960, 41;
	add.u64 	%rd2975, %lhs, %rhs;
	}
	xor.b64  	%rd2976, %rd2974, %rd2975;
	xor.b64  	%rd2977, %rd2936, %rd2912;
	and.b64  	%rd2978, %rd2960, %rd2977;
	xor.b64  	%rd2979, %rd2978, %rd2912;
	add.s64 	%rd2980, %rd2810, %rd2888;
	add.s64 	%rd2981, %rd2980, %rd2979;
	add.s64 	%rd2982, %rd2981, %rd2976;
	add.s64 	%rd2983, %rd2982, -7908458776815382629;
	add.s64 	%rd2984, %rd2983, %rd2899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2971, 36;
	shr.b64 	%rhs, %rd2971, 28;
	add.u64 	%rd2985, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2971, 30;
	shr.b64 	%rhs, %rd2971, 34;
	add.u64 	%rd2986, %lhs, %rhs;
	}
	xor.b64  	%rd2987, %rd2985, %rd2986;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2971, 25;
	shr.b64 	%rhs, %rd2971, 39;
	add.u64 	%rd2988, %lhs, %rhs;
	}
	xor.b64  	%rd2989, %rd2987, %rd2988;
	and.b64  	%rd2990, %rd2971, %rd2947;
	xor.b64  	%rd2991, %rd2971, %rd2947;
	and.b64  	%rd2992, %rd2991, %rd2923;
	or.b64  	%rd2993, %rd2992, %rd2990;
	add.s64 	%rd2994, %rd2993, %rd2989;
	add.s64 	%rd2995, %rd2994, %rd2983;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2984, 50;
	shr.b64 	%rhs, %rd2984, 14;
	add.u64 	%rd2996, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2984, 46;
	shr.b64 	%rhs, %rd2984, 18;
	add.u64 	%rd2997, %lhs, %rhs;
	}
	xor.b64  	%rd2998, %rd2996, %rd2997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2984, 23;
	shr.b64 	%rhs, %rd2984, 41;
	add.u64 	%rd2999, %lhs, %rhs;
	}
	xor.b64  	%rd3000, %rd2998, %rd2999;
	xor.b64  	%rd3001, %rd2960, %rd2936;
	and.b64  	%rd3002, %rd2984, %rd3001;
	xor.b64  	%rd3003, %rd3002, %rd2936;
	add.s64 	%rd3004, %rd2811, %rd2912;
	add.s64 	%rd3005, %rd3004, %rd3003;
	add.s64 	%rd3006, %rd3005, %rd3000;
	add.s64 	%rd3007, %rd3006, -6116909921290321640;
	add.s64 	%rd3008, %rd3007, %rd2923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2995, 36;
	shr.b64 	%rhs, %rd2995, 28;
	add.u64 	%rd3009, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2995, 30;
	shr.b64 	%rhs, %rd2995, 34;
	add.u64 	%rd3010, %lhs, %rhs;
	}
	xor.b64  	%rd3011, %rd3009, %rd3010;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2995, 25;
	shr.b64 	%rhs, %rd2995, 39;
	add.u64 	%rd3012, %lhs, %rhs;
	}
	xor.b64  	%rd3013, %rd3011, %rd3012;
	and.b64  	%rd3014, %rd2995, %rd2971;
	xor.b64  	%rd3015, %rd2995, %rd2971;
	and.b64  	%rd3016, %rd3015, %rd2947;
	or.b64  	%rd3017, %rd3016, %rd3014;
	add.s64 	%rd3018, %rd3017, %rd3013;
	add.s64 	%rd3019, %rd3018, %rd3007;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3008, 50;
	shr.b64 	%rhs, %rd3008, 14;
	add.u64 	%rd3020, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3008, 46;
	shr.b64 	%rhs, %rd3008, 18;
	add.u64 	%rd3021, %lhs, %rhs;
	}
	xor.b64  	%rd3022, %rd3020, %rd3021;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3008, 23;
	shr.b64 	%rhs, %rd3008, 41;
	add.u64 	%rd3023, %lhs, %rhs;
	}
	xor.b64  	%rd3024, %rd3022, %rd3023;
	xor.b64  	%rd3025, %rd2984, %rd2960;
	and.b64  	%rd3026, %rd3008, %rd3025;
	xor.b64  	%rd3027, %rd3026, %rd2960;
	add.s64 	%rd3028, %rd2812, %rd2936;
	add.s64 	%rd3029, %rd3028, %rd3027;
	add.s64 	%rd3030, %rd3029, %rd3024;
	add.s64 	%rd3031, %rd3030, -2880145864133508542;
	add.s64 	%rd3032, %rd3031, %rd2947;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3019, 36;
	shr.b64 	%rhs, %rd3019, 28;
	add.u64 	%rd3033, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3019, 30;
	shr.b64 	%rhs, %rd3019, 34;
	add.u64 	%rd3034, %lhs, %rhs;
	}
	xor.b64  	%rd3035, %rd3033, %rd3034;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3019, 25;
	shr.b64 	%rhs, %rd3019, 39;
	add.u64 	%rd3036, %lhs, %rhs;
	}
	xor.b64  	%rd3037, %rd3035, %rd3036;
	and.b64  	%rd3038, %rd3019, %rd2995;
	xor.b64  	%rd3039, %rd3019, %rd2995;
	and.b64  	%rd3040, %rd3039, %rd2971;
	or.b64  	%rd3041, %rd3040, %rd3038;
	add.s64 	%rd3042, %rd3041, %rd3037;
	add.s64 	%rd3043, %rd3042, %rd3031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3032, 50;
	shr.b64 	%rhs, %rd3032, 14;
	add.u64 	%rd3044, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3032, 46;
	shr.b64 	%rhs, %rd3032, 18;
	add.u64 	%rd3045, %lhs, %rhs;
	}
	xor.b64  	%rd3046, %rd3044, %rd3045;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3032, 23;
	shr.b64 	%rhs, %rd3032, 41;
	add.u64 	%rd3047, %lhs, %rhs;
	}
	xor.b64  	%rd3048, %rd3046, %rd3047;
	xor.b64  	%rd3049, %rd3008, %rd2984;
	and.b64  	%rd3050, %rd3032, %rd3049;
	xor.b64  	%rd3051, %rd3050, %rd2984;
	add.s64 	%rd3052, %rd2813, %rd2960;
	add.s64 	%rd3053, %rd3052, %rd3051;
	add.s64 	%rd3054, %rd3053, %rd3048;
	add.s64 	%rd3055, %rd3054, 1334009975649890238;
	add.s64 	%rd3056, %rd3055, %rd2971;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3043, 36;
	shr.b64 	%rhs, %rd3043, 28;
	add.u64 	%rd3057, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3043, 30;
	shr.b64 	%rhs, %rd3043, 34;
	add.u64 	%rd3058, %lhs, %rhs;
	}
	xor.b64  	%rd3059, %rd3057, %rd3058;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3043, 25;
	shr.b64 	%rhs, %rd3043, 39;
	add.u64 	%rd3060, %lhs, %rhs;
	}
	xor.b64  	%rd3061, %rd3059, %rd3060;
	and.b64  	%rd3062, %rd3043, %rd3019;
	xor.b64  	%rd3063, %rd3043, %rd3019;
	and.b64  	%rd3064, %rd3063, %rd2995;
	or.b64  	%rd3065, %rd3064, %rd3062;
	add.s64 	%rd3066, %rd3065, %rd3061;
	add.s64 	%rd3067, %rd3066, %rd3055;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3056, 50;
	shr.b64 	%rhs, %rd3056, 14;
	add.u64 	%rd3068, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3056, 46;
	shr.b64 	%rhs, %rd3056, 18;
	add.u64 	%rd3069, %lhs, %rhs;
	}
	xor.b64  	%rd3070, %rd3068, %rd3069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3056, 23;
	shr.b64 	%rhs, %rd3056, 41;
	add.u64 	%rd3071, %lhs, %rhs;
	}
	xor.b64  	%rd3072, %rd3070, %rd3071;
	xor.b64  	%rd3073, %rd3032, %rd3008;
	and.b64  	%rd3074, %rd3056, %rd3073;
	xor.b64  	%rd3075, %rd3074, %rd3008;
	add.s64 	%rd3076, %rd2814, %rd2984;
	add.s64 	%rd3077, %rd3076, %rd3075;
	add.s64 	%rd3078, %rd3077, %rd3072;
	add.s64 	%rd3079, %rd3078, 2608012711638119052;
	add.s64 	%rd3080, %rd3079, %rd2995;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3067, 36;
	shr.b64 	%rhs, %rd3067, 28;
	add.u64 	%rd3081, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3067, 30;
	shr.b64 	%rhs, %rd3067, 34;
	add.u64 	%rd3082, %lhs, %rhs;
	}
	xor.b64  	%rd3083, %rd3081, %rd3082;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3067, 25;
	shr.b64 	%rhs, %rd3067, 39;
	add.u64 	%rd3084, %lhs, %rhs;
	}
	xor.b64  	%rd3085, %rd3083, %rd3084;
	and.b64  	%rd3086, %rd3067, %rd3043;
	xor.b64  	%rd3087, %rd3067, %rd3043;
	and.b64  	%rd3088, %rd3087, %rd3019;
	or.b64  	%rd3089, %rd3088, %rd3086;
	add.s64 	%rd3090, %rd3089, %rd3085;
	add.s64 	%rd3091, %rd3090, %rd3079;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3080, 50;
	shr.b64 	%rhs, %rd3080, 14;
	add.u64 	%rd3092, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3080, 46;
	shr.b64 	%rhs, %rd3080, 18;
	add.u64 	%rd3093, %lhs, %rhs;
	}
	xor.b64  	%rd3094, %rd3092, %rd3093;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3080, 23;
	shr.b64 	%rhs, %rd3080, 41;
	add.u64 	%rd3095, %lhs, %rhs;
	}
	xor.b64  	%rd3096, %rd3094, %rd3095;
	xor.b64  	%rd3097, %rd3056, %rd3032;
	and.b64  	%rd3098, %rd3080, %rd3097;
	xor.b64  	%rd3099, %rd3098, %rd3032;
	add.s64 	%rd3100, %rd2815, %rd3008;
	add.s64 	%rd3101, %rd3100, %rd3099;
	add.s64 	%rd3102, %rd3101, %rd3096;
	add.s64 	%rd3103, %rd3102, 6128411473006802146;
	add.s64 	%rd3104, %rd3103, %rd3019;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3091, 36;
	shr.b64 	%rhs, %rd3091, 28;
	add.u64 	%rd3105, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3091, 30;
	shr.b64 	%rhs, %rd3091, 34;
	add.u64 	%rd3106, %lhs, %rhs;
	}
	xor.b64  	%rd3107, %rd3105, %rd3106;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3091, 25;
	shr.b64 	%rhs, %rd3091, 39;
	add.u64 	%rd3108, %lhs, %rhs;
	}
	xor.b64  	%rd3109, %rd3107, %rd3108;
	and.b64  	%rd3110, %rd3091, %rd3067;
	xor.b64  	%rd3111, %rd3091, %rd3067;
	and.b64  	%rd3112, %rd3111, %rd3043;
	or.b64  	%rd3113, %rd3112, %rd3110;
	add.s64 	%rd3114, %rd3113, %rd3109;
	add.s64 	%rd3115, %rd3114, %rd3103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3104, 50;
	shr.b64 	%rhs, %rd3104, 14;
	add.u64 	%rd3116, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3104, 46;
	shr.b64 	%rhs, %rd3104, 18;
	add.u64 	%rd3117, %lhs, %rhs;
	}
	xor.b64  	%rd3118, %rd3116, %rd3117;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3104, 23;
	shr.b64 	%rhs, %rd3104, 41;
	add.u64 	%rd3119, %lhs, %rhs;
	}
	xor.b64  	%rd3120, %rd3118, %rd3119;
	xor.b64  	%rd3121, %rd3080, %rd3056;
	and.b64  	%rd3122, %rd3104, %rd3121;
	xor.b64  	%rd3123, %rd3122, %rd3056;
	add.s64 	%rd3124, %rd2816, %rd3032;
	add.s64 	%rd3125, %rd3124, %rd3123;
	add.s64 	%rd3126, %rd3125, %rd3120;
	add.s64 	%rd3127, %rd3126, 8268148722764581231;
	add.s64 	%rd3128, %rd3127, %rd3043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3115, 36;
	shr.b64 	%rhs, %rd3115, 28;
	add.u64 	%rd3129, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3115, 30;
	shr.b64 	%rhs, %rd3115, 34;
	add.u64 	%rd3130, %lhs, %rhs;
	}
	xor.b64  	%rd3131, %rd3129, %rd3130;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3115, 25;
	shr.b64 	%rhs, %rd3115, 39;
	add.u64 	%rd3132, %lhs, %rhs;
	}
	xor.b64  	%rd3133, %rd3131, %rd3132;
	and.b64  	%rd3134, %rd3115, %rd3091;
	xor.b64  	%rd3135, %rd3115, %rd3091;
	and.b64  	%rd3136, %rd3135, %rd3067;
	or.b64  	%rd3137, %rd3136, %rd3134;
	add.s64 	%rd3138, %rd3137, %rd3133;
	add.s64 	%rd3139, %rd3138, %rd3127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3128, 50;
	shr.b64 	%rhs, %rd3128, 14;
	add.u64 	%rd3140, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3128, 46;
	shr.b64 	%rhs, %rd3128, 18;
	add.u64 	%rd3141, %lhs, %rhs;
	}
	xor.b64  	%rd3142, %rd3140, %rd3141;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3128, 23;
	shr.b64 	%rhs, %rd3128, 41;
	add.u64 	%rd3143, %lhs, %rhs;
	}
	xor.b64  	%rd3144, %rd3142, %rd3143;
	xor.b64  	%rd3145, %rd3104, %rd3080;
	and.b64  	%rd3146, %rd3128, %rd3145;
	xor.b64  	%rd3147, %rd3146, %rd3080;
	add.s64 	%rd3148, %rd2817, %rd3056;
	add.s64 	%rd3149, %rd3148, %rd3147;
	add.s64 	%rd3150, %rd3149, %rd3144;
	add.s64 	%rd3151, %rd3150, -9160688886553864527;
	add.s64 	%rd3152, %rd3151, %rd3067;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3139, 36;
	shr.b64 	%rhs, %rd3139, 28;
	add.u64 	%rd3153, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3139, 30;
	shr.b64 	%rhs, %rd3139, 34;
	add.u64 	%rd3154, %lhs, %rhs;
	}
	xor.b64  	%rd3155, %rd3153, %rd3154;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3139, 25;
	shr.b64 	%rhs, %rd3139, 39;
	add.u64 	%rd3156, %lhs, %rhs;
	}
	xor.b64  	%rd3157, %rd3155, %rd3156;
	and.b64  	%rd3158, %rd3139, %rd3115;
	xor.b64  	%rd3159, %rd3139, %rd3115;
	and.b64  	%rd3160, %rd3159, %rd3091;
	or.b64  	%rd3161, %rd3160, %rd3158;
	add.s64 	%rd3162, %rd3161, %rd3157;
	add.s64 	%rd3163, %rd3162, %rd3151;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3152, 50;
	shr.b64 	%rhs, %rd3152, 14;
	add.u64 	%rd3164, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3152, 46;
	shr.b64 	%rhs, %rd3152, 18;
	add.u64 	%rd3165, %lhs, %rhs;
	}
	xor.b64  	%rd3166, %rd3164, %rd3165;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3152, 23;
	shr.b64 	%rhs, %rd3152, 41;
	add.u64 	%rd3167, %lhs, %rhs;
	}
	xor.b64  	%rd3168, %rd3166, %rd3167;
	xor.b64  	%rd3169, %rd3128, %rd3104;
	and.b64  	%rd3170, %rd3152, %rd3169;
	xor.b64  	%rd3171, %rd3170, %rd3104;
	add.s64 	%rd3172, %rd2818, %rd3080;
	add.s64 	%rd3173, %rd3172, %rd3171;
	add.s64 	%rd3174, %rd3173, %rd3168;
	add.s64 	%rd3175, %rd3174, -7215885187991268811;
	add.s64 	%rd3176, %rd3175, %rd3091;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3163, 36;
	shr.b64 	%rhs, %rd3163, 28;
	add.u64 	%rd3177, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3163, 30;
	shr.b64 	%rhs, %rd3163, 34;
	add.u64 	%rd3178, %lhs, %rhs;
	}
	xor.b64  	%rd3179, %rd3177, %rd3178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3163, 25;
	shr.b64 	%rhs, %rd3163, 39;
	add.u64 	%rd3180, %lhs, %rhs;
	}
	xor.b64  	%rd3181, %rd3179, %rd3180;
	and.b64  	%rd3182, %rd3163, %rd3139;
	xor.b64  	%rd3183, %rd3163, %rd3139;
	and.b64  	%rd3184, %rd3183, %rd3115;
	or.b64  	%rd3185, %rd3184, %rd3182;
	add.s64 	%rd3186, %rd3185, %rd3181;
	add.s64 	%rd3187, %rd3186, %rd3175;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3176, 50;
	shr.b64 	%rhs, %rd3176, 14;
	add.u64 	%rd3188, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3176, 46;
	shr.b64 	%rhs, %rd3176, 18;
	add.u64 	%rd3189, %lhs, %rhs;
	}
	xor.b64  	%rd3190, %rd3188, %rd3189;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3176, 23;
	shr.b64 	%rhs, %rd3176, 41;
	add.u64 	%rd3191, %lhs, %rhs;
	}
	xor.b64  	%rd3192, %rd3190, %rd3191;
	xor.b64  	%rd3193, %rd3152, %rd3128;
	and.b64  	%rd3194, %rd3176, %rd3193;
	xor.b64  	%rd3195, %rd3194, %rd3128;
	add.s64 	%rd3196, %rd2819, %rd3104;
	add.s64 	%rd3197, %rd3196, %rd3195;
	add.s64 	%rd3198, %rd3197, %rd3192;
	add.s64 	%rd3199, %rd3198, -4495734319001033068;
	add.s64 	%rd3200, %rd3199, %rd3115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3187, 36;
	shr.b64 	%rhs, %rd3187, 28;
	add.u64 	%rd3201, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3187, 30;
	shr.b64 	%rhs, %rd3187, 34;
	add.u64 	%rd3202, %lhs, %rhs;
	}
	xor.b64  	%rd3203, %rd3201, %rd3202;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3187, 25;
	shr.b64 	%rhs, %rd3187, 39;
	add.u64 	%rd3204, %lhs, %rhs;
	}
	xor.b64  	%rd3205, %rd3203, %rd3204;
	and.b64  	%rd3206, %rd3187, %rd3163;
	xor.b64  	%rd3207, %rd3187, %rd3163;
	and.b64  	%rd3208, %rd3207, %rd3139;
	or.b64  	%rd3209, %rd3208, %rd3206;
	add.s64 	%rd3210, %rd3209, %rd3205;
	add.s64 	%rd3211, %rd3210, %rd3199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2818, 45;
	shr.b64 	%rhs, %rd2818, 19;
	add.u64 	%rd3212, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2818, 3;
	shr.b64 	%rhs, %rd2818, 61;
	add.u64 	%rd3213, %lhs, %rhs;
	}
	xor.b64  	%rd3214, %rd3212, %rd3213;
	shr.u64 	%rd3215, %rd2818, 6;
	xor.b64  	%rd3216, %rd3214, %rd3215;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2805, 63;
	shr.b64 	%rhs, %rd2805, 1;
	add.u64 	%rd3217, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2805, 56;
	shr.b64 	%rhs, %rd2805, 8;
	add.u64 	%rd3218, %lhs, %rhs;
	}
	xor.b64  	%rd3219, %rd3217, %rd3218;
	shr.u64 	%rd3220, %rd2805, 7;
	xor.b64  	%rd3221, %rd3219, %rd3220;
	add.s64 	%rd3222, %rd3221, %rd2804;
	add.s64 	%rd3223, %rd3222, %rd2813;
	add.s64 	%rd3224, %rd3223, %rd3216;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2819, 45;
	shr.b64 	%rhs, %rd2819, 19;
	add.u64 	%rd3225, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2819, 3;
	shr.b64 	%rhs, %rd2819, 61;
	add.u64 	%rd3226, %lhs, %rhs;
	}
	xor.b64  	%rd3227, %rd3225, %rd3226;
	shr.u64 	%rd3228, %rd2819, 6;
	xor.b64  	%rd3229, %rd3227, %rd3228;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2806, 63;
	shr.b64 	%rhs, %rd2806, 1;
	add.u64 	%rd3230, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2806, 56;
	shr.b64 	%rhs, %rd2806, 8;
	add.u64 	%rd3231, %lhs, %rhs;
	}
	xor.b64  	%rd3232, %rd3230, %rd3231;
	shr.u64 	%rd3233, %rd2806, 7;
	xor.b64  	%rd3234, %rd3232, %rd3233;
	add.s64 	%rd3235, %rd3234, %rd2805;
	add.s64 	%rd3236, %rd3235, %rd2814;
	add.s64 	%rd3237, %rd3236, %rd3229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 45;
	shr.b64 	%rhs, %rd3224, 19;
	add.u64 	%rd3238, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 3;
	shr.b64 	%rhs, %rd3224, 61;
	add.u64 	%rd3239, %lhs, %rhs;
	}
	xor.b64  	%rd3240, %rd3238, %rd3239;
	shr.u64 	%rd3241, %rd3224, 6;
	xor.b64  	%rd3242, %rd3240, %rd3241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2807, 63;
	shr.b64 	%rhs, %rd2807, 1;
	add.u64 	%rd3243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2807, 56;
	shr.b64 	%rhs, %rd2807, 8;
	add.u64 	%rd3244, %lhs, %rhs;
	}
	xor.b64  	%rd3245, %rd3243, %rd3244;
	shr.u64 	%rd3246, %rd2807, 7;
	xor.b64  	%rd3247, %rd3245, %rd3246;
	add.s64 	%rd3248, %rd3247, %rd2806;
	add.s64 	%rd3249, %rd3248, %rd2815;
	add.s64 	%rd3250, %rd3249, %rd3242;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 45;
	shr.b64 	%rhs, %rd3237, 19;
	add.u64 	%rd3251, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 3;
	shr.b64 	%rhs, %rd3237, 61;
	add.u64 	%rd3252, %lhs, %rhs;
	}
	xor.b64  	%rd3253, %rd3251, %rd3252;
	shr.u64 	%rd3254, %rd3237, 6;
	xor.b64  	%rd3255, %rd3253, %rd3254;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2808, 63;
	shr.b64 	%rhs, %rd2808, 1;
	add.u64 	%rd3256, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2808, 56;
	shr.b64 	%rhs, %rd2808, 8;
	add.u64 	%rd3257, %lhs, %rhs;
	}
	xor.b64  	%rd3258, %rd3256, %rd3257;
	shr.u64 	%rd3259, %rd2808, 7;
	xor.b64  	%rd3260, %rd3258, %rd3259;
	add.s64 	%rd3261, %rd3260, %rd2807;
	add.s64 	%rd3262, %rd3261, %rd2816;
	add.s64 	%rd3263, %rd3262, %rd3255;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 45;
	shr.b64 	%rhs, %rd3250, 19;
	add.u64 	%rd3264, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 3;
	shr.b64 	%rhs, %rd3250, 61;
	add.u64 	%rd3265, %lhs, %rhs;
	}
	xor.b64  	%rd3266, %rd3264, %rd3265;
	shr.u64 	%rd3267, %rd3250, 6;
	xor.b64  	%rd3268, %rd3266, %rd3267;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2809, 63;
	shr.b64 	%rhs, %rd2809, 1;
	add.u64 	%rd3269, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2809, 56;
	shr.b64 	%rhs, %rd2809, 8;
	add.u64 	%rd3270, %lhs, %rhs;
	}
	xor.b64  	%rd3271, %rd3269, %rd3270;
	shr.u64 	%rd3272, %rd2809, 7;
	xor.b64  	%rd3273, %rd3271, %rd3272;
	add.s64 	%rd3274, %rd3273, %rd2808;
	add.s64 	%rd3275, %rd3274, %rd2817;
	add.s64 	%rd3276, %rd3275, %rd3268;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3263, 45;
	shr.b64 	%rhs, %rd3263, 19;
	add.u64 	%rd3277, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3263, 3;
	shr.b64 	%rhs, %rd3263, 61;
	add.u64 	%rd3278, %lhs, %rhs;
	}
	xor.b64  	%rd3279, %rd3277, %rd3278;
	shr.u64 	%rd3280, %rd3263, 6;
	xor.b64  	%rd3281, %rd3279, %rd3280;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2810, 63;
	shr.b64 	%rhs, %rd2810, 1;
	add.u64 	%rd3282, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2810, 56;
	shr.b64 	%rhs, %rd2810, 8;
	add.u64 	%rd3283, %lhs, %rhs;
	}
	xor.b64  	%rd3284, %rd3282, %rd3283;
	shr.u64 	%rd3285, %rd2810, 7;
	xor.b64  	%rd3286, %rd3284, %rd3285;
	add.s64 	%rd3287, %rd3286, %rd2809;
	add.s64 	%rd3288, %rd3287, %rd2818;
	add.s64 	%rd3289, %rd3288, %rd3281;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3276, 45;
	shr.b64 	%rhs, %rd3276, 19;
	add.u64 	%rd3290, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3276, 3;
	shr.b64 	%rhs, %rd3276, 61;
	add.u64 	%rd3291, %lhs, %rhs;
	}
	xor.b64  	%rd3292, %rd3290, %rd3291;
	shr.u64 	%rd3293, %rd3276, 6;
	xor.b64  	%rd3294, %rd3292, %rd3293;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2811, 63;
	shr.b64 	%rhs, %rd2811, 1;
	add.u64 	%rd3295, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2811, 56;
	shr.b64 	%rhs, %rd2811, 8;
	add.u64 	%rd3296, %lhs, %rhs;
	}
	xor.b64  	%rd3297, %rd3295, %rd3296;
	shr.u64 	%rd3298, %rd2811, 7;
	xor.b64  	%rd3299, %rd3297, %rd3298;
	add.s64 	%rd3300, %rd3299, %rd2810;
	add.s64 	%rd3301, %rd3300, %rd2819;
	add.s64 	%rd3302, %rd3301, %rd3294;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3289, 45;
	shr.b64 	%rhs, %rd3289, 19;
	add.u64 	%rd3303, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3289, 3;
	shr.b64 	%rhs, %rd3289, 61;
	add.u64 	%rd3304, %lhs, %rhs;
	}
	xor.b64  	%rd3305, %rd3303, %rd3304;
	shr.u64 	%rd3306, %rd3289, 6;
	xor.b64  	%rd3307, %rd3305, %rd3306;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2812, 63;
	shr.b64 	%rhs, %rd2812, 1;
	add.u64 	%rd3308, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2812, 56;
	shr.b64 	%rhs, %rd2812, 8;
	add.u64 	%rd3309, %lhs, %rhs;
	}
	xor.b64  	%rd3310, %rd3308, %rd3309;
	shr.u64 	%rd3311, %rd2812, 7;
	xor.b64  	%rd3312, %rd3310, %rd3311;
	add.s64 	%rd3313, %rd3312, %rd2811;
	add.s64 	%rd3314, %rd3313, %rd3224;
	add.s64 	%rd3315, %rd3314, %rd3307;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3302, 45;
	shr.b64 	%rhs, %rd3302, 19;
	add.u64 	%rd3316, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3302, 3;
	shr.b64 	%rhs, %rd3302, 61;
	add.u64 	%rd3317, %lhs, %rhs;
	}
	xor.b64  	%rd3318, %rd3316, %rd3317;
	shr.u64 	%rd3319, %rd3302, 6;
	xor.b64  	%rd3320, %rd3318, %rd3319;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2813, 63;
	shr.b64 	%rhs, %rd2813, 1;
	add.u64 	%rd3321, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2813, 56;
	shr.b64 	%rhs, %rd2813, 8;
	add.u64 	%rd3322, %lhs, %rhs;
	}
	xor.b64  	%rd3323, %rd3321, %rd3322;
	shr.u64 	%rd3324, %rd2813, 7;
	xor.b64  	%rd3325, %rd3323, %rd3324;
	add.s64 	%rd3326, %rd3325, %rd2812;
	add.s64 	%rd3327, %rd3326, %rd3237;
	add.s64 	%rd3328, %rd3327, %rd3320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3315, 45;
	shr.b64 	%rhs, %rd3315, 19;
	add.u64 	%rd3329, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3315, 3;
	shr.b64 	%rhs, %rd3315, 61;
	add.u64 	%rd3330, %lhs, %rhs;
	}
	xor.b64  	%rd3331, %rd3329, %rd3330;
	shr.u64 	%rd3332, %rd3315, 6;
	xor.b64  	%rd3333, %rd3331, %rd3332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2814, 63;
	shr.b64 	%rhs, %rd2814, 1;
	add.u64 	%rd3334, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2814, 56;
	shr.b64 	%rhs, %rd2814, 8;
	add.u64 	%rd3335, %lhs, %rhs;
	}
	xor.b64  	%rd3336, %rd3334, %rd3335;
	shr.u64 	%rd3337, %rd2814, 7;
	xor.b64  	%rd3338, %rd3336, %rd3337;
	add.s64 	%rd3339, %rd3338, %rd2813;
	add.s64 	%rd3340, %rd3339, %rd3250;
	add.s64 	%rd3341, %rd3340, %rd3333;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3328, 45;
	shr.b64 	%rhs, %rd3328, 19;
	add.u64 	%rd3342, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3328, 3;
	shr.b64 	%rhs, %rd3328, 61;
	add.u64 	%rd3343, %lhs, %rhs;
	}
	xor.b64  	%rd3344, %rd3342, %rd3343;
	shr.u64 	%rd3345, %rd3328, 6;
	xor.b64  	%rd3346, %rd3344, %rd3345;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2815, 63;
	shr.b64 	%rhs, %rd2815, 1;
	add.u64 	%rd3347, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2815, 56;
	shr.b64 	%rhs, %rd2815, 8;
	add.u64 	%rd3348, %lhs, %rhs;
	}
	xor.b64  	%rd3349, %rd3347, %rd3348;
	shr.u64 	%rd3350, %rd2815, 7;
	xor.b64  	%rd3351, %rd3349, %rd3350;
	add.s64 	%rd3352, %rd3351, %rd2814;
	add.s64 	%rd3353, %rd3352, %rd3263;
	add.s64 	%rd3354, %rd3353, %rd3346;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3341, 45;
	shr.b64 	%rhs, %rd3341, 19;
	add.u64 	%rd3355, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3341, 3;
	shr.b64 	%rhs, %rd3341, 61;
	add.u64 	%rd3356, %lhs, %rhs;
	}
	xor.b64  	%rd3357, %rd3355, %rd3356;
	shr.u64 	%rd3358, %rd3341, 6;
	xor.b64  	%rd3359, %rd3357, %rd3358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2816, 63;
	shr.b64 	%rhs, %rd2816, 1;
	add.u64 	%rd3360, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2816, 56;
	shr.b64 	%rhs, %rd2816, 8;
	add.u64 	%rd3361, %lhs, %rhs;
	}
	xor.b64  	%rd3362, %rd3360, %rd3361;
	shr.u64 	%rd3363, %rd2816, 7;
	xor.b64  	%rd3364, %rd3362, %rd3363;
	add.s64 	%rd3365, %rd3364, %rd2815;
	add.s64 	%rd3366, %rd3365, %rd3276;
	add.s64 	%rd3367, %rd3366, %rd3359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3354, 45;
	shr.b64 	%rhs, %rd3354, 19;
	add.u64 	%rd3368, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3354, 3;
	shr.b64 	%rhs, %rd3354, 61;
	add.u64 	%rd3369, %lhs, %rhs;
	}
	xor.b64  	%rd3370, %rd3368, %rd3369;
	shr.u64 	%rd3371, %rd3354, 6;
	xor.b64  	%rd3372, %rd3370, %rd3371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2817, 63;
	shr.b64 	%rhs, %rd2817, 1;
	add.u64 	%rd3373, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2817, 56;
	shr.b64 	%rhs, %rd2817, 8;
	add.u64 	%rd3374, %lhs, %rhs;
	}
	xor.b64  	%rd3375, %rd3373, %rd3374;
	shr.u64 	%rd3376, %rd2817, 7;
	xor.b64  	%rd3377, %rd3375, %rd3376;
	add.s64 	%rd3378, %rd3377, %rd2816;
	add.s64 	%rd3379, %rd3378, %rd3289;
	add.s64 	%rd3380, %rd3379, %rd3372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3367, 45;
	shr.b64 	%rhs, %rd3367, 19;
	add.u64 	%rd3381, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3367, 3;
	shr.b64 	%rhs, %rd3367, 61;
	add.u64 	%rd3382, %lhs, %rhs;
	}
	xor.b64  	%rd3383, %rd3381, %rd3382;
	shr.u64 	%rd3384, %rd3367, 6;
	xor.b64  	%rd3385, %rd3383, %rd3384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2818, 63;
	shr.b64 	%rhs, %rd2818, 1;
	add.u64 	%rd3386, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2818, 56;
	shr.b64 	%rhs, %rd2818, 8;
	add.u64 	%rd3387, %lhs, %rhs;
	}
	xor.b64  	%rd3388, %rd3386, %rd3387;
	shr.u64 	%rd3389, %rd2818, 7;
	xor.b64  	%rd3390, %rd3388, %rd3389;
	add.s64 	%rd3391, %rd3390, %rd2817;
	add.s64 	%rd3392, %rd3391, %rd3302;
	add.s64 	%rd3393, %rd3392, %rd3385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3380, 45;
	shr.b64 	%rhs, %rd3380, 19;
	add.u64 	%rd3394, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3380, 3;
	shr.b64 	%rhs, %rd3380, 61;
	add.u64 	%rd3395, %lhs, %rhs;
	}
	xor.b64  	%rd3396, %rd3394, %rd3395;
	shr.u64 	%rd3397, %rd3380, 6;
	xor.b64  	%rd3398, %rd3396, %rd3397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2819, 63;
	shr.b64 	%rhs, %rd2819, 1;
	add.u64 	%rd3399, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2819, 56;
	shr.b64 	%rhs, %rd2819, 8;
	add.u64 	%rd3400, %lhs, %rhs;
	}
	xor.b64  	%rd3401, %rd3399, %rd3400;
	shr.u64 	%rd3402, %rd2819, 7;
	xor.b64  	%rd3403, %rd3401, %rd3402;
	add.s64 	%rd3404, %rd3403, %rd2818;
	add.s64 	%rd3405, %rd3404, %rd3315;
	add.s64 	%rd3406, %rd3405, %rd3398;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3393, 45;
	shr.b64 	%rhs, %rd3393, 19;
	add.u64 	%rd3407, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3393, 3;
	shr.b64 	%rhs, %rd3393, 61;
	add.u64 	%rd3408, %lhs, %rhs;
	}
	xor.b64  	%rd3409, %rd3407, %rd3408;
	shr.u64 	%rd3410, %rd3393, 6;
	xor.b64  	%rd3411, %rd3409, %rd3410;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 63;
	shr.b64 	%rhs, %rd3224, 1;
	add.u64 	%rd3412, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 56;
	shr.b64 	%rhs, %rd3224, 8;
	add.u64 	%rd3413, %lhs, %rhs;
	}
	xor.b64  	%rd3414, %rd3412, %rd3413;
	shr.u64 	%rd3415, %rd3224, 7;
	xor.b64  	%rd3416, %rd3414, %rd3415;
	add.s64 	%rd3417, %rd3416, %rd2819;
	add.s64 	%rd3418, %rd3417, %rd3328;
	add.s64 	%rd3419, %rd3418, %rd3411;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3200, 50;
	shr.b64 	%rhs, %rd3200, 14;
	add.u64 	%rd3420, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3200, 46;
	shr.b64 	%rhs, %rd3200, 18;
	add.u64 	%rd3421, %lhs, %rhs;
	}
	xor.b64  	%rd3422, %rd3420, %rd3421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3200, 23;
	shr.b64 	%rhs, %rd3200, 41;
	add.u64 	%rd3423, %lhs, %rhs;
	}
	xor.b64  	%rd3424, %rd3422, %rd3423;
	xor.b64  	%rd3425, %rd3176, %rd3152;
	and.b64  	%rd3426, %rd3200, %rd3425;
	xor.b64  	%rd3427, %rd3426, %rd3152;
	add.s64 	%rd3428, %rd3427, %rd3128;
	add.s64 	%rd3429, %rd3428, %rd3424;
	add.s64 	%rd3430, %rd3429, %rd3224;
	add.s64 	%rd3431, %rd3430, -1973867731355612462;
	add.s64 	%rd3432, %rd3431, %rd3139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3211, 36;
	shr.b64 	%rhs, %rd3211, 28;
	add.u64 	%rd3433, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3211, 30;
	shr.b64 	%rhs, %rd3211, 34;
	add.u64 	%rd3434, %lhs, %rhs;
	}
	xor.b64  	%rd3435, %rd3433, %rd3434;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3211, 25;
	shr.b64 	%rhs, %rd3211, 39;
	add.u64 	%rd3436, %lhs, %rhs;
	}
	xor.b64  	%rd3437, %rd3435, %rd3436;
	and.b64  	%rd3438, %rd3211, %rd3187;
	xor.b64  	%rd3439, %rd3211, %rd3187;
	and.b64  	%rd3440, %rd3439, %rd3163;
	or.b64  	%rd3441, %rd3440, %rd3438;
	add.s64 	%rd3442, %rd3441, %rd3437;
	add.s64 	%rd3443, %rd3442, %rd3431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3432, 50;
	shr.b64 	%rhs, %rd3432, 14;
	add.u64 	%rd3444, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3432, 46;
	shr.b64 	%rhs, %rd3432, 18;
	add.u64 	%rd3445, %lhs, %rhs;
	}
	xor.b64  	%rd3446, %rd3444, %rd3445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3432, 23;
	shr.b64 	%rhs, %rd3432, 41;
	add.u64 	%rd3447, %lhs, %rhs;
	}
	xor.b64  	%rd3448, %rd3446, %rd3447;
	xor.b64  	%rd3449, %rd3200, %rd3176;
	and.b64  	%rd3450, %rd3432, %rd3449;
	xor.b64  	%rd3451, %rd3450, %rd3176;
	add.s64 	%rd3452, %rd3237, %rd3152;
	add.s64 	%rd3453, %rd3452, %rd3451;
	add.s64 	%rd3454, %rd3453, %rd3448;
	add.s64 	%rd3455, %rd3454, -1171420211273849373;
	add.s64 	%rd3456, %rd3455, %rd3163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3443, 36;
	shr.b64 	%rhs, %rd3443, 28;
	add.u64 	%rd3457, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3443, 30;
	shr.b64 	%rhs, %rd3443, 34;
	add.u64 	%rd3458, %lhs, %rhs;
	}
	xor.b64  	%rd3459, %rd3457, %rd3458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3443, 25;
	shr.b64 	%rhs, %rd3443, 39;
	add.u64 	%rd3460, %lhs, %rhs;
	}
	xor.b64  	%rd3461, %rd3459, %rd3460;
	and.b64  	%rd3462, %rd3443, %rd3211;
	xor.b64  	%rd3463, %rd3443, %rd3211;
	and.b64  	%rd3464, %rd3463, %rd3187;
	or.b64  	%rd3465, %rd3464, %rd3462;
	add.s64 	%rd3466, %rd3465, %rd3461;
	add.s64 	%rd3467, %rd3466, %rd3455;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3456, 50;
	shr.b64 	%rhs, %rd3456, 14;
	add.u64 	%rd3468, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3456, 46;
	shr.b64 	%rhs, %rd3456, 18;
	add.u64 	%rd3469, %lhs, %rhs;
	}
	xor.b64  	%rd3470, %rd3468, %rd3469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3456, 23;
	shr.b64 	%rhs, %rd3456, 41;
	add.u64 	%rd3471, %lhs, %rhs;
	}
	xor.b64  	%rd3472, %rd3470, %rd3471;
	xor.b64  	%rd3473, %rd3432, %rd3200;
	and.b64  	%rd3474, %rd3456, %rd3473;
	xor.b64  	%rd3475, %rd3474, %rd3200;
	add.s64 	%rd3476, %rd3250, %rd3176;
	add.s64 	%rd3477, %rd3476, %rd3475;
	add.s64 	%rd3478, %rd3477, %rd3472;
	add.s64 	%rd3479, %rd3478, 1135362057144423861;
	add.s64 	%rd3480, %rd3479, %rd3187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3467, 36;
	shr.b64 	%rhs, %rd3467, 28;
	add.u64 	%rd3481, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3467, 30;
	shr.b64 	%rhs, %rd3467, 34;
	add.u64 	%rd3482, %lhs, %rhs;
	}
	xor.b64  	%rd3483, %rd3481, %rd3482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3467, 25;
	shr.b64 	%rhs, %rd3467, 39;
	add.u64 	%rd3484, %lhs, %rhs;
	}
	xor.b64  	%rd3485, %rd3483, %rd3484;
	and.b64  	%rd3486, %rd3467, %rd3443;
	xor.b64  	%rd3487, %rd3467, %rd3443;
	and.b64  	%rd3488, %rd3487, %rd3211;
	or.b64  	%rd3489, %rd3488, %rd3486;
	add.s64 	%rd3490, %rd3489, %rd3485;
	add.s64 	%rd3491, %rd3490, %rd3479;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3480, 50;
	shr.b64 	%rhs, %rd3480, 14;
	add.u64 	%rd3492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3480, 46;
	shr.b64 	%rhs, %rd3480, 18;
	add.u64 	%rd3493, %lhs, %rhs;
	}
	xor.b64  	%rd3494, %rd3492, %rd3493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3480, 23;
	shr.b64 	%rhs, %rd3480, 41;
	add.u64 	%rd3495, %lhs, %rhs;
	}
	xor.b64  	%rd3496, %rd3494, %rd3495;
	xor.b64  	%rd3497, %rd3456, %rd3432;
	and.b64  	%rd3498, %rd3480, %rd3497;
	xor.b64  	%rd3499, %rd3498, %rd3432;
	add.s64 	%rd3500, %rd3263, %rd3200;
	add.s64 	%rd3501, %rd3500, %rd3499;
	add.s64 	%rd3502, %rd3501, %rd3496;
	add.s64 	%rd3503, %rd3502, 2597628984639134821;
	add.s64 	%rd3504, %rd3503, %rd3211;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3491, 36;
	shr.b64 	%rhs, %rd3491, 28;
	add.u64 	%rd3505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3491, 30;
	shr.b64 	%rhs, %rd3491, 34;
	add.u64 	%rd3506, %lhs, %rhs;
	}
	xor.b64  	%rd3507, %rd3505, %rd3506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3491, 25;
	shr.b64 	%rhs, %rd3491, 39;
	add.u64 	%rd3508, %lhs, %rhs;
	}
	xor.b64  	%rd3509, %rd3507, %rd3508;
	and.b64  	%rd3510, %rd3491, %rd3467;
	xor.b64  	%rd3511, %rd3491, %rd3467;
	and.b64  	%rd3512, %rd3511, %rd3443;
	or.b64  	%rd3513, %rd3512, %rd3510;
	add.s64 	%rd3514, %rd3513, %rd3509;
	add.s64 	%rd3515, %rd3514, %rd3503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3504, 50;
	shr.b64 	%rhs, %rd3504, 14;
	add.u64 	%rd3516, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3504, 46;
	shr.b64 	%rhs, %rd3504, 18;
	add.u64 	%rd3517, %lhs, %rhs;
	}
	xor.b64  	%rd3518, %rd3516, %rd3517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3504, 23;
	shr.b64 	%rhs, %rd3504, 41;
	add.u64 	%rd3519, %lhs, %rhs;
	}
	xor.b64  	%rd3520, %rd3518, %rd3519;
	xor.b64  	%rd3521, %rd3480, %rd3456;
	and.b64  	%rd3522, %rd3504, %rd3521;
	xor.b64  	%rd3523, %rd3522, %rd3456;
	add.s64 	%rd3524, %rd3276, %rd3432;
	add.s64 	%rd3525, %rd3524, %rd3523;
	add.s64 	%rd3526, %rd3525, %rd3520;
	add.s64 	%rd3527, %rd3526, 3308224258029322869;
	add.s64 	%rd3528, %rd3527, %rd3443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3515, 36;
	shr.b64 	%rhs, %rd3515, 28;
	add.u64 	%rd3529, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3515, 30;
	shr.b64 	%rhs, %rd3515, 34;
	add.u64 	%rd3530, %lhs, %rhs;
	}
	xor.b64  	%rd3531, %rd3529, %rd3530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3515, 25;
	shr.b64 	%rhs, %rd3515, 39;
	add.u64 	%rd3532, %lhs, %rhs;
	}
	xor.b64  	%rd3533, %rd3531, %rd3532;
	and.b64  	%rd3534, %rd3515, %rd3491;
	xor.b64  	%rd3535, %rd3515, %rd3491;
	and.b64  	%rd3536, %rd3535, %rd3467;
	or.b64  	%rd3537, %rd3536, %rd3534;
	add.s64 	%rd3538, %rd3537, %rd3533;
	add.s64 	%rd3539, %rd3538, %rd3527;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3528, 50;
	shr.b64 	%rhs, %rd3528, 14;
	add.u64 	%rd3540, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3528, 46;
	shr.b64 	%rhs, %rd3528, 18;
	add.u64 	%rd3541, %lhs, %rhs;
	}
	xor.b64  	%rd3542, %rd3540, %rd3541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3528, 23;
	shr.b64 	%rhs, %rd3528, 41;
	add.u64 	%rd3543, %lhs, %rhs;
	}
	xor.b64  	%rd3544, %rd3542, %rd3543;
	xor.b64  	%rd3545, %rd3504, %rd3480;
	and.b64  	%rd3546, %rd3528, %rd3545;
	xor.b64  	%rd3547, %rd3546, %rd3480;
	add.s64 	%rd3548, %rd3289, %rd3456;
	add.s64 	%rd3549, %rd3548, %rd3547;
	add.s64 	%rd3550, %rd3549, %rd3544;
	add.s64 	%rd3551, %rd3550, 5365058923640841347;
	add.s64 	%rd3552, %rd3551, %rd3467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3539, 36;
	shr.b64 	%rhs, %rd3539, 28;
	add.u64 	%rd3553, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3539, 30;
	shr.b64 	%rhs, %rd3539, 34;
	add.u64 	%rd3554, %lhs, %rhs;
	}
	xor.b64  	%rd3555, %rd3553, %rd3554;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3539, 25;
	shr.b64 	%rhs, %rd3539, 39;
	add.u64 	%rd3556, %lhs, %rhs;
	}
	xor.b64  	%rd3557, %rd3555, %rd3556;
	and.b64  	%rd3558, %rd3539, %rd3515;
	xor.b64  	%rd3559, %rd3539, %rd3515;
	and.b64  	%rd3560, %rd3559, %rd3491;
	or.b64  	%rd3561, %rd3560, %rd3558;
	add.s64 	%rd3562, %rd3561, %rd3557;
	add.s64 	%rd3563, %rd3562, %rd3551;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3552, 50;
	shr.b64 	%rhs, %rd3552, 14;
	add.u64 	%rd3564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3552, 46;
	shr.b64 	%rhs, %rd3552, 18;
	add.u64 	%rd3565, %lhs, %rhs;
	}
	xor.b64  	%rd3566, %rd3564, %rd3565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3552, 23;
	shr.b64 	%rhs, %rd3552, 41;
	add.u64 	%rd3567, %lhs, %rhs;
	}
	xor.b64  	%rd3568, %rd3566, %rd3567;
	xor.b64  	%rd3569, %rd3528, %rd3504;
	and.b64  	%rd3570, %rd3552, %rd3569;
	xor.b64  	%rd3571, %rd3570, %rd3504;
	add.s64 	%rd3572, %rd3302, %rd3480;
	add.s64 	%rd3573, %rd3572, %rd3571;
	add.s64 	%rd3574, %rd3573, %rd3568;
	add.s64 	%rd3575, %rd3574, 6679025012923562964;
	add.s64 	%rd3576, %rd3575, %rd3491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3563, 36;
	shr.b64 	%rhs, %rd3563, 28;
	add.u64 	%rd3577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3563, 30;
	shr.b64 	%rhs, %rd3563, 34;
	add.u64 	%rd3578, %lhs, %rhs;
	}
	xor.b64  	%rd3579, %rd3577, %rd3578;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3563, 25;
	shr.b64 	%rhs, %rd3563, 39;
	add.u64 	%rd3580, %lhs, %rhs;
	}
	xor.b64  	%rd3581, %rd3579, %rd3580;
	and.b64  	%rd3582, %rd3563, %rd3539;
	xor.b64  	%rd3583, %rd3563, %rd3539;
	and.b64  	%rd3584, %rd3583, %rd3515;
	or.b64  	%rd3585, %rd3584, %rd3582;
	add.s64 	%rd3586, %rd3585, %rd3581;
	add.s64 	%rd3587, %rd3586, %rd3575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3576, 50;
	shr.b64 	%rhs, %rd3576, 14;
	add.u64 	%rd3588, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3576, 46;
	shr.b64 	%rhs, %rd3576, 18;
	add.u64 	%rd3589, %lhs, %rhs;
	}
	xor.b64  	%rd3590, %rd3588, %rd3589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3576, 23;
	shr.b64 	%rhs, %rd3576, 41;
	add.u64 	%rd3591, %lhs, %rhs;
	}
	xor.b64  	%rd3592, %rd3590, %rd3591;
	xor.b64  	%rd3593, %rd3552, %rd3528;
	and.b64  	%rd3594, %rd3576, %rd3593;
	xor.b64  	%rd3595, %rd3594, %rd3528;
	add.s64 	%rd3596, %rd3315, %rd3504;
	add.s64 	%rd3597, %rd3596, %rd3595;
	add.s64 	%rd3598, %rd3597, %rd3592;
	add.s64 	%rd3599, %rd3598, 8573033837759648693;
	add.s64 	%rd3600, %rd3599, %rd3515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3587, 36;
	shr.b64 	%rhs, %rd3587, 28;
	add.u64 	%rd3601, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3587, 30;
	shr.b64 	%rhs, %rd3587, 34;
	add.u64 	%rd3602, %lhs, %rhs;
	}
	xor.b64  	%rd3603, %rd3601, %rd3602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3587, 25;
	shr.b64 	%rhs, %rd3587, 39;
	add.u64 	%rd3604, %lhs, %rhs;
	}
	xor.b64  	%rd3605, %rd3603, %rd3604;
	and.b64  	%rd3606, %rd3587, %rd3563;
	xor.b64  	%rd3607, %rd3587, %rd3563;
	and.b64  	%rd3608, %rd3607, %rd3539;
	or.b64  	%rd3609, %rd3608, %rd3606;
	add.s64 	%rd3610, %rd3609, %rd3605;
	add.s64 	%rd3611, %rd3610, %rd3599;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3600, 50;
	shr.b64 	%rhs, %rd3600, 14;
	add.u64 	%rd3612, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3600, 46;
	shr.b64 	%rhs, %rd3600, 18;
	add.u64 	%rd3613, %lhs, %rhs;
	}
	xor.b64  	%rd3614, %rd3612, %rd3613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3600, 23;
	shr.b64 	%rhs, %rd3600, 41;
	add.u64 	%rd3615, %lhs, %rhs;
	}
	xor.b64  	%rd3616, %rd3614, %rd3615;
	xor.b64  	%rd3617, %rd3576, %rd3552;
	and.b64  	%rd3618, %rd3600, %rd3617;
	xor.b64  	%rd3619, %rd3618, %rd3552;
	add.s64 	%rd3620, %rd3328, %rd3528;
	add.s64 	%rd3621, %rd3620, %rd3619;
	add.s64 	%rd3622, %rd3621, %rd3616;
	add.s64 	%rd3623, %rd3622, -7476448914759557205;
	add.s64 	%rd3624, %rd3623, %rd3539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3611, 36;
	shr.b64 	%rhs, %rd3611, 28;
	add.u64 	%rd3625, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3611, 30;
	shr.b64 	%rhs, %rd3611, 34;
	add.u64 	%rd3626, %lhs, %rhs;
	}
	xor.b64  	%rd3627, %rd3625, %rd3626;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3611, 25;
	shr.b64 	%rhs, %rd3611, 39;
	add.u64 	%rd3628, %lhs, %rhs;
	}
	xor.b64  	%rd3629, %rd3627, %rd3628;
	and.b64  	%rd3630, %rd3611, %rd3587;
	xor.b64  	%rd3631, %rd3611, %rd3587;
	and.b64  	%rd3632, %rd3631, %rd3563;
	or.b64  	%rd3633, %rd3632, %rd3630;
	add.s64 	%rd3634, %rd3633, %rd3629;
	add.s64 	%rd3635, %rd3634, %rd3623;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3624, 50;
	shr.b64 	%rhs, %rd3624, 14;
	add.u64 	%rd3636, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3624, 46;
	shr.b64 	%rhs, %rd3624, 18;
	add.u64 	%rd3637, %lhs, %rhs;
	}
	xor.b64  	%rd3638, %rd3636, %rd3637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3624, 23;
	shr.b64 	%rhs, %rd3624, 41;
	add.u64 	%rd3639, %lhs, %rhs;
	}
	xor.b64  	%rd3640, %rd3638, %rd3639;
	xor.b64  	%rd3641, %rd3600, %rd3576;
	and.b64  	%rd3642, %rd3624, %rd3641;
	xor.b64  	%rd3643, %rd3642, %rd3576;
	add.s64 	%rd3644, %rd3341, %rd3552;
	add.s64 	%rd3645, %rd3644, %rd3643;
	add.s64 	%rd3646, %rd3645, %rd3640;
	add.s64 	%rd3647, %rd3646, -6327057829258317296;
	add.s64 	%rd3648, %rd3647, %rd3563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3635, 36;
	shr.b64 	%rhs, %rd3635, 28;
	add.u64 	%rd3649, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3635, 30;
	shr.b64 	%rhs, %rd3635, 34;
	add.u64 	%rd3650, %lhs, %rhs;
	}
	xor.b64  	%rd3651, %rd3649, %rd3650;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3635, 25;
	shr.b64 	%rhs, %rd3635, 39;
	add.u64 	%rd3652, %lhs, %rhs;
	}
	xor.b64  	%rd3653, %rd3651, %rd3652;
	and.b64  	%rd3654, %rd3635, %rd3611;
	xor.b64  	%rd3655, %rd3635, %rd3611;
	and.b64  	%rd3656, %rd3655, %rd3587;
	or.b64  	%rd3657, %rd3656, %rd3654;
	add.s64 	%rd3658, %rd3657, %rd3653;
	add.s64 	%rd3659, %rd3658, %rd3647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3648, 50;
	shr.b64 	%rhs, %rd3648, 14;
	add.u64 	%rd3660, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3648, 46;
	shr.b64 	%rhs, %rd3648, 18;
	add.u64 	%rd3661, %lhs, %rhs;
	}
	xor.b64  	%rd3662, %rd3660, %rd3661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3648, 23;
	shr.b64 	%rhs, %rd3648, 41;
	add.u64 	%rd3663, %lhs, %rhs;
	}
	xor.b64  	%rd3664, %rd3662, %rd3663;
	xor.b64  	%rd3665, %rd3624, %rd3600;
	and.b64  	%rd3666, %rd3648, %rd3665;
	xor.b64  	%rd3667, %rd3666, %rd3600;
	add.s64 	%rd3668, %rd3354, %rd3576;
	add.s64 	%rd3669, %rd3668, %rd3667;
	add.s64 	%rd3670, %rd3669, %rd3664;
	add.s64 	%rd3671, %rd3670, -5763719355590565569;
	add.s64 	%rd3672, %rd3671, %rd3587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3659, 36;
	shr.b64 	%rhs, %rd3659, 28;
	add.u64 	%rd3673, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3659, 30;
	shr.b64 	%rhs, %rd3659, 34;
	add.u64 	%rd3674, %lhs, %rhs;
	}
	xor.b64  	%rd3675, %rd3673, %rd3674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3659, 25;
	shr.b64 	%rhs, %rd3659, 39;
	add.u64 	%rd3676, %lhs, %rhs;
	}
	xor.b64  	%rd3677, %rd3675, %rd3676;
	and.b64  	%rd3678, %rd3659, %rd3635;
	xor.b64  	%rd3679, %rd3659, %rd3635;
	and.b64  	%rd3680, %rd3679, %rd3611;
	or.b64  	%rd3681, %rd3680, %rd3678;
	add.s64 	%rd3682, %rd3681, %rd3677;
	add.s64 	%rd3683, %rd3682, %rd3671;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3672, 50;
	shr.b64 	%rhs, %rd3672, 14;
	add.u64 	%rd3684, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3672, 46;
	shr.b64 	%rhs, %rd3672, 18;
	add.u64 	%rd3685, %lhs, %rhs;
	}
	xor.b64  	%rd3686, %rd3684, %rd3685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3672, 23;
	shr.b64 	%rhs, %rd3672, 41;
	add.u64 	%rd3687, %lhs, %rhs;
	}
	xor.b64  	%rd3688, %rd3686, %rd3687;
	xor.b64  	%rd3689, %rd3648, %rd3624;
	and.b64  	%rd3690, %rd3672, %rd3689;
	xor.b64  	%rd3691, %rd3690, %rd3624;
	add.s64 	%rd3692, %rd3367, %rd3600;
	add.s64 	%rd3693, %rd3692, %rd3691;
	add.s64 	%rd3694, %rd3693, %rd3688;
	add.s64 	%rd3695, %rd3694, -4658551843659510044;
	add.s64 	%rd3696, %rd3695, %rd3611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3683, 36;
	shr.b64 	%rhs, %rd3683, 28;
	add.u64 	%rd3697, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3683, 30;
	shr.b64 	%rhs, %rd3683, 34;
	add.u64 	%rd3698, %lhs, %rhs;
	}
	xor.b64  	%rd3699, %rd3697, %rd3698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3683, 25;
	shr.b64 	%rhs, %rd3683, 39;
	add.u64 	%rd3700, %lhs, %rhs;
	}
	xor.b64  	%rd3701, %rd3699, %rd3700;
	and.b64  	%rd3702, %rd3683, %rd3659;
	xor.b64  	%rd3703, %rd3683, %rd3659;
	and.b64  	%rd3704, %rd3703, %rd3635;
	or.b64  	%rd3705, %rd3704, %rd3702;
	add.s64 	%rd3706, %rd3705, %rd3701;
	add.s64 	%rd3707, %rd3706, %rd3695;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3696, 50;
	shr.b64 	%rhs, %rd3696, 14;
	add.u64 	%rd3708, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3696, 46;
	shr.b64 	%rhs, %rd3696, 18;
	add.u64 	%rd3709, %lhs, %rhs;
	}
	xor.b64  	%rd3710, %rd3708, %rd3709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3696, 23;
	shr.b64 	%rhs, %rd3696, 41;
	add.u64 	%rd3711, %lhs, %rhs;
	}
	xor.b64  	%rd3712, %rd3710, %rd3711;
	xor.b64  	%rd3713, %rd3672, %rd3648;
	and.b64  	%rd3714, %rd3696, %rd3713;
	xor.b64  	%rd3715, %rd3714, %rd3648;
	add.s64 	%rd3716, %rd3380, %rd3624;
	add.s64 	%rd3717, %rd3716, %rd3715;
	add.s64 	%rd3718, %rd3717, %rd3712;
	add.s64 	%rd3719, %rd3718, -4116276920077217854;
	add.s64 	%rd3720, %rd3719, %rd3635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3707, 36;
	shr.b64 	%rhs, %rd3707, 28;
	add.u64 	%rd3721, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3707, 30;
	shr.b64 	%rhs, %rd3707, 34;
	add.u64 	%rd3722, %lhs, %rhs;
	}
	xor.b64  	%rd3723, %rd3721, %rd3722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3707, 25;
	shr.b64 	%rhs, %rd3707, 39;
	add.u64 	%rd3724, %lhs, %rhs;
	}
	xor.b64  	%rd3725, %rd3723, %rd3724;
	and.b64  	%rd3726, %rd3707, %rd3683;
	xor.b64  	%rd3727, %rd3707, %rd3683;
	and.b64  	%rd3728, %rd3727, %rd3659;
	or.b64  	%rd3729, %rd3728, %rd3726;
	add.s64 	%rd3730, %rd3729, %rd3725;
	add.s64 	%rd3731, %rd3730, %rd3719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3720, 50;
	shr.b64 	%rhs, %rd3720, 14;
	add.u64 	%rd3732, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3720, 46;
	shr.b64 	%rhs, %rd3720, 18;
	add.u64 	%rd3733, %lhs, %rhs;
	}
	xor.b64  	%rd3734, %rd3732, %rd3733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3720, 23;
	shr.b64 	%rhs, %rd3720, 41;
	add.u64 	%rd3735, %lhs, %rhs;
	}
	xor.b64  	%rd3736, %rd3734, %rd3735;
	xor.b64  	%rd3737, %rd3696, %rd3672;
	and.b64  	%rd3738, %rd3720, %rd3737;
	xor.b64  	%rd3739, %rd3738, %rd3672;
	add.s64 	%rd3740, %rd3393, %rd3648;
	add.s64 	%rd3741, %rd3740, %rd3739;
	add.s64 	%rd3742, %rd3741, %rd3736;
	add.s64 	%rd3743, %rd3742, -3051310485924567259;
	add.s64 	%rd3744, %rd3743, %rd3659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3731, 36;
	shr.b64 	%rhs, %rd3731, 28;
	add.u64 	%rd3745, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3731, 30;
	shr.b64 	%rhs, %rd3731, 34;
	add.u64 	%rd3746, %lhs, %rhs;
	}
	xor.b64  	%rd3747, %rd3745, %rd3746;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3731, 25;
	shr.b64 	%rhs, %rd3731, 39;
	add.u64 	%rd3748, %lhs, %rhs;
	}
	xor.b64  	%rd3749, %rd3747, %rd3748;
	and.b64  	%rd3750, %rd3731, %rd3707;
	xor.b64  	%rd3751, %rd3731, %rd3707;
	and.b64  	%rd3752, %rd3751, %rd3683;
	or.b64  	%rd3753, %rd3752, %rd3750;
	add.s64 	%rd3754, %rd3753, %rd3749;
	add.s64 	%rd3755, %rd3754, %rd3743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3744, 50;
	shr.b64 	%rhs, %rd3744, 14;
	add.u64 	%rd3756, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3744, 46;
	shr.b64 	%rhs, %rd3744, 18;
	add.u64 	%rd3757, %lhs, %rhs;
	}
	xor.b64  	%rd3758, %rd3756, %rd3757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3744, 23;
	shr.b64 	%rhs, %rd3744, 41;
	add.u64 	%rd3759, %lhs, %rhs;
	}
	xor.b64  	%rd3760, %rd3758, %rd3759;
	xor.b64  	%rd3761, %rd3720, %rd3696;
	and.b64  	%rd3762, %rd3744, %rd3761;
	xor.b64  	%rd3763, %rd3762, %rd3696;
	add.s64 	%rd3764, %rd3406, %rd3672;
	add.s64 	%rd3765, %rd3764, %rd3763;
	add.s64 	%rd3766, %rd3765, %rd3760;
	add.s64 	%rd3767, %rd3766, 489312712824947311;
	add.s64 	%rd3768, %rd3767, %rd3683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3755, 36;
	shr.b64 	%rhs, %rd3755, 28;
	add.u64 	%rd3769, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3755, 30;
	shr.b64 	%rhs, %rd3755, 34;
	add.u64 	%rd3770, %lhs, %rhs;
	}
	xor.b64  	%rd3771, %rd3769, %rd3770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3755, 25;
	shr.b64 	%rhs, %rd3755, 39;
	add.u64 	%rd3772, %lhs, %rhs;
	}
	xor.b64  	%rd3773, %rd3771, %rd3772;
	and.b64  	%rd3774, %rd3755, %rd3731;
	xor.b64  	%rd3775, %rd3755, %rd3731;
	and.b64  	%rd3776, %rd3775, %rd3707;
	or.b64  	%rd3777, %rd3776, %rd3774;
	add.s64 	%rd3778, %rd3777, %rd3773;
	add.s64 	%rd3779, %rd3778, %rd3767;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3768, 50;
	shr.b64 	%rhs, %rd3768, 14;
	add.u64 	%rd3780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3768, 46;
	shr.b64 	%rhs, %rd3768, 18;
	add.u64 	%rd3781, %lhs, %rhs;
	}
	xor.b64  	%rd3782, %rd3780, %rd3781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3768, 23;
	shr.b64 	%rhs, %rd3768, 41;
	add.u64 	%rd3783, %lhs, %rhs;
	}
	xor.b64  	%rd3784, %rd3782, %rd3783;
	xor.b64  	%rd3785, %rd3744, %rd3720;
	and.b64  	%rd3786, %rd3768, %rd3785;
	xor.b64  	%rd3787, %rd3786, %rd3720;
	add.s64 	%rd3788, %rd3419, %rd3696;
	add.s64 	%rd3789, %rd3788, %rd3787;
	add.s64 	%rd3790, %rd3789, %rd3784;
	add.s64 	%rd3791, %rd3790, 1452737877330783856;
	add.s64 	%rd3792, %rd3791, %rd3707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3779, 36;
	shr.b64 	%rhs, %rd3779, 28;
	add.u64 	%rd3793, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3779, 30;
	shr.b64 	%rhs, %rd3779, 34;
	add.u64 	%rd3794, %lhs, %rhs;
	}
	xor.b64  	%rd3795, %rd3793, %rd3794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3779, 25;
	shr.b64 	%rhs, %rd3779, 39;
	add.u64 	%rd3796, %lhs, %rhs;
	}
	xor.b64  	%rd3797, %rd3795, %rd3796;
	and.b64  	%rd3798, %rd3779, %rd3755;
	xor.b64  	%rd3799, %rd3779, %rd3755;
	and.b64  	%rd3800, %rd3799, %rd3731;
	or.b64  	%rd3801, %rd3800, %rd3798;
	add.s64 	%rd3802, %rd3801, %rd3797;
	add.s64 	%rd3803, %rd3802, %rd3791;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3406, 45;
	shr.b64 	%rhs, %rd3406, 19;
	add.u64 	%rd3804, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3406, 3;
	shr.b64 	%rhs, %rd3406, 61;
	add.u64 	%rd3805, %lhs, %rhs;
	}
	xor.b64  	%rd3806, %rd3804, %rd3805;
	shr.u64 	%rd3807, %rd3406, 6;
	xor.b64  	%rd3808, %rd3806, %rd3807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 63;
	shr.b64 	%rhs, %rd3237, 1;
	add.u64 	%rd3809, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 56;
	shr.b64 	%rhs, %rd3237, 8;
	add.u64 	%rd3810, %lhs, %rhs;
	}
	xor.b64  	%rd3811, %rd3809, %rd3810;
	shr.u64 	%rd3812, %rd3237, 7;
	xor.b64  	%rd3813, %rd3811, %rd3812;
	add.s64 	%rd3814, %rd3813, %rd3224;
	add.s64 	%rd3815, %rd3814, %rd3341;
	add.s64 	%rd3816, %rd3815, %rd3808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 45;
	shr.b64 	%rhs, %rd3419, 19;
	add.u64 	%rd3817, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 3;
	shr.b64 	%rhs, %rd3419, 61;
	add.u64 	%rd3818, %lhs, %rhs;
	}
	xor.b64  	%rd3819, %rd3817, %rd3818;
	shr.u64 	%rd3820, %rd3419, 6;
	xor.b64  	%rd3821, %rd3819, %rd3820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 63;
	shr.b64 	%rhs, %rd3250, 1;
	add.u64 	%rd3822, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 56;
	shr.b64 	%rhs, %rd3250, 8;
	add.u64 	%rd3823, %lhs, %rhs;
	}
	xor.b64  	%rd3824, %rd3822, %rd3823;
	shr.u64 	%rd3825, %rd3250, 7;
	xor.b64  	%rd3826, %rd3824, %rd3825;
	add.s64 	%rd3827, %rd3826, %rd3237;
	add.s64 	%rd3828, %rd3827, %rd3354;
	add.s64 	%rd3829, %rd3828, %rd3821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 45;
	shr.b64 	%rhs, %rd3816, 19;
	add.u64 	%rd3830, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 3;
	shr.b64 	%rhs, %rd3816, 61;
	add.u64 	%rd3831, %lhs, %rhs;
	}
	xor.b64  	%rd3832, %rd3830, %rd3831;
	shr.u64 	%rd3833, %rd3816, 6;
	xor.b64  	%rd3834, %rd3832, %rd3833;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3263, 63;
	shr.b64 	%rhs, %rd3263, 1;
	add.u64 	%rd3835, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3263, 56;
	shr.b64 	%rhs, %rd3263, 8;
	add.u64 	%rd3836, %lhs, %rhs;
	}
	xor.b64  	%rd3837, %rd3835, %rd3836;
	shr.u64 	%rd3838, %rd3263, 7;
	xor.b64  	%rd3839, %rd3837, %rd3838;
	add.s64 	%rd3840, %rd3839, %rd3250;
	add.s64 	%rd3841, %rd3840, %rd3367;
	add.s64 	%rd3842, %rd3841, %rd3834;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 45;
	shr.b64 	%rhs, %rd3829, 19;
	add.u64 	%rd3843, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 3;
	shr.b64 	%rhs, %rd3829, 61;
	add.u64 	%rd3844, %lhs, %rhs;
	}
	xor.b64  	%rd3845, %rd3843, %rd3844;
	shr.u64 	%rd3846, %rd3829, 6;
	xor.b64  	%rd3847, %rd3845, %rd3846;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3276, 63;
	shr.b64 	%rhs, %rd3276, 1;
	add.u64 	%rd3848, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3276, 56;
	shr.b64 	%rhs, %rd3276, 8;
	add.u64 	%rd3849, %lhs, %rhs;
	}
	xor.b64  	%rd3850, %rd3848, %rd3849;
	shr.u64 	%rd3851, %rd3276, 7;
	xor.b64  	%rd3852, %rd3850, %rd3851;
	add.s64 	%rd3853, %rd3852, %rd3263;
	add.s64 	%rd3854, %rd3853, %rd3380;
	add.s64 	%rd3855, %rd3854, %rd3847;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 45;
	shr.b64 	%rhs, %rd3842, 19;
	add.u64 	%rd3856, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 3;
	shr.b64 	%rhs, %rd3842, 61;
	add.u64 	%rd3857, %lhs, %rhs;
	}
	xor.b64  	%rd3858, %rd3856, %rd3857;
	shr.u64 	%rd3859, %rd3842, 6;
	xor.b64  	%rd3860, %rd3858, %rd3859;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3289, 63;
	shr.b64 	%rhs, %rd3289, 1;
	add.u64 	%rd3861, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3289, 56;
	shr.b64 	%rhs, %rd3289, 8;
	add.u64 	%rd3862, %lhs, %rhs;
	}
	xor.b64  	%rd3863, %rd3861, %rd3862;
	shr.u64 	%rd3864, %rd3289, 7;
	xor.b64  	%rd3865, %rd3863, %rd3864;
	add.s64 	%rd3866, %rd3865, %rd3276;
	add.s64 	%rd3867, %rd3866, %rd3393;
	add.s64 	%rd3868, %rd3867, %rd3860;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3855, 45;
	shr.b64 	%rhs, %rd3855, 19;
	add.u64 	%rd3869, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3855, 3;
	shr.b64 	%rhs, %rd3855, 61;
	add.u64 	%rd3870, %lhs, %rhs;
	}
	xor.b64  	%rd3871, %rd3869, %rd3870;
	shr.u64 	%rd3872, %rd3855, 6;
	xor.b64  	%rd3873, %rd3871, %rd3872;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3302, 63;
	shr.b64 	%rhs, %rd3302, 1;
	add.u64 	%rd3874, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3302, 56;
	shr.b64 	%rhs, %rd3302, 8;
	add.u64 	%rd3875, %lhs, %rhs;
	}
	xor.b64  	%rd3876, %rd3874, %rd3875;
	shr.u64 	%rd3877, %rd3302, 7;
	xor.b64  	%rd3878, %rd3876, %rd3877;
	add.s64 	%rd3879, %rd3878, %rd3289;
	add.s64 	%rd3880, %rd3879, %rd3406;
	add.s64 	%rd3881, %rd3880, %rd3873;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3868, 45;
	shr.b64 	%rhs, %rd3868, 19;
	add.u64 	%rd3882, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3868, 3;
	shr.b64 	%rhs, %rd3868, 61;
	add.u64 	%rd3883, %lhs, %rhs;
	}
	xor.b64  	%rd3884, %rd3882, %rd3883;
	shr.u64 	%rd3885, %rd3868, 6;
	xor.b64  	%rd3886, %rd3884, %rd3885;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3315, 63;
	shr.b64 	%rhs, %rd3315, 1;
	add.u64 	%rd3887, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3315, 56;
	shr.b64 	%rhs, %rd3315, 8;
	add.u64 	%rd3888, %lhs, %rhs;
	}
	xor.b64  	%rd3889, %rd3887, %rd3888;
	shr.u64 	%rd3890, %rd3315, 7;
	xor.b64  	%rd3891, %rd3889, %rd3890;
	add.s64 	%rd3892, %rd3891, %rd3302;
	add.s64 	%rd3893, %rd3892, %rd3419;
	add.s64 	%rd3894, %rd3893, %rd3886;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3881, 45;
	shr.b64 	%rhs, %rd3881, 19;
	add.u64 	%rd3895, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3881, 3;
	shr.b64 	%rhs, %rd3881, 61;
	add.u64 	%rd3896, %lhs, %rhs;
	}
	xor.b64  	%rd3897, %rd3895, %rd3896;
	shr.u64 	%rd3898, %rd3881, 6;
	xor.b64  	%rd3899, %rd3897, %rd3898;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3328, 63;
	shr.b64 	%rhs, %rd3328, 1;
	add.u64 	%rd3900, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3328, 56;
	shr.b64 	%rhs, %rd3328, 8;
	add.u64 	%rd3901, %lhs, %rhs;
	}
	xor.b64  	%rd3902, %rd3900, %rd3901;
	shr.u64 	%rd3903, %rd3328, 7;
	xor.b64  	%rd3904, %rd3902, %rd3903;
	add.s64 	%rd3905, %rd3904, %rd3315;
	add.s64 	%rd3906, %rd3905, %rd3816;
	add.s64 	%rd3907, %rd3906, %rd3899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3894, 45;
	shr.b64 	%rhs, %rd3894, 19;
	add.u64 	%rd3908, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3894, 3;
	shr.b64 	%rhs, %rd3894, 61;
	add.u64 	%rd3909, %lhs, %rhs;
	}
	xor.b64  	%rd3910, %rd3908, %rd3909;
	shr.u64 	%rd3911, %rd3894, 6;
	xor.b64  	%rd3912, %rd3910, %rd3911;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3341, 63;
	shr.b64 	%rhs, %rd3341, 1;
	add.u64 	%rd3913, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3341, 56;
	shr.b64 	%rhs, %rd3341, 8;
	add.u64 	%rd3914, %lhs, %rhs;
	}
	xor.b64  	%rd3915, %rd3913, %rd3914;
	shr.u64 	%rd3916, %rd3341, 7;
	xor.b64  	%rd3917, %rd3915, %rd3916;
	add.s64 	%rd3918, %rd3917, %rd3328;
	add.s64 	%rd3919, %rd3918, %rd3829;
	add.s64 	%rd3920, %rd3919, %rd3912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3907, 45;
	shr.b64 	%rhs, %rd3907, 19;
	add.u64 	%rd3921, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3907, 3;
	shr.b64 	%rhs, %rd3907, 61;
	add.u64 	%rd3922, %lhs, %rhs;
	}
	xor.b64  	%rd3923, %rd3921, %rd3922;
	shr.u64 	%rd3924, %rd3907, 6;
	xor.b64  	%rd3925, %rd3923, %rd3924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3354, 63;
	shr.b64 	%rhs, %rd3354, 1;
	add.u64 	%rd3926, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3354, 56;
	shr.b64 	%rhs, %rd3354, 8;
	add.u64 	%rd3927, %lhs, %rhs;
	}
	xor.b64  	%rd3928, %rd3926, %rd3927;
	shr.u64 	%rd3929, %rd3354, 7;
	xor.b64  	%rd3930, %rd3928, %rd3929;
	add.s64 	%rd3931, %rd3930, %rd3341;
	add.s64 	%rd3932, %rd3931, %rd3842;
	add.s64 	%rd3933, %rd3932, %rd3925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3920, 45;
	shr.b64 	%rhs, %rd3920, 19;
	add.u64 	%rd3934, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3920, 3;
	shr.b64 	%rhs, %rd3920, 61;
	add.u64 	%rd3935, %lhs, %rhs;
	}
	xor.b64  	%rd3936, %rd3934, %rd3935;
	shr.u64 	%rd3937, %rd3920, 6;
	xor.b64  	%rd3938, %rd3936, %rd3937;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3367, 63;
	shr.b64 	%rhs, %rd3367, 1;
	add.u64 	%rd3939, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3367, 56;
	shr.b64 	%rhs, %rd3367, 8;
	add.u64 	%rd3940, %lhs, %rhs;
	}
	xor.b64  	%rd3941, %rd3939, %rd3940;
	shr.u64 	%rd3942, %rd3367, 7;
	xor.b64  	%rd3943, %rd3941, %rd3942;
	add.s64 	%rd3944, %rd3943, %rd3354;
	add.s64 	%rd3945, %rd3944, %rd3855;
	add.s64 	%rd3946, %rd3945, %rd3938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3933, 45;
	shr.b64 	%rhs, %rd3933, 19;
	add.u64 	%rd3947, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3933, 3;
	shr.b64 	%rhs, %rd3933, 61;
	add.u64 	%rd3948, %lhs, %rhs;
	}
	xor.b64  	%rd3949, %rd3947, %rd3948;
	shr.u64 	%rd3950, %rd3933, 6;
	xor.b64  	%rd3951, %rd3949, %rd3950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3380, 63;
	shr.b64 	%rhs, %rd3380, 1;
	add.u64 	%rd3952, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3380, 56;
	shr.b64 	%rhs, %rd3380, 8;
	add.u64 	%rd3953, %lhs, %rhs;
	}
	xor.b64  	%rd3954, %rd3952, %rd3953;
	shr.u64 	%rd3955, %rd3380, 7;
	xor.b64  	%rd3956, %rd3954, %rd3955;
	add.s64 	%rd3957, %rd3956, %rd3367;
	add.s64 	%rd3958, %rd3957, %rd3868;
	add.s64 	%rd3959, %rd3958, %rd3951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3946, 45;
	shr.b64 	%rhs, %rd3946, 19;
	add.u64 	%rd3960, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3946, 3;
	shr.b64 	%rhs, %rd3946, 61;
	add.u64 	%rd3961, %lhs, %rhs;
	}
	xor.b64  	%rd3962, %rd3960, %rd3961;
	shr.u64 	%rd3963, %rd3946, 6;
	xor.b64  	%rd3964, %rd3962, %rd3963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3393, 63;
	shr.b64 	%rhs, %rd3393, 1;
	add.u64 	%rd3965, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3393, 56;
	shr.b64 	%rhs, %rd3393, 8;
	add.u64 	%rd3966, %lhs, %rhs;
	}
	xor.b64  	%rd3967, %rd3965, %rd3966;
	shr.u64 	%rd3968, %rd3393, 7;
	xor.b64  	%rd3969, %rd3967, %rd3968;
	add.s64 	%rd3970, %rd3969, %rd3380;
	add.s64 	%rd3971, %rd3970, %rd3881;
	add.s64 	%rd3972, %rd3971, %rd3964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3959, 45;
	shr.b64 	%rhs, %rd3959, 19;
	add.u64 	%rd3973, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3959, 3;
	shr.b64 	%rhs, %rd3959, 61;
	add.u64 	%rd3974, %lhs, %rhs;
	}
	xor.b64  	%rd3975, %rd3973, %rd3974;
	shr.u64 	%rd3976, %rd3959, 6;
	xor.b64  	%rd3977, %rd3975, %rd3976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3406, 63;
	shr.b64 	%rhs, %rd3406, 1;
	add.u64 	%rd3978, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3406, 56;
	shr.b64 	%rhs, %rd3406, 8;
	add.u64 	%rd3979, %lhs, %rhs;
	}
	xor.b64  	%rd3980, %rd3978, %rd3979;
	shr.u64 	%rd3981, %rd3406, 7;
	xor.b64  	%rd3982, %rd3980, %rd3981;
	add.s64 	%rd3983, %rd3982, %rd3393;
	add.s64 	%rd3984, %rd3983, %rd3894;
	add.s64 	%rd3985, %rd3984, %rd3977;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3972, 45;
	shr.b64 	%rhs, %rd3972, 19;
	add.u64 	%rd3986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3972, 3;
	shr.b64 	%rhs, %rd3972, 61;
	add.u64 	%rd3987, %lhs, %rhs;
	}
	xor.b64  	%rd3988, %rd3986, %rd3987;
	shr.u64 	%rd3989, %rd3972, 6;
	xor.b64  	%rd3990, %rd3988, %rd3989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 63;
	shr.b64 	%rhs, %rd3419, 1;
	add.u64 	%rd3991, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 56;
	shr.b64 	%rhs, %rd3419, 8;
	add.u64 	%rd3992, %lhs, %rhs;
	}
	xor.b64  	%rd3993, %rd3991, %rd3992;
	shr.u64 	%rd3994, %rd3419, 7;
	xor.b64  	%rd3995, %rd3993, %rd3994;
	add.s64 	%rd3996, %rd3995, %rd3406;
	add.s64 	%rd3997, %rd3996, %rd3907;
	add.s64 	%rd3998, %rd3997, %rd3990;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3985, 45;
	shr.b64 	%rhs, %rd3985, 19;
	add.u64 	%rd3999, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3985, 3;
	shr.b64 	%rhs, %rd3985, 61;
	add.u64 	%rd4000, %lhs, %rhs;
	}
	xor.b64  	%rd4001, %rd3999, %rd4000;
	shr.u64 	%rd4002, %rd3985, 6;
	xor.b64  	%rd4003, %rd4001, %rd4002;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 63;
	shr.b64 	%rhs, %rd3816, 1;
	add.u64 	%rd4004, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 56;
	shr.b64 	%rhs, %rd3816, 8;
	add.u64 	%rd4005, %lhs, %rhs;
	}
	xor.b64  	%rd4006, %rd4004, %rd4005;
	shr.u64 	%rd4007, %rd3816, 7;
	xor.b64  	%rd4008, %rd4006, %rd4007;
	add.s64 	%rd4009, %rd4008, %rd3419;
	add.s64 	%rd4010, %rd4009, %rd3920;
	add.s64 	%rd4011, %rd4010, %rd4003;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3792, 50;
	shr.b64 	%rhs, %rd3792, 14;
	add.u64 	%rd4012, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3792, 46;
	shr.b64 	%rhs, %rd3792, 18;
	add.u64 	%rd4013, %lhs, %rhs;
	}
	xor.b64  	%rd4014, %rd4012, %rd4013;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3792, 23;
	shr.b64 	%rhs, %rd3792, 41;
	add.u64 	%rd4015, %lhs, %rhs;
	}
	xor.b64  	%rd4016, %rd4014, %rd4015;
	xor.b64  	%rd4017, %rd3768, %rd3744;
	and.b64  	%rd4018, %rd3792, %rd4017;
	xor.b64  	%rd4019, %rd4018, %rd3744;
	add.s64 	%rd4020, %rd4019, %rd3720;
	add.s64 	%rd4021, %rd4020, %rd4016;
	add.s64 	%rd4022, %rd4021, %rd3816;
	add.s64 	%rd4023, %rd4022, 2861767655752347644;
	add.s64 	%rd4024, %rd4023, %rd3731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3803, 36;
	shr.b64 	%rhs, %rd3803, 28;
	add.u64 	%rd4025, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3803, 30;
	shr.b64 	%rhs, %rd3803, 34;
	add.u64 	%rd4026, %lhs, %rhs;
	}
	xor.b64  	%rd4027, %rd4025, %rd4026;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3803, 25;
	shr.b64 	%rhs, %rd3803, 39;
	add.u64 	%rd4028, %lhs, %rhs;
	}
	xor.b64  	%rd4029, %rd4027, %rd4028;
	and.b64  	%rd4030, %rd3803, %rd3779;
	xor.b64  	%rd4031, %rd3803, %rd3779;
	and.b64  	%rd4032, %rd4031, %rd3755;
	or.b64  	%rd4033, %rd4032, %rd4030;
	add.s64 	%rd4034, %rd4033, %rd4029;
	add.s64 	%rd4035, %rd4034, %rd4023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4024, 50;
	shr.b64 	%rhs, %rd4024, 14;
	add.u64 	%rd4036, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4024, 46;
	shr.b64 	%rhs, %rd4024, 18;
	add.u64 	%rd4037, %lhs, %rhs;
	}
	xor.b64  	%rd4038, %rd4036, %rd4037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4024, 23;
	shr.b64 	%rhs, %rd4024, 41;
	add.u64 	%rd4039, %lhs, %rhs;
	}
	xor.b64  	%rd4040, %rd4038, %rd4039;
	xor.b64  	%rd4041, %rd3792, %rd3768;
	and.b64  	%rd4042, %rd4024, %rd4041;
	xor.b64  	%rd4043, %rd4042, %rd3768;
	add.s64 	%rd4044, %rd3829, %rd3744;
	add.s64 	%rd4045, %rd4044, %rd4043;
	add.s64 	%rd4046, %rd4045, %rd4040;
	add.s64 	%rd4047, %rd4046, 3322285676063803686;
	add.s64 	%rd4048, %rd4047, %rd3755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4035, 36;
	shr.b64 	%rhs, %rd4035, 28;
	add.u64 	%rd4049, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4035, 30;
	shr.b64 	%rhs, %rd4035, 34;
	add.u64 	%rd4050, %lhs, %rhs;
	}
	xor.b64  	%rd4051, %rd4049, %rd4050;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4035, 25;
	shr.b64 	%rhs, %rd4035, 39;
	add.u64 	%rd4052, %lhs, %rhs;
	}
	xor.b64  	%rd4053, %rd4051, %rd4052;
	and.b64  	%rd4054, %rd4035, %rd3803;
	xor.b64  	%rd4055, %rd4035, %rd3803;
	and.b64  	%rd4056, %rd4055, %rd3779;
	or.b64  	%rd4057, %rd4056, %rd4054;
	add.s64 	%rd4058, %rd4057, %rd4053;
	add.s64 	%rd4059, %rd4058, %rd4047;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4048, 50;
	shr.b64 	%rhs, %rd4048, 14;
	add.u64 	%rd4060, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4048, 46;
	shr.b64 	%rhs, %rd4048, 18;
	add.u64 	%rd4061, %lhs, %rhs;
	}
	xor.b64  	%rd4062, %rd4060, %rd4061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4048, 23;
	shr.b64 	%rhs, %rd4048, 41;
	add.u64 	%rd4063, %lhs, %rhs;
	}
	xor.b64  	%rd4064, %rd4062, %rd4063;
	xor.b64  	%rd4065, %rd4024, %rd3792;
	and.b64  	%rd4066, %rd4048, %rd4065;
	xor.b64  	%rd4067, %rd4066, %rd3792;
	add.s64 	%rd4068, %rd3842, %rd3768;
	add.s64 	%rd4069, %rd4068, %rd4067;
	add.s64 	%rd4070, %rd4069, %rd4064;
	add.s64 	%rd4071, %rd4070, 5560940570517711597;
	add.s64 	%rd4072, %rd4071, %rd3779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4059, 36;
	shr.b64 	%rhs, %rd4059, 28;
	add.u64 	%rd4073, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4059, 30;
	shr.b64 	%rhs, %rd4059, 34;
	add.u64 	%rd4074, %lhs, %rhs;
	}
	xor.b64  	%rd4075, %rd4073, %rd4074;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4059, 25;
	shr.b64 	%rhs, %rd4059, 39;
	add.u64 	%rd4076, %lhs, %rhs;
	}
	xor.b64  	%rd4077, %rd4075, %rd4076;
	and.b64  	%rd4078, %rd4059, %rd4035;
	xor.b64  	%rd4079, %rd4059, %rd4035;
	and.b64  	%rd4080, %rd4079, %rd3803;
	or.b64  	%rd4081, %rd4080, %rd4078;
	add.s64 	%rd4082, %rd4081, %rd4077;
	add.s64 	%rd4083, %rd4082, %rd4071;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4072, 50;
	shr.b64 	%rhs, %rd4072, 14;
	add.u64 	%rd4084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4072, 46;
	shr.b64 	%rhs, %rd4072, 18;
	add.u64 	%rd4085, %lhs, %rhs;
	}
	xor.b64  	%rd4086, %rd4084, %rd4085;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4072, 23;
	shr.b64 	%rhs, %rd4072, 41;
	add.u64 	%rd4087, %lhs, %rhs;
	}
	xor.b64  	%rd4088, %rd4086, %rd4087;
	xor.b64  	%rd4089, %rd4048, %rd4024;
	and.b64  	%rd4090, %rd4072, %rd4089;
	xor.b64  	%rd4091, %rd4090, %rd4024;
	add.s64 	%rd4092, %rd3855, %rd3792;
	add.s64 	%rd4093, %rd4092, %rd4091;
	add.s64 	%rd4094, %rd4093, %rd4088;
	add.s64 	%rd4095, %rd4094, 5996557281743188959;
	add.s64 	%rd4096, %rd4095, %rd3803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4083, 36;
	shr.b64 	%rhs, %rd4083, 28;
	add.u64 	%rd4097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4083, 30;
	shr.b64 	%rhs, %rd4083, 34;
	add.u64 	%rd4098, %lhs, %rhs;
	}
	xor.b64  	%rd4099, %rd4097, %rd4098;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4083, 25;
	shr.b64 	%rhs, %rd4083, 39;
	add.u64 	%rd4100, %lhs, %rhs;
	}
	xor.b64  	%rd4101, %rd4099, %rd4100;
	and.b64  	%rd4102, %rd4083, %rd4059;
	xor.b64  	%rd4103, %rd4083, %rd4059;
	and.b64  	%rd4104, %rd4103, %rd4035;
	or.b64  	%rd4105, %rd4104, %rd4102;
	add.s64 	%rd4106, %rd4105, %rd4101;
	add.s64 	%rd4107, %rd4106, %rd4095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4096, 50;
	shr.b64 	%rhs, %rd4096, 14;
	add.u64 	%rd4108, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4096, 46;
	shr.b64 	%rhs, %rd4096, 18;
	add.u64 	%rd4109, %lhs, %rhs;
	}
	xor.b64  	%rd4110, %rd4108, %rd4109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4096, 23;
	shr.b64 	%rhs, %rd4096, 41;
	add.u64 	%rd4111, %lhs, %rhs;
	}
	xor.b64  	%rd4112, %rd4110, %rd4111;
	xor.b64  	%rd4113, %rd4072, %rd4048;
	and.b64  	%rd4114, %rd4096, %rd4113;
	xor.b64  	%rd4115, %rd4114, %rd4048;
	add.s64 	%rd4116, %rd3868, %rd4024;
	add.s64 	%rd4117, %rd4116, %rd4115;
	add.s64 	%rd4118, %rd4117, %rd4112;
	add.s64 	%rd4119, %rd4118, 7280758554555802590;
	add.s64 	%rd4120, %rd4119, %rd4035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4107, 36;
	shr.b64 	%rhs, %rd4107, 28;
	add.u64 	%rd4121, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4107, 30;
	shr.b64 	%rhs, %rd4107, 34;
	add.u64 	%rd4122, %lhs, %rhs;
	}
	xor.b64  	%rd4123, %rd4121, %rd4122;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4107, 25;
	shr.b64 	%rhs, %rd4107, 39;
	add.u64 	%rd4124, %lhs, %rhs;
	}
	xor.b64  	%rd4125, %rd4123, %rd4124;
	and.b64  	%rd4126, %rd4107, %rd4083;
	xor.b64  	%rd4127, %rd4107, %rd4083;
	and.b64  	%rd4128, %rd4127, %rd4059;
	or.b64  	%rd4129, %rd4128, %rd4126;
	add.s64 	%rd4130, %rd4129, %rd4125;
	add.s64 	%rd4131, %rd4130, %rd4119;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4120, 50;
	shr.b64 	%rhs, %rd4120, 14;
	add.u64 	%rd4132, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4120, 46;
	shr.b64 	%rhs, %rd4120, 18;
	add.u64 	%rd4133, %lhs, %rhs;
	}
	xor.b64  	%rd4134, %rd4132, %rd4133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4120, 23;
	shr.b64 	%rhs, %rd4120, 41;
	add.u64 	%rd4135, %lhs, %rhs;
	}
	xor.b64  	%rd4136, %rd4134, %rd4135;
	xor.b64  	%rd4137, %rd4096, %rd4072;
	and.b64  	%rd4138, %rd4120, %rd4137;
	xor.b64  	%rd4139, %rd4138, %rd4072;
	add.s64 	%rd4140, %rd3881, %rd4048;
	add.s64 	%rd4141, %rd4140, %rd4139;
	add.s64 	%rd4142, %rd4141, %rd4136;
	add.s64 	%rd4143, %rd4142, 8532644243296465576;
	add.s64 	%rd4144, %rd4143, %rd4059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4131, 36;
	shr.b64 	%rhs, %rd4131, 28;
	add.u64 	%rd4145, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4131, 30;
	shr.b64 	%rhs, %rd4131, 34;
	add.u64 	%rd4146, %lhs, %rhs;
	}
	xor.b64  	%rd4147, %rd4145, %rd4146;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4131, 25;
	shr.b64 	%rhs, %rd4131, 39;
	add.u64 	%rd4148, %lhs, %rhs;
	}
	xor.b64  	%rd4149, %rd4147, %rd4148;
	and.b64  	%rd4150, %rd4131, %rd4107;
	xor.b64  	%rd4151, %rd4131, %rd4107;
	and.b64  	%rd4152, %rd4151, %rd4083;
	or.b64  	%rd4153, %rd4152, %rd4150;
	add.s64 	%rd4154, %rd4153, %rd4149;
	add.s64 	%rd4155, %rd4154, %rd4143;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4144, 50;
	shr.b64 	%rhs, %rd4144, 14;
	add.u64 	%rd4156, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4144, 46;
	shr.b64 	%rhs, %rd4144, 18;
	add.u64 	%rd4157, %lhs, %rhs;
	}
	xor.b64  	%rd4158, %rd4156, %rd4157;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4144, 23;
	shr.b64 	%rhs, %rd4144, 41;
	add.u64 	%rd4159, %lhs, %rhs;
	}
	xor.b64  	%rd4160, %rd4158, %rd4159;
	xor.b64  	%rd4161, %rd4120, %rd4096;
	and.b64  	%rd4162, %rd4144, %rd4161;
	xor.b64  	%rd4163, %rd4162, %rd4096;
	add.s64 	%rd4164, %rd3894, %rd4072;
	add.s64 	%rd4165, %rd4164, %rd4163;
	add.s64 	%rd4166, %rd4165, %rd4160;
	add.s64 	%rd4167, %rd4166, -9096487096722542874;
	add.s64 	%rd4168, %rd4167, %rd4083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4155, 36;
	shr.b64 	%rhs, %rd4155, 28;
	add.u64 	%rd4169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4155, 30;
	shr.b64 	%rhs, %rd4155, 34;
	add.u64 	%rd4170, %lhs, %rhs;
	}
	xor.b64  	%rd4171, %rd4169, %rd4170;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4155, 25;
	shr.b64 	%rhs, %rd4155, 39;
	add.u64 	%rd4172, %lhs, %rhs;
	}
	xor.b64  	%rd4173, %rd4171, %rd4172;
	and.b64  	%rd4174, %rd4155, %rd4131;
	xor.b64  	%rd4175, %rd4155, %rd4131;
	and.b64  	%rd4176, %rd4175, %rd4107;
	or.b64  	%rd4177, %rd4176, %rd4174;
	add.s64 	%rd4178, %rd4177, %rd4173;
	add.s64 	%rd4179, %rd4178, %rd4167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4168, 50;
	shr.b64 	%rhs, %rd4168, 14;
	add.u64 	%rd4180, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4168, 46;
	shr.b64 	%rhs, %rd4168, 18;
	add.u64 	%rd4181, %lhs, %rhs;
	}
	xor.b64  	%rd4182, %rd4180, %rd4181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4168, 23;
	shr.b64 	%rhs, %rd4168, 41;
	add.u64 	%rd4183, %lhs, %rhs;
	}
	xor.b64  	%rd4184, %rd4182, %rd4183;
	xor.b64  	%rd4185, %rd4144, %rd4120;
	and.b64  	%rd4186, %rd4168, %rd4185;
	xor.b64  	%rd4187, %rd4186, %rd4120;
	add.s64 	%rd4188, %rd3907, %rd4096;
	add.s64 	%rd4189, %rd4188, %rd4187;
	add.s64 	%rd4190, %rd4189, %rd4184;
	add.s64 	%rd4191, %rd4190, -7894198246740708037;
	add.s64 	%rd4192, %rd4191, %rd4107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4179, 36;
	shr.b64 	%rhs, %rd4179, 28;
	add.u64 	%rd4193, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4179, 30;
	shr.b64 	%rhs, %rd4179, 34;
	add.u64 	%rd4194, %lhs, %rhs;
	}
	xor.b64  	%rd4195, %rd4193, %rd4194;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4179, 25;
	shr.b64 	%rhs, %rd4179, 39;
	add.u64 	%rd4196, %lhs, %rhs;
	}
	xor.b64  	%rd4197, %rd4195, %rd4196;
	and.b64  	%rd4198, %rd4179, %rd4155;
	xor.b64  	%rd4199, %rd4179, %rd4155;
	and.b64  	%rd4200, %rd4199, %rd4131;
	or.b64  	%rd4201, %rd4200, %rd4198;
	add.s64 	%rd4202, %rd4201, %rd4197;
	add.s64 	%rd4203, %rd4202, %rd4191;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4192, 50;
	shr.b64 	%rhs, %rd4192, 14;
	add.u64 	%rd4204, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4192, 46;
	shr.b64 	%rhs, %rd4192, 18;
	add.u64 	%rd4205, %lhs, %rhs;
	}
	xor.b64  	%rd4206, %rd4204, %rd4205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4192, 23;
	shr.b64 	%rhs, %rd4192, 41;
	add.u64 	%rd4207, %lhs, %rhs;
	}
	xor.b64  	%rd4208, %rd4206, %rd4207;
	xor.b64  	%rd4209, %rd4168, %rd4144;
	and.b64  	%rd4210, %rd4192, %rd4209;
	xor.b64  	%rd4211, %rd4210, %rd4144;
	add.s64 	%rd4212, %rd3920, %rd4120;
	add.s64 	%rd4213, %rd4212, %rd4211;
	add.s64 	%rd4214, %rd4213, %rd4208;
	add.s64 	%rd4215, %rd4214, -6719396339535248540;
	add.s64 	%rd4216, %rd4215, %rd4131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4203, 36;
	shr.b64 	%rhs, %rd4203, 28;
	add.u64 	%rd4217, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4203, 30;
	shr.b64 	%rhs, %rd4203, 34;
	add.u64 	%rd4218, %lhs, %rhs;
	}
	xor.b64  	%rd4219, %rd4217, %rd4218;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4203, 25;
	shr.b64 	%rhs, %rd4203, 39;
	add.u64 	%rd4220, %lhs, %rhs;
	}
	xor.b64  	%rd4221, %rd4219, %rd4220;
	and.b64  	%rd4222, %rd4203, %rd4179;
	xor.b64  	%rd4223, %rd4203, %rd4179;
	and.b64  	%rd4224, %rd4223, %rd4155;
	or.b64  	%rd4225, %rd4224, %rd4222;
	add.s64 	%rd4226, %rd4225, %rd4221;
	add.s64 	%rd4227, %rd4226, %rd4215;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4216, 50;
	shr.b64 	%rhs, %rd4216, 14;
	add.u64 	%rd4228, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4216, 46;
	shr.b64 	%rhs, %rd4216, 18;
	add.u64 	%rd4229, %lhs, %rhs;
	}
	xor.b64  	%rd4230, %rd4228, %rd4229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4216, 23;
	shr.b64 	%rhs, %rd4216, 41;
	add.u64 	%rd4231, %lhs, %rhs;
	}
	xor.b64  	%rd4232, %rd4230, %rd4231;
	xor.b64  	%rd4233, %rd4192, %rd4168;
	and.b64  	%rd4234, %rd4216, %rd4233;
	xor.b64  	%rd4235, %rd4234, %rd4168;
	add.s64 	%rd4236, %rd3933, %rd4144;
	add.s64 	%rd4237, %rd4236, %rd4235;
	add.s64 	%rd4238, %rd4237, %rd4232;
	add.s64 	%rd4239, %rd4238, -6333637450476146687;
	add.s64 	%rd4240, %rd4239, %rd4155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4227, 36;
	shr.b64 	%rhs, %rd4227, 28;
	add.u64 	%rd4241, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4227, 30;
	shr.b64 	%rhs, %rd4227, 34;
	add.u64 	%rd4242, %lhs, %rhs;
	}
	xor.b64  	%rd4243, %rd4241, %rd4242;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4227, 25;
	shr.b64 	%rhs, %rd4227, 39;
	add.u64 	%rd4244, %lhs, %rhs;
	}
	xor.b64  	%rd4245, %rd4243, %rd4244;
	and.b64  	%rd4246, %rd4227, %rd4203;
	xor.b64  	%rd4247, %rd4227, %rd4203;
	and.b64  	%rd4248, %rd4247, %rd4179;
	or.b64  	%rd4249, %rd4248, %rd4246;
	add.s64 	%rd4250, %rd4249, %rd4245;
	add.s64 	%rd4251, %rd4250, %rd4239;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4240, 50;
	shr.b64 	%rhs, %rd4240, 14;
	add.u64 	%rd4252, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4240, 46;
	shr.b64 	%rhs, %rd4240, 18;
	add.u64 	%rd4253, %lhs, %rhs;
	}
	xor.b64  	%rd4254, %rd4252, %rd4253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4240, 23;
	shr.b64 	%rhs, %rd4240, 41;
	add.u64 	%rd4255, %lhs, %rhs;
	}
	xor.b64  	%rd4256, %rd4254, %rd4255;
	xor.b64  	%rd4257, %rd4216, %rd4192;
	and.b64  	%rd4258, %rd4240, %rd4257;
	xor.b64  	%rd4259, %rd4258, %rd4192;
	add.s64 	%rd4260, %rd3946, %rd4168;
	add.s64 	%rd4261, %rd4260, %rd4259;
	add.s64 	%rd4262, %rd4261, %rd4256;
	add.s64 	%rd4263, %rd4262, -4446306890439682159;
	add.s64 	%rd4264, %rd4263, %rd4179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4251, 36;
	shr.b64 	%rhs, %rd4251, 28;
	add.u64 	%rd4265, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4251, 30;
	shr.b64 	%rhs, %rd4251, 34;
	add.u64 	%rd4266, %lhs, %rhs;
	}
	xor.b64  	%rd4267, %rd4265, %rd4266;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4251, 25;
	shr.b64 	%rhs, %rd4251, 39;
	add.u64 	%rd4268, %lhs, %rhs;
	}
	xor.b64  	%rd4269, %rd4267, %rd4268;
	and.b64  	%rd4270, %rd4251, %rd4227;
	xor.b64  	%rd4271, %rd4251, %rd4227;
	and.b64  	%rd4272, %rd4271, %rd4203;
	or.b64  	%rd4273, %rd4272, %rd4270;
	add.s64 	%rd4274, %rd4273, %rd4269;
	add.s64 	%rd4275, %rd4274, %rd4263;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4264, 50;
	shr.b64 	%rhs, %rd4264, 14;
	add.u64 	%rd4276, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4264, 46;
	shr.b64 	%rhs, %rd4264, 18;
	add.u64 	%rd4277, %lhs, %rhs;
	}
	xor.b64  	%rd4278, %rd4276, %rd4277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4264, 23;
	shr.b64 	%rhs, %rd4264, 41;
	add.u64 	%rd4279, %lhs, %rhs;
	}
	xor.b64  	%rd4280, %rd4278, %rd4279;
	xor.b64  	%rd4281, %rd4240, %rd4216;
	and.b64  	%rd4282, %rd4264, %rd4281;
	xor.b64  	%rd4283, %rd4282, %rd4216;
	add.s64 	%rd4284, %rd3959, %rd4192;
	add.s64 	%rd4285, %rd4284, %rd4283;
	add.s64 	%rd4286, %rd4285, %rd4280;
	add.s64 	%rd4287, %rd4286, -4076793802049405392;
	add.s64 	%rd4288, %rd4287, %rd4203;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4275, 36;
	shr.b64 	%rhs, %rd4275, 28;
	add.u64 	%rd4289, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4275, 30;
	shr.b64 	%rhs, %rd4275, 34;
	add.u64 	%rd4290, %lhs, %rhs;
	}
	xor.b64  	%rd4291, %rd4289, %rd4290;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4275, 25;
	shr.b64 	%rhs, %rd4275, 39;
	add.u64 	%rd4292, %lhs, %rhs;
	}
	xor.b64  	%rd4293, %rd4291, %rd4292;
	and.b64  	%rd4294, %rd4275, %rd4251;
	xor.b64  	%rd4295, %rd4275, %rd4251;
	and.b64  	%rd4296, %rd4295, %rd4227;
	or.b64  	%rd4297, %rd4296, %rd4294;
	add.s64 	%rd4298, %rd4297, %rd4293;
	add.s64 	%rd4299, %rd4298, %rd4287;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4288, 50;
	shr.b64 	%rhs, %rd4288, 14;
	add.u64 	%rd4300, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4288, 46;
	shr.b64 	%rhs, %rd4288, 18;
	add.u64 	%rd4301, %lhs, %rhs;
	}
	xor.b64  	%rd4302, %rd4300, %rd4301;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4288, 23;
	shr.b64 	%rhs, %rd4288, 41;
	add.u64 	%rd4303, %lhs, %rhs;
	}
	xor.b64  	%rd4304, %rd4302, %rd4303;
	xor.b64  	%rd4305, %rd4264, %rd4240;
	and.b64  	%rd4306, %rd4288, %rd4305;
	xor.b64  	%rd4307, %rd4306, %rd4240;
	add.s64 	%rd4308, %rd3972, %rd4216;
	add.s64 	%rd4309, %rd4308, %rd4307;
	add.s64 	%rd4310, %rd4309, %rd4304;
	add.s64 	%rd4311, %rd4310, -3345356375505022440;
	add.s64 	%rd4312, %rd4311, %rd4227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4299, 36;
	shr.b64 	%rhs, %rd4299, 28;
	add.u64 	%rd4313, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4299, 30;
	shr.b64 	%rhs, %rd4299, 34;
	add.u64 	%rd4314, %lhs, %rhs;
	}
	xor.b64  	%rd4315, %rd4313, %rd4314;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4299, 25;
	shr.b64 	%rhs, %rd4299, 39;
	add.u64 	%rd4316, %lhs, %rhs;
	}
	xor.b64  	%rd4317, %rd4315, %rd4316;
	and.b64  	%rd4318, %rd4299, %rd4275;
	xor.b64  	%rd4319, %rd4299, %rd4275;
	and.b64  	%rd4320, %rd4319, %rd4251;
	or.b64  	%rd4321, %rd4320, %rd4318;
	add.s64 	%rd4322, %rd4321, %rd4317;
	add.s64 	%rd4323, %rd4322, %rd4311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4312, 50;
	shr.b64 	%rhs, %rd4312, 14;
	add.u64 	%rd4324, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4312, 46;
	shr.b64 	%rhs, %rd4312, 18;
	add.u64 	%rd4325, %lhs, %rhs;
	}
	xor.b64  	%rd4326, %rd4324, %rd4325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4312, 23;
	shr.b64 	%rhs, %rd4312, 41;
	add.u64 	%rd4327, %lhs, %rhs;
	}
	xor.b64  	%rd4328, %rd4326, %rd4327;
	xor.b64  	%rd4329, %rd4288, %rd4264;
	and.b64  	%rd4330, %rd4312, %rd4329;
	xor.b64  	%rd4331, %rd4330, %rd4264;
	add.s64 	%rd4332, %rd3985, %rd4240;
	add.s64 	%rd4333, %rd4332, %rd4331;
	add.s64 	%rd4334, %rd4333, %rd4328;
	add.s64 	%rd4335, %rd4334, -2983346525034927856;
	add.s64 	%rd4336, %rd4335, %rd4251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4323, 36;
	shr.b64 	%rhs, %rd4323, 28;
	add.u64 	%rd4337, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4323, 30;
	shr.b64 	%rhs, %rd4323, 34;
	add.u64 	%rd4338, %lhs, %rhs;
	}
	xor.b64  	%rd4339, %rd4337, %rd4338;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4323, 25;
	shr.b64 	%rhs, %rd4323, 39;
	add.u64 	%rd4340, %lhs, %rhs;
	}
	xor.b64  	%rd4341, %rd4339, %rd4340;
	and.b64  	%rd4342, %rd4323, %rd4299;
	xor.b64  	%rd4343, %rd4323, %rd4299;
	and.b64  	%rd4344, %rd4343, %rd4275;
	or.b64  	%rd4345, %rd4344, %rd4342;
	add.s64 	%rd4346, %rd4345, %rd4341;
	add.s64 	%rd4347, %rd4346, %rd4335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4336, 50;
	shr.b64 	%rhs, %rd4336, 14;
	add.u64 	%rd4348, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4336, 46;
	shr.b64 	%rhs, %rd4336, 18;
	add.u64 	%rd4349, %lhs, %rhs;
	}
	xor.b64  	%rd4350, %rd4348, %rd4349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4336, 23;
	shr.b64 	%rhs, %rd4336, 41;
	add.u64 	%rd4351, %lhs, %rhs;
	}
	xor.b64  	%rd4352, %rd4350, %rd4351;
	xor.b64  	%rd4353, %rd4312, %rd4288;
	and.b64  	%rd4354, %rd4336, %rd4353;
	xor.b64  	%rd4355, %rd4354, %rd4288;
	add.s64 	%rd4356, %rd3998, %rd4264;
	add.s64 	%rd4357, %rd4356, %rd4355;
	add.s64 	%rd4358, %rd4357, %rd4352;
	add.s64 	%rd4359, %rd4358, -860691631967231958;
	add.s64 	%rd4360, %rd4359, %rd4275;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4347, 36;
	shr.b64 	%rhs, %rd4347, 28;
	add.u64 	%rd4361, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4347, 30;
	shr.b64 	%rhs, %rd4347, 34;
	add.u64 	%rd4362, %lhs, %rhs;
	}
	xor.b64  	%rd4363, %rd4361, %rd4362;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4347, 25;
	shr.b64 	%rhs, %rd4347, 39;
	add.u64 	%rd4364, %lhs, %rhs;
	}
	xor.b64  	%rd4365, %rd4363, %rd4364;
	and.b64  	%rd4366, %rd4347, %rd4323;
	xor.b64  	%rd4367, %rd4347, %rd4323;
	and.b64  	%rd4368, %rd4367, %rd4299;
	or.b64  	%rd4369, %rd4368, %rd4366;
	add.s64 	%rd4370, %rd4369, %rd4365;
	add.s64 	%rd4371, %rd4370, %rd4359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4360, 50;
	shr.b64 	%rhs, %rd4360, 14;
	add.u64 	%rd4372, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4360, 46;
	shr.b64 	%rhs, %rd4360, 18;
	add.u64 	%rd4373, %lhs, %rhs;
	}
	xor.b64  	%rd4374, %rd4372, %rd4373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4360, 23;
	shr.b64 	%rhs, %rd4360, 41;
	add.u64 	%rd4375, %lhs, %rhs;
	}
	xor.b64  	%rd4376, %rd4374, %rd4375;
	xor.b64  	%rd4377, %rd4336, %rd4312;
	and.b64  	%rd4378, %rd4360, %rd4377;
	xor.b64  	%rd4379, %rd4378, %rd4312;
	add.s64 	%rd4380, %rd4011, %rd4288;
	add.s64 	%rd4381, %rd4380, %rd4379;
	add.s64 	%rd4382, %rd4381, %rd4376;
	add.s64 	%rd4383, %rd4382, 1182934255886127544;
	add.s64 	%rd4384, %rd4383, %rd4299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4371, 36;
	shr.b64 	%rhs, %rd4371, 28;
	add.u64 	%rd4385, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4371, 30;
	shr.b64 	%rhs, %rd4371, 34;
	add.u64 	%rd4386, %lhs, %rhs;
	}
	xor.b64  	%rd4387, %rd4385, %rd4386;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4371, 25;
	shr.b64 	%rhs, %rd4371, 39;
	add.u64 	%rd4388, %lhs, %rhs;
	}
	xor.b64  	%rd4389, %rd4387, %rd4388;
	and.b64  	%rd4390, %rd4371, %rd4347;
	xor.b64  	%rd4391, %rd4371, %rd4347;
	and.b64  	%rd4392, %rd4391, %rd4323;
	or.b64  	%rd4393, %rd4392, %rd4390;
	add.s64 	%rd4394, %rd4393, %rd4389;
	add.s64 	%rd4395, %rd4394, %rd4383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3998, 45;
	shr.b64 	%rhs, %rd3998, 19;
	add.u64 	%rd4396, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3998, 3;
	shr.b64 	%rhs, %rd3998, 61;
	add.u64 	%rd4397, %lhs, %rhs;
	}
	xor.b64  	%rd4398, %rd4396, %rd4397;
	shr.u64 	%rd4399, %rd3998, 6;
	xor.b64  	%rd4400, %rd4398, %rd4399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 63;
	shr.b64 	%rhs, %rd3829, 1;
	add.u64 	%rd4401, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 56;
	shr.b64 	%rhs, %rd3829, 8;
	add.u64 	%rd4402, %lhs, %rhs;
	}
	xor.b64  	%rd4403, %rd4401, %rd4402;
	shr.u64 	%rd4404, %rd3829, 7;
	xor.b64  	%rd4405, %rd4403, %rd4404;
	add.s64 	%rd4406, %rd4405, %rd3816;
	add.s64 	%rd4407, %rd4406, %rd3933;
	add.s64 	%rd4408, %rd4407, %rd4400;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4011, 45;
	shr.b64 	%rhs, %rd4011, 19;
	add.u64 	%rd4409, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4011, 3;
	shr.b64 	%rhs, %rd4011, 61;
	add.u64 	%rd4410, %lhs, %rhs;
	}
	xor.b64  	%rd4411, %rd4409, %rd4410;
	shr.u64 	%rd4412, %rd4011, 6;
	xor.b64  	%rd4413, %rd4411, %rd4412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 63;
	shr.b64 	%rhs, %rd3842, 1;
	add.u64 	%rd4414, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 56;
	shr.b64 	%rhs, %rd3842, 8;
	add.u64 	%rd4415, %lhs, %rhs;
	}
	xor.b64  	%rd4416, %rd4414, %rd4415;
	shr.u64 	%rd4417, %rd3842, 7;
	xor.b64  	%rd4418, %rd4416, %rd4417;
	add.s64 	%rd4419, %rd4418, %rd3829;
	add.s64 	%rd4420, %rd4419, %rd3946;
	add.s64 	%rd4421, %rd4420, %rd4413;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4408, 45;
	shr.b64 	%rhs, %rd4408, 19;
	add.u64 	%rd4422, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4408, 3;
	shr.b64 	%rhs, %rd4408, 61;
	add.u64 	%rd4423, %lhs, %rhs;
	}
	xor.b64  	%rd4424, %rd4422, %rd4423;
	shr.u64 	%rd4425, %rd4408, 6;
	xor.b64  	%rd4426, %rd4424, %rd4425;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3855, 63;
	shr.b64 	%rhs, %rd3855, 1;
	add.u64 	%rd4427, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3855, 56;
	shr.b64 	%rhs, %rd3855, 8;
	add.u64 	%rd4428, %lhs, %rhs;
	}
	xor.b64  	%rd4429, %rd4427, %rd4428;
	shr.u64 	%rd4430, %rd3855, 7;
	xor.b64  	%rd4431, %rd4429, %rd4430;
	add.s64 	%rd4432, %rd4431, %rd3842;
	add.s64 	%rd4433, %rd4432, %rd3959;
	add.s64 	%rd4434, %rd4433, %rd4426;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 45;
	shr.b64 	%rhs, %rd4421, 19;
	add.u64 	%rd4435, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 3;
	shr.b64 	%rhs, %rd4421, 61;
	add.u64 	%rd4436, %lhs, %rhs;
	}
	xor.b64  	%rd4437, %rd4435, %rd4436;
	shr.u64 	%rd4438, %rd4421, 6;
	xor.b64  	%rd4439, %rd4437, %rd4438;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3868, 63;
	shr.b64 	%rhs, %rd3868, 1;
	add.u64 	%rd4440, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3868, 56;
	shr.b64 	%rhs, %rd3868, 8;
	add.u64 	%rd4441, %lhs, %rhs;
	}
	xor.b64  	%rd4442, %rd4440, %rd4441;
	shr.u64 	%rd4443, %rd3868, 7;
	xor.b64  	%rd4444, %rd4442, %rd4443;
	add.s64 	%rd4445, %rd4444, %rd3855;
	add.s64 	%rd4446, %rd4445, %rd3972;
	add.s64 	%rd4447, %rd4446, %rd4439;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 45;
	shr.b64 	%rhs, %rd4434, 19;
	add.u64 	%rd4448, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 3;
	shr.b64 	%rhs, %rd4434, 61;
	add.u64 	%rd4449, %lhs, %rhs;
	}
	xor.b64  	%rd4450, %rd4448, %rd4449;
	shr.u64 	%rd4451, %rd4434, 6;
	xor.b64  	%rd4452, %rd4450, %rd4451;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3881, 63;
	shr.b64 	%rhs, %rd3881, 1;
	add.u64 	%rd4453, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3881, 56;
	shr.b64 	%rhs, %rd3881, 8;
	add.u64 	%rd4454, %lhs, %rhs;
	}
	xor.b64  	%rd4455, %rd4453, %rd4454;
	shr.u64 	%rd4456, %rd3881, 7;
	xor.b64  	%rd4457, %rd4455, %rd4456;
	add.s64 	%rd4458, %rd4457, %rd3868;
	add.s64 	%rd4459, %rd4458, %rd3985;
	add.s64 	%rd4460, %rd4459, %rd4452;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4447, 45;
	shr.b64 	%rhs, %rd4447, 19;
	add.u64 	%rd4461, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4447, 3;
	shr.b64 	%rhs, %rd4447, 61;
	add.u64 	%rd4462, %lhs, %rhs;
	}
	xor.b64  	%rd4463, %rd4461, %rd4462;
	shr.u64 	%rd4464, %rd4447, 6;
	xor.b64  	%rd4465, %rd4463, %rd4464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3894, 63;
	shr.b64 	%rhs, %rd3894, 1;
	add.u64 	%rd4466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3894, 56;
	shr.b64 	%rhs, %rd3894, 8;
	add.u64 	%rd4467, %lhs, %rhs;
	}
	xor.b64  	%rd4468, %rd4466, %rd4467;
	shr.u64 	%rd4469, %rd3894, 7;
	xor.b64  	%rd4470, %rd4468, %rd4469;
	add.s64 	%rd4471, %rd4470, %rd3881;
	add.s64 	%rd4472, %rd4471, %rd3998;
	add.s64 	%rd4473, %rd4472, %rd4465;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4460, 45;
	shr.b64 	%rhs, %rd4460, 19;
	add.u64 	%rd4474, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4460, 3;
	shr.b64 	%rhs, %rd4460, 61;
	add.u64 	%rd4475, %lhs, %rhs;
	}
	xor.b64  	%rd4476, %rd4474, %rd4475;
	shr.u64 	%rd4477, %rd4460, 6;
	xor.b64  	%rd4478, %rd4476, %rd4477;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3907, 63;
	shr.b64 	%rhs, %rd3907, 1;
	add.u64 	%rd4479, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3907, 56;
	shr.b64 	%rhs, %rd3907, 8;
	add.u64 	%rd4480, %lhs, %rhs;
	}
	xor.b64  	%rd4481, %rd4479, %rd4480;
	shr.u64 	%rd4482, %rd3907, 7;
	xor.b64  	%rd4483, %rd4481, %rd4482;
	add.s64 	%rd4484, %rd4483, %rd3894;
	add.s64 	%rd4485, %rd4484, %rd4011;
	add.s64 	%rd4486, %rd4485, %rd4478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4473, 45;
	shr.b64 	%rhs, %rd4473, 19;
	add.u64 	%rd4487, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4473, 3;
	shr.b64 	%rhs, %rd4473, 61;
	add.u64 	%rd4488, %lhs, %rhs;
	}
	xor.b64  	%rd4489, %rd4487, %rd4488;
	shr.u64 	%rd4490, %rd4473, 6;
	xor.b64  	%rd4491, %rd4489, %rd4490;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3920, 63;
	shr.b64 	%rhs, %rd3920, 1;
	add.u64 	%rd4492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3920, 56;
	shr.b64 	%rhs, %rd3920, 8;
	add.u64 	%rd4493, %lhs, %rhs;
	}
	xor.b64  	%rd4494, %rd4492, %rd4493;
	shr.u64 	%rd4495, %rd3920, 7;
	xor.b64  	%rd4496, %rd4494, %rd4495;
	add.s64 	%rd4497, %rd4496, %rd3907;
	add.s64 	%rd4498, %rd4497, %rd4408;
	add.s64 	%rd4499, %rd4498, %rd4491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4486, 45;
	shr.b64 	%rhs, %rd4486, 19;
	add.u64 	%rd4500, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4486, 3;
	shr.b64 	%rhs, %rd4486, 61;
	add.u64 	%rd4501, %lhs, %rhs;
	}
	xor.b64  	%rd4502, %rd4500, %rd4501;
	shr.u64 	%rd4503, %rd4486, 6;
	xor.b64  	%rd4504, %rd4502, %rd4503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3933, 63;
	shr.b64 	%rhs, %rd3933, 1;
	add.u64 	%rd4505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3933, 56;
	shr.b64 	%rhs, %rd3933, 8;
	add.u64 	%rd4506, %lhs, %rhs;
	}
	xor.b64  	%rd4507, %rd4505, %rd4506;
	shr.u64 	%rd4508, %rd3933, 7;
	xor.b64  	%rd4509, %rd4507, %rd4508;
	add.s64 	%rd4510, %rd4509, %rd3920;
	add.s64 	%rd4511, %rd4510, %rd4421;
	add.s64 	%rd4512, %rd4511, %rd4504;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4499, 45;
	shr.b64 	%rhs, %rd4499, 19;
	add.u64 	%rd4513, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4499, 3;
	shr.b64 	%rhs, %rd4499, 61;
	add.u64 	%rd4514, %lhs, %rhs;
	}
	xor.b64  	%rd4515, %rd4513, %rd4514;
	shr.u64 	%rd4516, %rd4499, 6;
	xor.b64  	%rd4517, %rd4515, %rd4516;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3946, 63;
	shr.b64 	%rhs, %rd3946, 1;
	add.u64 	%rd4518, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3946, 56;
	shr.b64 	%rhs, %rd3946, 8;
	add.u64 	%rd4519, %lhs, %rhs;
	}
	xor.b64  	%rd4520, %rd4518, %rd4519;
	shr.u64 	%rd4521, %rd3946, 7;
	xor.b64  	%rd4522, %rd4520, %rd4521;
	add.s64 	%rd4523, %rd4522, %rd3933;
	add.s64 	%rd4524, %rd4523, %rd4434;
	add.s64 	%rd4525, %rd4524, %rd4517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4512, 45;
	shr.b64 	%rhs, %rd4512, 19;
	add.u64 	%rd4526, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4512, 3;
	shr.b64 	%rhs, %rd4512, 61;
	add.u64 	%rd4527, %lhs, %rhs;
	}
	xor.b64  	%rd4528, %rd4526, %rd4527;
	shr.u64 	%rd4529, %rd4512, 6;
	xor.b64  	%rd4530, %rd4528, %rd4529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3959, 63;
	shr.b64 	%rhs, %rd3959, 1;
	add.u64 	%rd4531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3959, 56;
	shr.b64 	%rhs, %rd3959, 8;
	add.u64 	%rd4532, %lhs, %rhs;
	}
	xor.b64  	%rd4533, %rd4531, %rd4532;
	shr.u64 	%rd4534, %rd3959, 7;
	xor.b64  	%rd4535, %rd4533, %rd4534;
	add.s64 	%rd4536, %rd4535, %rd3946;
	add.s64 	%rd4537, %rd4536, %rd4447;
	add.s64 	%rd4538, %rd4537, %rd4530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4525, 45;
	shr.b64 	%rhs, %rd4525, 19;
	add.u64 	%rd4539, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4525, 3;
	shr.b64 	%rhs, %rd4525, 61;
	add.u64 	%rd4540, %lhs, %rhs;
	}
	xor.b64  	%rd4541, %rd4539, %rd4540;
	shr.u64 	%rd4542, %rd4525, 6;
	xor.b64  	%rd4543, %rd4541, %rd4542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3972, 63;
	shr.b64 	%rhs, %rd3972, 1;
	add.u64 	%rd4544, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3972, 56;
	shr.b64 	%rhs, %rd3972, 8;
	add.u64 	%rd4545, %lhs, %rhs;
	}
	xor.b64  	%rd4546, %rd4544, %rd4545;
	shr.u64 	%rd4547, %rd3972, 7;
	xor.b64  	%rd4548, %rd4546, %rd4547;
	add.s64 	%rd4549, %rd4548, %rd3959;
	add.s64 	%rd4550, %rd4549, %rd4460;
	add.s64 	%rd4551, %rd4550, %rd4543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4538, 45;
	shr.b64 	%rhs, %rd4538, 19;
	add.u64 	%rd4552, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4538, 3;
	shr.b64 	%rhs, %rd4538, 61;
	add.u64 	%rd4553, %lhs, %rhs;
	}
	xor.b64  	%rd4554, %rd4552, %rd4553;
	shr.u64 	%rd4555, %rd4538, 6;
	xor.b64  	%rd4556, %rd4554, %rd4555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3985, 63;
	shr.b64 	%rhs, %rd3985, 1;
	add.u64 	%rd4557, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3985, 56;
	shr.b64 	%rhs, %rd3985, 8;
	add.u64 	%rd4558, %lhs, %rhs;
	}
	xor.b64  	%rd4559, %rd4557, %rd4558;
	shr.u64 	%rd4560, %rd3985, 7;
	xor.b64  	%rd4561, %rd4559, %rd4560;
	add.s64 	%rd4562, %rd4561, %rd3972;
	add.s64 	%rd4563, %rd4562, %rd4473;
	add.s64 	%rd4564, %rd4563, %rd4556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4551, 45;
	shr.b64 	%rhs, %rd4551, 19;
	add.u64 	%rd4565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4551, 3;
	shr.b64 	%rhs, %rd4551, 61;
	add.u64 	%rd4566, %lhs, %rhs;
	}
	xor.b64  	%rd4567, %rd4565, %rd4566;
	shr.u64 	%rd4568, %rd4551, 6;
	xor.b64  	%rd4569, %rd4567, %rd4568;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3998, 63;
	shr.b64 	%rhs, %rd3998, 1;
	add.u64 	%rd4570, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3998, 56;
	shr.b64 	%rhs, %rd3998, 8;
	add.u64 	%rd4571, %lhs, %rhs;
	}
	xor.b64  	%rd4572, %rd4570, %rd4571;
	shr.u64 	%rd4573, %rd3998, 7;
	xor.b64  	%rd4574, %rd4572, %rd4573;
	add.s64 	%rd4575, %rd4574, %rd3985;
	add.s64 	%rd4576, %rd4575, %rd4486;
	add.s64 	%rd4577, %rd4576, %rd4569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4564, 45;
	shr.b64 	%rhs, %rd4564, 19;
	add.u64 	%rd4578, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4564, 3;
	shr.b64 	%rhs, %rd4564, 61;
	add.u64 	%rd4579, %lhs, %rhs;
	}
	xor.b64  	%rd4580, %rd4578, %rd4579;
	shr.u64 	%rd4581, %rd4564, 6;
	xor.b64  	%rd4582, %rd4580, %rd4581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4011, 63;
	shr.b64 	%rhs, %rd4011, 1;
	add.u64 	%rd4583, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4011, 56;
	shr.b64 	%rhs, %rd4011, 8;
	add.u64 	%rd4584, %lhs, %rhs;
	}
	xor.b64  	%rd4585, %rd4583, %rd4584;
	shr.u64 	%rd4586, %rd4011, 7;
	xor.b64  	%rd4587, %rd4585, %rd4586;
	add.s64 	%rd4588, %rd4587, %rd3998;
	add.s64 	%rd4589, %rd4588, %rd4499;
	add.s64 	%rd4590, %rd4589, %rd4582;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 45;
	shr.b64 	%rhs, %rd4577, 19;
	add.u64 	%rd4591, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 3;
	shr.b64 	%rhs, %rd4577, 61;
	add.u64 	%rd4592, %lhs, %rhs;
	}
	xor.b64  	%rd4593, %rd4591, %rd4592;
	shr.u64 	%rd4594, %rd4577, 6;
	xor.b64  	%rd4595, %rd4593, %rd4594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4408, 63;
	shr.b64 	%rhs, %rd4408, 1;
	add.u64 	%rd4596, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4408, 56;
	shr.b64 	%rhs, %rd4408, 8;
	add.u64 	%rd4597, %lhs, %rhs;
	}
	xor.b64  	%rd4598, %rd4596, %rd4597;
	shr.u64 	%rd4599, %rd4408, 7;
	xor.b64  	%rd4600, %rd4598, %rd4599;
	add.s64 	%rd4601, %rd4600, %rd4011;
	add.s64 	%rd4602, %rd4601, %rd4512;
	add.s64 	%rd4603, %rd4602, %rd4595;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4384, 50;
	shr.b64 	%rhs, %rd4384, 14;
	add.u64 	%rd4604, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4384, 46;
	shr.b64 	%rhs, %rd4384, 18;
	add.u64 	%rd4605, %lhs, %rhs;
	}
	xor.b64  	%rd4606, %rd4604, %rd4605;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4384, 23;
	shr.b64 	%rhs, %rd4384, 41;
	add.u64 	%rd4607, %lhs, %rhs;
	}
	xor.b64  	%rd4608, %rd4606, %rd4607;
	xor.b64  	%rd4609, %rd4360, %rd4336;
	and.b64  	%rd4610, %rd4384, %rd4609;
	xor.b64  	%rd4611, %rd4610, %rd4336;
	add.s64 	%rd4612, %rd4611, %rd4312;
	add.s64 	%rd4613, %rd4612, %rd4608;
	add.s64 	%rd4614, %rd4613, %rd4408;
	add.s64 	%rd4615, %rd4614, 1847814050463011016;
	add.s64 	%rd4616, %rd4615, %rd4323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4395, 36;
	shr.b64 	%rhs, %rd4395, 28;
	add.u64 	%rd4617, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4395, 30;
	shr.b64 	%rhs, %rd4395, 34;
	add.u64 	%rd4618, %lhs, %rhs;
	}
	xor.b64  	%rd4619, %rd4617, %rd4618;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4395, 25;
	shr.b64 	%rhs, %rd4395, 39;
	add.u64 	%rd4620, %lhs, %rhs;
	}
	xor.b64  	%rd4621, %rd4619, %rd4620;
	and.b64  	%rd4622, %rd4395, %rd4371;
	xor.b64  	%rd4623, %rd4395, %rd4371;
	and.b64  	%rd4624, %rd4623, %rd4347;
	or.b64  	%rd4625, %rd4624, %rd4622;
	add.s64 	%rd4626, %rd4625, %rd4621;
	add.s64 	%rd4627, %rd4626, %rd4615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 50;
	shr.b64 	%rhs, %rd4616, 14;
	add.u64 	%rd4628, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 46;
	shr.b64 	%rhs, %rd4616, 18;
	add.u64 	%rd4629, %lhs, %rhs;
	}
	xor.b64  	%rd4630, %rd4628, %rd4629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 23;
	shr.b64 	%rhs, %rd4616, 41;
	add.u64 	%rd4631, %lhs, %rhs;
	}
	xor.b64  	%rd4632, %rd4630, %rd4631;
	xor.b64  	%rd4633, %rd4384, %rd4360;
	and.b64  	%rd4634, %rd4616, %rd4633;
	xor.b64  	%rd4635, %rd4634, %rd4360;
	add.s64 	%rd4636, %rd4421, %rd4336;
	add.s64 	%rd4637, %rd4636, %rd4635;
	add.s64 	%rd4638, %rd4637, %rd4632;
	add.s64 	%rd4639, %rd4638, 2177327727835720531;
	add.s64 	%rd4640, %rd4639, %rd4347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4627, 36;
	shr.b64 	%rhs, %rd4627, 28;
	add.u64 	%rd4641, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4627, 30;
	shr.b64 	%rhs, %rd4627, 34;
	add.u64 	%rd4642, %lhs, %rhs;
	}
	xor.b64  	%rd4643, %rd4641, %rd4642;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4627, 25;
	shr.b64 	%rhs, %rd4627, 39;
	add.u64 	%rd4644, %lhs, %rhs;
	}
	xor.b64  	%rd4645, %rd4643, %rd4644;
	and.b64  	%rd4646, %rd4627, %rd4395;
	xor.b64  	%rd4647, %rd4627, %rd4395;
	and.b64  	%rd4648, %rd4647, %rd4371;
	or.b64  	%rd4649, %rd4648, %rd4646;
	add.s64 	%rd4650, %rd4649, %rd4645;
	add.s64 	%rd4651, %rd4650, %rd4639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 50;
	shr.b64 	%rhs, %rd4640, 14;
	add.u64 	%rd4652, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 46;
	shr.b64 	%rhs, %rd4640, 18;
	add.u64 	%rd4653, %lhs, %rhs;
	}
	xor.b64  	%rd4654, %rd4652, %rd4653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 23;
	shr.b64 	%rhs, %rd4640, 41;
	add.u64 	%rd4655, %lhs, %rhs;
	}
	xor.b64  	%rd4656, %rd4654, %rd4655;
	xor.b64  	%rd4657, %rd4616, %rd4384;
	and.b64  	%rd4658, %rd4640, %rd4657;
	xor.b64  	%rd4659, %rd4658, %rd4384;
	add.s64 	%rd4660, %rd4434, %rd4360;
	add.s64 	%rd4661, %rd4660, %rd4659;
	add.s64 	%rd4662, %rd4661, %rd4656;
	add.s64 	%rd4663, %rd4662, 2830643537854262169;
	add.s64 	%rd4664, %rd4663, %rd4371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 36;
	shr.b64 	%rhs, %rd4651, 28;
	add.u64 	%rd4665, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 30;
	shr.b64 	%rhs, %rd4651, 34;
	add.u64 	%rd4666, %lhs, %rhs;
	}
	xor.b64  	%rd4667, %rd4665, %rd4666;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 25;
	shr.b64 	%rhs, %rd4651, 39;
	add.u64 	%rd4668, %lhs, %rhs;
	}
	xor.b64  	%rd4669, %rd4667, %rd4668;
	and.b64  	%rd4670, %rd4651, %rd4627;
	xor.b64  	%rd4671, %rd4651, %rd4627;
	and.b64  	%rd4672, %rd4671, %rd4395;
	or.b64  	%rd4673, %rd4672, %rd4670;
	add.s64 	%rd4674, %rd4673, %rd4669;
	add.s64 	%rd4675, %rd4674, %rd4663;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 50;
	shr.b64 	%rhs, %rd4664, 14;
	add.u64 	%rd4676, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 46;
	shr.b64 	%rhs, %rd4664, 18;
	add.u64 	%rd4677, %lhs, %rhs;
	}
	xor.b64  	%rd4678, %rd4676, %rd4677;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 23;
	shr.b64 	%rhs, %rd4664, 41;
	add.u64 	%rd4679, %lhs, %rhs;
	}
	xor.b64  	%rd4680, %rd4678, %rd4679;
	xor.b64  	%rd4681, %rd4640, %rd4616;
	and.b64  	%rd4682, %rd4664, %rd4681;
	xor.b64  	%rd4683, %rd4682, %rd4616;
	add.s64 	%rd4684, %rd4447, %rd4384;
	add.s64 	%rd4685, %rd4684, %rd4683;
	add.s64 	%rd4686, %rd4685, %rd4680;
	add.s64 	%rd4687, %rd4686, 3796741975233480872;
	add.s64 	%rd4688, %rd4687, %rd4395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 36;
	shr.b64 	%rhs, %rd4675, 28;
	add.u64 	%rd4689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 30;
	shr.b64 	%rhs, %rd4675, 34;
	add.u64 	%rd4690, %lhs, %rhs;
	}
	xor.b64  	%rd4691, %rd4689, %rd4690;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 25;
	shr.b64 	%rhs, %rd4675, 39;
	add.u64 	%rd4692, %lhs, %rhs;
	}
	xor.b64  	%rd4693, %rd4691, %rd4692;
	and.b64  	%rd4694, %rd4675, %rd4651;
	xor.b64  	%rd4695, %rd4675, %rd4651;
	and.b64  	%rd4696, %rd4695, %rd4627;
	or.b64  	%rd4697, %rd4696, %rd4694;
	add.s64 	%rd4698, %rd4697, %rd4693;
	add.s64 	%rd4699, %rd4698, %rd4687;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 50;
	shr.b64 	%rhs, %rd4688, 14;
	add.u64 	%rd4700, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 46;
	shr.b64 	%rhs, %rd4688, 18;
	add.u64 	%rd4701, %lhs, %rhs;
	}
	xor.b64  	%rd4702, %rd4700, %rd4701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 23;
	shr.b64 	%rhs, %rd4688, 41;
	add.u64 	%rd4703, %lhs, %rhs;
	}
	xor.b64  	%rd4704, %rd4702, %rd4703;
	xor.b64  	%rd4705, %rd4664, %rd4640;
	and.b64  	%rd4706, %rd4688, %rd4705;
	xor.b64  	%rd4707, %rd4706, %rd4640;
	add.s64 	%rd4708, %rd4460, %rd4616;
	add.s64 	%rd4709, %rd4708, %rd4707;
	add.s64 	%rd4710, %rd4709, %rd4704;
	add.s64 	%rd4711, %rd4710, 4115178125766777443;
	add.s64 	%rd4712, %rd4711, %rd4627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 36;
	shr.b64 	%rhs, %rd4699, 28;
	add.u64 	%rd4713, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 30;
	shr.b64 	%rhs, %rd4699, 34;
	add.u64 	%rd4714, %lhs, %rhs;
	}
	xor.b64  	%rd4715, %rd4713, %rd4714;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 25;
	shr.b64 	%rhs, %rd4699, 39;
	add.u64 	%rd4716, %lhs, %rhs;
	}
	xor.b64  	%rd4717, %rd4715, %rd4716;
	and.b64  	%rd4718, %rd4699, %rd4675;
	xor.b64  	%rd4719, %rd4699, %rd4675;
	and.b64  	%rd4720, %rd4719, %rd4651;
	or.b64  	%rd4721, %rd4720, %rd4718;
	add.s64 	%rd4722, %rd4721, %rd4717;
	add.s64 	%rd4723, %rd4722, %rd4711;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4712, 50;
	shr.b64 	%rhs, %rd4712, 14;
	add.u64 	%rd4724, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4712, 46;
	shr.b64 	%rhs, %rd4712, 18;
	add.u64 	%rd4725, %lhs, %rhs;
	}
	xor.b64  	%rd4726, %rd4724, %rd4725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4712, 23;
	shr.b64 	%rhs, %rd4712, 41;
	add.u64 	%rd4727, %lhs, %rhs;
	}
	xor.b64  	%rd4728, %rd4726, %rd4727;
	xor.b64  	%rd4729, %rd4688, %rd4664;
	and.b64  	%rd4730, %rd4712, %rd4729;
	xor.b64  	%rd4731, %rd4730, %rd4664;
	add.s64 	%rd4732, %rd4473, %rd4640;
	add.s64 	%rd4733, %rd4732, %rd4731;
	add.s64 	%rd4734, %rd4733, %rd4728;
	add.s64 	%rd4735, %rd4734, 5681478168544905931;
	add.s64 	%rd4736, %rd4735, %rd4651;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4723, 36;
	shr.b64 	%rhs, %rd4723, 28;
	add.u64 	%rd4737, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4723, 30;
	shr.b64 	%rhs, %rd4723, 34;
	add.u64 	%rd4738, %lhs, %rhs;
	}
	xor.b64  	%rd4739, %rd4737, %rd4738;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4723, 25;
	shr.b64 	%rhs, %rd4723, 39;
	add.u64 	%rd4740, %lhs, %rhs;
	}
	xor.b64  	%rd4741, %rd4739, %rd4740;
	and.b64  	%rd4742, %rd4723, %rd4699;
	xor.b64  	%rd4743, %rd4723, %rd4699;
	and.b64  	%rd4744, %rd4743, %rd4675;
	or.b64  	%rd4745, %rd4744, %rd4742;
	add.s64 	%rd4746, %rd4745, %rd4741;
	add.s64 	%rd4747, %rd4746, %rd4735;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4736, 50;
	shr.b64 	%rhs, %rd4736, 14;
	add.u64 	%rd4748, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4736, 46;
	shr.b64 	%rhs, %rd4736, 18;
	add.u64 	%rd4749, %lhs, %rhs;
	}
	xor.b64  	%rd4750, %rd4748, %rd4749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4736, 23;
	shr.b64 	%rhs, %rd4736, 41;
	add.u64 	%rd4751, %lhs, %rhs;
	}
	xor.b64  	%rd4752, %rd4750, %rd4751;
	xor.b64  	%rd4753, %rd4712, %rd4688;
	and.b64  	%rd4754, %rd4736, %rd4753;
	xor.b64  	%rd4755, %rd4754, %rd4688;
	add.s64 	%rd4756, %rd4486, %rd4664;
	add.s64 	%rd4757, %rd4756, %rd4755;
	add.s64 	%rd4758, %rd4757, %rd4752;
	add.s64 	%rd4759, %rd4758, 6601373596472566643;
	add.s64 	%rd4760, %rd4759, %rd4675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4747, 36;
	shr.b64 	%rhs, %rd4747, 28;
	add.u64 	%rd4761, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4747, 30;
	shr.b64 	%rhs, %rd4747, 34;
	add.u64 	%rd4762, %lhs, %rhs;
	}
	xor.b64  	%rd4763, %rd4761, %rd4762;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4747, 25;
	shr.b64 	%rhs, %rd4747, 39;
	add.u64 	%rd4764, %lhs, %rhs;
	}
	xor.b64  	%rd4765, %rd4763, %rd4764;
	and.b64  	%rd4766, %rd4747, %rd4723;
	xor.b64  	%rd4767, %rd4747, %rd4723;
	and.b64  	%rd4768, %rd4767, %rd4699;
	or.b64  	%rd4769, %rd4768, %rd4766;
	add.s64 	%rd4770, %rd4769, %rd4765;
	add.s64 	%rd4771, %rd4770, %rd4759;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4760, 50;
	shr.b64 	%rhs, %rd4760, 14;
	add.u64 	%rd4772, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4760, 46;
	shr.b64 	%rhs, %rd4760, 18;
	add.u64 	%rd4773, %lhs, %rhs;
	}
	xor.b64  	%rd4774, %rd4772, %rd4773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4760, 23;
	shr.b64 	%rhs, %rd4760, 41;
	add.u64 	%rd4775, %lhs, %rhs;
	}
	xor.b64  	%rd4776, %rd4774, %rd4775;
	xor.b64  	%rd4777, %rd4736, %rd4712;
	and.b64  	%rd4778, %rd4760, %rd4777;
	xor.b64  	%rd4779, %rd4778, %rd4712;
	add.s64 	%rd4780, %rd4499, %rd4688;
	add.s64 	%rd4781, %rd4780, %rd4779;
	add.s64 	%rd4782, %rd4781, %rd4776;
	add.s64 	%rd4783, %rd4782, 7507060721942968483;
	add.s64 	%rd4784, %rd4783, %rd4699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4771, 36;
	shr.b64 	%rhs, %rd4771, 28;
	add.u64 	%rd4785, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4771, 30;
	shr.b64 	%rhs, %rd4771, 34;
	add.u64 	%rd4786, %lhs, %rhs;
	}
	xor.b64  	%rd4787, %rd4785, %rd4786;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4771, 25;
	shr.b64 	%rhs, %rd4771, 39;
	add.u64 	%rd4788, %lhs, %rhs;
	}
	xor.b64  	%rd4789, %rd4787, %rd4788;
	and.b64  	%rd4790, %rd4771, %rd4747;
	xor.b64  	%rd4791, %rd4771, %rd4747;
	and.b64  	%rd4792, %rd4791, %rd4723;
	or.b64  	%rd4793, %rd4792, %rd4790;
	add.s64 	%rd4794, %rd4793, %rd4789;
	add.s64 	%rd4795, %rd4794, %rd4783;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4784, 50;
	shr.b64 	%rhs, %rd4784, 14;
	add.u64 	%rd4796, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4784, 46;
	shr.b64 	%rhs, %rd4784, 18;
	add.u64 	%rd4797, %lhs, %rhs;
	}
	xor.b64  	%rd4798, %rd4796, %rd4797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4784, 23;
	shr.b64 	%rhs, %rd4784, 41;
	add.u64 	%rd4799, %lhs, %rhs;
	}
	xor.b64  	%rd4800, %rd4798, %rd4799;
	xor.b64  	%rd4801, %rd4760, %rd4736;
	and.b64  	%rd4802, %rd4784, %rd4801;
	xor.b64  	%rd4803, %rd4802, %rd4736;
	add.s64 	%rd4804, %rd4512, %rd4712;
	add.s64 	%rd4805, %rd4804, %rd4803;
	add.s64 	%rd4806, %rd4805, %rd4800;
	add.s64 	%rd4807, %rd4806, 8399075790359081724;
	add.s64 	%rd4808, %rd4807, %rd4723;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4795, 36;
	shr.b64 	%rhs, %rd4795, 28;
	add.u64 	%rd4809, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4795, 30;
	shr.b64 	%rhs, %rd4795, 34;
	add.u64 	%rd4810, %lhs, %rhs;
	}
	xor.b64  	%rd4811, %rd4809, %rd4810;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4795, 25;
	shr.b64 	%rhs, %rd4795, 39;
	add.u64 	%rd4812, %lhs, %rhs;
	}
	xor.b64  	%rd4813, %rd4811, %rd4812;
	and.b64  	%rd4814, %rd4795, %rd4771;
	xor.b64  	%rd4815, %rd4795, %rd4771;
	and.b64  	%rd4816, %rd4815, %rd4747;
	or.b64  	%rd4817, %rd4816, %rd4814;
	add.s64 	%rd4818, %rd4817, %rd4813;
	add.s64 	%rd4819, %rd4818, %rd4807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4808, 50;
	shr.b64 	%rhs, %rd4808, 14;
	add.u64 	%rd4820, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4808, 46;
	shr.b64 	%rhs, %rd4808, 18;
	add.u64 	%rd4821, %lhs, %rhs;
	}
	xor.b64  	%rd4822, %rd4820, %rd4821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4808, 23;
	shr.b64 	%rhs, %rd4808, 41;
	add.u64 	%rd4823, %lhs, %rhs;
	}
	xor.b64  	%rd4824, %rd4822, %rd4823;
	xor.b64  	%rd4825, %rd4784, %rd4760;
	and.b64  	%rd4826, %rd4808, %rd4825;
	xor.b64  	%rd4827, %rd4826, %rd4760;
	add.s64 	%rd4828, %rd4525, %rd4736;
	add.s64 	%rd4829, %rd4828, %rd4827;
	add.s64 	%rd4830, %rd4829, %rd4824;
	add.s64 	%rd4831, %rd4830, 8693463985226723168;
	add.s64 	%rd4832, %rd4831, %rd4747;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4819, 36;
	shr.b64 	%rhs, %rd4819, 28;
	add.u64 	%rd4833, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4819, 30;
	shr.b64 	%rhs, %rd4819, 34;
	add.u64 	%rd4834, %lhs, %rhs;
	}
	xor.b64  	%rd4835, %rd4833, %rd4834;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4819, 25;
	shr.b64 	%rhs, %rd4819, 39;
	add.u64 	%rd4836, %lhs, %rhs;
	}
	xor.b64  	%rd4837, %rd4835, %rd4836;
	and.b64  	%rd4838, %rd4819, %rd4795;
	xor.b64  	%rd4839, %rd4819, %rd4795;
	and.b64  	%rd4840, %rd4839, %rd4771;
	or.b64  	%rd4841, %rd4840, %rd4838;
	add.s64 	%rd4842, %rd4841, %rd4837;
	add.s64 	%rd4843, %rd4842, %rd4831;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4832, 50;
	shr.b64 	%rhs, %rd4832, 14;
	add.u64 	%rd4844, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4832, 46;
	shr.b64 	%rhs, %rd4832, 18;
	add.u64 	%rd4845, %lhs, %rhs;
	}
	xor.b64  	%rd4846, %rd4844, %rd4845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4832, 23;
	shr.b64 	%rhs, %rd4832, 41;
	add.u64 	%rd4847, %lhs, %rhs;
	}
	xor.b64  	%rd4848, %rd4846, %rd4847;
	xor.b64  	%rd4849, %rd4808, %rd4784;
	and.b64  	%rd4850, %rd4832, %rd4849;
	xor.b64  	%rd4851, %rd4850, %rd4784;
	add.s64 	%rd4852, %rd4538, %rd4760;
	add.s64 	%rd4853, %rd4852, %rd4851;
	add.s64 	%rd4854, %rd4853, %rd4848;
	add.s64 	%rd4855, %rd4854, -8878714635349349518;
	add.s64 	%rd4856, %rd4855, %rd4771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4843, 36;
	shr.b64 	%rhs, %rd4843, 28;
	add.u64 	%rd4857, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4843, 30;
	shr.b64 	%rhs, %rd4843, 34;
	add.u64 	%rd4858, %lhs, %rhs;
	}
	xor.b64  	%rd4859, %rd4857, %rd4858;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4843, 25;
	shr.b64 	%rhs, %rd4843, 39;
	add.u64 	%rd4860, %lhs, %rhs;
	}
	xor.b64  	%rd4861, %rd4859, %rd4860;
	and.b64  	%rd4862, %rd4843, %rd4819;
	xor.b64  	%rd4863, %rd4843, %rd4819;
	and.b64  	%rd4864, %rd4863, %rd4795;
	or.b64  	%rd4865, %rd4864, %rd4862;
	add.s64 	%rd4866, %rd4865, %rd4861;
	add.s64 	%rd4867, %rd4866, %rd4855;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4856, 50;
	shr.b64 	%rhs, %rd4856, 14;
	add.u64 	%rd4868, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4856, 46;
	shr.b64 	%rhs, %rd4856, 18;
	add.u64 	%rd4869, %lhs, %rhs;
	}
	xor.b64  	%rd4870, %rd4868, %rd4869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4856, 23;
	shr.b64 	%rhs, %rd4856, 41;
	add.u64 	%rd4871, %lhs, %rhs;
	}
	xor.b64  	%rd4872, %rd4870, %rd4871;
	xor.b64  	%rd4873, %rd4832, %rd4808;
	and.b64  	%rd4874, %rd4856, %rd4873;
	xor.b64  	%rd4875, %rd4874, %rd4808;
	add.s64 	%rd4876, %rd4551, %rd4784;
	add.s64 	%rd4877, %rd4876, %rd4875;
	add.s64 	%rd4878, %rd4877, %rd4872;
	add.s64 	%rd4879, %rd4878, -8302665154208450068;
	add.s64 	%rd4880, %rd4879, %rd4795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4867, 36;
	shr.b64 	%rhs, %rd4867, 28;
	add.u64 	%rd4881, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4867, 30;
	shr.b64 	%rhs, %rd4867, 34;
	add.u64 	%rd4882, %lhs, %rhs;
	}
	xor.b64  	%rd4883, %rd4881, %rd4882;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4867, 25;
	shr.b64 	%rhs, %rd4867, 39;
	add.u64 	%rd4884, %lhs, %rhs;
	}
	xor.b64  	%rd4885, %rd4883, %rd4884;
	and.b64  	%rd4886, %rd4867, %rd4843;
	xor.b64  	%rd4887, %rd4867, %rd4843;
	and.b64  	%rd4888, %rd4887, %rd4819;
	or.b64  	%rd4889, %rd4888, %rd4886;
	add.s64 	%rd4890, %rd4889, %rd4885;
	add.s64 	%rd4891, %rd4890, %rd4879;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4880, 50;
	shr.b64 	%rhs, %rd4880, 14;
	add.u64 	%rd4892, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4880, 46;
	shr.b64 	%rhs, %rd4880, 18;
	add.u64 	%rd4893, %lhs, %rhs;
	}
	xor.b64  	%rd4894, %rd4892, %rd4893;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4880, 23;
	shr.b64 	%rhs, %rd4880, 41;
	add.u64 	%rd4895, %lhs, %rhs;
	}
	xor.b64  	%rd4896, %rd4894, %rd4895;
	xor.b64  	%rd4897, %rd4856, %rd4832;
	and.b64  	%rd4898, %rd4880, %rd4897;
	xor.b64  	%rd4899, %rd4898, %rd4832;
	add.s64 	%rd4900, %rd4564, %rd4808;
	add.s64 	%rd4901, %rd4900, %rd4899;
	add.s64 	%rd4902, %rd4901, %rd4896;
	add.s64 	%rd4903, %rd4902, -8016688836872298968;
	add.s64 	%rd4904, %rd4903, %rd4819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4891, 36;
	shr.b64 	%rhs, %rd4891, 28;
	add.u64 	%rd4905, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4891, 30;
	shr.b64 	%rhs, %rd4891, 34;
	add.u64 	%rd4906, %lhs, %rhs;
	}
	xor.b64  	%rd4907, %rd4905, %rd4906;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4891, 25;
	shr.b64 	%rhs, %rd4891, 39;
	add.u64 	%rd4908, %lhs, %rhs;
	}
	xor.b64  	%rd4909, %rd4907, %rd4908;
	and.b64  	%rd4910, %rd4891, %rd4867;
	xor.b64  	%rd4911, %rd4891, %rd4867;
	and.b64  	%rd4912, %rd4911, %rd4843;
	or.b64  	%rd4913, %rd4912, %rd4910;
	add.s64 	%rd4914, %rd4913, %rd4909;
	add.s64 	%rd4915, %rd4914, %rd4903;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4904, 50;
	shr.b64 	%rhs, %rd4904, 14;
	add.u64 	%rd4916, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4904, 46;
	shr.b64 	%rhs, %rd4904, 18;
	add.u64 	%rd4917, %lhs, %rhs;
	}
	xor.b64  	%rd4918, %rd4916, %rd4917;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4904, 23;
	shr.b64 	%rhs, %rd4904, 41;
	add.u64 	%rd4919, %lhs, %rhs;
	}
	xor.b64  	%rd4920, %rd4918, %rd4919;
	xor.b64  	%rd4921, %rd4880, %rd4856;
	and.b64  	%rd4922, %rd4904, %rd4921;
	xor.b64  	%rd4923, %rd4922, %rd4856;
	add.s64 	%rd4924, %rd4577, %rd4832;
	add.s64 	%rd4925, %rd4924, %rd4923;
	add.s64 	%rd4926, %rd4925, %rd4920;
	add.s64 	%rd4927, %rd4926, -6606660893046293015;
	add.s64 	%rd4928, %rd4927, %rd4843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4915, 36;
	shr.b64 	%rhs, %rd4915, 28;
	add.u64 	%rd4929, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4915, 30;
	shr.b64 	%rhs, %rd4915, 34;
	add.u64 	%rd4930, %lhs, %rhs;
	}
	xor.b64  	%rd4931, %rd4929, %rd4930;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4915, 25;
	shr.b64 	%rhs, %rd4915, 39;
	add.u64 	%rd4932, %lhs, %rhs;
	}
	xor.b64  	%rd4933, %rd4931, %rd4932;
	and.b64  	%rd4934, %rd4915, %rd4891;
	xor.b64  	%rd4935, %rd4915, %rd4891;
	and.b64  	%rd4936, %rd4935, %rd4867;
	or.b64  	%rd4937, %rd4936, %rd4934;
	add.s64 	%rd4938, %rd4937, %rd4933;
	add.s64 	%rd4939, %rd4938, %rd4927;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4928, 50;
	shr.b64 	%rhs, %rd4928, 14;
	add.u64 	%rd4940, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4928, 46;
	shr.b64 	%rhs, %rd4928, 18;
	add.u64 	%rd4941, %lhs, %rhs;
	}
	xor.b64  	%rd4942, %rd4940, %rd4941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4928, 23;
	shr.b64 	%rhs, %rd4928, 41;
	add.u64 	%rd4943, %lhs, %rhs;
	}
	xor.b64  	%rd4944, %rd4942, %rd4943;
	xor.b64  	%rd4945, %rd4904, %rd4880;
	and.b64  	%rd4946, %rd4928, %rd4945;
	xor.b64  	%rd4947, %rd4946, %rd4880;
	add.s64 	%rd4948, %rd4590, %rd4856;
	add.s64 	%rd4949, %rd4948, %rd4947;
	add.s64 	%rd4950, %rd4949, %rd4944;
	add.s64 	%rd4951, %rd4950, -4685533653050689259;
	add.s64 	%rd4952, %rd4951, %rd4867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4939, 36;
	shr.b64 	%rhs, %rd4939, 28;
	add.u64 	%rd4953, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4939, 30;
	shr.b64 	%rhs, %rd4939, 34;
	add.u64 	%rd4954, %lhs, %rhs;
	}
	xor.b64  	%rd4955, %rd4953, %rd4954;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4939, 25;
	shr.b64 	%rhs, %rd4939, 39;
	add.u64 	%rd4956, %lhs, %rhs;
	}
	xor.b64  	%rd4957, %rd4955, %rd4956;
	and.b64  	%rd4958, %rd4939, %rd4915;
	xor.b64  	%rd4959, %rd4939, %rd4915;
	and.b64  	%rd4960, %rd4959, %rd4891;
	or.b64  	%rd4961, %rd4960, %rd4958;
	add.s64 	%rd4962, %rd4961, %rd4957;
	add.s64 	%rd4963, %rd4962, %rd4951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4952, 50;
	shr.b64 	%rhs, %rd4952, 14;
	add.u64 	%rd4964, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4952, 46;
	shr.b64 	%rhs, %rd4952, 18;
	add.u64 	%rd4965, %lhs, %rhs;
	}
	xor.b64  	%rd4966, %rd4964, %rd4965;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4952, 23;
	shr.b64 	%rhs, %rd4952, 41;
	add.u64 	%rd4967, %lhs, %rhs;
	}
	xor.b64  	%rd4968, %rd4966, %rd4967;
	xor.b64  	%rd4969, %rd4928, %rd4904;
	and.b64  	%rd4970, %rd4952, %rd4969;
	xor.b64  	%rd4971, %rd4970, %rd4904;
	add.s64 	%rd4972, %rd4603, %rd4880;
	add.s64 	%rd4973, %rd4972, %rd4971;
	add.s64 	%rd4974, %rd4973, %rd4968;
	add.s64 	%rd4975, %rd4974, -4147400797238176981;
	add.s64 	%rd4976, %rd4975, %rd4891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4963, 36;
	shr.b64 	%rhs, %rd4963, 28;
	add.u64 	%rd4977, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4963, 30;
	shr.b64 	%rhs, %rd4963, 34;
	add.u64 	%rd4978, %lhs, %rhs;
	}
	xor.b64  	%rd4979, %rd4977, %rd4978;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4963, 25;
	shr.b64 	%rhs, %rd4963, 39;
	add.u64 	%rd4980, %lhs, %rhs;
	}
	xor.b64  	%rd4981, %rd4979, %rd4980;
	and.b64  	%rd4982, %rd4963, %rd4939;
	xor.b64  	%rd4983, %rd4963, %rd4939;
	and.b64  	%rd4984, %rd4983, %rd4915;
	or.b64  	%rd4985, %rd4984, %rd4982;
	add.s64 	%rd4986, %rd4985, %rd4981;
	add.s64 	%rd4987, %rd4986, %rd4975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4590, 45;
	shr.b64 	%rhs, %rd4590, 19;
	add.u64 	%rd4988, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4590, 3;
	shr.b64 	%rhs, %rd4590, 61;
	add.u64 	%rd4989, %lhs, %rhs;
	}
	xor.b64  	%rd4990, %rd4988, %rd4989;
	shr.u64 	%rd4991, %rd4590, 6;
	xor.b64  	%rd4992, %rd4990, %rd4991;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 63;
	shr.b64 	%rhs, %rd4421, 1;
	add.u64 	%rd4993, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 56;
	shr.b64 	%rhs, %rd4421, 8;
	add.u64 	%rd4994, %lhs, %rhs;
	}
	xor.b64  	%rd4995, %rd4993, %rd4994;
	shr.u64 	%rd4996, %rd4421, 7;
	xor.b64  	%rd4997, %rd4995, %rd4996;
	add.s64 	%rd4998, %rd4997, %rd4408;
	add.s64 	%rd4999, %rd4998, %rd4525;
	add.s64 	%rd5000, %rd4999, %rd4992;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 45;
	shr.b64 	%rhs, %rd4603, 19;
	add.u64 	%rd5001, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 3;
	shr.b64 	%rhs, %rd4603, 61;
	add.u64 	%rd5002, %lhs, %rhs;
	}
	xor.b64  	%rd5003, %rd5001, %rd5002;
	shr.u64 	%rd5004, %rd4603, 6;
	xor.b64  	%rd5005, %rd5003, %rd5004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 63;
	shr.b64 	%rhs, %rd4434, 1;
	add.u64 	%rd5006, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 56;
	shr.b64 	%rhs, %rd4434, 8;
	add.u64 	%rd5007, %lhs, %rhs;
	}
	xor.b64  	%rd5008, %rd5006, %rd5007;
	shr.u64 	%rd5009, %rd4434, 7;
	xor.b64  	%rd5010, %rd5008, %rd5009;
	add.s64 	%rd5011, %rd5010, %rd4421;
	add.s64 	%rd5012, %rd5011, %rd4538;
	add.s64 	%rd5013, %rd5012, %rd5005;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5000, 45;
	shr.b64 	%rhs, %rd5000, 19;
	add.u64 	%rd5014, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5000, 3;
	shr.b64 	%rhs, %rd5000, 61;
	add.u64 	%rd5015, %lhs, %rhs;
	}
	xor.b64  	%rd5016, %rd5014, %rd5015;
	shr.u64 	%rd5017, %rd5000, 6;
	xor.b64  	%rd5018, %rd5016, %rd5017;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4447, 63;
	shr.b64 	%rhs, %rd4447, 1;
	add.u64 	%rd5019, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4447, 56;
	shr.b64 	%rhs, %rd4447, 8;
	add.u64 	%rd5020, %lhs, %rhs;
	}
	xor.b64  	%rd5021, %rd5019, %rd5020;
	shr.u64 	%rd5022, %rd4447, 7;
	xor.b64  	%rd5023, %rd5021, %rd5022;
	add.s64 	%rd5024, %rd5023, %rd4434;
	add.s64 	%rd5025, %rd5024, %rd4551;
	add.s64 	%rd5026, %rd5025, %rd5018;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5013, 45;
	shr.b64 	%rhs, %rd5013, 19;
	add.u64 	%rd5027, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5013, 3;
	shr.b64 	%rhs, %rd5013, 61;
	add.u64 	%rd5028, %lhs, %rhs;
	}
	xor.b64  	%rd5029, %rd5027, %rd5028;
	shr.u64 	%rd5030, %rd5013, 6;
	xor.b64  	%rd5031, %rd5029, %rd5030;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4460, 63;
	shr.b64 	%rhs, %rd4460, 1;
	add.u64 	%rd5032, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4460, 56;
	shr.b64 	%rhs, %rd4460, 8;
	add.u64 	%rd5033, %lhs, %rhs;
	}
	xor.b64  	%rd5034, %rd5032, %rd5033;
	shr.u64 	%rd5035, %rd4460, 7;
	xor.b64  	%rd5036, %rd5034, %rd5035;
	add.s64 	%rd5037, %rd5036, %rd4447;
	add.s64 	%rd5038, %rd5037, %rd4564;
	add.s64 	%rd5039, %rd5038, %rd5031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5026, 45;
	shr.b64 	%rhs, %rd5026, 19;
	add.u64 	%rd5040, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5026, 3;
	shr.b64 	%rhs, %rd5026, 61;
	add.u64 	%rd5041, %lhs, %rhs;
	}
	xor.b64  	%rd5042, %rd5040, %rd5041;
	shr.u64 	%rd5043, %rd5026, 6;
	xor.b64  	%rd5044, %rd5042, %rd5043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4473, 63;
	shr.b64 	%rhs, %rd4473, 1;
	add.u64 	%rd5045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4473, 56;
	shr.b64 	%rhs, %rd4473, 8;
	add.u64 	%rd5046, %lhs, %rhs;
	}
	xor.b64  	%rd5047, %rd5045, %rd5046;
	shr.u64 	%rd5048, %rd4473, 7;
	xor.b64  	%rd5049, %rd5047, %rd5048;
	add.s64 	%rd5050, %rd5049, %rd4460;
	add.s64 	%rd5051, %rd5050, %rd4577;
	add.s64 	%rd5052, %rd5051, %rd5044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5039, 45;
	shr.b64 	%rhs, %rd5039, 19;
	add.u64 	%rd5053, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5039, 3;
	shr.b64 	%rhs, %rd5039, 61;
	add.u64 	%rd5054, %lhs, %rhs;
	}
	xor.b64  	%rd5055, %rd5053, %rd5054;
	shr.u64 	%rd5056, %rd5039, 6;
	xor.b64  	%rd5057, %rd5055, %rd5056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4486, 63;
	shr.b64 	%rhs, %rd4486, 1;
	add.u64 	%rd5058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4486, 56;
	shr.b64 	%rhs, %rd4486, 8;
	add.u64 	%rd5059, %lhs, %rhs;
	}
	xor.b64  	%rd5060, %rd5058, %rd5059;
	shr.u64 	%rd5061, %rd4486, 7;
	xor.b64  	%rd5062, %rd5060, %rd5061;
	add.s64 	%rd5063, %rd5062, %rd4473;
	add.s64 	%rd5064, %rd5063, %rd4590;
	add.s64 	%rd5065, %rd5064, %rd5057;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5052, 45;
	shr.b64 	%rhs, %rd5052, 19;
	add.u64 	%rd5066, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5052, 3;
	shr.b64 	%rhs, %rd5052, 61;
	add.u64 	%rd5067, %lhs, %rhs;
	}
	xor.b64  	%rd5068, %rd5066, %rd5067;
	shr.u64 	%rd5069, %rd5052, 6;
	xor.b64  	%rd5070, %rd5068, %rd5069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4499, 63;
	shr.b64 	%rhs, %rd4499, 1;
	add.u64 	%rd5071, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4499, 56;
	shr.b64 	%rhs, %rd4499, 8;
	add.u64 	%rd5072, %lhs, %rhs;
	}
	xor.b64  	%rd5073, %rd5071, %rd5072;
	shr.u64 	%rd5074, %rd4499, 7;
	xor.b64  	%rd5075, %rd5073, %rd5074;
	add.s64 	%rd5076, %rd5075, %rd4486;
	add.s64 	%rd5077, %rd5076, %rd4603;
	add.s64 	%rd5078, %rd5077, %rd5070;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5065, 45;
	shr.b64 	%rhs, %rd5065, 19;
	add.u64 	%rd5079, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5065, 3;
	shr.b64 	%rhs, %rd5065, 61;
	add.u64 	%rd5080, %lhs, %rhs;
	}
	xor.b64  	%rd5081, %rd5079, %rd5080;
	shr.u64 	%rd5082, %rd5065, 6;
	xor.b64  	%rd5083, %rd5081, %rd5082;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4512, 63;
	shr.b64 	%rhs, %rd4512, 1;
	add.u64 	%rd5084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4512, 56;
	shr.b64 	%rhs, %rd4512, 8;
	add.u64 	%rd5085, %lhs, %rhs;
	}
	xor.b64  	%rd5086, %rd5084, %rd5085;
	shr.u64 	%rd5087, %rd4512, 7;
	xor.b64  	%rd5088, %rd5086, %rd5087;
	add.s64 	%rd5089, %rd5088, %rd4499;
	add.s64 	%rd5090, %rd5089, %rd5000;
	add.s64 	%rd5091, %rd5090, %rd5083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5078, 45;
	shr.b64 	%rhs, %rd5078, 19;
	add.u64 	%rd5092, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5078, 3;
	shr.b64 	%rhs, %rd5078, 61;
	add.u64 	%rd5093, %lhs, %rhs;
	}
	xor.b64  	%rd5094, %rd5092, %rd5093;
	shr.u64 	%rd5095, %rd5078, 6;
	xor.b64  	%rd5096, %rd5094, %rd5095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4525, 63;
	shr.b64 	%rhs, %rd4525, 1;
	add.u64 	%rd5097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4525, 56;
	shr.b64 	%rhs, %rd4525, 8;
	add.u64 	%rd5098, %lhs, %rhs;
	}
	xor.b64  	%rd5099, %rd5097, %rd5098;
	shr.u64 	%rd5100, %rd4525, 7;
	xor.b64  	%rd5101, %rd5099, %rd5100;
	add.s64 	%rd5102, %rd5101, %rd4512;
	add.s64 	%rd5103, %rd5102, %rd5013;
	add.s64 	%rd5104, %rd5103, %rd5096;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5091, 45;
	shr.b64 	%rhs, %rd5091, 19;
	add.u64 	%rd5105, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5091, 3;
	shr.b64 	%rhs, %rd5091, 61;
	add.u64 	%rd5106, %lhs, %rhs;
	}
	xor.b64  	%rd5107, %rd5105, %rd5106;
	shr.u64 	%rd5108, %rd5091, 6;
	xor.b64  	%rd5109, %rd5107, %rd5108;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4538, 63;
	shr.b64 	%rhs, %rd4538, 1;
	add.u64 	%rd5110, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4538, 56;
	shr.b64 	%rhs, %rd4538, 8;
	add.u64 	%rd5111, %lhs, %rhs;
	}
	xor.b64  	%rd5112, %rd5110, %rd5111;
	shr.u64 	%rd5113, %rd4538, 7;
	xor.b64  	%rd5114, %rd5112, %rd5113;
	add.s64 	%rd5115, %rd5114, %rd4525;
	add.s64 	%rd5116, %rd5115, %rd5026;
	add.s64 	%rd5117, %rd5116, %rd5109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5104, 45;
	shr.b64 	%rhs, %rd5104, 19;
	add.u64 	%rd5118, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5104, 3;
	shr.b64 	%rhs, %rd5104, 61;
	add.u64 	%rd5119, %lhs, %rhs;
	}
	xor.b64  	%rd5120, %rd5118, %rd5119;
	shr.u64 	%rd5121, %rd5104, 6;
	xor.b64  	%rd5122, %rd5120, %rd5121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4551, 63;
	shr.b64 	%rhs, %rd4551, 1;
	add.u64 	%rd5123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4551, 56;
	shr.b64 	%rhs, %rd4551, 8;
	add.u64 	%rd5124, %lhs, %rhs;
	}
	xor.b64  	%rd5125, %rd5123, %rd5124;
	shr.u64 	%rd5126, %rd4551, 7;
	xor.b64  	%rd5127, %rd5125, %rd5126;
	add.s64 	%rd5128, %rd5127, %rd4538;
	add.s64 	%rd5129, %rd5128, %rd5039;
	add.s64 	%rd5130, %rd5129, %rd5122;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5117, 45;
	shr.b64 	%rhs, %rd5117, 19;
	add.u64 	%rd5131, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5117, 3;
	shr.b64 	%rhs, %rd5117, 61;
	add.u64 	%rd5132, %lhs, %rhs;
	}
	xor.b64  	%rd5133, %rd5131, %rd5132;
	shr.u64 	%rd5134, %rd5117, 6;
	xor.b64  	%rd5135, %rd5133, %rd5134;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4564, 63;
	shr.b64 	%rhs, %rd4564, 1;
	add.u64 	%rd5136, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4564, 56;
	shr.b64 	%rhs, %rd4564, 8;
	add.u64 	%rd5137, %lhs, %rhs;
	}
	xor.b64  	%rd5138, %rd5136, %rd5137;
	shr.u64 	%rd5139, %rd4564, 7;
	xor.b64  	%rd5140, %rd5138, %rd5139;
	add.s64 	%rd5141, %rd5140, %rd4551;
	add.s64 	%rd5142, %rd5141, %rd5052;
	add.s64 	%rd5143, %rd5142, %rd5135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5130, 45;
	shr.b64 	%rhs, %rd5130, 19;
	add.u64 	%rd5144, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5130, 3;
	shr.b64 	%rhs, %rd5130, 61;
	add.u64 	%rd5145, %lhs, %rhs;
	}
	xor.b64  	%rd5146, %rd5144, %rd5145;
	shr.u64 	%rd5147, %rd5130, 6;
	xor.b64  	%rd5148, %rd5146, %rd5147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 63;
	shr.b64 	%rhs, %rd4577, 1;
	add.u64 	%rd5149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 56;
	shr.b64 	%rhs, %rd4577, 8;
	add.u64 	%rd5150, %lhs, %rhs;
	}
	xor.b64  	%rd5151, %rd5149, %rd5150;
	shr.u64 	%rd5152, %rd4577, 7;
	xor.b64  	%rd5153, %rd5151, %rd5152;
	add.s64 	%rd5154, %rd5153, %rd4564;
	add.s64 	%rd5155, %rd5154, %rd5065;
	add.s64 	%rd5156, %rd5155, %rd5148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5143, 45;
	shr.b64 	%rhs, %rd5143, 19;
	add.u64 	%rd5157, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5143, 3;
	shr.b64 	%rhs, %rd5143, 61;
	add.u64 	%rd5158, %lhs, %rhs;
	}
	xor.b64  	%rd5159, %rd5157, %rd5158;
	shr.u64 	%rd5160, %rd5143, 6;
	xor.b64  	%rd5161, %rd5159, %rd5160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4590, 63;
	shr.b64 	%rhs, %rd4590, 1;
	add.u64 	%rd5162, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4590, 56;
	shr.b64 	%rhs, %rd4590, 8;
	add.u64 	%rd5163, %lhs, %rhs;
	}
	xor.b64  	%rd5164, %rd5162, %rd5163;
	shr.u64 	%rd5165, %rd4590, 7;
	xor.b64  	%rd5166, %rd5164, %rd5165;
	add.s64 	%rd5167, %rd5166, %rd4577;
	add.s64 	%rd5168, %rd5167, %rd5078;
	add.s64 	%rd5169, %rd5168, %rd5161;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5156, 45;
	shr.b64 	%rhs, %rd5156, 19;
	add.u64 	%rd5170, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5156, 3;
	shr.b64 	%rhs, %rd5156, 61;
	add.u64 	%rd5171, %lhs, %rhs;
	}
	xor.b64  	%rd5172, %rd5170, %rd5171;
	shr.u64 	%rd5173, %rd5156, 6;
	xor.b64  	%rd5174, %rd5172, %rd5173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 63;
	shr.b64 	%rhs, %rd4603, 1;
	add.u64 	%rd5175, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 56;
	shr.b64 	%rhs, %rd4603, 8;
	add.u64 	%rd5176, %lhs, %rhs;
	}
	xor.b64  	%rd5177, %rd5175, %rd5176;
	shr.u64 	%rd5178, %rd4603, 7;
	xor.b64  	%rd5179, %rd5177, %rd5178;
	add.s64 	%rd5180, %rd5179, %rd4590;
	add.s64 	%rd5181, %rd5180, %rd5091;
	add.s64 	%rd5182, %rd5181, %rd5174;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5169, 45;
	shr.b64 	%rhs, %rd5169, 19;
	add.u64 	%rd5183, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5169, 3;
	shr.b64 	%rhs, %rd5169, 61;
	add.u64 	%rd5184, %lhs, %rhs;
	}
	xor.b64  	%rd5185, %rd5183, %rd5184;
	shr.u64 	%rd5186, %rd5169, 6;
	xor.b64  	%rd5187, %rd5185, %rd5186;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5000, 63;
	shr.b64 	%rhs, %rd5000, 1;
	add.u64 	%rd5188, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5000, 56;
	shr.b64 	%rhs, %rd5000, 8;
	add.u64 	%rd5189, %lhs, %rhs;
	}
	xor.b64  	%rd5190, %rd5188, %rd5189;
	shr.u64 	%rd5191, %rd5000, 7;
	xor.b64  	%rd5192, %rd5190, %rd5191;
	add.s64 	%rd5193, %rd5192, %rd4603;
	add.s64 	%rd5194, %rd5193, %rd5104;
	add.s64 	%rd5195, %rd5194, %rd5187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4976, 50;
	shr.b64 	%rhs, %rd4976, 14;
	add.u64 	%rd5196, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4976, 46;
	shr.b64 	%rhs, %rd4976, 18;
	add.u64 	%rd5197, %lhs, %rhs;
	}
	xor.b64  	%rd5198, %rd5196, %rd5197;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4976, 23;
	shr.b64 	%rhs, %rd4976, 41;
	add.u64 	%rd5199, %lhs, %rhs;
	}
	xor.b64  	%rd5200, %rd5198, %rd5199;
	xor.b64  	%rd5201, %rd4952, %rd4928;
	and.b64  	%rd5202, %rd4976, %rd5201;
	xor.b64  	%rd5203, %rd5202, %rd4928;
	add.s64 	%rd5204, %rd5203, %rd4904;
	add.s64 	%rd5205, %rd5204, %rd5200;
	add.s64 	%rd5206, %rd5205, %rd5000;
	add.s64 	%rd5207, %rd5206, -3880063495543823972;
	add.s64 	%rd5208, %rd5207, %rd4915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4987, 36;
	shr.b64 	%rhs, %rd4987, 28;
	add.u64 	%rd5209, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4987, 30;
	shr.b64 	%rhs, %rd4987, 34;
	add.u64 	%rd5210, %lhs, %rhs;
	}
	xor.b64  	%rd5211, %rd5209, %rd5210;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4987, 25;
	shr.b64 	%rhs, %rd4987, 39;
	add.u64 	%rd5212, %lhs, %rhs;
	}
	xor.b64  	%rd5213, %rd5211, %rd5212;
	and.b64  	%rd5214, %rd4987, %rd4963;
	xor.b64  	%rd5215, %rd4987, %rd4963;
	and.b64  	%rd5216, %rd5215, %rd4939;
	or.b64  	%rd5217, %rd5216, %rd5214;
	add.s64 	%rd5218, %rd5217, %rd5213;
	add.s64 	%rd5219, %rd5218, %rd5207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5208, 50;
	shr.b64 	%rhs, %rd5208, 14;
	add.u64 	%rd5220, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5208, 46;
	shr.b64 	%rhs, %rd5208, 18;
	add.u64 	%rd5221, %lhs, %rhs;
	}
	xor.b64  	%rd5222, %rd5220, %rd5221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5208, 23;
	shr.b64 	%rhs, %rd5208, 41;
	add.u64 	%rd5223, %lhs, %rhs;
	}
	xor.b64  	%rd5224, %rd5222, %rd5223;
	xor.b64  	%rd5225, %rd4976, %rd4952;
	and.b64  	%rd5226, %rd5208, %rd5225;
	xor.b64  	%rd5227, %rd5226, %rd4952;
	add.s64 	%rd5228, %rd5013, %rd4928;
	add.s64 	%rd5229, %rd5228, %rd5227;
	add.s64 	%rd5230, %rd5229, %rd5224;
	add.s64 	%rd5231, %rd5230, -3348786107499101689;
	add.s64 	%rd5232, %rd5231, %rd4939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5219, 36;
	shr.b64 	%rhs, %rd5219, 28;
	add.u64 	%rd5233, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5219, 30;
	shr.b64 	%rhs, %rd5219, 34;
	add.u64 	%rd5234, %lhs, %rhs;
	}
	xor.b64  	%rd5235, %rd5233, %rd5234;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5219, 25;
	shr.b64 	%rhs, %rd5219, 39;
	add.u64 	%rd5236, %lhs, %rhs;
	}
	xor.b64  	%rd5237, %rd5235, %rd5236;
	and.b64  	%rd5238, %rd5219, %rd4987;
	xor.b64  	%rd5239, %rd5219, %rd4987;
	and.b64  	%rd5240, %rd5239, %rd4963;
	or.b64  	%rd5241, %rd5240, %rd5238;
	add.s64 	%rd5242, %rd5241, %rd5237;
	add.s64 	%rd5243, %rd5242, %rd5231;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5232, 50;
	shr.b64 	%rhs, %rd5232, 14;
	add.u64 	%rd5244, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5232, 46;
	shr.b64 	%rhs, %rd5232, 18;
	add.u64 	%rd5245, %lhs, %rhs;
	}
	xor.b64  	%rd5246, %rd5244, %rd5245;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5232, 23;
	shr.b64 	%rhs, %rd5232, 41;
	add.u64 	%rd5247, %lhs, %rhs;
	}
	xor.b64  	%rd5248, %rd5246, %rd5247;
	xor.b64  	%rd5249, %rd5208, %rd4976;
	and.b64  	%rd5250, %rd5232, %rd5249;
	xor.b64  	%rd5251, %rd5250, %rd4976;
	add.s64 	%rd5252, %rd5026, %rd4952;
	add.s64 	%rd5253, %rd5252, %rd5251;
	add.s64 	%rd5254, %rd5253, %rd5248;
	add.s64 	%rd5255, %rd5254, -1523767162380948706;
	add.s64 	%rd5256, %rd5255, %rd4963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5243, 36;
	shr.b64 	%rhs, %rd5243, 28;
	add.u64 	%rd5257, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5243, 30;
	shr.b64 	%rhs, %rd5243, 34;
	add.u64 	%rd5258, %lhs, %rhs;
	}
	xor.b64  	%rd5259, %rd5257, %rd5258;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5243, 25;
	shr.b64 	%rhs, %rd5243, 39;
	add.u64 	%rd5260, %lhs, %rhs;
	}
	xor.b64  	%rd5261, %rd5259, %rd5260;
	and.b64  	%rd5262, %rd5243, %rd5219;
	xor.b64  	%rd5263, %rd5243, %rd5219;
	and.b64  	%rd5264, %rd5263, %rd4987;
	or.b64  	%rd5265, %rd5264, %rd5262;
	add.s64 	%rd5266, %rd5265, %rd5261;
	add.s64 	%rd5267, %rd5266, %rd5255;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5256, 50;
	shr.b64 	%rhs, %rd5256, 14;
	add.u64 	%rd5268, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5256, 46;
	shr.b64 	%rhs, %rd5256, 18;
	add.u64 	%rd5269, %lhs, %rhs;
	}
	xor.b64  	%rd5270, %rd5268, %rd5269;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5256, 23;
	shr.b64 	%rhs, %rd5256, 41;
	add.u64 	%rd5271, %lhs, %rhs;
	}
	xor.b64  	%rd5272, %rd5270, %rd5271;
	xor.b64  	%rd5273, %rd5232, %rd5208;
	and.b64  	%rd5274, %rd5256, %rd5273;
	xor.b64  	%rd5275, %rd5274, %rd5208;
	add.s64 	%rd5276, %rd5039, %rd4976;
	add.s64 	%rd5277, %rd5276, %rd5275;
	add.s64 	%rd5278, %rd5277, %rd5272;
	add.s64 	%rd5279, %rd5278, -757361751448694408;
	add.s64 	%rd5280, %rd5279, %rd4987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5267, 36;
	shr.b64 	%rhs, %rd5267, 28;
	add.u64 	%rd5281, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5267, 30;
	shr.b64 	%rhs, %rd5267, 34;
	add.u64 	%rd5282, %lhs, %rhs;
	}
	xor.b64  	%rd5283, %rd5281, %rd5282;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5267, 25;
	shr.b64 	%rhs, %rd5267, 39;
	add.u64 	%rd5284, %lhs, %rhs;
	}
	xor.b64  	%rd5285, %rd5283, %rd5284;
	and.b64  	%rd5286, %rd5267, %rd5243;
	xor.b64  	%rd5287, %rd5267, %rd5243;
	and.b64  	%rd5288, %rd5287, %rd5219;
	or.b64  	%rd5289, %rd5288, %rd5286;
	add.s64 	%rd5290, %rd5289, %rd5285;
	add.s64 	%rd5291, %rd5290, %rd5279;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5280, 50;
	shr.b64 	%rhs, %rd5280, 14;
	add.u64 	%rd5292, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5280, 46;
	shr.b64 	%rhs, %rd5280, 18;
	add.u64 	%rd5293, %lhs, %rhs;
	}
	xor.b64  	%rd5294, %rd5292, %rd5293;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5280, 23;
	shr.b64 	%rhs, %rd5280, 41;
	add.u64 	%rd5295, %lhs, %rhs;
	}
	xor.b64  	%rd5296, %rd5294, %rd5295;
	xor.b64  	%rd5297, %rd5256, %rd5232;
	and.b64  	%rd5298, %rd5280, %rd5297;
	xor.b64  	%rd5299, %rd5298, %rd5232;
	add.s64 	%rd5300, %rd5052, %rd5208;
	add.s64 	%rd5301, %rd5300, %rd5299;
	add.s64 	%rd5302, %rd5301, %rd5296;
	add.s64 	%rd5303, %rd5302, 500013540394364858;
	add.s64 	%rd5304, %rd5303, %rd5219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5291, 36;
	shr.b64 	%rhs, %rd5291, 28;
	add.u64 	%rd5305, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5291, 30;
	shr.b64 	%rhs, %rd5291, 34;
	add.u64 	%rd5306, %lhs, %rhs;
	}
	xor.b64  	%rd5307, %rd5305, %rd5306;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5291, 25;
	shr.b64 	%rhs, %rd5291, 39;
	add.u64 	%rd5308, %lhs, %rhs;
	}
	xor.b64  	%rd5309, %rd5307, %rd5308;
	and.b64  	%rd5310, %rd5291, %rd5267;
	xor.b64  	%rd5311, %rd5291, %rd5267;
	and.b64  	%rd5312, %rd5311, %rd5243;
	or.b64  	%rd5313, %rd5312, %rd5310;
	add.s64 	%rd5314, %rd5313, %rd5309;
	add.s64 	%rd5315, %rd5314, %rd5303;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5304, 50;
	shr.b64 	%rhs, %rd5304, 14;
	add.u64 	%rd5316, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5304, 46;
	shr.b64 	%rhs, %rd5304, 18;
	add.u64 	%rd5317, %lhs, %rhs;
	}
	xor.b64  	%rd5318, %rd5316, %rd5317;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5304, 23;
	shr.b64 	%rhs, %rd5304, 41;
	add.u64 	%rd5319, %lhs, %rhs;
	}
	xor.b64  	%rd5320, %rd5318, %rd5319;
	xor.b64  	%rd5321, %rd5280, %rd5256;
	and.b64  	%rd5322, %rd5304, %rd5321;
	xor.b64  	%rd5323, %rd5322, %rd5256;
	add.s64 	%rd5324, %rd5065, %rd5232;
	add.s64 	%rd5325, %rd5324, %rd5323;
	add.s64 	%rd5326, %rd5325, %rd5320;
	add.s64 	%rd5327, %rd5326, 748580250866718886;
	add.s64 	%rd5328, %rd5327, %rd5243;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5315, 36;
	shr.b64 	%rhs, %rd5315, 28;
	add.u64 	%rd5329, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5315, 30;
	shr.b64 	%rhs, %rd5315, 34;
	add.u64 	%rd5330, %lhs, %rhs;
	}
	xor.b64  	%rd5331, %rd5329, %rd5330;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5315, 25;
	shr.b64 	%rhs, %rd5315, 39;
	add.u64 	%rd5332, %lhs, %rhs;
	}
	xor.b64  	%rd5333, %rd5331, %rd5332;
	and.b64  	%rd5334, %rd5315, %rd5291;
	xor.b64  	%rd5335, %rd5315, %rd5291;
	and.b64  	%rd5336, %rd5335, %rd5267;
	or.b64  	%rd5337, %rd5336, %rd5334;
	add.s64 	%rd5338, %rd5337, %rd5333;
	add.s64 	%rd5339, %rd5338, %rd5327;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5328, 50;
	shr.b64 	%rhs, %rd5328, 14;
	add.u64 	%rd5340, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5328, 46;
	shr.b64 	%rhs, %rd5328, 18;
	add.u64 	%rd5341, %lhs, %rhs;
	}
	xor.b64  	%rd5342, %rd5340, %rd5341;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5328, 23;
	shr.b64 	%rhs, %rd5328, 41;
	add.u64 	%rd5343, %lhs, %rhs;
	}
	xor.b64  	%rd5344, %rd5342, %rd5343;
	xor.b64  	%rd5345, %rd5304, %rd5280;
	and.b64  	%rd5346, %rd5328, %rd5345;
	xor.b64  	%rd5347, %rd5346, %rd5280;
	add.s64 	%rd5348, %rd5078, %rd5256;
	add.s64 	%rd5349, %rd5348, %rd5347;
	add.s64 	%rd5350, %rd5349, %rd5344;
	add.s64 	%rd5351, %rd5350, 1242879168328830382;
	add.s64 	%rd5352, %rd5351, %rd5267;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5339, 36;
	shr.b64 	%rhs, %rd5339, 28;
	add.u64 	%rd5353, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5339, 30;
	shr.b64 	%rhs, %rd5339, 34;
	add.u64 	%rd5354, %lhs, %rhs;
	}
	xor.b64  	%rd5355, %rd5353, %rd5354;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5339, 25;
	shr.b64 	%rhs, %rd5339, 39;
	add.u64 	%rd5356, %lhs, %rhs;
	}
	xor.b64  	%rd5357, %rd5355, %rd5356;
	and.b64  	%rd5358, %rd5339, %rd5315;
	xor.b64  	%rd5359, %rd5339, %rd5315;
	and.b64  	%rd5360, %rd5359, %rd5291;
	or.b64  	%rd5361, %rd5360, %rd5358;
	add.s64 	%rd5362, %rd5361, %rd5357;
	add.s64 	%rd5363, %rd5362, %rd5351;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5352, 50;
	shr.b64 	%rhs, %rd5352, 14;
	add.u64 	%rd5364, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5352, 46;
	shr.b64 	%rhs, %rd5352, 18;
	add.u64 	%rd5365, %lhs, %rhs;
	}
	xor.b64  	%rd5366, %rd5364, %rd5365;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5352, 23;
	shr.b64 	%rhs, %rd5352, 41;
	add.u64 	%rd5367, %lhs, %rhs;
	}
	xor.b64  	%rd5368, %rd5366, %rd5367;
	xor.b64  	%rd5369, %rd5328, %rd5304;
	and.b64  	%rd5370, %rd5352, %rd5369;
	xor.b64  	%rd5371, %rd5370, %rd5304;
	add.s64 	%rd5372, %rd5091, %rd5280;
	add.s64 	%rd5373, %rd5372, %rd5371;
	add.s64 	%rd5374, %rd5373, %rd5368;
	add.s64 	%rd5375, %rd5374, 1977374033974150939;
	add.s64 	%rd5376, %rd5375, %rd5291;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5363, 36;
	shr.b64 	%rhs, %rd5363, 28;
	add.u64 	%rd5377, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5363, 30;
	shr.b64 	%rhs, %rd5363, 34;
	add.u64 	%rd5378, %lhs, %rhs;
	}
	xor.b64  	%rd5379, %rd5377, %rd5378;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5363, 25;
	shr.b64 	%rhs, %rd5363, 39;
	add.u64 	%rd5380, %lhs, %rhs;
	}
	xor.b64  	%rd5381, %rd5379, %rd5380;
	and.b64  	%rd5382, %rd5363, %rd5339;
	xor.b64  	%rd5383, %rd5363, %rd5339;
	and.b64  	%rd5384, %rd5383, %rd5315;
	or.b64  	%rd5385, %rd5384, %rd5382;
	add.s64 	%rd5386, %rd5385, %rd5381;
	add.s64 	%rd5387, %rd5386, %rd5375;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5376, 50;
	shr.b64 	%rhs, %rd5376, 14;
	add.u64 	%rd5388, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5376, 46;
	shr.b64 	%rhs, %rd5376, 18;
	add.u64 	%rd5389, %lhs, %rhs;
	}
	xor.b64  	%rd5390, %rd5388, %rd5389;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5376, 23;
	shr.b64 	%rhs, %rd5376, 41;
	add.u64 	%rd5391, %lhs, %rhs;
	}
	xor.b64  	%rd5392, %rd5390, %rd5391;
	xor.b64  	%rd5393, %rd5352, %rd5328;
	and.b64  	%rd5394, %rd5376, %rd5393;
	xor.b64  	%rd5395, %rd5394, %rd5328;
	add.s64 	%rd5396, %rd5104, %rd5304;
	add.s64 	%rd5397, %rd5396, %rd5395;
	add.s64 	%rd5398, %rd5397, %rd5392;
	add.s64 	%rd5399, %rd5398, 2944078676154940804;
	add.s64 	%rd5400, %rd5399, %rd5315;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5387, 36;
	shr.b64 	%rhs, %rd5387, 28;
	add.u64 	%rd5401, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5387, 30;
	shr.b64 	%rhs, %rd5387, 34;
	add.u64 	%rd5402, %lhs, %rhs;
	}
	xor.b64  	%rd5403, %rd5401, %rd5402;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5387, 25;
	shr.b64 	%rhs, %rd5387, 39;
	add.u64 	%rd5404, %lhs, %rhs;
	}
	xor.b64  	%rd5405, %rd5403, %rd5404;
	and.b64  	%rd5406, %rd5387, %rd5363;
	xor.b64  	%rd5407, %rd5387, %rd5363;
	and.b64  	%rd5408, %rd5407, %rd5339;
	or.b64  	%rd5409, %rd5408, %rd5406;
	add.s64 	%rd5410, %rd5409, %rd5405;
	add.s64 	%rd5411, %rd5410, %rd5399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5400, 50;
	shr.b64 	%rhs, %rd5400, 14;
	add.u64 	%rd5412, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5400, 46;
	shr.b64 	%rhs, %rd5400, 18;
	add.u64 	%rd5413, %lhs, %rhs;
	}
	xor.b64  	%rd5414, %rd5412, %rd5413;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5400, 23;
	shr.b64 	%rhs, %rd5400, 41;
	add.u64 	%rd5415, %lhs, %rhs;
	}
	xor.b64  	%rd5416, %rd5414, %rd5415;
	xor.b64  	%rd5417, %rd5376, %rd5352;
	and.b64  	%rd5418, %rd5400, %rd5417;
	xor.b64  	%rd5419, %rd5418, %rd5352;
	add.s64 	%rd5420, %rd5117, %rd5328;
	add.s64 	%rd5421, %rd5420, %rd5419;
	add.s64 	%rd5422, %rd5421, %rd5416;
	add.s64 	%rd5423, %rd5422, 3659926193048069267;
	add.s64 	%rd5424, %rd5423, %rd5339;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5411, 36;
	shr.b64 	%rhs, %rd5411, 28;
	add.u64 	%rd5425, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5411, 30;
	shr.b64 	%rhs, %rd5411, 34;
	add.u64 	%rd5426, %lhs, %rhs;
	}
	xor.b64  	%rd5427, %rd5425, %rd5426;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5411, 25;
	shr.b64 	%rhs, %rd5411, 39;
	add.u64 	%rd5428, %lhs, %rhs;
	}
	xor.b64  	%rd5429, %rd5427, %rd5428;
	and.b64  	%rd5430, %rd5411, %rd5387;
	xor.b64  	%rd5431, %rd5411, %rd5387;
	and.b64  	%rd5432, %rd5431, %rd5363;
	or.b64  	%rd5433, %rd5432, %rd5430;
	add.s64 	%rd5434, %rd5433, %rd5429;
	add.s64 	%rd5435, %rd5434, %rd5423;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5424, 50;
	shr.b64 	%rhs, %rd5424, 14;
	add.u64 	%rd5436, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5424, 46;
	shr.b64 	%rhs, %rd5424, 18;
	add.u64 	%rd5437, %lhs, %rhs;
	}
	xor.b64  	%rd5438, %rd5436, %rd5437;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5424, 23;
	shr.b64 	%rhs, %rd5424, 41;
	add.u64 	%rd5439, %lhs, %rhs;
	}
	xor.b64  	%rd5440, %rd5438, %rd5439;
	xor.b64  	%rd5441, %rd5400, %rd5376;
	and.b64  	%rd5442, %rd5424, %rd5441;
	xor.b64  	%rd5443, %rd5442, %rd5376;
	add.s64 	%rd5444, %rd5130, %rd5352;
	add.s64 	%rd5445, %rd5444, %rd5443;
	add.s64 	%rd5446, %rd5445, %rd5440;
	add.s64 	%rd5447, %rd5446, 4368137639120453308;
	add.s64 	%rd5448, %rd5447, %rd5363;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5435, 36;
	shr.b64 	%rhs, %rd5435, 28;
	add.u64 	%rd5449, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5435, 30;
	shr.b64 	%rhs, %rd5435, 34;
	add.u64 	%rd5450, %lhs, %rhs;
	}
	xor.b64  	%rd5451, %rd5449, %rd5450;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5435, 25;
	shr.b64 	%rhs, %rd5435, 39;
	add.u64 	%rd5452, %lhs, %rhs;
	}
	xor.b64  	%rd5453, %rd5451, %rd5452;
	and.b64  	%rd5454, %rd5435, %rd5411;
	xor.b64  	%rd5455, %rd5435, %rd5411;
	and.b64  	%rd5456, %rd5455, %rd5387;
	or.b64  	%rd5457, %rd5456, %rd5454;
	add.s64 	%rd5458, %rd5457, %rd5453;
	add.s64 	%rd5459, %rd5458, %rd5447;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5448, 50;
	shr.b64 	%rhs, %rd5448, 14;
	add.u64 	%rd5460, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5448, 46;
	shr.b64 	%rhs, %rd5448, 18;
	add.u64 	%rd5461, %lhs, %rhs;
	}
	xor.b64  	%rd5462, %rd5460, %rd5461;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5448, 23;
	shr.b64 	%rhs, %rd5448, 41;
	add.u64 	%rd5463, %lhs, %rhs;
	}
	xor.b64  	%rd5464, %rd5462, %rd5463;
	xor.b64  	%rd5465, %rd5424, %rd5400;
	and.b64  	%rd5466, %rd5448, %rd5465;
	xor.b64  	%rd5467, %rd5466, %rd5400;
	add.s64 	%rd5468, %rd5143, %rd5376;
	add.s64 	%rd5469, %rd5468, %rd5467;
	add.s64 	%rd5470, %rd5469, %rd5464;
	add.s64 	%rd5471, %rd5470, 4836135668995329356;
	add.s64 	%rd5472, %rd5471, %rd5387;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5459, 36;
	shr.b64 	%rhs, %rd5459, 28;
	add.u64 	%rd5473, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5459, 30;
	shr.b64 	%rhs, %rd5459, 34;
	add.u64 	%rd5474, %lhs, %rhs;
	}
	xor.b64  	%rd5475, %rd5473, %rd5474;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5459, 25;
	shr.b64 	%rhs, %rd5459, 39;
	add.u64 	%rd5476, %lhs, %rhs;
	}
	xor.b64  	%rd5477, %rd5475, %rd5476;
	and.b64  	%rd5478, %rd5459, %rd5435;
	xor.b64  	%rd5479, %rd5459, %rd5435;
	and.b64  	%rd5480, %rd5479, %rd5411;
	or.b64  	%rd5481, %rd5480, %rd5478;
	add.s64 	%rd5482, %rd5481, %rd5477;
	add.s64 	%rd5483, %rd5482, %rd5471;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5472, 50;
	shr.b64 	%rhs, %rd5472, 14;
	add.u64 	%rd5484, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5472, 46;
	shr.b64 	%rhs, %rd5472, 18;
	add.u64 	%rd5485, %lhs, %rhs;
	}
	xor.b64  	%rd5486, %rd5484, %rd5485;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5472, 23;
	shr.b64 	%rhs, %rd5472, 41;
	add.u64 	%rd5487, %lhs, %rhs;
	}
	xor.b64  	%rd5488, %rd5486, %rd5487;
	xor.b64  	%rd5489, %rd5448, %rd5424;
	and.b64  	%rd5490, %rd5472, %rd5489;
	xor.b64  	%rd5491, %rd5490, %rd5424;
	add.s64 	%rd5492, %rd5156, %rd5400;
	add.s64 	%rd5493, %rd5492, %rd5491;
	add.s64 	%rd5494, %rd5493, %rd5488;
	add.s64 	%rd5495, %rd5494, 5532061633213252278;
	add.s64 	%rd5496, %rd5495, %rd5411;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5483, 36;
	shr.b64 	%rhs, %rd5483, 28;
	add.u64 	%rd5497, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5483, 30;
	shr.b64 	%rhs, %rd5483, 34;
	add.u64 	%rd5498, %lhs, %rhs;
	}
	xor.b64  	%rd5499, %rd5497, %rd5498;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5483, 25;
	shr.b64 	%rhs, %rd5483, 39;
	add.u64 	%rd5500, %lhs, %rhs;
	}
	xor.b64  	%rd5501, %rd5499, %rd5500;
	and.b64  	%rd5502, %rd5483, %rd5459;
	xor.b64  	%rd5503, %rd5483, %rd5459;
	and.b64  	%rd5504, %rd5503, %rd5435;
	or.b64  	%rd5505, %rd5504, %rd5502;
	add.s64 	%rd5506, %rd5505, %rd5501;
	add.s64 	%rd5507, %rd5506, %rd5495;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5496, 50;
	shr.b64 	%rhs, %rd5496, 14;
	add.u64 	%rd5508, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5496, 46;
	shr.b64 	%rhs, %rd5496, 18;
	add.u64 	%rd5509, %lhs, %rhs;
	}
	xor.b64  	%rd5510, %rd5508, %rd5509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5496, 23;
	shr.b64 	%rhs, %rd5496, 41;
	add.u64 	%rd5511, %lhs, %rhs;
	}
	xor.b64  	%rd5512, %rd5510, %rd5511;
	xor.b64  	%rd5513, %rd5472, %rd5448;
	and.b64  	%rd5514, %rd5496, %rd5513;
	xor.b64  	%rd5515, %rd5514, %rd5448;
	add.s64 	%rd5516, %rd5169, %rd5424;
	add.s64 	%rd5517, %rd5516, %rd5515;
	add.s64 	%rd5518, %rd5517, %rd5512;
	add.s64 	%rd5519, %rd5518, 6448918945643986474;
	add.s64 	%rd5520, %rd5519, %rd5435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5507, 36;
	shr.b64 	%rhs, %rd5507, 28;
	add.u64 	%rd5521, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5507, 30;
	shr.b64 	%rhs, %rd5507, 34;
	add.u64 	%rd5522, %lhs, %rhs;
	}
	xor.b64  	%rd5523, %rd5521, %rd5522;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5507, 25;
	shr.b64 	%rhs, %rd5507, 39;
	add.u64 	%rd5524, %lhs, %rhs;
	}
	xor.b64  	%rd5525, %rd5523, %rd5524;
	and.b64  	%rd5526, %rd5507, %rd5483;
	xor.b64  	%rd5527, %rd5507, %rd5483;
	and.b64  	%rd5528, %rd5527, %rd5459;
	or.b64  	%rd5529, %rd5528, %rd5526;
	add.s64 	%rd5530, %rd5529, %rd5525;
	add.s64 	%rd5531, %rd5530, %rd5519;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5520, 50;
	shr.b64 	%rhs, %rd5520, 14;
	add.u64 	%rd5532, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5520, 46;
	shr.b64 	%rhs, %rd5520, 18;
	add.u64 	%rd5533, %lhs, %rhs;
	}
	xor.b64  	%rd5534, %rd5532, %rd5533;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5520, 23;
	shr.b64 	%rhs, %rd5520, 41;
	add.u64 	%rd5535, %lhs, %rhs;
	}
	xor.b64  	%rd5536, %rd5534, %rd5535;
	xor.b64  	%rd5537, %rd5496, %rd5472;
	and.b64  	%rd5538, %rd5520, %rd5537;
	xor.b64  	%rd5539, %rd5538, %rd5472;
	add.s64 	%rd5540, %rd5182, %rd5448;
	add.s64 	%rd5541, %rd5540, %rd5539;
	add.s64 	%rd5542, %rd5541, %rd5536;
	add.s64 	%rd5543, %rd5542, 6902733635092675308;
	add.s64 	%rd5544, %rd5543, %rd5459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5531, 36;
	shr.b64 	%rhs, %rd5531, 28;
	add.u64 	%rd5545, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5531, 30;
	shr.b64 	%rhs, %rd5531, 34;
	add.u64 	%rd5546, %lhs, %rhs;
	}
	xor.b64  	%rd5547, %rd5545, %rd5546;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5531, 25;
	shr.b64 	%rhs, %rd5531, 39;
	add.u64 	%rd5548, %lhs, %rhs;
	}
	xor.b64  	%rd5549, %rd5547, %rd5548;
	and.b64  	%rd5550, %rd5531, %rd5507;
	xor.b64  	%rd5551, %rd5531, %rd5507;
	and.b64  	%rd5552, %rd5551, %rd5483;
	or.b64  	%rd5553, %rd5552, %rd5550;
	add.s64 	%rd5554, %rd5553, %rd5549;
	add.s64 	%rd5555, %rd5554, %rd5543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5544, 50;
	shr.b64 	%rhs, %rd5544, 14;
	add.u64 	%rd5556, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5544, 46;
	shr.b64 	%rhs, %rd5544, 18;
	add.u64 	%rd5557, %lhs, %rhs;
	}
	xor.b64  	%rd5558, %rd5556, %rd5557;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5544, 23;
	shr.b64 	%rhs, %rd5544, 41;
	add.u64 	%rd5559, %lhs, %rhs;
	}
	xor.b64  	%rd5560, %rd5558, %rd5559;
	xor.b64  	%rd5561, %rd5520, %rd5496;
	and.b64  	%rd5562, %rd5544, %rd5561;
	xor.b64  	%rd5563, %rd5562, %rd5496;
	add.s64 	%rd5564, %rd5195, %rd5472;
	add.s64 	%rd5565, %rd5564, %rd5563;
	add.s64 	%rd5566, %rd5565, %rd5560;
	add.s64 	%rd5567, %rd5566, 7801388544844847127;
	add.s64 	%rd5568, %rd5567, %rd5483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5555, 36;
	shr.b64 	%rhs, %rd5555, 28;
	add.u64 	%rd5569, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5555, 30;
	shr.b64 	%rhs, %rd5555, 34;
	add.u64 	%rd5570, %lhs, %rhs;
	}
	xor.b64  	%rd5571, %rd5569, %rd5570;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5555, 25;
	shr.b64 	%rhs, %rd5555, 39;
	add.u64 	%rd5572, %lhs, %rhs;
	}
	xor.b64  	%rd5573, %rd5571, %rd5572;
	and.b64  	%rd5574, %rd5555, %rd5531;
	xor.b64  	%rd5575, %rd5555, %rd5531;
	and.b64  	%rd5576, %rd5575, %rd5507;
	or.b64  	%rd5577, %rd5576, %rd5574;
	add.s64 	%rd5578, %rd5577, %rd5573;
	add.s64 	%rd5579, %rd5578, %rd5567;
	add.s64 	%rd5580, %rd2838, %rd5579;
	st.local.u64 	[%rd10+-192], %rd5580;
	add.s64 	%rd5581, %rd2844, %rd5555;
	st.local.u64 	[%rd10+-184], %rd5581;
	add.s64 	%rd5582, %rd2847, %rd5531;
	st.local.u64 	[%rd10+-176], %rd5582;
	add.s64 	%rd5583, %rd2836, %rd5507;
	st.local.u64 	[%rd10+-168], %rd5583;
	add.s64 	%rd5584, %rd2821, %rd5568;
	st.local.u64 	[%rd10+-160], %rd5584;
	add.s64 	%rd5585, %rd2829, %rd5544;
	st.local.u64 	[%rd10+-152], %rd5585;
	add.s64 	%rd5586, %rd2828, %rd5520;
	st.local.u64 	[%rd10+-144], %rd5586;
	add.s64 	%rd5587, %rd2820, %rd5496;
	st.local.u64 	[%rd10+-136], %rd5587;
	mov.u32 	%r7756, 0;
	st.local.v2.u32 	[%rd9+64], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+72], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+80], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+88], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+96], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+104], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+112], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+120], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+128], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+136], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+144], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+152], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+160], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+168], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+176], {%r7756, %r7756};
	st.local.v2.u32 	[%rd9+184], {%r7756, %r7756};
	bra.uni 	$L__BB0_161;

$L__BB0_3:
	setp.gt.s16 	%p4, %rs1, 15;
	@%p4 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_4;

$L__BB0_32:
	setp.gt.s16 	%p5, %rs1, 23;
	@%p5 bra 	$L__BB0_48;

	setp.gt.s16 	%p17, %rs1, 19;
	@%p17 bra 	$L__BB0_41;

	setp.gt.s16 	%p23, %rs1, 17;
	@%p23 bra 	$L__BB0_38;

	setp.eq.s16 	%p26, %rs1, 16;
	@%p26 bra 	$L__BB0_70;

	setp.eq.s16 	%p27, %rs1, 17;
	@%p27 bra 	$L__BB0_37;
	bra.uni 	$L__BB0_79;

$L__BB0_37:
	ld.local.u32 	%r2563, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7776, %r7757, %r2563, %r3;
	// end inline asm
	ld.local.u32 	%r2566, [%rd8+12];
	ld.local.u32 	%r2567, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7777, %r2566, %r2567, %r3;
	// end inline asm
	ld.local.u32 	%r2570, [%rd8+8];
	ld.local.u32 	%r2571, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7770, %r2570, %r2571, %r3;
	// end inline asm
	ld.local.u32 	%r2574, [%rd8+4];
	ld.local.u32 	%r2575, [%rd8];
	// begin inline asm
	prmt.b32 %r7771, %r2574, %r2575, %r3;
	// end inline asm
	ld.local.u32 	%r2578, [%rd8];
	ld.local.u32 	%r2579, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7772, %r2578, %r2579, %r3;
	// end inline asm
	ld.local.u32 	%r2582, [%rd7+12];
	ld.local.u32 	%r2583, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7773, %r2582, %r2583, %r3;
	// end inline asm
	ld.local.u32 	%r2586, [%rd7+8];
	ld.local.u32 	%r2587, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7766, %r2586, %r2587, %r3;
	// end inline asm
	ld.local.u32 	%r2590, [%rd7+4];
	ld.local.u32 	%r2591, [%rd7];
	// begin inline asm
	prmt.b32 %r7767, %r2590, %r2591, %r3;
	// end inline asm
	ld.local.u32 	%r2594, [%rd7];
	ld.local.u32 	%r2595, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7768, %r2594, %r2595, %r3;
	// end inline asm
	ld.local.u32 	%r2598, [%rd6+12];
	ld.local.u32 	%r2599, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7769, %r2598, %r2599, %r3;
	// end inline asm
	ld.local.u32 	%r2602, [%rd6+8];
	ld.local.u32 	%r2603, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7762, %r2602, %r2603, %r3;
	// end inline asm
	ld.local.u32 	%r2606, [%rd6+4];
	ld.local.u32 	%r2607, [%rd6];
	// begin inline asm
	prmt.b32 %r7763, %r2606, %r2607, %r3;
	// end inline asm
	ld.local.u32 	%r2610, [%rd6];
	ld.local.u32 	%r2611, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7764, %r2610, %r2611, %r3;
	// end inline asm
	ld.local.u32 	%r2614, [%rd5+12];
	ld.local.u32 	%r2615, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7765, %r2614, %r2615, %r3;
	// end inline asm
	ld.local.u32 	%r2618, [%rd5+8];
	ld.local.u32 	%r2619, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7758, %r2618, %r2619, %r3;
	// end inline asm
	ld.local.u32 	%r2622, [%rd5+4];
	ld.local.u32 	%r2623, [%rd5];
	// begin inline asm
	prmt.b32 %r7759, %r2622, %r2623, %r3;
	// end inline asm
	ld.local.u32 	%r2626, [%rd5];
	ld.local.u32 	%r2627, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7760, %r2626, %r2627, %r3;
	// end inline asm
	ld.local.u32 	%r2630, [%rd4+12];
	ld.local.u32 	%r2631, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7761, %r2630, %r2631, %r3;
	// end inline asm
	ld.local.u32 	%r2634, [%rd4+8];
	ld.local.u32 	%r2635, [%rd4+4];
	// begin inline asm
	prmt.b32 %r2633, %r2634, %r2635, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r2633;
	ld.local.u32 	%r2638, [%rd4+4];
	ld.local.u32 	%r2639, [%rd4];
	// begin inline asm
	prmt.b32 %r2637, %r2638, %r2639, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r2637;
	ld.local.u32 	%r2642, [%rd4];
	ld.local.u32 	%r2643, [%rd3+12];
	// begin inline asm
	prmt.b32 %r2641, %r2642, %r2643, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r2641;
	ld.local.u32 	%r2646, [%rd3+12];
	ld.local.u32 	%r2647, [%rd3+8];
	// begin inline asm
	prmt.b32 %r2645, %r2646, %r2647, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r2645;
	ld.local.u32 	%r2650, [%rd3+8];
	ld.local.u32 	%r2651, [%rd3+4];
	// begin inline asm
	prmt.b32 %r2649, %r2650, %r2651, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r2649;
	ld.local.u32 	%r2654, [%rd3+4];
	ld.local.u32 	%r2655, [%rd3];
	// begin inline asm
	prmt.b32 %r2653, %r2654, %r2655, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r2653;
	ld.local.u32 	%r2658, [%rd3];
	ld.local.u32 	%r2659, [%rd2+12];
	// begin inline asm
	prmt.b32 %r2657, %r2658, %r2659, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r2657;
	ld.local.u32 	%r2662, [%rd2+12];
	ld.local.u32 	%r2663, [%rd2+8];
	// begin inline asm
	prmt.b32 %r2661, %r2662, %r2663, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r2661;
	ld.local.u32 	%r2666, [%rd2+8];
	ld.local.u32 	%r2667, [%rd2+4];
	// begin inline asm
	prmt.b32 %r2665, %r2666, %r2667, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r2665;
	ld.local.u32 	%r2670, [%rd2+4];
	ld.local.u32 	%r2671, [%rd2];
	// begin inline asm
	prmt.b32 %r2669, %r2670, %r2671, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r2669;
	ld.local.u32 	%r2674, [%rd2];
	ld.local.u32 	%r2675, [%rd1+12];
	// begin inline asm
	prmt.b32 %r2673, %r2674, %r2675, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r2673;
	ld.local.u32 	%r2678, [%rd1+12];
	ld.local.u32 	%r2679, [%rd1+8];
	// begin inline asm
	prmt.b32 %r2677, %r2678, %r2679, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r2677;
	ld.local.u32 	%r2682, [%rd1+8];
	ld.local.u32 	%r2683, [%rd1+4];
	// begin inline asm
	prmt.b32 %r2681, %r2682, %r2683, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r2681;
	ld.local.u32 	%r2686, [%rd1+4];
	ld.local.u32 	%r2687, [%rd1];
	// begin inline asm
	prmt.b32 %r2685, %r2686, %r2687, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r2685;
	ld.local.u32 	%r2690, [%rd1];
	// begin inline asm
	prmt.b32 %r2689, %r2690, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r2689;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_82:
	setp.gt.s16 	%p73, %rs1, 7;
	@%p73 bra 	$L__BB0_95;
	bra.uni 	$L__BB0_83;

$L__BB0_95:
	setp.gt.s16 	%p74, %rs1, 11;
	@%p74 bra 	$L__BB0_103;

	setp.gt.s16 	%p80, %rs1, 9;
	@%p80 bra 	$L__BB0_100;

	setp.eq.s16 	%p83, %rs1, 8;
	@%p83 bra 	$L__BB0_152;

	setp.eq.s16 	%p84, %rs1, 9;
	@%p84 bra 	$L__BB0_99;
	bra.uni 	$L__BB0_157;

$L__BB0_99:
	ld.local.u32 	%r6521, [%rd6+8];
	ld.local.u32 	%r6522, [%rd6+4];
	// begin inline asm
	prmt.b32 %r6520, %r6521, %r6522, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6520;
	ld.local.u32 	%r6525, [%rd6+4];
	ld.local.u32 	%r6526, [%rd6];
	// begin inline asm
	prmt.b32 %r6524, %r6525, %r6526, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6524;
	ld.local.u32 	%r6529, [%rd6];
	ld.local.u32 	%r6530, [%rd5+12];
	// begin inline asm
	prmt.b32 %r6528, %r6529, %r6530, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6528;
	ld.local.u32 	%r6533, [%rd5+12];
	ld.local.u32 	%r6534, [%rd5+8];
	// begin inline asm
	prmt.b32 %r6532, %r6533, %r6534, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6532;
	ld.local.u32 	%r6537, [%rd5+8];
	ld.local.u32 	%r6538, [%rd5+4];
	// begin inline asm
	prmt.b32 %r6536, %r6537, %r6538, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6536;
	ld.local.u32 	%r6541, [%rd5+4];
	ld.local.u32 	%r6542, [%rd5];
	// begin inline asm
	prmt.b32 %r6540, %r6541, %r6542, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6540;
	ld.local.u32 	%r6545, [%rd5];
	ld.local.u32 	%r6546, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6544, %r6545, %r6546, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6544;
	ld.local.u32 	%r6549, [%rd4+12];
	ld.local.u32 	%r6550, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6548, %r6549, %r6550, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6548;
	ld.local.u32 	%r6553, [%rd4+8];
	ld.local.u32 	%r6554, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6552, %r6553, %r6554, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6552;
	ld.local.u32 	%r6557, [%rd4+4];
	ld.local.u32 	%r6558, [%rd4];
	// begin inline asm
	prmt.b32 %r6556, %r6557, %r6558, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6556;
	ld.local.u32 	%r6561, [%rd4];
	ld.local.u32 	%r6562, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6560, %r6561, %r6562, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6560;
	ld.local.u32 	%r6565, [%rd3+12];
	ld.local.u32 	%r6566, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6564, %r6565, %r6566, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6564;
	ld.local.u32 	%r6569, [%rd3+8];
	ld.local.u32 	%r6570, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6568, %r6569, %r6570, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6568;
	ld.local.u32 	%r6573, [%rd3+4];
	ld.local.u32 	%r6574, [%rd3];
	// begin inline asm
	prmt.b32 %r6572, %r6573, %r6574, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6572;
	ld.local.u32 	%r6577, [%rd3];
	ld.local.u32 	%r6578, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6576, %r6577, %r6578, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6576;
	ld.local.u32 	%r6581, [%rd2+12];
	ld.local.u32 	%r6582, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6580, %r6581, %r6582, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6580;
	ld.local.u32 	%r6585, [%rd2+8];
	ld.local.u32 	%r6586, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6584, %r6585, %r6586, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6584;
	ld.local.u32 	%r6589, [%rd2+4];
	ld.local.u32 	%r6590, [%rd2];
	// begin inline asm
	prmt.b32 %r6588, %r6589, %r6590, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r6588;
	ld.local.u32 	%r6593, [%rd2];
	ld.local.u32 	%r6594, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6592, %r6593, %r6594, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r6592;
	ld.local.u32 	%r6597, [%rd1+12];
	ld.local.u32 	%r6598, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6596, %r6597, %r6598, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r6596;
	ld.local.u32 	%r6601, [%rd1+8];
	ld.local.u32 	%r6602, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6600, %r6601, %r6602, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r6600;
	ld.local.u32 	%r6605, [%rd1+4];
	ld.local.u32 	%r6606, [%rd1];
	// begin inline asm
	prmt.b32 %r6604, %r6605, %r6606, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r6604;
	ld.local.u32 	%r6609, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6608, %r6609, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r6608;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_4:
	setp.gt.s16 	%p28, %rs1, 7;
	@%p28 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_5;

$L__BB0_17:
	setp.gt.s16 	%p29, %rs1, 11;
	@%p29 bra 	$L__BB0_25;

	setp.gt.s16 	%p35, %rs1, 9;
	@%p35 bra 	$L__BB0_22;

	setp.eq.s16 	%p38, %rs1, 8;
	@%p38 bra 	$L__BB0_74;

	setp.eq.s16 	%p39, %rs1, 9;
	@%p39 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_79;

$L__BB0_21:
	ld.local.u32 	%r3767, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7768, %r7757, %r3767, %r3;
	// end inline asm
	ld.local.u32 	%r3770, [%rd8+12];
	ld.local.u32 	%r3771, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7769, %r3770, %r3771, %r3;
	// end inline asm
	ld.local.u32 	%r3774, [%rd8+8];
	ld.local.u32 	%r3775, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7762, %r3774, %r3775, %r3;
	// end inline asm
	ld.local.u32 	%r3778, [%rd8+4];
	ld.local.u32 	%r3779, [%rd8];
	// begin inline asm
	prmt.b32 %r7763, %r3778, %r3779, %r3;
	// end inline asm
	ld.local.u32 	%r3782, [%rd8];
	ld.local.u32 	%r3783, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7764, %r3782, %r3783, %r3;
	// end inline asm
	ld.local.u32 	%r3786, [%rd7+12];
	ld.local.u32 	%r3787, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7765, %r3786, %r3787, %r3;
	// end inline asm
	ld.local.u32 	%r3790, [%rd7+8];
	ld.local.u32 	%r3791, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7758, %r3790, %r3791, %r3;
	// end inline asm
	ld.local.u32 	%r3794, [%rd7+4];
	ld.local.u32 	%r3795, [%rd7];
	// begin inline asm
	prmt.b32 %r7759, %r3794, %r3795, %r3;
	// end inline asm
	ld.local.u32 	%r3798, [%rd7];
	ld.local.u32 	%r3799, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7760, %r3798, %r3799, %r3;
	// end inline asm
	ld.local.u32 	%r3802, [%rd6+12];
	ld.local.u32 	%r3803, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7761, %r3802, %r3803, %r3;
	// end inline asm
	ld.local.u32 	%r3806, [%rd6+8];
	ld.local.u32 	%r3807, [%rd6+4];
	// begin inline asm
	prmt.b32 %r3805, %r3806, %r3807, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r3805;
	ld.local.u32 	%r3810, [%rd6+4];
	ld.local.u32 	%r3811, [%rd6];
	// begin inline asm
	prmt.b32 %r3809, %r3810, %r3811, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r3809;
	ld.local.u32 	%r3814, [%rd6];
	ld.local.u32 	%r3815, [%rd5+12];
	// begin inline asm
	prmt.b32 %r3813, %r3814, %r3815, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r3813;
	ld.local.u32 	%r3818, [%rd5+12];
	ld.local.u32 	%r3819, [%rd5+8];
	// begin inline asm
	prmt.b32 %r3817, %r3818, %r3819, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r3817;
	ld.local.u32 	%r3822, [%rd5+8];
	ld.local.u32 	%r3823, [%rd5+4];
	// begin inline asm
	prmt.b32 %r3821, %r3822, %r3823, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r3821;
	ld.local.u32 	%r3826, [%rd5+4];
	ld.local.u32 	%r3827, [%rd5];
	// begin inline asm
	prmt.b32 %r3825, %r3826, %r3827, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r3825;
	ld.local.u32 	%r3830, [%rd5];
	ld.local.u32 	%r3831, [%rd4+12];
	// begin inline asm
	prmt.b32 %r3829, %r3830, %r3831, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r3829;
	ld.local.u32 	%r3834, [%rd4+12];
	ld.local.u32 	%r3835, [%rd4+8];
	// begin inline asm
	prmt.b32 %r3833, %r3834, %r3835, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r3833;
	ld.local.u32 	%r3838, [%rd4+8];
	ld.local.u32 	%r3839, [%rd4+4];
	// begin inline asm
	prmt.b32 %r3837, %r3838, %r3839, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r3837;
	ld.local.u32 	%r3842, [%rd4+4];
	ld.local.u32 	%r3843, [%rd4];
	// begin inline asm
	prmt.b32 %r3841, %r3842, %r3843, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r3841;
	ld.local.u32 	%r3846, [%rd4];
	ld.local.u32 	%r3847, [%rd3+12];
	// begin inline asm
	prmt.b32 %r3845, %r3846, %r3847, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r3845;
	ld.local.u32 	%r3850, [%rd3+12];
	ld.local.u32 	%r3851, [%rd3+8];
	// begin inline asm
	prmt.b32 %r3849, %r3850, %r3851, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r3849;
	ld.local.u32 	%r3854, [%rd3+8];
	ld.local.u32 	%r3855, [%rd3+4];
	// begin inline asm
	prmt.b32 %r3853, %r3854, %r3855, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r3853;
	ld.local.u32 	%r3858, [%rd3+4];
	ld.local.u32 	%r3859, [%rd3];
	// begin inline asm
	prmt.b32 %r3857, %r3858, %r3859, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r3857;
	ld.local.u32 	%r3862, [%rd3];
	ld.local.u32 	%r3863, [%rd2+12];
	// begin inline asm
	prmt.b32 %r3861, %r3862, %r3863, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r3861;
	ld.local.u32 	%r3866, [%rd2+12];
	ld.local.u32 	%r3867, [%rd2+8];
	// begin inline asm
	prmt.b32 %r3865, %r3866, %r3867, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r3865;
	ld.local.u32 	%r3870, [%rd2+8];
	ld.local.u32 	%r3871, [%rd2+4];
	// begin inline asm
	prmt.b32 %r3869, %r3870, %r3871, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r3869;
	ld.local.u32 	%r3874, [%rd2+4];
	ld.local.u32 	%r3875, [%rd2];
	// begin inline asm
	prmt.b32 %r3873, %r3874, %r3875, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r3873;
	ld.local.u32 	%r3878, [%rd2];
	ld.local.u32 	%r3879, [%rd1+12];
	// begin inline asm
	prmt.b32 %r3877, %r3878, %r3879, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r3877;
	ld.local.u32 	%r3882, [%rd1+12];
	ld.local.u32 	%r3883, [%rd1+8];
	// begin inline asm
	prmt.b32 %r3881, %r3882, %r3883, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r3881;
	ld.local.u32 	%r3886, [%rd1+8];
	ld.local.u32 	%r3887, [%rd1+4];
	// begin inline asm
	prmt.b32 %r3885, %r3886, %r3887, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r3885;
	ld.local.u32 	%r3890, [%rd1+4];
	ld.local.u32 	%r3891, [%rd1];
	// begin inline asm
	prmt.b32 %r3889, %r3890, %r3891, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r3889;
	ld.local.u32 	%r3894, [%rd1];
	// begin inline asm
	prmt.b32 %r3893, %r3894, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r3893;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7766, %r7757;
	mov.u32 	%r7767, %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_126:
	setp.gt.s16 	%p51, %rs1, 27;
	@%p51 bra 	$L__BB0_134;

	setp.gt.s16 	%p57, %rs1, 25;
	@%p57 bra 	$L__BB0_131;

	setp.eq.s16 	%p60, %rs1, 24;
	@%p60 bra 	$L__BB0_144;

	setp.eq.s16 	%p61, %rs1, 25;
	@%p61 bra 	$L__BB0_130;
	bra.uni 	$L__BB0_157;

$L__BB0_130:
	ld.local.u32 	%r5577, [%rd2+8];
	ld.local.u32 	%r5578, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5576, %r5577, %r5578, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5576;
	ld.local.u32 	%r5581, [%rd2+4];
	ld.local.u32 	%r5582, [%rd2];
	// begin inline asm
	prmt.b32 %r5580, %r5581, %r5582, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5580;
	ld.local.u32 	%r5585, [%rd2];
	ld.local.u32 	%r5586, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5584, %r5585, %r5586, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5584;
	ld.local.u32 	%r5589, [%rd1+12];
	ld.local.u32 	%r5590, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5588, %r5589, %r5590, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5588;
	ld.local.u32 	%r5593, [%rd1+8];
	ld.local.u32 	%r5594, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5592, %r5593, %r5594, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5592;
	ld.local.u32 	%r5597, [%rd1+4];
	ld.local.u32 	%r5598, [%rd1];
	// begin inline asm
	prmt.b32 %r5596, %r5597, %r5598, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5596;
	ld.local.u32 	%r5601, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5600, %r5601, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r5600;
	st.local.u32 	[%rd7], %r7790;
	st.local.u32 	[%rd6+12], %r7790;
	st.local.u32 	[%rd6+8], %r7790;
	st.local.u32 	[%rd6+4], %r7790;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_48:
	setp.gt.s16 	%p6, %rs1, 27;
	@%p6 bra 	$L__BB0_56;

	setp.gt.s16 	%p12, %rs1, 25;
	@%p12 bra 	$L__BB0_53;

	setp.eq.s16 	%p15, %rs1, 24;
	@%p15 bra 	$L__BB0_66;

	setp.eq.s16 	%p16, %rs1, 25;
	@%p16 bra 	$L__BB0_52;
	bra.uni 	$L__BB0_79;

$L__BB0_52:
	ld.local.u32 	%r1423, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7784, %r7757, %r1423, %r3;
	// end inline asm
	ld.local.u32 	%r1426, [%rd8+12];
	ld.local.u32 	%r1427, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7785, %r1426, %r1427, %r3;
	// end inline asm
	ld.local.u32 	%r1430, [%rd8+8];
	ld.local.u32 	%r1431, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7778, %r1430, %r1431, %r3;
	// end inline asm
	ld.local.u32 	%r1434, [%rd8+4];
	ld.local.u32 	%r1435, [%rd8];
	// begin inline asm
	prmt.b32 %r7779, %r1434, %r1435, %r3;
	// end inline asm
	ld.local.u32 	%r1438, [%rd8];
	ld.local.u32 	%r1439, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7780, %r1438, %r1439, %r3;
	// end inline asm
	ld.local.u32 	%r1442, [%rd7+12];
	ld.local.u32 	%r1443, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7781, %r1442, %r1443, %r3;
	// end inline asm
	ld.local.u32 	%r1446, [%rd7+8];
	ld.local.u32 	%r1447, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7774, %r1446, %r1447, %r3;
	// end inline asm
	ld.local.u32 	%r1450, [%rd7+4];
	ld.local.u32 	%r1451, [%rd7];
	// begin inline asm
	prmt.b32 %r7775, %r1450, %r1451, %r3;
	// end inline asm
	ld.local.u32 	%r1454, [%rd7];
	ld.local.u32 	%r1455, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7776, %r1454, %r1455, %r3;
	// end inline asm
	ld.local.u32 	%r1458, [%rd6+12];
	ld.local.u32 	%r1459, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7777, %r1458, %r1459, %r3;
	// end inline asm
	ld.local.u32 	%r1462, [%rd6+8];
	ld.local.u32 	%r1463, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7770, %r1462, %r1463, %r3;
	// end inline asm
	ld.local.u32 	%r1466, [%rd6+4];
	ld.local.u32 	%r1467, [%rd6];
	// begin inline asm
	prmt.b32 %r7771, %r1466, %r1467, %r3;
	// end inline asm
	ld.local.u32 	%r1470, [%rd6];
	ld.local.u32 	%r1471, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7772, %r1470, %r1471, %r3;
	// end inline asm
	ld.local.u32 	%r1474, [%rd5+12];
	ld.local.u32 	%r1475, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7773, %r1474, %r1475, %r3;
	// end inline asm
	ld.local.u32 	%r1478, [%rd5+8];
	ld.local.u32 	%r1479, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7766, %r1478, %r1479, %r3;
	// end inline asm
	ld.local.u32 	%r1482, [%rd5+4];
	ld.local.u32 	%r1483, [%rd5];
	// begin inline asm
	prmt.b32 %r7767, %r1482, %r1483, %r3;
	// end inline asm
	ld.local.u32 	%r1486, [%rd5];
	ld.local.u32 	%r1487, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7768, %r1486, %r1487, %r3;
	// end inline asm
	ld.local.u32 	%r1490, [%rd4+12];
	ld.local.u32 	%r1491, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7769, %r1490, %r1491, %r3;
	// end inline asm
	ld.local.u32 	%r1494, [%rd4+8];
	ld.local.u32 	%r1495, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7762, %r1494, %r1495, %r3;
	// end inline asm
	ld.local.u32 	%r1498, [%rd4+4];
	ld.local.u32 	%r1499, [%rd4];
	// begin inline asm
	prmt.b32 %r7763, %r1498, %r1499, %r3;
	// end inline asm
	ld.local.u32 	%r1502, [%rd4];
	ld.local.u32 	%r1503, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7764, %r1502, %r1503, %r3;
	// end inline asm
	ld.local.u32 	%r1506, [%rd3+12];
	ld.local.u32 	%r1507, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7765, %r1506, %r1507, %r3;
	// end inline asm
	ld.local.u32 	%r1510, [%rd3+8];
	ld.local.u32 	%r1511, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7758, %r1510, %r1511, %r3;
	// end inline asm
	ld.local.u32 	%r1514, [%rd3+4];
	ld.local.u32 	%r1515, [%rd3];
	// begin inline asm
	prmt.b32 %r7759, %r1514, %r1515, %r3;
	// end inline asm
	ld.local.u32 	%r1518, [%rd3];
	ld.local.u32 	%r1519, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7760, %r1518, %r1519, %r3;
	// end inline asm
	ld.local.u32 	%r1522, [%rd2+12];
	ld.local.u32 	%r1523, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7761, %r1522, %r1523, %r3;
	// end inline asm
	ld.local.u32 	%r1526, [%rd2+8];
	ld.local.u32 	%r1527, [%rd2+4];
	// begin inline asm
	prmt.b32 %r1525, %r1526, %r1527, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r1525;
	ld.local.u32 	%r1530, [%rd2+4];
	ld.local.u32 	%r1531, [%rd2];
	// begin inline asm
	prmt.b32 %r1529, %r1530, %r1531, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r1529;
	ld.local.u32 	%r1534, [%rd2];
	ld.local.u32 	%r1535, [%rd1+12];
	// begin inline asm
	prmt.b32 %r1533, %r1534, %r1535, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r1533;
	ld.local.u32 	%r1538, [%rd1+12];
	ld.local.u32 	%r1539, [%rd1+8];
	// begin inline asm
	prmt.b32 %r1537, %r1538, %r1539, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r1537;
	ld.local.u32 	%r1542, [%rd1+8];
	ld.local.u32 	%r1543, [%rd1+4];
	// begin inline asm
	prmt.b32 %r1541, %r1542, %r1543, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r1541;
	ld.local.u32 	%r1546, [%rd1+4];
	ld.local.u32 	%r1547, [%rd1];
	// begin inline asm
	prmt.b32 %r1545, %r1546, %r1547, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r1545;
	ld.local.u32 	%r1550, [%rd1];
	// begin inline asm
	prmt.b32 %r1549, %r1550, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r1549;
	st.local.u32 	[%rd7], %r7757;
	st.local.u32 	[%rd6+12], %r7757;
	st.local.u32 	[%rd6+8], %r7757;
	st.local.u32 	[%rd6+4], %r7757;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_83:
	setp.gt.s16 	%p85, %rs1, 3;
	@%p85 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_84;

$L__BB0_88:
	setp.gt.s16 	%p86, %rs1, 5;
	@%p86 bra 	$L__BB0_92;

	setp.eq.s16 	%p89, %rs1, 4;
	@%p89 bra 	$L__BB0_154;

	setp.eq.s16 	%p90, %rs1, 5;
	@%p90 bra 	$L__BB0_91;
	bra.uni 	$L__BB0_157;

$L__BB0_91:
	ld.local.u32 	%r6917, [%rd7+8];
	ld.local.u32 	%r6918, [%rd7+4];
	// begin inline asm
	prmt.b32 %r6916, %r6917, %r6918, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6916;
	ld.local.u32 	%r6921, [%rd7+4];
	ld.local.u32 	%r6922, [%rd7];
	// begin inline asm
	prmt.b32 %r6920, %r6921, %r6922, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6920;
	ld.local.u32 	%r6925, [%rd7];
	ld.local.u32 	%r6926, [%rd6+12];
	// begin inline asm
	prmt.b32 %r6924, %r6925, %r6926, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6924;
	ld.local.u32 	%r6929, [%rd6+12];
	ld.local.u32 	%r6930, [%rd6+8];
	// begin inline asm
	prmt.b32 %r6928, %r6929, %r6930, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6928;
	ld.local.u32 	%r6933, [%rd6+8];
	ld.local.u32 	%r6934, [%rd6+4];
	// begin inline asm
	prmt.b32 %r6932, %r6933, %r6934, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6932;
	ld.local.u32 	%r6937, [%rd6+4];
	ld.local.u32 	%r6938, [%rd6];
	// begin inline asm
	prmt.b32 %r6936, %r6937, %r6938, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6936;
	ld.local.u32 	%r6941, [%rd6];
	ld.local.u32 	%r6942, [%rd5+12];
	// begin inline asm
	prmt.b32 %r6940, %r6941, %r6942, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6940;
	ld.local.u32 	%r6945, [%rd5+12];
	ld.local.u32 	%r6946, [%rd5+8];
	// begin inline asm
	prmt.b32 %r6944, %r6945, %r6946, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6944;
	ld.local.u32 	%r6949, [%rd5+8];
	ld.local.u32 	%r6950, [%rd5+4];
	// begin inline asm
	prmt.b32 %r6948, %r6949, %r6950, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6948;
	ld.local.u32 	%r6953, [%rd5+4];
	ld.local.u32 	%r6954, [%rd5];
	// begin inline asm
	prmt.b32 %r6952, %r6953, %r6954, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6952;
	ld.local.u32 	%r6957, [%rd5];
	ld.local.u32 	%r6958, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6956, %r6957, %r6958, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6956;
	ld.local.u32 	%r6961, [%rd4+12];
	ld.local.u32 	%r6962, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6960, %r6961, %r6962, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6960;
	ld.local.u32 	%r6965, [%rd4+8];
	ld.local.u32 	%r6966, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6964, %r6965, %r6966, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6964;
	ld.local.u32 	%r6969, [%rd4+4];
	ld.local.u32 	%r6970, [%rd4];
	// begin inline asm
	prmt.b32 %r6968, %r6969, %r6970, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6968;
	ld.local.u32 	%r6973, [%rd4];
	ld.local.u32 	%r6974, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6972, %r6973, %r6974, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6972;
	ld.local.u32 	%r6977, [%rd3+12];
	ld.local.u32 	%r6978, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6976, %r6977, %r6978, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6976;
	ld.local.u32 	%r6981, [%rd3+8];
	ld.local.u32 	%r6982, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6980, %r6981, %r6982, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6980;
	ld.local.u32 	%r6985, [%rd3+4];
	ld.local.u32 	%r6986, [%rd3];
	// begin inline asm
	prmt.b32 %r6984, %r6985, %r6986, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r6984;
	ld.local.u32 	%r6989, [%rd3];
	ld.local.u32 	%r6990, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6988, %r6989, %r6990, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r6988;
	ld.local.u32 	%r6993, [%rd2+12];
	ld.local.u32 	%r6994, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6992, %r6993, %r6994, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r6992;
	ld.local.u32 	%r6997, [%rd2+8];
	ld.local.u32 	%r6998, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6996, %r6997, %r6998, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r6996;
	ld.local.u32 	%r7001, [%rd2+4];
	ld.local.u32 	%r7002, [%rd2];
	// begin inline asm
	prmt.b32 %r7000, %r7001, %r7002, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r7000;
	ld.local.u32 	%r7005, [%rd2];
	ld.local.u32 	%r7006, [%rd1+12];
	// begin inline asm
	prmt.b32 %r7004, %r7005, %r7006, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r7004;
	ld.local.u32 	%r7009, [%rd1+12];
	ld.local.u32 	%r7010, [%rd1+8];
	// begin inline asm
	prmt.b32 %r7008, %r7009, %r7010, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r7008;
	ld.local.u32 	%r7013, [%rd1+8];
	ld.local.u32 	%r7014, [%rd1+4];
	// begin inline asm
	prmt.b32 %r7012, %r7013, %r7014, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r7012;
	ld.local.u32 	%r7017, [%rd1+4];
	ld.local.u32 	%r7018, [%rd1];
	// begin inline asm
	prmt.b32 %r7016, %r7017, %r7018, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r7016;
	ld.local.u32 	%r7021, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r7020, %r7021, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd2+4], %r7020;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_5:
	setp.gt.s16 	%p40, %rs1, 3;
	@%p40 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_6;

$L__BB0_10:
	setp.gt.s16 	%p41, %rs1, 5;
	@%p41 bra 	$L__BB0_14;

	setp.eq.s16 	%p44, %rs1, 4;
	@%p44 bra 	$L__BB0_76;

	setp.eq.s16 	%p45, %rs1, 5;
	@%p45 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_79;

$L__BB0_13:
	ld.local.u32 	%r4393, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7764, %r7757, %r4393, %r3;
	// end inline asm
	ld.local.u32 	%r4396, [%rd8+12];
	ld.local.u32 	%r4397, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7765, %r4396, %r4397, %r3;
	// end inline asm
	ld.local.u32 	%r4400, [%rd8+8];
	ld.local.u32 	%r4401, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7758, %r4400, %r4401, %r3;
	// end inline asm
	ld.local.u32 	%r4404, [%rd8+4];
	ld.local.u32 	%r4405, [%rd8];
	// begin inline asm
	prmt.b32 %r7759, %r4404, %r4405, %r3;
	// end inline asm
	ld.local.u32 	%r4408, [%rd8];
	ld.local.u32 	%r4409, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7760, %r4408, %r4409, %r3;
	// end inline asm
	ld.local.u32 	%r4412, [%rd7+12];
	ld.local.u32 	%r4413, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7761, %r4412, %r4413, %r3;
	// end inline asm
	ld.local.u32 	%r4416, [%rd7+8];
	ld.local.u32 	%r4417, [%rd7+4];
	// begin inline asm
	prmt.b32 %r4415, %r4416, %r4417, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r4415;
	ld.local.u32 	%r4420, [%rd7+4];
	ld.local.u32 	%r4421, [%rd7];
	// begin inline asm
	prmt.b32 %r4419, %r4420, %r4421, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r4419;
	ld.local.u32 	%r4424, [%rd7];
	ld.local.u32 	%r4425, [%rd6+12];
	// begin inline asm
	prmt.b32 %r4423, %r4424, %r4425, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r4423;
	ld.local.u32 	%r4428, [%rd6+12];
	ld.local.u32 	%r4429, [%rd6+8];
	// begin inline asm
	prmt.b32 %r4427, %r4428, %r4429, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r4427;
	ld.local.u32 	%r4432, [%rd6+8];
	ld.local.u32 	%r4433, [%rd6+4];
	// begin inline asm
	prmt.b32 %r4431, %r4432, %r4433, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r4431;
	ld.local.u32 	%r4436, [%rd6+4];
	ld.local.u32 	%r4437, [%rd6];
	// begin inline asm
	prmt.b32 %r4435, %r4436, %r4437, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r4435;
	ld.local.u32 	%r4440, [%rd6];
	ld.local.u32 	%r4441, [%rd5+12];
	// begin inline asm
	prmt.b32 %r4439, %r4440, %r4441, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r4439;
	ld.local.u32 	%r4444, [%rd5+12];
	ld.local.u32 	%r4445, [%rd5+8];
	// begin inline asm
	prmt.b32 %r4443, %r4444, %r4445, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r4443;
	ld.local.u32 	%r4448, [%rd5+8];
	ld.local.u32 	%r4449, [%rd5+4];
	// begin inline asm
	prmt.b32 %r4447, %r4448, %r4449, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r4447;
	ld.local.u32 	%r4452, [%rd5+4];
	ld.local.u32 	%r4453, [%rd5];
	// begin inline asm
	prmt.b32 %r4451, %r4452, %r4453, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r4451;
	ld.local.u32 	%r4456, [%rd5];
	ld.local.u32 	%r4457, [%rd4+12];
	// begin inline asm
	prmt.b32 %r4455, %r4456, %r4457, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r4455;
	ld.local.u32 	%r4460, [%rd4+12];
	ld.local.u32 	%r4461, [%rd4+8];
	// begin inline asm
	prmt.b32 %r4459, %r4460, %r4461, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r4459;
	ld.local.u32 	%r4464, [%rd4+8];
	ld.local.u32 	%r4465, [%rd4+4];
	// begin inline asm
	prmt.b32 %r4463, %r4464, %r4465, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r4463;
	ld.local.u32 	%r4468, [%rd4+4];
	ld.local.u32 	%r4469, [%rd4];
	// begin inline asm
	prmt.b32 %r4467, %r4468, %r4469, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r4467;
	ld.local.u32 	%r4472, [%rd4];
	ld.local.u32 	%r4473, [%rd3+12];
	// begin inline asm
	prmt.b32 %r4471, %r4472, %r4473, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r4471;
	ld.local.u32 	%r4476, [%rd3+12];
	ld.local.u32 	%r4477, [%rd3+8];
	// begin inline asm
	prmt.b32 %r4475, %r4476, %r4477, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r4475;
	ld.local.u32 	%r4480, [%rd3+8];
	ld.local.u32 	%r4481, [%rd3+4];
	// begin inline asm
	prmt.b32 %r4479, %r4480, %r4481, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r4479;
	ld.local.u32 	%r4484, [%rd3+4];
	ld.local.u32 	%r4485, [%rd3];
	// begin inline asm
	prmt.b32 %r4483, %r4484, %r4485, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r4483;
	ld.local.u32 	%r4488, [%rd3];
	ld.local.u32 	%r4489, [%rd2+12];
	// begin inline asm
	prmt.b32 %r4487, %r4488, %r4489, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r4487;
	ld.local.u32 	%r4492, [%rd2+12];
	ld.local.u32 	%r4493, [%rd2+8];
	// begin inline asm
	prmt.b32 %r4491, %r4492, %r4493, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r4491;
	ld.local.u32 	%r4496, [%rd2+8];
	ld.local.u32 	%r4497, [%rd2+4];
	// begin inline asm
	prmt.b32 %r4495, %r4496, %r4497, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r4495;
	ld.local.u32 	%r4500, [%rd2+4];
	ld.local.u32 	%r4501, [%rd2];
	// begin inline asm
	prmt.b32 %r4499, %r4500, %r4501, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r4499;
	ld.local.u32 	%r4504, [%rd2];
	ld.local.u32 	%r4505, [%rd1+12];
	// begin inline asm
	prmt.b32 %r4503, %r4504, %r4505, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r4503;
	ld.local.u32 	%r4508, [%rd1+12];
	ld.local.u32 	%r4509, [%rd1+8];
	// begin inline asm
	prmt.b32 %r4507, %r4508, %r4509, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r4507;
	ld.local.u32 	%r4512, [%rd1+8];
	ld.local.u32 	%r4513, [%rd1+4];
	// begin inline asm
	prmt.b32 %r4511, %r4512, %r4513, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r4511;
	ld.local.u32 	%r4516, [%rd1+4];
	ld.local.u32 	%r4517, [%rd1];
	// begin inline asm
	prmt.b32 %r4515, %r4516, %r4517, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r4515;
	ld.local.u32 	%r4520, [%rd1];
	// begin inline asm
	prmt.b32 %r4519, %r4520, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd2+4], %r4519;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7762, %r7757;
	mov.u32 	%r7763, %r7757;
	mov.u32 	%r7766, %r7757;
	mov.u32 	%r7767, %r7757;
	mov.u32 	%r7768, %r7757;
	mov.u32 	%r7769, %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_119:
	setp.gt.s16 	%p63, %rs1, 21;
	@%p63 bra 	$L__BB0_123;

	setp.eq.s16 	%p66, %rs1, 20;
	@%p66 bra 	$L__BB0_146;

	setp.eq.s16 	%p67, %rs1, 21;
	@%p67 bra 	$L__BB0_122;
	bra.uni 	$L__BB0_157;

$L__BB0_122:
	ld.local.u32 	%r5717, [%rd3+8];
	ld.local.u32 	%r5718, [%rd3+4];
	// begin inline asm
	prmt.b32 %r5716, %r5717, %r5718, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5716;
	ld.local.u32 	%r5721, [%rd3+4];
	ld.local.u32 	%r5722, [%rd3];
	// begin inline asm
	prmt.b32 %r5720, %r5721, %r5722, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5720;
	ld.local.u32 	%r5725, [%rd3];
	ld.local.u32 	%r5726, [%rd2+12];
	// begin inline asm
	prmt.b32 %r5724, %r5725, %r5726, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5724;
	ld.local.u32 	%r5729, [%rd2+12];
	ld.local.u32 	%r5730, [%rd2+8];
	// begin inline asm
	prmt.b32 %r5728, %r5729, %r5730, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5728;
	ld.local.u32 	%r5733, [%rd2+8];
	ld.local.u32 	%r5734, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5732, %r5733, %r5734, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5732;
	ld.local.u32 	%r5737, [%rd2+4];
	ld.local.u32 	%r5738, [%rd2];
	// begin inline asm
	prmt.b32 %r5736, %r5737, %r5738, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5736;
	ld.local.u32 	%r5741, [%rd2];
	ld.local.u32 	%r5742, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5740, %r5741, %r5742, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r5740;
	ld.local.u32 	%r5745, [%rd1+12];
	ld.local.u32 	%r5746, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5744, %r5745, %r5746, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r5744;
	ld.local.u32 	%r5749, [%rd1+8];
	ld.local.u32 	%r5750, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5748, %r5749, %r5750, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r5748;
	ld.local.u32 	%r5753, [%rd1+4];
	ld.local.u32 	%r5754, [%rd1];
	// begin inline asm
	prmt.b32 %r5752, %r5753, %r5754, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r5752;
	ld.local.u32 	%r5757, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5756, %r5757, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r5756;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_41:
	setp.gt.s16 	%p18, %rs1, 21;
	@%p18 bra 	$L__BB0_45;

	setp.eq.s16 	%p21, %rs1, 20;
	@%p21 bra 	$L__BB0_68;

	setp.eq.s16 	%p22, %rs1, 21;
	@%p22 bra 	$L__BB0_44;
	bra.uni 	$L__BB0_79;

$L__BB0_44:
	ld.local.u32 	%r1985, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7780, %r7757, %r1985, %r3;
	// end inline asm
	ld.local.u32 	%r1988, [%rd8+12];
	ld.local.u32 	%r1989, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7781, %r1988, %r1989, %r3;
	// end inline asm
	ld.local.u32 	%r1992, [%rd8+8];
	ld.local.u32 	%r1993, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7774, %r1992, %r1993, %r3;
	// end inline asm
	ld.local.u32 	%r1996, [%rd8+4];
	ld.local.u32 	%r1997, [%rd8];
	// begin inline asm
	prmt.b32 %r7775, %r1996, %r1997, %r3;
	// end inline asm
	ld.local.u32 	%r2000, [%rd8];
	ld.local.u32 	%r2001, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7776, %r2000, %r2001, %r3;
	// end inline asm
	ld.local.u32 	%r2004, [%rd7+12];
	ld.local.u32 	%r2005, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7777, %r2004, %r2005, %r3;
	// end inline asm
	ld.local.u32 	%r2008, [%rd7+8];
	ld.local.u32 	%r2009, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7770, %r2008, %r2009, %r3;
	// end inline asm
	ld.local.u32 	%r2012, [%rd7+4];
	ld.local.u32 	%r2013, [%rd7];
	// begin inline asm
	prmt.b32 %r7771, %r2012, %r2013, %r3;
	// end inline asm
	ld.local.u32 	%r2016, [%rd7];
	ld.local.u32 	%r2017, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7772, %r2016, %r2017, %r3;
	// end inline asm
	ld.local.u32 	%r2020, [%rd6+12];
	ld.local.u32 	%r2021, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7773, %r2020, %r2021, %r3;
	// end inline asm
	ld.local.u32 	%r2024, [%rd6+8];
	ld.local.u32 	%r2025, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7766, %r2024, %r2025, %r3;
	// end inline asm
	ld.local.u32 	%r2028, [%rd6+4];
	ld.local.u32 	%r2029, [%rd6];
	// begin inline asm
	prmt.b32 %r7767, %r2028, %r2029, %r3;
	// end inline asm
	ld.local.u32 	%r2032, [%rd6];
	ld.local.u32 	%r2033, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7768, %r2032, %r2033, %r3;
	// end inline asm
	ld.local.u32 	%r2036, [%rd5+12];
	ld.local.u32 	%r2037, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7769, %r2036, %r2037, %r3;
	// end inline asm
	ld.local.u32 	%r2040, [%rd5+8];
	ld.local.u32 	%r2041, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7762, %r2040, %r2041, %r3;
	// end inline asm
	ld.local.u32 	%r2044, [%rd5+4];
	ld.local.u32 	%r2045, [%rd5];
	// begin inline asm
	prmt.b32 %r7763, %r2044, %r2045, %r3;
	// end inline asm
	ld.local.u32 	%r2048, [%rd5];
	ld.local.u32 	%r2049, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7764, %r2048, %r2049, %r3;
	// end inline asm
	ld.local.u32 	%r2052, [%rd4+12];
	ld.local.u32 	%r2053, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7765, %r2052, %r2053, %r3;
	// end inline asm
	ld.local.u32 	%r2056, [%rd4+8];
	ld.local.u32 	%r2057, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7758, %r2056, %r2057, %r3;
	// end inline asm
	ld.local.u32 	%r2060, [%rd4+4];
	ld.local.u32 	%r2061, [%rd4];
	// begin inline asm
	prmt.b32 %r7759, %r2060, %r2061, %r3;
	// end inline asm
	ld.local.u32 	%r2064, [%rd4];
	ld.local.u32 	%r2065, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7760, %r2064, %r2065, %r3;
	// end inline asm
	ld.local.u32 	%r2068, [%rd3+12];
	ld.local.u32 	%r2069, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7761, %r2068, %r2069, %r3;
	// end inline asm
	ld.local.u32 	%r2072, [%rd3+8];
	ld.local.u32 	%r2073, [%rd3+4];
	// begin inline asm
	prmt.b32 %r2071, %r2072, %r2073, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r2071;
	ld.local.u32 	%r2076, [%rd3+4];
	ld.local.u32 	%r2077, [%rd3];
	// begin inline asm
	prmt.b32 %r2075, %r2076, %r2077, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r2075;
	ld.local.u32 	%r2080, [%rd3];
	ld.local.u32 	%r2081, [%rd2+12];
	// begin inline asm
	prmt.b32 %r2079, %r2080, %r2081, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r2079;
	ld.local.u32 	%r2084, [%rd2+12];
	ld.local.u32 	%r2085, [%rd2+8];
	// begin inline asm
	prmt.b32 %r2083, %r2084, %r2085, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r2083;
	ld.local.u32 	%r2088, [%rd2+8];
	ld.local.u32 	%r2089, [%rd2+4];
	// begin inline asm
	prmt.b32 %r2087, %r2088, %r2089, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r2087;
	ld.local.u32 	%r2092, [%rd2+4];
	ld.local.u32 	%r2093, [%rd2];
	// begin inline asm
	prmt.b32 %r2091, %r2092, %r2093, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r2091;
	ld.local.u32 	%r2096, [%rd2];
	ld.local.u32 	%r2097, [%rd1+12];
	// begin inline asm
	prmt.b32 %r2095, %r2096, %r2097, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r2095;
	ld.local.u32 	%r2100, [%rd1+12];
	ld.local.u32 	%r2101, [%rd1+8];
	// begin inline asm
	prmt.b32 %r2099, %r2100, %r2101, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r2099;
	ld.local.u32 	%r2104, [%rd1+8];
	ld.local.u32 	%r2105, [%rd1+4];
	// begin inline asm
	prmt.b32 %r2103, %r2104, %r2105, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r2103;
	ld.local.u32 	%r2108, [%rd1+4];
	ld.local.u32 	%r2109, [%rd1];
	// begin inline asm
	prmt.b32 %r2107, %r2108, %r2109, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r2107;
	ld.local.u32 	%r2112, [%rd1];
	// begin inline asm
	prmt.b32 %r2111, %r2112, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r2111;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_103:
	setp.gt.s16 	%p75, %rs1, 13;
	@%p75 bra 	$L__BB0_107;

	setp.eq.s16 	%p78, %rs1, 12;
	@%p78 bra 	$L__BB0_150;

	setp.eq.s16 	%p79, %rs1, 13;
	@%p79 bra 	$L__BB0_106;
	bra.uni 	$L__BB0_157;

$L__BB0_106:
	ld.local.u32 	%r6189, [%rd5+8];
	ld.local.u32 	%r6190, [%rd5+4];
	// begin inline asm
	prmt.b32 %r6188, %r6189, %r6190, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6188;
	ld.local.u32 	%r6193, [%rd5+4];
	ld.local.u32 	%r6194, [%rd5];
	// begin inline asm
	prmt.b32 %r6192, %r6193, %r6194, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6192;
	ld.local.u32 	%r6197, [%rd5];
	ld.local.u32 	%r6198, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6196, %r6197, %r6198, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6196;
	ld.local.u32 	%r6201, [%rd4+12];
	ld.local.u32 	%r6202, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6200, %r6201, %r6202, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6200;
	ld.local.u32 	%r6205, [%rd4+8];
	ld.local.u32 	%r6206, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6204, %r6205, %r6206, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6204;
	ld.local.u32 	%r6209, [%rd4+4];
	ld.local.u32 	%r6210, [%rd4];
	// begin inline asm
	prmt.b32 %r6208, %r6209, %r6210, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6208;
	ld.local.u32 	%r6213, [%rd4];
	ld.local.u32 	%r6214, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6212, %r6213, %r6214, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6212;
	ld.local.u32 	%r6217, [%rd3+12];
	ld.local.u32 	%r6218, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6216, %r6217, %r6218, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6216;
	ld.local.u32 	%r6221, [%rd3+8];
	ld.local.u32 	%r6222, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6220, %r6221, %r6222, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6220;
	ld.local.u32 	%r6225, [%rd3+4];
	ld.local.u32 	%r6226, [%rd3];
	// begin inline asm
	prmt.b32 %r6224, %r6225, %r6226, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6224;
	ld.local.u32 	%r6229, [%rd3];
	ld.local.u32 	%r6230, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6228, %r6229, %r6230, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6228;
	ld.local.u32 	%r6233, [%rd2+12];
	ld.local.u32 	%r6234, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6232, %r6233, %r6234, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6232;
	ld.local.u32 	%r6237, [%rd2+8];
	ld.local.u32 	%r6238, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6236, %r6237, %r6238, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6236;
	ld.local.u32 	%r6241, [%rd2+4];
	ld.local.u32 	%r6242, [%rd2];
	// begin inline asm
	prmt.b32 %r6240, %r6241, %r6242, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6240;
	ld.local.u32 	%r6245, [%rd2];
	ld.local.u32 	%r6246, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6244, %r6245, %r6246, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6244;
	ld.local.u32 	%r6249, [%rd1+12];
	ld.local.u32 	%r6250, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6248, %r6249, %r6250, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6248;
	ld.local.u32 	%r6253, [%rd1+8];
	ld.local.u32 	%r6254, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6252, %r6253, %r6254, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6252;
	ld.local.u32 	%r6257, [%rd1+4];
	ld.local.u32 	%r6258, [%rd1];
	// begin inline asm
	prmt.b32 %r6256, %r6257, %r6258, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r6256;
	ld.local.u32 	%r6261, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6260, %r6261, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r6260;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_25:
	setp.gt.s16 	%p30, %rs1, 13;
	@%p30 bra 	$L__BB0_29;

	setp.eq.s16 	%p33, %rs1, 12;
	@%p33 bra 	$L__BB0_72;

	setp.eq.s16 	%p34, %rs1, 13;
	@%p34 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_79;

$L__BB0_28:
	ld.local.u32 	%r3157, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7772, %r7757, %r3157, %r3;
	// end inline asm
	ld.local.u32 	%r3160, [%rd8+12];
	ld.local.u32 	%r3161, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7773, %r3160, %r3161, %r3;
	// end inline asm
	ld.local.u32 	%r3164, [%rd8+8];
	ld.local.u32 	%r3165, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7766, %r3164, %r3165, %r3;
	// end inline asm
	ld.local.u32 	%r3168, [%rd8+4];
	ld.local.u32 	%r3169, [%rd8];
	// begin inline asm
	prmt.b32 %r7767, %r3168, %r3169, %r3;
	// end inline asm
	ld.local.u32 	%r3172, [%rd8];
	ld.local.u32 	%r3173, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7768, %r3172, %r3173, %r3;
	// end inline asm
	ld.local.u32 	%r3176, [%rd7+12];
	ld.local.u32 	%r3177, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7769, %r3176, %r3177, %r3;
	// end inline asm
	ld.local.u32 	%r3180, [%rd7+8];
	ld.local.u32 	%r3181, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7762, %r3180, %r3181, %r3;
	// end inline asm
	ld.local.u32 	%r3184, [%rd7+4];
	ld.local.u32 	%r3185, [%rd7];
	// begin inline asm
	prmt.b32 %r7763, %r3184, %r3185, %r3;
	// end inline asm
	ld.local.u32 	%r3188, [%rd7];
	ld.local.u32 	%r3189, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7764, %r3188, %r3189, %r3;
	// end inline asm
	ld.local.u32 	%r3192, [%rd6+12];
	ld.local.u32 	%r3193, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7765, %r3192, %r3193, %r3;
	// end inline asm
	ld.local.u32 	%r3196, [%rd6+8];
	ld.local.u32 	%r3197, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7758, %r3196, %r3197, %r3;
	// end inline asm
	ld.local.u32 	%r3200, [%rd6+4];
	ld.local.u32 	%r3201, [%rd6];
	// begin inline asm
	prmt.b32 %r7759, %r3200, %r3201, %r3;
	// end inline asm
	ld.local.u32 	%r3204, [%rd6];
	ld.local.u32 	%r3205, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7760, %r3204, %r3205, %r3;
	// end inline asm
	ld.local.u32 	%r3208, [%rd5+12];
	ld.local.u32 	%r3209, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7761, %r3208, %r3209, %r3;
	// end inline asm
	ld.local.u32 	%r3212, [%rd5+8];
	ld.local.u32 	%r3213, [%rd5+4];
	// begin inline asm
	prmt.b32 %r3211, %r3212, %r3213, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r3211;
	ld.local.u32 	%r3216, [%rd5+4];
	ld.local.u32 	%r3217, [%rd5];
	// begin inline asm
	prmt.b32 %r3215, %r3216, %r3217, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r3215;
	ld.local.u32 	%r3220, [%rd5];
	ld.local.u32 	%r3221, [%rd4+12];
	// begin inline asm
	prmt.b32 %r3219, %r3220, %r3221, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r3219;
	ld.local.u32 	%r3224, [%rd4+12];
	ld.local.u32 	%r3225, [%rd4+8];
	// begin inline asm
	prmt.b32 %r3223, %r3224, %r3225, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r3223;
	ld.local.u32 	%r3228, [%rd4+8];
	ld.local.u32 	%r3229, [%rd4+4];
	// begin inline asm
	prmt.b32 %r3227, %r3228, %r3229, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r3227;
	ld.local.u32 	%r3232, [%rd4+4];
	ld.local.u32 	%r3233, [%rd4];
	// begin inline asm
	prmt.b32 %r3231, %r3232, %r3233, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r3231;
	ld.local.u32 	%r3236, [%rd4];
	ld.local.u32 	%r3237, [%rd3+12];
	// begin inline asm
	prmt.b32 %r3235, %r3236, %r3237, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r3235;
	ld.local.u32 	%r3240, [%rd3+12];
	ld.local.u32 	%r3241, [%rd3+8];
	// begin inline asm
	prmt.b32 %r3239, %r3240, %r3241, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r3239;
	ld.local.u32 	%r3244, [%rd3+8];
	ld.local.u32 	%r3245, [%rd3+4];
	// begin inline asm
	prmt.b32 %r3243, %r3244, %r3245, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r3243;
	ld.local.u32 	%r3248, [%rd3+4];
	ld.local.u32 	%r3249, [%rd3];
	// begin inline asm
	prmt.b32 %r3247, %r3248, %r3249, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r3247;
	ld.local.u32 	%r3252, [%rd3];
	ld.local.u32 	%r3253, [%rd2+12];
	// begin inline asm
	prmt.b32 %r3251, %r3252, %r3253, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r3251;
	ld.local.u32 	%r3256, [%rd2+12];
	ld.local.u32 	%r3257, [%rd2+8];
	// begin inline asm
	prmt.b32 %r3255, %r3256, %r3257, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r3255;
	ld.local.u32 	%r3260, [%rd2+8];
	ld.local.u32 	%r3261, [%rd2+4];
	// begin inline asm
	prmt.b32 %r3259, %r3260, %r3261, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r3259;
	ld.local.u32 	%r3264, [%rd2+4];
	ld.local.u32 	%r3265, [%rd2];
	// begin inline asm
	prmt.b32 %r3263, %r3264, %r3265, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r3263;
	ld.local.u32 	%r3268, [%rd2];
	ld.local.u32 	%r3269, [%rd1+12];
	// begin inline asm
	prmt.b32 %r3267, %r3268, %r3269, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r3267;
	ld.local.u32 	%r3272, [%rd1+12];
	ld.local.u32 	%r3273, [%rd1+8];
	// begin inline asm
	prmt.b32 %r3271, %r3272, %r3273, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r3271;
	ld.local.u32 	%r3276, [%rd1+8];
	ld.local.u32 	%r3277, [%rd1+4];
	// begin inline asm
	prmt.b32 %r3275, %r3276, %r3277, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r3275;
	ld.local.u32 	%r3280, [%rd1+4];
	ld.local.u32 	%r3281, [%rd1];
	// begin inline asm
	prmt.b32 %r3279, %r3280, %r3281, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r3279;
	ld.local.u32 	%r3284, [%rd1];
	// begin inline asm
	prmt.b32 %r3283, %r3284, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r3283;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_134:
	setp.gt.s16 	%p52, %rs1, 29;
	@%p52 bra 	$L__BB0_138;

	setp.eq.s16 	%p55, %rs1, 28;
	@%p55 bra 	$L__BB0_142;

	setp.eq.s16 	%p56, %rs1, 29;
	@%p56 bra 	$L__BB0_137;
	bra.uni 	$L__BB0_157;

$L__BB0_137:
	ld.local.u32 	%r5501, [%rd1+8];
	ld.local.u32 	%r5502, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5500, %r5501, %r5502, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5500;
	ld.local.u32 	%r5505, [%rd1+4];
	ld.local.u32 	%r5506, [%rd1];
	// begin inline asm
	prmt.b32 %r5504, %r5505, %r5506, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5504;
	ld.local.u32 	%r5509, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5508, %r5509, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5508;
	st.local.u32 	[%rd8], %r7790;
	st.local.u32 	[%rd7+12], %r7790;
	st.local.u32 	[%rd7+8], %r7790;
	st.local.u32 	[%rd7+4], %r7790;
	st.local.u32 	[%rd7], %r7790;
	st.local.u32 	[%rd6+12], %r7790;
	st.local.u32 	[%rd6+8], %r7790;
	st.local.u32 	[%rd6+4], %r7790;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_56:
	setp.gt.s16 	%p7, %rs1, 29;
	@%p7 bra 	$L__BB0_60;

	setp.eq.s16 	%p10, %rs1, 28;
	@%p10 bra 	$L__BB0_64;

	setp.eq.s16 	%p11, %rs1, 29;
	@%p11 bra 	$L__BB0_59;
	bra.uni 	$L__BB0_79;

$L__BB0_59:
	ld.local.u32 	%r877, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7788, %r7757, %r877, %r3;
	// end inline asm
	ld.local.u32 	%r880, [%rd8+12];
	ld.local.u32 	%r881, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7789, %r880, %r881, %r3;
	// end inline asm
	ld.local.u32 	%r884, [%rd8+8];
	ld.local.u32 	%r885, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7782, %r884, %r885, %r3;
	// end inline asm
	ld.local.u32 	%r888, [%rd8+4];
	ld.local.u32 	%r889, [%rd8];
	// begin inline asm
	prmt.b32 %r7783, %r888, %r889, %r3;
	// end inline asm
	ld.local.u32 	%r892, [%rd8];
	ld.local.u32 	%r893, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7784, %r892, %r893, %r3;
	// end inline asm
	ld.local.u32 	%r896, [%rd7+12];
	ld.local.u32 	%r897, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7785, %r896, %r897, %r3;
	// end inline asm
	ld.local.u32 	%r900, [%rd7+8];
	ld.local.u32 	%r901, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7778, %r900, %r901, %r3;
	// end inline asm
	ld.local.u32 	%r904, [%rd7+4];
	ld.local.u32 	%r905, [%rd7];
	// begin inline asm
	prmt.b32 %r7779, %r904, %r905, %r3;
	// end inline asm
	ld.local.u32 	%r908, [%rd7];
	ld.local.u32 	%r909, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7780, %r908, %r909, %r3;
	// end inline asm
	ld.local.u32 	%r912, [%rd6+12];
	ld.local.u32 	%r913, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7781, %r912, %r913, %r3;
	// end inline asm
	ld.local.u32 	%r916, [%rd6+8];
	ld.local.u32 	%r917, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7774, %r916, %r917, %r3;
	// end inline asm
	ld.local.u32 	%r920, [%rd6+4];
	ld.local.u32 	%r921, [%rd6];
	// begin inline asm
	prmt.b32 %r7775, %r920, %r921, %r3;
	// end inline asm
	ld.local.u32 	%r924, [%rd6];
	ld.local.u32 	%r925, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7776, %r924, %r925, %r3;
	// end inline asm
	ld.local.u32 	%r928, [%rd5+12];
	ld.local.u32 	%r929, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7777, %r928, %r929, %r3;
	// end inline asm
	ld.local.u32 	%r932, [%rd5+8];
	ld.local.u32 	%r933, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7770, %r932, %r933, %r3;
	// end inline asm
	ld.local.u32 	%r936, [%rd5+4];
	ld.local.u32 	%r937, [%rd5];
	// begin inline asm
	prmt.b32 %r7771, %r936, %r937, %r3;
	// end inline asm
	ld.local.u32 	%r940, [%rd5];
	ld.local.u32 	%r941, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7772, %r940, %r941, %r3;
	// end inline asm
	ld.local.u32 	%r944, [%rd4+12];
	ld.local.u32 	%r945, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7773, %r944, %r945, %r3;
	// end inline asm
	ld.local.u32 	%r948, [%rd4+8];
	ld.local.u32 	%r949, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7766, %r948, %r949, %r3;
	// end inline asm
	ld.local.u32 	%r952, [%rd4+4];
	ld.local.u32 	%r953, [%rd4];
	// begin inline asm
	prmt.b32 %r7767, %r952, %r953, %r3;
	// end inline asm
	ld.local.u32 	%r956, [%rd4];
	ld.local.u32 	%r957, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7768, %r956, %r957, %r3;
	// end inline asm
	ld.local.u32 	%r960, [%rd3+12];
	ld.local.u32 	%r961, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7769, %r960, %r961, %r3;
	// end inline asm
	ld.local.u32 	%r964, [%rd3+8];
	ld.local.u32 	%r965, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7762, %r964, %r965, %r3;
	// end inline asm
	ld.local.u32 	%r968, [%rd3+4];
	ld.local.u32 	%r969, [%rd3];
	// begin inline asm
	prmt.b32 %r7763, %r968, %r969, %r3;
	// end inline asm
	ld.local.u32 	%r972, [%rd3];
	ld.local.u32 	%r973, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7764, %r972, %r973, %r3;
	// end inline asm
	ld.local.u32 	%r976, [%rd2+12];
	ld.local.u32 	%r977, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7765, %r976, %r977, %r3;
	// end inline asm
	ld.local.u32 	%r980, [%rd2+8];
	ld.local.u32 	%r981, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7758, %r980, %r981, %r3;
	// end inline asm
	ld.local.u32 	%r984, [%rd2+4];
	ld.local.u32 	%r985, [%rd2];
	// begin inline asm
	prmt.b32 %r7759, %r984, %r985, %r3;
	// end inline asm
	ld.local.u32 	%r988, [%rd2];
	ld.local.u32 	%r989, [%rd1+12];
	// begin inline asm
	prmt.b32 %r7760, %r988, %r989, %r3;
	// end inline asm
	ld.local.u32 	%r992, [%rd1+12];
	ld.local.u32 	%r993, [%rd1+8];
	// begin inline asm
	prmt.b32 %r7761, %r992, %r993, %r3;
	// end inline asm
	ld.local.u32 	%r996, [%rd1+8];
	ld.local.u32 	%r997, [%rd1+4];
	// begin inline asm
	prmt.b32 %r995, %r996, %r997, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r995;
	ld.local.u32 	%r1000, [%rd1+4];
	ld.local.u32 	%r1001, [%rd1];
	// begin inline asm
	prmt.b32 %r999, %r1000, %r1001, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r999;
	ld.local.u32 	%r1004, [%rd1];
	// begin inline asm
	prmt.b32 %r1003, %r1004, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r1003;
	st.local.u32 	[%rd8], %r7757;
	st.local.u32 	[%rd7+12], %r7757;
	st.local.u32 	[%rd7+8], %r7757;
	st.local.u32 	[%rd7+4], %r7757;
	st.local.u32 	[%rd7], %r7757;
	st.local.u32 	[%rd6+12], %r7757;
	st.local.u32 	[%rd6+8], %r7757;
	st.local.u32 	[%rd6+4], %r7757;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_84:
	setp.eq.s16 	%p91, %rs1, 1;
	@%p91 bra 	$L__BB0_156;

	setp.eq.s16 	%p92, %rs1, 2;
	@%p92 bra 	$L__BB0_155;

	setp.eq.s16 	%p93, %rs1, 3;
	@%p93 bra 	$L__BB0_87;
	bra.uni 	$L__BB0_157;

$L__BB0_87:
	ld.local.u32 	%r7139, [%rd8];
	ld.local.u32 	%r7140, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7138, %r7139, %r7140, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r7138;
	ld.local.u32 	%r7143, [%rd7+12];
	ld.local.u32 	%r7144, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7142, %r7143, %r7144, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r7142;
	ld.local.u32 	%r7147, [%rd7+8];
	ld.local.u32 	%r7148, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7146, %r7147, %r7148, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r7146;
	ld.local.u32 	%r7151, [%rd7+4];
	ld.local.u32 	%r7152, [%rd7];
	// begin inline asm
	prmt.b32 %r7150, %r7151, %r7152, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r7150;
	ld.local.u32 	%r7155, [%rd7];
	ld.local.u32 	%r7156, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7154, %r7155, %r7156, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r7154;
	ld.local.u32 	%r7159, [%rd6+12];
	ld.local.u32 	%r7160, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7158, %r7159, %r7160, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r7158;
	ld.local.u32 	%r7163, [%rd6+8];
	ld.local.u32 	%r7164, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7162, %r7163, %r7164, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r7162;
	ld.local.u32 	%r7167, [%rd6+4];
	ld.local.u32 	%r7168, [%rd6];
	// begin inline asm
	prmt.b32 %r7166, %r7167, %r7168, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r7166;
	ld.local.u32 	%r7171, [%rd6];
	ld.local.u32 	%r7172, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7170, %r7171, %r7172, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r7170;
	ld.local.u32 	%r7175, [%rd5+12];
	ld.local.u32 	%r7176, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7174, %r7175, %r7176, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r7174;
	ld.local.u32 	%r7179, [%rd5+8];
	ld.local.u32 	%r7180, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7178, %r7179, %r7180, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r7178;
	ld.local.u32 	%r7183, [%rd5+4];
	ld.local.u32 	%r7184, [%rd5];
	// begin inline asm
	prmt.b32 %r7182, %r7183, %r7184, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r7182;
	ld.local.u32 	%r7187, [%rd5];
	ld.local.u32 	%r7188, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7186, %r7187, %r7188, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r7186;
	ld.local.u32 	%r7191, [%rd4+12];
	ld.local.u32 	%r7192, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7190, %r7191, %r7192, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r7190;
	ld.local.u32 	%r7195, [%rd4+8];
	ld.local.u32 	%r7196, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7194, %r7195, %r7196, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r7194;
	ld.local.u32 	%r7199, [%rd4+4];
	ld.local.u32 	%r7200, [%rd4];
	// begin inline asm
	prmt.b32 %r7198, %r7199, %r7200, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r7198;
	ld.local.u32 	%r7203, [%rd4];
	ld.local.u32 	%r7204, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7202, %r7203, %r7204, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r7202;
	ld.local.u32 	%r7207, [%rd3+12];
	ld.local.u32 	%r7208, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7206, %r7207, %r7208, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r7206;
	ld.local.u32 	%r7211, [%rd3+8];
	ld.local.u32 	%r7212, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7210, %r7211, %r7212, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r7210;
	ld.local.u32 	%r7215, [%rd3+4];
	ld.local.u32 	%r7216, [%rd3];
	// begin inline asm
	prmt.b32 %r7214, %r7215, %r7216, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r7214;
	ld.local.u32 	%r7219, [%rd3];
	ld.local.u32 	%r7220, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7218, %r7219, %r7220, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r7218;
	ld.local.u32 	%r7223, [%rd2+12];
	ld.local.u32 	%r7224, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7222, %r7223, %r7224, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r7222;
	ld.local.u32 	%r7227, [%rd2+8];
	ld.local.u32 	%r7228, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7226, %r7227, %r7228, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r7226;
	ld.local.u32 	%r7231, [%rd2+4];
	ld.local.u32 	%r7232, [%rd2];
	// begin inline asm
	prmt.b32 %r7230, %r7231, %r7232, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r7230;
	ld.local.u32 	%r7235, [%rd2];
	ld.local.u32 	%r7236, [%rd1+12];
	// begin inline asm
	prmt.b32 %r7234, %r7235, %r7236, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r7234;
	ld.local.u32 	%r7239, [%rd1+12];
	ld.local.u32 	%r7240, [%rd1+8];
	// begin inline asm
	prmt.b32 %r7238, %r7239, %r7240, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r7238;
	ld.local.u32 	%r7243, [%rd1+8];
	ld.local.u32 	%r7244, [%rd1+4];
	// begin inline asm
	prmt.b32 %r7242, %r7243, %r7244, %r3;
	// end inline asm
	st.local.u32 	[%rd2+4], %r7242;
	ld.local.u32 	%r7247, [%rd1+4];
	ld.local.u32 	%r7248, [%rd1];
	// begin inline asm
	prmt.b32 %r7246, %r7247, %r7248, %r3;
	// end inline asm
	st.local.u32 	[%rd2], %r7246;
	ld.local.u32 	%r7251, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r7250, %r7251, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd1+12], %r7250;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_6:
	setp.eq.s16 	%p46, %rs1, 1;
	@%p46 bra 	$L__BB0_78;

	setp.eq.s16 	%p47, %rs1, 2;
	@%p47 bra 	$L__BB0_77;

	setp.eq.s16 	%p48, %rs1, 3;
	@%p48 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_79;

$L__BB0_9:
	ld.local.u32 	%r4712, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7758, %r7757, %r4712, %r3;
	// end inline asm
	ld.local.u32 	%r4715, [%rd8+12];
	ld.local.u32 	%r4716, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7759, %r4715, %r4716, %r3;
	// end inline asm
	ld.local.u32 	%r4719, [%rd8+8];
	ld.local.u32 	%r4720, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7760, %r4719, %r4720, %r3;
	// end inline asm
	ld.local.u32 	%r4723, [%rd8+4];
	ld.local.u32 	%r4724, [%rd8];
	// begin inline asm
	prmt.b32 %r7761, %r4723, %r4724, %r3;
	// end inline asm
	ld.local.u32 	%r4727, [%rd8];
	ld.local.u32 	%r4728, [%rd7+12];
	// begin inline asm
	prmt.b32 %r4726, %r4727, %r4728, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r4726;
	ld.local.u32 	%r4731, [%rd7+12];
	ld.local.u32 	%r4732, [%rd7+8];
	// begin inline asm
	prmt.b32 %r4730, %r4731, %r4732, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r4730;
	ld.local.u32 	%r4735, [%rd7+8];
	ld.local.u32 	%r4736, [%rd7+4];
	// begin inline asm
	prmt.b32 %r4734, %r4735, %r4736, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r4734;
	ld.local.u32 	%r4739, [%rd7+4];
	ld.local.u32 	%r4740, [%rd7];
	// begin inline asm
	prmt.b32 %r4738, %r4739, %r4740, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r4738;
	ld.local.u32 	%r4743, [%rd7];
	ld.local.u32 	%r4744, [%rd6+12];
	// begin inline asm
	prmt.b32 %r4742, %r4743, %r4744, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r4742;
	ld.local.u32 	%r4747, [%rd6+12];
	ld.local.u32 	%r4748, [%rd6+8];
	// begin inline asm
	prmt.b32 %r4746, %r4747, %r4748, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r4746;
	ld.local.u32 	%r4751, [%rd6+8];
	ld.local.u32 	%r4752, [%rd6+4];
	// begin inline asm
	prmt.b32 %r4750, %r4751, %r4752, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r4750;
	ld.local.u32 	%r4755, [%rd6+4];
	ld.local.u32 	%r4756, [%rd6];
	// begin inline asm
	prmt.b32 %r4754, %r4755, %r4756, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r4754;
	ld.local.u32 	%r4759, [%rd6];
	ld.local.u32 	%r4760, [%rd5+12];
	// begin inline asm
	prmt.b32 %r4758, %r4759, %r4760, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r4758;
	ld.local.u32 	%r4763, [%rd5+12];
	ld.local.u32 	%r4764, [%rd5+8];
	// begin inline asm
	prmt.b32 %r4762, %r4763, %r4764, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r4762;
	ld.local.u32 	%r4767, [%rd5+8];
	ld.local.u32 	%r4768, [%rd5+4];
	// begin inline asm
	prmt.b32 %r4766, %r4767, %r4768, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r4766;
	ld.local.u32 	%r4771, [%rd5+4];
	ld.local.u32 	%r4772, [%rd5];
	// begin inline asm
	prmt.b32 %r4770, %r4771, %r4772, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r4770;
	ld.local.u32 	%r4775, [%rd5];
	ld.local.u32 	%r4776, [%rd4+12];
	// begin inline asm
	prmt.b32 %r4774, %r4775, %r4776, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r4774;
	ld.local.u32 	%r4779, [%rd4+12];
	ld.local.u32 	%r4780, [%rd4+8];
	// begin inline asm
	prmt.b32 %r4778, %r4779, %r4780, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r4778;
	ld.local.u32 	%r4783, [%rd4+8];
	ld.local.u32 	%r4784, [%rd4+4];
	// begin inline asm
	prmt.b32 %r4782, %r4783, %r4784, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r4782;
	ld.local.u32 	%r4787, [%rd4+4];
	ld.local.u32 	%r4788, [%rd4];
	// begin inline asm
	prmt.b32 %r4786, %r4787, %r4788, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r4786;
	ld.local.u32 	%r4791, [%rd4];
	ld.local.u32 	%r4792, [%rd3+12];
	// begin inline asm
	prmt.b32 %r4790, %r4791, %r4792, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r4790;
	ld.local.u32 	%r4795, [%rd3+12];
	ld.local.u32 	%r4796, [%rd3+8];
	// begin inline asm
	prmt.b32 %r4794, %r4795, %r4796, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r4794;
	ld.local.u32 	%r4799, [%rd3+8];
	ld.local.u32 	%r4800, [%rd3+4];
	// begin inline asm
	prmt.b32 %r4798, %r4799, %r4800, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r4798;
	ld.local.u32 	%r4803, [%rd3+4];
	ld.local.u32 	%r4804, [%rd3];
	// begin inline asm
	prmt.b32 %r4802, %r4803, %r4804, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r4802;
	ld.local.u32 	%r4807, [%rd3];
	ld.local.u32 	%r4808, [%rd2+12];
	// begin inline asm
	prmt.b32 %r4806, %r4807, %r4808, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r4806;
	ld.local.u32 	%r4811, [%rd2+12];
	ld.local.u32 	%r4812, [%rd2+8];
	// begin inline asm
	prmt.b32 %r4810, %r4811, %r4812, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r4810;
	ld.local.u32 	%r4815, [%rd2+8];
	ld.local.u32 	%r4816, [%rd2+4];
	// begin inline asm
	prmt.b32 %r4814, %r4815, %r4816, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r4814;
	ld.local.u32 	%r4819, [%rd2+4];
	ld.local.u32 	%r4820, [%rd2];
	// begin inline asm
	prmt.b32 %r4818, %r4819, %r4820, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r4818;
	ld.local.u32 	%r4823, [%rd2];
	ld.local.u32 	%r4824, [%rd1+12];
	// begin inline asm
	prmt.b32 %r4822, %r4823, %r4824, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r4822;
	ld.local.u32 	%r4827, [%rd1+12];
	ld.local.u32 	%r4828, [%rd1+8];
	// begin inline asm
	prmt.b32 %r4826, %r4827, %r4828, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r4826;
	ld.local.u32 	%r4831, [%rd1+8];
	ld.local.u32 	%r4832, [%rd1+4];
	// begin inline asm
	prmt.b32 %r4830, %r4831, %r4832, %r3;
	// end inline asm
	st.local.u32 	[%rd2+4], %r4830;
	ld.local.u32 	%r4835, [%rd1+4];
	ld.local.u32 	%r4836, [%rd1];
	// begin inline asm
	prmt.b32 %r4834, %r4835, %r4836, %r3;
	// end inline asm
	st.local.u32 	[%rd2], %r4834;
	ld.local.u32 	%r4839, [%rd1];
	// begin inline asm
	prmt.b32 %r4838, %r4839, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd1+12], %r4838;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7762, %r7757;
	mov.u32 	%r7763, %r7757;
	mov.u32 	%r7764, %r7757;
	mov.u32 	%r7765, %r7757;
	mov.u32 	%r7766, %r7757;
	mov.u32 	%r7767, %r7757;
	mov.u32 	%r7768, %r7757;
	mov.u32 	%r7769, %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_116:
	setp.eq.s16 	%p69, %rs1, 18;
	@%p69 bra 	$L__BB0_147;

	setp.eq.s16 	%p70, %rs1, 19;
	@%p70 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_157;

$L__BB0_118:
	ld.local.u32 	%r5811, [%rd4];
	ld.local.u32 	%r5812, [%rd3+12];
	// begin inline asm
	prmt.b32 %r5810, %r5811, %r5812, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5810;
	ld.local.u32 	%r5815, [%rd3+12];
	ld.local.u32 	%r5816, [%rd3+8];
	// begin inline asm
	prmt.b32 %r5814, %r5815, %r5816, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5814;
	ld.local.u32 	%r5819, [%rd3+8];
	ld.local.u32 	%r5820, [%rd3+4];
	// begin inline asm
	prmt.b32 %r5818, %r5819, %r5820, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5818;
	ld.local.u32 	%r5823, [%rd3+4];
	ld.local.u32 	%r5824, [%rd3];
	// begin inline asm
	prmt.b32 %r5822, %r5823, %r5824, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5822;
	ld.local.u32 	%r5827, [%rd3];
	ld.local.u32 	%r5828, [%rd2+12];
	// begin inline asm
	prmt.b32 %r5826, %r5827, %r5828, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5826;
	ld.local.u32 	%r5831, [%rd2+12];
	ld.local.u32 	%r5832, [%rd2+8];
	// begin inline asm
	prmt.b32 %r5830, %r5831, %r5832, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5830;
	ld.local.u32 	%r5835, [%rd2+8];
	ld.local.u32 	%r5836, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5834, %r5835, %r5836, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r5834;
	ld.local.u32 	%r5839, [%rd2+4];
	ld.local.u32 	%r5840, [%rd2];
	// begin inline asm
	prmt.b32 %r5838, %r5839, %r5840, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r5838;
	ld.local.u32 	%r5843, [%rd2];
	ld.local.u32 	%r5844, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5842, %r5843, %r5844, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r5842;
	ld.local.u32 	%r5847, [%rd1+12];
	ld.local.u32 	%r5848, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5846, %r5847, %r5848, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r5846;
	ld.local.u32 	%r5851, [%rd1+8];
	ld.local.u32 	%r5852, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5850, %r5851, %r5852, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r5850;
	ld.local.u32 	%r5855, [%rd1+4];
	ld.local.u32 	%r5856, [%rd1];
	// begin inline asm
	prmt.b32 %r5854, %r5855, %r5856, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r5854;
	ld.local.u32 	%r5859, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5858, %r5859, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r5858;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_38:
	setp.eq.s16 	%p24, %rs1, 18;
	@%p24 bra 	$L__BB0_69;

	setp.eq.s16 	%p25, %rs1, 19;
	@%p25 bra 	$L__BB0_40;
	bra.uni 	$L__BB0_79;

$L__BB0_40:
	ld.local.u32 	%r2272, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7774, %r7757, %r2272, %r3;
	// end inline asm
	ld.local.u32 	%r2275, [%rd8+12];
	ld.local.u32 	%r2276, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7775, %r2275, %r2276, %r3;
	// end inline asm
	ld.local.u32 	%r2279, [%rd8+8];
	ld.local.u32 	%r2280, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7776, %r2279, %r2280, %r3;
	// end inline asm
	ld.local.u32 	%r2283, [%rd8+4];
	ld.local.u32 	%r2284, [%rd8];
	// begin inline asm
	prmt.b32 %r7777, %r2283, %r2284, %r3;
	// end inline asm
	ld.local.u32 	%r2287, [%rd8];
	ld.local.u32 	%r2288, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7770, %r2287, %r2288, %r3;
	// end inline asm
	ld.local.u32 	%r2291, [%rd7+12];
	ld.local.u32 	%r2292, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7771, %r2291, %r2292, %r3;
	// end inline asm
	ld.local.u32 	%r2295, [%rd7+8];
	ld.local.u32 	%r2296, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7772, %r2295, %r2296, %r3;
	// end inline asm
	ld.local.u32 	%r2299, [%rd7+4];
	ld.local.u32 	%r2300, [%rd7];
	// begin inline asm
	prmt.b32 %r7773, %r2299, %r2300, %r3;
	// end inline asm
	ld.local.u32 	%r2303, [%rd7];
	ld.local.u32 	%r2304, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7766, %r2303, %r2304, %r3;
	// end inline asm
	ld.local.u32 	%r2307, [%rd6+12];
	ld.local.u32 	%r2308, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7767, %r2307, %r2308, %r3;
	// end inline asm
	ld.local.u32 	%r2311, [%rd6+8];
	ld.local.u32 	%r2312, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7768, %r2311, %r2312, %r3;
	// end inline asm
	ld.local.u32 	%r2315, [%rd6+4];
	ld.local.u32 	%r2316, [%rd6];
	// begin inline asm
	prmt.b32 %r7769, %r2315, %r2316, %r3;
	// end inline asm
	ld.local.u32 	%r2319, [%rd6];
	ld.local.u32 	%r2320, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7762, %r2319, %r2320, %r3;
	// end inline asm
	ld.local.u32 	%r2323, [%rd5+12];
	ld.local.u32 	%r2324, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7763, %r2323, %r2324, %r3;
	// end inline asm
	ld.local.u32 	%r2327, [%rd5+8];
	ld.local.u32 	%r2328, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7764, %r2327, %r2328, %r3;
	// end inline asm
	ld.local.u32 	%r2331, [%rd5+4];
	ld.local.u32 	%r2332, [%rd5];
	// begin inline asm
	prmt.b32 %r7765, %r2331, %r2332, %r3;
	// end inline asm
	ld.local.u32 	%r2335, [%rd5];
	ld.local.u32 	%r2336, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7758, %r2335, %r2336, %r3;
	// end inline asm
	ld.local.u32 	%r2339, [%rd4+12];
	ld.local.u32 	%r2340, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7759, %r2339, %r2340, %r3;
	// end inline asm
	ld.local.u32 	%r2343, [%rd4+8];
	ld.local.u32 	%r2344, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7760, %r2343, %r2344, %r3;
	// end inline asm
	ld.local.u32 	%r2347, [%rd4+4];
	ld.local.u32 	%r2348, [%rd4];
	// begin inline asm
	prmt.b32 %r7761, %r2347, %r2348, %r3;
	// end inline asm
	ld.local.u32 	%r2351, [%rd4];
	ld.local.u32 	%r2352, [%rd3+12];
	// begin inline asm
	prmt.b32 %r2350, %r2351, %r2352, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r2350;
	ld.local.u32 	%r2355, [%rd3+12];
	ld.local.u32 	%r2356, [%rd3+8];
	// begin inline asm
	prmt.b32 %r2354, %r2355, %r2356, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r2354;
	ld.local.u32 	%r2359, [%rd3+8];
	ld.local.u32 	%r2360, [%rd3+4];
	// begin inline asm
	prmt.b32 %r2358, %r2359, %r2360, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r2358;
	ld.local.u32 	%r2363, [%rd3+4];
	ld.local.u32 	%r2364, [%rd3];
	// begin inline asm
	prmt.b32 %r2362, %r2363, %r2364, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r2362;
	ld.local.u32 	%r2367, [%rd3];
	ld.local.u32 	%r2368, [%rd2+12];
	// begin inline asm
	prmt.b32 %r2366, %r2367, %r2368, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r2366;
	ld.local.u32 	%r2371, [%rd2+12];
	ld.local.u32 	%r2372, [%rd2+8];
	// begin inline asm
	prmt.b32 %r2370, %r2371, %r2372, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r2370;
	ld.local.u32 	%r2375, [%rd2+8];
	ld.local.u32 	%r2376, [%rd2+4];
	// begin inline asm
	prmt.b32 %r2374, %r2375, %r2376, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r2374;
	ld.local.u32 	%r2379, [%rd2+4];
	ld.local.u32 	%r2380, [%rd2];
	// begin inline asm
	prmt.b32 %r2378, %r2379, %r2380, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r2378;
	ld.local.u32 	%r2383, [%rd2];
	ld.local.u32 	%r2384, [%rd1+12];
	// begin inline asm
	prmt.b32 %r2382, %r2383, %r2384, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r2382;
	ld.local.u32 	%r2387, [%rd1+12];
	ld.local.u32 	%r2388, [%rd1+8];
	// begin inline asm
	prmt.b32 %r2386, %r2387, %r2388, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r2386;
	ld.local.u32 	%r2391, [%rd1+8];
	ld.local.u32 	%r2392, [%rd1+4];
	// begin inline asm
	prmt.b32 %r2390, %r2391, %r2392, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r2390;
	ld.local.u32 	%r2395, [%rd1+4];
	ld.local.u32 	%r2396, [%rd1];
	// begin inline asm
	prmt.b32 %r2394, %r2395, %r2396, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r2394;
	ld.local.u32 	%r2399, [%rd1];
	// begin inline asm
	prmt.b32 %r2398, %r2399, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r2398;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_100:
	setp.eq.s16 	%p81, %rs1, 10;
	@%p81 bra 	$L__BB0_151;

	setp.eq.s16 	%p82, %rs1, 11;
	@%p82 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_157;

$L__BB0_102:
	ld.local.u32 	%r6347, [%rd6];
	ld.local.u32 	%r6348, [%rd5+12];
	// begin inline asm
	prmt.b32 %r6346, %r6347, %r6348, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6346;
	ld.local.u32 	%r6351, [%rd5+12];
	ld.local.u32 	%r6352, [%rd5+8];
	// begin inline asm
	prmt.b32 %r6350, %r6351, %r6352, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6350;
	ld.local.u32 	%r6355, [%rd5+8];
	ld.local.u32 	%r6356, [%rd5+4];
	// begin inline asm
	prmt.b32 %r6354, %r6355, %r6356, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6354;
	ld.local.u32 	%r6359, [%rd5+4];
	ld.local.u32 	%r6360, [%rd5];
	// begin inline asm
	prmt.b32 %r6358, %r6359, %r6360, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6358;
	ld.local.u32 	%r6363, [%rd5];
	ld.local.u32 	%r6364, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6362, %r6363, %r6364, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6362;
	ld.local.u32 	%r6367, [%rd4+12];
	ld.local.u32 	%r6368, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6366, %r6367, %r6368, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6366;
	ld.local.u32 	%r6371, [%rd4+8];
	ld.local.u32 	%r6372, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6370, %r6371, %r6372, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6370;
	ld.local.u32 	%r6375, [%rd4+4];
	ld.local.u32 	%r6376, [%rd4];
	// begin inline asm
	prmt.b32 %r6374, %r6375, %r6376, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6374;
	ld.local.u32 	%r6379, [%rd4];
	ld.local.u32 	%r6380, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6378, %r6379, %r6380, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6378;
	ld.local.u32 	%r6383, [%rd3+12];
	ld.local.u32 	%r6384, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6382, %r6383, %r6384, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6382;
	ld.local.u32 	%r6387, [%rd3+8];
	ld.local.u32 	%r6388, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6386, %r6387, %r6388, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6386;
	ld.local.u32 	%r6391, [%rd3+4];
	ld.local.u32 	%r6392, [%rd3];
	// begin inline asm
	prmt.b32 %r6390, %r6391, %r6392, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6390;
	ld.local.u32 	%r6395, [%rd3];
	ld.local.u32 	%r6396, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6394, %r6395, %r6396, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6394;
	ld.local.u32 	%r6399, [%rd2+12];
	ld.local.u32 	%r6400, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6398, %r6399, %r6400, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6398;
	ld.local.u32 	%r6403, [%rd2+8];
	ld.local.u32 	%r6404, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6402, %r6403, %r6404, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6402;
	ld.local.u32 	%r6407, [%rd2+4];
	ld.local.u32 	%r6408, [%rd2];
	// begin inline asm
	prmt.b32 %r6406, %r6407, %r6408, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6406;
	ld.local.u32 	%r6411, [%rd2];
	ld.local.u32 	%r6412, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6410, %r6411, %r6412, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6410;
	ld.local.u32 	%r6415, [%rd1+12];
	ld.local.u32 	%r6416, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6414, %r6415, %r6416, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r6414;
	ld.local.u32 	%r6419, [%rd1+8];
	ld.local.u32 	%r6420, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6418, %r6419, %r6420, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r6418;
	ld.local.u32 	%r6423, [%rd1+4];
	ld.local.u32 	%r6424, [%rd1];
	// begin inline asm
	prmt.b32 %r6422, %r6423, %r6424, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r6422;
	ld.local.u32 	%r6427, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6426, %r6427, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r6426;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_22:
	setp.eq.s16 	%p36, %rs1, 10;
	@%p36 bra 	$L__BB0_73;

	setp.eq.s16 	%p37, %rs1, 11;
	@%p37 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_79;

$L__BB0_24:
	ld.local.u32 	%r3460, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7766, %r7757, %r3460, %r3;
	// end inline asm
	ld.local.u32 	%r3463, [%rd8+12];
	ld.local.u32 	%r3464, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7767, %r3463, %r3464, %r3;
	// end inline asm
	ld.local.u32 	%r3467, [%rd8+8];
	ld.local.u32 	%r3468, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7768, %r3467, %r3468, %r3;
	// end inline asm
	ld.local.u32 	%r3471, [%rd8+4];
	ld.local.u32 	%r3472, [%rd8];
	// begin inline asm
	prmt.b32 %r7769, %r3471, %r3472, %r3;
	// end inline asm
	ld.local.u32 	%r3475, [%rd8];
	ld.local.u32 	%r3476, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7762, %r3475, %r3476, %r3;
	// end inline asm
	ld.local.u32 	%r3479, [%rd7+12];
	ld.local.u32 	%r3480, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7763, %r3479, %r3480, %r3;
	// end inline asm
	ld.local.u32 	%r3483, [%rd7+8];
	ld.local.u32 	%r3484, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7764, %r3483, %r3484, %r3;
	// end inline asm
	ld.local.u32 	%r3487, [%rd7+4];
	ld.local.u32 	%r3488, [%rd7];
	// begin inline asm
	prmt.b32 %r7765, %r3487, %r3488, %r3;
	// end inline asm
	ld.local.u32 	%r3491, [%rd7];
	ld.local.u32 	%r3492, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7758, %r3491, %r3492, %r3;
	// end inline asm
	ld.local.u32 	%r3495, [%rd6+12];
	ld.local.u32 	%r3496, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7759, %r3495, %r3496, %r3;
	// end inline asm
	ld.local.u32 	%r3499, [%rd6+8];
	ld.local.u32 	%r3500, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7760, %r3499, %r3500, %r3;
	// end inline asm
	ld.local.u32 	%r3503, [%rd6+4];
	ld.local.u32 	%r3504, [%rd6];
	// begin inline asm
	prmt.b32 %r7761, %r3503, %r3504, %r3;
	// end inline asm
	ld.local.u32 	%r3507, [%rd6];
	ld.local.u32 	%r3508, [%rd5+12];
	// begin inline asm
	prmt.b32 %r3506, %r3507, %r3508, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r3506;
	ld.local.u32 	%r3511, [%rd5+12];
	ld.local.u32 	%r3512, [%rd5+8];
	// begin inline asm
	prmt.b32 %r3510, %r3511, %r3512, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r3510;
	ld.local.u32 	%r3515, [%rd5+8];
	ld.local.u32 	%r3516, [%rd5+4];
	// begin inline asm
	prmt.b32 %r3514, %r3515, %r3516, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r3514;
	ld.local.u32 	%r3519, [%rd5+4];
	ld.local.u32 	%r3520, [%rd5];
	// begin inline asm
	prmt.b32 %r3518, %r3519, %r3520, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r3518;
	ld.local.u32 	%r3523, [%rd5];
	ld.local.u32 	%r3524, [%rd4+12];
	// begin inline asm
	prmt.b32 %r3522, %r3523, %r3524, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r3522;
	ld.local.u32 	%r3527, [%rd4+12];
	ld.local.u32 	%r3528, [%rd4+8];
	// begin inline asm
	prmt.b32 %r3526, %r3527, %r3528, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r3526;
	ld.local.u32 	%r3531, [%rd4+8];
	ld.local.u32 	%r3532, [%rd4+4];
	// begin inline asm
	prmt.b32 %r3530, %r3531, %r3532, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r3530;
	ld.local.u32 	%r3535, [%rd4+4];
	ld.local.u32 	%r3536, [%rd4];
	// begin inline asm
	prmt.b32 %r3534, %r3535, %r3536, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r3534;
	ld.local.u32 	%r3539, [%rd4];
	ld.local.u32 	%r3540, [%rd3+12];
	// begin inline asm
	prmt.b32 %r3538, %r3539, %r3540, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r3538;
	ld.local.u32 	%r3543, [%rd3+12];
	ld.local.u32 	%r3544, [%rd3+8];
	// begin inline asm
	prmt.b32 %r3542, %r3543, %r3544, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r3542;
	ld.local.u32 	%r3547, [%rd3+8];
	ld.local.u32 	%r3548, [%rd3+4];
	// begin inline asm
	prmt.b32 %r3546, %r3547, %r3548, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r3546;
	ld.local.u32 	%r3551, [%rd3+4];
	ld.local.u32 	%r3552, [%rd3];
	// begin inline asm
	prmt.b32 %r3550, %r3551, %r3552, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r3550;
	ld.local.u32 	%r3555, [%rd3];
	ld.local.u32 	%r3556, [%rd2+12];
	// begin inline asm
	prmt.b32 %r3554, %r3555, %r3556, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r3554;
	ld.local.u32 	%r3559, [%rd2+12];
	ld.local.u32 	%r3560, [%rd2+8];
	// begin inline asm
	prmt.b32 %r3558, %r3559, %r3560, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r3558;
	ld.local.u32 	%r3563, [%rd2+8];
	ld.local.u32 	%r3564, [%rd2+4];
	// begin inline asm
	prmt.b32 %r3562, %r3563, %r3564, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r3562;
	ld.local.u32 	%r3567, [%rd2+4];
	ld.local.u32 	%r3568, [%rd2];
	// begin inline asm
	prmt.b32 %r3566, %r3567, %r3568, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r3566;
	ld.local.u32 	%r3571, [%rd2];
	ld.local.u32 	%r3572, [%rd1+12];
	// begin inline asm
	prmt.b32 %r3570, %r3571, %r3572, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r3570;
	ld.local.u32 	%r3575, [%rd1+12];
	ld.local.u32 	%r3576, [%rd1+8];
	// begin inline asm
	prmt.b32 %r3574, %r3575, %r3576, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r3574;
	ld.local.u32 	%r3579, [%rd1+8];
	ld.local.u32 	%r3580, [%rd1+4];
	// begin inline asm
	prmt.b32 %r3578, %r3579, %r3580, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r3578;
	ld.local.u32 	%r3583, [%rd1+4];
	ld.local.u32 	%r3584, [%rd1];
	// begin inline asm
	prmt.b32 %r3582, %r3583, %r3584, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r3582;
	ld.local.u32 	%r3587, [%rd1];
	// begin inline asm
	prmt.b32 %r3586, %r3587, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r3586;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_131:
	setp.eq.s16 	%p58, %rs1, 26;
	@%p58 bra 	$L__BB0_143;

	setp.eq.s16 	%p59, %rs1, 27;
	@%p59 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_157;

$L__BB0_133:
	ld.local.u32 	%r5531, [%rd2];
	ld.local.u32 	%r5532, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5530, %r5531, %r5532, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5530;
	ld.local.u32 	%r5535, [%rd1+12];
	ld.local.u32 	%r5536, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5534, %r5535, %r5536, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5534;
	ld.local.u32 	%r5539, [%rd1+8];
	ld.local.u32 	%r5540, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5538, %r5539, %r5540, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5538;
	ld.local.u32 	%r5543, [%rd1+4];
	ld.local.u32 	%r5544, [%rd1];
	// begin inline asm
	prmt.b32 %r5542, %r5543, %r5544, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5542;
	ld.local.u32 	%r5547, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5546, %r5547, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5546;
	st.local.u32 	[%rd7+8], %r7790;
	st.local.u32 	[%rd7+4], %r7790;
	st.local.u32 	[%rd7], %r7790;
	st.local.u32 	[%rd6+12], %r7790;
	st.local.u32 	[%rd6+8], %r7790;
	st.local.u32 	[%rd6+4], %r7790;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_53:
	setp.eq.s16 	%p13, %rs1, 26;
	@%p13 bra 	$L__BB0_65;

	setp.eq.s16 	%p14, %rs1, 27;
	@%p14 bra 	$L__BB0_55;
	bra.uni 	$L__BB0_79;

$L__BB0_55:
	ld.local.u32 	%r1148, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7782, %r7757, %r1148, %r3;
	// end inline asm
	ld.local.u32 	%r1151, [%rd8+12];
	ld.local.u32 	%r1152, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7783, %r1151, %r1152, %r3;
	// end inline asm
	ld.local.u32 	%r1155, [%rd8+8];
	ld.local.u32 	%r1156, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7784, %r1155, %r1156, %r3;
	// end inline asm
	ld.local.u32 	%r1159, [%rd8+4];
	ld.local.u32 	%r1160, [%rd8];
	// begin inline asm
	prmt.b32 %r7785, %r1159, %r1160, %r3;
	// end inline asm
	ld.local.u32 	%r1163, [%rd8];
	ld.local.u32 	%r1164, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7778, %r1163, %r1164, %r3;
	// end inline asm
	ld.local.u32 	%r1167, [%rd7+12];
	ld.local.u32 	%r1168, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7779, %r1167, %r1168, %r3;
	// end inline asm
	ld.local.u32 	%r1171, [%rd7+8];
	ld.local.u32 	%r1172, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7780, %r1171, %r1172, %r3;
	// end inline asm
	ld.local.u32 	%r1175, [%rd7+4];
	ld.local.u32 	%r1176, [%rd7];
	// begin inline asm
	prmt.b32 %r7781, %r1175, %r1176, %r3;
	// end inline asm
	ld.local.u32 	%r1179, [%rd7];
	ld.local.u32 	%r1180, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7774, %r1179, %r1180, %r3;
	// end inline asm
	ld.local.u32 	%r1183, [%rd6+12];
	ld.local.u32 	%r1184, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7775, %r1183, %r1184, %r3;
	// end inline asm
	ld.local.u32 	%r1187, [%rd6+8];
	ld.local.u32 	%r1188, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7776, %r1187, %r1188, %r3;
	// end inline asm
	ld.local.u32 	%r1191, [%rd6+4];
	ld.local.u32 	%r1192, [%rd6];
	// begin inline asm
	prmt.b32 %r7777, %r1191, %r1192, %r3;
	// end inline asm
	ld.local.u32 	%r1195, [%rd6];
	ld.local.u32 	%r1196, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7770, %r1195, %r1196, %r3;
	// end inline asm
	ld.local.u32 	%r1199, [%rd5+12];
	ld.local.u32 	%r1200, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7771, %r1199, %r1200, %r3;
	// end inline asm
	ld.local.u32 	%r1203, [%rd5+8];
	ld.local.u32 	%r1204, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7772, %r1203, %r1204, %r3;
	// end inline asm
	ld.local.u32 	%r1207, [%rd5+4];
	ld.local.u32 	%r1208, [%rd5];
	// begin inline asm
	prmt.b32 %r7773, %r1207, %r1208, %r3;
	// end inline asm
	ld.local.u32 	%r1211, [%rd5];
	ld.local.u32 	%r1212, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7766, %r1211, %r1212, %r3;
	// end inline asm
	ld.local.u32 	%r1215, [%rd4+12];
	ld.local.u32 	%r1216, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7767, %r1215, %r1216, %r3;
	// end inline asm
	ld.local.u32 	%r1219, [%rd4+8];
	ld.local.u32 	%r1220, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7768, %r1219, %r1220, %r3;
	// end inline asm
	ld.local.u32 	%r1223, [%rd4+4];
	ld.local.u32 	%r1224, [%rd4];
	// begin inline asm
	prmt.b32 %r7769, %r1223, %r1224, %r3;
	// end inline asm
	ld.local.u32 	%r1227, [%rd4];
	ld.local.u32 	%r1228, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7762, %r1227, %r1228, %r3;
	// end inline asm
	ld.local.u32 	%r1231, [%rd3+12];
	ld.local.u32 	%r1232, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7763, %r1231, %r1232, %r3;
	// end inline asm
	ld.local.u32 	%r1235, [%rd3+8];
	ld.local.u32 	%r1236, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7764, %r1235, %r1236, %r3;
	// end inline asm
	ld.local.u32 	%r1239, [%rd3+4];
	ld.local.u32 	%r1240, [%rd3];
	// begin inline asm
	prmt.b32 %r7765, %r1239, %r1240, %r3;
	// end inline asm
	ld.local.u32 	%r1243, [%rd3];
	ld.local.u32 	%r1244, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7758, %r1243, %r1244, %r3;
	// end inline asm
	ld.local.u32 	%r1247, [%rd2+12];
	ld.local.u32 	%r1248, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7759, %r1247, %r1248, %r3;
	// end inline asm
	ld.local.u32 	%r1251, [%rd2+8];
	ld.local.u32 	%r1252, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7760, %r1251, %r1252, %r3;
	// end inline asm
	ld.local.u32 	%r1255, [%rd2+4];
	ld.local.u32 	%r1256, [%rd2];
	// begin inline asm
	prmt.b32 %r7761, %r1255, %r1256, %r3;
	// end inline asm
	ld.local.u32 	%r1259, [%rd2];
	ld.local.u32 	%r1260, [%rd1+12];
	// begin inline asm
	prmt.b32 %r1258, %r1259, %r1260, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r1258;
	ld.local.u32 	%r1263, [%rd1+12];
	ld.local.u32 	%r1264, [%rd1+8];
	// begin inline asm
	prmt.b32 %r1262, %r1263, %r1264, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r1262;
	ld.local.u32 	%r1267, [%rd1+8];
	ld.local.u32 	%r1268, [%rd1+4];
	// begin inline asm
	prmt.b32 %r1266, %r1267, %r1268, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r1266;
	ld.local.u32 	%r1271, [%rd1+4];
	ld.local.u32 	%r1272, [%rd1];
	// begin inline asm
	prmt.b32 %r1270, %r1271, %r1272, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r1270;
	ld.local.u32 	%r1275, [%rd1];
	// begin inline asm
	prmt.b32 %r1274, %r1275, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r1274;
	st.local.u32 	[%rd7+8], %r7757;
	st.local.u32 	[%rd7+4], %r7757;
	st.local.u32 	[%rd7], %r7757;
	st.local.u32 	[%rd6+12], %r7757;
	st.local.u32 	[%rd6+8], %r7757;
	st.local.u32 	[%rd6+4], %r7757;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_92:
	setp.eq.s16 	%p87, %rs1, 6;
	@%p87 bra 	$L__BB0_153;

	setp.eq.s16 	%p88, %rs1, 7;
	@%p88 bra 	$L__BB0_94;
	bra.uni 	$L__BB0_157;

$L__BB0_94:
	ld.local.u32 	%r6711, [%rd7];
	ld.local.u32 	%r6712, [%rd6+12];
	// begin inline asm
	prmt.b32 %r6710, %r6711, %r6712, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6710;
	ld.local.u32 	%r6715, [%rd6+12];
	ld.local.u32 	%r6716, [%rd6+8];
	// begin inline asm
	prmt.b32 %r6714, %r6715, %r6716, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6714;
	ld.local.u32 	%r6719, [%rd6+8];
	ld.local.u32 	%r6720, [%rd6+4];
	// begin inline asm
	prmt.b32 %r6718, %r6719, %r6720, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6718;
	ld.local.u32 	%r6723, [%rd6+4];
	ld.local.u32 	%r6724, [%rd6];
	// begin inline asm
	prmt.b32 %r6722, %r6723, %r6724, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6722;
	ld.local.u32 	%r6727, [%rd6];
	ld.local.u32 	%r6728, [%rd5+12];
	// begin inline asm
	prmt.b32 %r6726, %r6727, %r6728, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6726;
	ld.local.u32 	%r6731, [%rd5+12];
	ld.local.u32 	%r6732, [%rd5+8];
	// begin inline asm
	prmt.b32 %r6730, %r6731, %r6732, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6730;
	ld.local.u32 	%r6735, [%rd5+8];
	ld.local.u32 	%r6736, [%rd5+4];
	// begin inline asm
	prmt.b32 %r6734, %r6735, %r6736, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6734;
	ld.local.u32 	%r6739, [%rd5+4];
	ld.local.u32 	%r6740, [%rd5];
	// begin inline asm
	prmt.b32 %r6738, %r6739, %r6740, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6738;
	ld.local.u32 	%r6743, [%rd5];
	ld.local.u32 	%r6744, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6742, %r6743, %r6744, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6742;
	ld.local.u32 	%r6747, [%rd4+12];
	ld.local.u32 	%r6748, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6746, %r6747, %r6748, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6746;
	ld.local.u32 	%r6751, [%rd4+8];
	ld.local.u32 	%r6752, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6750, %r6751, %r6752, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6750;
	ld.local.u32 	%r6755, [%rd4+4];
	ld.local.u32 	%r6756, [%rd4];
	// begin inline asm
	prmt.b32 %r6754, %r6755, %r6756, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6754;
	ld.local.u32 	%r6759, [%rd4];
	ld.local.u32 	%r6760, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6758, %r6759, %r6760, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6758;
	ld.local.u32 	%r6763, [%rd3+12];
	ld.local.u32 	%r6764, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6762, %r6763, %r6764, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6762;
	ld.local.u32 	%r6767, [%rd3+8];
	ld.local.u32 	%r6768, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6766, %r6767, %r6768, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6766;
	ld.local.u32 	%r6771, [%rd3+4];
	ld.local.u32 	%r6772, [%rd3];
	// begin inline asm
	prmt.b32 %r6770, %r6771, %r6772, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6770;
	ld.local.u32 	%r6775, [%rd3];
	ld.local.u32 	%r6776, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6774, %r6775, %r6776, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6774;
	ld.local.u32 	%r6779, [%rd2+12];
	ld.local.u32 	%r6780, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6778, %r6779, %r6780, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r6778;
	ld.local.u32 	%r6783, [%rd2+8];
	ld.local.u32 	%r6784, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6782, %r6783, %r6784, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r6782;
	ld.local.u32 	%r6787, [%rd2+4];
	ld.local.u32 	%r6788, [%rd2];
	// begin inline asm
	prmt.b32 %r6786, %r6787, %r6788, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r6786;
	ld.local.u32 	%r6791, [%rd2];
	ld.local.u32 	%r6792, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6790, %r6791, %r6792, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r6790;
	ld.local.u32 	%r6795, [%rd1+12];
	ld.local.u32 	%r6796, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6794, %r6795, %r6796, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r6794;
	ld.local.u32 	%r6799, [%rd1+8];
	ld.local.u32 	%r6800, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6798, %r6799, %r6800, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r6798;
	ld.local.u32 	%r6803, [%rd1+4];
	ld.local.u32 	%r6804, [%rd1];
	// begin inline asm
	prmt.b32 %r6802, %r6803, %r6804, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r6802;
	ld.local.u32 	%r6807, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6806, %r6807, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r6806;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_14:
	setp.eq.s16 	%p42, %rs1, 6;
	@%p42 bra 	$L__BB0_75;

	setp.eq.s16 	%p43, %rs1, 7;
	@%p43 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_79;

$L__BB0_16:
	ld.local.u32 	%r4078, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7762, %r7757, %r4078, %r3;
	// end inline asm
	ld.local.u32 	%r4081, [%rd8+12];
	ld.local.u32 	%r4082, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7763, %r4081, %r4082, %r3;
	// end inline asm
	ld.local.u32 	%r4085, [%rd8+8];
	ld.local.u32 	%r4086, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7764, %r4085, %r4086, %r3;
	// end inline asm
	ld.local.u32 	%r4089, [%rd8+4];
	ld.local.u32 	%r4090, [%rd8];
	// begin inline asm
	prmt.b32 %r7765, %r4089, %r4090, %r3;
	// end inline asm
	ld.local.u32 	%r4093, [%rd8];
	ld.local.u32 	%r4094, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7758, %r4093, %r4094, %r3;
	// end inline asm
	ld.local.u32 	%r4097, [%rd7+12];
	ld.local.u32 	%r4098, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7759, %r4097, %r4098, %r3;
	// end inline asm
	ld.local.u32 	%r4101, [%rd7+8];
	ld.local.u32 	%r4102, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7760, %r4101, %r4102, %r3;
	// end inline asm
	ld.local.u32 	%r4105, [%rd7+4];
	ld.local.u32 	%r4106, [%rd7];
	// begin inline asm
	prmt.b32 %r7761, %r4105, %r4106, %r3;
	// end inline asm
	ld.local.u32 	%r4109, [%rd7];
	ld.local.u32 	%r4110, [%rd6+12];
	// begin inline asm
	prmt.b32 %r4108, %r4109, %r4110, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r4108;
	ld.local.u32 	%r4113, [%rd6+12];
	ld.local.u32 	%r4114, [%rd6+8];
	// begin inline asm
	prmt.b32 %r4112, %r4113, %r4114, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r4112;
	ld.local.u32 	%r4117, [%rd6+8];
	ld.local.u32 	%r4118, [%rd6+4];
	// begin inline asm
	prmt.b32 %r4116, %r4117, %r4118, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r4116;
	ld.local.u32 	%r4121, [%rd6+4];
	ld.local.u32 	%r4122, [%rd6];
	// begin inline asm
	prmt.b32 %r4120, %r4121, %r4122, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r4120;
	ld.local.u32 	%r4125, [%rd6];
	ld.local.u32 	%r4126, [%rd5+12];
	// begin inline asm
	prmt.b32 %r4124, %r4125, %r4126, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r4124;
	ld.local.u32 	%r4129, [%rd5+12];
	ld.local.u32 	%r4130, [%rd5+8];
	// begin inline asm
	prmt.b32 %r4128, %r4129, %r4130, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r4128;
	ld.local.u32 	%r4133, [%rd5+8];
	ld.local.u32 	%r4134, [%rd5+4];
	// begin inline asm
	prmt.b32 %r4132, %r4133, %r4134, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r4132;
	ld.local.u32 	%r4137, [%rd5+4];
	ld.local.u32 	%r4138, [%rd5];
	// begin inline asm
	prmt.b32 %r4136, %r4137, %r4138, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r4136;
	ld.local.u32 	%r4141, [%rd5];
	ld.local.u32 	%r4142, [%rd4+12];
	// begin inline asm
	prmt.b32 %r4140, %r4141, %r4142, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r4140;
	ld.local.u32 	%r4145, [%rd4+12];
	ld.local.u32 	%r4146, [%rd4+8];
	// begin inline asm
	prmt.b32 %r4144, %r4145, %r4146, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r4144;
	ld.local.u32 	%r4149, [%rd4+8];
	ld.local.u32 	%r4150, [%rd4+4];
	// begin inline asm
	prmt.b32 %r4148, %r4149, %r4150, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r4148;
	ld.local.u32 	%r4153, [%rd4+4];
	ld.local.u32 	%r4154, [%rd4];
	// begin inline asm
	prmt.b32 %r4152, %r4153, %r4154, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r4152;
	ld.local.u32 	%r4157, [%rd4];
	ld.local.u32 	%r4158, [%rd3+12];
	// begin inline asm
	prmt.b32 %r4156, %r4157, %r4158, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r4156;
	ld.local.u32 	%r4161, [%rd3+12];
	ld.local.u32 	%r4162, [%rd3+8];
	// begin inline asm
	prmt.b32 %r4160, %r4161, %r4162, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r4160;
	ld.local.u32 	%r4165, [%rd3+8];
	ld.local.u32 	%r4166, [%rd3+4];
	// begin inline asm
	prmt.b32 %r4164, %r4165, %r4166, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r4164;
	ld.local.u32 	%r4169, [%rd3+4];
	ld.local.u32 	%r4170, [%rd3];
	// begin inline asm
	prmt.b32 %r4168, %r4169, %r4170, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r4168;
	ld.local.u32 	%r4173, [%rd3];
	ld.local.u32 	%r4174, [%rd2+12];
	// begin inline asm
	prmt.b32 %r4172, %r4173, %r4174, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r4172;
	ld.local.u32 	%r4177, [%rd2+12];
	ld.local.u32 	%r4178, [%rd2+8];
	// begin inline asm
	prmt.b32 %r4176, %r4177, %r4178, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r4176;
	ld.local.u32 	%r4181, [%rd2+8];
	ld.local.u32 	%r4182, [%rd2+4];
	// begin inline asm
	prmt.b32 %r4180, %r4181, %r4182, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r4180;
	ld.local.u32 	%r4185, [%rd2+4];
	ld.local.u32 	%r4186, [%rd2];
	// begin inline asm
	prmt.b32 %r4184, %r4185, %r4186, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r4184;
	ld.local.u32 	%r4189, [%rd2];
	ld.local.u32 	%r4190, [%rd1+12];
	// begin inline asm
	prmt.b32 %r4188, %r4189, %r4190, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r4188;
	ld.local.u32 	%r4193, [%rd1+12];
	ld.local.u32 	%r4194, [%rd1+8];
	// begin inline asm
	prmt.b32 %r4192, %r4193, %r4194, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r4192;
	ld.local.u32 	%r4197, [%rd1+8];
	ld.local.u32 	%r4198, [%rd1+4];
	// begin inline asm
	prmt.b32 %r4196, %r4197, %r4198, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r4196;
	ld.local.u32 	%r4201, [%rd1+4];
	ld.local.u32 	%r4202, [%rd1];
	// begin inline asm
	prmt.b32 %r4200, %r4201, %r4202, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r4200;
	ld.local.u32 	%r4205, [%rd1];
	// begin inline asm
	prmt.b32 %r4204, %r4205, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r4204;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7766, %r7757;
	mov.u32 	%r7767, %r7757;
	mov.u32 	%r7768, %r7757;
	mov.u32 	%r7769, %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_123:
	setp.eq.s16 	%p64, %rs1, 22;
	@%p64 bra 	$L__BB0_145;

	setp.eq.s16 	%p65, %rs1, 23;
	@%p65 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_157;

$L__BB0_125:
	ld.local.u32 	%r5639, [%rd3];
	ld.local.u32 	%r5640, [%rd2+12];
	// begin inline asm
	prmt.b32 %r5638, %r5639, %r5640, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5638;
	ld.local.u32 	%r5643, [%rd2+12];
	ld.local.u32 	%r5644, [%rd2+8];
	// begin inline asm
	prmt.b32 %r5642, %r5643, %r5644, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5642;
	ld.local.u32 	%r5647, [%rd2+8];
	ld.local.u32 	%r5648, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5646, %r5647, %r5648, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5646;
	ld.local.u32 	%r5651, [%rd2+4];
	ld.local.u32 	%r5652, [%rd2];
	// begin inline asm
	prmt.b32 %r5650, %r5651, %r5652, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5650;
	ld.local.u32 	%r5655, [%rd2];
	ld.local.u32 	%r5656, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5654, %r5655, %r5656, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5654;
	ld.local.u32 	%r5659, [%rd1+12];
	ld.local.u32 	%r5660, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5658, %r5659, %r5660, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5658;
	ld.local.u32 	%r5663, [%rd1+8];
	ld.local.u32 	%r5664, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5662, %r5663, %r5664, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r5662;
	ld.local.u32 	%r5667, [%rd1+4];
	ld.local.u32 	%r5668, [%rd1];
	// begin inline asm
	prmt.b32 %r5666, %r5667, %r5668, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r5666;
	ld.local.u32 	%r5671, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5670, %r5671, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r5670;
	st.local.u32 	[%rd6+8], %r7790;
	st.local.u32 	[%rd6+4], %r7790;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_45:
	setp.eq.s16 	%p19, %rs1, 22;
	@%p19 bra 	$L__BB0_67;

	setp.eq.s16 	%p20, %rs1, 23;
	@%p20 bra 	$L__BB0_47;
	bra.uni 	$L__BB0_79;

$L__BB0_47:
	ld.local.u32 	%r1702, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7778, %r7757, %r1702, %r3;
	// end inline asm
	ld.local.u32 	%r1705, [%rd8+12];
	ld.local.u32 	%r1706, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7779, %r1705, %r1706, %r3;
	// end inline asm
	ld.local.u32 	%r1709, [%rd8+8];
	ld.local.u32 	%r1710, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7780, %r1709, %r1710, %r3;
	// end inline asm
	ld.local.u32 	%r1713, [%rd8+4];
	ld.local.u32 	%r1714, [%rd8];
	// begin inline asm
	prmt.b32 %r7781, %r1713, %r1714, %r3;
	// end inline asm
	ld.local.u32 	%r1717, [%rd8];
	ld.local.u32 	%r1718, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7774, %r1717, %r1718, %r3;
	// end inline asm
	ld.local.u32 	%r1721, [%rd7+12];
	ld.local.u32 	%r1722, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7775, %r1721, %r1722, %r3;
	// end inline asm
	ld.local.u32 	%r1725, [%rd7+8];
	ld.local.u32 	%r1726, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7776, %r1725, %r1726, %r3;
	// end inline asm
	ld.local.u32 	%r1729, [%rd7+4];
	ld.local.u32 	%r1730, [%rd7];
	// begin inline asm
	prmt.b32 %r7777, %r1729, %r1730, %r3;
	// end inline asm
	ld.local.u32 	%r1733, [%rd7];
	ld.local.u32 	%r1734, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7770, %r1733, %r1734, %r3;
	// end inline asm
	ld.local.u32 	%r1737, [%rd6+12];
	ld.local.u32 	%r1738, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7771, %r1737, %r1738, %r3;
	// end inline asm
	ld.local.u32 	%r1741, [%rd6+8];
	ld.local.u32 	%r1742, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7772, %r1741, %r1742, %r3;
	// end inline asm
	ld.local.u32 	%r1745, [%rd6+4];
	ld.local.u32 	%r1746, [%rd6];
	// begin inline asm
	prmt.b32 %r7773, %r1745, %r1746, %r3;
	// end inline asm
	ld.local.u32 	%r1749, [%rd6];
	ld.local.u32 	%r1750, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7766, %r1749, %r1750, %r3;
	// end inline asm
	ld.local.u32 	%r1753, [%rd5+12];
	ld.local.u32 	%r1754, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7767, %r1753, %r1754, %r3;
	// end inline asm
	ld.local.u32 	%r1757, [%rd5+8];
	ld.local.u32 	%r1758, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7768, %r1757, %r1758, %r3;
	// end inline asm
	ld.local.u32 	%r1761, [%rd5+4];
	ld.local.u32 	%r1762, [%rd5];
	// begin inline asm
	prmt.b32 %r7769, %r1761, %r1762, %r3;
	// end inline asm
	ld.local.u32 	%r1765, [%rd5];
	ld.local.u32 	%r1766, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7762, %r1765, %r1766, %r3;
	// end inline asm
	ld.local.u32 	%r1769, [%rd4+12];
	ld.local.u32 	%r1770, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7763, %r1769, %r1770, %r3;
	// end inline asm
	ld.local.u32 	%r1773, [%rd4+8];
	ld.local.u32 	%r1774, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7764, %r1773, %r1774, %r3;
	// end inline asm
	ld.local.u32 	%r1777, [%rd4+4];
	ld.local.u32 	%r1778, [%rd4];
	// begin inline asm
	prmt.b32 %r7765, %r1777, %r1778, %r3;
	// end inline asm
	ld.local.u32 	%r1781, [%rd4];
	ld.local.u32 	%r1782, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7758, %r1781, %r1782, %r3;
	// end inline asm
	ld.local.u32 	%r1785, [%rd3+12];
	ld.local.u32 	%r1786, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7759, %r1785, %r1786, %r3;
	// end inline asm
	ld.local.u32 	%r1789, [%rd3+8];
	ld.local.u32 	%r1790, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7760, %r1789, %r1790, %r3;
	// end inline asm
	ld.local.u32 	%r1793, [%rd3+4];
	ld.local.u32 	%r1794, [%rd3];
	// begin inline asm
	prmt.b32 %r7761, %r1793, %r1794, %r3;
	// end inline asm
	ld.local.u32 	%r1797, [%rd3];
	ld.local.u32 	%r1798, [%rd2+12];
	// begin inline asm
	prmt.b32 %r1796, %r1797, %r1798, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r1796;
	ld.local.u32 	%r1801, [%rd2+12];
	ld.local.u32 	%r1802, [%rd2+8];
	// begin inline asm
	prmt.b32 %r1800, %r1801, %r1802, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r1800;
	ld.local.u32 	%r1805, [%rd2+8];
	ld.local.u32 	%r1806, [%rd2+4];
	// begin inline asm
	prmt.b32 %r1804, %r1805, %r1806, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r1804;
	ld.local.u32 	%r1809, [%rd2+4];
	ld.local.u32 	%r1810, [%rd2];
	// begin inline asm
	prmt.b32 %r1808, %r1809, %r1810, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r1808;
	ld.local.u32 	%r1813, [%rd2];
	ld.local.u32 	%r1814, [%rd1+12];
	// begin inline asm
	prmt.b32 %r1812, %r1813, %r1814, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r1812;
	ld.local.u32 	%r1817, [%rd1+12];
	ld.local.u32 	%r1818, [%rd1+8];
	// begin inline asm
	prmt.b32 %r1816, %r1817, %r1818, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r1816;
	ld.local.u32 	%r1821, [%rd1+8];
	ld.local.u32 	%r1822, [%rd1+4];
	// begin inline asm
	prmt.b32 %r1820, %r1821, %r1822, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r1820;
	ld.local.u32 	%r1825, [%rd1+4];
	ld.local.u32 	%r1826, [%rd1];
	// begin inline asm
	prmt.b32 %r1824, %r1825, %r1826, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r1824;
	ld.local.u32 	%r1829, [%rd1];
	// begin inline asm
	prmt.b32 %r1828, %r1829, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r1828;
	st.local.u32 	[%rd6+8], %r7757;
	st.local.u32 	[%rd6+4], %r7757;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_107:
	setp.eq.s16 	%p76, %rs1, 14;
	@%p76 bra 	$L__BB0_149;

	setp.eq.s16 	%p77, %rs1, 15;
	@%p77 bra 	$L__BB0_109;
	bra.uni 	$L__BB0_157;

$L__BB0_109:
	ld.local.u32 	%r6047, [%rd5];
	ld.local.u32 	%r6048, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6046, %r6047, %r6048, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6046;
	ld.local.u32 	%r6051, [%rd4+12];
	ld.local.u32 	%r6052, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6050, %r6051, %r6052, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6050;
	ld.local.u32 	%r6055, [%rd4+8];
	ld.local.u32 	%r6056, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6054, %r6055, %r6056, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6054;
	ld.local.u32 	%r6059, [%rd4+4];
	ld.local.u32 	%r6060, [%rd4];
	// begin inline asm
	prmt.b32 %r6058, %r6059, %r6060, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6058;
	ld.local.u32 	%r6063, [%rd4];
	ld.local.u32 	%r6064, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6062, %r6063, %r6064, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6062;
	ld.local.u32 	%r6067, [%rd3+12];
	ld.local.u32 	%r6068, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6066, %r6067, %r6068, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6066;
	ld.local.u32 	%r6071, [%rd3+8];
	ld.local.u32 	%r6072, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6070, %r6071, %r6072, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6070;
	ld.local.u32 	%r6075, [%rd3+4];
	ld.local.u32 	%r6076, [%rd3];
	// begin inline asm
	prmt.b32 %r6074, %r6075, %r6076, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6074;
	ld.local.u32 	%r6079, [%rd3];
	ld.local.u32 	%r6080, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6078, %r6079, %r6080, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6078;
	ld.local.u32 	%r6083, [%rd2+12];
	ld.local.u32 	%r6084, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6082, %r6083, %r6084, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6082;
	ld.local.u32 	%r6087, [%rd2+8];
	ld.local.u32 	%r6088, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6086, %r6087, %r6088, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6086;
	ld.local.u32 	%r6091, [%rd2+4];
	ld.local.u32 	%r6092, [%rd2];
	// begin inline asm
	prmt.b32 %r6090, %r6091, %r6092, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6090;
	ld.local.u32 	%r6095, [%rd2];
	ld.local.u32 	%r6096, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6094, %r6095, %r6096, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6094;
	ld.local.u32 	%r6099, [%rd1+12];
	ld.local.u32 	%r6100, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6098, %r6099, %r6100, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6098;
	ld.local.u32 	%r6103, [%rd1+8];
	ld.local.u32 	%r6104, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6102, %r6103, %r6104, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6102;
	ld.local.u32 	%r6107, [%rd1+4];
	ld.local.u32 	%r6108, [%rd1];
	// begin inline asm
	prmt.b32 %r6106, %r6107, %r6108, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6106;
	ld.local.u32 	%r6111, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6110, %r6111, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6110;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_29:
	setp.eq.s16 	%p31, %rs1, 14;
	@%p31 bra 	$L__BB0_71;

	setp.eq.s16 	%p32, %rs1, 15;
	@%p32 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_79;

$L__BB0_31:
	ld.local.u32 	%r2858, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7770, %r7757, %r2858, %r3;
	// end inline asm
	ld.local.u32 	%r2861, [%rd8+12];
	ld.local.u32 	%r2862, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7771, %r2861, %r2862, %r3;
	// end inline asm
	ld.local.u32 	%r2865, [%rd8+8];
	ld.local.u32 	%r2866, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7772, %r2865, %r2866, %r3;
	// end inline asm
	ld.local.u32 	%r2869, [%rd8+4];
	ld.local.u32 	%r2870, [%rd8];
	// begin inline asm
	prmt.b32 %r7773, %r2869, %r2870, %r3;
	// end inline asm
	ld.local.u32 	%r2873, [%rd8];
	ld.local.u32 	%r2874, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7766, %r2873, %r2874, %r3;
	// end inline asm
	ld.local.u32 	%r2877, [%rd7+12];
	ld.local.u32 	%r2878, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7767, %r2877, %r2878, %r3;
	// end inline asm
	ld.local.u32 	%r2881, [%rd7+8];
	ld.local.u32 	%r2882, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7768, %r2881, %r2882, %r3;
	// end inline asm
	ld.local.u32 	%r2885, [%rd7+4];
	ld.local.u32 	%r2886, [%rd7];
	// begin inline asm
	prmt.b32 %r7769, %r2885, %r2886, %r3;
	// end inline asm
	ld.local.u32 	%r2889, [%rd7];
	ld.local.u32 	%r2890, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7762, %r2889, %r2890, %r3;
	// end inline asm
	ld.local.u32 	%r2893, [%rd6+12];
	ld.local.u32 	%r2894, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7763, %r2893, %r2894, %r3;
	// end inline asm
	ld.local.u32 	%r2897, [%rd6+8];
	ld.local.u32 	%r2898, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7764, %r2897, %r2898, %r3;
	// end inline asm
	ld.local.u32 	%r2901, [%rd6+4];
	ld.local.u32 	%r2902, [%rd6];
	// begin inline asm
	prmt.b32 %r7765, %r2901, %r2902, %r3;
	// end inline asm
	ld.local.u32 	%r2905, [%rd6];
	ld.local.u32 	%r2906, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7758, %r2905, %r2906, %r3;
	// end inline asm
	ld.local.u32 	%r2909, [%rd5+12];
	ld.local.u32 	%r2910, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7759, %r2909, %r2910, %r3;
	// end inline asm
	ld.local.u32 	%r2913, [%rd5+8];
	ld.local.u32 	%r2914, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7760, %r2913, %r2914, %r3;
	// end inline asm
	ld.local.u32 	%r2917, [%rd5+4];
	ld.local.u32 	%r2918, [%rd5];
	// begin inline asm
	prmt.b32 %r7761, %r2917, %r2918, %r3;
	// end inline asm
	ld.local.u32 	%r2921, [%rd5];
	ld.local.u32 	%r2922, [%rd4+12];
	// begin inline asm
	prmt.b32 %r2920, %r2921, %r2922, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r2920;
	ld.local.u32 	%r2925, [%rd4+12];
	ld.local.u32 	%r2926, [%rd4+8];
	// begin inline asm
	prmt.b32 %r2924, %r2925, %r2926, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r2924;
	ld.local.u32 	%r2929, [%rd4+8];
	ld.local.u32 	%r2930, [%rd4+4];
	// begin inline asm
	prmt.b32 %r2928, %r2929, %r2930, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r2928;
	ld.local.u32 	%r2933, [%rd4+4];
	ld.local.u32 	%r2934, [%rd4];
	// begin inline asm
	prmt.b32 %r2932, %r2933, %r2934, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r2932;
	ld.local.u32 	%r2937, [%rd4];
	ld.local.u32 	%r2938, [%rd3+12];
	// begin inline asm
	prmt.b32 %r2936, %r2937, %r2938, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r2936;
	ld.local.u32 	%r2941, [%rd3+12];
	ld.local.u32 	%r2942, [%rd3+8];
	// begin inline asm
	prmt.b32 %r2940, %r2941, %r2942, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r2940;
	ld.local.u32 	%r2945, [%rd3+8];
	ld.local.u32 	%r2946, [%rd3+4];
	// begin inline asm
	prmt.b32 %r2944, %r2945, %r2946, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r2944;
	ld.local.u32 	%r2949, [%rd3+4];
	ld.local.u32 	%r2950, [%rd3];
	// begin inline asm
	prmt.b32 %r2948, %r2949, %r2950, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r2948;
	ld.local.u32 	%r2953, [%rd3];
	ld.local.u32 	%r2954, [%rd2+12];
	// begin inline asm
	prmt.b32 %r2952, %r2953, %r2954, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r2952;
	ld.local.u32 	%r2957, [%rd2+12];
	ld.local.u32 	%r2958, [%rd2+8];
	// begin inline asm
	prmt.b32 %r2956, %r2957, %r2958, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r2956;
	ld.local.u32 	%r2961, [%rd2+8];
	ld.local.u32 	%r2962, [%rd2+4];
	// begin inline asm
	prmt.b32 %r2960, %r2961, %r2962, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r2960;
	ld.local.u32 	%r2965, [%rd2+4];
	ld.local.u32 	%r2966, [%rd2];
	// begin inline asm
	prmt.b32 %r2964, %r2965, %r2966, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r2964;
	ld.local.u32 	%r2969, [%rd2];
	ld.local.u32 	%r2970, [%rd1+12];
	// begin inline asm
	prmt.b32 %r2968, %r2969, %r2970, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r2968;
	ld.local.u32 	%r2973, [%rd1+12];
	ld.local.u32 	%r2974, [%rd1+8];
	// begin inline asm
	prmt.b32 %r2972, %r2973, %r2974, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r2972;
	ld.local.u32 	%r2977, [%rd1+8];
	ld.local.u32 	%r2978, [%rd1+4];
	// begin inline asm
	prmt.b32 %r2976, %r2977, %r2978, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r2976;
	ld.local.u32 	%r2981, [%rd1+4];
	ld.local.u32 	%r2982, [%rd1];
	// begin inline asm
	prmt.b32 %r2980, %r2981, %r2982, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r2980;
	ld.local.u32 	%r2985, [%rd1];
	// begin inline asm
	prmt.b32 %r2984, %r2985, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r2984;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_138:
	setp.eq.s16 	%p53, %rs1, 30;
	@%p53 bra 	$L__BB0_141;

	setp.ne.s16 	%p54, %rs1, 31;
	@%p54 bra 	$L__BB0_157;

	ld.local.u32 	%r5487, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5486, %r5487, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5486;
	st.local.u32 	[%rd8+8], %r7790;
	st.local.u32 	[%rd8+4], %r7790;
	st.local.u32 	[%rd8], %r7790;
	st.local.u32 	[%rd7+12], %r7790;
	st.local.u32 	[%rd7+8], %r7790;
	st.local.u32 	[%rd7+4], %r7790;
	st.local.u32 	[%rd7], %r7790;
	st.local.u32 	[%rd6+12], %r7790;
	st.local.u32 	[%rd6+8], %r7790;
	st.local.u32 	[%rd6+4], %r7790;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_60:
	setp.eq.s16 	%p8, %rs1, 30;
	@%p8 bra 	$L__BB0_63;

	setp.ne.s16 	%p9, %rs1, 31;
	@%p9 bra 	$L__BB0_79;

	ld.local.u32 	%r610, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7786, %r7757, %r610, %r3;
	// end inline asm
	ld.local.u32 	%r613, [%rd8+12];
	ld.local.u32 	%r614, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7787, %r613, %r614, %r3;
	// end inline asm
	ld.local.u32 	%r617, [%rd8+8];
	ld.local.u32 	%r618, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7788, %r617, %r618, %r3;
	// end inline asm
	ld.local.u32 	%r621, [%rd8+4];
	ld.local.u32 	%r622, [%rd8];
	// begin inline asm
	prmt.b32 %r7789, %r621, %r622, %r3;
	// end inline asm
	ld.local.u32 	%r625, [%rd8];
	ld.local.u32 	%r626, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7782, %r625, %r626, %r3;
	// end inline asm
	ld.local.u32 	%r629, [%rd7+12];
	ld.local.u32 	%r630, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7783, %r629, %r630, %r3;
	// end inline asm
	ld.local.u32 	%r633, [%rd7+8];
	ld.local.u32 	%r634, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7784, %r633, %r634, %r3;
	// end inline asm
	ld.local.u32 	%r637, [%rd7+4];
	ld.local.u32 	%r638, [%rd7];
	// begin inline asm
	prmt.b32 %r7785, %r637, %r638, %r3;
	// end inline asm
	ld.local.u32 	%r641, [%rd7];
	ld.local.u32 	%r642, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7778, %r641, %r642, %r3;
	// end inline asm
	ld.local.u32 	%r645, [%rd6+12];
	ld.local.u32 	%r646, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7779, %r645, %r646, %r3;
	// end inline asm
	ld.local.u32 	%r649, [%rd6+8];
	ld.local.u32 	%r650, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7780, %r649, %r650, %r3;
	// end inline asm
	ld.local.u32 	%r653, [%rd6+4];
	ld.local.u32 	%r654, [%rd6];
	// begin inline asm
	prmt.b32 %r7781, %r653, %r654, %r3;
	// end inline asm
	ld.local.u32 	%r657, [%rd6];
	ld.local.u32 	%r658, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7774, %r657, %r658, %r3;
	// end inline asm
	ld.local.u32 	%r661, [%rd5+12];
	ld.local.u32 	%r662, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7775, %r661, %r662, %r3;
	// end inline asm
	ld.local.u32 	%r665, [%rd5+8];
	ld.local.u32 	%r666, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7776, %r665, %r666, %r3;
	// end inline asm
	ld.local.u32 	%r669, [%rd5+4];
	ld.local.u32 	%r670, [%rd5];
	// begin inline asm
	prmt.b32 %r7777, %r669, %r670, %r3;
	// end inline asm
	ld.local.u32 	%r673, [%rd5];
	ld.local.u32 	%r674, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7770, %r673, %r674, %r3;
	// end inline asm
	ld.local.u32 	%r677, [%rd4+12];
	ld.local.u32 	%r678, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7771, %r677, %r678, %r3;
	// end inline asm
	ld.local.u32 	%r681, [%rd4+8];
	ld.local.u32 	%r682, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7772, %r681, %r682, %r3;
	// end inline asm
	ld.local.u32 	%r685, [%rd4+4];
	ld.local.u32 	%r686, [%rd4];
	// begin inline asm
	prmt.b32 %r7773, %r685, %r686, %r3;
	// end inline asm
	ld.local.u32 	%r689, [%rd4];
	ld.local.u32 	%r690, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7766, %r689, %r690, %r3;
	// end inline asm
	ld.local.u32 	%r693, [%rd3+12];
	ld.local.u32 	%r694, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7767, %r693, %r694, %r3;
	// end inline asm
	ld.local.u32 	%r697, [%rd3+8];
	ld.local.u32 	%r698, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7768, %r697, %r698, %r3;
	// end inline asm
	ld.local.u32 	%r701, [%rd3+4];
	ld.local.u32 	%r702, [%rd3];
	// begin inline asm
	prmt.b32 %r7769, %r701, %r702, %r3;
	// end inline asm
	ld.local.u32 	%r705, [%rd3];
	ld.local.u32 	%r706, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7762, %r705, %r706, %r3;
	// end inline asm
	ld.local.u32 	%r709, [%rd2+12];
	ld.local.u32 	%r710, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7763, %r709, %r710, %r3;
	// end inline asm
	ld.local.u32 	%r713, [%rd2+8];
	ld.local.u32 	%r714, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7764, %r713, %r714, %r3;
	// end inline asm
	ld.local.u32 	%r717, [%rd2+4];
	ld.local.u32 	%r718, [%rd2];
	// begin inline asm
	prmt.b32 %r7765, %r717, %r718, %r3;
	// end inline asm
	ld.local.u32 	%r721, [%rd2];
	ld.local.u32 	%r722, [%rd1+12];
	// begin inline asm
	prmt.b32 %r7758, %r721, %r722, %r3;
	// end inline asm
	ld.local.u32 	%r725, [%rd1+12];
	ld.local.u32 	%r726, [%rd1+8];
	// begin inline asm
	prmt.b32 %r7759, %r725, %r726, %r3;
	// end inline asm
	ld.local.u32 	%r729, [%rd1+8];
	ld.local.u32 	%r730, [%rd1+4];
	// begin inline asm
	prmt.b32 %r7760, %r729, %r730, %r3;
	// end inline asm
	ld.local.u32 	%r733, [%rd1+4];
	ld.local.u32 	%r734, [%rd1];
	// begin inline asm
	prmt.b32 %r7761, %r733, %r734, %r3;
	// end inline asm
	ld.local.u32 	%r737, [%rd1];
	// begin inline asm
	prmt.b32 %r736, %r737, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r736;
	st.local.u32 	[%rd8+8], %r7757;
	st.local.u32 	[%rd8+4], %r7757;
	st.local.u32 	[%rd8], %r7757;
	st.local.u32 	[%rd7+12], %r7757;
	st.local.u32 	[%rd7+8], %r7757;
	st.local.u32 	[%rd7+4], %r7757;
	st.local.u32 	[%rd7], %r7757;
	st.local.u32 	[%rd6+12], %r7757;
	st.local.u32 	[%rd6+8], %r7757;
	st.local.u32 	[%rd6+4], %r7757;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_148:
	ld.local.u32 	%r5982, [%rd4+12];
	ld.local.u32 	%r5983, [%rd4+8];
	// begin inline asm
	prmt.b32 %r5981, %r5982, %r5983, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5981;
	ld.local.u32 	%r5986, [%rd4+8];
	ld.local.u32 	%r5987, [%rd4+4];
	// begin inline asm
	prmt.b32 %r5985, %r5986, %r5987, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5985;
	ld.local.u32 	%r5990, [%rd4+4];
	ld.local.u32 	%r5991, [%rd4];
	// begin inline asm
	prmt.b32 %r5989, %r5990, %r5991, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5989;
	ld.local.u32 	%r5994, [%rd4];
	ld.local.u32 	%r5995, [%rd3+12];
	// begin inline asm
	prmt.b32 %r5993, %r5994, %r5995, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5993;
	ld.local.u32 	%r5998, [%rd3+12];
	ld.local.u32 	%r5999, [%rd3+8];
	// begin inline asm
	prmt.b32 %r5997, %r5998, %r5999, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5997;
	ld.local.u32 	%r6002, [%rd3+8];
	ld.local.u32 	%r6003, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6001, %r6002, %r6003, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6001;
	ld.local.u32 	%r6006, [%rd3+4];
	ld.local.u32 	%r6007, [%rd3];
	// begin inline asm
	prmt.b32 %r6005, %r6006, %r6007, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6005;
	ld.local.u32 	%r6010, [%rd3];
	ld.local.u32 	%r6011, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6009, %r6010, %r6011, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6009;
	ld.local.u32 	%r6014, [%rd2+12];
	ld.local.u32 	%r6015, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6013, %r6014, %r6015, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6013;
	ld.local.u32 	%r6018, [%rd2+8];
	ld.local.u32 	%r6019, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6017, %r6018, %r6019, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6017;
	ld.local.u32 	%r6022, [%rd2+4];
	ld.local.u32 	%r6023, [%rd2];
	// begin inline asm
	prmt.b32 %r6021, %r6022, %r6023, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6021;
	ld.local.u32 	%r6026, [%rd2];
	ld.local.u32 	%r6027, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6025, %r6026, %r6027, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6025;
	ld.local.u32 	%r6030, [%rd1+12];
	ld.local.u32 	%r6031, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6029, %r6030, %r6031, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6029;
	ld.local.u32 	%r6034, [%rd1+8];
	ld.local.u32 	%r6035, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6033, %r6034, %r6035, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6033;
	ld.local.u32 	%r6038, [%rd1+4];
	ld.local.u32 	%r6039, [%rd1];
	// begin inline asm
	prmt.b32 %r6037, %r6038, %r6039, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6037;
	ld.local.u32 	%r6042, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6041, %r6042, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6041;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_70:
	ld.local.u32 	%r2710, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7777, %r7757, %r2710, %r3;
	// end inline asm
	ld.local.u32 	%r2713, [%rd8+12];
	ld.local.u32 	%r2714, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7770, %r2713, %r2714, %r3;
	// end inline asm
	ld.local.u32 	%r2717, [%rd8+8];
	ld.local.u32 	%r2718, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7771, %r2717, %r2718, %r3;
	// end inline asm
	ld.local.u32 	%r2721, [%rd8+4];
	ld.local.u32 	%r2722, [%rd8];
	// begin inline asm
	prmt.b32 %r7772, %r2721, %r2722, %r3;
	// end inline asm
	ld.local.u32 	%r2725, [%rd8];
	ld.local.u32 	%r2726, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7773, %r2725, %r2726, %r3;
	// end inline asm
	ld.local.u32 	%r2729, [%rd7+12];
	ld.local.u32 	%r2730, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7766, %r2729, %r2730, %r3;
	// end inline asm
	ld.local.u32 	%r2733, [%rd7+8];
	ld.local.u32 	%r2734, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7767, %r2733, %r2734, %r3;
	// end inline asm
	ld.local.u32 	%r2737, [%rd7+4];
	ld.local.u32 	%r2738, [%rd7];
	// begin inline asm
	prmt.b32 %r7768, %r2737, %r2738, %r3;
	// end inline asm
	ld.local.u32 	%r2741, [%rd7];
	ld.local.u32 	%r2742, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7769, %r2741, %r2742, %r3;
	// end inline asm
	ld.local.u32 	%r2745, [%rd6+12];
	ld.local.u32 	%r2746, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7762, %r2745, %r2746, %r3;
	// end inline asm
	ld.local.u32 	%r2749, [%rd6+8];
	ld.local.u32 	%r2750, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7763, %r2749, %r2750, %r3;
	// end inline asm
	ld.local.u32 	%r2753, [%rd6+4];
	ld.local.u32 	%r2754, [%rd6];
	// begin inline asm
	prmt.b32 %r7764, %r2753, %r2754, %r3;
	// end inline asm
	ld.local.u32 	%r2757, [%rd6];
	ld.local.u32 	%r2758, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7765, %r2757, %r2758, %r3;
	// end inline asm
	ld.local.u32 	%r2761, [%rd5+12];
	ld.local.u32 	%r2762, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7758, %r2761, %r2762, %r3;
	// end inline asm
	ld.local.u32 	%r2765, [%rd5+8];
	ld.local.u32 	%r2766, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7759, %r2765, %r2766, %r3;
	// end inline asm
	ld.local.u32 	%r2769, [%rd5+4];
	ld.local.u32 	%r2770, [%rd5];
	// begin inline asm
	prmt.b32 %r7760, %r2769, %r2770, %r3;
	// end inline asm
	ld.local.u32 	%r2773, [%rd5];
	ld.local.u32 	%r2774, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7761, %r2773, %r2774, %r3;
	// end inline asm
	ld.local.u32 	%r2777, [%rd4+12];
	ld.local.u32 	%r2778, [%rd4+8];
	// begin inline asm
	prmt.b32 %r2776, %r2777, %r2778, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r2776;
	ld.local.u32 	%r2781, [%rd4+8];
	ld.local.u32 	%r2782, [%rd4+4];
	// begin inline asm
	prmt.b32 %r2780, %r2781, %r2782, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r2780;
	ld.local.u32 	%r2785, [%rd4+4];
	ld.local.u32 	%r2786, [%rd4];
	// begin inline asm
	prmt.b32 %r2784, %r2785, %r2786, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r2784;
	ld.local.u32 	%r2789, [%rd4];
	ld.local.u32 	%r2790, [%rd3+12];
	// begin inline asm
	prmt.b32 %r2788, %r2789, %r2790, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r2788;
	ld.local.u32 	%r2793, [%rd3+12];
	ld.local.u32 	%r2794, [%rd3+8];
	// begin inline asm
	prmt.b32 %r2792, %r2793, %r2794, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r2792;
	ld.local.u32 	%r2797, [%rd3+8];
	ld.local.u32 	%r2798, [%rd3+4];
	// begin inline asm
	prmt.b32 %r2796, %r2797, %r2798, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r2796;
	ld.local.u32 	%r2801, [%rd3+4];
	ld.local.u32 	%r2802, [%rd3];
	// begin inline asm
	prmt.b32 %r2800, %r2801, %r2802, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r2800;
	ld.local.u32 	%r2805, [%rd3];
	ld.local.u32 	%r2806, [%rd2+12];
	// begin inline asm
	prmt.b32 %r2804, %r2805, %r2806, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r2804;
	ld.local.u32 	%r2809, [%rd2+12];
	ld.local.u32 	%r2810, [%rd2+8];
	// begin inline asm
	prmt.b32 %r2808, %r2809, %r2810, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r2808;
	ld.local.u32 	%r2813, [%rd2+8];
	ld.local.u32 	%r2814, [%rd2+4];
	// begin inline asm
	prmt.b32 %r2812, %r2813, %r2814, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r2812;
	ld.local.u32 	%r2817, [%rd2+4];
	ld.local.u32 	%r2818, [%rd2];
	// begin inline asm
	prmt.b32 %r2816, %r2817, %r2818, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r2816;
	ld.local.u32 	%r2821, [%rd2];
	ld.local.u32 	%r2822, [%rd1+12];
	// begin inline asm
	prmt.b32 %r2820, %r2821, %r2822, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r2820;
	ld.local.u32 	%r2825, [%rd1+12];
	ld.local.u32 	%r2826, [%rd1+8];
	// begin inline asm
	prmt.b32 %r2824, %r2825, %r2826, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r2824;
	ld.local.u32 	%r2829, [%rd1+8];
	ld.local.u32 	%r2830, [%rd1+4];
	// begin inline asm
	prmt.b32 %r2828, %r2829, %r2830, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r2828;
	ld.local.u32 	%r2833, [%rd1+4];
	ld.local.u32 	%r2834, [%rd1];
	// begin inline asm
	prmt.b32 %r2832, %r2833, %r2834, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r2832;
	ld.local.u32 	%r2837, [%rd1];
	// begin inline asm
	prmt.b32 %r2836, %r2837, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r2836;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_152:
	ld.local.u32 	%r6614, [%rd6+12];
	ld.local.u32 	%r6615, [%rd6+8];
	// begin inline asm
	prmt.b32 %r6613, %r6614, %r6615, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6613;
	ld.local.u32 	%r6618, [%rd6+8];
	ld.local.u32 	%r6619, [%rd6+4];
	// begin inline asm
	prmt.b32 %r6617, %r6618, %r6619, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6617;
	ld.local.u32 	%r6622, [%rd6+4];
	ld.local.u32 	%r6623, [%rd6];
	// begin inline asm
	prmt.b32 %r6621, %r6622, %r6623, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6621;
	ld.local.u32 	%r6626, [%rd6];
	ld.local.u32 	%r6627, [%rd5+12];
	// begin inline asm
	prmt.b32 %r6625, %r6626, %r6627, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6625;
	ld.local.u32 	%r6630, [%rd5+12];
	ld.local.u32 	%r6631, [%rd5+8];
	// begin inline asm
	prmt.b32 %r6629, %r6630, %r6631, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6629;
	ld.local.u32 	%r6634, [%rd5+8];
	ld.local.u32 	%r6635, [%rd5+4];
	// begin inline asm
	prmt.b32 %r6633, %r6634, %r6635, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6633;
	ld.local.u32 	%r6638, [%rd5+4];
	ld.local.u32 	%r6639, [%rd5];
	// begin inline asm
	prmt.b32 %r6637, %r6638, %r6639, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6637;
	ld.local.u32 	%r6642, [%rd5];
	ld.local.u32 	%r6643, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6641, %r6642, %r6643, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6641;
	ld.local.u32 	%r6646, [%rd4+12];
	ld.local.u32 	%r6647, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6645, %r6646, %r6647, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6645;
	ld.local.u32 	%r6650, [%rd4+8];
	ld.local.u32 	%r6651, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6649, %r6650, %r6651, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6649;
	ld.local.u32 	%r6654, [%rd4+4];
	ld.local.u32 	%r6655, [%rd4];
	// begin inline asm
	prmt.b32 %r6653, %r6654, %r6655, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6653;
	ld.local.u32 	%r6658, [%rd4];
	ld.local.u32 	%r6659, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6657, %r6658, %r6659, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6657;
	ld.local.u32 	%r6662, [%rd3+12];
	ld.local.u32 	%r6663, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6661, %r6662, %r6663, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6661;
	ld.local.u32 	%r6666, [%rd3+8];
	ld.local.u32 	%r6667, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6665, %r6666, %r6667, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6665;
	ld.local.u32 	%r6670, [%rd3+4];
	ld.local.u32 	%r6671, [%rd3];
	// begin inline asm
	prmt.b32 %r6669, %r6670, %r6671, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6669;
	ld.local.u32 	%r6674, [%rd3];
	ld.local.u32 	%r6675, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6673, %r6674, %r6675, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6673;
	ld.local.u32 	%r6678, [%rd2+12];
	ld.local.u32 	%r6679, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6677, %r6678, %r6679, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6677;
	ld.local.u32 	%r6682, [%rd2+8];
	ld.local.u32 	%r6683, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6681, %r6682, %r6683, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r6681;
	ld.local.u32 	%r6686, [%rd2+4];
	ld.local.u32 	%r6687, [%rd2];
	// begin inline asm
	prmt.b32 %r6685, %r6686, %r6687, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r6685;
	ld.local.u32 	%r6690, [%rd2];
	ld.local.u32 	%r6691, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6689, %r6690, %r6691, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r6689;
	ld.local.u32 	%r6694, [%rd1+12];
	ld.local.u32 	%r6695, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6693, %r6694, %r6695, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r6693;
	ld.local.u32 	%r6698, [%rd1+8];
	ld.local.u32 	%r6699, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6697, %r6698, %r6699, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r6697;
	ld.local.u32 	%r6702, [%rd1+4];
	ld.local.u32 	%r6703, [%rd1];
	// begin inline asm
	prmt.b32 %r6701, %r6702, %r6703, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r6701;
	ld.local.u32 	%r6706, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6705, %r6706, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r6705;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_74:
	ld.local.u32 	%r3922, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7769, %r7757, %r3922, %r3;
	// end inline asm
	ld.local.u32 	%r3925, [%rd8+12];
	ld.local.u32 	%r3926, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7762, %r3925, %r3926, %r3;
	// end inline asm
	ld.local.u32 	%r3929, [%rd8+8];
	ld.local.u32 	%r3930, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7763, %r3929, %r3930, %r3;
	// end inline asm
	ld.local.u32 	%r3933, [%rd8+4];
	ld.local.u32 	%r3934, [%rd8];
	// begin inline asm
	prmt.b32 %r7764, %r3933, %r3934, %r3;
	// end inline asm
	ld.local.u32 	%r3937, [%rd8];
	ld.local.u32 	%r3938, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7765, %r3937, %r3938, %r3;
	// end inline asm
	ld.local.u32 	%r3941, [%rd7+12];
	ld.local.u32 	%r3942, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7758, %r3941, %r3942, %r3;
	// end inline asm
	ld.local.u32 	%r3945, [%rd7+8];
	ld.local.u32 	%r3946, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7759, %r3945, %r3946, %r3;
	// end inline asm
	ld.local.u32 	%r3949, [%rd7+4];
	ld.local.u32 	%r3950, [%rd7];
	// begin inline asm
	prmt.b32 %r7760, %r3949, %r3950, %r3;
	// end inline asm
	ld.local.u32 	%r3953, [%rd7];
	ld.local.u32 	%r3954, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7761, %r3953, %r3954, %r3;
	// end inline asm
	ld.local.u32 	%r3957, [%rd6+12];
	ld.local.u32 	%r3958, [%rd6+8];
	// begin inline asm
	prmt.b32 %r3956, %r3957, %r3958, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r3956;
	ld.local.u32 	%r3961, [%rd6+8];
	ld.local.u32 	%r3962, [%rd6+4];
	// begin inline asm
	prmt.b32 %r3960, %r3961, %r3962, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r3960;
	ld.local.u32 	%r3965, [%rd6+4];
	ld.local.u32 	%r3966, [%rd6];
	// begin inline asm
	prmt.b32 %r3964, %r3965, %r3966, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r3964;
	ld.local.u32 	%r3969, [%rd6];
	ld.local.u32 	%r3970, [%rd5+12];
	// begin inline asm
	prmt.b32 %r3968, %r3969, %r3970, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r3968;
	ld.local.u32 	%r3973, [%rd5+12];
	ld.local.u32 	%r3974, [%rd5+8];
	// begin inline asm
	prmt.b32 %r3972, %r3973, %r3974, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r3972;
	ld.local.u32 	%r3977, [%rd5+8];
	ld.local.u32 	%r3978, [%rd5+4];
	// begin inline asm
	prmt.b32 %r3976, %r3977, %r3978, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r3976;
	ld.local.u32 	%r3981, [%rd5+4];
	ld.local.u32 	%r3982, [%rd5];
	// begin inline asm
	prmt.b32 %r3980, %r3981, %r3982, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r3980;
	ld.local.u32 	%r3985, [%rd5];
	ld.local.u32 	%r3986, [%rd4+12];
	// begin inline asm
	prmt.b32 %r3984, %r3985, %r3986, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r3984;
	ld.local.u32 	%r3989, [%rd4+12];
	ld.local.u32 	%r3990, [%rd4+8];
	// begin inline asm
	prmt.b32 %r3988, %r3989, %r3990, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r3988;
	ld.local.u32 	%r3993, [%rd4+8];
	ld.local.u32 	%r3994, [%rd4+4];
	// begin inline asm
	prmt.b32 %r3992, %r3993, %r3994, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r3992;
	ld.local.u32 	%r3997, [%rd4+4];
	ld.local.u32 	%r3998, [%rd4];
	// begin inline asm
	prmt.b32 %r3996, %r3997, %r3998, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r3996;
	ld.local.u32 	%r4001, [%rd4];
	ld.local.u32 	%r4002, [%rd3+12];
	// begin inline asm
	prmt.b32 %r4000, %r4001, %r4002, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r4000;
	ld.local.u32 	%r4005, [%rd3+12];
	ld.local.u32 	%r4006, [%rd3+8];
	// begin inline asm
	prmt.b32 %r4004, %r4005, %r4006, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r4004;
	ld.local.u32 	%r4009, [%rd3+8];
	ld.local.u32 	%r4010, [%rd3+4];
	// begin inline asm
	prmt.b32 %r4008, %r4009, %r4010, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r4008;
	ld.local.u32 	%r4013, [%rd3+4];
	ld.local.u32 	%r4014, [%rd3];
	// begin inline asm
	prmt.b32 %r4012, %r4013, %r4014, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r4012;
	ld.local.u32 	%r4017, [%rd3];
	ld.local.u32 	%r4018, [%rd2+12];
	// begin inline asm
	prmt.b32 %r4016, %r4017, %r4018, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r4016;
	ld.local.u32 	%r4021, [%rd2+12];
	ld.local.u32 	%r4022, [%rd2+8];
	// begin inline asm
	prmt.b32 %r4020, %r4021, %r4022, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r4020;
	ld.local.u32 	%r4025, [%rd2+8];
	ld.local.u32 	%r4026, [%rd2+4];
	// begin inline asm
	prmt.b32 %r4024, %r4025, %r4026, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r4024;
	ld.local.u32 	%r4029, [%rd2+4];
	ld.local.u32 	%r4030, [%rd2];
	// begin inline asm
	prmt.b32 %r4028, %r4029, %r4030, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r4028;
	ld.local.u32 	%r4033, [%rd2];
	ld.local.u32 	%r4034, [%rd1+12];
	// begin inline asm
	prmt.b32 %r4032, %r4033, %r4034, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r4032;
	ld.local.u32 	%r4037, [%rd1+12];
	ld.local.u32 	%r4038, [%rd1+8];
	// begin inline asm
	prmt.b32 %r4036, %r4037, %r4038, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r4036;
	ld.local.u32 	%r4041, [%rd1+8];
	ld.local.u32 	%r4042, [%rd1+4];
	// begin inline asm
	prmt.b32 %r4040, %r4041, %r4042, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r4040;
	ld.local.u32 	%r4045, [%rd1+4];
	ld.local.u32 	%r4046, [%rd1];
	// begin inline asm
	prmt.b32 %r4044, %r4045, %r4046, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r4044;
	ld.local.u32 	%r4049, [%rd1];
	// begin inline asm
	prmt.b32 %r4048, %r4049, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r4048;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7766, %r7757;
	mov.u32 	%r7767, %r7757;
	mov.u32 	%r7768, %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_144:
	ld.local.u32 	%r5606, [%rd2+12];
	ld.local.u32 	%r5607, [%rd2+8];
	// begin inline asm
	prmt.b32 %r5605, %r5606, %r5607, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5605;
	ld.local.u32 	%r5610, [%rd2+8];
	ld.local.u32 	%r5611, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5609, %r5610, %r5611, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5609;
	ld.local.u32 	%r5614, [%rd2+4];
	ld.local.u32 	%r5615, [%rd2];
	// begin inline asm
	prmt.b32 %r5613, %r5614, %r5615, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5613;
	ld.local.u32 	%r5618, [%rd2];
	ld.local.u32 	%r5619, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5617, %r5618, %r5619, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5617;
	ld.local.u32 	%r5622, [%rd1+12];
	ld.local.u32 	%r5623, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5621, %r5622, %r5623, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5621;
	ld.local.u32 	%r5626, [%rd1+8];
	ld.local.u32 	%r5627, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5625, %r5626, %r5627, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5625;
	ld.local.u32 	%r5630, [%rd1+4];
	ld.local.u32 	%r5631, [%rd1];
	// begin inline asm
	prmt.b32 %r5629, %r5630, %r5631, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r5629;
	ld.local.u32 	%r5634, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5633, %r5634, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r5633;
	st.local.u32 	[%rd6+12], %r7790;
	st.local.u32 	[%rd6+8], %r7790;
	st.local.u32 	[%rd6+4], %r7790;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_66:
	ld.local.u32 	%r1562, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7785, %r7757, %r1562, %r3;
	// end inline asm
	ld.local.u32 	%r1565, [%rd8+12];
	ld.local.u32 	%r1566, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7778, %r1565, %r1566, %r3;
	// end inline asm
	ld.local.u32 	%r1569, [%rd8+8];
	ld.local.u32 	%r1570, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7779, %r1569, %r1570, %r3;
	// end inline asm
	ld.local.u32 	%r1573, [%rd8+4];
	ld.local.u32 	%r1574, [%rd8];
	// begin inline asm
	prmt.b32 %r7780, %r1573, %r1574, %r3;
	// end inline asm
	ld.local.u32 	%r1577, [%rd8];
	ld.local.u32 	%r1578, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7781, %r1577, %r1578, %r3;
	// end inline asm
	ld.local.u32 	%r1581, [%rd7+12];
	ld.local.u32 	%r1582, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7774, %r1581, %r1582, %r3;
	// end inline asm
	ld.local.u32 	%r1585, [%rd7+8];
	ld.local.u32 	%r1586, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7775, %r1585, %r1586, %r3;
	// end inline asm
	ld.local.u32 	%r1589, [%rd7+4];
	ld.local.u32 	%r1590, [%rd7];
	// begin inline asm
	prmt.b32 %r7776, %r1589, %r1590, %r3;
	// end inline asm
	ld.local.u32 	%r1593, [%rd7];
	ld.local.u32 	%r1594, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7777, %r1593, %r1594, %r3;
	// end inline asm
	ld.local.u32 	%r1597, [%rd6+12];
	ld.local.u32 	%r1598, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7770, %r1597, %r1598, %r3;
	// end inline asm
	ld.local.u32 	%r1601, [%rd6+8];
	ld.local.u32 	%r1602, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7771, %r1601, %r1602, %r3;
	// end inline asm
	ld.local.u32 	%r1605, [%rd6+4];
	ld.local.u32 	%r1606, [%rd6];
	// begin inline asm
	prmt.b32 %r7772, %r1605, %r1606, %r3;
	// end inline asm
	ld.local.u32 	%r1609, [%rd6];
	ld.local.u32 	%r1610, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7773, %r1609, %r1610, %r3;
	// end inline asm
	ld.local.u32 	%r1613, [%rd5+12];
	ld.local.u32 	%r1614, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7766, %r1613, %r1614, %r3;
	// end inline asm
	ld.local.u32 	%r1617, [%rd5+8];
	ld.local.u32 	%r1618, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7767, %r1617, %r1618, %r3;
	// end inline asm
	ld.local.u32 	%r1621, [%rd5+4];
	ld.local.u32 	%r1622, [%rd5];
	// begin inline asm
	prmt.b32 %r7768, %r1621, %r1622, %r3;
	// end inline asm
	ld.local.u32 	%r1625, [%rd5];
	ld.local.u32 	%r1626, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7769, %r1625, %r1626, %r3;
	// end inline asm
	ld.local.u32 	%r1629, [%rd4+12];
	ld.local.u32 	%r1630, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7762, %r1629, %r1630, %r3;
	// end inline asm
	ld.local.u32 	%r1633, [%rd4+8];
	ld.local.u32 	%r1634, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7763, %r1633, %r1634, %r3;
	// end inline asm
	ld.local.u32 	%r1637, [%rd4+4];
	ld.local.u32 	%r1638, [%rd4];
	// begin inline asm
	prmt.b32 %r7764, %r1637, %r1638, %r3;
	// end inline asm
	ld.local.u32 	%r1641, [%rd4];
	ld.local.u32 	%r1642, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7765, %r1641, %r1642, %r3;
	// end inline asm
	ld.local.u32 	%r1645, [%rd3+12];
	ld.local.u32 	%r1646, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7758, %r1645, %r1646, %r3;
	// end inline asm
	ld.local.u32 	%r1649, [%rd3+8];
	ld.local.u32 	%r1650, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7759, %r1649, %r1650, %r3;
	// end inline asm
	ld.local.u32 	%r1653, [%rd3+4];
	ld.local.u32 	%r1654, [%rd3];
	// begin inline asm
	prmt.b32 %r7760, %r1653, %r1654, %r3;
	// end inline asm
	ld.local.u32 	%r1657, [%rd3];
	ld.local.u32 	%r1658, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7761, %r1657, %r1658, %r3;
	// end inline asm
	ld.local.u32 	%r1661, [%rd2+12];
	ld.local.u32 	%r1662, [%rd2+8];
	// begin inline asm
	prmt.b32 %r1660, %r1661, %r1662, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r1660;
	ld.local.u32 	%r1665, [%rd2+8];
	ld.local.u32 	%r1666, [%rd2+4];
	// begin inline asm
	prmt.b32 %r1664, %r1665, %r1666, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r1664;
	ld.local.u32 	%r1669, [%rd2+4];
	ld.local.u32 	%r1670, [%rd2];
	// begin inline asm
	prmt.b32 %r1668, %r1669, %r1670, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r1668;
	ld.local.u32 	%r1673, [%rd2];
	ld.local.u32 	%r1674, [%rd1+12];
	// begin inline asm
	prmt.b32 %r1672, %r1673, %r1674, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r1672;
	ld.local.u32 	%r1677, [%rd1+12];
	ld.local.u32 	%r1678, [%rd1+8];
	// begin inline asm
	prmt.b32 %r1676, %r1677, %r1678, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r1676;
	ld.local.u32 	%r1681, [%rd1+8];
	ld.local.u32 	%r1682, [%rd1+4];
	// begin inline asm
	prmt.b32 %r1680, %r1681, %r1682, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r1680;
	ld.local.u32 	%r1685, [%rd1+4];
	ld.local.u32 	%r1686, [%rd1];
	// begin inline asm
	prmt.b32 %r1684, %r1685, %r1686, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r1684;
	ld.local.u32 	%r1689, [%rd1];
	// begin inline asm
	prmt.b32 %r1688, %r1689, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r1688;
	st.local.u32 	[%rd6+12], %r7757;
	st.local.u32 	[%rd6+8], %r7757;
	st.local.u32 	[%rd6+4], %r7757;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_154:
	ld.local.u32 	%r7026, [%rd7+12];
	ld.local.u32 	%r7027, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7025, %r7026, %r7027, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r7025;
	ld.local.u32 	%r7030, [%rd7+8];
	ld.local.u32 	%r7031, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7029, %r7030, %r7031, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r7029;
	ld.local.u32 	%r7034, [%rd7+4];
	ld.local.u32 	%r7035, [%rd7];
	// begin inline asm
	prmt.b32 %r7033, %r7034, %r7035, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r7033;
	ld.local.u32 	%r7038, [%rd7];
	ld.local.u32 	%r7039, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7037, %r7038, %r7039, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r7037;
	ld.local.u32 	%r7042, [%rd6+12];
	ld.local.u32 	%r7043, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7041, %r7042, %r7043, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r7041;
	ld.local.u32 	%r7046, [%rd6+8];
	ld.local.u32 	%r7047, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7045, %r7046, %r7047, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r7045;
	ld.local.u32 	%r7050, [%rd6+4];
	ld.local.u32 	%r7051, [%rd6];
	// begin inline asm
	prmt.b32 %r7049, %r7050, %r7051, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r7049;
	ld.local.u32 	%r7054, [%rd6];
	ld.local.u32 	%r7055, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7053, %r7054, %r7055, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r7053;
	ld.local.u32 	%r7058, [%rd5+12];
	ld.local.u32 	%r7059, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7057, %r7058, %r7059, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r7057;
	ld.local.u32 	%r7062, [%rd5+8];
	ld.local.u32 	%r7063, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7061, %r7062, %r7063, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r7061;
	ld.local.u32 	%r7066, [%rd5+4];
	ld.local.u32 	%r7067, [%rd5];
	// begin inline asm
	prmt.b32 %r7065, %r7066, %r7067, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r7065;
	ld.local.u32 	%r7070, [%rd5];
	ld.local.u32 	%r7071, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7069, %r7070, %r7071, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r7069;
	ld.local.u32 	%r7074, [%rd4+12];
	ld.local.u32 	%r7075, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7073, %r7074, %r7075, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r7073;
	ld.local.u32 	%r7078, [%rd4+8];
	ld.local.u32 	%r7079, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7077, %r7078, %r7079, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r7077;
	ld.local.u32 	%r7082, [%rd4+4];
	ld.local.u32 	%r7083, [%rd4];
	// begin inline asm
	prmt.b32 %r7081, %r7082, %r7083, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r7081;
	ld.local.u32 	%r7086, [%rd4];
	ld.local.u32 	%r7087, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7085, %r7086, %r7087, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r7085;
	ld.local.u32 	%r7090, [%rd3+12];
	ld.local.u32 	%r7091, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7089, %r7090, %r7091, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r7089;
	ld.local.u32 	%r7094, [%rd3+8];
	ld.local.u32 	%r7095, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7093, %r7094, %r7095, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r7093;
	ld.local.u32 	%r7098, [%rd3+4];
	ld.local.u32 	%r7099, [%rd3];
	// begin inline asm
	prmt.b32 %r7097, %r7098, %r7099, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r7097;
	ld.local.u32 	%r7102, [%rd3];
	ld.local.u32 	%r7103, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7101, %r7102, %r7103, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r7101;
	ld.local.u32 	%r7106, [%rd2+12];
	ld.local.u32 	%r7107, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7105, %r7106, %r7107, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r7105;
	ld.local.u32 	%r7110, [%rd2+8];
	ld.local.u32 	%r7111, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7109, %r7110, %r7111, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r7109;
	ld.local.u32 	%r7114, [%rd2+4];
	ld.local.u32 	%r7115, [%rd2];
	// begin inline asm
	prmt.b32 %r7113, %r7114, %r7115, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r7113;
	ld.local.u32 	%r7118, [%rd2];
	ld.local.u32 	%r7119, [%rd1+12];
	// begin inline asm
	prmt.b32 %r7117, %r7118, %r7119, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r7117;
	ld.local.u32 	%r7122, [%rd1+12];
	ld.local.u32 	%r7123, [%rd1+8];
	// begin inline asm
	prmt.b32 %r7121, %r7122, %r7123, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r7121;
	ld.local.u32 	%r7126, [%rd1+8];
	ld.local.u32 	%r7127, [%rd1+4];
	// begin inline asm
	prmt.b32 %r7125, %r7126, %r7127, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r7125;
	ld.local.u32 	%r7130, [%rd1+4];
	ld.local.u32 	%r7131, [%rd1];
	// begin inline asm
	prmt.b32 %r7129, %r7130, %r7131, %r3;
	// end inline asm
	st.local.u32 	[%rd2+4], %r7129;
	ld.local.u32 	%r7134, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r7133, %r7134, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd2], %r7133;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_76:
	ld.local.u32 	%r4552, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7765, %r7757, %r4552, %r3;
	// end inline asm
	ld.local.u32 	%r4555, [%rd8+12];
	ld.local.u32 	%r4556, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7758, %r4555, %r4556, %r3;
	// end inline asm
	ld.local.u32 	%r4559, [%rd8+8];
	ld.local.u32 	%r4560, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7759, %r4559, %r4560, %r3;
	// end inline asm
	ld.local.u32 	%r4563, [%rd8+4];
	ld.local.u32 	%r4564, [%rd8];
	// begin inline asm
	prmt.b32 %r7760, %r4563, %r4564, %r3;
	// end inline asm
	ld.local.u32 	%r4567, [%rd8];
	ld.local.u32 	%r4568, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7761, %r4567, %r4568, %r3;
	// end inline asm
	ld.local.u32 	%r4571, [%rd7+12];
	ld.local.u32 	%r4572, [%rd7+8];
	// begin inline asm
	prmt.b32 %r4570, %r4571, %r4572, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r4570;
	ld.local.u32 	%r4575, [%rd7+8];
	ld.local.u32 	%r4576, [%rd7+4];
	// begin inline asm
	prmt.b32 %r4574, %r4575, %r4576, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r4574;
	ld.local.u32 	%r4579, [%rd7+4];
	ld.local.u32 	%r4580, [%rd7];
	// begin inline asm
	prmt.b32 %r4578, %r4579, %r4580, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r4578;
	ld.local.u32 	%r4583, [%rd7];
	ld.local.u32 	%r4584, [%rd6+12];
	// begin inline asm
	prmt.b32 %r4582, %r4583, %r4584, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r4582;
	ld.local.u32 	%r4587, [%rd6+12];
	ld.local.u32 	%r4588, [%rd6+8];
	// begin inline asm
	prmt.b32 %r4586, %r4587, %r4588, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r4586;
	ld.local.u32 	%r4591, [%rd6+8];
	ld.local.u32 	%r4592, [%rd6+4];
	// begin inline asm
	prmt.b32 %r4590, %r4591, %r4592, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r4590;
	ld.local.u32 	%r4595, [%rd6+4];
	ld.local.u32 	%r4596, [%rd6];
	// begin inline asm
	prmt.b32 %r4594, %r4595, %r4596, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r4594;
	ld.local.u32 	%r4599, [%rd6];
	ld.local.u32 	%r4600, [%rd5+12];
	// begin inline asm
	prmt.b32 %r4598, %r4599, %r4600, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r4598;
	ld.local.u32 	%r4603, [%rd5+12];
	ld.local.u32 	%r4604, [%rd5+8];
	// begin inline asm
	prmt.b32 %r4602, %r4603, %r4604, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r4602;
	ld.local.u32 	%r4607, [%rd5+8];
	ld.local.u32 	%r4608, [%rd5+4];
	// begin inline asm
	prmt.b32 %r4606, %r4607, %r4608, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r4606;
	ld.local.u32 	%r4611, [%rd5+4];
	ld.local.u32 	%r4612, [%rd5];
	// begin inline asm
	prmt.b32 %r4610, %r4611, %r4612, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r4610;
	ld.local.u32 	%r4615, [%rd5];
	ld.local.u32 	%r4616, [%rd4+12];
	// begin inline asm
	prmt.b32 %r4614, %r4615, %r4616, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r4614;
	ld.local.u32 	%r4619, [%rd4+12];
	ld.local.u32 	%r4620, [%rd4+8];
	// begin inline asm
	prmt.b32 %r4618, %r4619, %r4620, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r4618;
	ld.local.u32 	%r4623, [%rd4+8];
	ld.local.u32 	%r4624, [%rd4+4];
	// begin inline asm
	prmt.b32 %r4622, %r4623, %r4624, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r4622;
	ld.local.u32 	%r4627, [%rd4+4];
	ld.local.u32 	%r4628, [%rd4];
	// begin inline asm
	prmt.b32 %r4626, %r4627, %r4628, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r4626;
	ld.local.u32 	%r4631, [%rd4];
	ld.local.u32 	%r4632, [%rd3+12];
	// begin inline asm
	prmt.b32 %r4630, %r4631, %r4632, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r4630;
	ld.local.u32 	%r4635, [%rd3+12];
	ld.local.u32 	%r4636, [%rd3+8];
	// begin inline asm
	prmt.b32 %r4634, %r4635, %r4636, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r4634;
	ld.local.u32 	%r4639, [%rd3+8];
	ld.local.u32 	%r4640, [%rd3+4];
	// begin inline asm
	prmt.b32 %r4638, %r4639, %r4640, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r4638;
	ld.local.u32 	%r4643, [%rd3+4];
	ld.local.u32 	%r4644, [%rd3];
	// begin inline asm
	prmt.b32 %r4642, %r4643, %r4644, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r4642;
	ld.local.u32 	%r4647, [%rd3];
	ld.local.u32 	%r4648, [%rd2+12];
	// begin inline asm
	prmt.b32 %r4646, %r4647, %r4648, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r4646;
	ld.local.u32 	%r4651, [%rd2+12];
	ld.local.u32 	%r4652, [%rd2+8];
	// begin inline asm
	prmt.b32 %r4650, %r4651, %r4652, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r4650;
	ld.local.u32 	%r4655, [%rd2+8];
	ld.local.u32 	%r4656, [%rd2+4];
	// begin inline asm
	prmt.b32 %r4654, %r4655, %r4656, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r4654;
	ld.local.u32 	%r4659, [%rd2+4];
	ld.local.u32 	%r4660, [%rd2];
	// begin inline asm
	prmt.b32 %r4658, %r4659, %r4660, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r4658;
	ld.local.u32 	%r4663, [%rd2];
	ld.local.u32 	%r4664, [%rd1+12];
	// begin inline asm
	prmt.b32 %r4662, %r4663, %r4664, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r4662;
	ld.local.u32 	%r4667, [%rd1+12];
	ld.local.u32 	%r4668, [%rd1+8];
	// begin inline asm
	prmt.b32 %r4666, %r4667, %r4668, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r4666;
	ld.local.u32 	%r4671, [%rd1+8];
	ld.local.u32 	%r4672, [%rd1+4];
	// begin inline asm
	prmt.b32 %r4670, %r4671, %r4672, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r4670;
	ld.local.u32 	%r4675, [%rd1+4];
	ld.local.u32 	%r4676, [%rd1];
	// begin inline asm
	prmt.b32 %r4674, %r4675, %r4676, %r3;
	// end inline asm
	st.local.u32 	[%rd2+4], %r4674;
	ld.local.u32 	%r4679, [%rd1];
	// begin inline asm
	prmt.b32 %r4678, %r4679, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd2], %r4678;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7762, %r7757;
	mov.u32 	%r7763, %r7757;
	mov.u32 	%r7764, %r7757;
	mov.u32 	%r7766, %r7757;
	mov.u32 	%r7767, %r7757;
	mov.u32 	%r7768, %r7757;
	mov.u32 	%r7769, %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_146:
	ld.local.u32 	%r5762, [%rd3+12];
	ld.local.u32 	%r5763, [%rd3+8];
	// begin inline asm
	prmt.b32 %r5761, %r5762, %r5763, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5761;
	ld.local.u32 	%r5766, [%rd3+8];
	ld.local.u32 	%r5767, [%rd3+4];
	// begin inline asm
	prmt.b32 %r5765, %r5766, %r5767, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5765;
	ld.local.u32 	%r5770, [%rd3+4];
	ld.local.u32 	%r5771, [%rd3];
	// begin inline asm
	prmt.b32 %r5769, %r5770, %r5771, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5769;
	ld.local.u32 	%r5774, [%rd3];
	ld.local.u32 	%r5775, [%rd2+12];
	// begin inline asm
	prmt.b32 %r5773, %r5774, %r5775, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5773;
	ld.local.u32 	%r5778, [%rd2+12];
	ld.local.u32 	%r5779, [%rd2+8];
	// begin inline asm
	prmt.b32 %r5777, %r5778, %r5779, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5777;
	ld.local.u32 	%r5782, [%rd2+8];
	ld.local.u32 	%r5783, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5781, %r5782, %r5783, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5781;
	ld.local.u32 	%r5786, [%rd2+4];
	ld.local.u32 	%r5787, [%rd2];
	// begin inline asm
	prmt.b32 %r5785, %r5786, %r5787, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r5785;
	ld.local.u32 	%r5790, [%rd2];
	ld.local.u32 	%r5791, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5789, %r5790, %r5791, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r5789;
	ld.local.u32 	%r5794, [%rd1+12];
	ld.local.u32 	%r5795, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5793, %r5794, %r5795, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r5793;
	ld.local.u32 	%r5798, [%rd1+8];
	ld.local.u32 	%r5799, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5797, %r5798, %r5799, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r5797;
	ld.local.u32 	%r5802, [%rd1+4];
	ld.local.u32 	%r5803, [%rd1];
	// begin inline asm
	prmt.b32 %r5801, %r5802, %r5803, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r5801;
	ld.local.u32 	%r5806, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5805, %r5806, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r5805;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_68:
	ld.local.u32 	%r2128, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7781, %r7757, %r2128, %r3;
	// end inline asm
	ld.local.u32 	%r2131, [%rd8+12];
	ld.local.u32 	%r2132, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7774, %r2131, %r2132, %r3;
	// end inline asm
	ld.local.u32 	%r2135, [%rd8+8];
	ld.local.u32 	%r2136, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7775, %r2135, %r2136, %r3;
	// end inline asm
	ld.local.u32 	%r2139, [%rd8+4];
	ld.local.u32 	%r2140, [%rd8];
	// begin inline asm
	prmt.b32 %r7776, %r2139, %r2140, %r3;
	// end inline asm
	ld.local.u32 	%r2143, [%rd8];
	ld.local.u32 	%r2144, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7777, %r2143, %r2144, %r3;
	// end inline asm
	ld.local.u32 	%r2147, [%rd7+12];
	ld.local.u32 	%r2148, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7770, %r2147, %r2148, %r3;
	// end inline asm
	ld.local.u32 	%r2151, [%rd7+8];
	ld.local.u32 	%r2152, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7771, %r2151, %r2152, %r3;
	// end inline asm
	ld.local.u32 	%r2155, [%rd7+4];
	ld.local.u32 	%r2156, [%rd7];
	// begin inline asm
	prmt.b32 %r7772, %r2155, %r2156, %r3;
	// end inline asm
	ld.local.u32 	%r2159, [%rd7];
	ld.local.u32 	%r2160, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7773, %r2159, %r2160, %r3;
	// end inline asm
	ld.local.u32 	%r2163, [%rd6+12];
	ld.local.u32 	%r2164, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7766, %r2163, %r2164, %r3;
	// end inline asm
	ld.local.u32 	%r2167, [%rd6+8];
	ld.local.u32 	%r2168, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7767, %r2167, %r2168, %r3;
	// end inline asm
	ld.local.u32 	%r2171, [%rd6+4];
	ld.local.u32 	%r2172, [%rd6];
	// begin inline asm
	prmt.b32 %r7768, %r2171, %r2172, %r3;
	// end inline asm
	ld.local.u32 	%r2175, [%rd6];
	ld.local.u32 	%r2176, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7769, %r2175, %r2176, %r3;
	// end inline asm
	ld.local.u32 	%r2179, [%rd5+12];
	ld.local.u32 	%r2180, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7762, %r2179, %r2180, %r3;
	// end inline asm
	ld.local.u32 	%r2183, [%rd5+8];
	ld.local.u32 	%r2184, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7763, %r2183, %r2184, %r3;
	// end inline asm
	ld.local.u32 	%r2187, [%rd5+4];
	ld.local.u32 	%r2188, [%rd5];
	// begin inline asm
	prmt.b32 %r7764, %r2187, %r2188, %r3;
	// end inline asm
	ld.local.u32 	%r2191, [%rd5];
	ld.local.u32 	%r2192, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7765, %r2191, %r2192, %r3;
	// end inline asm
	ld.local.u32 	%r2195, [%rd4+12];
	ld.local.u32 	%r2196, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7758, %r2195, %r2196, %r3;
	// end inline asm
	ld.local.u32 	%r2199, [%rd4+8];
	ld.local.u32 	%r2200, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7759, %r2199, %r2200, %r3;
	// end inline asm
	ld.local.u32 	%r2203, [%rd4+4];
	ld.local.u32 	%r2204, [%rd4];
	// begin inline asm
	prmt.b32 %r7760, %r2203, %r2204, %r3;
	// end inline asm
	ld.local.u32 	%r2207, [%rd4];
	ld.local.u32 	%r2208, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7761, %r2207, %r2208, %r3;
	// end inline asm
	ld.local.u32 	%r2211, [%rd3+12];
	ld.local.u32 	%r2212, [%rd3+8];
	// begin inline asm
	prmt.b32 %r2210, %r2211, %r2212, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r2210;
	ld.local.u32 	%r2215, [%rd3+8];
	ld.local.u32 	%r2216, [%rd3+4];
	// begin inline asm
	prmt.b32 %r2214, %r2215, %r2216, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r2214;
	ld.local.u32 	%r2219, [%rd3+4];
	ld.local.u32 	%r2220, [%rd3];
	// begin inline asm
	prmt.b32 %r2218, %r2219, %r2220, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r2218;
	ld.local.u32 	%r2223, [%rd3];
	ld.local.u32 	%r2224, [%rd2+12];
	// begin inline asm
	prmt.b32 %r2222, %r2223, %r2224, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r2222;
	ld.local.u32 	%r2227, [%rd2+12];
	ld.local.u32 	%r2228, [%rd2+8];
	// begin inline asm
	prmt.b32 %r2226, %r2227, %r2228, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r2226;
	ld.local.u32 	%r2231, [%rd2+8];
	ld.local.u32 	%r2232, [%rd2+4];
	// begin inline asm
	prmt.b32 %r2230, %r2231, %r2232, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r2230;
	ld.local.u32 	%r2235, [%rd2+4];
	ld.local.u32 	%r2236, [%rd2];
	// begin inline asm
	prmt.b32 %r2234, %r2235, %r2236, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r2234;
	ld.local.u32 	%r2239, [%rd2];
	ld.local.u32 	%r2240, [%rd1+12];
	// begin inline asm
	prmt.b32 %r2238, %r2239, %r2240, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r2238;
	ld.local.u32 	%r2243, [%rd1+12];
	ld.local.u32 	%r2244, [%rd1+8];
	// begin inline asm
	prmt.b32 %r2242, %r2243, %r2244, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r2242;
	ld.local.u32 	%r2247, [%rd1+8];
	ld.local.u32 	%r2248, [%rd1+4];
	// begin inline asm
	prmt.b32 %r2246, %r2247, %r2248, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r2246;
	ld.local.u32 	%r2251, [%rd1+4];
	ld.local.u32 	%r2252, [%rd1];
	// begin inline asm
	prmt.b32 %r2250, %r2251, %r2252, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r2250;
	ld.local.u32 	%r2255, [%rd1];
	// begin inline asm
	prmt.b32 %r2254, %r2255, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r2254;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_150:
	ld.local.u32 	%r6266, [%rd5+12];
	ld.local.u32 	%r6267, [%rd5+8];
	// begin inline asm
	prmt.b32 %r6265, %r6266, %r6267, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6265;
	ld.local.u32 	%r6270, [%rd5+8];
	ld.local.u32 	%r6271, [%rd5+4];
	// begin inline asm
	prmt.b32 %r6269, %r6270, %r6271, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6269;
	ld.local.u32 	%r6274, [%rd5+4];
	ld.local.u32 	%r6275, [%rd5];
	// begin inline asm
	prmt.b32 %r6273, %r6274, %r6275, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6273;
	ld.local.u32 	%r6278, [%rd5];
	ld.local.u32 	%r6279, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6277, %r6278, %r6279, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6277;
	ld.local.u32 	%r6282, [%rd4+12];
	ld.local.u32 	%r6283, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6281, %r6282, %r6283, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6281;
	ld.local.u32 	%r6286, [%rd4+8];
	ld.local.u32 	%r6287, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6285, %r6286, %r6287, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6285;
	ld.local.u32 	%r6290, [%rd4+4];
	ld.local.u32 	%r6291, [%rd4];
	// begin inline asm
	prmt.b32 %r6289, %r6290, %r6291, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6289;
	ld.local.u32 	%r6294, [%rd4];
	ld.local.u32 	%r6295, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6293, %r6294, %r6295, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6293;
	ld.local.u32 	%r6298, [%rd3+12];
	ld.local.u32 	%r6299, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6297, %r6298, %r6299, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6297;
	ld.local.u32 	%r6302, [%rd3+8];
	ld.local.u32 	%r6303, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6301, %r6302, %r6303, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6301;
	ld.local.u32 	%r6306, [%rd3+4];
	ld.local.u32 	%r6307, [%rd3];
	// begin inline asm
	prmt.b32 %r6305, %r6306, %r6307, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6305;
	ld.local.u32 	%r6310, [%rd3];
	ld.local.u32 	%r6311, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6309, %r6310, %r6311, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6309;
	ld.local.u32 	%r6314, [%rd2+12];
	ld.local.u32 	%r6315, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6313, %r6314, %r6315, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6313;
	ld.local.u32 	%r6318, [%rd2+8];
	ld.local.u32 	%r6319, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6317, %r6318, %r6319, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6317;
	ld.local.u32 	%r6322, [%rd2+4];
	ld.local.u32 	%r6323, [%rd2];
	// begin inline asm
	prmt.b32 %r6321, %r6322, %r6323, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6321;
	ld.local.u32 	%r6326, [%rd2];
	ld.local.u32 	%r6327, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6325, %r6326, %r6327, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6325;
	ld.local.u32 	%r6330, [%rd1+12];
	ld.local.u32 	%r6331, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6329, %r6330, %r6331, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6329;
	ld.local.u32 	%r6334, [%rd1+8];
	ld.local.u32 	%r6335, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6333, %r6334, %r6335, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r6333;
	ld.local.u32 	%r6338, [%rd1+4];
	ld.local.u32 	%r6339, [%rd1];
	// begin inline asm
	prmt.b32 %r6337, %r6338, %r6339, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r6337;
	ld.local.u32 	%r6342, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6341, %r6342, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r6341;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_72:
	ld.local.u32 	%r3308, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7773, %r7757, %r3308, %r3;
	// end inline asm
	ld.local.u32 	%r3311, [%rd8+12];
	ld.local.u32 	%r3312, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7766, %r3311, %r3312, %r3;
	// end inline asm
	ld.local.u32 	%r3315, [%rd8+8];
	ld.local.u32 	%r3316, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7767, %r3315, %r3316, %r3;
	// end inline asm
	ld.local.u32 	%r3319, [%rd8+4];
	ld.local.u32 	%r3320, [%rd8];
	// begin inline asm
	prmt.b32 %r7768, %r3319, %r3320, %r3;
	// end inline asm
	ld.local.u32 	%r3323, [%rd8];
	ld.local.u32 	%r3324, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7769, %r3323, %r3324, %r3;
	// end inline asm
	ld.local.u32 	%r3327, [%rd7+12];
	ld.local.u32 	%r3328, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7762, %r3327, %r3328, %r3;
	// end inline asm
	ld.local.u32 	%r3331, [%rd7+8];
	ld.local.u32 	%r3332, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7763, %r3331, %r3332, %r3;
	// end inline asm
	ld.local.u32 	%r3335, [%rd7+4];
	ld.local.u32 	%r3336, [%rd7];
	// begin inline asm
	prmt.b32 %r7764, %r3335, %r3336, %r3;
	// end inline asm
	ld.local.u32 	%r3339, [%rd7];
	ld.local.u32 	%r3340, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7765, %r3339, %r3340, %r3;
	// end inline asm
	ld.local.u32 	%r3343, [%rd6+12];
	ld.local.u32 	%r3344, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7758, %r3343, %r3344, %r3;
	// end inline asm
	ld.local.u32 	%r3347, [%rd6+8];
	ld.local.u32 	%r3348, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7759, %r3347, %r3348, %r3;
	// end inline asm
	ld.local.u32 	%r3351, [%rd6+4];
	ld.local.u32 	%r3352, [%rd6];
	// begin inline asm
	prmt.b32 %r7760, %r3351, %r3352, %r3;
	// end inline asm
	ld.local.u32 	%r3355, [%rd6];
	ld.local.u32 	%r3356, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7761, %r3355, %r3356, %r3;
	// end inline asm
	ld.local.u32 	%r3359, [%rd5+12];
	ld.local.u32 	%r3360, [%rd5+8];
	// begin inline asm
	prmt.b32 %r3358, %r3359, %r3360, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r3358;
	ld.local.u32 	%r3363, [%rd5+8];
	ld.local.u32 	%r3364, [%rd5+4];
	// begin inline asm
	prmt.b32 %r3362, %r3363, %r3364, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r3362;
	ld.local.u32 	%r3367, [%rd5+4];
	ld.local.u32 	%r3368, [%rd5];
	// begin inline asm
	prmt.b32 %r3366, %r3367, %r3368, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r3366;
	ld.local.u32 	%r3371, [%rd5];
	ld.local.u32 	%r3372, [%rd4+12];
	// begin inline asm
	prmt.b32 %r3370, %r3371, %r3372, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r3370;
	ld.local.u32 	%r3375, [%rd4+12];
	ld.local.u32 	%r3376, [%rd4+8];
	// begin inline asm
	prmt.b32 %r3374, %r3375, %r3376, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r3374;
	ld.local.u32 	%r3379, [%rd4+8];
	ld.local.u32 	%r3380, [%rd4+4];
	// begin inline asm
	prmt.b32 %r3378, %r3379, %r3380, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r3378;
	ld.local.u32 	%r3383, [%rd4+4];
	ld.local.u32 	%r3384, [%rd4];
	// begin inline asm
	prmt.b32 %r3382, %r3383, %r3384, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r3382;
	ld.local.u32 	%r3387, [%rd4];
	ld.local.u32 	%r3388, [%rd3+12];
	// begin inline asm
	prmt.b32 %r3386, %r3387, %r3388, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r3386;
	ld.local.u32 	%r3391, [%rd3+12];
	ld.local.u32 	%r3392, [%rd3+8];
	// begin inline asm
	prmt.b32 %r3390, %r3391, %r3392, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r3390;
	ld.local.u32 	%r3395, [%rd3+8];
	ld.local.u32 	%r3396, [%rd3+4];
	// begin inline asm
	prmt.b32 %r3394, %r3395, %r3396, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r3394;
	ld.local.u32 	%r3399, [%rd3+4];
	ld.local.u32 	%r3400, [%rd3];
	// begin inline asm
	prmt.b32 %r3398, %r3399, %r3400, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r3398;
	ld.local.u32 	%r3403, [%rd3];
	ld.local.u32 	%r3404, [%rd2+12];
	// begin inline asm
	prmt.b32 %r3402, %r3403, %r3404, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r3402;
	ld.local.u32 	%r3407, [%rd2+12];
	ld.local.u32 	%r3408, [%rd2+8];
	// begin inline asm
	prmt.b32 %r3406, %r3407, %r3408, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r3406;
	ld.local.u32 	%r3411, [%rd2+8];
	ld.local.u32 	%r3412, [%rd2+4];
	// begin inline asm
	prmt.b32 %r3410, %r3411, %r3412, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r3410;
	ld.local.u32 	%r3415, [%rd2+4];
	ld.local.u32 	%r3416, [%rd2];
	// begin inline asm
	prmt.b32 %r3414, %r3415, %r3416, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r3414;
	ld.local.u32 	%r3419, [%rd2];
	ld.local.u32 	%r3420, [%rd1+12];
	// begin inline asm
	prmt.b32 %r3418, %r3419, %r3420, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r3418;
	ld.local.u32 	%r3423, [%rd1+12];
	ld.local.u32 	%r3424, [%rd1+8];
	// begin inline asm
	prmt.b32 %r3422, %r3423, %r3424, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r3422;
	ld.local.u32 	%r3427, [%rd1+8];
	ld.local.u32 	%r3428, [%rd1+4];
	// begin inline asm
	prmt.b32 %r3426, %r3427, %r3428, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r3426;
	ld.local.u32 	%r3431, [%rd1+4];
	ld.local.u32 	%r3432, [%rd1];
	// begin inline asm
	prmt.b32 %r3430, %r3431, %r3432, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r3430;
	ld.local.u32 	%r3435, [%rd1];
	// begin inline asm
	prmt.b32 %r3434, %r3435, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r3434;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_142:
	ld.local.u32 	%r5514, [%rd1+12];
	ld.local.u32 	%r5515, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5513, %r5514, %r5515, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5513;
	ld.local.u32 	%r5518, [%rd1+8];
	ld.local.u32 	%r5519, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5517, %r5518, %r5519, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5517;
	ld.local.u32 	%r5522, [%rd1+4];
	ld.local.u32 	%r5523, [%rd1];
	// begin inline asm
	prmt.b32 %r5521, %r5522, %r5523, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5521;
	ld.local.u32 	%r5526, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5525, %r5526, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5525;
	st.local.u32 	[%rd7+12], %r7790;
	st.local.u32 	[%rd7+8], %r7790;
	st.local.u32 	[%rd7+4], %r7790;
	st.local.u32 	[%rd7], %r7790;
	st.local.u32 	[%rd6+12], %r7790;
	st.local.u32 	[%rd6+8], %r7790;
	st.local.u32 	[%rd6+4], %r7790;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_64:
	ld.local.u32 	%r1012, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7789, %r7757, %r1012, %r3;
	// end inline asm
	ld.local.u32 	%r1015, [%rd8+12];
	ld.local.u32 	%r1016, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7782, %r1015, %r1016, %r3;
	// end inline asm
	ld.local.u32 	%r1019, [%rd8+8];
	ld.local.u32 	%r1020, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7783, %r1019, %r1020, %r3;
	// end inline asm
	ld.local.u32 	%r1023, [%rd8+4];
	ld.local.u32 	%r1024, [%rd8];
	// begin inline asm
	prmt.b32 %r7784, %r1023, %r1024, %r3;
	// end inline asm
	ld.local.u32 	%r1027, [%rd8];
	ld.local.u32 	%r1028, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7785, %r1027, %r1028, %r3;
	// end inline asm
	ld.local.u32 	%r1031, [%rd7+12];
	ld.local.u32 	%r1032, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7778, %r1031, %r1032, %r3;
	// end inline asm
	ld.local.u32 	%r1035, [%rd7+8];
	ld.local.u32 	%r1036, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7779, %r1035, %r1036, %r3;
	// end inline asm
	ld.local.u32 	%r1039, [%rd7+4];
	ld.local.u32 	%r1040, [%rd7];
	// begin inline asm
	prmt.b32 %r7780, %r1039, %r1040, %r3;
	// end inline asm
	ld.local.u32 	%r1043, [%rd7];
	ld.local.u32 	%r1044, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7781, %r1043, %r1044, %r3;
	// end inline asm
	ld.local.u32 	%r1047, [%rd6+12];
	ld.local.u32 	%r1048, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7774, %r1047, %r1048, %r3;
	// end inline asm
	ld.local.u32 	%r1051, [%rd6+8];
	ld.local.u32 	%r1052, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7775, %r1051, %r1052, %r3;
	// end inline asm
	ld.local.u32 	%r1055, [%rd6+4];
	ld.local.u32 	%r1056, [%rd6];
	// begin inline asm
	prmt.b32 %r7776, %r1055, %r1056, %r3;
	// end inline asm
	ld.local.u32 	%r1059, [%rd6];
	ld.local.u32 	%r1060, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7777, %r1059, %r1060, %r3;
	// end inline asm
	ld.local.u32 	%r1063, [%rd5+12];
	ld.local.u32 	%r1064, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7770, %r1063, %r1064, %r3;
	// end inline asm
	ld.local.u32 	%r1067, [%rd5+8];
	ld.local.u32 	%r1068, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7771, %r1067, %r1068, %r3;
	// end inline asm
	ld.local.u32 	%r1071, [%rd5+4];
	ld.local.u32 	%r1072, [%rd5];
	// begin inline asm
	prmt.b32 %r7772, %r1071, %r1072, %r3;
	// end inline asm
	ld.local.u32 	%r1075, [%rd5];
	ld.local.u32 	%r1076, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7773, %r1075, %r1076, %r3;
	// end inline asm
	ld.local.u32 	%r1079, [%rd4+12];
	ld.local.u32 	%r1080, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7766, %r1079, %r1080, %r3;
	// end inline asm
	ld.local.u32 	%r1083, [%rd4+8];
	ld.local.u32 	%r1084, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7767, %r1083, %r1084, %r3;
	// end inline asm
	ld.local.u32 	%r1087, [%rd4+4];
	ld.local.u32 	%r1088, [%rd4];
	// begin inline asm
	prmt.b32 %r7768, %r1087, %r1088, %r3;
	// end inline asm
	ld.local.u32 	%r1091, [%rd4];
	ld.local.u32 	%r1092, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7769, %r1091, %r1092, %r3;
	// end inline asm
	ld.local.u32 	%r1095, [%rd3+12];
	ld.local.u32 	%r1096, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7762, %r1095, %r1096, %r3;
	// end inline asm
	ld.local.u32 	%r1099, [%rd3+8];
	ld.local.u32 	%r1100, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7763, %r1099, %r1100, %r3;
	// end inline asm
	ld.local.u32 	%r1103, [%rd3+4];
	ld.local.u32 	%r1104, [%rd3];
	// begin inline asm
	prmt.b32 %r7764, %r1103, %r1104, %r3;
	// end inline asm
	ld.local.u32 	%r1107, [%rd3];
	ld.local.u32 	%r1108, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7765, %r1107, %r1108, %r3;
	// end inline asm
	ld.local.u32 	%r1111, [%rd2+12];
	ld.local.u32 	%r1112, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7758, %r1111, %r1112, %r3;
	// end inline asm
	ld.local.u32 	%r1115, [%rd2+8];
	ld.local.u32 	%r1116, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7759, %r1115, %r1116, %r3;
	// end inline asm
	ld.local.u32 	%r1119, [%rd2+4];
	ld.local.u32 	%r1120, [%rd2];
	// begin inline asm
	prmt.b32 %r7760, %r1119, %r1120, %r3;
	// end inline asm
	ld.local.u32 	%r1123, [%rd2];
	ld.local.u32 	%r1124, [%rd1+12];
	// begin inline asm
	prmt.b32 %r7761, %r1123, %r1124, %r3;
	// end inline asm
	ld.local.u32 	%r1127, [%rd1+12];
	ld.local.u32 	%r1128, [%rd1+8];
	// begin inline asm
	prmt.b32 %r1126, %r1127, %r1128, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r1126;
	ld.local.u32 	%r1131, [%rd1+8];
	ld.local.u32 	%r1132, [%rd1+4];
	// begin inline asm
	prmt.b32 %r1130, %r1131, %r1132, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r1130;
	ld.local.u32 	%r1135, [%rd1+4];
	ld.local.u32 	%r1136, [%rd1];
	// begin inline asm
	prmt.b32 %r1134, %r1135, %r1136, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r1134;
	ld.local.u32 	%r1139, [%rd1];
	// begin inline asm
	prmt.b32 %r1138, %r1139, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r1138;
	st.local.u32 	[%rd7+12], %r7757;
	st.local.u32 	[%rd7+8], %r7757;
	st.local.u32 	[%rd7+4], %r7757;
	st.local.u32 	[%rd7], %r7757;
	st.local.u32 	[%rd6+12], %r7757;
	st.local.u32 	[%rd6+8], %r7757;
	st.local.u32 	[%rd6+4], %r7757;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_156:
	ld.local.u32 	%r7377, [%rd8+8];
	ld.local.u32 	%r7378, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7376, %r7377, %r7378, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r7376;
	ld.local.u32 	%r7381, [%rd8+4];
	ld.local.u32 	%r7382, [%rd8];
	// begin inline asm
	prmt.b32 %r7380, %r7381, %r7382, %r3;
	// end inline asm
	ld.local.u32 	%r7385, [%rd8];
	st.local.u32 	[%rd8+8], %r7380;
	ld.local.u32 	%r7386, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7384, %r7385, %r7386, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r7384;
	ld.local.u32 	%r7389, [%rd7+12];
	ld.local.u32 	%r7390, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7388, %r7389, %r7390, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r7388;
	ld.local.u32 	%r7393, [%rd7+8];
	ld.local.u32 	%r7394, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7392, %r7393, %r7394, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r7392;
	ld.local.u32 	%r7397, [%rd7+4];
	ld.local.u32 	%r7398, [%rd7];
	// begin inline asm
	prmt.b32 %r7396, %r7397, %r7398, %r3;
	// end inline asm
	ld.local.u32 	%r7401, [%rd7];
	st.local.u32 	[%rd7+8], %r7396;
	ld.local.u32 	%r7402, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7400, %r7401, %r7402, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r7400;
	ld.local.u32 	%r7405, [%rd6+12];
	ld.local.u32 	%r7406, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7404, %r7405, %r7406, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r7404;
	ld.local.u32 	%r7409, [%rd6+8];
	ld.local.u32 	%r7410, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7408, %r7409, %r7410, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r7408;
	ld.local.u32 	%r7413, [%rd6+4];
	ld.local.u32 	%r7414, [%rd6];
	// begin inline asm
	prmt.b32 %r7412, %r7413, %r7414, %r3;
	// end inline asm
	ld.local.u32 	%r7417, [%rd6];
	st.local.u32 	[%rd6+8], %r7412;
	ld.local.u32 	%r7418, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7416, %r7417, %r7418, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r7416;
	ld.local.u32 	%r7421, [%rd5+12];
	ld.local.u32 	%r7422, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7420, %r7421, %r7422, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r7420;
	ld.local.u32 	%r7425, [%rd5+8];
	ld.local.u32 	%r7426, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7424, %r7425, %r7426, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r7424;
	ld.local.u32 	%r7429, [%rd5+4];
	ld.local.u32 	%r7430, [%rd5];
	// begin inline asm
	prmt.b32 %r7428, %r7429, %r7430, %r3;
	// end inline asm
	ld.local.u32 	%r7433, [%rd5];
	st.local.u32 	[%rd5+8], %r7428;
	ld.local.u32 	%r7434, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7432, %r7433, %r7434, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r7432;
	ld.local.u32 	%r7437, [%rd4+12];
	ld.local.u32 	%r7438, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7436, %r7437, %r7438, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r7436;
	ld.local.u32 	%r7441, [%rd4+8];
	ld.local.u32 	%r7442, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7440, %r7441, %r7442, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r7440;
	ld.local.u32 	%r7445, [%rd4+4];
	ld.local.u32 	%r7446, [%rd4];
	// begin inline asm
	prmt.b32 %r7444, %r7445, %r7446, %r3;
	// end inline asm
	ld.local.u32 	%r7449, [%rd4];
	st.local.u32 	[%rd4+8], %r7444;
	ld.local.u32 	%r7450, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7448, %r7449, %r7450, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r7448;
	ld.local.u32 	%r7453, [%rd3+12];
	ld.local.u32 	%r7454, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7452, %r7453, %r7454, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r7452;
	ld.local.u32 	%r7457, [%rd3+8];
	ld.local.u32 	%r7458, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7456, %r7457, %r7458, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r7456;
	ld.local.u32 	%r7461, [%rd3+4];
	ld.local.u32 	%r7462, [%rd3];
	// begin inline asm
	prmt.b32 %r7460, %r7461, %r7462, %r3;
	// end inline asm
	ld.local.u32 	%r7465, [%rd3];
	st.local.u32 	[%rd3+8], %r7460;
	ld.local.u32 	%r7466, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7464, %r7465, %r7466, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r7464;
	ld.local.u32 	%r7469, [%rd2+12];
	ld.local.u32 	%r7470, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7468, %r7469, %r7470, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r7468;
	ld.local.u32 	%r7473, [%rd2+8];
	ld.local.u32 	%r7474, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7472, %r7473, %r7474, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r7472;
	ld.local.u32 	%r7477, [%rd2+4];
	ld.local.u32 	%r7478, [%rd2];
	// begin inline asm
	prmt.b32 %r7476, %r7477, %r7478, %r3;
	// end inline asm
	ld.local.u32 	%r7481, [%rd2];
	st.local.u32 	[%rd2+8], %r7476;
	ld.local.u32 	%r7482, [%rd1+12];
	// begin inline asm
	prmt.b32 %r7480, %r7481, %r7482, %r3;
	// end inline asm
	st.local.u32 	[%rd2+4], %r7480;
	ld.local.u32 	%r7485, [%rd1+12];
	ld.local.u32 	%r7486, [%rd1+8];
	// begin inline asm
	prmt.b32 %r7484, %r7485, %r7486, %r3;
	// end inline asm
	st.local.u32 	[%rd2], %r7484;
	ld.local.u32 	%r7489, [%rd1+8];
	ld.local.u32 	%r7490, [%rd1+4];
	// begin inline asm
	prmt.b32 %r7488, %r7489, %r7490, %r3;
	// end inline asm
	st.local.u32 	[%rd1+12], %r7488;
	ld.local.u32 	%r7493, [%rd1+4];
	ld.local.u32 	%r7494, [%rd1];
	// begin inline asm
	prmt.b32 %r7492, %r7493, %r7494, %r3;
	// end inline asm
	st.local.u32 	[%rd1+8], %r7492;
	ld.local.u32 	%r7497, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r7496, %r7497, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd1+4], %r7496;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_155:
	ld.local.u32 	%r7256, [%rd8+4];
	ld.local.u32 	%r7257, [%rd8];
	// begin inline asm
	prmt.b32 %r7255, %r7256, %r7257, %r3;
	// end inline asm
	ld.local.u32 	%r7260, [%rd8];
	st.local.u32 	[%rd8+12], %r7255;
	ld.local.u32 	%r7261, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7259, %r7260, %r7261, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r7259;
	ld.local.u32 	%r7264, [%rd7+12];
	ld.local.u32 	%r7265, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7263, %r7264, %r7265, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r7263;
	ld.local.u32 	%r7268, [%rd7+8];
	ld.local.u32 	%r7269, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7267, %r7268, %r7269, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r7267;
	ld.local.u32 	%r7272, [%rd7+4];
	ld.local.u32 	%r7273, [%rd7];
	// begin inline asm
	prmt.b32 %r7271, %r7272, %r7273, %r3;
	// end inline asm
	ld.local.u32 	%r7276, [%rd7];
	st.local.u32 	[%rd7+12], %r7271;
	ld.local.u32 	%r7277, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7275, %r7276, %r7277, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r7275;
	ld.local.u32 	%r7280, [%rd6+12];
	ld.local.u32 	%r7281, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7279, %r7280, %r7281, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r7279;
	ld.local.u32 	%r7284, [%rd6+8];
	ld.local.u32 	%r7285, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7283, %r7284, %r7285, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r7283;
	ld.local.u32 	%r7288, [%rd6+4];
	ld.local.u32 	%r7289, [%rd6];
	// begin inline asm
	prmt.b32 %r7287, %r7288, %r7289, %r3;
	// end inline asm
	ld.local.u32 	%r7292, [%rd6];
	st.local.u32 	[%rd6+12], %r7287;
	ld.local.u32 	%r7293, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7291, %r7292, %r7293, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r7291;
	ld.local.u32 	%r7296, [%rd5+12];
	ld.local.u32 	%r7297, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7295, %r7296, %r7297, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r7295;
	ld.local.u32 	%r7300, [%rd5+8];
	ld.local.u32 	%r7301, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7299, %r7300, %r7301, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r7299;
	ld.local.u32 	%r7304, [%rd5+4];
	ld.local.u32 	%r7305, [%rd5];
	// begin inline asm
	prmt.b32 %r7303, %r7304, %r7305, %r3;
	// end inline asm
	ld.local.u32 	%r7308, [%rd5];
	st.local.u32 	[%rd5+12], %r7303;
	ld.local.u32 	%r7309, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7307, %r7308, %r7309, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r7307;
	ld.local.u32 	%r7312, [%rd4+12];
	ld.local.u32 	%r7313, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7311, %r7312, %r7313, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r7311;
	ld.local.u32 	%r7316, [%rd4+8];
	ld.local.u32 	%r7317, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7315, %r7316, %r7317, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r7315;
	ld.local.u32 	%r7320, [%rd4+4];
	ld.local.u32 	%r7321, [%rd4];
	// begin inline asm
	prmt.b32 %r7319, %r7320, %r7321, %r3;
	// end inline asm
	ld.local.u32 	%r7324, [%rd4];
	st.local.u32 	[%rd4+12], %r7319;
	ld.local.u32 	%r7325, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7323, %r7324, %r7325, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r7323;
	ld.local.u32 	%r7328, [%rd3+12];
	ld.local.u32 	%r7329, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7327, %r7328, %r7329, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r7327;
	ld.local.u32 	%r7332, [%rd3+8];
	ld.local.u32 	%r7333, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7331, %r7332, %r7333, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r7331;
	ld.local.u32 	%r7336, [%rd3+4];
	ld.local.u32 	%r7337, [%rd3];
	// begin inline asm
	prmt.b32 %r7335, %r7336, %r7337, %r3;
	// end inline asm
	ld.local.u32 	%r7340, [%rd3];
	st.local.u32 	[%rd3+12], %r7335;
	ld.local.u32 	%r7341, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7339, %r7340, %r7341, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r7339;
	ld.local.u32 	%r7344, [%rd2+12];
	ld.local.u32 	%r7345, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7343, %r7344, %r7345, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r7343;
	ld.local.u32 	%r7348, [%rd2+8];
	ld.local.u32 	%r7349, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7347, %r7348, %r7349, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r7347;
	ld.local.u32 	%r7352, [%rd2+4];
	ld.local.u32 	%r7353, [%rd2];
	// begin inline asm
	prmt.b32 %r7351, %r7352, %r7353, %r3;
	// end inline asm
	ld.local.u32 	%r7356, [%rd2];
	st.local.u32 	[%rd2+12], %r7351;
	ld.local.u32 	%r7357, [%rd1+12];
	// begin inline asm
	prmt.b32 %r7355, %r7356, %r7357, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r7355;
	ld.local.u32 	%r7360, [%rd1+12];
	ld.local.u32 	%r7361, [%rd1+8];
	// begin inline asm
	prmt.b32 %r7359, %r7360, %r7361, %r3;
	// end inline asm
	st.local.u32 	[%rd2+4], %r7359;
	ld.local.u32 	%r7364, [%rd1+8];
	ld.local.u32 	%r7365, [%rd1+4];
	// begin inline asm
	prmt.b32 %r7363, %r7364, %r7365, %r3;
	// end inline asm
	st.local.u32 	[%rd2], %r7363;
	ld.local.u32 	%r7368, [%rd1+4];
	ld.local.u32 	%r7369, [%rd1];
	// begin inline asm
	prmt.b32 %r7367, %r7368, %r7369, %r3;
	// end inline asm
	st.local.u32 	[%rd1+12], %r7367;
	ld.local.u32 	%r7372, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r7371, %r7372, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd1+8], %r7371;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_78:
	ld.local.u32 	%r5035, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7760, %r7757, %r5035, %r3;
	// end inline asm
	ld.local.u32 	%r5038, [%rd8+12];
	ld.local.u32 	%r5039, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7761, %r5038, %r5039, %r3;
	// end inline asm
	ld.local.u32 	%r5042, [%rd8+8];
	ld.local.u32 	%r5043, [%rd8+4];
	// begin inline asm
	prmt.b32 %r5041, %r5042, %r5043, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5041;
	ld.local.u32 	%r5046, [%rd8+4];
	ld.local.u32 	%r5047, [%rd8];
	// begin inline asm
	prmt.b32 %r5045, %r5046, %r5047, %r3;
	// end inline asm
	ld.local.u32 	%r5050, [%rd8];
	st.local.u32 	[%rd8+8], %r5045;
	ld.local.u32 	%r5051, [%rd7+12];
	// begin inline asm
	prmt.b32 %r5049, %r5050, %r5051, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5049;
	ld.local.u32 	%r5054, [%rd7+12];
	ld.local.u32 	%r5055, [%rd7+8];
	// begin inline asm
	prmt.b32 %r5053, %r5054, %r5055, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5053;
	ld.local.u32 	%r5058, [%rd7+8];
	ld.local.u32 	%r5059, [%rd7+4];
	// begin inline asm
	prmt.b32 %r5057, %r5058, %r5059, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5057;
	ld.local.u32 	%r5062, [%rd7+4];
	ld.local.u32 	%r5063, [%rd7];
	// begin inline asm
	prmt.b32 %r5061, %r5062, %r5063, %r3;
	// end inline asm
	ld.local.u32 	%r5066, [%rd7];
	st.local.u32 	[%rd7+8], %r5061;
	ld.local.u32 	%r5067, [%rd6+12];
	// begin inline asm
	prmt.b32 %r5065, %r5066, %r5067, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r5065;
	ld.local.u32 	%r5070, [%rd6+12];
	ld.local.u32 	%r5071, [%rd6+8];
	// begin inline asm
	prmt.b32 %r5069, %r5070, %r5071, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r5069;
	ld.local.u32 	%r5074, [%rd6+8];
	ld.local.u32 	%r5075, [%rd6+4];
	// begin inline asm
	prmt.b32 %r5073, %r5074, %r5075, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r5073;
	ld.local.u32 	%r5078, [%rd6+4];
	ld.local.u32 	%r5079, [%rd6];
	// begin inline asm
	prmt.b32 %r5077, %r5078, %r5079, %r3;
	// end inline asm
	ld.local.u32 	%r5082, [%rd6];
	st.local.u32 	[%rd6+8], %r5077;
	ld.local.u32 	%r5083, [%rd5+12];
	// begin inline asm
	prmt.b32 %r5081, %r5082, %r5083, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r5081;
	ld.local.u32 	%r5086, [%rd5+12];
	ld.local.u32 	%r5087, [%rd5+8];
	// begin inline asm
	prmt.b32 %r5085, %r5086, %r5087, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r5085;
	ld.local.u32 	%r5090, [%rd5+8];
	ld.local.u32 	%r5091, [%rd5+4];
	// begin inline asm
	prmt.b32 %r5089, %r5090, %r5091, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r5089;
	ld.local.u32 	%r5094, [%rd5+4];
	ld.local.u32 	%r5095, [%rd5];
	// begin inline asm
	prmt.b32 %r5093, %r5094, %r5095, %r3;
	// end inline asm
	ld.local.u32 	%r5098, [%rd5];
	st.local.u32 	[%rd5+8], %r5093;
	ld.local.u32 	%r5099, [%rd4+12];
	// begin inline asm
	prmt.b32 %r5097, %r5098, %r5099, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r5097;
	ld.local.u32 	%r5102, [%rd4+12];
	ld.local.u32 	%r5103, [%rd4+8];
	// begin inline asm
	prmt.b32 %r5101, %r5102, %r5103, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r5101;
	ld.local.u32 	%r5106, [%rd4+8];
	ld.local.u32 	%r5107, [%rd4+4];
	// begin inline asm
	prmt.b32 %r5105, %r5106, %r5107, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r5105;
	ld.local.u32 	%r5110, [%rd4+4];
	ld.local.u32 	%r5111, [%rd4];
	// begin inline asm
	prmt.b32 %r5109, %r5110, %r5111, %r3;
	// end inline asm
	ld.local.u32 	%r5114, [%rd4];
	st.local.u32 	[%rd4+8], %r5109;
	ld.local.u32 	%r5115, [%rd3+12];
	// begin inline asm
	prmt.b32 %r5113, %r5114, %r5115, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r5113;
	ld.local.u32 	%r5118, [%rd3+12];
	ld.local.u32 	%r5119, [%rd3+8];
	// begin inline asm
	prmt.b32 %r5117, %r5118, %r5119, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r5117;
	ld.local.u32 	%r5122, [%rd3+8];
	ld.local.u32 	%r5123, [%rd3+4];
	// begin inline asm
	prmt.b32 %r5121, %r5122, %r5123, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r5121;
	ld.local.u32 	%r5126, [%rd3+4];
	ld.local.u32 	%r5127, [%rd3];
	// begin inline asm
	prmt.b32 %r5125, %r5126, %r5127, %r3;
	// end inline asm
	ld.local.u32 	%r5130, [%rd3];
	st.local.u32 	[%rd3+8], %r5125;
	ld.local.u32 	%r5131, [%rd2+12];
	// begin inline asm
	prmt.b32 %r5129, %r5130, %r5131, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r5129;
	ld.local.u32 	%r5134, [%rd2+12];
	ld.local.u32 	%r5135, [%rd2+8];
	// begin inline asm
	prmt.b32 %r5133, %r5134, %r5135, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r5133;
	ld.local.u32 	%r5138, [%rd2+8];
	ld.local.u32 	%r5139, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5137, %r5138, %r5139, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r5137;
	ld.local.u32 	%r5142, [%rd2+4];
	ld.local.u32 	%r5143, [%rd2];
	// begin inline asm
	prmt.b32 %r5141, %r5142, %r5143, %r3;
	// end inline asm
	ld.local.u32 	%r5146, [%rd2];
	st.local.u32 	[%rd2+8], %r5141;
	ld.local.u32 	%r5147, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5145, %r5146, %r5147, %r3;
	// end inline asm
	st.local.u32 	[%rd2+4], %r5145;
	ld.local.u32 	%r5150, [%rd1+12];
	ld.local.u32 	%r5151, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5149, %r5150, %r5151, %r3;
	// end inline asm
	st.local.u32 	[%rd2], %r5149;
	ld.local.u32 	%r5154, [%rd1+8];
	ld.local.u32 	%r5155, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5153, %r5154, %r5155, %r3;
	// end inline asm
	st.local.u32 	[%rd1+12], %r5153;
	ld.local.u32 	%r5158, [%rd1+4];
	ld.local.u32 	%r5159, [%rd1];
	// begin inline asm
	prmt.b32 %r5157, %r5158, %r5159, %r3;
	// end inline asm
	st.local.u32 	[%rd1+8], %r5157;
	ld.local.u32 	%r5162, [%rd1];
	// begin inline asm
	prmt.b32 %r5161, %r5162, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd1+4], %r5161;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7758, %r7757;
	mov.u32 	%r7759, %r7757;
	mov.u32 	%r7762, %r7757;
	mov.u32 	%r7763, %r7757;
	mov.u32 	%r7764, %r7757;
	mov.u32 	%r7765, %r7757;
	mov.u32 	%r7766, %r7757;
	mov.u32 	%r7767, %r7757;
	mov.u32 	%r7768, %r7757;
	mov.u32 	%r7769, %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_77:
	ld.local.u32 	%r4873, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7759, %r7757, %r4873, %r3;
	// end inline asm
	ld.local.u32 	%r4876, [%rd8+12];
	ld.local.u32 	%r4877, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7760, %r4876, %r4877, %r3;
	// end inline asm
	ld.local.u32 	%r4880, [%rd8+8];
	ld.local.u32 	%r4881, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7761, %r4880, %r4881, %r3;
	// end inline asm
	ld.local.u32 	%r4884, [%rd8+4];
	ld.local.u32 	%r4885, [%rd8];
	// begin inline asm
	prmt.b32 %r4883, %r4884, %r4885, %r3;
	// end inline asm
	ld.local.u32 	%r4888, [%rd8];
	st.local.u32 	[%rd8+12], %r4883;
	ld.local.u32 	%r4889, [%rd7+12];
	// begin inline asm
	prmt.b32 %r4887, %r4888, %r4889, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r4887;
	ld.local.u32 	%r4892, [%rd7+12];
	ld.local.u32 	%r4893, [%rd7+8];
	// begin inline asm
	prmt.b32 %r4891, %r4892, %r4893, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r4891;
	ld.local.u32 	%r4896, [%rd7+8];
	ld.local.u32 	%r4897, [%rd7+4];
	// begin inline asm
	prmt.b32 %r4895, %r4896, %r4897, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r4895;
	ld.local.u32 	%r4900, [%rd7+4];
	ld.local.u32 	%r4901, [%rd7];
	// begin inline asm
	prmt.b32 %r4899, %r4900, %r4901, %r3;
	// end inline asm
	ld.local.u32 	%r4904, [%rd7];
	st.local.u32 	[%rd7+12], %r4899;
	ld.local.u32 	%r4905, [%rd6+12];
	// begin inline asm
	prmt.b32 %r4903, %r4904, %r4905, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r4903;
	ld.local.u32 	%r4908, [%rd6+12];
	ld.local.u32 	%r4909, [%rd6+8];
	// begin inline asm
	prmt.b32 %r4907, %r4908, %r4909, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r4907;
	ld.local.u32 	%r4912, [%rd6+8];
	ld.local.u32 	%r4913, [%rd6+4];
	// begin inline asm
	prmt.b32 %r4911, %r4912, %r4913, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r4911;
	ld.local.u32 	%r4916, [%rd6+4];
	ld.local.u32 	%r4917, [%rd6];
	// begin inline asm
	prmt.b32 %r4915, %r4916, %r4917, %r3;
	// end inline asm
	ld.local.u32 	%r4920, [%rd6];
	st.local.u32 	[%rd6+12], %r4915;
	ld.local.u32 	%r4921, [%rd5+12];
	// begin inline asm
	prmt.b32 %r4919, %r4920, %r4921, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r4919;
	ld.local.u32 	%r4924, [%rd5+12];
	ld.local.u32 	%r4925, [%rd5+8];
	// begin inline asm
	prmt.b32 %r4923, %r4924, %r4925, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r4923;
	ld.local.u32 	%r4928, [%rd5+8];
	ld.local.u32 	%r4929, [%rd5+4];
	// begin inline asm
	prmt.b32 %r4927, %r4928, %r4929, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r4927;
	ld.local.u32 	%r4932, [%rd5+4];
	ld.local.u32 	%r4933, [%rd5];
	// begin inline asm
	prmt.b32 %r4931, %r4932, %r4933, %r3;
	// end inline asm
	ld.local.u32 	%r4936, [%rd5];
	st.local.u32 	[%rd5+12], %r4931;
	ld.local.u32 	%r4937, [%rd4+12];
	// begin inline asm
	prmt.b32 %r4935, %r4936, %r4937, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r4935;
	ld.local.u32 	%r4940, [%rd4+12];
	ld.local.u32 	%r4941, [%rd4+8];
	// begin inline asm
	prmt.b32 %r4939, %r4940, %r4941, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r4939;
	ld.local.u32 	%r4944, [%rd4+8];
	ld.local.u32 	%r4945, [%rd4+4];
	// begin inline asm
	prmt.b32 %r4943, %r4944, %r4945, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r4943;
	ld.local.u32 	%r4948, [%rd4+4];
	ld.local.u32 	%r4949, [%rd4];
	// begin inline asm
	prmt.b32 %r4947, %r4948, %r4949, %r3;
	// end inline asm
	ld.local.u32 	%r4952, [%rd4];
	st.local.u32 	[%rd4+12], %r4947;
	ld.local.u32 	%r4953, [%rd3+12];
	// begin inline asm
	prmt.b32 %r4951, %r4952, %r4953, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r4951;
	ld.local.u32 	%r4956, [%rd3+12];
	ld.local.u32 	%r4957, [%rd3+8];
	// begin inline asm
	prmt.b32 %r4955, %r4956, %r4957, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r4955;
	ld.local.u32 	%r4960, [%rd3+8];
	ld.local.u32 	%r4961, [%rd3+4];
	// begin inline asm
	prmt.b32 %r4959, %r4960, %r4961, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r4959;
	ld.local.u32 	%r4964, [%rd3+4];
	ld.local.u32 	%r4965, [%rd3];
	// begin inline asm
	prmt.b32 %r4963, %r4964, %r4965, %r3;
	// end inline asm
	ld.local.u32 	%r4968, [%rd3];
	st.local.u32 	[%rd3+12], %r4963;
	ld.local.u32 	%r4969, [%rd2+12];
	// begin inline asm
	prmt.b32 %r4967, %r4968, %r4969, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r4967;
	ld.local.u32 	%r4972, [%rd2+12];
	ld.local.u32 	%r4973, [%rd2+8];
	// begin inline asm
	prmt.b32 %r4971, %r4972, %r4973, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r4971;
	ld.local.u32 	%r4976, [%rd2+8];
	ld.local.u32 	%r4977, [%rd2+4];
	// begin inline asm
	prmt.b32 %r4975, %r4976, %r4977, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r4975;
	ld.local.u32 	%r4980, [%rd2+4];
	ld.local.u32 	%r4981, [%rd2];
	// begin inline asm
	prmt.b32 %r4979, %r4980, %r4981, %r3;
	// end inline asm
	ld.local.u32 	%r4984, [%rd2];
	st.local.u32 	[%rd2+12], %r4979;
	ld.local.u32 	%r4985, [%rd1+12];
	// begin inline asm
	prmt.b32 %r4983, %r4984, %r4985, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r4983;
	ld.local.u32 	%r4988, [%rd1+12];
	ld.local.u32 	%r4989, [%rd1+8];
	// begin inline asm
	prmt.b32 %r4987, %r4988, %r4989, %r3;
	// end inline asm
	st.local.u32 	[%rd2+4], %r4987;
	ld.local.u32 	%r4992, [%rd1+8];
	ld.local.u32 	%r4993, [%rd1+4];
	// begin inline asm
	prmt.b32 %r4991, %r4992, %r4993, %r3;
	// end inline asm
	st.local.u32 	[%rd2], %r4991;
	ld.local.u32 	%r4996, [%rd1+4];
	ld.local.u32 	%r4997, [%rd1];
	// begin inline asm
	prmt.b32 %r4995, %r4996, %r4997, %r3;
	// end inline asm
	st.local.u32 	[%rd1+12], %r4995;
	ld.local.u32 	%r5000, [%rd1];
	// begin inline asm
	prmt.b32 %r4999, %r5000, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd1+8], %r4999;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7758, %r7757;
	mov.u32 	%r7762, %r7757;
	mov.u32 	%r7763, %r7757;
	mov.u32 	%r7764, %r7757;
	mov.u32 	%r7765, %r7757;
	mov.u32 	%r7766, %r7757;
	mov.u32 	%r7767, %r7757;
	mov.u32 	%r7768, %r7757;
	mov.u32 	%r7769, %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_147:
	ld.local.u32 	%r5864, [%rd4+4];
	ld.local.u32 	%r5865, [%rd4];
	// begin inline asm
	prmt.b32 %r5863, %r5864, %r5865, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5863;
	ld.local.u32 	%r5868, [%rd4];
	ld.local.u32 	%r5869, [%rd3+12];
	// begin inline asm
	prmt.b32 %r5867, %r5868, %r5869, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5867;
	ld.local.u32 	%r5872, [%rd3+12];
	ld.local.u32 	%r5873, [%rd3+8];
	// begin inline asm
	prmt.b32 %r5871, %r5872, %r5873, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5871;
	ld.local.u32 	%r5876, [%rd3+8];
	ld.local.u32 	%r5877, [%rd3+4];
	// begin inline asm
	prmt.b32 %r5875, %r5876, %r5877, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5875;
	ld.local.u32 	%r5880, [%rd3+4];
	ld.local.u32 	%r5881, [%rd3];
	// begin inline asm
	prmt.b32 %r5879, %r5880, %r5881, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5879;
	ld.local.u32 	%r5884, [%rd3];
	ld.local.u32 	%r5885, [%rd2+12];
	// begin inline asm
	prmt.b32 %r5883, %r5884, %r5885, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5883;
	ld.local.u32 	%r5888, [%rd2+12];
	ld.local.u32 	%r5889, [%rd2+8];
	// begin inline asm
	prmt.b32 %r5887, %r5888, %r5889, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r5887;
	ld.local.u32 	%r5892, [%rd2+8];
	ld.local.u32 	%r5893, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5891, %r5892, %r5893, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r5891;
	ld.local.u32 	%r5896, [%rd2+4];
	ld.local.u32 	%r5897, [%rd2];
	// begin inline asm
	prmt.b32 %r5895, %r5896, %r5897, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r5895;
	ld.local.u32 	%r5900, [%rd2];
	ld.local.u32 	%r5901, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5899, %r5900, %r5901, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r5899;
	ld.local.u32 	%r5904, [%rd1+12];
	ld.local.u32 	%r5905, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5903, %r5904, %r5905, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r5903;
	ld.local.u32 	%r5908, [%rd1+8];
	ld.local.u32 	%r5909, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5907, %r5908, %r5909, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r5907;
	ld.local.u32 	%r5912, [%rd1+4];
	ld.local.u32 	%r5913, [%rd1];
	// begin inline asm
	prmt.b32 %r5911, %r5912, %r5913, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r5911;
	ld.local.u32 	%r5916, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5915, %r5916, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r5915;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_69:
	ld.local.u32 	%r2417, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7775, %r7757, %r2417, %r3;
	// end inline asm
	ld.local.u32 	%r2420, [%rd8+12];
	ld.local.u32 	%r2421, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7776, %r2420, %r2421, %r3;
	// end inline asm
	ld.local.u32 	%r2424, [%rd8+8];
	ld.local.u32 	%r2425, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7777, %r2424, %r2425, %r3;
	// end inline asm
	ld.local.u32 	%r2428, [%rd8+4];
	ld.local.u32 	%r2429, [%rd8];
	// begin inline asm
	prmt.b32 %r7770, %r2428, %r2429, %r3;
	// end inline asm
	ld.local.u32 	%r2432, [%rd8];
	ld.local.u32 	%r2433, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7771, %r2432, %r2433, %r3;
	// end inline asm
	ld.local.u32 	%r2436, [%rd7+12];
	ld.local.u32 	%r2437, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7772, %r2436, %r2437, %r3;
	// end inline asm
	ld.local.u32 	%r2440, [%rd7+8];
	ld.local.u32 	%r2441, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7773, %r2440, %r2441, %r3;
	// end inline asm
	ld.local.u32 	%r2444, [%rd7+4];
	ld.local.u32 	%r2445, [%rd7];
	// begin inline asm
	prmt.b32 %r7766, %r2444, %r2445, %r3;
	// end inline asm
	ld.local.u32 	%r2448, [%rd7];
	ld.local.u32 	%r2449, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7767, %r2448, %r2449, %r3;
	// end inline asm
	ld.local.u32 	%r2452, [%rd6+12];
	ld.local.u32 	%r2453, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7768, %r2452, %r2453, %r3;
	// end inline asm
	ld.local.u32 	%r2456, [%rd6+8];
	ld.local.u32 	%r2457, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7769, %r2456, %r2457, %r3;
	// end inline asm
	ld.local.u32 	%r2460, [%rd6+4];
	ld.local.u32 	%r2461, [%rd6];
	// begin inline asm
	prmt.b32 %r7762, %r2460, %r2461, %r3;
	// end inline asm
	ld.local.u32 	%r2464, [%rd6];
	ld.local.u32 	%r2465, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7763, %r2464, %r2465, %r3;
	// end inline asm
	ld.local.u32 	%r2468, [%rd5+12];
	ld.local.u32 	%r2469, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7764, %r2468, %r2469, %r3;
	// end inline asm
	ld.local.u32 	%r2472, [%rd5+8];
	ld.local.u32 	%r2473, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7765, %r2472, %r2473, %r3;
	// end inline asm
	ld.local.u32 	%r2476, [%rd5+4];
	ld.local.u32 	%r2477, [%rd5];
	// begin inline asm
	prmt.b32 %r7758, %r2476, %r2477, %r3;
	// end inline asm
	ld.local.u32 	%r2480, [%rd5];
	ld.local.u32 	%r2481, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7759, %r2480, %r2481, %r3;
	// end inline asm
	ld.local.u32 	%r2484, [%rd4+12];
	ld.local.u32 	%r2485, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7760, %r2484, %r2485, %r3;
	// end inline asm
	ld.local.u32 	%r2488, [%rd4+8];
	ld.local.u32 	%r2489, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7761, %r2488, %r2489, %r3;
	// end inline asm
	ld.local.u32 	%r2492, [%rd4+4];
	ld.local.u32 	%r2493, [%rd4];
	// begin inline asm
	prmt.b32 %r2491, %r2492, %r2493, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r2491;
	ld.local.u32 	%r2496, [%rd4];
	ld.local.u32 	%r2497, [%rd3+12];
	// begin inline asm
	prmt.b32 %r2495, %r2496, %r2497, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r2495;
	ld.local.u32 	%r2500, [%rd3+12];
	ld.local.u32 	%r2501, [%rd3+8];
	// begin inline asm
	prmt.b32 %r2499, %r2500, %r2501, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r2499;
	ld.local.u32 	%r2504, [%rd3+8];
	ld.local.u32 	%r2505, [%rd3+4];
	// begin inline asm
	prmt.b32 %r2503, %r2504, %r2505, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r2503;
	ld.local.u32 	%r2508, [%rd3+4];
	ld.local.u32 	%r2509, [%rd3];
	// begin inline asm
	prmt.b32 %r2507, %r2508, %r2509, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r2507;
	ld.local.u32 	%r2512, [%rd3];
	ld.local.u32 	%r2513, [%rd2+12];
	// begin inline asm
	prmt.b32 %r2511, %r2512, %r2513, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r2511;
	ld.local.u32 	%r2516, [%rd2+12];
	ld.local.u32 	%r2517, [%rd2+8];
	// begin inline asm
	prmt.b32 %r2515, %r2516, %r2517, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r2515;
	ld.local.u32 	%r2520, [%rd2+8];
	ld.local.u32 	%r2521, [%rd2+4];
	// begin inline asm
	prmt.b32 %r2519, %r2520, %r2521, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r2519;
	ld.local.u32 	%r2524, [%rd2+4];
	ld.local.u32 	%r2525, [%rd2];
	// begin inline asm
	prmt.b32 %r2523, %r2524, %r2525, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r2523;
	ld.local.u32 	%r2528, [%rd2];
	ld.local.u32 	%r2529, [%rd1+12];
	// begin inline asm
	prmt.b32 %r2527, %r2528, %r2529, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r2527;
	ld.local.u32 	%r2532, [%rd1+12];
	ld.local.u32 	%r2533, [%rd1+8];
	// begin inline asm
	prmt.b32 %r2531, %r2532, %r2533, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r2531;
	ld.local.u32 	%r2536, [%rd1+8];
	ld.local.u32 	%r2537, [%rd1+4];
	// begin inline asm
	prmt.b32 %r2535, %r2536, %r2537, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r2535;
	ld.local.u32 	%r2540, [%rd1+4];
	ld.local.u32 	%r2541, [%rd1];
	// begin inline asm
	prmt.b32 %r2539, %r2540, %r2541, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r2539;
	ld.local.u32 	%r2544, [%rd1];
	// begin inline asm
	prmt.b32 %r2543, %r2544, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r2543;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_151:
	ld.local.u32 	%r6432, [%rd6+4];
	ld.local.u32 	%r6433, [%rd6];
	// begin inline asm
	prmt.b32 %r6431, %r6432, %r6433, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6431;
	ld.local.u32 	%r6436, [%rd6];
	ld.local.u32 	%r6437, [%rd5+12];
	// begin inline asm
	prmt.b32 %r6435, %r6436, %r6437, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6435;
	ld.local.u32 	%r6440, [%rd5+12];
	ld.local.u32 	%r6441, [%rd5+8];
	// begin inline asm
	prmt.b32 %r6439, %r6440, %r6441, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6439;
	ld.local.u32 	%r6444, [%rd5+8];
	ld.local.u32 	%r6445, [%rd5+4];
	// begin inline asm
	prmt.b32 %r6443, %r6444, %r6445, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6443;
	ld.local.u32 	%r6448, [%rd5+4];
	ld.local.u32 	%r6449, [%rd5];
	// begin inline asm
	prmt.b32 %r6447, %r6448, %r6449, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6447;
	ld.local.u32 	%r6452, [%rd5];
	ld.local.u32 	%r6453, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6451, %r6452, %r6453, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6451;
	ld.local.u32 	%r6456, [%rd4+12];
	ld.local.u32 	%r6457, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6455, %r6456, %r6457, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6455;
	ld.local.u32 	%r6460, [%rd4+8];
	ld.local.u32 	%r6461, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6459, %r6460, %r6461, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6459;
	ld.local.u32 	%r6464, [%rd4+4];
	ld.local.u32 	%r6465, [%rd4];
	// begin inline asm
	prmt.b32 %r6463, %r6464, %r6465, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6463;
	ld.local.u32 	%r6468, [%rd4];
	ld.local.u32 	%r6469, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6467, %r6468, %r6469, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6467;
	ld.local.u32 	%r6472, [%rd3+12];
	ld.local.u32 	%r6473, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6471, %r6472, %r6473, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6471;
	ld.local.u32 	%r6476, [%rd3+8];
	ld.local.u32 	%r6477, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6475, %r6476, %r6477, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6475;
	ld.local.u32 	%r6480, [%rd3+4];
	ld.local.u32 	%r6481, [%rd3];
	// begin inline asm
	prmt.b32 %r6479, %r6480, %r6481, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6479;
	ld.local.u32 	%r6484, [%rd3];
	ld.local.u32 	%r6485, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6483, %r6484, %r6485, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6483;
	ld.local.u32 	%r6488, [%rd2+12];
	ld.local.u32 	%r6489, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6487, %r6488, %r6489, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6487;
	ld.local.u32 	%r6492, [%rd2+8];
	ld.local.u32 	%r6493, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6491, %r6492, %r6493, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6491;
	ld.local.u32 	%r6496, [%rd2+4];
	ld.local.u32 	%r6497, [%rd2];
	// begin inline asm
	prmt.b32 %r6495, %r6496, %r6497, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6495;
	ld.local.u32 	%r6500, [%rd2];
	ld.local.u32 	%r6501, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6499, %r6500, %r6501, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r6499;
	ld.local.u32 	%r6504, [%rd1+12];
	ld.local.u32 	%r6505, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6503, %r6504, %r6505, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r6503;
	ld.local.u32 	%r6508, [%rd1+8];
	ld.local.u32 	%r6509, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6507, %r6508, %r6509, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r6507;
	ld.local.u32 	%r6512, [%rd1+4];
	ld.local.u32 	%r6513, [%rd1];
	// begin inline asm
	prmt.b32 %r6511, %r6512, %r6513, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r6511;
	ld.local.u32 	%r6516, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6515, %r6516, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r6515;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_73:
	ld.local.u32 	%r3613, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7767, %r7757, %r3613, %r3;
	// end inline asm
	ld.local.u32 	%r3616, [%rd8+12];
	ld.local.u32 	%r3617, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7768, %r3616, %r3617, %r3;
	// end inline asm
	ld.local.u32 	%r3620, [%rd8+8];
	ld.local.u32 	%r3621, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7769, %r3620, %r3621, %r3;
	// end inline asm
	ld.local.u32 	%r3624, [%rd8+4];
	ld.local.u32 	%r3625, [%rd8];
	// begin inline asm
	prmt.b32 %r7762, %r3624, %r3625, %r3;
	// end inline asm
	ld.local.u32 	%r3628, [%rd8];
	ld.local.u32 	%r3629, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7763, %r3628, %r3629, %r3;
	// end inline asm
	ld.local.u32 	%r3632, [%rd7+12];
	ld.local.u32 	%r3633, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7764, %r3632, %r3633, %r3;
	// end inline asm
	ld.local.u32 	%r3636, [%rd7+8];
	ld.local.u32 	%r3637, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7765, %r3636, %r3637, %r3;
	// end inline asm
	ld.local.u32 	%r3640, [%rd7+4];
	ld.local.u32 	%r3641, [%rd7];
	// begin inline asm
	prmt.b32 %r7758, %r3640, %r3641, %r3;
	// end inline asm
	ld.local.u32 	%r3644, [%rd7];
	ld.local.u32 	%r3645, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7759, %r3644, %r3645, %r3;
	// end inline asm
	ld.local.u32 	%r3648, [%rd6+12];
	ld.local.u32 	%r3649, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7760, %r3648, %r3649, %r3;
	// end inline asm
	ld.local.u32 	%r3652, [%rd6+8];
	ld.local.u32 	%r3653, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7761, %r3652, %r3653, %r3;
	// end inline asm
	ld.local.u32 	%r3656, [%rd6+4];
	ld.local.u32 	%r3657, [%rd6];
	// begin inline asm
	prmt.b32 %r3655, %r3656, %r3657, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r3655;
	ld.local.u32 	%r3660, [%rd6];
	ld.local.u32 	%r3661, [%rd5+12];
	// begin inline asm
	prmt.b32 %r3659, %r3660, %r3661, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r3659;
	ld.local.u32 	%r3664, [%rd5+12];
	ld.local.u32 	%r3665, [%rd5+8];
	// begin inline asm
	prmt.b32 %r3663, %r3664, %r3665, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r3663;
	ld.local.u32 	%r3668, [%rd5+8];
	ld.local.u32 	%r3669, [%rd5+4];
	// begin inline asm
	prmt.b32 %r3667, %r3668, %r3669, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r3667;
	ld.local.u32 	%r3672, [%rd5+4];
	ld.local.u32 	%r3673, [%rd5];
	// begin inline asm
	prmt.b32 %r3671, %r3672, %r3673, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r3671;
	ld.local.u32 	%r3676, [%rd5];
	ld.local.u32 	%r3677, [%rd4+12];
	// begin inline asm
	prmt.b32 %r3675, %r3676, %r3677, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r3675;
	ld.local.u32 	%r3680, [%rd4+12];
	ld.local.u32 	%r3681, [%rd4+8];
	// begin inline asm
	prmt.b32 %r3679, %r3680, %r3681, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r3679;
	ld.local.u32 	%r3684, [%rd4+8];
	ld.local.u32 	%r3685, [%rd4+4];
	// begin inline asm
	prmt.b32 %r3683, %r3684, %r3685, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r3683;
	ld.local.u32 	%r3688, [%rd4+4];
	ld.local.u32 	%r3689, [%rd4];
	// begin inline asm
	prmt.b32 %r3687, %r3688, %r3689, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r3687;
	ld.local.u32 	%r3692, [%rd4];
	ld.local.u32 	%r3693, [%rd3+12];
	// begin inline asm
	prmt.b32 %r3691, %r3692, %r3693, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r3691;
	ld.local.u32 	%r3696, [%rd3+12];
	ld.local.u32 	%r3697, [%rd3+8];
	// begin inline asm
	prmt.b32 %r3695, %r3696, %r3697, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r3695;
	ld.local.u32 	%r3700, [%rd3+8];
	ld.local.u32 	%r3701, [%rd3+4];
	// begin inline asm
	prmt.b32 %r3699, %r3700, %r3701, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r3699;
	ld.local.u32 	%r3704, [%rd3+4];
	ld.local.u32 	%r3705, [%rd3];
	// begin inline asm
	prmt.b32 %r3703, %r3704, %r3705, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r3703;
	ld.local.u32 	%r3708, [%rd3];
	ld.local.u32 	%r3709, [%rd2+12];
	// begin inline asm
	prmt.b32 %r3707, %r3708, %r3709, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r3707;
	ld.local.u32 	%r3712, [%rd2+12];
	ld.local.u32 	%r3713, [%rd2+8];
	// begin inline asm
	prmt.b32 %r3711, %r3712, %r3713, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r3711;
	ld.local.u32 	%r3716, [%rd2+8];
	ld.local.u32 	%r3717, [%rd2+4];
	// begin inline asm
	prmt.b32 %r3715, %r3716, %r3717, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r3715;
	ld.local.u32 	%r3720, [%rd2+4];
	ld.local.u32 	%r3721, [%rd2];
	// begin inline asm
	prmt.b32 %r3719, %r3720, %r3721, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r3719;
	ld.local.u32 	%r3724, [%rd2];
	ld.local.u32 	%r3725, [%rd1+12];
	// begin inline asm
	prmt.b32 %r3723, %r3724, %r3725, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r3723;
	ld.local.u32 	%r3728, [%rd1+12];
	ld.local.u32 	%r3729, [%rd1+8];
	// begin inline asm
	prmt.b32 %r3727, %r3728, %r3729, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r3727;
	ld.local.u32 	%r3732, [%rd1+8];
	ld.local.u32 	%r3733, [%rd1+4];
	// begin inline asm
	prmt.b32 %r3731, %r3732, %r3733, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r3731;
	ld.local.u32 	%r3736, [%rd1+4];
	ld.local.u32 	%r3737, [%rd1];
	// begin inline asm
	prmt.b32 %r3735, %r3736, %r3737, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r3735;
	ld.local.u32 	%r3740, [%rd1];
	// begin inline asm
	prmt.b32 %r3739, %r3740, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r3739;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7766, %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_143:
	ld.local.u32 	%r5552, [%rd2+4];
	ld.local.u32 	%r5553, [%rd2];
	// begin inline asm
	prmt.b32 %r5551, %r5552, %r5553, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5551;
	ld.local.u32 	%r5556, [%rd2];
	ld.local.u32 	%r5557, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5555, %r5556, %r5557, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5555;
	ld.local.u32 	%r5560, [%rd1+12];
	ld.local.u32 	%r5561, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5559, %r5560, %r5561, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5559;
	ld.local.u32 	%r5564, [%rd1+8];
	ld.local.u32 	%r5565, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5563, %r5564, %r5565, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5563;
	ld.local.u32 	%r5568, [%rd1+4];
	ld.local.u32 	%r5569, [%rd1];
	// begin inline asm
	prmt.b32 %r5567, %r5568, %r5569, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5567;
	ld.local.u32 	%r5572, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5571, %r5572, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5571;
	st.local.u32 	[%rd7+4], %r7790;
	st.local.u32 	[%rd7], %r7790;
	st.local.u32 	[%rd6+12], %r7790;
	st.local.u32 	[%rd6+8], %r7790;
	st.local.u32 	[%rd6+4], %r7790;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_65:
	ld.local.u32 	%r1285, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7783, %r7757, %r1285, %r3;
	// end inline asm
	ld.local.u32 	%r1288, [%rd8+12];
	ld.local.u32 	%r1289, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7784, %r1288, %r1289, %r3;
	// end inline asm
	ld.local.u32 	%r1292, [%rd8+8];
	ld.local.u32 	%r1293, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7785, %r1292, %r1293, %r3;
	// end inline asm
	ld.local.u32 	%r1296, [%rd8+4];
	ld.local.u32 	%r1297, [%rd8];
	// begin inline asm
	prmt.b32 %r7778, %r1296, %r1297, %r3;
	// end inline asm
	ld.local.u32 	%r1300, [%rd8];
	ld.local.u32 	%r1301, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7779, %r1300, %r1301, %r3;
	// end inline asm
	ld.local.u32 	%r1304, [%rd7+12];
	ld.local.u32 	%r1305, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7780, %r1304, %r1305, %r3;
	// end inline asm
	ld.local.u32 	%r1308, [%rd7+8];
	ld.local.u32 	%r1309, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7781, %r1308, %r1309, %r3;
	// end inline asm
	ld.local.u32 	%r1312, [%rd7+4];
	ld.local.u32 	%r1313, [%rd7];
	// begin inline asm
	prmt.b32 %r7774, %r1312, %r1313, %r3;
	// end inline asm
	ld.local.u32 	%r1316, [%rd7];
	ld.local.u32 	%r1317, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7775, %r1316, %r1317, %r3;
	// end inline asm
	ld.local.u32 	%r1320, [%rd6+12];
	ld.local.u32 	%r1321, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7776, %r1320, %r1321, %r3;
	// end inline asm
	ld.local.u32 	%r1324, [%rd6+8];
	ld.local.u32 	%r1325, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7777, %r1324, %r1325, %r3;
	// end inline asm
	ld.local.u32 	%r1328, [%rd6+4];
	ld.local.u32 	%r1329, [%rd6];
	// begin inline asm
	prmt.b32 %r7770, %r1328, %r1329, %r3;
	// end inline asm
	ld.local.u32 	%r1332, [%rd6];
	ld.local.u32 	%r1333, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7771, %r1332, %r1333, %r3;
	// end inline asm
	ld.local.u32 	%r1336, [%rd5+12];
	ld.local.u32 	%r1337, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7772, %r1336, %r1337, %r3;
	// end inline asm
	ld.local.u32 	%r1340, [%rd5+8];
	ld.local.u32 	%r1341, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7773, %r1340, %r1341, %r3;
	// end inline asm
	ld.local.u32 	%r1344, [%rd5+4];
	ld.local.u32 	%r1345, [%rd5];
	// begin inline asm
	prmt.b32 %r7766, %r1344, %r1345, %r3;
	// end inline asm
	ld.local.u32 	%r1348, [%rd5];
	ld.local.u32 	%r1349, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7767, %r1348, %r1349, %r3;
	// end inline asm
	ld.local.u32 	%r1352, [%rd4+12];
	ld.local.u32 	%r1353, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7768, %r1352, %r1353, %r3;
	// end inline asm
	ld.local.u32 	%r1356, [%rd4+8];
	ld.local.u32 	%r1357, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7769, %r1356, %r1357, %r3;
	// end inline asm
	ld.local.u32 	%r1360, [%rd4+4];
	ld.local.u32 	%r1361, [%rd4];
	// begin inline asm
	prmt.b32 %r7762, %r1360, %r1361, %r3;
	// end inline asm
	ld.local.u32 	%r1364, [%rd4];
	ld.local.u32 	%r1365, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7763, %r1364, %r1365, %r3;
	// end inline asm
	ld.local.u32 	%r1368, [%rd3+12];
	ld.local.u32 	%r1369, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7764, %r1368, %r1369, %r3;
	// end inline asm
	ld.local.u32 	%r1372, [%rd3+8];
	ld.local.u32 	%r1373, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7765, %r1372, %r1373, %r3;
	// end inline asm
	ld.local.u32 	%r1376, [%rd3+4];
	ld.local.u32 	%r1377, [%rd3];
	// begin inline asm
	prmt.b32 %r7758, %r1376, %r1377, %r3;
	// end inline asm
	ld.local.u32 	%r1380, [%rd3];
	ld.local.u32 	%r1381, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7759, %r1380, %r1381, %r3;
	// end inline asm
	ld.local.u32 	%r1384, [%rd2+12];
	ld.local.u32 	%r1385, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7760, %r1384, %r1385, %r3;
	// end inline asm
	ld.local.u32 	%r1388, [%rd2+8];
	ld.local.u32 	%r1389, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7761, %r1388, %r1389, %r3;
	// end inline asm
	ld.local.u32 	%r1392, [%rd2+4];
	ld.local.u32 	%r1393, [%rd2];
	// begin inline asm
	prmt.b32 %r1391, %r1392, %r1393, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r1391;
	ld.local.u32 	%r1396, [%rd2];
	ld.local.u32 	%r1397, [%rd1+12];
	// begin inline asm
	prmt.b32 %r1395, %r1396, %r1397, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r1395;
	ld.local.u32 	%r1400, [%rd1+12];
	ld.local.u32 	%r1401, [%rd1+8];
	// begin inline asm
	prmt.b32 %r1399, %r1400, %r1401, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r1399;
	ld.local.u32 	%r1404, [%rd1+8];
	ld.local.u32 	%r1405, [%rd1+4];
	// begin inline asm
	prmt.b32 %r1403, %r1404, %r1405, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r1403;
	ld.local.u32 	%r1408, [%rd1+4];
	ld.local.u32 	%r1409, [%rd1];
	// begin inline asm
	prmt.b32 %r1407, %r1408, %r1409, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r1407;
	ld.local.u32 	%r1412, [%rd1];
	// begin inline asm
	prmt.b32 %r1411, %r1412, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r1411;
	st.local.u32 	[%rd7+4], %r7757;
	st.local.u32 	[%rd7], %r7757;
	st.local.u32 	[%rd6+12], %r7757;
	st.local.u32 	[%rd6+8], %r7757;
	st.local.u32 	[%rd6+4], %r7757;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_153:
	ld.local.u32 	%r6812, [%rd7+4];
	ld.local.u32 	%r6813, [%rd7];
	// begin inline asm
	prmt.b32 %r6811, %r6812, %r6813, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6811;
	ld.local.u32 	%r6816, [%rd7];
	ld.local.u32 	%r6817, [%rd6+12];
	// begin inline asm
	prmt.b32 %r6815, %r6816, %r6817, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6815;
	ld.local.u32 	%r6820, [%rd6+12];
	ld.local.u32 	%r6821, [%rd6+8];
	// begin inline asm
	prmt.b32 %r6819, %r6820, %r6821, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6819;
	ld.local.u32 	%r6824, [%rd6+8];
	ld.local.u32 	%r6825, [%rd6+4];
	// begin inline asm
	prmt.b32 %r6823, %r6824, %r6825, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6823;
	ld.local.u32 	%r6828, [%rd6+4];
	ld.local.u32 	%r6829, [%rd6];
	// begin inline asm
	prmt.b32 %r6827, %r6828, %r6829, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6827;
	ld.local.u32 	%r6832, [%rd6];
	ld.local.u32 	%r6833, [%rd5+12];
	// begin inline asm
	prmt.b32 %r6831, %r6832, %r6833, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6831;
	ld.local.u32 	%r6836, [%rd5+12];
	ld.local.u32 	%r6837, [%rd5+8];
	// begin inline asm
	prmt.b32 %r6835, %r6836, %r6837, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6835;
	ld.local.u32 	%r6840, [%rd5+8];
	ld.local.u32 	%r6841, [%rd5+4];
	// begin inline asm
	prmt.b32 %r6839, %r6840, %r6841, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6839;
	ld.local.u32 	%r6844, [%rd5+4];
	ld.local.u32 	%r6845, [%rd5];
	// begin inline asm
	prmt.b32 %r6843, %r6844, %r6845, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6843;
	ld.local.u32 	%r6848, [%rd5];
	ld.local.u32 	%r6849, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6847, %r6848, %r6849, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6847;
	ld.local.u32 	%r6852, [%rd4+12];
	ld.local.u32 	%r6853, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6851, %r6852, %r6853, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6851;
	ld.local.u32 	%r6856, [%rd4+8];
	ld.local.u32 	%r6857, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6855, %r6856, %r6857, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6855;
	ld.local.u32 	%r6860, [%rd4+4];
	ld.local.u32 	%r6861, [%rd4];
	// begin inline asm
	prmt.b32 %r6859, %r6860, %r6861, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6859;
	ld.local.u32 	%r6864, [%rd4];
	ld.local.u32 	%r6865, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6863, %r6864, %r6865, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6863;
	ld.local.u32 	%r6868, [%rd3+12];
	ld.local.u32 	%r6869, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6867, %r6868, %r6869, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6867;
	ld.local.u32 	%r6872, [%rd3+8];
	ld.local.u32 	%r6873, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6871, %r6872, %r6873, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6871;
	ld.local.u32 	%r6876, [%rd3+4];
	ld.local.u32 	%r6877, [%rd3];
	// begin inline asm
	prmt.b32 %r6875, %r6876, %r6877, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6875;
	ld.local.u32 	%r6880, [%rd3];
	ld.local.u32 	%r6881, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6879, %r6880, %r6881, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r6879;
	ld.local.u32 	%r6884, [%rd2+12];
	ld.local.u32 	%r6885, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6883, %r6884, %r6885, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r6883;
	ld.local.u32 	%r6888, [%rd2+8];
	ld.local.u32 	%r6889, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6887, %r6888, %r6889, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r6887;
	ld.local.u32 	%r6892, [%rd2+4];
	ld.local.u32 	%r6893, [%rd2];
	// begin inline asm
	prmt.b32 %r6891, %r6892, %r6893, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r6891;
	ld.local.u32 	%r6896, [%rd2];
	ld.local.u32 	%r6897, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6895, %r6896, %r6897, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r6895;
	ld.local.u32 	%r6900, [%rd1+12];
	ld.local.u32 	%r6901, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6899, %r6900, %r6901, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r6899;
	ld.local.u32 	%r6904, [%rd1+8];
	ld.local.u32 	%r6905, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6903, %r6904, %r6905, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r6903;
	ld.local.u32 	%r6908, [%rd1+4];
	ld.local.u32 	%r6909, [%rd1];
	// begin inline asm
	prmt.b32 %r6907, %r6908, %r6909, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r6907;
	ld.local.u32 	%r6912, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6911, %r6912, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r6911;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_75:
	ld.local.u32 	%r4235, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7763, %r7757, %r4235, %r3;
	// end inline asm
	ld.local.u32 	%r4238, [%rd8+12];
	ld.local.u32 	%r4239, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7764, %r4238, %r4239, %r3;
	// end inline asm
	ld.local.u32 	%r4242, [%rd8+8];
	ld.local.u32 	%r4243, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7765, %r4242, %r4243, %r3;
	// end inline asm
	ld.local.u32 	%r4246, [%rd8+4];
	ld.local.u32 	%r4247, [%rd8];
	// begin inline asm
	prmt.b32 %r7758, %r4246, %r4247, %r3;
	// end inline asm
	ld.local.u32 	%r4250, [%rd8];
	ld.local.u32 	%r4251, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7759, %r4250, %r4251, %r3;
	// end inline asm
	ld.local.u32 	%r4254, [%rd7+12];
	ld.local.u32 	%r4255, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7760, %r4254, %r4255, %r3;
	// end inline asm
	ld.local.u32 	%r4258, [%rd7+8];
	ld.local.u32 	%r4259, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7761, %r4258, %r4259, %r3;
	// end inline asm
	ld.local.u32 	%r4262, [%rd7+4];
	ld.local.u32 	%r4263, [%rd7];
	// begin inline asm
	prmt.b32 %r4261, %r4262, %r4263, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r4261;
	ld.local.u32 	%r4266, [%rd7];
	ld.local.u32 	%r4267, [%rd6+12];
	// begin inline asm
	prmt.b32 %r4265, %r4266, %r4267, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r4265;
	ld.local.u32 	%r4270, [%rd6+12];
	ld.local.u32 	%r4271, [%rd6+8];
	// begin inline asm
	prmt.b32 %r4269, %r4270, %r4271, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r4269;
	ld.local.u32 	%r4274, [%rd6+8];
	ld.local.u32 	%r4275, [%rd6+4];
	// begin inline asm
	prmt.b32 %r4273, %r4274, %r4275, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r4273;
	ld.local.u32 	%r4278, [%rd6+4];
	ld.local.u32 	%r4279, [%rd6];
	// begin inline asm
	prmt.b32 %r4277, %r4278, %r4279, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r4277;
	ld.local.u32 	%r4282, [%rd6];
	ld.local.u32 	%r4283, [%rd5+12];
	// begin inline asm
	prmt.b32 %r4281, %r4282, %r4283, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r4281;
	ld.local.u32 	%r4286, [%rd5+12];
	ld.local.u32 	%r4287, [%rd5+8];
	// begin inline asm
	prmt.b32 %r4285, %r4286, %r4287, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r4285;
	ld.local.u32 	%r4290, [%rd5+8];
	ld.local.u32 	%r4291, [%rd5+4];
	// begin inline asm
	prmt.b32 %r4289, %r4290, %r4291, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r4289;
	ld.local.u32 	%r4294, [%rd5+4];
	ld.local.u32 	%r4295, [%rd5];
	// begin inline asm
	prmt.b32 %r4293, %r4294, %r4295, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r4293;
	ld.local.u32 	%r4298, [%rd5];
	ld.local.u32 	%r4299, [%rd4+12];
	// begin inline asm
	prmt.b32 %r4297, %r4298, %r4299, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r4297;
	ld.local.u32 	%r4302, [%rd4+12];
	ld.local.u32 	%r4303, [%rd4+8];
	// begin inline asm
	prmt.b32 %r4301, %r4302, %r4303, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r4301;
	ld.local.u32 	%r4306, [%rd4+8];
	ld.local.u32 	%r4307, [%rd4+4];
	// begin inline asm
	prmt.b32 %r4305, %r4306, %r4307, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r4305;
	ld.local.u32 	%r4310, [%rd4+4];
	ld.local.u32 	%r4311, [%rd4];
	// begin inline asm
	prmt.b32 %r4309, %r4310, %r4311, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r4309;
	ld.local.u32 	%r4314, [%rd4];
	ld.local.u32 	%r4315, [%rd3+12];
	// begin inline asm
	prmt.b32 %r4313, %r4314, %r4315, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r4313;
	ld.local.u32 	%r4318, [%rd3+12];
	ld.local.u32 	%r4319, [%rd3+8];
	// begin inline asm
	prmt.b32 %r4317, %r4318, %r4319, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r4317;
	ld.local.u32 	%r4322, [%rd3+8];
	ld.local.u32 	%r4323, [%rd3+4];
	// begin inline asm
	prmt.b32 %r4321, %r4322, %r4323, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r4321;
	ld.local.u32 	%r4326, [%rd3+4];
	ld.local.u32 	%r4327, [%rd3];
	// begin inline asm
	prmt.b32 %r4325, %r4326, %r4327, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r4325;
	ld.local.u32 	%r4330, [%rd3];
	ld.local.u32 	%r4331, [%rd2+12];
	// begin inline asm
	prmt.b32 %r4329, %r4330, %r4331, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r4329;
	ld.local.u32 	%r4334, [%rd2+12];
	ld.local.u32 	%r4335, [%rd2+8];
	// begin inline asm
	prmt.b32 %r4333, %r4334, %r4335, %r3;
	// end inline asm
	st.local.u32 	[%rd4+4], %r4333;
	ld.local.u32 	%r4338, [%rd2+8];
	ld.local.u32 	%r4339, [%rd2+4];
	// begin inline asm
	prmt.b32 %r4337, %r4338, %r4339, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r4337;
	ld.local.u32 	%r4342, [%rd2+4];
	ld.local.u32 	%r4343, [%rd2];
	// begin inline asm
	prmt.b32 %r4341, %r4342, %r4343, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r4341;
	ld.local.u32 	%r4346, [%rd2];
	ld.local.u32 	%r4347, [%rd1+12];
	// begin inline asm
	prmt.b32 %r4345, %r4346, %r4347, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r4345;
	ld.local.u32 	%r4350, [%rd1+12];
	ld.local.u32 	%r4351, [%rd1+8];
	// begin inline asm
	prmt.b32 %r4349, %r4350, %r4351, %r3;
	// end inline asm
	st.local.u32 	[%rd3+4], %r4349;
	ld.local.u32 	%r4354, [%rd1+8];
	ld.local.u32 	%r4355, [%rd1+4];
	// begin inline asm
	prmt.b32 %r4353, %r4354, %r4355, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r4353;
	ld.local.u32 	%r4358, [%rd1+4];
	ld.local.u32 	%r4359, [%rd1];
	// begin inline asm
	prmt.b32 %r4357, %r4358, %r4359, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r4357;
	ld.local.u32 	%r4362, [%rd1];
	// begin inline asm
	prmt.b32 %r4361, %r4362, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r4361;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7762, %r7757;
	mov.u32 	%r7766, %r7757;
	mov.u32 	%r7767, %r7757;
	mov.u32 	%r7768, %r7757;
	mov.u32 	%r7769, %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7771, %r7757;
	mov.u32 	%r7772, %r7757;
	mov.u32 	%r7773, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_145:
	ld.local.u32 	%r5676, [%rd3+4];
	ld.local.u32 	%r5677, [%rd3];
	// begin inline asm
	prmt.b32 %r5675, %r5676, %r5677, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5675;
	ld.local.u32 	%r5680, [%rd3];
	ld.local.u32 	%r5681, [%rd2+12];
	// begin inline asm
	prmt.b32 %r5679, %r5680, %r5681, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5679;
	ld.local.u32 	%r5684, [%rd2+12];
	ld.local.u32 	%r5685, [%rd2+8];
	// begin inline asm
	prmt.b32 %r5683, %r5684, %r5685, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r5683;
	ld.local.u32 	%r5688, [%rd2+8];
	ld.local.u32 	%r5689, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5687, %r5688, %r5689, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5687;
	ld.local.u32 	%r5692, [%rd2+4];
	ld.local.u32 	%r5693, [%rd2];
	// begin inline asm
	prmt.b32 %r5691, %r5692, %r5693, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5691;
	ld.local.u32 	%r5696, [%rd2];
	ld.local.u32 	%r5697, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5695, %r5696, %r5697, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5695;
	ld.local.u32 	%r5700, [%rd1+12];
	ld.local.u32 	%r5701, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5699, %r5700, %r5701, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r5699;
	ld.local.u32 	%r5704, [%rd1+8];
	ld.local.u32 	%r5705, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5703, %r5704, %r5705, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r5703;
	ld.local.u32 	%r5708, [%rd1+4];
	ld.local.u32 	%r5709, [%rd1];
	// begin inline asm
	prmt.b32 %r5707, %r5708, %r5709, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r5707;
	ld.local.u32 	%r5712, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5711, %r5712, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r5711;
	st.local.u32 	[%rd6+4], %r7790;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_67:
	ld.local.u32 	%r1843, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7779, %r7757, %r1843, %r3;
	// end inline asm
	ld.local.u32 	%r1846, [%rd8+12];
	ld.local.u32 	%r1847, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7780, %r1846, %r1847, %r3;
	// end inline asm
	ld.local.u32 	%r1850, [%rd8+8];
	ld.local.u32 	%r1851, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7781, %r1850, %r1851, %r3;
	// end inline asm
	ld.local.u32 	%r1854, [%rd8+4];
	ld.local.u32 	%r1855, [%rd8];
	// begin inline asm
	prmt.b32 %r7774, %r1854, %r1855, %r3;
	// end inline asm
	ld.local.u32 	%r1858, [%rd8];
	ld.local.u32 	%r1859, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7775, %r1858, %r1859, %r3;
	// end inline asm
	ld.local.u32 	%r1862, [%rd7+12];
	ld.local.u32 	%r1863, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7776, %r1862, %r1863, %r3;
	// end inline asm
	ld.local.u32 	%r1866, [%rd7+8];
	ld.local.u32 	%r1867, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7777, %r1866, %r1867, %r3;
	// end inline asm
	ld.local.u32 	%r1870, [%rd7+4];
	ld.local.u32 	%r1871, [%rd7];
	// begin inline asm
	prmt.b32 %r7770, %r1870, %r1871, %r3;
	// end inline asm
	ld.local.u32 	%r1874, [%rd7];
	ld.local.u32 	%r1875, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7771, %r1874, %r1875, %r3;
	// end inline asm
	ld.local.u32 	%r1878, [%rd6+12];
	ld.local.u32 	%r1879, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7772, %r1878, %r1879, %r3;
	// end inline asm
	ld.local.u32 	%r1882, [%rd6+8];
	ld.local.u32 	%r1883, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7773, %r1882, %r1883, %r3;
	// end inline asm
	ld.local.u32 	%r1886, [%rd6+4];
	ld.local.u32 	%r1887, [%rd6];
	// begin inline asm
	prmt.b32 %r7766, %r1886, %r1887, %r3;
	// end inline asm
	ld.local.u32 	%r1890, [%rd6];
	ld.local.u32 	%r1891, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7767, %r1890, %r1891, %r3;
	// end inline asm
	ld.local.u32 	%r1894, [%rd5+12];
	ld.local.u32 	%r1895, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7768, %r1894, %r1895, %r3;
	// end inline asm
	ld.local.u32 	%r1898, [%rd5+8];
	ld.local.u32 	%r1899, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7769, %r1898, %r1899, %r3;
	// end inline asm
	ld.local.u32 	%r1902, [%rd5+4];
	ld.local.u32 	%r1903, [%rd5];
	// begin inline asm
	prmt.b32 %r7762, %r1902, %r1903, %r3;
	// end inline asm
	ld.local.u32 	%r1906, [%rd5];
	ld.local.u32 	%r1907, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7763, %r1906, %r1907, %r3;
	// end inline asm
	ld.local.u32 	%r1910, [%rd4+12];
	ld.local.u32 	%r1911, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7764, %r1910, %r1911, %r3;
	// end inline asm
	ld.local.u32 	%r1914, [%rd4+8];
	ld.local.u32 	%r1915, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7765, %r1914, %r1915, %r3;
	// end inline asm
	ld.local.u32 	%r1918, [%rd4+4];
	ld.local.u32 	%r1919, [%rd4];
	// begin inline asm
	prmt.b32 %r7758, %r1918, %r1919, %r3;
	// end inline asm
	ld.local.u32 	%r1922, [%rd4];
	ld.local.u32 	%r1923, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7759, %r1922, %r1923, %r3;
	// end inline asm
	ld.local.u32 	%r1926, [%rd3+12];
	ld.local.u32 	%r1927, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7760, %r1926, %r1927, %r3;
	// end inline asm
	ld.local.u32 	%r1930, [%rd3+8];
	ld.local.u32 	%r1931, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7761, %r1930, %r1931, %r3;
	// end inline asm
	ld.local.u32 	%r1934, [%rd3+4];
	ld.local.u32 	%r1935, [%rd3];
	// begin inline asm
	prmt.b32 %r1933, %r1934, %r1935, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r1933;
	ld.local.u32 	%r1938, [%rd3];
	ld.local.u32 	%r1939, [%rd2+12];
	// begin inline asm
	prmt.b32 %r1937, %r1938, %r1939, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r1937;
	ld.local.u32 	%r1942, [%rd2+12];
	ld.local.u32 	%r1943, [%rd2+8];
	// begin inline asm
	prmt.b32 %r1941, %r1942, %r1943, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r1941;
	ld.local.u32 	%r1946, [%rd2+8];
	ld.local.u32 	%r1947, [%rd2+4];
	// begin inline asm
	prmt.b32 %r1945, %r1946, %r1947, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r1945;
	ld.local.u32 	%r1950, [%rd2+4];
	ld.local.u32 	%r1951, [%rd2];
	// begin inline asm
	prmt.b32 %r1949, %r1950, %r1951, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r1949;
	ld.local.u32 	%r1954, [%rd2];
	ld.local.u32 	%r1955, [%rd1+12];
	// begin inline asm
	prmt.b32 %r1953, %r1954, %r1955, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r1953;
	ld.local.u32 	%r1958, [%rd1+12];
	ld.local.u32 	%r1959, [%rd1+8];
	// begin inline asm
	prmt.b32 %r1957, %r1958, %r1959, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r1957;
	ld.local.u32 	%r1962, [%rd1+8];
	ld.local.u32 	%r1963, [%rd1+4];
	// begin inline asm
	prmt.b32 %r1961, %r1962, %r1963, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r1961;
	ld.local.u32 	%r1966, [%rd1+4];
	ld.local.u32 	%r1967, [%rd1];
	// begin inline asm
	prmt.b32 %r1965, %r1966, %r1967, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r1965;
	ld.local.u32 	%r1970, [%rd1];
	// begin inline asm
	prmt.b32 %r1969, %r1970, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r1969;
	st.local.u32 	[%rd6+4], %r7757;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_149:
	ld.local.u32 	%r6116, [%rd5+4];
	ld.local.u32 	%r6117, [%rd5];
	// begin inline asm
	prmt.b32 %r6115, %r6116, %r6117, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r6115;
	ld.local.u32 	%r6120, [%rd5];
	ld.local.u32 	%r6121, [%rd4+12];
	// begin inline asm
	prmt.b32 %r6119, %r6120, %r6121, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r6119;
	ld.local.u32 	%r6124, [%rd4+12];
	ld.local.u32 	%r6125, [%rd4+8];
	// begin inline asm
	prmt.b32 %r6123, %r6124, %r6125, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r6123;
	ld.local.u32 	%r6128, [%rd4+8];
	ld.local.u32 	%r6129, [%rd4+4];
	// begin inline asm
	prmt.b32 %r6127, %r6128, %r6129, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r6127;
	ld.local.u32 	%r6132, [%rd4+4];
	ld.local.u32 	%r6133, [%rd4];
	// begin inline asm
	prmt.b32 %r6131, %r6132, %r6133, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r6131;
	ld.local.u32 	%r6136, [%rd4];
	ld.local.u32 	%r6137, [%rd3+12];
	// begin inline asm
	prmt.b32 %r6135, %r6136, %r6137, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r6135;
	ld.local.u32 	%r6140, [%rd3+12];
	ld.local.u32 	%r6141, [%rd3+8];
	// begin inline asm
	prmt.b32 %r6139, %r6140, %r6141, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r6139;
	ld.local.u32 	%r6144, [%rd3+8];
	ld.local.u32 	%r6145, [%rd3+4];
	// begin inline asm
	prmt.b32 %r6143, %r6144, %r6145, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r6143;
	ld.local.u32 	%r6148, [%rd3+4];
	ld.local.u32 	%r6149, [%rd3];
	// begin inline asm
	prmt.b32 %r6147, %r6148, %r6149, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r6147;
	ld.local.u32 	%r6152, [%rd3];
	ld.local.u32 	%r6153, [%rd2+12];
	// begin inline asm
	prmt.b32 %r6151, %r6152, %r6153, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r6151;
	ld.local.u32 	%r6156, [%rd2+12];
	ld.local.u32 	%r6157, [%rd2+8];
	// begin inline asm
	prmt.b32 %r6155, %r6156, %r6157, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r6155;
	ld.local.u32 	%r6160, [%rd2+8];
	ld.local.u32 	%r6161, [%rd2+4];
	// begin inline asm
	prmt.b32 %r6159, %r6160, %r6161, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r6159;
	ld.local.u32 	%r6164, [%rd2+4];
	ld.local.u32 	%r6165, [%rd2];
	// begin inline asm
	prmt.b32 %r6163, %r6164, %r6165, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r6163;
	ld.local.u32 	%r6168, [%rd2];
	ld.local.u32 	%r6169, [%rd1+12];
	// begin inline asm
	prmt.b32 %r6167, %r6168, %r6169, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r6167;
	ld.local.u32 	%r6172, [%rd1+12];
	ld.local.u32 	%r6173, [%rd1+8];
	// begin inline asm
	prmt.b32 %r6171, %r6172, %r6173, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r6171;
	ld.local.u32 	%r6176, [%rd1+8];
	ld.local.u32 	%r6177, [%rd1+4];
	// begin inline asm
	prmt.b32 %r6175, %r6176, %r6177, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r6175;
	ld.local.u32 	%r6180, [%rd1+4];
	ld.local.u32 	%r6181, [%rd1];
	// begin inline asm
	prmt.b32 %r6179, %r6180, %r6181, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r6179;
	ld.local.u32 	%r6184, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r6183, %r6184, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r6183;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_71:
	ld.local.u32 	%r3007, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7771, %r7757, %r3007, %r3;
	// end inline asm
	ld.local.u32 	%r3010, [%rd8+12];
	ld.local.u32 	%r3011, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7772, %r3010, %r3011, %r3;
	// end inline asm
	ld.local.u32 	%r3014, [%rd8+8];
	ld.local.u32 	%r3015, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7773, %r3014, %r3015, %r3;
	// end inline asm
	ld.local.u32 	%r3018, [%rd8+4];
	ld.local.u32 	%r3019, [%rd8];
	// begin inline asm
	prmt.b32 %r7766, %r3018, %r3019, %r3;
	// end inline asm
	ld.local.u32 	%r3022, [%rd8];
	ld.local.u32 	%r3023, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7767, %r3022, %r3023, %r3;
	// end inline asm
	ld.local.u32 	%r3026, [%rd7+12];
	ld.local.u32 	%r3027, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7768, %r3026, %r3027, %r3;
	// end inline asm
	ld.local.u32 	%r3030, [%rd7+8];
	ld.local.u32 	%r3031, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7769, %r3030, %r3031, %r3;
	// end inline asm
	ld.local.u32 	%r3034, [%rd7+4];
	ld.local.u32 	%r3035, [%rd7];
	// begin inline asm
	prmt.b32 %r7762, %r3034, %r3035, %r3;
	// end inline asm
	ld.local.u32 	%r3038, [%rd7];
	ld.local.u32 	%r3039, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7763, %r3038, %r3039, %r3;
	// end inline asm
	ld.local.u32 	%r3042, [%rd6+12];
	ld.local.u32 	%r3043, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7764, %r3042, %r3043, %r3;
	// end inline asm
	ld.local.u32 	%r3046, [%rd6+8];
	ld.local.u32 	%r3047, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7765, %r3046, %r3047, %r3;
	// end inline asm
	ld.local.u32 	%r3050, [%rd6+4];
	ld.local.u32 	%r3051, [%rd6];
	// begin inline asm
	prmt.b32 %r7758, %r3050, %r3051, %r3;
	// end inline asm
	ld.local.u32 	%r3054, [%rd6];
	ld.local.u32 	%r3055, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7759, %r3054, %r3055, %r3;
	// end inline asm
	ld.local.u32 	%r3058, [%rd5+12];
	ld.local.u32 	%r3059, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7760, %r3058, %r3059, %r3;
	// end inline asm
	ld.local.u32 	%r3062, [%rd5+8];
	ld.local.u32 	%r3063, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7761, %r3062, %r3063, %r3;
	// end inline asm
	ld.local.u32 	%r3066, [%rd5+4];
	ld.local.u32 	%r3067, [%rd5];
	// begin inline asm
	prmt.b32 %r3065, %r3066, %r3067, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r3065;
	ld.local.u32 	%r3070, [%rd5];
	ld.local.u32 	%r3071, [%rd4+12];
	// begin inline asm
	prmt.b32 %r3069, %r3070, %r3071, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r3069;
	ld.local.u32 	%r3074, [%rd4+12];
	ld.local.u32 	%r3075, [%rd4+8];
	// begin inline asm
	prmt.b32 %r3073, %r3074, %r3075, %r3;
	// end inline asm
	st.local.u32 	[%rd8+4], %r3073;
	ld.local.u32 	%r3078, [%rd4+8];
	ld.local.u32 	%r3079, [%rd4+4];
	// begin inline asm
	prmt.b32 %r3077, %r3078, %r3079, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r3077;
	ld.local.u32 	%r3082, [%rd4+4];
	ld.local.u32 	%r3083, [%rd4];
	// begin inline asm
	prmt.b32 %r3081, %r3082, %r3083, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r3081;
	ld.local.u32 	%r3086, [%rd4];
	ld.local.u32 	%r3087, [%rd3+12];
	// begin inline asm
	prmt.b32 %r3085, %r3086, %r3087, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r3085;
	ld.local.u32 	%r3090, [%rd3+12];
	ld.local.u32 	%r3091, [%rd3+8];
	// begin inline asm
	prmt.b32 %r3089, %r3090, %r3091, %r3;
	// end inline asm
	st.local.u32 	[%rd7+4], %r3089;
	ld.local.u32 	%r3094, [%rd3+8];
	ld.local.u32 	%r3095, [%rd3+4];
	// begin inline asm
	prmt.b32 %r3093, %r3094, %r3095, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r3093;
	ld.local.u32 	%r3098, [%rd3+4];
	ld.local.u32 	%r3099, [%rd3];
	// begin inline asm
	prmt.b32 %r3097, %r3098, %r3099, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r3097;
	ld.local.u32 	%r3102, [%rd3];
	ld.local.u32 	%r3103, [%rd2+12];
	// begin inline asm
	prmt.b32 %r3101, %r3102, %r3103, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r3101;
	ld.local.u32 	%r3106, [%rd2+12];
	ld.local.u32 	%r3107, [%rd2+8];
	// begin inline asm
	prmt.b32 %r3105, %r3106, %r3107, %r3;
	// end inline asm
	st.local.u32 	[%rd6+4], %r3105;
	ld.local.u32 	%r3110, [%rd2+8];
	ld.local.u32 	%r3111, [%rd2+4];
	// begin inline asm
	prmt.b32 %r3109, %r3110, %r3111, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r3109;
	ld.local.u32 	%r3114, [%rd2+4];
	ld.local.u32 	%r3115, [%rd2];
	// begin inline asm
	prmt.b32 %r3113, %r3114, %r3115, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r3113;
	ld.local.u32 	%r3118, [%rd2];
	ld.local.u32 	%r3119, [%rd1+12];
	// begin inline asm
	prmt.b32 %r3117, %r3118, %r3119, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r3117;
	ld.local.u32 	%r3122, [%rd1+12];
	ld.local.u32 	%r3123, [%rd1+8];
	// begin inline asm
	prmt.b32 %r3121, %r3122, %r3123, %r3;
	// end inline asm
	st.local.u32 	[%rd5+4], %r3121;
	ld.local.u32 	%r3126, [%rd1+8];
	ld.local.u32 	%r3127, [%rd1+4];
	// begin inline asm
	prmt.b32 %r3125, %r3126, %r3127, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r3125;
	ld.local.u32 	%r3130, [%rd1+4];
	ld.local.u32 	%r3131, [%rd1];
	// begin inline asm
	prmt.b32 %r3129, %r3130, %r3131, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r3129;
	ld.local.u32 	%r3134, [%rd1];
	// begin inline asm
	prmt.b32 %r3133, %r3134, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r3133;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7770, %r7757;
	mov.u32 	%r7774, %r7757;
	mov.u32 	%r7775, %r7757;
	mov.u32 	%r7776, %r7757;
	mov.u32 	%r7777, %r7757;
	mov.u32 	%r7778, %r7757;
	mov.u32 	%r7779, %r7757;
	mov.u32 	%r7780, %r7757;
	mov.u32 	%r7781, %r7757;
	mov.u32 	%r7782, %r7757;
	mov.u32 	%r7783, %r7757;
	mov.u32 	%r7784, %r7757;
	mov.u32 	%r7785, %r7757;
	mov.u32 	%r7786, %r7757;
	mov.u32 	%r7787, %r7757;
	mov.u32 	%r7788, %r7757;
	mov.u32 	%r7789, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_141:
	ld.local.u32 	%r5492, [%rd1+4];
	ld.local.u32 	%r5493, [%rd1];
	// begin inline asm
	prmt.b32 %r5491, %r5492, %r5493, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5491;
	ld.local.u32 	%r5496, [%rd1];
	mov.u32 	%r7790, 0;
	// begin inline asm
	prmt.b32 %r5495, %r5496, %r7790, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5495;
	st.local.u32 	[%rd8+4], %r7790;
	st.local.u32 	[%rd8], %r7790;
	st.local.u32 	[%rd7+12], %r7790;
	st.local.u32 	[%rd7+8], %r7790;
	st.local.u32 	[%rd7+4], %r7790;
	st.local.u32 	[%rd7], %r7790;
	st.local.u32 	[%rd6+12], %r7790;
	st.local.u32 	[%rd6+8], %r7790;
	st.local.u32 	[%rd6+4], %r7790;
	st.local.u32 	[%rd6], %r7790;
	st.local.u32 	[%rd5+12], %r7790;
	st.local.u32 	[%rd5+8], %r7790;
	st.local.u32 	[%rd5+4], %r7790;
	st.local.u32 	[%rd5], %r7790;
	st.local.u32 	[%rd4+12], %r7790;
	st.local.u32 	[%rd4+8], %r7790;
	st.local.u32 	[%rd4+4], %r7790;
	st.local.u32 	[%rd4], %r7790;
	st.local.u32 	[%rd3+12], %r7790;
	st.local.u32 	[%rd3+8], %r7790;
	st.local.u32 	[%rd3+4], %r7790;
	st.local.u32 	[%rd3], %r7790;
	st.local.u32 	[%rd2+12], %r7790;
	st.local.u32 	[%rd2+8], %r7790;
	st.local.u32 	[%rd2+4], %r7790;
	st.local.u32 	[%rd2], %r7790;
	st.local.u32 	[%rd1+12], %r7790;
	st.local.u32 	[%rd1+8], %r7790;
	st.local.u32 	[%rd1+4], %r7790;
	st.local.u32 	[%rd1], %r7790;
	bra.uni 	$L__BB0_158;

$L__BB0_157:
	ld.local.u32 	%r7502, [%rd8+12];
	ld.local.u32 	%r7503, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7501, %r7502, %r7503, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r7501;
	ld.local.u32 	%r7506, [%rd8+8];
	ld.local.u32 	%r7507, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7505, %r7506, %r7507, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r7505;
	ld.local.u32 	%r7510, [%rd8+4];
	ld.local.u32 	%r7511, [%rd8];
	// begin inline asm
	prmt.b32 %r7509, %r7510, %r7511, %r3;
	// end inline asm
	ld.local.u32 	%r7514, [%rd8];
	st.local.u32 	[%rd8+4], %r7509;
	ld.local.u32 	%r7515, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7513, %r7514, %r7515, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r7513;
	ld.local.u32 	%r7518, [%rd7+12];
	ld.local.u32 	%r7519, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7517, %r7518, %r7519, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r7517;
	ld.local.u32 	%r7522, [%rd7+8];
	ld.local.u32 	%r7523, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7521, %r7522, %r7523, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r7521;
	ld.local.u32 	%r7526, [%rd7+4];
	ld.local.u32 	%r7527, [%rd7];
	// begin inline asm
	prmt.b32 %r7525, %r7526, %r7527, %r3;
	// end inline asm
	ld.local.u32 	%r7530, [%rd7];
	st.local.u32 	[%rd7+4], %r7525;
	ld.local.u32 	%r7531, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7529, %r7530, %r7531, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r7529;
	ld.local.u32 	%r7534, [%rd6+12];
	ld.local.u32 	%r7535, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7533, %r7534, %r7535, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r7533;
	ld.local.u32 	%r7538, [%rd6+8];
	ld.local.u32 	%r7539, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7537, %r7538, %r7539, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r7537;
	ld.local.u32 	%r7542, [%rd6+4];
	ld.local.u32 	%r7543, [%rd6];
	// begin inline asm
	prmt.b32 %r7541, %r7542, %r7543, %r3;
	// end inline asm
	ld.local.u32 	%r7546, [%rd6];
	st.local.u32 	[%rd6+4], %r7541;
	ld.local.u32 	%r7547, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7545, %r7546, %r7547, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r7545;
	ld.local.u32 	%r7550, [%rd5+12];
	ld.local.u32 	%r7551, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7549, %r7550, %r7551, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r7549;
	ld.local.u32 	%r7554, [%rd5+8];
	ld.local.u32 	%r7555, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7553, %r7554, %r7555, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r7553;
	ld.local.u32 	%r7558, [%rd5+4];
	ld.local.u32 	%r7559, [%rd5];
	// begin inline asm
	prmt.b32 %r7557, %r7558, %r7559, %r3;
	// end inline asm
	ld.local.u32 	%r7562, [%rd5];
	st.local.u32 	[%rd5+4], %r7557;
	ld.local.u32 	%r7563, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7561, %r7562, %r7563, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r7561;
	ld.local.u32 	%r7566, [%rd4+12];
	ld.local.u32 	%r7567, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7565, %r7566, %r7567, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r7565;
	ld.local.u32 	%r7570, [%rd4+8];
	ld.local.u32 	%r7571, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7569, %r7570, %r7571, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r7569;
	ld.local.u32 	%r7574, [%rd4+4];
	ld.local.u32 	%r7575, [%rd4];
	// begin inline asm
	prmt.b32 %r7573, %r7574, %r7575, %r3;
	// end inline asm
	ld.local.u32 	%r7578, [%rd4];
	st.local.u32 	[%rd4+4], %r7573;
	ld.local.u32 	%r7579, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7577, %r7578, %r7579, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r7577;
	ld.local.u32 	%r7582, [%rd3+12];
	ld.local.u32 	%r7583, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7581, %r7582, %r7583, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r7581;
	ld.local.u32 	%r7586, [%rd3+8];
	ld.local.u32 	%r7587, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7585, %r7586, %r7587, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r7585;
	ld.local.u32 	%r7590, [%rd3+4];
	ld.local.u32 	%r7591, [%rd3];
	// begin inline asm
	prmt.b32 %r7589, %r7590, %r7591, %r3;
	// end inline asm
	ld.local.u32 	%r7594, [%rd3];
	st.local.u32 	[%rd3+4], %r7589;
	ld.local.u32 	%r7595, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7593, %r7594, %r7595, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r7593;
	ld.local.u32 	%r7598, [%rd2+12];
	ld.local.u32 	%r7599, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7597, %r7598, %r7599, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r7597;
	ld.local.u32 	%r7602, [%rd2+8];
	ld.local.u32 	%r7603, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7601, %r7602, %r7603, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r7601;
	ld.local.u32 	%r7606, [%rd2+4];
	ld.local.u32 	%r7607, [%rd2];
	// begin inline asm
	prmt.b32 %r7605, %r7606, %r7607, %r3;
	// end inline asm
	ld.local.u32 	%r7610, [%rd2];
	st.local.u32 	[%rd2+4], %r7605;
	ld.local.u32 	%r7611, [%rd1+12];
	// begin inline asm
	prmt.b32 %r7609, %r7610, %r7611, %r3;
	// end inline asm
	st.local.u32 	[%rd2], %r7609;
	ld.local.u32 	%r7614, [%rd1+12];
	ld.local.u32 	%r7615, [%rd1+8];
	// begin inline asm
	prmt.b32 %r7613, %r7614, %r7615, %r3;
	// end inline asm
	st.local.u32 	[%rd1+12], %r7613;
	ld.local.u32 	%r7618, [%rd1+8];
	ld.local.u32 	%r7619, [%rd1+4];
	// begin inline asm
	prmt.b32 %r7617, %r7618, %r7619, %r3;
	// end inline asm
	st.local.u32 	[%rd1+8], %r7617;
	ld.local.u32 	%r7622, [%rd1+4];
	ld.local.u32 	%r7623, [%rd1];
	// begin inline asm
	prmt.b32 %r7621, %r7622, %r7623, %r3;
	// end inline asm
	st.local.u32 	[%rd1+4], %r7621;
	ld.local.u32 	%r7626, [%rd1];
	mov.u32 	%r7627, 0;
	// begin inline asm
	prmt.b32 %r7790, %r7626, %r7627, %r3;
	// end inline asm
	st.local.u32 	[%rd1], %r7790;

$L__BB0_158:
	ld.local.v2.u32 	{%r7629, %r7630}, [%rd9+64];
	or.b32  	%r7633, %r7629, %r7790;
	st.local.u32 	[%rd9+64], %r7633;
	ld.local.u32 	%r7634, [%rd1+4];
	or.b32  	%r7635, %r7630, %r7634;
	st.local.u32 	[%rd9+68], %r7635;
	ld.local.v2.u32 	{%r7636, %r7637}, [%rd9+72];
	ld.local.u32 	%r7640, [%rd1+8];
	or.b32  	%r7641, %r7636, %r7640;
	st.local.u32 	[%rd9+72], %r7641;
	ld.local.u32 	%r7642, [%rd1+12];
	or.b32  	%r7643, %r7637, %r7642;
	st.local.u32 	[%rd9+76], %r7643;
	ld.local.v2.u32 	{%r7644, %r7645}, [%rd9+80];
	ld.local.u32 	%r7648, [%rd2];
	or.b32  	%r7649, %r7644, %r7648;
	st.local.u32 	[%rd9+80], %r7649;
	ld.local.u32 	%r7650, [%rd2+4];
	or.b32  	%r7651, %r7645, %r7650;
	st.local.u32 	[%rd9+84], %r7651;
	ld.local.v2.u32 	{%r7652, %r7653}, [%rd9+88];
	ld.local.u32 	%r7656, [%rd2+8];
	or.b32  	%r7657, %r7652, %r7656;
	st.local.u32 	[%rd9+88], %r7657;
	ld.local.u32 	%r7658, [%rd2+12];
	or.b32  	%r7659, %r7653, %r7658;
	st.local.u32 	[%rd9+92], %r7659;
	ld.local.v2.u32 	{%r7660, %r7661}, [%rd9+96];
	ld.local.u32 	%r7664, [%rd3];
	or.b32  	%r7665, %r7660, %r7664;
	st.local.u32 	[%rd9+96], %r7665;
	ld.local.u32 	%r7666, [%rd3+4];
	or.b32  	%r7667, %r7661, %r7666;
	st.local.u32 	[%rd9+100], %r7667;
	ld.local.v2.u32 	{%r7668, %r7669}, [%rd9+104];
	ld.local.u32 	%r7672, [%rd3+8];
	or.b32  	%r7673, %r7668, %r7672;
	st.local.u32 	[%rd9+104], %r7673;
	ld.local.u32 	%r7674, [%rd3+12];
	or.b32  	%r7675, %r7669, %r7674;
	st.local.u32 	[%rd9+108], %r7675;
	ld.local.v2.u32 	{%r7676, %r7677}, [%rd9+112];
	ld.local.u32 	%r7680, [%rd4];
	or.b32  	%r7681, %r7676, %r7680;
	st.local.u32 	[%rd9+112], %r7681;
	ld.local.u32 	%r7682, [%rd4+4];
	or.b32  	%r7683, %r7677, %r7682;
	st.local.u32 	[%rd9+116], %r7683;
	ld.local.v2.u32 	{%r7684, %r7685}, [%rd9+120];
	ld.local.u32 	%r7688, [%rd4+8];
	or.b32  	%r7689, %r7684, %r7688;
	st.local.u32 	[%rd9+120], %r7689;
	ld.local.u32 	%r7690, [%rd4+12];
	or.b32  	%r7691, %r7685, %r7690;
	st.local.u32 	[%rd9+124], %r7691;
	ld.local.v2.u32 	{%r7692, %r7693}, [%rd9+128];
	ld.local.u32 	%r7696, [%rd5];
	or.b32  	%r7697, %r7692, %r7696;
	st.local.u32 	[%rd9+128], %r7697;
	ld.local.u32 	%r7698, [%rd5+4];
	or.b32  	%r7699, %r7693, %r7698;
	st.local.u32 	[%rd9+132], %r7699;
	ld.local.v2.u32 	{%r7700, %r7701}, [%rd9+136];
	ld.local.u32 	%r7704, [%rd5+8];
	or.b32  	%r7705, %r7700, %r7704;
	st.local.u32 	[%rd9+136], %r7705;
	ld.local.u32 	%r7706, [%rd5+12];
	or.b32  	%r7707, %r7701, %r7706;
	st.local.u32 	[%rd9+140], %r7707;
	ld.local.v2.u32 	{%r7708, %r7709}, [%rd9+144];
	ld.local.u32 	%r7712, [%rd6];
	or.b32  	%r7713, %r7708, %r7712;
	st.local.u32 	[%rd9+144], %r7713;
	ld.local.u32 	%r7714, [%rd6+4];
	or.b32  	%r7715, %r7709, %r7714;
	st.local.u32 	[%rd9+148], %r7715;
	ld.local.v2.u32 	{%r7716, %r7717}, [%rd9+152];
	ld.local.u32 	%r7720, [%rd6+8];
	or.b32  	%r7721, %r7716, %r7720;
	st.local.u32 	[%rd9+152], %r7721;
	ld.local.u32 	%r7722, [%rd6+12];
	or.b32  	%r7723, %r7717, %r7722;
	st.local.u32 	[%rd9+156], %r7723;
	ld.local.v2.u32 	{%r7724, %r7725}, [%rd9+160];
	ld.local.u32 	%r7728, [%rd7];
	or.b32  	%r7729, %r7724, %r7728;
	st.local.u32 	[%rd9+160], %r7729;
	ld.local.u32 	%r7730, [%rd7+4];
	or.b32  	%r7731, %r7725, %r7730;
	st.local.u32 	[%rd9+164], %r7731;
	ld.local.v2.u32 	{%r7732, %r7733}, [%rd9+168];
	ld.local.u32 	%r7736, [%rd7+8];
	or.b32  	%r7737, %r7732, %r7736;
	st.local.u32 	[%rd9+168], %r7737;
	ld.local.u32 	%r7738, [%rd7+12];
	or.b32  	%r7739, %r7733, %r7738;
	st.local.u32 	[%rd9+172], %r7739;
	ld.local.v2.u32 	{%r7740, %r7741}, [%rd9+176];
	ld.local.u32 	%r7744, [%rd8];
	or.b32  	%r7745, %r7740, %r7744;
	st.local.u32 	[%rd9+176], %r7745;
	ld.local.u32 	%r7746, [%rd8+4];
	or.b32  	%r7747, %r7741, %r7746;
	st.local.u32 	[%rd9+180], %r7747;
	ld.local.v2.u32 	{%r7748, %r7749}, [%rd9+184];
	ld.local.u32 	%r7752, [%rd8+8];
	or.b32  	%r7753, %r7748, %r7752;
	st.local.u32 	[%rd9+184], %r7753;
	ld.local.u32 	%r7754, [%rd8+12];
	or.b32  	%r7755, %r7749, %r7754;
	st.local.u32 	[%rd9+188], %r7755;
	bra.uni 	$L__BB0_161;

$L__BB0_63:
	ld.local.u32 	%r743, [%rd8+12];
	mov.u32 	%r7757, 0;
	// begin inline asm
	prmt.b32 %r7787, %r7757, %r743, %r3;
	// end inline asm
	ld.local.u32 	%r746, [%rd8+12];
	ld.local.u32 	%r747, [%rd8+8];
	// begin inline asm
	prmt.b32 %r7788, %r746, %r747, %r3;
	// end inline asm
	ld.local.u32 	%r750, [%rd8+8];
	ld.local.u32 	%r751, [%rd8+4];
	// begin inline asm
	prmt.b32 %r7789, %r750, %r751, %r3;
	// end inline asm
	ld.local.u32 	%r754, [%rd8+4];
	ld.local.u32 	%r755, [%rd8];
	// begin inline asm
	prmt.b32 %r7782, %r754, %r755, %r3;
	// end inline asm
	ld.local.u32 	%r758, [%rd8];
	ld.local.u32 	%r759, [%rd7+12];
	// begin inline asm
	prmt.b32 %r7783, %r758, %r759, %r3;
	// end inline asm
	ld.local.u32 	%r762, [%rd7+12];
	ld.local.u32 	%r763, [%rd7+8];
	// begin inline asm
	prmt.b32 %r7784, %r762, %r763, %r3;
	// end inline asm
	ld.local.u32 	%r766, [%rd7+8];
	ld.local.u32 	%r767, [%rd7+4];
	// begin inline asm
	prmt.b32 %r7785, %r766, %r767, %r3;
	// end inline asm
	ld.local.u32 	%r770, [%rd7+4];
	ld.local.u32 	%r771, [%rd7];
	// begin inline asm
	prmt.b32 %r7778, %r770, %r771, %r3;
	// end inline asm
	ld.local.u32 	%r774, [%rd7];
	ld.local.u32 	%r775, [%rd6+12];
	// begin inline asm
	prmt.b32 %r7779, %r774, %r775, %r3;
	// end inline asm
	ld.local.u32 	%r778, [%rd6+12];
	ld.local.u32 	%r779, [%rd6+8];
	// begin inline asm
	prmt.b32 %r7780, %r778, %r779, %r3;
	// end inline asm
	ld.local.u32 	%r782, [%rd6+8];
	ld.local.u32 	%r783, [%rd6+4];
	// begin inline asm
	prmt.b32 %r7781, %r782, %r783, %r3;
	// end inline asm
	ld.local.u32 	%r786, [%rd6+4];
	ld.local.u32 	%r787, [%rd6];
	// begin inline asm
	prmt.b32 %r7774, %r786, %r787, %r3;
	// end inline asm
	ld.local.u32 	%r790, [%rd6];
	ld.local.u32 	%r791, [%rd5+12];
	// begin inline asm
	prmt.b32 %r7775, %r790, %r791, %r3;
	// end inline asm
	ld.local.u32 	%r794, [%rd5+12];
	ld.local.u32 	%r795, [%rd5+8];
	// begin inline asm
	prmt.b32 %r7776, %r794, %r795, %r3;
	// end inline asm
	ld.local.u32 	%r798, [%rd5+8];
	ld.local.u32 	%r799, [%rd5+4];
	// begin inline asm
	prmt.b32 %r7777, %r798, %r799, %r3;
	// end inline asm
	ld.local.u32 	%r802, [%rd5+4];
	ld.local.u32 	%r803, [%rd5];
	// begin inline asm
	prmt.b32 %r7770, %r802, %r803, %r3;
	// end inline asm
	ld.local.u32 	%r806, [%rd5];
	ld.local.u32 	%r807, [%rd4+12];
	// begin inline asm
	prmt.b32 %r7771, %r806, %r807, %r3;
	// end inline asm
	ld.local.u32 	%r810, [%rd4+12];
	ld.local.u32 	%r811, [%rd4+8];
	// begin inline asm
	prmt.b32 %r7772, %r810, %r811, %r3;
	// end inline asm
	ld.local.u32 	%r814, [%rd4+8];
	ld.local.u32 	%r815, [%rd4+4];
	// begin inline asm
	prmt.b32 %r7773, %r814, %r815, %r3;
	// end inline asm
	ld.local.u32 	%r818, [%rd4+4];
	ld.local.u32 	%r819, [%rd4];
	// begin inline asm
	prmt.b32 %r7766, %r818, %r819, %r3;
	// end inline asm
	ld.local.u32 	%r822, [%rd4];
	ld.local.u32 	%r823, [%rd3+12];
	// begin inline asm
	prmt.b32 %r7767, %r822, %r823, %r3;
	// end inline asm
	ld.local.u32 	%r826, [%rd3+12];
	ld.local.u32 	%r827, [%rd3+8];
	// begin inline asm
	prmt.b32 %r7768, %r826, %r827, %r3;
	// end inline asm
	ld.local.u32 	%r830, [%rd3+8];
	ld.local.u32 	%r831, [%rd3+4];
	// begin inline asm
	prmt.b32 %r7769, %r830, %r831, %r3;
	// end inline asm
	ld.local.u32 	%r834, [%rd3+4];
	ld.local.u32 	%r835, [%rd3];
	// begin inline asm
	prmt.b32 %r7762, %r834, %r835, %r3;
	// end inline asm
	ld.local.u32 	%r838, [%rd3];
	ld.local.u32 	%r839, [%rd2+12];
	// begin inline asm
	prmt.b32 %r7763, %r838, %r839, %r3;
	// end inline asm
	ld.local.u32 	%r842, [%rd2+12];
	ld.local.u32 	%r843, [%rd2+8];
	// begin inline asm
	prmt.b32 %r7764, %r842, %r843, %r3;
	// end inline asm
	ld.local.u32 	%r846, [%rd2+8];
	ld.local.u32 	%r847, [%rd2+4];
	// begin inline asm
	prmt.b32 %r7765, %r846, %r847, %r3;
	// end inline asm
	ld.local.u32 	%r850, [%rd2+4];
	ld.local.u32 	%r851, [%rd2];
	// begin inline asm
	prmt.b32 %r7758, %r850, %r851, %r3;
	// end inline asm
	ld.local.u32 	%r854, [%rd2];
	ld.local.u32 	%r855, [%rd1+12];
	// begin inline asm
	prmt.b32 %r7759, %r854, %r855, %r3;
	// end inline asm
	ld.local.u32 	%r858, [%rd1+12];
	ld.local.u32 	%r859, [%rd1+8];
	// begin inline asm
	prmt.b32 %r7760, %r858, %r859, %r3;
	// end inline asm
	ld.local.u32 	%r862, [%rd1+8];
	ld.local.u32 	%r863, [%rd1+4];
	// begin inline asm
	prmt.b32 %r7761, %r862, %r863, %r3;
	// end inline asm
	ld.local.u32 	%r866, [%rd1+4];
	ld.local.u32 	%r867, [%rd1];
	// begin inline asm
	prmt.b32 %r865, %r866, %r867, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r865;
	ld.local.u32 	%r870, [%rd1];
	// begin inline asm
	prmt.b32 %r869, %r870, %r7757, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r869;
	st.local.u32 	[%rd8+4], %r7757;
	st.local.u32 	[%rd8], %r7757;
	st.local.u32 	[%rd7+12], %r7757;
	st.local.u32 	[%rd7+8], %r7757;
	st.local.u32 	[%rd7+4], %r7757;
	st.local.u32 	[%rd7], %r7757;
	st.local.u32 	[%rd6+12], %r7757;
	st.local.u32 	[%rd6+8], %r7757;
	st.local.u32 	[%rd6+4], %r7757;
	st.local.u32 	[%rd6], %r7757;
	st.local.u32 	[%rd5+12], %r7757;
	st.local.u32 	[%rd5+8], %r7757;
	st.local.u32 	[%rd5+4], %r7757;
	st.local.u32 	[%rd5], %r7757;
	st.local.u32 	[%rd4+12], %r7757;
	st.local.u32 	[%rd4+8], %r7757;
	st.local.u32 	[%rd4+4], %r7757;
	st.local.u32 	[%rd4], %r7757;
	st.local.u32 	[%rd3+12], %r7757;
	st.local.u32 	[%rd3+8], %r7757;
	st.local.u32 	[%rd3+4], %r7757;
	st.local.u32 	[%rd3], %r7757;
	st.local.u32 	[%rd2+12], %r7757;
	st.local.u32 	[%rd2+8], %r7757;
	st.local.u32 	[%rd2+4], %r7757;
	st.local.u32 	[%rd2], %r7757;
	st.local.u32 	[%rd1+12], %r7757;
	st.local.u32 	[%rd1+8], %r7757;
	st.local.u32 	[%rd1+4], %r7757;
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7786, %r7757;
	bra.uni 	$L__BB0_80;

$L__BB0_79:
	ld.local.u32 	%r5198, [%rd8+12];
	mov.u32 	%r7758, 0;
	// begin inline asm
	prmt.b32 %r7761, %r7758, %r5198, %r3;
	// end inline asm
	ld.local.u32 	%r5201, [%rd8+12];
	ld.local.u32 	%r5202, [%rd8+8];
	// begin inline asm
	prmt.b32 %r5200, %r5201, %r5202, %r3;
	// end inline asm
	st.local.u32 	[%rd8+12], %r5200;
	ld.local.u32 	%r5205, [%rd8+8];
	ld.local.u32 	%r5206, [%rd8+4];
	// begin inline asm
	prmt.b32 %r5204, %r5205, %r5206, %r3;
	// end inline asm
	st.local.u32 	[%rd8+8], %r5204;
	ld.local.u32 	%r5209, [%rd8+4];
	ld.local.u32 	%r5210, [%rd8];
	// begin inline asm
	prmt.b32 %r5208, %r5209, %r5210, %r3;
	// end inline asm
	ld.local.u32 	%r5213, [%rd8];
	st.local.u32 	[%rd8+4], %r5208;
	ld.local.u32 	%r5214, [%rd7+12];
	// begin inline asm
	prmt.b32 %r5212, %r5213, %r5214, %r3;
	// end inline asm
	st.local.u32 	[%rd8], %r5212;
	ld.local.u32 	%r5217, [%rd7+12];
	ld.local.u32 	%r5218, [%rd7+8];
	// begin inline asm
	prmt.b32 %r5216, %r5217, %r5218, %r3;
	// end inline asm
	st.local.u32 	[%rd7+12], %r5216;
	ld.local.u32 	%r5221, [%rd7+8];
	ld.local.u32 	%r5222, [%rd7+4];
	// begin inline asm
	prmt.b32 %r5220, %r5221, %r5222, %r3;
	// end inline asm
	st.local.u32 	[%rd7+8], %r5220;
	ld.local.u32 	%r5225, [%rd7+4];
	ld.local.u32 	%r5226, [%rd7];
	// begin inline asm
	prmt.b32 %r5224, %r5225, %r5226, %r3;
	// end inline asm
	ld.local.u32 	%r5229, [%rd7];
	st.local.u32 	[%rd7+4], %r5224;
	ld.local.u32 	%r5230, [%rd6+12];
	// begin inline asm
	prmt.b32 %r5228, %r5229, %r5230, %r3;
	// end inline asm
	st.local.u32 	[%rd7], %r5228;
	ld.local.u32 	%r5233, [%rd6+12];
	ld.local.u32 	%r5234, [%rd6+8];
	// begin inline asm
	prmt.b32 %r5232, %r5233, %r5234, %r3;
	// end inline asm
	st.local.u32 	[%rd6+12], %r5232;
	ld.local.u32 	%r5237, [%rd6+8];
	ld.local.u32 	%r5238, [%rd6+4];
	// begin inline asm
	prmt.b32 %r5236, %r5237, %r5238, %r3;
	// end inline asm
	st.local.u32 	[%rd6+8], %r5236;
	ld.local.u32 	%r5241, [%rd6+4];
	ld.local.u32 	%r5242, [%rd6];
	// begin inline asm
	prmt.b32 %r5240, %r5241, %r5242, %r3;
	// end inline asm
	ld.local.u32 	%r5245, [%rd6];
	st.local.u32 	[%rd6+4], %r5240;
	ld.local.u32 	%r5246, [%rd5+12];
	// begin inline asm
	prmt.b32 %r5244, %r5245, %r5246, %r3;
	// end inline asm
	st.local.u32 	[%rd6], %r5244;
	ld.local.u32 	%r5249, [%rd5+12];
	ld.local.u32 	%r5250, [%rd5+8];
	// begin inline asm
	prmt.b32 %r5248, %r5249, %r5250, %r3;
	// end inline asm
	st.local.u32 	[%rd5+12], %r5248;
	ld.local.u32 	%r5253, [%rd5+8];
	ld.local.u32 	%r5254, [%rd5+4];
	// begin inline asm
	prmt.b32 %r5252, %r5253, %r5254, %r3;
	// end inline asm
	st.local.u32 	[%rd5+8], %r5252;
	ld.local.u32 	%r5257, [%rd5+4];
	ld.local.u32 	%r5258, [%rd5];
	// begin inline asm
	prmt.b32 %r5256, %r5257, %r5258, %r3;
	// end inline asm
	ld.local.u32 	%r5261, [%rd5];
	st.local.u32 	[%rd5+4], %r5256;
	ld.local.u32 	%r5262, [%rd4+12];
	// begin inline asm
	prmt.b32 %r5260, %r5261, %r5262, %r3;
	// end inline asm
	st.local.u32 	[%rd5], %r5260;
	ld.local.u32 	%r5265, [%rd4+12];
	ld.local.u32 	%r5266, [%rd4+8];
	// begin inline asm
	prmt.b32 %r5264, %r5265, %r5266, %r3;
	// end inline asm
	st.local.u32 	[%rd4+12], %r5264;
	ld.local.u32 	%r5269, [%rd4+8];
	ld.local.u32 	%r5270, [%rd4+4];
	// begin inline asm
	prmt.b32 %r5268, %r5269, %r5270, %r3;
	// end inline asm
	st.local.u32 	[%rd4+8], %r5268;
	ld.local.u32 	%r5273, [%rd4+4];
	ld.local.u32 	%r5274, [%rd4];
	// begin inline asm
	prmt.b32 %r5272, %r5273, %r5274, %r3;
	// end inline asm
	ld.local.u32 	%r5277, [%rd4];
	st.local.u32 	[%rd4+4], %r5272;
	ld.local.u32 	%r5278, [%rd3+12];
	// begin inline asm
	prmt.b32 %r5276, %r5277, %r5278, %r3;
	// end inline asm
	st.local.u32 	[%rd4], %r5276;
	ld.local.u32 	%r5281, [%rd3+12];
	ld.local.u32 	%r5282, [%rd3+8];
	// begin inline asm
	prmt.b32 %r5280, %r5281, %r5282, %r3;
	// end inline asm
	st.local.u32 	[%rd3+12], %r5280;
	ld.local.u32 	%r5285, [%rd3+8];
	ld.local.u32 	%r5286, [%rd3+4];
	// begin inline asm
	prmt.b32 %r5284, %r5285, %r5286, %r3;
	// end inline asm
	st.local.u32 	[%rd3+8], %r5284;
	ld.local.u32 	%r5289, [%rd3+4];
	ld.local.u32 	%r5290, [%rd3];
	// begin inline asm
	prmt.b32 %r5288, %r5289, %r5290, %r3;
	// end inline asm
	ld.local.u32 	%r5293, [%rd3];
	st.local.u32 	[%rd3+4], %r5288;
	ld.local.u32 	%r5294, [%rd2+12];
	// begin inline asm
	prmt.b32 %r5292, %r5293, %r5294, %r3;
	// end inline asm
	st.local.u32 	[%rd3], %r5292;
	ld.local.u32 	%r5297, [%rd2+12];
	ld.local.u32 	%r5298, [%rd2+8];
	// begin inline asm
	prmt.b32 %r5296, %r5297, %r5298, %r3;
	// end inline asm
	st.local.u32 	[%rd2+12], %r5296;
	ld.local.u32 	%r5301, [%rd2+8];
	ld.local.u32 	%r5302, [%rd2+4];
	// begin inline asm
	prmt.b32 %r5300, %r5301, %r5302, %r3;
	// end inline asm
	st.local.u32 	[%rd2+8], %r5300;
	ld.local.u32 	%r5305, [%rd2+4];
	ld.local.u32 	%r5306, [%rd2];
	// begin inline asm
	prmt.b32 %r5304, %r5305, %r5306, %r3;
	// end inline asm
	ld.local.u32 	%r5309, [%rd2];
	st.local.u32 	[%rd2+4], %r5304;
	ld.local.u32 	%r5310, [%rd1+12];
	// begin inline asm
	prmt.b32 %r5308, %r5309, %r5310, %r3;
	// end inline asm
	st.local.u32 	[%rd2], %r5308;
	ld.local.u32 	%r5313, [%rd1+12];
	ld.local.u32 	%r5314, [%rd1+8];
	// begin inline asm
	prmt.b32 %r5312, %r5313, %r5314, %r3;
	// end inline asm
	st.local.u32 	[%rd1+12], %r5312;
	ld.local.u32 	%r5317, [%rd1+8];
	ld.local.u32 	%r5318, [%rd1+4];
	// begin inline asm
	prmt.b32 %r5316, %r5317, %r5318, %r3;
	// end inline asm
	st.local.u32 	[%rd1+8], %r5316;
	ld.local.u32 	%r5321, [%rd1+4];
	ld.local.u32 	%r5322, [%rd1];
	// begin inline asm
	prmt.b32 %r5320, %r5321, %r5322, %r3;
	// end inline asm
	st.local.u32 	[%rd1+4], %r5320;
	ld.local.u32 	%r5325, [%rd1];
	// begin inline asm
	prmt.b32 %r7757, %r5325, %r7758, %r3;
	// end inline asm
	st.local.u32 	[%rd1], %r7757;
	mov.u32 	%r7759, %r7758;
	mov.u32 	%r7760, %r7758;
	mov.u32 	%r7762, %r7758;
	mov.u32 	%r7763, %r7758;
	mov.u32 	%r7764, %r7758;
	mov.u32 	%r7765, %r7758;
	mov.u32 	%r7766, %r7758;
	mov.u32 	%r7767, %r7758;
	mov.u32 	%r7768, %r7758;
	mov.u32 	%r7769, %r7758;
	mov.u32 	%r7770, %r7758;
	mov.u32 	%r7771, %r7758;
	mov.u32 	%r7772, %r7758;
	mov.u32 	%r7773, %r7758;
	mov.u32 	%r7774, %r7758;
	mov.u32 	%r7775, %r7758;
	mov.u32 	%r7776, %r7758;
	mov.u32 	%r7777, %r7758;
	mov.u32 	%r7778, %r7758;
	mov.u32 	%r7779, %r7758;
	mov.u32 	%r7780, %r7758;
	mov.u32 	%r7781, %r7758;
	mov.u32 	%r7782, %r7758;
	mov.u32 	%r7783, %r7758;
	mov.u32 	%r7784, %r7758;
	mov.u32 	%r7785, %r7758;
	mov.u32 	%r7786, %r7758;
	mov.u32 	%r7787, %r7758;
	mov.u32 	%r7788, %r7758;
	mov.u32 	%r7789, %r7758;

$L__BB0_80:
	ld.local.v2.u32 	{%r5359, %r5360}, [%rd9+64];
	or.b32  	%r5363, %r5359, %r7757;
	st.local.u32 	[%rd9+64], %r5363;
	ld.local.u32 	%r5364, [%rd1+4];
	or.b32  	%r5365, %r5360, %r5364;
	st.local.u32 	[%rd9+68], %r5365;
	ld.local.v2.u32 	{%r5366, %r5367}, [%rd9+72];
	ld.local.u32 	%r5370, [%rd1+8];
	or.b32  	%r5371, %r5366, %r5370;
	st.local.u32 	[%rd9+72], %r5371;
	ld.local.u32 	%r5372, [%rd1+12];
	or.b32  	%r5373, %r5367, %r5372;
	st.local.u32 	[%rd9+76], %r5373;
	ld.local.v2.u32 	{%r5374, %r5375}, [%rd9+80];
	ld.local.u32 	%r5378, [%rd2];
	or.b32  	%r5379, %r5374, %r5378;
	st.local.u32 	[%rd9+80], %r5379;
	ld.local.u32 	%r5380, [%rd2+4];
	or.b32  	%r5381, %r5375, %r5380;
	st.local.u32 	[%rd9+84], %r5381;
	ld.local.v2.u32 	{%r5382, %r5383}, [%rd9+88];
	ld.local.u32 	%r5386, [%rd2+8];
	or.b32  	%r5387, %r5382, %r5386;
	st.local.u32 	[%rd9+88], %r5387;
	ld.local.u32 	%r5388, [%rd2+12];
	or.b32  	%r5389, %r5383, %r5388;
	st.local.u32 	[%rd9+92], %r5389;
	ld.local.v2.u32 	{%r5390, %r5391}, [%rd9+96];
	ld.local.u32 	%r5394, [%rd3];
	or.b32  	%r5395, %r5390, %r5394;
	st.local.u32 	[%rd9+96], %r5395;
	ld.local.u32 	%r5396, [%rd3+4];
	or.b32  	%r5397, %r5391, %r5396;
	st.local.u32 	[%rd9+100], %r5397;
	ld.local.v2.u32 	{%r5398, %r5399}, [%rd9+104];
	ld.local.u32 	%r5402, [%rd3+8];
	or.b32  	%r5403, %r5398, %r5402;
	st.local.u32 	[%rd9+104], %r5403;
	ld.local.u32 	%r5404, [%rd3+12];
	or.b32  	%r5405, %r5399, %r5404;
	st.local.u32 	[%rd9+108], %r5405;
	ld.local.v2.u32 	{%r5406, %r5407}, [%rd9+112];
	ld.local.u32 	%r5410, [%rd4];
	or.b32  	%r5411, %r5406, %r5410;
	st.local.u32 	[%rd9+112], %r5411;
	ld.local.u32 	%r5412, [%rd4+4];
	or.b32  	%r5413, %r5407, %r5412;
	st.local.u32 	[%rd9+116], %r5413;
	ld.local.v2.u32 	{%r5414, %r5415}, [%rd9+120];
	ld.local.u32 	%r5418, [%rd4+8];
	or.b32  	%r5419, %r5414, %r5418;
	st.local.u32 	[%rd9+120], %r5419;
	ld.local.u32 	%r5420, [%rd4+12];
	or.b32  	%r5421, %r5415, %r5420;
	st.local.u32 	[%rd9+124], %r5421;
	ld.local.v2.u32 	{%r5422, %r5423}, [%rd9+128];
	ld.local.u32 	%r5426, [%rd5];
	or.b32  	%r5427, %r5422, %r5426;
	st.local.u32 	[%rd9+128], %r5427;
	ld.local.u32 	%r5428, [%rd5+4];
	or.b32  	%r5429, %r5423, %r5428;
	st.local.u32 	[%rd9+132], %r5429;
	ld.local.v2.u32 	{%r5430, %r5431}, [%rd9+136];
	ld.local.u32 	%r5434, [%rd5+8];
	or.b32  	%r5435, %r5430, %r5434;
	st.local.u32 	[%rd9+136], %r5435;
	ld.local.u32 	%r5436, [%rd5+12];
	or.b32  	%r5437, %r5431, %r5436;
	st.local.u32 	[%rd9+140], %r5437;
	ld.local.v2.u32 	{%r5438, %r5439}, [%rd9+144];
	ld.local.u32 	%r5442, [%rd6];
	or.b32  	%r5443, %r5438, %r5442;
	st.local.u32 	[%rd9+144], %r5443;
	ld.local.u32 	%r5444, [%rd6+4];
	or.b32  	%r5445, %r5439, %r5444;
	st.local.u32 	[%rd9+148], %r5445;
	ld.local.v2.u32 	{%r5446, %r5447}, [%rd9+152];
	ld.local.u32 	%r5450, [%rd6+8];
	or.b32  	%r5451, %r5446, %r5450;
	st.local.u32 	[%rd9+152], %r5451;
	ld.local.u32 	%r5452, [%rd6+12];
	or.b32  	%r5453, %r5447, %r5452;
	st.local.u32 	[%rd9+156], %r5453;
	ld.local.v2.u32 	{%r5454, %r5455}, [%rd9+160];
	ld.local.u32 	%r5458, [%rd7];
	or.b32  	%r5459, %r5454, %r5458;
	st.local.u32 	[%rd9+160], %r5459;
	ld.local.u32 	%r5460, [%rd7+4];
	or.b32  	%r5461, %r5455, %r5460;
	st.local.u32 	[%rd9+164], %r5461;
	ld.local.v2.u32 	{%r5462, %r5463}, [%rd9+168];
	ld.local.u32 	%r5466, [%rd7+8];
	or.b32  	%r5467, %r5462, %r5466;
	st.local.u32 	[%rd9+168], %r5467;
	ld.local.u32 	%r5468, [%rd7+12];
	or.b32  	%r5469, %r5463, %r5468;
	st.local.u32 	[%rd9+172], %r5469;
	ld.local.v2.u32 	{%r5470, %r5471}, [%rd9+176];
	ld.local.u32 	%r5474, [%rd8];
	or.b32  	%r5475, %r5470, %r5474;
	st.local.u32 	[%rd9+176], %r5475;
	ld.local.u32 	%r5476, [%rd8+4];
	or.b32  	%r5477, %r5471, %r5476;
	st.local.u32 	[%rd9+180], %r5477;
	ld.local.v2.u32 	{%r5478, %r5479}, [%rd9+184];
	ld.local.u32 	%r5482, [%rd8+8];
	or.b32  	%r5483, %r5478, %r5482;
	st.local.u32 	[%rd9+184], %r5483;
	ld.local.u32 	%r5484, [%rd8+12];
	mov.b64 	%rd20, {%r5365, %r5363};
	mov.b64 	%rd21, {%r5373, %r5371};
	mov.b64 	%rd22, {%r5381, %r5379};
	mov.b64 	%rd23, {%r5389, %r5387};
	mov.b64 	%rd24, {%r5397, %r5395};
	mov.b64 	%rd25, {%r5405, %r5403};
	mov.b64 	%rd26, {%r5413, %r5411};
	mov.b64 	%rd27, {%r5421, %r5419};
	mov.b64 	%rd28, {%r5429, %r5427};
	mov.b64 	%rd29, {%r5437, %r5435};
	mov.b64 	%rd30, {%r5445, %r5443};
	mov.b64 	%rd31, {%r5453, %r5451};
	mov.b64 	%rd32, {%r5461, %r5459};
	mov.b64 	%rd33, {%r5469, %r5467};
	mov.b64 	%rd34, {%r5477, %r5475};
	or.b32  	%r5485, %r5479, %r5484;
	mov.b64 	%rd35, {%r5485, %r5483};
	ld.local.u64 	%rd36, [%rd9+56];
	ld.local.u64 	%rd37, [%rd9+32];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd37, 50;
	shr.b64 	%rhs, %rd37, 14;
	add.u64 	%rd38, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd37, 46;
	shr.b64 	%rhs, %rd37, 18;
	add.u64 	%rd39, %lhs, %rhs;
	}
	xor.b64  	%rd40, %rd38, %rd39;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd37, 23;
	shr.b64 	%rhs, %rd37, 41;
	add.u64 	%rd41, %lhs, %rhs;
	}
	xor.b64  	%rd42, %rd40, %rd41;
	add.s64 	%rd43, %rd36, %rd42;
	ld.local.u64 	%rd44, [%rd9+48];
	ld.local.u64 	%rd45, [%rd9+40];
	xor.b64  	%rd46, %rd44, %rd45;
	and.b64  	%rd47, %rd46, %rd37;
	xor.b64  	%rd48, %rd47, %rd44;
	add.s64 	%rd49, %rd43, %rd48;
	add.s64 	%rd50, %rd49, %rd20;
	add.s64 	%rd51, %rd50, 4794697086780616226;
	ld.local.u64 	%rd52, [%rd9+24];
	add.s64 	%rd53, %rd51, %rd52;
	ld.local.u64 	%rd54, [%rd9];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd54, 36;
	shr.b64 	%rhs, %rd54, 28;
	add.u64 	%rd55, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd54, 30;
	shr.b64 	%rhs, %rd54, 34;
	add.u64 	%rd56, %lhs, %rhs;
	}
	xor.b64  	%rd57, %rd55, %rd56;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd54, 25;
	shr.b64 	%rhs, %rd54, 39;
	add.u64 	%rd58, %lhs, %rhs;
	}
	xor.b64  	%rd59, %rd57, %rd58;
	ld.local.u64 	%rd60, [%rd9+8];
	and.b64  	%rd61, %rd60, %rd54;
	xor.b64  	%rd62, %rd60, %rd54;
	ld.local.u64 	%rd63, [%rd9+16];
	and.b64  	%rd64, %rd63, %rd62;
	or.b64  	%rd65, %rd64, %rd61;
	add.s64 	%rd66, %rd65, %rd59;
	add.s64 	%rd67, %rd66, %rd51;
	add.s64 	%rd68, %rd44, %rd21;
	xor.b64  	%rd69, %rd45, %rd37;
	and.b64  	%rd70, %rd53, %rd69;
	xor.b64  	%rd71, %rd70, %rd45;
	add.s64 	%rd72, %rd68, %rd71;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd53, 50;
	shr.b64 	%rhs, %rd53, 14;
	add.u64 	%rd73, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd53, 46;
	shr.b64 	%rhs, %rd53, 18;
	add.u64 	%rd74, %lhs, %rhs;
	}
	xor.b64  	%rd75, %rd73, %rd74;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd53, 23;
	shr.b64 	%rhs, %rd53, 41;
	add.u64 	%rd76, %lhs, %rhs;
	}
	xor.b64  	%rd77, %rd75, %rd76;
	add.s64 	%rd78, %rd72, %rd77;
	add.s64 	%rd79, %rd78, 8158064640168781261;
	add.s64 	%rd80, %rd79, %rd63;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd67, 36;
	shr.b64 	%rhs, %rd67, 28;
	add.u64 	%rd81, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd67, 30;
	shr.b64 	%rhs, %rd67, 34;
	add.u64 	%rd82, %lhs, %rhs;
	}
	xor.b64  	%rd83, %rd81, %rd82;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd67, 25;
	shr.b64 	%rhs, %rd67, 39;
	add.u64 	%rd84, %lhs, %rhs;
	}
	xor.b64  	%rd85, %rd83, %rd84;
	and.b64  	%rd86, %rd67, %rd54;
	xor.b64  	%rd87, %rd67, %rd54;
	and.b64  	%rd88, %rd87, %rd60;
	or.b64  	%rd89, %rd88, %rd86;
	add.s64 	%rd90, %rd89, %rd85;
	add.s64 	%rd91, %rd90, %rd79;
	add.s64 	%rd92, %rd45, %rd22;
	xor.b64  	%rd93, %rd53, %rd37;
	and.b64  	%rd94, %rd80, %rd93;
	xor.b64  	%rd95, %rd94, %rd37;
	add.s64 	%rd96, %rd92, %rd95;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd80, 50;
	shr.b64 	%rhs, %rd80, 14;
	add.u64 	%rd97, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd80, 46;
	shr.b64 	%rhs, %rd80, 18;
	add.u64 	%rd98, %lhs, %rhs;
	}
	xor.b64  	%rd99, %rd97, %rd98;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd80, 23;
	shr.b64 	%rhs, %rd80, 41;
	add.u64 	%rd100, %lhs, %rhs;
	}
	xor.b64  	%rd101, %rd99, %rd100;
	add.s64 	%rd102, %rd96, %rd101;
	add.s64 	%rd103, %rd102, -5349999486874862801;
	add.s64 	%rd104, %rd103, %rd60;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd91, 36;
	shr.b64 	%rhs, %rd91, 28;
	add.u64 	%rd105, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd91, 30;
	shr.b64 	%rhs, %rd91, 34;
	add.u64 	%rd106, %lhs, %rhs;
	}
	xor.b64  	%rd107, %rd105, %rd106;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd91, 25;
	shr.b64 	%rhs, %rd91, 39;
	add.u64 	%rd108, %lhs, %rhs;
	}
	xor.b64  	%rd109, %rd107, %rd108;
	and.b64  	%rd110, %rd91, %rd67;
	xor.b64  	%rd111, %rd91, %rd67;
	and.b64  	%rd112, %rd111, %rd54;
	or.b64  	%rd113, %rd112, %rd110;
	add.s64 	%rd114, %rd113, %rd109;
	add.s64 	%rd115, %rd114, %rd103;
	add.s64 	%rd116, %rd37, %rd23;
	xor.b64  	%rd117, %rd80, %rd53;
	and.b64  	%rd118, %rd104, %rd117;
	xor.b64  	%rd119, %rd118, %rd53;
	add.s64 	%rd120, %rd116, %rd119;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd104, 50;
	shr.b64 	%rhs, %rd104, 14;
	add.u64 	%rd121, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd104, 46;
	shr.b64 	%rhs, %rd104, 18;
	add.u64 	%rd122, %lhs, %rhs;
	}
	xor.b64  	%rd123, %rd121, %rd122;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd104, 23;
	shr.b64 	%rhs, %rd104, 41;
	add.u64 	%rd124, %lhs, %rhs;
	}
	xor.b64  	%rd125, %rd123, %rd124;
	add.s64 	%rd126, %rd120, %rd125;
	add.s64 	%rd127, %rd126, -1606136188198331460;
	add.s64 	%rd128, %rd127, %rd54;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd115, 36;
	shr.b64 	%rhs, %rd115, 28;
	add.u64 	%rd129, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd115, 30;
	shr.b64 	%rhs, %rd115, 34;
	add.u64 	%rd130, %lhs, %rhs;
	}
	xor.b64  	%rd131, %rd129, %rd130;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd115, 25;
	shr.b64 	%rhs, %rd115, 39;
	add.u64 	%rd132, %lhs, %rhs;
	}
	xor.b64  	%rd133, %rd131, %rd132;
	and.b64  	%rd134, %rd115, %rd91;
	xor.b64  	%rd135, %rd115, %rd91;
	and.b64  	%rd136, %rd135, %rd67;
	or.b64  	%rd137, %rd136, %rd134;
	add.s64 	%rd138, %rd137, %rd133;
	add.s64 	%rd139, %rd138, %rd127;
	add.s64 	%rd140, %rd53, %rd24;
	xor.b64  	%rd141, %rd104, %rd80;
	and.b64  	%rd142, %rd128, %rd141;
	xor.b64  	%rd143, %rd142, %rd80;
	add.s64 	%rd144, %rd140, %rd143;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd128, 50;
	shr.b64 	%rhs, %rd128, 14;
	add.u64 	%rd145, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd128, 46;
	shr.b64 	%rhs, %rd128, 18;
	add.u64 	%rd146, %lhs, %rhs;
	}
	xor.b64  	%rd147, %rd145, %rd146;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd128, 23;
	shr.b64 	%rhs, %rd128, 41;
	add.u64 	%rd148, %lhs, %rhs;
	}
	xor.b64  	%rd149, %rd147, %rd148;
	add.s64 	%rd150, %rd144, %rd149;
	add.s64 	%rd151, %rd150, 4131703408338449720;
	add.s64 	%rd152, %rd151, %rd67;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd139, 36;
	shr.b64 	%rhs, %rd139, 28;
	add.u64 	%rd153, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd139, 30;
	shr.b64 	%rhs, %rd139, 34;
	add.u64 	%rd154, %lhs, %rhs;
	}
	xor.b64  	%rd155, %rd153, %rd154;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd139, 25;
	shr.b64 	%rhs, %rd139, 39;
	add.u64 	%rd156, %lhs, %rhs;
	}
	xor.b64  	%rd157, %rd155, %rd156;
	and.b64  	%rd158, %rd139, %rd115;
	xor.b64  	%rd159, %rd139, %rd115;
	and.b64  	%rd160, %rd159, %rd91;
	or.b64  	%rd161, %rd160, %rd158;
	add.s64 	%rd162, %rd161, %rd157;
	add.s64 	%rd163, %rd162, %rd151;
	add.s64 	%rd164, %rd80, %rd25;
	xor.b64  	%rd165, %rd128, %rd104;
	and.b64  	%rd166, %rd152, %rd165;
	xor.b64  	%rd167, %rd166, %rd104;
	add.s64 	%rd168, %rd164, %rd167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd152, 50;
	shr.b64 	%rhs, %rd152, 14;
	add.u64 	%rd169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd152, 46;
	shr.b64 	%rhs, %rd152, 18;
	add.u64 	%rd170, %lhs, %rhs;
	}
	xor.b64  	%rd171, %rd169, %rd170;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd152, 23;
	shr.b64 	%rhs, %rd152, 41;
	add.u64 	%rd172, %lhs, %rhs;
	}
	xor.b64  	%rd173, %rd171, %rd172;
	add.s64 	%rd174, %rd168, %rd173;
	add.s64 	%rd175, %rd174, 6480981068601479193;
	add.s64 	%rd176, %rd175, %rd91;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd163, 36;
	shr.b64 	%rhs, %rd163, 28;
	add.u64 	%rd177, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd163, 30;
	shr.b64 	%rhs, %rd163, 34;
	add.u64 	%rd178, %lhs, %rhs;
	}
	xor.b64  	%rd179, %rd177, %rd178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd163, 25;
	shr.b64 	%rhs, %rd163, 39;
	add.u64 	%rd180, %lhs, %rhs;
	}
	xor.b64  	%rd181, %rd179, %rd180;
	and.b64  	%rd182, %rd163, %rd139;
	xor.b64  	%rd183, %rd163, %rd139;
	and.b64  	%rd184, %rd183, %rd115;
	or.b64  	%rd185, %rd184, %rd182;
	add.s64 	%rd186, %rd185, %rd181;
	add.s64 	%rd187, %rd186, %rd175;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd176, 50;
	shr.b64 	%rhs, %rd176, 14;
	add.u64 	%rd188, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd176, 46;
	shr.b64 	%rhs, %rd176, 18;
	add.u64 	%rd189, %lhs, %rhs;
	}
	xor.b64  	%rd190, %rd188, %rd189;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd176, 23;
	shr.b64 	%rhs, %rd176, 41;
	add.u64 	%rd191, %lhs, %rhs;
	}
	xor.b64  	%rd192, %rd190, %rd191;
	xor.b64  	%rd193, %rd152, %rd128;
	and.b64  	%rd194, %rd176, %rd193;
	xor.b64  	%rd195, %rd194, %rd128;
	add.s64 	%rd196, %rd26, %rd104;
	add.s64 	%rd197, %rd196, %rd195;
	add.s64 	%rd198, %rd197, %rd192;
	add.s64 	%rd199, %rd198, -7908458776815382629;
	add.s64 	%rd200, %rd199, %rd115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd187, 36;
	shr.b64 	%rhs, %rd187, 28;
	add.u64 	%rd201, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd187, 30;
	shr.b64 	%rhs, %rd187, 34;
	add.u64 	%rd202, %lhs, %rhs;
	}
	xor.b64  	%rd203, %rd201, %rd202;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd187, 25;
	shr.b64 	%rhs, %rd187, 39;
	add.u64 	%rd204, %lhs, %rhs;
	}
	xor.b64  	%rd205, %rd203, %rd204;
	and.b64  	%rd206, %rd187, %rd163;
	xor.b64  	%rd207, %rd187, %rd163;
	and.b64  	%rd208, %rd207, %rd139;
	or.b64  	%rd209, %rd208, %rd206;
	add.s64 	%rd210, %rd209, %rd205;
	add.s64 	%rd211, %rd210, %rd199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd200, 50;
	shr.b64 	%rhs, %rd200, 14;
	add.u64 	%rd212, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd200, 46;
	shr.b64 	%rhs, %rd200, 18;
	add.u64 	%rd213, %lhs, %rhs;
	}
	xor.b64  	%rd214, %rd212, %rd213;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd200, 23;
	shr.b64 	%rhs, %rd200, 41;
	add.u64 	%rd215, %lhs, %rhs;
	}
	xor.b64  	%rd216, %rd214, %rd215;
	xor.b64  	%rd217, %rd176, %rd152;
	and.b64  	%rd218, %rd200, %rd217;
	xor.b64  	%rd219, %rd218, %rd152;
	add.s64 	%rd220, %rd27, %rd128;
	add.s64 	%rd221, %rd220, %rd219;
	add.s64 	%rd222, %rd221, %rd216;
	add.s64 	%rd223, %rd222, -6116909921290321640;
	add.s64 	%rd224, %rd223, %rd139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd211, 36;
	shr.b64 	%rhs, %rd211, 28;
	add.u64 	%rd225, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd211, 30;
	shr.b64 	%rhs, %rd211, 34;
	add.u64 	%rd226, %lhs, %rhs;
	}
	xor.b64  	%rd227, %rd225, %rd226;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd211, 25;
	shr.b64 	%rhs, %rd211, 39;
	add.u64 	%rd228, %lhs, %rhs;
	}
	xor.b64  	%rd229, %rd227, %rd228;
	and.b64  	%rd230, %rd211, %rd187;
	xor.b64  	%rd231, %rd211, %rd187;
	and.b64  	%rd232, %rd231, %rd163;
	or.b64  	%rd233, %rd232, %rd230;
	add.s64 	%rd234, %rd233, %rd229;
	add.s64 	%rd235, %rd234, %rd223;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd224, 50;
	shr.b64 	%rhs, %rd224, 14;
	add.u64 	%rd236, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd224, 46;
	shr.b64 	%rhs, %rd224, 18;
	add.u64 	%rd237, %lhs, %rhs;
	}
	xor.b64  	%rd238, %rd236, %rd237;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd224, 23;
	shr.b64 	%rhs, %rd224, 41;
	add.u64 	%rd239, %lhs, %rhs;
	}
	xor.b64  	%rd240, %rd238, %rd239;
	xor.b64  	%rd241, %rd200, %rd176;
	and.b64  	%rd242, %rd224, %rd241;
	xor.b64  	%rd243, %rd242, %rd176;
	add.s64 	%rd244, %rd28, %rd152;
	add.s64 	%rd245, %rd244, %rd243;
	add.s64 	%rd246, %rd245, %rd240;
	add.s64 	%rd247, %rd246, -2880145864133508542;
	add.s64 	%rd248, %rd247, %rd163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd235, 36;
	shr.b64 	%rhs, %rd235, 28;
	add.u64 	%rd249, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd235, 30;
	shr.b64 	%rhs, %rd235, 34;
	add.u64 	%rd250, %lhs, %rhs;
	}
	xor.b64  	%rd251, %rd249, %rd250;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd235, 25;
	shr.b64 	%rhs, %rd235, 39;
	add.u64 	%rd252, %lhs, %rhs;
	}
	xor.b64  	%rd253, %rd251, %rd252;
	and.b64  	%rd254, %rd235, %rd211;
	xor.b64  	%rd255, %rd235, %rd211;
	and.b64  	%rd256, %rd255, %rd187;
	or.b64  	%rd257, %rd256, %rd254;
	add.s64 	%rd258, %rd257, %rd253;
	add.s64 	%rd259, %rd258, %rd247;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd248, 50;
	shr.b64 	%rhs, %rd248, 14;
	add.u64 	%rd260, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd248, 46;
	shr.b64 	%rhs, %rd248, 18;
	add.u64 	%rd261, %lhs, %rhs;
	}
	xor.b64  	%rd262, %rd260, %rd261;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd248, 23;
	shr.b64 	%rhs, %rd248, 41;
	add.u64 	%rd263, %lhs, %rhs;
	}
	xor.b64  	%rd264, %rd262, %rd263;
	xor.b64  	%rd265, %rd224, %rd200;
	and.b64  	%rd266, %rd248, %rd265;
	xor.b64  	%rd267, %rd266, %rd200;
	add.s64 	%rd268, %rd29, %rd176;
	add.s64 	%rd269, %rd268, %rd267;
	add.s64 	%rd270, %rd269, %rd264;
	add.s64 	%rd271, %rd270, 1334009975649890238;
	add.s64 	%rd272, %rd271, %rd187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd259, 36;
	shr.b64 	%rhs, %rd259, 28;
	add.u64 	%rd273, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd259, 30;
	shr.b64 	%rhs, %rd259, 34;
	add.u64 	%rd274, %lhs, %rhs;
	}
	xor.b64  	%rd275, %rd273, %rd274;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd259, 25;
	shr.b64 	%rhs, %rd259, 39;
	add.u64 	%rd276, %lhs, %rhs;
	}
	xor.b64  	%rd277, %rd275, %rd276;
	and.b64  	%rd278, %rd259, %rd235;
	xor.b64  	%rd279, %rd259, %rd235;
	and.b64  	%rd280, %rd279, %rd211;
	or.b64  	%rd281, %rd280, %rd278;
	add.s64 	%rd282, %rd281, %rd277;
	add.s64 	%rd283, %rd282, %rd271;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd272, 50;
	shr.b64 	%rhs, %rd272, 14;
	add.u64 	%rd284, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd272, 46;
	shr.b64 	%rhs, %rd272, 18;
	add.u64 	%rd285, %lhs, %rhs;
	}
	xor.b64  	%rd286, %rd284, %rd285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd272, 23;
	shr.b64 	%rhs, %rd272, 41;
	add.u64 	%rd287, %lhs, %rhs;
	}
	xor.b64  	%rd288, %rd286, %rd287;
	xor.b64  	%rd289, %rd248, %rd224;
	and.b64  	%rd290, %rd272, %rd289;
	xor.b64  	%rd291, %rd290, %rd224;
	add.s64 	%rd292, %rd30, %rd200;
	add.s64 	%rd293, %rd292, %rd291;
	add.s64 	%rd294, %rd293, %rd288;
	add.s64 	%rd295, %rd294, 2608012711638119052;
	add.s64 	%rd296, %rd295, %rd211;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd283, 36;
	shr.b64 	%rhs, %rd283, 28;
	add.u64 	%rd297, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd283, 30;
	shr.b64 	%rhs, %rd283, 34;
	add.u64 	%rd298, %lhs, %rhs;
	}
	xor.b64  	%rd299, %rd297, %rd298;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd283, 25;
	shr.b64 	%rhs, %rd283, 39;
	add.u64 	%rd300, %lhs, %rhs;
	}
	xor.b64  	%rd301, %rd299, %rd300;
	and.b64  	%rd302, %rd283, %rd259;
	xor.b64  	%rd303, %rd283, %rd259;
	and.b64  	%rd304, %rd303, %rd235;
	or.b64  	%rd305, %rd304, %rd302;
	add.s64 	%rd306, %rd305, %rd301;
	add.s64 	%rd307, %rd306, %rd295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd296, 50;
	shr.b64 	%rhs, %rd296, 14;
	add.u64 	%rd308, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd296, 46;
	shr.b64 	%rhs, %rd296, 18;
	add.u64 	%rd309, %lhs, %rhs;
	}
	xor.b64  	%rd310, %rd308, %rd309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd296, 23;
	shr.b64 	%rhs, %rd296, 41;
	add.u64 	%rd311, %lhs, %rhs;
	}
	xor.b64  	%rd312, %rd310, %rd311;
	xor.b64  	%rd313, %rd272, %rd248;
	and.b64  	%rd314, %rd296, %rd313;
	xor.b64  	%rd315, %rd314, %rd248;
	add.s64 	%rd316, %rd31, %rd224;
	add.s64 	%rd317, %rd316, %rd315;
	add.s64 	%rd318, %rd317, %rd312;
	add.s64 	%rd319, %rd318, 6128411473006802146;
	add.s64 	%rd320, %rd319, %rd235;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd307, 36;
	shr.b64 	%rhs, %rd307, 28;
	add.u64 	%rd321, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd307, 30;
	shr.b64 	%rhs, %rd307, 34;
	add.u64 	%rd322, %lhs, %rhs;
	}
	xor.b64  	%rd323, %rd321, %rd322;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd307, 25;
	shr.b64 	%rhs, %rd307, 39;
	add.u64 	%rd324, %lhs, %rhs;
	}
	xor.b64  	%rd325, %rd323, %rd324;
	and.b64  	%rd326, %rd307, %rd283;
	xor.b64  	%rd327, %rd307, %rd283;
	and.b64  	%rd328, %rd327, %rd259;
	or.b64  	%rd329, %rd328, %rd326;
	add.s64 	%rd330, %rd329, %rd325;
	add.s64 	%rd331, %rd330, %rd319;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd320, 50;
	shr.b64 	%rhs, %rd320, 14;
	add.u64 	%rd332, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd320, 46;
	shr.b64 	%rhs, %rd320, 18;
	add.u64 	%rd333, %lhs, %rhs;
	}
	xor.b64  	%rd334, %rd332, %rd333;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd320, 23;
	shr.b64 	%rhs, %rd320, 41;
	add.u64 	%rd335, %lhs, %rhs;
	}
	xor.b64  	%rd336, %rd334, %rd335;
	xor.b64  	%rd337, %rd296, %rd272;
	and.b64  	%rd338, %rd320, %rd337;
	xor.b64  	%rd339, %rd338, %rd272;
	add.s64 	%rd340, %rd32, %rd248;
	add.s64 	%rd341, %rd340, %rd339;
	add.s64 	%rd342, %rd341, %rd336;
	add.s64 	%rd343, %rd342, 8268148722764581231;
	add.s64 	%rd344, %rd343, %rd259;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd331, 36;
	shr.b64 	%rhs, %rd331, 28;
	add.u64 	%rd345, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd331, 30;
	shr.b64 	%rhs, %rd331, 34;
	add.u64 	%rd346, %lhs, %rhs;
	}
	xor.b64  	%rd347, %rd345, %rd346;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd331, 25;
	shr.b64 	%rhs, %rd331, 39;
	add.u64 	%rd348, %lhs, %rhs;
	}
	xor.b64  	%rd349, %rd347, %rd348;
	and.b64  	%rd350, %rd331, %rd307;
	xor.b64  	%rd351, %rd331, %rd307;
	and.b64  	%rd352, %rd351, %rd283;
	or.b64  	%rd353, %rd352, %rd350;
	add.s64 	%rd354, %rd353, %rd349;
	add.s64 	%rd355, %rd354, %rd343;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd344, 50;
	shr.b64 	%rhs, %rd344, 14;
	add.u64 	%rd356, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd344, 46;
	shr.b64 	%rhs, %rd344, 18;
	add.u64 	%rd357, %lhs, %rhs;
	}
	xor.b64  	%rd358, %rd356, %rd357;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd344, 23;
	shr.b64 	%rhs, %rd344, 41;
	add.u64 	%rd359, %lhs, %rhs;
	}
	xor.b64  	%rd360, %rd358, %rd359;
	xor.b64  	%rd361, %rd320, %rd296;
	and.b64  	%rd362, %rd344, %rd361;
	xor.b64  	%rd363, %rd362, %rd296;
	add.s64 	%rd364, %rd33, %rd272;
	add.s64 	%rd365, %rd364, %rd363;
	add.s64 	%rd366, %rd365, %rd360;
	add.s64 	%rd367, %rd366, -9160688886553864527;
	add.s64 	%rd368, %rd367, %rd283;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd355, 36;
	shr.b64 	%rhs, %rd355, 28;
	add.u64 	%rd369, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd355, 30;
	shr.b64 	%rhs, %rd355, 34;
	add.u64 	%rd370, %lhs, %rhs;
	}
	xor.b64  	%rd371, %rd369, %rd370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd355, 25;
	shr.b64 	%rhs, %rd355, 39;
	add.u64 	%rd372, %lhs, %rhs;
	}
	xor.b64  	%rd373, %rd371, %rd372;
	and.b64  	%rd374, %rd355, %rd331;
	xor.b64  	%rd375, %rd355, %rd331;
	and.b64  	%rd376, %rd375, %rd307;
	or.b64  	%rd377, %rd376, %rd374;
	add.s64 	%rd378, %rd377, %rd373;
	add.s64 	%rd379, %rd378, %rd367;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd368, 50;
	shr.b64 	%rhs, %rd368, 14;
	add.u64 	%rd380, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd368, 46;
	shr.b64 	%rhs, %rd368, 18;
	add.u64 	%rd381, %lhs, %rhs;
	}
	xor.b64  	%rd382, %rd380, %rd381;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd368, 23;
	shr.b64 	%rhs, %rd368, 41;
	add.u64 	%rd383, %lhs, %rhs;
	}
	xor.b64  	%rd384, %rd382, %rd383;
	xor.b64  	%rd385, %rd344, %rd320;
	and.b64  	%rd386, %rd368, %rd385;
	xor.b64  	%rd387, %rd386, %rd320;
	add.s64 	%rd388, %rd34, %rd296;
	add.s64 	%rd389, %rd388, %rd387;
	add.s64 	%rd390, %rd389, %rd384;
	add.s64 	%rd391, %rd390, -7215885187991268811;
	add.s64 	%rd392, %rd391, %rd307;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd379, 36;
	shr.b64 	%rhs, %rd379, 28;
	add.u64 	%rd393, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd379, 30;
	shr.b64 	%rhs, %rd379, 34;
	add.u64 	%rd394, %lhs, %rhs;
	}
	xor.b64  	%rd395, %rd393, %rd394;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd379, 25;
	shr.b64 	%rhs, %rd379, 39;
	add.u64 	%rd396, %lhs, %rhs;
	}
	xor.b64  	%rd397, %rd395, %rd396;
	and.b64  	%rd398, %rd379, %rd355;
	xor.b64  	%rd399, %rd379, %rd355;
	and.b64  	%rd400, %rd399, %rd331;
	or.b64  	%rd401, %rd400, %rd398;
	add.s64 	%rd402, %rd401, %rd397;
	add.s64 	%rd403, %rd402, %rd391;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd392, 50;
	shr.b64 	%rhs, %rd392, 14;
	add.u64 	%rd404, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd392, 46;
	shr.b64 	%rhs, %rd392, 18;
	add.u64 	%rd405, %lhs, %rhs;
	}
	xor.b64  	%rd406, %rd404, %rd405;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd392, 23;
	shr.b64 	%rhs, %rd392, 41;
	add.u64 	%rd407, %lhs, %rhs;
	}
	xor.b64  	%rd408, %rd406, %rd407;
	xor.b64  	%rd409, %rd368, %rd344;
	and.b64  	%rd410, %rd392, %rd409;
	xor.b64  	%rd411, %rd410, %rd344;
	add.s64 	%rd412, %rd35, %rd320;
	add.s64 	%rd413, %rd412, %rd411;
	add.s64 	%rd414, %rd413, %rd408;
	add.s64 	%rd415, %rd414, -4495734319001033068;
	add.s64 	%rd416, %rd415, %rd331;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd403, 36;
	shr.b64 	%rhs, %rd403, 28;
	add.u64 	%rd417, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd403, 30;
	shr.b64 	%rhs, %rd403, 34;
	add.u64 	%rd418, %lhs, %rhs;
	}
	xor.b64  	%rd419, %rd417, %rd418;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd403, 25;
	shr.b64 	%rhs, %rd403, 39;
	add.u64 	%rd420, %lhs, %rhs;
	}
	xor.b64  	%rd421, %rd419, %rd420;
	and.b64  	%rd422, %rd403, %rd379;
	xor.b64  	%rd423, %rd403, %rd379;
	and.b64  	%rd424, %rd423, %rd355;
	or.b64  	%rd425, %rd424, %rd422;
	add.s64 	%rd426, %rd425, %rd421;
	add.s64 	%rd427, %rd426, %rd415;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd34, 45;
	shr.b64 	%rhs, %rd34, 19;
	add.u64 	%rd428, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd34, 3;
	shr.b64 	%rhs, %rd34, 61;
	add.u64 	%rd429, %lhs, %rhs;
	}
	xor.b64  	%rd430, %rd428, %rd429;
	shr.u64 	%rd431, %rd34, 6;
	xor.b64  	%rd432, %rd430, %rd431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd21, 63;
	shr.b64 	%rhs, %rd21, 1;
	add.u64 	%rd433, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd21, 56;
	shr.b64 	%rhs, %rd21, 8;
	add.u64 	%rd434, %lhs, %rhs;
	}
	xor.b64  	%rd435, %rd433, %rd434;
	shr.u64 	%rd436, %rd21, 7;
	xor.b64  	%rd437, %rd435, %rd436;
	add.s64 	%rd438, %rd437, %rd20;
	add.s64 	%rd439, %rd438, %rd29;
	add.s64 	%rd440, %rd439, %rd432;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd35, 45;
	shr.b64 	%rhs, %rd35, 19;
	add.u64 	%rd441, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd35, 3;
	shr.b64 	%rhs, %rd35, 61;
	add.u64 	%rd442, %lhs, %rhs;
	}
	xor.b64  	%rd443, %rd441, %rd442;
	shr.u64 	%rd444, %rd35, 6;
	xor.b64  	%rd445, %rd443, %rd444;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd22, 63;
	shr.b64 	%rhs, %rd22, 1;
	add.u64 	%rd446, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd22, 56;
	shr.b64 	%rhs, %rd22, 8;
	add.u64 	%rd447, %lhs, %rhs;
	}
	xor.b64  	%rd448, %rd446, %rd447;
	shr.u64 	%rd449, %rd22, 7;
	xor.b64  	%rd450, %rd448, %rd449;
	add.s64 	%rd451, %rd450, %rd21;
	add.s64 	%rd452, %rd451, %rd30;
	add.s64 	%rd453, %rd452, %rd445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd440, 45;
	shr.b64 	%rhs, %rd440, 19;
	add.u64 	%rd454, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd440, 3;
	shr.b64 	%rhs, %rd440, 61;
	add.u64 	%rd455, %lhs, %rhs;
	}
	xor.b64  	%rd456, %rd454, %rd455;
	shr.u64 	%rd457, %rd440, 6;
	xor.b64  	%rd458, %rd456, %rd457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd23, 63;
	shr.b64 	%rhs, %rd23, 1;
	add.u64 	%rd459, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd23, 56;
	shr.b64 	%rhs, %rd23, 8;
	add.u64 	%rd460, %lhs, %rhs;
	}
	xor.b64  	%rd461, %rd459, %rd460;
	shr.u64 	%rd462, %rd23, 7;
	xor.b64  	%rd463, %rd461, %rd462;
	add.s64 	%rd464, %rd463, %rd22;
	add.s64 	%rd465, %rd464, %rd31;
	add.s64 	%rd466, %rd465, %rd458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 45;
	shr.b64 	%rhs, %rd453, 19;
	add.u64 	%rd467, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 3;
	shr.b64 	%rhs, %rd453, 61;
	add.u64 	%rd468, %lhs, %rhs;
	}
	xor.b64  	%rd469, %rd467, %rd468;
	shr.u64 	%rd470, %rd453, 6;
	xor.b64  	%rd471, %rd469, %rd470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd24, 63;
	shr.b64 	%rhs, %rd24, 1;
	add.u64 	%rd472, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd24, 56;
	shr.b64 	%rhs, %rd24, 8;
	add.u64 	%rd473, %lhs, %rhs;
	}
	xor.b64  	%rd474, %rd472, %rd473;
	shr.u64 	%rd475, %rd24, 7;
	xor.b64  	%rd476, %rd474, %rd475;
	add.s64 	%rd477, %rd476, %rd23;
	add.s64 	%rd478, %rd477, %rd32;
	add.s64 	%rd479, %rd478, %rd471;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd466, 45;
	shr.b64 	%rhs, %rd466, 19;
	add.u64 	%rd480, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd466, 3;
	shr.b64 	%rhs, %rd466, 61;
	add.u64 	%rd481, %lhs, %rhs;
	}
	xor.b64  	%rd482, %rd480, %rd481;
	shr.u64 	%rd483, %rd466, 6;
	xor.b64  	%rd484, %rd482, %rd483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd25, 63;
	shr.b64 	%rhs, %rd25, 1;
	add.u64 	%rd485, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd25, 56;
	shr.b64 	%rhs, %rd25, 8;
	add.u64 	%rd486, %lhs, %rhs;
	}
	xor.b64  	%rd487, %rd485, %rd486;
	shr.u64 	%rd488, %rd25, 7;
	xor.b64  	%rd489, %rd487, %rd488;
	add.s64 	%rd490, %rd489, %rd24;
	add.s64 	%rd491, %rd490, %rd33;
	add.s64 	%rd492, %rd491, %rd484;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd479, 45;
	shr.b64 	%rhs, %rd479, 19;
	add.u64 	%rd493, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd479, 3;
	shr.b64 	%rhs, %rd479, 61;
	add.u64 	%rd494, %lhs, %rhs;
	}
	xor.b64  	%rd495, %rd493, %rd494;
	shr.u64 	%rd496, %rd479, 6;
	xor.b64  	%rd497, %rd495, %rd496;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd26, 63;
	shr.b64 	%rhs, %rd26, 1;
	add.u64 	%rd498, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd26, 56;
	shr.b64 	%rhs, %rd26, 8;
	add.u64 	%rd499, %lhs, %rhs;
	}
	xor.b64  	%rd500, %rd498, %rd499;
	shr.u64 	%rd501, %rd26, 7;
	xor.b64  	%rd502, %rd500, %rd501;
	add.s64 	%rd503, %rd502, %rd25;
	add.s64 	%rd504, %rd503, %rd34;
	add.s64 	%rd505, %rd504, %rd497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd492, 45;
	shr.b64 	%rhs, %rd492, 19;
	add.u64 	%rd506, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd492, 3;
	shr.b64 	%rhs, %rd492, 61;
	add.u64 	%rd507, %lhs, %rhs;
	}
	xor.b64  	%rd508, %rd506, %rd507;
	shr.u64 	%rd509, %rd492, 6;
	xor.b64  	%rd510, %rd508, %rd509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd27, 63;
	shr.b64 	%rhs, %rd27, 1;
	add.u64 	%rd511, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd27, 56;
	shr.b64 	%rhs, %rd27, 8;
	add.u64 	%rd512, %lhs, %rhs;
	}
	xor.b64  	%rd513, %rd511, %rd512;
	shr.u64 	%rd514, %rd27, 7;
	xor.b64  	%rd515, %rd513, %rd514;
	add.s64 	%rd516, %rd515, %rd26;
	add.s64 	%rd517, %rd516, %rd35;
	add.s64 	%rd518, %rd517, %rd510;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd505, 45;
	shr.b64 	%rhs, %rd505, 19;
	add.u64 	%rd519, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd505, 3;
	shr.b64 	%rhs, %rd505, 61;
	add.u64 	%rd520, %lhs, %rhs;
	}
	xor.b64  	%rd521, %rd519, %rd520;
	shr.u64 	%rd522, %rd505, 6;
	xor.b64  	%rd523, %rd521, %rd522;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd28, 63;
	shr.b64 	%rhs, %rd28, 1;
	add.u64 	%rd524, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd28, 56;
	shr.b64 	%rhs, %rd28, 8;
	add.u64 	%rd525, %lhs, %rhs;
	}
	xor.b64  	%rd526, %rd524, %rd525;
	shr.u64 	%rd527, %rd28, 7;
	xor.b64  	%rd528, %rd526, %rd527;
	add.s64 	%rd529, %rd528, %rd27;
	add.s64 	%rd530, %rd529, %rd440;
	add.s64 	%rd531, %rd530, %rd523;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd518, 45;
	shr.b64 	%rhs, %rd518, 19;
	add.u64 	%rd532, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd518, 3;
	shr.b64 	%rhs, %rd518, 61;
	add.u64 	%rd533, %lhs, %rhs;
	}
	xor.b64  	%rd534, %rd532, %rd533;
	shr.u64 	%rd535, %rd518, 6;
	xor.b64  	%rd536, %rd534, %rd535;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd29, 63;
	shr.b64 	%rhs, %rd29, 1;
	add.u64 	%rd537, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd29, 56;
	shr.b64 	%rhs, %rd29, 8;
	add.u64 	%rd538, %lhs, %rhs;
	}
	xor.b64  	%rd539, %rd537, %rd538;
	shr.u64 	%rd540, %rd29, 7;
	xor.b64  	%rd541, %rd539, %rd540;
	add.s64 	%rd542, %rd541, %rd28;
	add.s64 	%rd543, %rd542, %rd453;
	add.s64 	%rd544, %rd543, %rd536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd531, 45;
	shr.b64 	%rhs, %rd531, 19;
	add.u64 	%rd545, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd531, 3;
	shr.b64 	%rhs, %rd531, 61;
	add.u64 	%rd546, %lhs, %rhs;
	}
	xor.b64  	%rd547, %rd545, %rd546;
	shr.u64 	%rd548, %rd531, 6;
	xor.b64  	%rd549, %rd547, %rd548;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd30, 63;
	shr.b64 	%rhs, %rd30, 1;
	add.u64 	%rd550, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd30, 56;
	shr.b64 	%rhs, %rd30, 8;
	add.u64 	%rd551, %lhs, %rhs;
	}
	xor.b64  	%rd552, %rd550, %rd551;
	shr.u64 	%rd553, %rd30, 7;
	xor.b64  	%rd554, %rd552, %rd553;
	add.s64 	%rd555, %rd554, %rd29;
	add.s64 	%rd556, %rd555, %rd466;
	add.s64 	%rd557, %rd556, %rd549;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd544, 45;
	shr.b64 	%rhs, %rd544, 19;
	add.u64 	%rd558, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd544, 3;
	shr.b64 	%rhs, %rd544, 61;
	add.u64 	%rd559, %lhs, %rhs;
	}
	xor.b64  	%rd560, %rd558, %rd559;
	shr.u64 	%rd561, %rd544, 6;
	xor.b64  	%rd562, %rd560, %rd561;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd31, 63;
	shr.b64 	%rhs, %rd31, 1;
	add.u64 	%rd563, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd31, 56;
	shr.b64 	%rhs, %rd31, 8;
	add.u64 	%rd564, %lhs, %rhs;
	}
	xor.b64  	%rd565, %rd563, %rd564;
	shr.u64 	%rd566, %rd31, 7;
	xor.b64  	%rd567, %rd565, %rd566;
	add.s64 	%rd568, %rd567, %rd30;
	add.s64 	%rd569, %rd568, %rd479;
	add.s64 	%rd570, %rd569, %rd562;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd557, 45;
	shr.b64 	%rhs, %rd557, 19;
	add.u64 	%rd571, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd557, 3;
	shr.b64 	%rhs, %rd557, 61;
	add.u64 	%rd572, %lhs, %rhs;
	}
	xor.b64  	%rd573, %rd571, %rd572;
	shr.u64 	%rd574, %rd557, 6;
	xor.b64  	%rd575, %rd573, %rd574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd32, 63;
	shr.b64 	%rhs, %rd32, 1;
	add.u64 	%rd576, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd32, 56;
	shr.b64 	%rhs, %rd32, 8;
	add.u64 	%rd577, %lhs, %rhs;
	}
	xor.b64  	%rd578, %rd576, %rd577;
	shr.u64 	%rd579, %rd32, 7;
	xor.b64  	%rd580, %rd578, %rd579;
	add.s64 	%rd581, %rd580, %rd31;
	add.s64 	%rd582, %rd581, %rd492;
	add.s64 	%rd583, %rd582, %rd575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd570, 45;
	shr.b64 	%rhs, %rd570, 19;
	add.u64 	%rd584, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd570, 3;
	shr.b64 	%rhs, %rd570, 61;
	add.u64 	%rd585, %lhs, %rhs;
	}
	xor.b64  	%rd586, %rd584, %rd585;
	shr.u64 	%rd587, %rd570, 6;
	xor.b64  	%rd588, %rd586, %rd587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd33, 63;
	shr.b64 	%rhs, %rd33, 1;
	add.u64 	%rd589, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd33, 56;
	shr.b64 	%rhs, %rd33, 8;
	add.u64 	%rd590, %lhs, %rhs;
	}
	xor.b64  	%rd591, %rd589, %rd590;
	shr.u64 	%rd592, %rd33, 7;
	xor.b64  	%rd593, %rd591, %rd592;
	add.s64 	%rd594, %rd593, %rd32;
	add.s64 	%rd595, %rd594, %rd505;
	add.s64 	%rd596, %rd595, %rd588;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd583, 45;
	shr.b64 	%rhs, %rd583, 19;
	add.u64 	%rd597, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd583, 3;
	shr.b64 	%rhs, %rd583, 61;
	add.u64 	%rd598, %lhs, %rhs;
	}
	xor.b64  	%rd599, %rd597, %rd598;
	shr.u64 	%rd600, %rd583, 6;
	xor.b64  	%rd601, %rd599, %rd600;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd34, 63;
	shr.b64 	%rhs, %rd34, 1;
	add.u64 	%rd602, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd34, 56;
	shr.b64 	%rhs, %rd34, 8;
	add.u64 	%rd603, %lhs, %rhs;
	}
	xor.b64  	%rd604, %rd602, %rd603;
	shr.u64 	%rd605, %rd34, 7;
	xor.b64  	%rd606, %rd604, %rd605;
	add.s64 	%rd607, %rd606, %rd33;
	add.s64 	%rd608, %rd607, %rd518;
	add.s64 	%rd609, %rd608, %rd601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd596, 45;
	shr.b64 	%rhs, %rd596, 19;
	add.u64 	%rd610, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd596, 3;
	shr.b64 	%rhs, %rd596, 61;
	add.u64 	%rd611, %lhs, %rhs;
	}
	xor.b64  	%rd612, %rd610, %rd611;
	shr.u64 	%rd613, %rd596, 6;
	xor.b64  	%rd614, %rd612, %rd613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd35, 63;
	shr.b64 	%rhs, %rd35, 1;
	add.u64 	%rd615, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd35, 56;
	shr.b64 	%rhs, %rd35, 8;
	add.u64 	%rd616, %lhs, %rhs;
	}
	xor.b64  	%rd617, %rd615, %rd616;
	shr.u64 	%rd618, %rd35, 7;
	xor.b64  	%rd619, %rd617, %rd618;
	add.s64 	%rd620, %rd619, %rd34;
	add.s64 	%rd621, %rd620, %rd531;
	add.s64 	%rd622, %rd621, %rd614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd609, 45;
	shr.b64 	%rhs, %rd609, 19;
	add.u64 	%rd623, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd609, 3;
	shr.b64 	%rhs, %rd609, 61;
	add.u64 	%rd624, %lhs, %rhs;
	}
	xor.b64  	%rd625, %rd623, %rd624;
	shr.u64 	%rd626, %rd609, 6;
	xor.b64  	%rd627, %rd625, %rd626;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd440, 63;
	shr.b64 	%rhs, %rd440, 1;
	add.u64 	%rd628, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd440, 56;
	shr.b64 	%rhs, %rd440, 8;
	add.u64 	%rd629, %lhs, %rhs;
	}
	xor.b64  	%rd630, %rd628, %rd629;
	shr.u64 	%rd631, %rd440, 7;
	xor.b64  	%rd632, %rd630, %rd631;
	add.s64 	%rd633, %rd632, %rd35;
	add.s64 	%rd634, %rd633, %rd544;
	add.s64 	%rd635, %rd634, %rd627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd416, 50;
	shr.b64 	%rhs, %rd416, 14;
	add.u64 	%rd636, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd416, 46;
	shr.b64 	%rhs, %rd416, 18;
	add.u64 	%rd637, %lhs, %rhs;
	}
	xor.b64  	%rd638, %rd636, %rd637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd416, 23;
	shr.b64 	%rhs, %rd416, 41;
	add.u64 	%rd639, %lhs, %rhs;
	}
	xor.b64  	%rd640, %rd638, %rd639;
	xor.b64  	%rd641, %rd392, %rd368;
	and.b64  	%rd642, %rd416, %rd641;
	xor.b64  	%rd643, %rd642, %rd368;
	add.s64 	%rd644, %rd643, %rd344;
	add.s64 	%rd645, %rd644, %rd640;
	add.s64 	%rd646, %rd645, %rd440;
	add.s64 	%rd647, %rd646, -1973867731355612462;
	add.s64 	%rd648, %rd647, %rd355;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd427, 36;
	shr.b64 	%rhs, %rd427, 28;
	add.u64 	%rd649, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd427, 30;
	shr.b64 	%rhs, %rd427, 34;
	add.u64 	%rd650, %lhs, %rhs;
	}
	xor.b64  	%rd651, %rd649, %rd650;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd427, 25;
	shr.b64 	%rhs, %rd427, 39;
	add.u64 	%rd652, %lhs, %rhs;
	}
	xor.b64  	%rd653, %rd651, %rd652;
	and.b64  	%rd654, %rd427, %rd403;
	xor.b64  	%rd655, %rd427, %rd403;
	and.b64  	%rd656, %rd655, %rd379;
	or.b64  	%rd657, %rd656, %rd654;
	add.s64 	%rd658, %rd657, %rd653;
	add.s64 	%rd659, %rd658, %rd647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd648, 50;
	shr.b64 	%rhs, %rd648, 14;
	add.u64 	%rd660, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd648, 46;
	shr.b64 	%rhs, %rd648, 18;
	add.u64 	%rd661, %lhs, %rhs;
	}
	xor.b64  	%rd662, %rd660, %rd661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd648, 23;
	shr.b64 	%rhs, %rd648, 41;
	add.u64 	%rd663, %lhs, %rhs;
	}
	xor.b64  	%rd664, %rd662, %rd663;
	xor.b64  	%rd665, %rd416, %rd392;
	and.b64  	%rd666, %rd648, %rd665;
	xor.b64  	%rd667, %rd666, %rd392;
	add.s64 	%rd668, %rd453, %rd368;
	add.s64 	%rd669, %rd668, %rd667;
	add.s64 	%rd670, %rd669, %rd664;
	add.s64 	%rd671, %rd670, -1171420211273849373;
	add.s64 	%rd672, %rd671, %rd379;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd659, 36;
	shr.b64 	%rhs, %rd659, 28;
	add.u64 	%rd673, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd659, 30;
	shr.b64 	%rhs, %rd659, 34;
	add.u64 	%rd674, %lhs, %rhs;
	}
	xor.b64  	%rd675, %rd673, %rd674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd659, 25;
	shr.b64 	%rhs, %rd659, 39;
	add.u64 	%rd676, %lhs, %rhs;
	}
	xor.b64  	%rd677, %rd675, %rd676;
	and.b64  	%rd678, %rd659, %rd427;
	xor.b64  	%rd679, %rd659, %rd427;
	and.b64  	%rd680, %rd679, %rd403;
	or.b64  	%rd681, %rd680, %rd678;
	add.s64 	%rd682, %rd681, %rd677;
	add.s64 	%rd683, %rd682, %rd671;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd672, 50;
	shr.b64 	%rhs, %rd672, 14;
	add.u64 	%rd684, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd672, 46;
	shr.b64 	%rhs, %rd672, 18;
	add.u64 	%rd685, %lhs, %rhs;
	}
	xor.b64  	%rd686, %rd684, %rd685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd672, 23;
	shr.b64 	%rhs, %rd672, 41;
	add.u64 	%rd687, %lhs, %rhs;
	}
	xor.b64  	%rd688, %rd686, %rd687;
	xor.b64  	%rd689, %rd648, %rd416;
	and.b64  	%rd690, %rd672, %rd689;
	xor.b64  	%rd691, %rd690, %rd416;
	add.s64 	%rd692, %rd466, %rd392;
	add.s64 	%rd693, %rd692, %rd691;
	add.s64 	%rd694, %rd693, %rd688;
	add.s64 	%rd695, %rd694, 1135362057144423861;
	add.s64 	%rd696, %rd695, %rd403;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd683, 36;
	shr.b64 	%rhs, %rd683, 28;
	add.u64 	%rd697, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd683, 30;
	shr.b64 	%rhs, %rd683, 34;
	add.u64 	%rd698, %lhs, %rhs;
	}
	xor.b64  	%rd699, %rd697, %rd698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd683, 25;
	shr.b64 	%rhs, %rd683, 39;
	add.u64 	%rd700, %lhs, %rhs;
	}
	xor.b64  	%rd701, %rd699, %rd700;
	and.b64  	%rd702, %rd683, %rd659;
	xor.b64  	%rd703, %rd683, %rd659;
	and.b64  	%rd704, %rd703, %rd427;
	or.b64  	%rd705, %rd704, %rd702;
	add.s64 	%rd706, %rd705, %rd701;
	add.s64 	%rd707, %rd706, %rd695;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd696, 50;
	shr.b64 	%rhs, %rd696, 14;
	add.u64 	%rd708, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd696, 46;
	shr.b64 	%rhs, %rd696, 18;
	add.u64 	%rd709, %lhs, %rhs;
	}
	xor.b64  	%rd710, %rd708, %rd709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd696, 23;
	shr.b64 	%rhs, %rd696, 41;
	add.u64 	%rd711, %lhs, %rhs;
	}
	xor.b64  	%rd712, %rd710, %rd711;
	xor.b64  	%rd713, %rd672, %rd648;
	and.b64  	%rd714, %rd696, %rd713;
	xor.b64  	%rd715, %rd714, %rd648;
	add.s64 	%rd716, %rd479, %rd416;
	add.s64 	%rd717, %rd716, %rd715;
	add.s64 	%rd718, %rd717, %rd712;
	add.s64 	%rd719, %rd718, 2597628984639134821;
	add.s64 	%rd720, %rd719, %rd427;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd707, 36;
	shr.b64 	%rhs, %rd707, 28;
	add.u64 	%rd721, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd707, 30;
	shr.b64 	%rhs, %rd707, 34;
	add.u64 	%rd722, %lhs, %rhs;
	}
	xor.b64  	%rd723, %rd721, %rd722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd707, 25;
	shr.b64 	%rhs, %rd707, 39;
	add.u64 	%rd724, %lhs, %rhs;
	}
	xor.b64  	%rd725, %rd723, %rd724;
	and.b64  	%rd726, %rd707, %rd683;
	xor.b64  	%rd727, %rd707, %rd683;
	and.b64  	%rd728, %rd727, %rd659;
	or.b64  	%rd729, %rd728, %rd726;
	add.s64 	%rd730, %rd729, %rd725;
	add.s64 	%rd731, %rd730, %rd719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd720, 50;
	shr.b64 	%rhs, %rd720, 14;
	add.u64 	%rd732, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd720, 46;
	shr.b64 	%rhs, %rd720, 18;
	add.u64 	%rd733, %lhs, %rhs;
	}
	xor.b64  	%rd734, %rd732, %rd733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd720, 23;
	shr.b64 	%rhs, %rd720, 41;
	add.u64 	%rd735, %lhs, %rhs;
	}
	xor.b64  	%rd736, %rd734, %rd735;
	xor.b64  	%rd737, %rd696, %rd672;
	and.b64  	%rd738, %rd720, %rd737;
	xor.b64  	%rd739, %rd738, %rd672;
	add.s64 	%rd740, %rd492, %rd648;
	add.s64 	%rd741, %rd740, %rd739;
	add.s64 	%rd742, %rd741, %rd736;
	add.s64 	%rd743, %rd742, 3308224258029322869;
	add.s64 	%rd744, %rd743, %rd659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd731, 36;
	shr.b64 	%rhs, %rd731, 28;
	add.u64 	%rd745, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd731, 30;
	shr.b64 	%rhs, %rd731, 34;
	add.u64 	%rd746, %lhs, %rhs;
	}
	xor.b64  	%rd747, %rd745, %rd746;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd731, 25;
	shr.b64 	%rhs, %rd731, 39;
	add.u64 	%rd748, %lhs, %rhs;
	}
	xor.b64  	%rd749, %rd747, %rd748;
	and.b64  	%rd750, %rd731, %rd707;
	xor.b64  	%rd751, %rd731, %rd707;
	and.b64  	%rd752, %rd751, %rd683;
	or.b64  	%rd753, %rd752, %rd750;
	add.s64 	%rd754, %rd753, %rd749;
	add.s64 	%rd755, %rd754, %rd743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd744, 50;
	shr.b64 	%rhs, %rd744, 14;
	add.u64 	%rd756, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd744, 46;
	shr.b64 	%rhs, %rd744, 18;
	add.u64 	%rd757, %lhs, %rhs;
	}
	xor.b64  	%rd758, %rd756, %rd757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd744, 23;
	shr.b64 	%rhs, %rd744, 41;
	add.u64 	%rd759, %lhs, %rhs;
	}
	xor.b64  	%rd760, %rd758, %rd759;
	xor.b64  	%rd761, %rd720, %rd696;
	and.b64  	%rd762, %rd744, %rd761;
	xor.b64  	%rd763, %rd762, %rd696;
	add.s64 	%rd764, %rd505, %rd672;
	add.s64 	%rd765, %rd764, %rd763;
	add.s64 	%rd766, %rd765, %rd760;
	add.s64 	%rd767, %rd766, 5365058923640841347;
	add.s64 	%rd768, %rd767, %rd683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd755, 36;
	shr.b64 	%rhs, %rd755, 28;
	add.u64 	%rd769, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd755, 30;
	shr.b64 	%rhs, %rd755, 34;
	add.u64 	%rd770, %lhs, %rhs;
	}
	xor.b64  	%rd771, %rd769, %rd770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd755, 25;
	shr.b64 	%rhs, %rd755, 39;
	add.u64 	%rd772, %lhs, %rhs;
	}
	xor.b64  	%rd773, %rd771, %rd772;
	and.b64  	%rd774, %rd755, %rd731;
	xor.b64  	%rd775, %rd755, %rd731;
	and.b64  	%rd776, %rd775, %rd707;
	or.b64  	%rd777, %rd776, %rd774;
	add.s64 	%rd778, %rd777, %rd773;
	add.s64 	%rd779, %rd778, %rd767;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd768, 50;
	shr.b64 	%rhs, %rd768, 14;
	add.u64 	%rd780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd768, 46;
	shr.b64 	%rhs, %rd768, 18;
	add.u64 	%rd781, %lhs, %rhs;
	}
	xor.b64  	%rd782, %rd780, %rd781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd768, 23;
	shr.b64 	%rhs, %rd768, 41;
	add.u64 	%rd783, %lhs, %rhs;
	}
	xor.b64  	%rd784, %rd782, %rd783;
	xor.b64  	%rd785, %rd744, %rd720;
	and.b64  	%rd786, %rd768, %rd785;
	xor.b64  	%rd787, %rd786, %rd720;
	add.s64 	%rd788, %rd518, %rd696;
	add.s64 	%rd789, %rd788, %rd787;
	add.s64 	%rd790, %rd789, %rd784;
	add.s64 	%rd791, %rd790, 6679025012923562964;
	add.s64 	%rd792, %rd791, %rd707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd779, 36;
	shr.b64 	%rhs, %rd779, 28;
	add.u64 	%rd793, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd779, 30;
	shr.b64 	%rhs, %rd779, 34;
	add.u64 	%rd794, %lhs, %rhs;
	}
	xor.b64  	%rd795, %rd793, %rd794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd779, 25;
	shr.b64 	%rhs, %rd779, 39;
	add.u64 	%rd796, %lhs, %rhs;
	}
	xor.b64  	%rd797, %rd795, %rd796;
	and.b64  	%rd798, %rd779, %rd755;
	xor.b64  	%rd799, %rd779, %rd755;
	and.b64  	%rd800, %rd799, %rd731;
	or.b64  	%rd801, %rd800, %rd798;
	add.s64 	%rd802, %rd801, %rd797;
	add.s64 	%rd803, %rd802, %rd791;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd792, 50;
	shr.b64 	%rhs, %rd792, 14;
	add.u64 	%rd804, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd792, 46;
	shr.b64 	%rhs, %rd792, 18;
	add.u64 	%rd805, %lhs, %rhs;
	}
	xor.b64  	%rd806, %rd804, %rd805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd792, 23;
	shr.b64 	%rhs, %rd792, 41;
	add.u64 	%rd807, %lhs, %rhs;
	}
	xor.b64  	%rd808, %rd806, %rd807;
	xor.b64  	%rd809, %rd768, %rd744;
	and.b64  	%rd810, %rd792, %rd809;
	xor.b64  	%rd811, %rd810, %rd744;
	add.s64 	%rd812, %rd531, %rd720;
	add.s64 	%rd813, %rd812, %rd811;
	add.s64 	%rd814, %rd813, %rd808;
	add.s64 	%rd815, %rd814, 8573033837759648693;
	add.s64 	%rd816, %rd815, %rd731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd803, 36;
	shr.b64 	%rhs, %rd803, 28;
	add.u64 	%rd817, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd803, 30;
	shr.b64 	%rhs, %rd803, 34;
	add.u64 	%rd818, %lhs, %rhs;
	}
	xor.b64  	%rd819, %rd817, %rd818;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd803, 25;
	shr.b64 	%rhs, %rd803, 39;
	add.u64 	%rd820, %lhs, %rhs;
	}
	xor.b64  	%rd821, %rd819, %rd820;
	and.b64  	%rd822, %rd803, %rd779;
	xor.b64  	%rd823, %rd803, %rd779;
	and.b64  	%rd824, %rd823, %rd755;
	or.b64  	%rd825, %rd824, %rd822;
	add.s64 	%rd826, %rd825, %rd821;
	add.s64 	%rd827, %rd826, %rd815;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd816, 50;
	shr.b64 	%rhs, %rd816, 14;
	add.u64 	%rd828, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd816, 46;
	shr.b64 	%rhs, %rd816, 18;
	add.u64 	%rd829, %lhs, %rhs;
	}
	xor.b64  	%rd830, %rd828, %rd829;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd816, 23;
	shr.b64 	%rhs, %rd816, 41;
	add.u64 	%rd831, %lhs, %rhs;
	}
	xor.b64  	%rd832, %rd830, %rd831;
	xor.b64  	%rd833, %rd792, %rd768;
	and.b64  	%rd834, %rd816, %rd833;
	xor.b64  	%rd835, %rd834, %rd768;
	add.s64 	%rd836, %rd544, %rd744;
	add.s64 	%rd837, %rd836, %rd835;
	add.s64 	%rd838, %rd837, %rd832;
	add.s64 	%rd839, %rd838, -7476448914759557205;
	add.s64 	%rd840, %rd839, %rd755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd827, 36;
	shr.b64 	%rhs, %rd827, 28;
	add.u64 	%rd841, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd827, 30;
	shr.b64 	%rhs, %rd827, 34;
	add.u64 	%rd842, %lhs, %rhs;
	}
	xor.b64  	%rd843, %rd841, %rd842;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd827, 25;
	shr.b64 	%rhs, %rd827, 39;
	add.u64 	%rd844, %lhs, %rhs;
	}
	xor.b64  	%rd845, %rd843, %rd844;
	and.b64  	%rd846, %rd827, %rd803;
	xor.b64  	%rd847, %rd827, %rd803;
	and.b64  	%rd848, %rd847, %rd779;
	or.b64  	%rd849, %rd848, %rd846;
	add.s64 	%rd850, %rd849, %rd845;
	add.s64 	%rd851, %rd850, %rd839;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd840, 50;
	shr.b64 	%rhs, %rd840, 14;
	add.u64 	%rd852, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd840, 46;
	shr.b64 	%rhs, %rd840, 18;
	add.u64 	%rd853, %lhs, %rhs;
	}
	xor.b64  	%rd854, %rd852, %rd853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd840, 23;
	shr.b64 	%rhs, %rd840, 41;
	add.u64 	%rd855, %lhs, %rhs;
	}
	xor.b64  	%rd856, %rd854, %rd855;
	xor.b64  	%rd857, %rd816, %rd792;
	and.b64  	%rd858, %rd840, %rd857;
	xor.b64  	%rd859, %rd858, %rd792;
	add.s64 	%rd860, %rd557, %rd768;
	add.s64 	%rd861, %rd860, %rd859;
	add.s64 	%rd862, %rd861, %rd856;
	add.s64 	%rd863, %rd862, -6327057829258317296;
	add.s64 	%rd864, %rd863, %rd779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd851, 36;
	shr.b64 	%rhs, %rd851, 28;
	add.u64 	%rd865, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd851, 30;
	shr.b64 	%rhs, %rd851, 34;
	add.u64 	%rd866, %lhs, %rhs;
	}
	xor.b64  	%rd867, %rd865, %rd866;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd851, 25;
	shr.b64 	%rhs, %rd851, 39;
	add.u64 	%rd868, %lhs, %rhs;
	}
	xor.b64  	%rd869, %rd867, %rd868;
	and.b64  	%rd870, %rd851, %rd827;
	xor.b64  	%rd871, %rd851, %rd827;
	and.b64  	%rd872, %rd871, %rd803;
	or.b64  	%rd873, %rd872, %rd870;
	add.s64 	%rd874, %rd873, %rd869;
	add.s64 	%rd875, %rd874, %rd863;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd864, 50;
	shr.b64 	%rhs, %rd864, 14;
	add.u64 	%rd876, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd864, 46;
	shr.b64 	%rhs, %rd864, 18;
	add.u64 	%rd877, %lhs, %rhs;
	}
	xor.b64  	%rd878, %rd876, %rd877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd864, 23;
	shr.b64 	%rhs, %rd864, 41;
	add.u64 	%rd879, %lhs, %rhs;
	}
	xor.b64  	%rd880, %rd878, %rd879;
	xor.b64  	%rd881, %rd840, %rd816;
	and.b64  	%rd882, %rd864, %rd881;
	xor.b64  	%rd883, %rd882, %rd816;
	add.s64 	%rd884, %rd570, %rd792;
	add.s64 	%rd885, %rd884, %rd883;
	add.s64 	%rd886, %rd885, %rd880;
	add.s64 	%rd887, %rd886, -5763719355590565569;
	add.s64 	%rd888, %rd887, %rd803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd875, 36;
	shr.b64 	%rhs, %rd875, 28;
	add.u64 	%rd889, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd875, 30;
	shr.b64 	%rhs, %rd875, 34;
	add.u64 	%rd890, %lhs, %rhs;
	}
	xor.b64  	%rd891, %rd889, %rd890;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd875, 25;
	shr.b64 	%rhs, %rd875, 39;
	add.u64 	%rd892, %lhs, %rhs;
	}
	xor.b64  	%rd893, %rd891, %rd892;
	and.b64  	%rd894, %rd875, %rd851;
	xor.b64  	%rd895, %rd875, %rd851;
	and.b64  	%rd896, %rd895, %rd827;
	or.b64  	%rd897, %rd896, %rd894;
	add.s64 	%rd898, %rd897, %rd893;
	add.s64 	%rd899, %rd898, %rd887;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd888, 50;
	shr.b64 	%rhs, %rd888, 14;
	add.u64 	%rd900, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd888, 46;
	shr.b64 	%rhs, %rd888, 18;
	add.u64 	%rd901, %lhs, %rhs;
	}
	xor.b64  	%rd902, %rd900, %rd901;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd888, 23;
	shr.b64 	%rhs, %rd888, 41;
	add.u64 	%rd903, %lhs, %rhs;
	}
	xor.b64  	%rd904, %rd902, %rd903;
	xor.b64  	%rd905, %rd864, %rd840;
	and.b64  	%rd906, %rd888, %rd905;
	xor.b64  	%rd907, %rd906, %rd840;
	add.s64 	%rd908, %rd583, %rd816;
	add.s64 	%rd909, %rd908, %rd907;
	add.s64 	%rd910, %rd909, %rd904;
	add.s64 	%rd911, %rd910, -4658551843659510044;
	add.s64 	%rd912, %rd911, %rd827;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd899, 36;
	shr.b64 	%rhs, %rd899, 28;
	add.u64 	%rd913, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd899, 30;
	shr.b64 	%rhs, %rd899, 34;
	add.u64 	%rd914, %lhs, %rhs;
	}
	xor.b64  	%rd915, %rd913, %rd914;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd899, 25;
	shr.b64 	%rhs, %rd899, 39;
	add.u64 	%rd916, %lhs, %rhs;
	}
	xor.b64  	%rd917, %rd915, %rd916;
	and.b64  	%rd918, %rd899, %rd875;
	xor.b64  	%rd919, %rd899, %rd875;
	and.b64  	%rd920, %rd919, %rd851;
	or.b64  	%rd921, %rd920, %rd918;
	add.s64 	%rd922, %rd921, %rd917;
	add.s64 	%rd923, %rd922, %rd911;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd912, 50;
	shr.b64 	%rhs, %rd912, 14;
	add.u64 	%rd924, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd912, 46;
	shr.b64 	%rhs, %rd912, 18;
	add.u64 	%rd925, %lhs, %rhs;
	}
	xor.b64  	%rd926, %rd924, %rd925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd912, 23;
	shr.b64 	%rhs, %rd912, 41;
	add.u64 	%rd927, %lhs, %rhs;
	}
	xor.b64  	%rd928, %rd926, %rd927;
	xor.b64  	%rd929, %rd888, %rd864;
	and.b64  	%rd930, %rd912, %rd929;
	xor.b64  	%rd931, %rd930, %rd864;
	add.s64 	%rd932, %rd596, %rd840;
	add.s64 	%rd933, %rd932, %rd931;
	add.s64 	%rd934, %rd933, %rd928;
	add.s64 	%rd935, %rd934, -4116276920077217854;
	add.s64 	%rd936, %rd935, %rd851;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd923, 36;
	shr.b64 	%rhs, %rd923, 28;
	add.u64 	%rd937, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd923, 30;
	shr.b64 	%rhs, %rd923, 34;
	add.u64 	%rd938, %lhs, %rhs;
	}
	xor.b64  	%rd939, %rd937, %rd938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd923, 25;
	shr.b64 	%rhs, %rd923, 39;
	add.u64 	%rd940, %lhs, %rhs;
	}
	xor.b64  	%rd941, %rd939, %rd940;
	and.b64  	%rd942, %rd923, %rd899;
	xor.b64  	%rd943, %rd923, %rd899;
	and.b64  	%rd944, %rd943, %rd875;
	or.b64  	%rd945, %rd944, %rd942;
	add.s64 	%rd946, %rd945, %rd941;
	add.s64 	%rd947, %rd946, %rd935;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd936, 50;
	shr.b64 	%rhs, %rd936, 14;
	add.u64 	%rd948, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd936, 46;
	shr.b64 	%rhs, %rd936, 18;
	add.u64 	%rd949, %lhs, %rhs;
	}
	xor.b64  	%rd950, %rd948, %rd949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd936, 23;
	shr.b64 	%rhs, %rd936, 41;
	add.u64 	%rd951, %lhs, %rhs;
	}
	xor.b64  	%rd952, %rd950, %rd951;
	xor.b64  	%rd953, %rd912, %rd888;
	and.b64  	%rd954, %rd936, %rd953;
	xor.b64  	%rd955, %rd954, %rd888;
	add.s64 	%rd956, %rd609, %rd864;
	add.s64 	%rd957, %rd956, %rd955;
	add.s64 	%rd958, %rd957, %rd952;
	add.s64 	%rd959, %rd958, -3051310485924567259;
	add.s64 	%rd960, %rd959, %rd875;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd947, 36;
	shr.b64 	%rhs, %rd947, 28;
	add.u64 	%rd961, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd947, 30;
	shr.b64 	%rhs, %rd947, 34;
	add.u64 	%rd962, %lhs, %rhs;
	}
	xor.b64  	%rd963, %rd961, %rd962;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd947, 25;
	shr.b64 	%rhs, %rd947, 39;
	add.u64 	%rd964, %lhs, %rhs;
	}
	xor.b64  	%rd965, %rd963, %rd964;
	and.b64  	%rd966, %rd947, %rd923;
	xor.b64  	%rd967, %rd947, %rd923;
	and.b64  	%rd968, %rd967, %rd899;
	or.b64  	%rd969, %rd968, %rd966;
	add.s64 	%rd970, %rd969, %rd965;
	add.s64 	%rd971, %rd970, %rd959;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd960, 50;
	shr.b64 	%rhs, %rd960, 14;
	add.u64 	%rd972, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd960, 46;
	shr.b64 	%rhs, %rd960, 18;
	add.u64 	%rd973, %lhs, %rhs;
	}
	xor.b64  	%rd974, %rd972, %rd973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd960, 23;
	shr.b64 	%rhs, %rd960, 41;
	add.u64 	%rd975, %lhs, %rhs;
	}
	xor.b64  	%rd976, %rd974, %rd975;
	xor.b64  	%rd977, %rd936, %rd912;
	and.b64  	%rd978, %rd960, %rd977;
	xor.b64  	%rd979, %rd978, %rd912;
	add.s64 	%rd980, %rd622, %rd888;
	add.s64 	%rd981, %rd980, %rd979;
	add.s64 	%rd982, %rd981, %rd976;
	add.s64 	%rd983, %rd982, 489312712824947311;
	add.s64 	%rd984, %rd983, %rd899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd971, 36;
	shr.b64 	%rhs, %rd971, 28;
	add.u64 	%rd985, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd971, 30;
	shr.b64 	%rhs, %rd971, 34;
	add.u64 	%rd986, %lhs, %rhs;
	}
	xor.b64  	%rd987, %rd985, %rd986;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd971, 25;
	shr.b64 	%rhs, %rd971, 39;
	add.u64 	%rd988, %lhs, %rhs;
	}
	xor.b64  	%rd989, %rd987, %rd988;
	and.b64  	%rd990, %rd971, %rd947;
	xor.b64  	%rd991, %rd971, %rd947;
	and.b64  	%rd992, %rd991, %rd923;
	or.b64  	%rd993, %rd992, %rd990;
	add.s64 	%rd994, %rd993, %rd989;
	add.s64 	%rd995, %rd994, %rd983;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd984, 50;
	shr.b64 	%rhs, %rd984, 14;
	add.u64 	%rd996, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd984, 46;
	shr.b64 	%rhs, %rd984, 18;
	add.u64 	%rd997, %lhs, %rhs;
	}
	xor.b64  	%rd998, %rd996, %rd997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd984, 23;
	shr.b64 	%rhs, %rd984, 41;
	add.u64 	%rd999, %lhs, %rhs;
	}
	xor.b64  	%rd1000, %rd998, %rd999;
	xor.b64  	%rd1001, %rd960, %rd936;
	and.b64  	%rd1002, %rd984, %rd1001;
	xor.b64  	%rd1003, %rd1002, %rd936;
	add.s64 	%rd1004, %rd635, %rd912;
	add.s64 	%rd1005, %rd1004, %rd1003;
	add.s64 	%rd1006, %rd1005, %rd1000;
	add.s64 	%rd1007, %rd1006, 1452737877330783856;
	add.s64 	%rd1008, %rd1007, %rd923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd995, 36;
	shr.b64 	%rhs, %rd995, 28;
	add.u64 	%rd1009, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd995, 30;
	shr.b64 	%rhs, %rd995, 34;
	add.u64 	%rd1010, %lhs, %rhs;
	}
	xor.b64  	%rd1011, %rd1009, %rd1010;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd995, 25;
	shr.b64 	%rhs, %rd995, 39;
	add.u64 	%rd1012, %lhs, %rhs;
	}
	xor.b64  	%rd1013, %rd1011, %rd1012;
	and.b64  	%rd1014, %rd995, %rd971;
	xor.b64  	%rd1015, %rd995, %rd971;
	and.b64  	%rd1016, %rd1015, %rd947;
	or.b64  	%rd1017, %rd1016, %rd1014;
	add.s64 	%rd1018, %rd1017, %rd1013;
	add.s64 	%rd1019, %rd1018, %rd1007;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd622, 45;
	shr.b64 	%rhs, %rd622, 19;
	add.u64 	%rd1020, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd622, 3;
	shr.b64 	%rhs, %rd622, 61;
	add.u64 	%rd1021, %lhs, %rhs;
	}
	xor.b64  	%rd1022, %rd1020, %rd1021;
	shr.u64 	%rd1023, %rd622, 6;
	xor.b64  	%rd1024, %rd1022, %rd1023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 63;
	shr.b64 	%rhs, %rd453, 1;
	add.u64 	%rd1025, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 56;
	shr.b64 	%rhs, %rd453, 8;
	add.u64 	%rd1026, %lhs, %rhs;
	}
	xor.b64  	%rd1027, %rd1025, %rd1026;
	shr.u64 	%rd1028, %rd453, 7;
	xor.b64  	%rd1029, %rd1027, %rd1028;
	add.s64 	%rd1030, %rd1029, %rd440;
	add.s64 	%rd1031, %rd1030, %rd557;
	add.s64 	%rd1032, %rd1031, %rd1024;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd635, 45;
	shr.b64 	%rhs, %rd635, 19;
	add.u64 	%rd1033, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd635, 3;
	shr.b64 	%rhs, %rd635, 61;
	add.u64 	%rd1034, %lhs, %rhs;
	}
	xor.b64  	%rd1035, %rd1033, %rd1034;
	shr.u64 	%rd1036, %rd635, 6;
	xor.b64  	%rd1037, %rd1035, %rd1036;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd466, 63;
	shr.b64 	%rhs, %rd466, 1;
	add.u64 	%rd1038, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd466, 56;
	shr.b64 	%rhs, %rd466, 8;
	add.u64 	%rd1039, %lhs, %rhs;
	}
	xor.b64  	%rd1040, %rd1038, %rd1039;
	shr.u64 	%rd1041, %rd466, 7;
	xor.b64  	%rd1042, %rd1040, %rd1041;
	add.s64 	%rd1043, %rd1042, %rd453;
	add.s64 	%rd1044, %rd1043, %rd570;
	add.s64 	%rd1045, %rd1044, %rd1037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1032, 45;
	shr.b64 	%rhs, %rd1032, 19;
	add.u64 	%rd1046, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1032, 3;
	shr.b64 	%rhs, %rd1032, 61;
	add.u64 	%rd1047, %lhs, %rhs;
	}
	xor.b64  	%rd1048, %rd1046, %rd1047;
	shr.u64 	%rd1049, %rd1032, 6;
	xor.b64  	%rd1050, %rd1048, %rd1049;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd479, 63;
	shr.b64 	%rhs, %rd479, 1;
	add.u64 	%rd1051, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd479, 56;
	shr.b64 	%rhs, %rd479, 8;
	add.u64 	%rd1052, %lhs, %rhs;
	}
	xor.b64  	%rd1053, %rd1051, %rd1052;
	shr.u64 	%rd1054, %rd479, 7;
	xor.b64  	%rd1055, %rd1053, %rd1054;
	add.s64 	%rd1056, %rd1055, %rd466;
	add.s64 	%rd1057, %rd1056, %rd583;
	add.s64 	%rd1058, %rd1057, %rd1050;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1045, 45;
	shr.b64 	%rhs, %rd1045, 19;
	add.u64 	%rd1059, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1045, 3;
	shr.b64 	%rhs, %rd1045, 61;
	add.u64 	%rd1060, %lhs, %rhs;
	}
	xor.b64  	%rd1061, %rd1059, %rd1060;
	shr.u64 	%rd1062, %rd1045, 6;
	xor.b64  	%rd1063, %rd1061, %rd1062;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd492, 63;
	shr.b64 	%rhs, %rd492, 1;
	add.u64 	%rd1064, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd492, 56;
	shr.b64 	%rhs, %rd492, 8;
	add.u64 	%rd1065, %lhs, %rhs;
	}
	xor.b64  	%rd1066, %rd1064, %rd1065;
	shr.u64 	%rd1067, %rd492, 7;
	xor.b64  	%rd1068, %rd1066, %rd1067;
	add.s64 	%rd1069, %rd1068, %rd479;
	add.s64 	%rd1070, %rd1069, %rd596;
	add.s64 	%rd1071, %rd1070, %rd1063;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1058, 45;
	shr.b64 	%rhs, %rd1058, 19;
	add.u64 	%rd1072, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1058, 3;
	shr.b64 	%rhs, %rd1058, 61;
	add.u64 	%rd1073, %lhs, %rhs;
	}
	xor.b64  	%rd1074, %rd1072, %rd1073;
	shr.u64 	%rd1075, %rd1058, 6;
	xor.b64  	%rd1076, %rd1074, %rd1075;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd505, 63;
	shr.b64 	%rhs, %rd505, 1;
	add.u64 	%rd1077, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd505, 56;
	shr.b64 	%rhs, %rd505, 8;
	add.u64 	%rd1078, %lhs, %rhs;
	}
	xor.b64  	%rd1079, %rd1077, %rd1078;
	shr.u64 	%rd1080, %rd505, 7;
	xor.b64  	%rd1081, %rd1079, %rd1080;
	add.s64 	%rd1082, %rd1081, %rd492;
	add.s64 	%rd1083, %rd1082, %rd609;
	add.s64 	%rd1084, %rd1083, %rd1076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1071, 45;
	shr.b64 	%rhs, %rd1071, 19;
	add.u64 	%rd1085, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1071, 3;
	shr.b64 	%rhs, %rd1071, 61;
	add.u64 	%rd1086, %lhs, %rhs;
	}
	xor.b64  	%rd1087, %rd1085, %rd1086;
	shr.u64 	%rd1088, %rd1071, 6;
	xor.b64  	%rd1089, %rd1087, %rd1088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd518, 63;
	shr.b64 	%rhs, %rd518, 1;
	add.u64 	%rd1090, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd518, 56;
	shr.b64 	%rhs, %rd518, 8;
	add.u64 	%rd1091, %lhs, %rhs;
	}
	xor.b64  	%rd1092, %rd1090, %rd1091;
	shr.u64 	%rd1093, %rd518, 7;
	xor.b64  	%rd1094, %rd1092, %rd1093;
	add.s64 	%rd1095, %rd1094, %rd505;
	add.s64 	%rd1096, %rd1095, %rd622;
	add.s64 	%rd1097, %rd1096, %rd1089;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1084, 45;
	shr.b64 	%rhs, %rd1084, 19;
	add.u64 	%rd1098, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1084, 3;
	shr.b64 	%rhs, %rd1084, 61;
	add.u64 	%rd1099, %lhs, %rhs;
	}
	xor.b64  	%rd1100, %rd1098, %rd1099;
	shr.u64 	%rd1101, %rd1084, 6;
	xor.b64  	%rd1102, %rd1100, %rd1101;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd531, 63;
	shr.b64 	%rhs, %rd531, 1;
	add.u64 	%rd1103, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd531, 56;
	shr.b64 	%rhs, %rd531, 8;
	add.u64 	%rd1104, %lhs, %rhs;
	}
	xor.b64  	%rd1105, %rd1103, %rd1104;
	shr.u64 	%rd1106, %rd531, 7;
	xor.b64  	%rd1107, %rd1105, %rd1106;
	add.s64 	%rd1108, %rd1107, %rd518;
	add.s64 	%rd1109, %rd1108, %rd635;
	add.s64 	%rd1110, %rd1109, %rd1102;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1097, 45;
	shr.b64 	%rhs, %rd1097, 19;
	add.u64 	%rd1111, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1097, 3;
	shr.b64 	%rhs, %rd1097, 61;
	add.u64 	%rd1112, %lhs, %rhs;
	}
	xor.b64  	%rd1113, %rd1111, %rd1112;
	shr.u64 	%rd1114, %rd1097, 6;
	xor.b64  	%rd1115, %rd1113, %rd1114;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd544, 63;
	shr.b64 	%rhs, %rd544, 1;
	add.u64 	%rd1116, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd544, 56;
	shr.b64 	%rhs, %rd544, 8;
	add.u64 	%rd1117, %lhs, %rhs;
	}
	xor.b64  	%rd1118, %rd1116, %rd1117;
	shr.u64 	%rd1119, %rd544, 7;
	xor.b64  	%rd1120, %rd1118, %rd1119;
	add.s64 	%rd1121, %rd1120, %rd531;
	add.s64 	%rd1122, %rd1121, %rd1032;
	add.s64 	%rd1123, %rd1122, %rd1115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1110, 45;
	shr.b64 	%rhs, %rd1110, 19;
	add.u64 	%rd1124, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1110, 3;
	shr.b64 	%rhs, %rd1110, 61;
	add.u64 	%rd1125, %lhs, %rhs;
	}
	xor.b64  	%rd1126, %rd1124, %rd1125;
	shr.u64 	%rd1127, %rd1110, 6;
	xor.b64  	%rd1128, %rd1126, %rd1127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd557, 63;
	shr.b64 	%rhs, %rd557, 1;
	add.u64 	%rd1129, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd557, 56;
	shr.b64 	%rhs, %rd557, 8;
	add.u64 	%rd1130, %lhs, %rhs;
	}
	xor.b64  	%rd1131, %rd1129, %rd1130;
	shr.u64 	%rd1132, %rd557, 7;
	xor.b64  	%rd1133, %rd1131, %rd1132;
	add.s64 	%rd1134, %rd1133, %rd544;
	add.s64 	%rd1135, %rd1134, %rd1045;
	add.s64 	%rd1136, %rd1135, %rd1128;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1123, 45;
	shr.b64 	%rhs, %rd1123, 19;
	add.u64 	%rd1137, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1123, 3;
	shr.b64 	%rhs, %rd1123, 61;
	add.u64 	%rd1138, %lhs, %rhs;
	}
	xor.b64  	%rd1139, %rd1137, %rd1138;
	shr.u64 	%rd1140, %rd1123, 6;
	xor.b64  	%rd1141, %rd1139, %rd1140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd570, 63;
	shr.b64 	%rhs, %rd570, 1;
	add.u64 	%rd1142, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd570, 56;
	shr.b64 	%rhs, %rd570, 8;
	add.u64 	%rd1143, %lhs, %rhs;
	}
	xor.b64  	%rd1144, %rd1142, %rd1143;
	shr.u64 	%rd1145, %rd570, 7;
	xor.b64  	%rd1146, %rd1144, %rd1145;
	add.s64 	%rd1147, %rd1146, %rd557;
	add.s64 	%rd1148, %rd1147, %rd1058;
	add.s64 	%rd1149, %rd1148, %rd1141;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1136, 45;
	shr.b64 	%rhs, %rd1136, 19;
	add.u64 	%rd1150, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1136, 3;
	shr.b64 	%rhs, %rd1136, 61;
	add.u64 	%rd1151, %lhs, %rhs;
	}
	xor.b64  	%rd1152, %rd1150, %rd1151;
	shr.u64 	%rd1153, %rd1136, 6;
	xor.b64  	%rd1154, %rd1152, %rd1153;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd583, 63;
	shr.b64 	%rhs, %rd583, 1;
	add.u64 	%rd1155, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd583, 56;
	shr.b64 	%rhs, %rd583, 8;
	add.u64 	%rd1156, %lhs, %rhs;
	}
	xor.b64  	%rd1157, %rd1155, %rd1156;
	shr.u64 	%rd1158, %rd583, 7;
	xor.b64  	%rd1159, %rd1157, %rd1158;
	add.s64 	%rd1160, %rd1159, %rd570;
	add.s64 	%rd1161, %rd1160, %rd1071;
	add.s64 	%rd1162, %rd1161, %rd1154;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1149, 45;
	shr.b64 	%rhs, %rd1149, 19;
	add.u64 	%rd1163, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1149, 3;
	shr.b64 	%rhs, %rd1149, 61;
	add.u64 	%rd1164, %lhs, %rhs;
	}
	xor.b64  	%rd1165, %rd1163, %rd1164;
	shr.u64 	%rd1166, %rd1149, 6;
	xor.b64  	%rd1167, %rd1165, %rd1166;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd596, 63;
	shr.b64 	%rhs, %rd596, 1;
	add.u64 	%rd1168, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd596, 56;
	shr.b64 	%rhs, %rd596, 8;
	add.u64 	%rd1169, %lhs, %rhs;
	}
	xor.b64  	%rd1170, %rd1168, %rd1169;
	shr.u64 	%rd1171, %rd596, 7;
	xor.b64  	%rd1172, %rd1170, %rd1171;
	add.s64 	%rd1173, %rd1172, %rd583;
	add.s64 	%rd1174, %rd1173, %rd1084;
	add.s64 	%rd1175, %rd1174, %rd1167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1162, 45;
	shr.b64 	%rhs, %rd1162, 19;
	add.u64 	%rd1176, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1162, 3;
	shr.b64 	%rhs, %rd1162, 61;
	add.u64 	%rd1177, %lhs, %rhs;
	}
	xor.b64  	%rd1178, %rd1176, %rd1177;
	shr.u64 	%rd1179, %rd1162, 6;
	xor.b64  	%rd1180, %rd1178, %rd1179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd609, 63;
	shr.b64 	%rhs, %rd609, 1;
	add.u64 	%rd1181, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd609, 56;
	shr.b64 	%rhs, %rd609, 8;
	add.u64 	%rd1182, %lhs, %rhs;
	}
	xor.b64  	%rd1183, %rd1181, %rd1182;
	shr.u64 	%rd1184, %rd609, 7;
	xor.b64  	%rd1185, %rd1183, %rd1184;
	add.s64 	%rd1186, %rd1185, %rd596;
	add.s64 	%rd1187, %rd1186, %rd1097;
	add.s64 	%rd1188, %rd1187, %rd1180;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1175, 45;
	shr.b64 	%rhs, %rd1175, 19;
	add.u64 	%rd1189, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1175, 3;
	shr.b64 	%rhs, %rd1175, 61;
	add.u64 	%rd1190, %lhs, %rhs;
	}
	xor.b64  	%rd1191, %rd1189, %rd1190;
	shr.u64 	%rd1192, %rd1175, 6;
	xor.b64  	%rd1193, %rd1191, %rd1192;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd622, 63;
	shr.b64 	%rhs, %rd622, 1;
	add.u64 	%rd1194, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd622, 56;
	shr.b64 	%rhs, %rd622, 8;
	add.u64 	%rd1195, %lhs, %rhs;
	}
	xor.b64  	%rd1196, %rd1194, %rd1195;
	shr.u64 	%rd1197, %rd622, 7;
	xor.b64  	%rd1198, %rd1196, %rd1197;
	add.s64 	%rd1199, %rd1198, %rd609;
	add.s64 	%rd1200, %rd1199, %rd1110;
	add.s64 	%rd1201, %rd1200, %rd1193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1188, 45;
	shr.b64 	%rhs, %rd1188, 19;
	add.u64 	%rd1202, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1188, 3;
	shr.b64 	%rhs, %rd1188, 61;
	add.u64 	%rd1203, %lhs, %rhs;
	}
	xor.b64  	%rd1204, %rd1202, %rd1203;
	shr.u64 	%rd1205, %rd1188, 6;
	xor.b64  	%rd1206, %rd1204, %rd1205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd635, 63;
	shr.b64 	%rhs, %rd635, 1;
	add.u64 	%rd1207, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd635, 56;
	shr.b64 	%rhs, %rd635, 8;
	add.u64 	%rd1208, %lhs, %rhs;
	}
	xor.b64  	%rd1209, %rd1207, %rd1208;
	shr.u64 	%rd1210, %rd635, 7;
	xor.b64  	%rd1211, %rd1209, %rd1210;
	add.s64 	%rd1212, %rd1211, %rd622;
	add.s64 	%rd1213, %rd1212, %rd1123;
	add.s64 	%rd1214, %rd1213, %rd1206;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1201, 45;
	shr.b64 	%rhs, %rd1201, 19;
	add.u64 	%rd1215, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1201, 3;
	shr.b64 	%rhs, %rd1201, 61;
	add.u64 	%rd1216, %lhs, %rhs;
	}
	xor.b64  	%rd1217, %rd1215, %rd1216;
	shr.u64 	%rd1218, %rd1201, 6;
	xor.b64  	%rd1219, %rd1217, %rd1218;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1032, 63;
	shr.b64 	%rhs, %rd1032, 1;
	add.u64 	%rd1220, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1032, 56;
	shr.b64 	%rhs, %rd1032, 8;
	add.u64 	%rd1221, %lhs, %rhs;
	}
	xor.b64  	%rd1222, %rd1220, %rd1221;
	shr.u64 	%rd1223, %rd1032, 7;
	xor.b64  	%rd1224, %rd1222, %rd1223;
	add.s64 	%rd1225, %rd1224, %rd635;
	add.s64 	%rd1226, %rd1225, %rd1136;
	add.s64 	%rd1227, %rd1226, %rd1219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1008, 50;
	shr.b64 	%rhs, %rd1008, 14;
	add.u64 	%rd1228, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1008, 46;
	shr.b64 	%rhs, %rd1008, 18;
	add.u64 	%rd1229, %lhs, %rhs;
	}
	xor.b64  	%rd1230, %rd1228, %rd1229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1008, 23;
	shr.b64 	%rhs, %rd1008, 41;
	add.u64 	%rd1231, %lhs, %rhs;
	}
	xor.b64  	%rd1232, %rd1230, %rd1231;
	xor.b64  	%rd1233, %rd984, %rd960;
	and.b64  	%rd1234, %rd1008, %rd1233;
	xor.b64  	%rd1235, %rd1234, %rd960;
	add.s64 	%rd1236, %rd1235, %rd936;
	add.s64 	%rd1237, %rd1236, %rd1232;
	add.s64 	%rd1238, %rd1237, %rd1032;
	add.s64 	%rd1239, %rd1238, 2861767655752347644;
	add.s64 	%rd1240, %rd1239, %rd947;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1019, 36;
	shr.b64 	%rhs, %rd1019, 28;
	add.u64 	%rd1241, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1019, 30;
	shr.b64 	%rhs, %rd1019, 34;
	add.u64 	%rd1242, %lhs, %rhs;
	}
	xor.b64  	%rd1243, %rd1241, %rd1242;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1019, 25;
	shr.b64 	%rhs, %rd1019, 39;
	add.u64 	%rd1244, %lhs, %rhs;
	}
	xor.b64  	%rd1245, %rd1243, %rd1244;
	and.b64  	%rd1246, %rd1019, %rd995;
	xor.b64  	%rd1247, %rd1019, %rd995;
	and.b64  	%rd1248, %rd1247, %rd971;
	or.b64  	%rd1249, %rd1248, %rd1246;
	add.s64 	%rd1250, %rd1249, %rd1245;
	add.s64 	%rd1251, %rd1250, %rd1239;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1240, 50;
	shr.b64 	%rhs, %rd1240, 14;
	add.u64 	%rd1252, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1240, 46;
	shr.b64 	%rhs, %rd1240, 18;
	add.u64 	%rd1253, %lhs, %rhs;
	}
	xor.b64  	%rd1254, %rd1252, %rd1253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1240, 23;
	shr.b64 	%rhs, %rd1240, 41;
	add.u64 	%rd1255, %lhs, %rhs;
	}
	xor.b64  	%rd1256, %rd1254, %rd1255;
	xor.b64  	%rd1257, %rd1008, %rd984;
	and.b64  	%rd1258, %rd1240, %rd1257;
	xor.b64  	%rd1259, %rd1258, %rd984;
	add.s64 	%rd1260, %rd1045, %rd960;
	add.s64 	%rd1261, %rd1260, %rd1259;
	add.s64 	%rd1262, %rd1261, %rd1256;
	add.s64 	%rd1263, %rd1262, 3322285676063803686;
	add.s64 	%rd1264, %rd1263, %rd971;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1251, 36;
	shr.b64 	%rhs, %rd1251, 28;
	add.u64 	%rd1265, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1251, 30;
	shr.b64 	%rhs, %rd1251, 34;
	add.u64 	%rd1266, %lhs, %rhs;
	}
	xor.b64  	%rd1267, %rd1265, %rd1266;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1251, 25;
	shr.b64 	%rhs, %rd1251, 39;
	add.u64 	%rd1268, %lhs, %rhs;
	}
	xor.b64  	%rd1269, %rd1267, %rd1268;
	and.b64  	%rd1270, %rd1251, %rd1019;
	xor.b64  	%rd1271, %rd1251, %rd1019;
	and.b64  	%rd1272, %rd1271, %rd995;
	or.b64  	%rd1273, %rd1272, %rd1270;
	add.s64 	%rd1274, %rd1273, %rd1269;
	add.s64 	%rd1275, %rd1274, %rd1263;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1264, 50;
	shr.b64 	%rhs, %rd1264, 14;
	add.u64 	%rd1276, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1264, 46;
	shr.b64 	%rhs, %rd1264, 18;
	add.u64 	%rd1277, %lhs, %rhs;
	}
	xor.b64  	%rd1278, %rd1276, %rd1277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1264, 23;
	shr.b64 	%rhs, %rd1264, 41;
	add.u64 	%rd1279, %lhs, %rhs;
	}
	xor.b64  	%rd1280, %rd1278, %rd1279;
	xor.b64  	%rd1281, %rd1240, %rd1008;
	and.b64  	%rd1282, %rd1264, %rd1281;
	xor.b64  	%rd1283, %rd1282, %rd1008;
	add.s64 	%rd1284, %rd1058, %rd984;
	add.s64 	%rd1285, %rd1284, %rd1283;
	add.s64 	%rd1286, %rd1285, %rd1280;
	add.s64 	%rd1287, %rd1286, 5560940570517711597;
	add.s64 	%rd1288, %rd1287, %rd995;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1275, 36;
	shr.b64 	%rhs, %rd1275, 28;
	add.u64 	%rd1289, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1275, 30;
	shr.b64 	%rhs, %rd1275, 34;
	add.u64 	%rd1290, %lhs, %rhs;
	}
	xor.b64  	%rd1291, %rd1289, %rd1290;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1275, 25;
	shr.b64 	%rhs, %rd1275, 39;
	add.u64 	%rd1292, %lhs, %rhs;
	}
	xor.b64  	%rd1293, %rd1291, %rd1292;
	and.b64  	%rd1294, %rd1275, %rd1251;
	xor.b64  	%rd1295, %rd1275, %rd1251;
	and.b64  	%rd1296, %rd1295, %rd1019;
	or.b64  	%rd1297, %rd1296, %rd1294;
	add.s64 	%rd1298, %rd1297, %rd1293;
	add.s64 	%rd1299, %rd1298, %rd1287;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1288, 50;
	shr.b64 	%rhs, %rd1288, 14;
	add.u64 	%rd1300, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1288, 46;
	shr.b64 	%rhs, %rd1288, 18;
	add.u64 	%rd1301, %lhs, %rhs;
	}
	xor.b64  	%rd1302, %rd1300, %rd1301;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1288, 23;
	shr.b64 	%rhs, %rd1288, 41;
	add.u64 	%rd1303, %lhs, %rhs;
	}
	xor.b64  	%rd1304, %rd1302, %rd1303;
	xor.b64  	%rd1305, %rd1264, %rd1240;
	and.b64  	%rd1306, %rd1288, %rd1305;
	xor.b64  	%rd1307, %rd1306, %rd1240;
	add.s64 	%rd1308, %rd1071, %rd1008;
	add.s64 	%rd1309, %rd1308, %rd1307;
	add.s64 	%rd1310, %rd1309, %rd1304;
	add.s64 	%rd1311, %rd1310, 5996557281743188959;
	add.s64 	%rd1312, %rd1311, %rd1019;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1299, 36;
	shr.b64 	%rhs, %rd1299, 28;
	add.u64 	%rd1313, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1299, 30;
	shr.b64 	%rhs, %rd1299, 34;
	add.u64 	%rd1314, %lhs, %rhs;
	}
	xor.b64  	%rd1315, %rd1313, %rd1314;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1299, 25;
	shr.b64 	%rhs, %rd1299, 39;
	add.u64 	%rd1316, %lhs, %rhs;
	}
	xor.b64  	%rd1317, %rd1315, %rd1316;
	and.b64  	%rd1318, %rd1299, %rd1275;
	xor.b64  	%rd1319, %rd1299, %rd1275;
	and.b64  	%rd1320, %rd1319, %rd1251;
	or.b64  	%rd1321, %rd1320, %rd1318;
	add.s64 	%rd1322, %rd1321, %rd1317;
	add.s64 	%rd1323, %rd1322, %rd1311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1312, 50;
	shr.b64 	%rhs, %rd1312, 14;
	add.u64 	%rd1324, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1312, 46;
	shr.b64 	%rhs, %rd1312, 18;
	add.u64 	%rd1325, %lhs, %rhs;
	}
	xor.b64  	%rd1326, %rd1324, %rd1325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1312, 23;
	shr.b64 	%rhs, %rd1312, 41;
	add.u64 	%rd1327, %lhs, %rhs;
	}
	xor.b64  	%rd1328, %rd1326, %rd1327;
	xor.b64  	%rd1329, %rd1288, %rd1264;
	and.b64  	%rd1330, %rd1312, %rd1329;
	xor.b64  	%rd1331, %rd1330, %rd1264;
	add.s64 	%rd1332, %rd1084, %rd1240;
	add.s64 	%rd1333, %rd1332, %rd1331;
	add.s64 	%rd1334, %rd1333, %rd1328;
	add.s64 	%rd1335, %rd1334, 7280758554555802590;
	add.s64 	%rd1336, %rd1335, %rd1251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1323, 36;
	shr.b64 	%rhs, %rd1323, 28;
	add.u64 	%rd1337, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1323, 30;
	shr.b64 	%rhs, %rd1323, 34;
	add.u64 	%rd1338, %lhs, %rhs;
	}
	xor.b64  	%rd1339, %rd1337, %rd1338;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1323, 25;
	shr.b64 	%rhs, %rd1323, 39;
	add.u64 	%rd1340, %lhs, %rhs;
	}
	xor.b64  	%rd1341, %rd1339, %rd1340;
	and.b64  	%rd1342, %rd1323, %rd1299;
	xor.b64  	%rd1343, %rd1323, %rd1299;
	and.b64  	%rd1344, %rd1343, %rd1275;
	or.b64  	%rd1345, %rd1344, %rd1342;
	add.s64 	%rd1346, %rd1345, %rd1341;
	add.s64 	%rd1347, %rd1346, %rd1335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1336, 50;
	shr.b64 	%rhs, %rd1336, 14;
	add.u64 	%rd1348, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1336, 46;
	shr.b64 	%rhs, %rd1336, 18;
	add.u64 	%rd1349, %lhs, %rhs;
	}
	xor.b64  	%rd1350, %rd1348, %rd1349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1336, 23;
	shr.b64 	%rhs, %rd1336, 41;
	add.u64 	%rd1351, %lhs, %rhs;
	}
	xor.b64  	%rd1352, %rd1350, %rd1351;
	xor.b64  	%rd1353, %rd1312, %rd1288;
	and.b64  	%rd1354, %rd1336, %rd1353;
	xor.b64  	%rd1355, %rd1354, %rd1288;
	add.s64 	%rd1356, %rd1097, %rd1264;
	add.s64 	%rd1357, %rd1356, %rd1355;
	add.s64 	%rd1358, %rd1357, %rd1352;
	add.s64 	%rd1359, %rd1358, 8532644243296465576;
	add.s64 	%rd1360, %rd1359, %rd1275;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1347, 36;
	shr.b64 	%rhs, %rd1347, 28;
	add.u64 	%rd1361, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1347, 30;
	shr.b64 	%rhs, %rd1347, 34;
	add.u64 	%rd1362, %lhs, %rhs;
	}
	xor.b64  	%rd1363, %rd1361, %rd1362;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1347, 25;
	shr.b64 	%rhs, %rd1347, 39;
	add.u64 	%rd1364, %lhs, %rhs;
	}
	xor.b64  	%rd1365, %rd1363, %rd1364;
	and.b64  	%rd1366, %rd1347, %rd1323;
	xor.b64  	%rd1367, %rd1347, %rd1323;
	and.b64  	%rd1368, %rd1367, %rd1299;
	or.b64  	%rd1369, %rd1368, %rd1366;
	add.s64 	%rd1370, %rd1369, %rd1365;
	add.s64 	%rd1371, %rd1370, %rd1359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1360, 50;
	shr.b64 	%rhs, %rd1360, 14;
	add.u64 	%rd1372, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1360, 46;
	shr.b64 	%rhs, %rd1360, 18;
	add.u64 	%rd1373, %lhs, %rhs;
	}
	xor.b64  	%rd1374, %rd1372, %rd1373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1360, 23;
	shr.b64 	%rhs, %rd1360, 41;
	add.u64 	%rd1375, %lhs, %rhs;
	}
	xor.b64  	%rd1376, %rd1374, %rd1375;
	xor.b64  	%rd1377, %rd1336, %rd1312;
	and.b64  	%rd1378, %rd1360, %rd1377;
	xor.b64  	%rd1379, %rd1378, %rd1312;
	add.s64 	%rd1380, %rd1110, %rd1288;
	add.s64 	%rd1381, %rd1380, %rd1379;
	add.s64 	%rd1382, %rd1381, %rd1376;
	add.s64 	%rd1383, %rd1382, -9096487096722542874;
	add.s64 	%rd1384, %rd1383, %rd1299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1371, 36;
	shr.b64 	%rhs, %rd1371, 28;
	add.u64 	%rd1385, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1371, 30;
	shr.b64 	%rhs, %rd1371, 34;
	add.u64 	%rd1386, %lhs, %rhs;
	}
	xor.b64  	%rd1387, %rd1385, %rd1386;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1371, 25;
	shr.b64 	%rhs, %rd1371, 39;
	add.u64 	%rd1388, %lhs, %rhs;
	}
	xor.b64  	%rd1389, %rd1387, %rd1388;
	and.b64  	%rd1390, %rd1371, %rd1347;
	xor.b64  	%rd1391, %rd1371, %rd1347;
	and.b64  	%rd1392, %rd1391, %rd1323;
	or.b64  	%rd1393, %rd1392, %rd1390;
	add.s64 	%rd1394, %rd1393, %rd1389;
	add.s64 	%rd1395, %rd1394, %rd1383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1384, 50;
	shr.b64 	%rhs, %rd1384, 14;
	add.u64 	%rd1396, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1384, 46;
	shr.b64 	%rhs, %rd1384, 18;
	add.u64 	%rd1397, %lhs, %rhs;
	}
	xor.b64  	%rd1398, %rd1396, %rd1397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1384, 23;
	shr.b64 	%rhs, %rd1384, 41;
	add.u64 	%rd1399, %lhs, %rhs;
	}
	xor.b64  	%rd1400, %rd1398, %rd1399;
	xor.b64  	%rd1401, %rd1360, %rd1336;
	and.b64  	%rd1402, %rd1384, %rd1401;
	xor.b64  	%rd1403, %rd1402, %rd1336;
	add.s64 	%rd1404, %rd1123, %rd1312;
	add.s64 	%rd1405, %rd1404, %rd1403;
	add.s64 	%rd1406, %rd1405, %rd1400;
	add.s64 	%rd1407, %rd1406, -7894198246740708037;
	add.s64 	%rd1408, %rd1407, %rd1323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1395, 36;
	shr.b64 	%rhs, %rd1395, 28;
	add.u64 	%rd1409, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1395, 30;
	shr.b64 	%rhs, %rd1395, 34;
	add.u64 	%rd1410, %lhs, %rhs;
	}
	xor.b64  	%rd1411, %rd1409, %rd1410;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1395, 25;
	shr.b64 	%rhs, %rd1395, 39;
	add.u64 	%rd1412, %lhs, %rhs;
	}
	xor.b64  	%rd1413, %rd1411, %rd1412;
	and.b64  	%rd1414, %rd1395, %rd1371;
	xor.b64  	%rd1415, %rd1395, %rd1371;
	and.b64  	%rd1416, %rd1415, %rd1347;
	or.b64  	%rd1417, %rd1416, %rd1414;
	add.s64 	%rd1418, %rd1417, %rd1413;
	add.s64 	%rd1419, %rd1418, %rd1407;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1408, 50;
	shr.b64 	%rhs, %rd1408, 14;
	add.u64 	%rd1420, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1408, 46;
	shr.b64 	%rhs, %rd1408, 18;
	add.u64 	%rd1421, %lhs, %rhs;
	}
	xor.b64  	%rd1422, %rd1420, %rd1421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1408, 23;
	shr.b64 	%rhs, %rd1408, 41;
	add.u64 	%rd1423, %lhs, %rhs;
	}
	xor.b64  	%rd1424, %rd1422, %rd1423;
	xor.b64  	%rd1425, %rd1384, %rd1360;
	and.b64  	%rd1426, %rd1408, %rd1425;
	xor.b64  	%rd1427, %rd1426, %rd1360;
	add.s64 	%rd1428, %rd1136, %rd1336;
	add.s64 	%rd1429, %rd1428, %rd1427;
	add.s64 	%rd1430, %rd1429, %rd1424;
	add.s64 	%rd1431, %rd1430, -6719396339535248540;
	add.s64 	%rd1432, %rd1431, %rd1347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1419, 36;
	shr.b64 	%rhs, %rd1419, 28;
	add.u64 	%rd1433, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1419, 30;
	shr.b64 	%rhs, %rd1419, 34;
	add.u64 	%rd1434, %lhs, %rhs;
	}
	xor.b64  	%rd1435, %rd1433, %rd1434;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1419, 25;
	shr.b64 	%rhs, %rd1419, 39;
	add.u64 	%rd1436, %lhs, %rhs;
	}
	xor.b64  	%rd1437, %rd1435, %rd1436;
	and.b64  	%rd1438, %rd1419, %rd1395;
	xor.b64  	%rd1439, %rd1419, %rd1395;
	and.b64  	%rd1440, %rd1439, %rd1371;
	or.b64  	%rd1441, %rd1440, %rd1438;
	add.s64 	%rd1442, %rd1441, %rd1437;
	add.s64 	%rd1443, %rd1442, %rd1431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1432, 50;
	shr.b64 	%rhs, %rd1432, 14;
	add.u64 	%rd1444, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1432, 46;
	shr.b64 	%rhs, %rd1432, 18;
	add.u64 	%rd1445, %lhs, %rhs;
	}
	xor.b64  	%rd1446, %rd1444, %rd1445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1432, 23;
	shr.b64 	%rhs, %rd1432, 41;
	add.u64 	%rd1447, %lhs, %rhs;
	}
	xor.b64  	%rd1448, %rd1446, %rd1447;
	xor.b64  	%rd1449, %rd1408, %rd1384;
	and.b64  	%rd1450, %rd1432, %rd1449;
	xor.b64  	%rd1451, %rd1450, %rd1384;
	add.s64 	%rd1452, %rd1149, %rd1360;
	add.s64 	%rd1453, %rd1452, %rd1451;
	add.s64 	%rd1454, %rd1453, %rd1448;
	add.s64 	%rd1455, %rd1454, -6333637450476146687;
	add.s64 	%rd1456, %rd1455, %rd1371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1443, 36;
	shr.b64 	%rhs, %rd1443, 28;
	add.u64 	%rd1457, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1443, 30;
	shr.b64 	%rhs, %rd1443, 34;
	add.u64 	%rd1458, %lhs, %rhs;
	}
	xor.b64  	%rd1459, %rd1457, %rd1458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1443, 25;
	shr.b64 	%rhs, %rd1443, 39;
	add.u64 	%rd1460, %lhs, %rhs;
	}
	xor.b64  	%rd1461, %rd1459, %rd1460;
	and.b64  	%rd1462, %rd1443, %rd1419;
	xor.b64  	%rd1463, %rd1443, %rd1419;
	and.b64  	%rd1464, %rd1463, %rd1395;
	or.b64  	%rd1465, %rd1464, %rd1462;
	add.s64 	%rd1466, %rd1465, %rd1461;
	add.s64 	%rd1467, %rd1466, %rd1455;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1456, 50;
	shr.b64 	%rhs, %rd1456, 14;
	add.u64 	%rd1468, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1456, 46;
	shr.b64 	%rhs, %rd1456, 18;
	add.u64 	%rd1469, %lhs, %rhs;
	}
	xor.b64  	%rd1470, %rd1468, %rd1469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1456, 23;
	shr.b64 	%rhs, %rd1456, 41;
	add.u64 	%rd1471, %lhs, %rhs;
	}
	xor.b64  	%rd1472, %rd1470, %rd1471;
	xor.b64  	%rd1473, %rd1432, %rd1408;
	and.b64  	%rd1474, %rd1456, %rd1473;
	xor.b64  	%rd1475, %rd1474, %rd1408;
	add.s64 	%rd1476, %rd1162, %rd1384;
	add.s64 	%rd1477, %rd1476, %rd1475;
	add.s64 	%rd1478, %rd1477, %rd1472;
	add.s64 	%rd1479, %rd1478, -4446306890439682159;
	add.s64 	%rd1480, %rd1479, %rd1395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1467, 36;
	shr.b64 	%rhs, %rd1467, 28;
	add.u64 	%rd1481, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1467, 30;
	shr.b64 	%rhs, %rd1467, 34;
	add.u64 	%rd1482, %lhs, %rhs;
	}
	xor.b64  	%rd1483, %rd1481, %rd1482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1467, 25;
	shr.b64 	%rhs, %rd1467, 39;
	add.u64 	%rd1484, %lhs, %rhs;
	}
	xor.b64  	%rd1485, %rd1483, %rd1484;
	and.b64  	%rd1486, %rd1467, %rd1443;
	xor.b64  	%rd1487, %rd1467, %rd1443;
	and.b64  	%rd1488, %rd1487, %rd1419;
	or.b64  	%rd1489, %rd1488, %rd1486;
	add.s64 	%rd1490, %rd1489, %rd1485;
	add.s64 	%rd1491, %rd1490, %rd1479;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1480, 50;
	shr.b64 	%rhs, %rd1480, 14;
	add.u64 	%rd1492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1480, 46;
	shr.b64 	%rhs, %rd1480, 18;
	add.u64 	%rd1493, %lhs, %rhs;
	}
	xor.b64  	%rd1494, %rd1492, %rd1493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1480, 23;
	shr.b64 	%rhs, %rd1480, 41;
	add.u64 	%rd1495, %lhs, %rhs;
	}
	xor.b64  	%rd1496, %rd1494, %rd1495;
	xor.b64  	%rd1497, %rd1456, %rd1432;
	and.b64  	%rd1498, %rd1480, %rd1497;
	xor.b64  	%rd1499, %rd1498, %rd1432;
	add.s64 	%rd1500, %rd1175, %rd1408;
	add.s64 	%rd1501, %rd1500, %rd1499;
	add.s64 	%rd1502, %rd1501, %rd1496;
	add.s64 	%rd1503, %rd1502, -4076793802049405392;
	add.s64 	%rd1504, %rd1503, %rd1419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1491, 36;
	shr.b64 	%rhs, %rd1491, 28;
	add.u64 	%rd1505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1491, 30;
	shr.b64 	%rhs, %rd1491, 34;
	add.u64 	%rd1506, %lhs, %rhs;
	}
	xor.b64  	%rd1507, %rd1505, %rd1506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1491, 25;
	shr.b64 	%rhs, %rd1491, 39;
	add.u64 	%rd1508, %lhs, %rhs;
	}
	xor.b64  	%rd1509, %rd1507, %rd1508;
	and.b64  	%rd1510, %rd1491, %rd1467;
	xor.b64  	%rd1511, %rd1491, %rd1467;
	and.b64  	%rd1512, %rd1511, %rd1443;
	or.b64  	%rd1513, %rd1512, %rd1510;
	add.s64 	%rd1514, %rd1513, %rd1509;
	add.s64 	%rd1515, %rd1514, %rd1503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1504, 50;
	shr.b64 	%rhs, %rd1504, 14;
	add.u64 	%rd1516, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1504, 46;
	shr.b64 	%rhs, %rd1504, 18;
	add.u64 	%rd1517, %lhs, %rhs;
	}
	xor.b64  	%rd1518, %rd1516, %rd1517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1504, 23;
	shr.b64 	%rhs, %rd1504, 41;
	add.u64 	%rd1519, %lhs, %rhs;
	}
	xor.b64  	%rd1520, %rd1518, %rd1519;
	xor.b64  	%rd1521, %rd1480, %rd1456;
	and.b64  	%rd1522, %rd1504, %rd1521;
	xor.b64  	%rd1523, %rd1522, %rd1456;
	add.s64 	%rd1524, %rd1188, %rd1432;
	add.s64 	%rd1525, %rd1524, %rd1523;
	add.s64 	%rd1526, %rd1525, %rd1520;
	add.s64 	%rd1527, %rd1526, -3345356375505022440;
	add.s64 	%rd1528, %rd1527, %rd1443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1515, 36;
	shr.b64 	%rhs, %rd1515, 28;
	add.u64 	%rd1529, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1515, 30;
	shr.b64 	%rhs, %rd1515, 34;
	add.u64 	%rd1530, %lhs, %rhs;
	}
	xor.b64  	%rd1531, %rd1529, %rd1530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1515, 25;
	shr.b64 	%rhs, %rd1515, 39;
	add.u64 	%rd1532, %lhs, %rhs;
	}
	xor.b64  	%rd1533, %rd1531, %rd1532;
	and.b64  	%rd1534, %rd1515, %rd1491;
	xor.b64  	%rd1535, %rd1515, %rd1491;
	and.b64  	%rd1536, %rd1535, %rd1467;
	or.b64  	%rd1537, %rd1536, %rd1534;
	add.s64 	%rd1538, %rd1537, %rd1533;
	add.s64 	%rd1539, %rd1538, %rd1527;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1528, 50;
	shr.b64 	%rhs, %rd1528, 14;
	add.u64 	%rd1540, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1528, 46;
	shr.b64 	%rhs, %rd1528, 18;
	add.u64 	%rd1541, %lhs, %rhs;
	}
	xor.b64  	%rd1542, %rd1540, %rd1541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1528, 23;
	shr.b64 	%rhs, %rd1528, 41;
	add.u64 	%rd1543, %lhs, %rhs;
	}
	xor.b64  	%rd1544, %rd1542, %rd1543;
	xor.b64  	%rd1545, %rd1504, %rd1480;
	and.b64  	%rd1546, %rd1528, %rd1545;
	xor.b64  	%rd1547, %rd1546, %rd1480;
	add.s64 	%rd1548, %rd1201, %rd1456;
	add.s64 	%rd1549, %rd1548, %rd1547;
	add.s64 	%rd1550, %rd1549, %rd1544;
	add.s64 	%rd1551, %rd1550, -2983346525034927856;
	add.s64 	%rd1552, %rd1551, %rd1467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1539, 36;
	shr.b64 	%rhs, %rd1539, 28;
	add.u64 	%rd1553, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1539, 30;
	shr.b64 	%rhs, %rd1539, 34;
	add.u64 	%rd1554, %lhs, %rhs;
	}
	xor.b64  	%rd1555, %rd1553, %rd1554;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1539, 25;
	shr.b64 	%rhs, %rd1539, 39;
	add.u64 	%rd1556, %lhs, %rhs;
	}
	xor.b64  	%rd1557, %rd1555, %rd1556;
	and.b64  	%rd1558, %rd1539, %rd1515;
	xor.b64  	%rd1559, %rd1539, %rd1515;
	and.b64  	%rd1560, %rd1559, %rd1491;
	or.b64  	%rd1561, %rd1560, %rd1558;
	add.s64 	%rd1562, %rd1561, %rd1557;
	add.s64 	%rd1563, %rd1562, %rd1551;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1552, 50;
	shr.b64 	%rhs, %rd1552, 14;
	add.u64 	%rd1564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1552, 46;
	shr.b64 	%rhs, %rd1552, 18;
	add.u64 	%rd1565, %lhs, %rhs;
	}
	xor.b64  	%rd1566, %rd1564, %rd1565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1552, 23;
	shr.b64 	%rhs, %rd1552, 41;
	add.u64 	%rd1567, %lhs, %rhs;
	}
	xor.b64  	%rd1568, %rd1566, %rd1567;
	xor.b64  	%rd1569, %rd1528, %rd1504;
	and.b64  	%rd1570, %rd1552, %rd1569;
	xor.b64  	%rd1571, %rd1570, %rd1504;
	add.s64 	%rd1572, %rd1214, %rd1480;
	add.s64 	%rd1573, %rd1572, %rd1571;
	add.s64 	%rd1574, %rd1573, %rd1568;
	add.s64 	%rd1575, %rd1574, -860691631967231958;
	add.s64 	%rd1576, %rd1575, %rd1491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1563, 36;
	shr.b64 	%rhs, %rd1563, 28;
	add.u64 	%rd1577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1563, 30;
	shr.b64 	%rhs, %rd1563, 34;
	add.u64 	%rd1578, %lhs, %rhs;
	}
	xor.b64  	%rd1579, %rd1577, %rd1578;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1563, 25;
	shr.b64 	%rhs, %rd1563, 39;
	add.u64 	%rd1580, %lhs, %rhs;
	}
	xor.b64  	%rd1581, %rd1579, %rd1580;
	and.b64  	%rd1582, %rd1563, %rd1539;
	xor.b64  	%rd1583, %rd1563, %rd1539;
	and.b64  	%rd1584, %rd1583, %rd1515;
	or.b64  	%rd1585, %rd1584, %rd1582;
	add.s64 	%rd1586, %rd1585, %rd1581;
	add.s64 	%rd1587, %rd1586, %rd1575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1576, 50;
	shr.b64 	%rhs, %rd1576, 14;
	add.u64 	%rd1588, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1576, 46;
	shr.b64 	%rhs, %rd1576, 18;
	add.u64 	%rd1589, %lhs, %rhs;
	}
	xor.b64  	%rd1590, %rd1588, %rd1589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1576, 23;
	shr.b64 	%rhs, %rd1576, 41;
	add.u64 	%rd1591, %lhs, %rhs;
	}
	xor.b64  	%rd1592, %rd1590, %rd1591;
	xor.b64  	%rd1593, %rd1552, %rd1528;
	and.b64  	%rd1594, %rd1576, %rd1593;
	xor.b64  	%rd1595, %rd1594, %rd1528;
	add.s64 	%rd1596, %rd1227, %rd1504;
	add.s64 	%rd1597, %rd1596, %rd1595;
	add.s64 	%rd1598, %rd1597, %rd1592;
	add.s64 	%rd1599, %rd1598, 1182934255886127544;
	add.s64 	%rd1600, %rd1599, %rd1515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1587, 36;
	shr.b64 	%rhs, %rd1587, 28;
	add.u64 	%rd1601, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1587, 30;
	shr.b64 	%rhs, %rd1587, 34;
	add.u64 	%rd1602, %lhs, %rhs;
	}
	xor.b64  	%rd1603, %rd1601, %rd1602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1587, 25;
	shr.b64 	%rhs, %rd1587, 39;
	add.u64 	%rd1604, %lhs, %rhs;
	}
	xor.b64  	%rd1605, %rd1603, %rd1604;
	and.b64  	%rd1606, %rd1587, %rd1563;
	xor.b64  	%rd1607, %rd1587, %rd1563;
	and.b64  	%rd1608, %rd1607, %rd1539;
	or.b64  	%rd1609, %rd1608, %rd1606;
	add.s64 	%rd1610, %rd1609, %rd1605;
	add.s64 	%rd1611, %rd1610, %rd1599;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1214, 45;
	shr.b64 	%rhs, %rd1214, 19;
	add.u64 	%rd1612, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1214, 3;
	shr.b64 	%rhs, %rd1214, 61;
	add.u64 	%rd1613, %lhs, %rhs;
	}
	xor.b64  	%rd1614, %rd1612, %rd1613;
	shr.u64 	%rd1615, %rd1214, 6;
	xor.b64  	%rd1616, %rd1614, %rd1615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1045, 63;
	shr.b64 	%rhs, %rd1045, 1;
	add.u64 	%rd1617, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1045, 56;
	shr.b64 	%rhs, %rd1045, 8;
	add.u64 	%rd1618, %lhs, %rhs;
	}
	xor.b64  	%rd1619, %rd1617, %rd1618;
	shr.u64 	%rd1620, %rd1045, 7;
	xor.b64  	%rd1621, %rd1619, %rd1620;
	add.s64 	%rd1622, %rd1621, %rd1032;
	add.s64 	%rd1623, %rd1622, %rd1149;
	add.s64 	%rd1624, %rd1623, %rd1616;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1227, 45;
	shr.b64 	%rhs, %rd1227, 19;
	add.u64 	%rd1625, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1227, 3;
	shr.b64 	%rhs, %rd1227, 61;
	add.u64 	%rd1626, %lhs, %rhs;
	}
	xor.b64  	%rd1627, %rd1625, %rd1626;
	shr.u64 	%rd1628, %rd1227, 6;
	xor.b64  	%rd1629, %rd1627, %rd1628;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1058, 63;
	shr.b64 	%rhs, %rd1058, 1;
	add.u64 	%rd1630, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1058, 56;
	shr.b64 	%rhs, %rd1058, 8;
	add.u64 	%rd1631, %lhs, %rhs;
	}
	xor.b64  	%rd1632, %rd1630, %rd1631;
	shr.u64 	%rd1633, %rd1058, 7;
	xor.b64  	%rd1634, %rd1632, %rd1633;
	add.s64 	%rd1635, %rd1634, %rd1045;
	add.s64 	%rd1636, %rd1635, %rd1162;
	add.s64 	%rd1637, %rd1636, %rd1629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1624, 45;
	shr.b64 	%rhs, %rd1624, 19;
	add.u64 	%rd1638, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1624, 3;
	shr.b64 	%rhs, %rd1624, 61;
	add.u64 	%rd1639, %lhs, %rhs;
	}
	xor.b64  	%rd1640, %rd1638, %rd1639;
	shr.u64 	%rd1641, %rd1624, 6;
	xor.b64  	%rd1642, %rd1640, %rd1641;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1071, 63;
	shr.b64 	%rhs, %rd1071, 1;
	add.u64 	%rd1643, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1071, 56;
	shr.b64 	%rhs, %rd1071, 8;
	add.u64 	%rd1644, %lhs, %rhs;
	}
	xor.b64  	%rd1645, %rd1643, %rd1644;
	shr.u64 	%rd1646, %rd1071, 7;
	xor.b64  	%rd1647, %rd1645, %rd1646;
	add.s64 	%rd1648, %rd1647, %rd1058;
	add.s64 	%rd1649, %rd1648, %rd1175;
	add.s64 	%rd1650, %rd1649, %rd1642;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1637, 45;
	shr.b64 	%rhs, %rd1637, 19;
	add.u64 	%rd1651, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1637, 3;
	shr.b64 	%rhs, %rd1637, 61;
	add.u64 	%rd1652, %lhs, %rhs;
	}
	xor.b64  	%rd1653, %rd1651, %rd1652;
	shr.u64 	%rd1654, %rd1637, 6;
	xor.b64  	%rd1655, %rd1653, %rd1654;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1084, 63;
	shr.b64 	%rhs, %rd1084, 1;
	add.u64 	%rd1656, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1084, 56;
	shr.b64 	%rhs, %rd1084, 8;
	add.u64 	%rd1657, %lhs, %rhs;
	}
	xor.b64  	%rd1658, %rd1656, %rd1657;
	shr.u64 	%rd1659, %rd1084, 7;
	xor.b64  	%rd1660, %rd1658, %rd1659;
	add.s64 	%rd1661, %rd1660, %rd1071;
	add.s64 	%rd1662, %rd1661, %rd1188;
	add.s64 	%rd1663, %rd1662, %rd1655;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1650, 45;
	shr.b64 	%rhs, %rd1650, 19;
	add.u64 	%rd1664, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1650, 3;
	shr.b64 	%rhs, %rd1650, 61;
	add.u64 	%rd1665, %lhs, %rhs;
	}
	xor.b64  	%rd1666, %rd1664, %rd1665;
	shr.u64 	%rd1667, %rd1650, 6;
	xor.b64  	%rd1668, %rd1666, %rd1667;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1097, 63;
	shr.b64 	%rhs, %rd1097, 1;
	add.u64 	%rd1669, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1097, 56;
	shr.b64 	%rhs, %rd1097, 8;
	add.u64 	%rd1670, %lhs, %rhs;
	}
	xor.b64  	%rd1671, %rd1669, %rd1670;
	shr.u64 	%rd1672, %rd1097, 7;
	xor.b64  	%rd1673, %rd1671, %rd1672;
	add.s64 	%rd1674, %rd1673, %rd1084;
	add.s64 	%rd1675, %rd1674, %rd1201;
	add.s64 	%rd1676, %rd1675, %rd1668;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1663, 45;
	shr.b64 	%rhs, %rd1663, 19;
	add.u64 	%rd1677, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1663, 3;
	shr.b64 	%rhs, %rd1663, 61;
	add.u64 	%rd1678, %lhs, %rhs;
	}
	xor.b64  	%rd1679, %rd1677, %rd1678;
	shr.u64 	%rd1680, %rd1663, 6;
	xor.b64  	%rd1681, %rd1679, %rd1680;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1110, 63;
	shr.b64 	%rhs, %rd1110, 1;
	add.u64 	%rd1682, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1110, 56;
	shr.b64 	%rhs, %rd1110, 8;
	add.u64 	%rd1683, %lhs, %rhs;
	}
	xor.b64  	%rd1684, %rd1682, %rd1683;
	shr.u64 	%rd1685, %rd1110, 7;
	xor.b64  	%rd1686, %rd1684, %rd1685;
	add.s64 	%rd1687, %rd1686, %rd1097;
	add.s64 	%rd1688, %rd1687, %rd1214;
	add.s64 	%rd1689, %rd1688, %rd1681;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1676, 45;
	shr.b64 	%rhs, %rd1676, 19;
	add.u64 	%rd1690, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1676, 3;
	shr.b64 	%rhs, %rd1676, 61;
	add.u64 	%rd1691, %lhs, %rhs;
	}
	xor.b64  	%rd1692, %rd1690, %rd1691;
	shr.u64 	%rd1693, %rd1676, 6;
	xor.b64  	%rd1694, %rd1692, %rd1693;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1123, 63;
	shr.b64 	%rhs, %rd1123, 1;
	add.u64 	%rd1695, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1123, 56;
	shr.b64 	%rhs, %rd1123, 8;
	add.u64 	%rd1696, %lhs, %rhs;
	}
	xor.b64  	%rd1697, %rd1695, %rd1696;
	shr.u64 	%rd1698, %rd1123, 7;
	xor.b64  	%rd1699, %rd1697, %rd1698;
	add.s64 	%rd1700, %rd1699, %rd1110;
	add.s64 	%rd1701, %rd1700, %rd1227;
	add.s64 	%rd1702, %rd1701, %rd1694;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1689, 45;
	shr.b64 	%rhs, %rd1689, 19;
	add.u64 	%rd1703, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1689, 3;
	shr.b64 	%rhs, %rd1689, 61;
	add.u64 	%rd1704, %lhs, %rhs;
	}
	xor.b64  	%rd1705, %rd1703, %rd1704;
	shr.u64 	%rd1706, %rd1689, 6;
	xor.b64  	%rd1707, %rd1705, %rd1706;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1136, 63;
	shr.b64 	%rhs, %rd1136, 1;
	add.u64 	%rd1708, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1136, 56;
	shr.b64 	%rhs, %rd1136, 8;
	add.u64 	%rd1709, %lhs, %rhs;
	}
	xor.b64  	%rd1710, %rd1708, %rd1709;
	shr.u64 	%rd1711, %rd1136, 7;
	xor.b64  	%rd1712, %rd1710, %rd1711;
	add.s64 	%rd1713, %rd1712, %rd1123;
	add.s64 	%rd1714, %rd1713, %rd1624;
	add.s64 	%rd1715, %rd1714, %rd1707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1702, 45;
	shr.b64 	%rhs, %rd1702, 19;
	add.u64 	%rd1716, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1702, 3;
	shr.b64 	%rhs, %rd1702, 61;
	add.u64 	%rd1717, %lhs, %rhs;
	}
	xor.b64  	%rd1718, %rd1716, %rd1717;
	shr.u64 	%rd1719, %rd1702, 6;
	xor.b64  	%rd1720, %rd1718, %rd1719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1149, 63;
	shr.b64 	%rhs, %rd1149, 1;
	add.u64 	%rd1721, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1149, 56;
	shr.b64 	%rhs, %rd1149, 8;
	add.u64 	%rd1722, %lhs, %rhs;
	}
	xor.b64  	%rd1723, %rd1721, %rd1722;
	shr.u64 	%rd1724, %rd1149, 7;
	xor.b64  	%rd1725, %rd1723, %rd1724;
	add.s64 	%rd1726, %rd1725, %rd1136;
	add.s64 	%rd1727, %rd1726, %rd1637;
	add.s64 	%rd1728, %rd1727, %rd1720;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1715, 45;
	shr.b64 	%rhs, %rd1715, 19;
	add.u64 	%rd1729, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1715, 3;
	shr.b64 	%rhs, %rd1715, 61;
	add.u64 	%rd1730, %lhs, %rhs;
	}
	xor.b64  	%rd1731, %rd1729, %rd1730;
	shr.u64 	%rd1732, %rd1715, 6;
	xor.b64  	%rd1733, %rd1731, %rd1732;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1162, 63;
	shr.b64 	%rhs, %rd1162, 1;
	add.u64 	%rd1734, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1162, 56;
	shr.b64 	%rhs, %rd1162, 8;
	add.u64 	%rd1735, %lhs, %rhs;
	}
	xor.b64  	%rd1736, %rd1734, %rd1735;
	shr.u64 	%rd1737, %rd1162, 7;
	xor.b64  	%rd1738, %rd1736, %rd1737;
	add.s64 	%rd1739, %rd1738, %rd1149;
	add.s64 	%rd1740, %rd1739, %rd1650;
	add.s64 	%rd1741, %rd1740, %rd1733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1728, 45;
	shr.b64 	%rhs, %rd1728, 19;
	add.u64 	%rd1742, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1728, 3;
	shr.b64 	%rhs, %rd1728, 61;
	add.u64 	%rd1743, %lhs, %rhs;
	}
	xor.b64  	%rd1744, %rd1742, %rd1743;
	shr.u64 	%rd1745, %rd1728, 6;
	xor.b64  	%rd1746, %rd1744, %rd1745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1175, 63;
	shr.b64 	%rhs, %rd1175, 1;
	add.u64 	%rd1747, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1175, 56;
	shr.b64 	%rhs, %rd1175, 8;
	add.u64 	%rd1748, %lhs, %rhs;
	}
	xor.b64  	%rd1749, %rd1747, %rd1748;
	shr.u64 	%rd1750, %rd1175, 7;
	xor.b64  	%rd1751, %rd1749, %rd1750;
	add.s64 	%rd1752, %rd1751, %rd1162;
	add.s64 	%rd1753, %rd1752, %rd1663;
	add.s64 	%rd1754, %rd1753, %rd1746;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1741, 45;
	shr.b64 	%rhs, %rd1741, 19;
	add.u64 	%rd1755, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1741, 3;
	shr.b64 	%rhs, %rd1741, 61;
	add.u64 	%rd1756, %lhs, %rhs;
	}
	xor.b64  	%rd1757, %rd1755, %rd1756;
	shr.u64 	%rd1758, %rd1741, 6;
	xor.b64  	%rd1759, %rd1757, %rd1758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1188, 63;
	shr.b64 	%rhs, %rd1188, 1;
	add.u64 	%rd1760, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1188, 56;
	shr.b64 	%rhs, %rd1188, 8;
	add.u64 	%rd1761, %lhs, %rhs;
	}
	xor.b64  	%rd1762, %rd1760, %rd1761;
	shr.u64 	%rd1763, %rd1188, 7;
	xor.b64  	%rd1764, %rd1762, %rd1763;
	add.s64 	%rd1765, %rd1764, %rd1175;
	add.s64 	%rd1766, %rd1765, %rd1676;
	add.s64 	%rd1767, %rd1766, %rd1759;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1754, 45;
	shr.b64 	%rhs, %rd1754, 19;
	add.u64 	%rd1768, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1754, 3;
	shr.b64 	%rhs, %rd1754, 61;
	add.u64 	%rd1769, %lhs, %rhs;
	}
	xor.b64  	%rd1770, %rd1768, %rd1769;
	shr.u64 	%rd1771, %rd1754, 6;
	xor.b64  	%rd1772, %rd1770, %rd1771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1201, 63;
	shr.b64 	%rhs, %rd1201, 1;
	add.u64 	%rd1773, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1201, 56;
	shr.b64 	%rhs, %rd1201, 8;
	add.u64 	%rd1774, %lhs, %rhs;
	}
	xor.b64  	%rd1775, %rd1773, %rd1774;
	shr.u64 	%rd1776, %rd1201, 7;
	xor.b64  	%rd1777, %rd1775, %rd1776;
	add.s64 	%rd1778, %rd1777, %rd1188;
	add.s64 	%rd1779, %rd1778, %rd1689;
	add.s64 	%rd1780, %rd1779, %rd1772;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1767, 45;
	shr.b64 	%rhs, %rd1767, 19;
	add.u64 	%rd1781, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1767, 3;
	shr.b64 	%rhs, %rd1767, 61;
	add.u64 	%rd1782, %lhs, %rhs;
	}
	xor.b64  	%rd1783, %rd1781, %rd1782;
	shr.u64 	%rd1784, %rd1767, 6;
	xor.b64  	%rd1785, %rd1783, %rd1784;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1214, 63;
	shr.b64 	%rhs, %rd1214, 1;
	add.u64 	%rd1786, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1214, 56;
	shr.b64 	%rhs, %rd1214, 8;
	add.u64 	%rd1787, %lhs, %rhs;
	}
	xor.b64  	%rd1788, %rd1786, %rd1787;
	shr.u64 	%rd1789, %rd1214, 7;
	xor.b64  	%rd1790, %rd1788, %rd1789;
	add.s64 	%rd1791, %rd1790, %rd1201;
	add.s64 	%rd1792, %rd1791, %rd1702;
	add.s64 	%rd1793, %rd1792, %rd1785;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1780, 45;
	shr.b64 	%rhs, %rd1780, 19;
	add.u64 	%rd1794, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1780, 3;
	shr.b64 	%rhs, %rd1780, 61;
	add.u64 	%rd1795, %lhs, %rhs;
	}
	xor.b64  	%rd1796, %rd1794, %rd1795;
	shr.u64 	%rd1797, %rd1780, 6;
	xor.b64  	%rd1798, %rd1796, %rd1797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1227, 63;
	shr.b64 	%rhs, %rd1227, 1;
	add.u64 	%rd1799, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1227, 56;
	shr.b64 	%rhs, %rd1227, 8;
	add.u64 	%rd1800, %lhs, %rhs;
	}
	xor.b64  	%rd1801, %rd1799, %rd1800;
	shr.u64 	%rd1802, %rd1227, 7;
	xor.b64  	%rd1803, %rd1801, %rd1802;
	add.s64 	%rd1804, %rd1803, %rd1214;
	add.s64 	%rd1805, %rd1804, %rd1715;
	add.s64 	%rd1806, %rd1805, %rd1798;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1793, 45;
	shr.b64 	%rhs, %rd1793, 19;
	add.u64 	%rd1807, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1793, 3;
	shr.b64 	%rhs, %rd1793, 61;
	add.u64 	%rd1808, %lhs, %rhs;
	}
	xor.b64  	%rd1809, %rd1807, %rd1808;
	shr.u64 	%rd1810, %rd1793, 6;
	xor.b64  	%rd1811, %rd1809, %rd1810;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1624, 63;
	shr.b64 	%rhs, %rd1624, 1;
	add.u64 	%rd1812, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1624, 56;
	shr.b64 	%rhs, %rd1624, 8;
	add.u64 	%rd1813, %lhs, %rhs;
	}
	xor.b64  	%rd1814, %rd1812, %rd1813;
	shr.u64 	%rd1815, %rd1624, 7;
	xor.b64  	%rd1816, %rd1814, %rd1815;
	add.s64 	%rd1817, %rd1816, %rd1227;
	add.s64 	%rd1818, %rd1817, %rd1728;
	add.s64 	%rd1819, %rd1818, %rd1811;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1600, 50;
	shr.b64 	%rhs, %rd1600, 14;
	add.u64 	%rd1820, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1600, 46;
	shr.b64 	%rhs, %rd1600, 18;
	add.u64 	%rd1821, %lhs, %rhs;
	}
	xor.b64  	%rd1822, %rd1820, %rd1821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1600, 23;
	shr.b64 	%rhs, %rd1600, 41;
	add.u64 	%rd1823, %lhs, %rhs;
	}
	xor.b64  	%rd1824, %rd1822, %rd1823;
	xor.b64  	%rd1825, %rd1576, %rd1552;
	and.b64  	%rd1826, %rd1600, %rd1825;
	xor.b64  	%rd1827, %rd1826, %rd1552;
	add.s64 	%rd1828, %rd1827, %rd1528;
	add.s64 	%rd1829, %rd1828, %rd1824;
	add.s64 	%rd1830, %rd1829, %rd1624;
	add.s64 	%rd1831, %rd1830, 1847814050463011016;
	add.s64 	%rd1832, %rd1831, %rd1539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1611, 36;
	shr.b64 	%rhs, %rd1611, 28;
	add.u64 	%rd1833, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1611, 30;
	shr.b64 	%rhs, %rd1611, 34;
	add.u64 	%rd1834, %lhs, %rhs;
	}
	xor.b64  	%rd1835, %rd1833, %rd1834;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1611, 25;
	shr.b64 	%rhs, %rd1611, 39;
	add.u64 	%rd1836, %lhs, %rhs;
	}
	xor.b64  	%rd1837, %rd1835, %rd1836;
	and.b64  	%rd1838, %rd1611, %rd1587;
	xor.b64  	%rd1839, %rd1611, %rd1587;
	and.b64  	%rd1840, %rd1839, %rd1563;
	or.b64  	%rd1841, %rd1840, %rd1838;
	add.s64 	%rd1842, %rd1841, %rd1837;
	add.s64 	%rd1843, %rd1842, %rd1831;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1832, 50;
	shr.b64 	%rhs, %rd1832, 14;
	add.u64 	%rd1844, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1832, 46;
	shr.b64 	%rhs, %rd1832, 18;
	add.u64 	%rd1845, %lhs, %rhs;
	}
	xor.b64  	%rd1846, %rd1844, %rd1845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1832, 23;
	shr.b64 	%rhs, %rd1832, 41;
	add.u64 	%rd1847, %lhs, %rhs;
	}
	xor.b64  	%rd1848, %rd1846, %rd1847;
	xor.b64  	%rd1849, %rd1600, %rd1576;
	and.b64  	%rd1850, %rd1832, %rd1849;
	xor.b64  	%rd1851, %rd1850, %rd1576;
	add.s64 	%rd1852, %rd1637, %rd1552;
	add.s64 	%rd1853, %rd1852, %rd1851;
	add.s64 	%rd1854, %rd1853, %rd1848;
	add.s64 	%rd1855, %rd1854, 2177327727835720531;
	add.s64 	%rd1856, %rd1855, %rd1563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1843, 36;
	shr.b64 	%rhs, %rd1843, 28;
	add.u64 	%rd1857, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1843, 30;
	shr.b64 	%rhs, %rd1843, 34;
	add.u64 	%rd1858, %lhs, %rhs;
	}
	xor.b64  	%rd1859, %rd1857, %rd1858;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1843, 25;
	shr.b64 	%rhs, %rd1843, 39;
	add.u64 	%rd1860, %lhs, %rhs;
	}
	xor.b64  	%rd1861, %rd1859, %rd1860;
	and.b64  	%rd1862, %rd1843, %rd1611;
	xor.b64  	%rd1863, %rd1843, %rd1611;
	and.b64  	%rd1864, %rd1863, %rd1587;
	or.b64  	%rd1865, %rd1864, %rd1862;
	add.s64 	%rd1866, %rd1865, %rd1861;
	add.s64 	%rd1867, %rd1866, %rd1855;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1856, 50;
	shr.b64 	%rhs, %rd1856, 14;
	add.u64 	%rd1868, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1856, 46;
	shr.b64 	%rhs, %rd1856, 18;
	add.u64 	%rd1869, %lhs, %rhs;
	}
	xor.b64  	%rd1870, %rd1868, %rd1869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1856, 23;
	shr.b64 	%rhs, %rd1856, 41;
	add.u64 	%rd1871, %lhs, %rhs;
	}
	xor.b64  	%rd1872, %rd1870, %rd1871;
	xor.b64  	%rd1873, %rd1832, %rd1600;
	and.b64  	%rd1874, %rd1856, %rd1873;
	xor.b64  	%rd1875, %rd1874, %rd1600;
	add.s64 	%rd1876, %rd1650, %rd1576;
	add.s64 	%rd1877, %rd1876, %rd1875;
	add.s64 	%rd1878, %rd1877, %rd1872;
	add.s64 	%rd1879, %rd1878, 2830643537854262169;
	add.s64 	%rd1880, %rd1879, %rd1587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1867, 36;
	shr.b64 	%rhs, %rd1867, 28;
	add.u64 	%rd1881, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1867, 30;
	shr.b64 	%rhs, %rd1867, 34;
	add.u64 	%rd1882, %lhs, %rhs;
	}
	xor.b64  	%rd1883, %rd1881, %rd1882;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1867, 25;
	shr.b64 	%rhs, %rd1867, 39;
	add.u64 	%rd1884, %lhs, %rhs;
	}
	xor.b64  	%rd1885, %rd1883, %rd1884;
	and.b64  	%rd1886, %rd1867, %rd1843;
	xor.b64  	%rd1887, %rd1867, %rd1843;
	and.b64  	%rd1888, %rd1887, %rd1611;
	or.b64  	%rd1889, %rd1888, %rd1886;
	add.s64 	%rd1890, %rd1889, %rd1885;
	add.s64 	%rd1891, %rd1890, %rd1879;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1880, 50;
	shr.b64 	%rhs, %rd1880, 14;
	add.u64 	%rd1892, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1880, 46;
	shr.b64 	%rhs, %rd1880, 18;
	add.u64 	%rd1893, %lhs, %rhs;
	}
	xor.b64  	%rd1894, %rd1892, %rd1893;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1880, 23;
	shr.b64 	%rhs, %rd1880, 41;
	add.u64 	%rd1895, %lhs, %rhs;
	}
	xor.b64  	%rd1896, %rd1894, %rd1895;
	xor.b64  	%rd1897, %rd1856, %rd1832;
	and.b64  	%rd1898, %rd1880, %rd1897;
	xor.b64  	%rd1899, %rd1898, %rd1832;
	add.s64 	%rd1900, %rd1663, %rd1600;
	add.s64 	%rd1901, %rd1900, %rd1899;
	add.s64 	%rd1902, %rd1901, %rd1896;
	add.s64 	%rd1903, %rd1902, 3796741975233480872;
	add.s64 	%rd1904, %rd1903, %rd1611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1891, 36;
	shr.b64 	%rhs, %rd1891, 28;
	add.u64 	%rd1905, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1891, 30;
	shr.b64 	%rhs, %rd1891, 34;
	add.u64 	%rd1906, %lhs, %rhs;
	}
	xor.b64  	%rd1907, %rd1905, %rd1906;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1891, 25;
	shr.b64 	%rhs, %rd1891, 39;
	add.u64 	%rd1908, %lhs, %rhs;
	}
	xor.b64  	%rd1909, %rd1907, %rd1908;
	and.b64  	%rd1910, %rd1891, %rd1867;
	xor.b64  	%rd1911, %rd1891, %rd1867;
	and.b64  	%rd1912, %rd1911, %rd1843;
	or.b64  	%rd1913, %rd1912, %rd1910;
	add.s64 	%rd1914, %rd1913, %rd1909;
	add.s64 	%rd1915, %rd1914, %rd1903;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1904, 50;
	shr.b64 	%rhs, %rd1904, 14;
	add.u64 	%rd1916, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1904, 46;
	shr.b64 	%rhs, %rd1904, 18;
	add.u64 	%rd1917, %lhs, %rhs;
	}
	xor.b64  	%rd1918, %rd1916, %rd1917;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1904, 23;
	shr.b64 	%rhs, %rd1904, 41;
	add.u64 	%rd1919, %lhs, %rhs;
	}
	xor.b64  	%rd1920, %rd1918, %rd1919;
	xor.b64  	%rd1921, %rd1880, %rd1856;
	and.b64  	%rd1922, %rd1904, %rd1921;
	xor.b64  	%rd1923, %rd1922, %rd1856;
	add.s64 	%rd1924, %rd1676, %rd1832;
	add.s64 	%rd1925, %rd1924, %rd1923;
	add.s64 	%rd1926, %rd1925, %rd1920;
	add.s64 	%rd1927, %rd1926, 4115178125766777443;
	add.s64 	%rd1928, %rd1927, %rd1843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1915, 36;
	shr.b64 	%rhs, %rd1915, 28;
	add.u64 	%rd1929, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1915, 30;
	shr.b64 	%rhs, %rd1915, 34;
	add.u64 	%rd1930, %lhs, %rhs;
	}
	xor.b64  	%rd1931, %rd1929, %rd1930;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1915, 25;
	shr.b64 	%rhs, %rd1915, 39;
	add.u64 	%rd1932, %lhs, %rhs;
	}
	xor.b64  	%rd1933, %rd1931, %rd1932;
	and.b64  	%rd1934, %rd1915, %rd1891;
	xor.b64  	%rd1935, %rd1915, %rd1891;
	and.b64  	%rd1936, %rd1935, %rd1867;
	or.b64  	%rd1937, %rd1936, %rd1934;
	add.s64 	%rd1938, %rd1937, %rd1933;
	add.s64 	%rd1939, %rd1938, %rd1927;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1928, 50;
	shr.b64 	%rhs, %rd1928, 14;
	add.u64 	%rd1940, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1928, 46;
	shr.b64 	%rhs, %rd1928, 18;
	add.u64 	%rd1941, %lhs, %rhs;
	}
	xor.b64  	%rd1942, %rd1940, %rd1941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1928, 23;
	shr.b64 	%rhs, %rd1928, 41;
	add.u64 	%rd1943, %lhs, %rhs;
	}
	xor.b64  	%rd1944, %rd1942, %rd1943;
	xor.b64  	%rd1945, %rd1904, %rd1880;
	and.b64  	%rd1946, %rd1928, %rd1945;
	xor.b64  	%rd1947, %rd1946, %rd1880;
	add.s64 	%rd1948, %rd1689, %rd1856;
	add.s64 	%rd1949, %rd1948, %rd1947;
	add.s64 	%rd1950, %rd1949, %rd1944;
	add.s64 	%rd1951, %rd1950, 5681478168544905931;
	add.s64 	%rd1952, %rd1951, %rd1867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1939, 36;
	shr.b64 	%rhs, %rd1939, 28;
	add.u64 	%rd1953, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1939, 30;
	shr.b64 	%rhs, %rd1939, 34;
	add.u64 	%rd1954, %lhs, %rhs;
	}
	xor.b64  	%rd1955, %rd1953, %rd1954;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1939, 25;
	shr.b64 	%rhs, %rd1939, 39;
	add.u64 	%rd1956, %lhs, %rhs;
	}
	xor.b64  	%rd1957, %rd1955, %rd1956;
	and.b64  	%rd1958, %rd1939, %rd1915;
	xor.b64  	%rd1959, %rd1939, %rd1915;
	and.b64  	%rd1960, %rd1959, %rd1891;
	or.b64  	%rd1961, %rd1960, %rd1958;
	add.s64 	%rd1962, %rd1961, %rd1957;
	add.s64 	%rd1963, %rd1962, %rd1951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1952, 50;
	shr.b64 	%rhs, %rd1952, 14;
	add.u64 	%rd1964, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1952, 46;
	shr.b64 	%rhs, %rd1952, 18;
	add.u64 	%rd1965, %lhs, %rhs;
	}
	xor.b64  	%rd1966, %rd1964, %rd1965;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1952, 23;
	shr.b64 	%rhs, %rd1952, 41;
	add.u64 	%rd1967, %lhs, %rhs;
	}
	xor.b64  	%rd1968, %rd1966, %rd1967;
	xor.b64  	%rd1969, %rd1928, %rd1904;
	and.b64  	%rd1970, %rd1952, %rd1969;
	xor.b64  	%rd1971, %rd1970, %rd1904;
	add.s64 	%rd1972, %rd1702, %rd1880;
	add.s64 	%rd1973, %rd1972, %rd1971;
	add.s64 	%rd1974, %rd1973, %rd1968;
	add.s64 	%rd1975, %rd1974, 6601373596472566643;
	add.s64 	%rd1976, %rd1975, %rd1891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1963, 36;
	shr.b64 	%rhs, %rd1963, 28;
	add.u64 	%rd1977, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1963, 30;
	shr.b64 	%rhs, %rd1963, 34;
	add.u64 	%rd1978, %lhs, %rhs;
	}
	xor.b64  	%rd1979, %rd1977, %rd1978;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1963, 25;
	shr.b64 	%rhs, %rd1963, 39;
	add.u64 	%rd1980, %lhs, %rhs;
	}
	xor.b64  	%rd1981, %rd1979, %rd1980;
	and.b64  	%rd1982, %rd1963, %rd1939;
	xor.b64  	%rd1983, %rd1963, %rd1939;
	and.b64  	%rd1984, %rd1983, %rd1915;
	or.b64  	%rd1985, %rd1984, %rd1982;
	add.s64 	%rd1986, %rd1985, %rd1981;
	add.s64 	%rd1987, %rd1986, %rd1975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1976, 50;
	shr.b64 	%rhs, %rd1976, 14;
	add.u64 	%rd1988, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1976, 46;
	shr.b64 	%rhs, %rd1976, 18;
	add.u64 	%rd1989, %lhs, %rhs;
	}
	xor.b64  	%rd1990, %rd1988, %rd1989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1976, 23;
	shr.b64 	%rhs, %rd1976, 41;
	add.u64 	%rd1991, %lhs, %rhs;
	}
	xor.b64  	%rd1992, %rd1990, %rd1991;
	xor.b64  	%rd1993, %rd1952, %rd1928;
	and.b64  	%rd1994, %rd1976, %rd1993;
	xor.b64  	%rd1995, %rd1994, %rd1928;
	add.s64 	%rd1996, %rd1715, %rd1904;
	add.s64 	%rd1997, %rd1996, %rd1995;
	add.s64 	%rd1998, %rd1997, %rd1992;
	add.s64 	%rd1999, %rd1998, 7507060721942968483;
	add.s64 	%rd2000, %rd1999, %rd1915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1987, 36;
	shr.b64 	%rhs, %rd1987, 28;
	add.u64 	%rd2001, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1987, 30;
	shr.b64 	%rhs, %rd1987, 34;
	add.u64 	%rd2002, %lhs, %rhs;
	}
	xor.b64  	%rd2003, %rd2001, %rd2002;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1987, 25;
	shr.b64 	%rhs, %rd1987, 39;
	add.u64 	%rd2004, %lhs, %rhs;
	}
	xor.b64  	%rd2005, %rd2003, %rd2004;
	and.b64  	%rd2006, %rd1987, %rd1963;
	xor.b64  	%rd2007, %rd1987, %rd1963;
	and.b64  	%rd2008, %rd2007, %rd1939;
	or.b64  	%rd2009, %rd2008, %rd2006;
	add.s64 	%rd2010, %rd2009, %rd2005;
	add.s64 	%rd2011, %rd2010, %rd1999;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2000, 50;
	shr.b64 	%rhs, %rd2000, 14;
	add.u64 	%rd2012, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2000, 46;
	shr.b64 	%rhs, %rd2000, 18;
	add.u64 	%rd2013, %lhs, %rhs;
	}
	xor.b64  	%rd2014, %rd2012, %rd2013;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2000, 23;
	shr.b64 	%rhs, %rd2000, 41;
	add.u64 	%rd2015, %lhs, %rhs;
	}
	xor.b64  	%rd2016, %rd2014, %rd2015;
	xor.b64  	%rd2017, %rd1976, %rd1952;
	and.b64  	%rd2018, %rd2000, %rd2017;
	xor.b64  	%rd2019, %rd2018, %rd1952;
	add.s64 	%rd2020, %rd1728, %rd1928;
	add.s64 	%rd2021, %rd2020, %rd2019;
	add.s64 	%rd2022, %rd2021, %rd2016;
	add.s64 	%rd2023, %rd2022, 8399075790359081724;
	add.s64 	%rd2024, %rd2023, %rd1939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2011, 36;
	shr.b64 	%rhs, %rd2011, 28;
	add.u64 	%rd2025, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2011, 30;
	shr.b64 	%rhs, %rd2011, 34;
	add.u64 	%rd2026, %lhs, %rhs;
	}
	xor.b64  	%rd2027, %rd2025, %rd2026;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2011, 25;
	shr.b64 	%rhs, %rd2011, 39;
	add.u64 	%rd2028, %lhs, %rhs;
	}
	xor.b64  	%rd2029, %rd2027, %rd2028;
	and.b64  	%rd2030, %rd2011, %rd1987;
	xor.b64  	%rd2031, %rd2011, %rd1987;
	and.b64  	%rd2032, %rd2031, %rd1963;
	or.b64  	%rd2033, %rd2032, %rd2030;
	add.s64 	%rd2034, %rd2033, %rd2029;
	add.s64 	%rd2035, %rd2034, %rd2023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2024, 50;
	shr.b64 	%rhs, %rd2024, 14;
	add.u64 	%rd2036, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2024, 46;
	shr.b64 	%rhs, %rd2024, 18;
	add.u64 	%rd2037, %lhs, %rhs;
	}
	xor.b64  	%rd2038, %rd2036, %rd2037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2024, 23;
	shr.b64 	%rhs, %rd2024, 41;
	add.u64 	%rd2039, %lhs, %rhs;
	}
	xor.b64  	%rd2040, %rd2038, %rd2039;
	xor.b64  	%rd2041, %rd2000, %rd1976;
	and.b64  	%rd2042, %rd2024, %rd2041;
	xor.b64  	%rd2043, %rd2042, %rd1976;
	add.s64 	%rd2044, %rd1741, %rd1952;
	add.s64 	%rd2045, %rd2044, %rd2043;
	add.s64 	%rd2046, %rd2045, %rd2040;
	add.s64 	%rd2047, %rd2046, 8693463985226723168;
	add.s64 	%rd2048, %rd2047, %rd1963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2035, 36;
	shr.b64 	%rhs, %rd2035, 28;
	add.u64 	%rd2049, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2035, 30;
	shr.b64 	%rhs, %rd2035, 34;
	add.u64 	%rd2050, %lhs, %rhs;
	}
	xor.b64  	%rd2051, %rd2049, %rd2050;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2035, 25;
	shr.b64 	%rhs, %rd2035, 39;
	add.u64 	%rd2052, %lhs, %rhs;
	}
	xor.b64  	%rd2053, %rd2051, %rd2052;
	and.b64  	%rd2054, %rd2035, %rd2011;
	xor.b64  	%rd2055, %rd2035, %rd2011;
	and.b64  	%rd2056, %rd2055, %rd1987;
	or.b64  	%rd2057, %rd2056, %rd2054;
	add.s64 	%rd2058, %rd2057, %rd2053;
	add.s64 	%rd2059, %rd2058, %rd2047;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2048, 50;
	shr.b64 	%rhs, %rd2048, 14;
	add.u64 	%rd2060, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2048, 46;
	shr.b64 	%rhs, %rd2048, 18;
	add.u64 	%rd2061, %lhs, %rhs;
	}
	xor.b64  	%rd2062, %rd2060, %rd2061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2048, 23;
	shr.b64 	%rhs, %rd2048, 41;
	add.u64 	%rd2063, %lhs, %rhs;
	}
	xor.b64  	%rd2064, %rd2062, %rd2063;
	xor.b64  	%rd2065, %rd2024, %rd2000;
	and.b64  	%rd2066, %rd2048, %rd2065;
	xor.b64  	%rd2067, %rd2066, %rd2000;
	add.s64 	%rd2068, %rd1754, %rd1976;
	add.s64 	%rd2069, %rd2068, %rd2067;
	add.s64 	%rd2070, %rd2069, %rd2064;
	add.s64 	%rd2071, %rd2070, -8878714635349349518;
	add.s64 	%rd2072, %rd2071, %rd1987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2059, 36;
	shr.b64 	%rhs, %rd2059, 28;
	add.u64 	%rd2073, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2059, 30;
	shr.b64 	%rhs, %rd2059, 34;
	add.u64 	%rd2074, %lhs, %rhs;
	}
	xor.b64  	%rd2075, %rd2073, %rd2074;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2059, 25;
	shr.b64 	%rhs, %rd2059, 39;
	add.u64 	%rd2076, %lhs, %rhs;
	}
	xor.b64  	%rd2077, %rd2075, %rd2076;
	and.b64  	%rd2078, %rd2059, %rd2035;
	xor.b64  	%rd2079, %rd2059, %rd2035;
	and.b64  	%rd2080, %rd2079, %rd2011;
	or.b64  	%rd2081, %rd2080, %rd2078;
	add.s64 	%rd2082, %rd2081, %rd2077;
	add.s64 	%rd2083, %rd2082, %rd2071;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2072, 50;
	shr.b64 	%rhs, %rd2072, 14;
	add.u64 	%rd2084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2072, 46;
	shr.b64 	%rhs, %rd2072, 18;
	add.u64 	%rd2085, %lhs, %rhs;
	}
	xor.b64  	%rd2086, %rd2084, %rd2085;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2072, 23;
	shr.b64 	%rhs, %rd2072, 41;
	add.u64 	%rd2087, %lhs, %rhs;
	}
	xor.b64  	%rd2088, %rd2086, %rd2087;
	xor.b64  	%rd2089, %rd2048, %rd2024;
	and.b64  	%rd2090, %rd2072, %rd2089;
	xor.b64  	%rd2091, %rd2090, %rd2024;
	add.s64 	%rd2092, %rd1767, %rd2000;
	add.s64 	%rd2093, %rd2092, %rd2091;
	add.s64 	%rd2094, %rd2093, %rd2088;
	add.s64 	%rd2095, %rd2094, -8302665154208450068;
	add.s64 	%rd2096, %rd2095, %rd2011;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2083, 36;
	shr.b64 	%rhs, %rd2083, 28;
	add.u64 	%rd2097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2083, 30;
	shr.b64 	%rhs, %rd2083, 34;
	add.u64 	%rd2098, %lhs, %rhs;
	}
	xor.b64  	%rd2099, %rd2097, %rd2098;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2083, 25;
	shr.b64 	%rhs, %rd2083, 39;
	add.u64 	%rd2100, %lhs, %rhs;
	}
	xor.b64  	%rd2101, %rd2099, %rd2100;
	and.b64  	%rd2102, %rd2083, %rd2059;
	xor.b64  	%rd2103, %rd2083, %rd2059;
	and.b64  	%rd2104, %rd2103, %rd2035;
	or.b64  	%rd2105, %rd2104, %rd2102;
	add.s64 	%rd2106, %rd2105, %rd2101;
	add.s64 	%rd2107, %rd2106, %rd2095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2096, 50;
	shr.b64 	%rhs, %rd2096, 14;
	add.u64 	%rd2108, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2096, 46;
	shr.b64 	%rhs, %rd2096, 18;
	add.u64 	%rd2109, %lhs, %rhs;
	}
	xor.b64  	%rd2110, %rd2108, %rd2109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2096, 23;
	shr.b64 	%rhs, %rd2096, 41;
	add.u64 	%rd2111, %lhs, %rhs;
	}
	xor.b64  	%rd2112, %rd2110, %rd2111;
	xor.b64  	%rd2113, %rd2072, %rd2048;
	and.b64  	%rd2114, %rd2096, %rd2113;
	xor.b64  	%rd2115, %rd2114, %rd2048;
	add.s64 	%rd2116, %rd1780, %rd2024;
	add.s64 	%rd2117, %rd2116, %rd2115;
	add.s64 	%rd2118, %rd2117, %rd2112;
	add.s64 	%rd2119, %rd2118, -8016688836872298968;
	add.s64 	%rd2120, %rd2119, %rd2035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2107, 36;
	shr.b64 	%rhs, %rd2107, 28;
	add.u64 	%rd2121, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2107, 30;
	shr.b64 	%rhs, %rd2107, 34;
	add.u64 	%rd2122, %lhs, %rhs;
	}
	xor.b64  	%rd2123, %rd2121, %rd2122;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2107, 25;
	shr.b64 	%rhs, %rd2107, 39;
	add.u64 	%rd2124, %lhs, %rhs;
	}
	xor.b64  	%rd2125, %rd2123, %rd2124;
	and.b64  	%rd2126, %rd2107, %rd2083;
	xor.b64  	%rd2127, %rd2107, %rd2083;
	and.b64  	%rd2128, %rd2127, %rd2059;
	or.b64  	%rd2129, %rd2128, %rd2126;
	add.s64 	%rd2130, %rd2129, %rd2125;
	add.s64 	%rd2131, %rd2130, %rd2119;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2120, 50;
	shr.b64 	%rhs, %rd2120, 14;
	add.u64 	%rd2132, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2120, 46;
	shr.b64 	%rhs, %rd2120, 18;
	add.u64 	%rd2133, %lhs, %rhs;
	}
	xor.b64  	%rd2134, %rd2132, %rd2133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2120, 23;
	shr.b64 	%rhs, %rd2120, 41;
	add.u64 	%rd2135, %lhs, %rhs;
	}
	xor.b64  	%rd2136, %rd2134, %rd2135;
	xor.b64  	%rd2137, %rd2096, %rd2072;
	and.b64  	%rd2138, %rd2120, %rd2137;
	xor.b64  	%rd2139, %rd2138, %rd2072;
	add.s64 	%rd2140, %rd1793, %rd2048;
	add.s64 	%rd2141, %rd2140, %rd2139;
	add.s64 	%rd2142, %rd2141, %rd2136;
	add.s64 	%rd2143, %rd2142, -6606660893046293015;
	add.s64 	%rd2144, %rd2143, %rd2059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2131, 36;
	shr.b64 	%rhs, %rd2131, 28;
	add.u64 	%rd2145, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2131, 30;
	shr.b64 	%rhs, %rd2131, 34;
	add.u64 	%rd2146, %lhs, %rhs;
	}
	xor.b64  	%rd2147, %rd2145, %rd2146;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2131, 25;
	shr.b64 	%rhs, %rd2131, 39;
	add.u64 	%rd2148, %lhs, %rhs;
	}
	xor.b64  	%rd2149, %rd2147, %rd2148;
	and.b64  	%rd2150, %rd2131, %rd2107;
	xor.b64  	%rd2151, %rd2131, %rd2107;
	and.b64  	%rd2152, %rd2151, %rd2083;
	or.b64  	%rd2153, %rd2152, %rd2150;
	add.s64 	%rd2154, %rd2153, %rd2149;
	add.s64 	%rd2155, %rd2154, %rd2143;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2144, 50;
	shr.b64 	%rhs, %rd2144, 14;
	add.u64 	%rd2156, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2144, 46;
	shr.b64 	%rhs, %rd2144, 18;
	add.u64 	%rd2157, %lhs, %rhs;
	}
	xor.b64  	%rd2158, %rd2156, %rd2157;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2144, 23;
	shr.b64 	%rhs, %rd2144, 41;
	add.u64 	%rd2159, %lhs, %rhs;
	}
	xor.b64  	%rd2160, %rd2158, %rd2159;
	xor.b64  	%rd2161, %rd2120, %rd2096;
	and.b64  	%rd2162, %rd2144, %rd2161;
	xor.b64  	%rd2163, %rd2162, %rd2096;
	add.s64 	%rd2164, %rd1806, %rd2072;
	add.s64 	%rd2165, %rd2164, %rd2163;
	add.s64 	%rd2166, %rd2165, %rd2160;
	add.s64 	%rd2167, %rd2166, -4685533653050689259;
	add.s64 	%rd2168, %rd2167, %rd2083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2155, 36;
	shr.b64 	%rhs, %rd2155, 28;
	add.u64 	%rd2169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2155, 30;
	shr.b64 	%rhs, %rd2155, 34;
	add.u64 	%rd2170, %lhs, %rhs;
	}
	xor.b64  	%rd2171, %rd2169, %rd2170;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2155, 25;
	shr.b64 	%rhs, %rd2155, 39;
	add.u64 	%rd2172, %lhs, %rhs;
	}
	xor.b64  	%rd2173, %rd2171, %rd2172;
	and.b64  	%rd2174, %rd2155, %rd2131;
	xor.b64  	%rd2175, %rd2155, %rd2131;
	and.b64  	%rd2176, %rd2175, %rd2107;
	or.b64  	%rd2177, %rd2176, %rd2174;
	add.s64 	%rd2178, %rd2177, %rd2173;
	add.s64 	%rd2179, %rd2178, %rd2167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2168, 50;
	shr.b64 	%rhs, %rd2168, 14;
	add.u64 	%rd2180, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2168, 46;
	shr.b64 	%rhs, %rd2168, 18;
	add.u64 	%rd2181, %lhs, %rhs;
	}
	xor.b64  	%rd2182, %rd2180, %rd2181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2168, 23;
	shr.b64 	%rhs, %rd2168, 41;
	add.u64 	%rd2183, %lhs, %rhs;
	}
	xor.b64  	%rd2184, %rd2182, %rd2183;
	xor.b64  	%rd2185, %rd2144, %rd2120;
	and.b64  	%rd2186, %rd2168, %rd2185;
	xor.b64  	%rd2187, %rd2186, %rd2120;
	add.s64 	%rd2188, %rd1819, %rd2096;
	add.s64 	%rd2189, %rd2188, %rd2187;
	add.s64 	%rd2190, %rd2189, %rd2184;
	add.s64 	%rd2191, %rd2190, -4147400797238176981;
	add.s64 	%rd2192, %rd2191, %rd2107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2179, 36;
	shr.b64 	%rhs, %rd2179, 28;
	add.u64 	%rd2193, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2179, 30;
	shr.b64 	%rhs, %rd2179, 34;
	add.u64 	%rd2194, %lhs, %rhs;
	}
	xor.b64  	%rd2195, %rd2193, %rd2194;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2179, 25;
	shr.b64 	%rhs, %rd2179, 39;
	add.u64 	%rd2196, %lhs, %rhs;
	}
	xor.b64  	%rd2197, %rd2195, %rd2196;
	and.b64  	%rd2198, %rd2179, %rd2155;
	xor.b64  	%rd2199, %rd2179, %rd2155;
	and.b64  	%rd2200, %rd2199, %rd2131;
	or.b64  	%rd2201, %rd2200, %rd2198;
	add.s64 	%rd2202, %rd2201, %rd2197;
	add.s64 	%rd2203, %rd2202, %rd2191;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1806, 45;
	shr.b64 	%rhs, %rd1806, 19;
	add.u64 	%rd2204, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1806, 3;
	shr.b64 	%rhs, %rd1806, 61;
	add.u64 	%rd2205, %lhs, %rhs;
	}
	xor.b64  	%rd2206, %rd2204, %rd2205;
	shr.u64 	%rd2207, %rd1806, 6;
	xor.b64  	%rd2208, %rd2206, %rd2207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1637, 63;
	shr.b64 	%rhs, %rd1637, 1;
	add.u64 	%rd2209, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1637, 56;
	shr.b64 	%rhs, %rd1637, 8;
	add.u64 	%rd2210, %lhs, %rhs;
	}
	xor.b64  	%rd2211, %rd2209, %rd2210;
	shr.u64 	%rd2212, %rd1637, 7;
	xor.b64  	%rd2213, %rd2211, %rd2212;
	add.s64 	%rd2214, %rd2213, %rd1624;
	add.s64 	%rd2215, %rd2214, %rd1741;
	add.s64 	%rd2216, %rd2215, %rd2208;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1819, 45;
	shr.b64 	%rhs, %rd1819, 19;
	add.u64 	%rd2217, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1819, 3;
	shr.b64 	%rhs, %rd1819, 61;
	add.u64 	%rd2218, %lhs, %rhs;
	}
	xor.b64  	%rd2219, %rd2217, %rd2218;
	shr.u64 	%rd2220, %rd1819, 6;
	xor.b64  	%rd2221, %rd2219, %rd2220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1650, 63;
	shr.b64 	%rhs, %rd1650, 1;
	add.u64 	%rd2222, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1650, 56;
	shr.b64 	%rhs, %rd1650, 8;
	add.u64 	%rd2223, %lhs, %rhs;
	}
	xor.b64  	%rd2224, %rd2222, %rd2223;
	shr.u64 	%rd2225, %rd1650, 7;
	xor.b64  	%rd2226, %rd2224, %rd2225;
	add.s64 	%rd2227, %rd2226, %rd1637;
	add.s64 	%rd2228, %rd2227, %rd1754;
	add.s64 	%rd2229, %rd2228, %rd2221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2216, 45;
	shr.b64 	%rhs, %rd2216, 19;
	add.u64 	%rd2230, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2216, 3;
	shr.b64 	%rhs, %rd2216, 61;
	add.u64 	%rd2231, %lhs, %rhs;
	}
	xor.b64  	%rd2232, %rd2230, %rd2231;
	shr.u64 	%rd2233, %rd2216, 6;
	xor.b64  	%rd2234, %rd2232, %rd2233;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1663, 63;
	shr.b64 	%rhs, %rd1663, 1;
	add.u64 	%rd2235, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1663, 56;
	shr.b64 	%rhs, %rd1663, 8;
	add.u64 	%rd2236, %lhs, %rhs;
	}
	xor.b64  	%rd2237, %rd2235, %rd2236;
	shr.u64 	%rd2238, %rd1663, 7;
	xor.b64  	%rd2239, %rd2237, %rd2238;
	add.s64 	%rd2240, %rd2239, %rd1650;
	add.s64 	%rd2241, %rd2240, %rd1767;
	add.s64 	%rd2242, %rd2241, %rd2234;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2229, 45;
	shr.b64 	%rhs, %rd2229, 19;
	add.u64 	%rd2243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2229, 3;
	shr.b64 	%rhs, %rd2229, 61;
	add.u64 	%rd2244, %lhs, %rhs;
	}
	xor.b64  	%rd2245, %rd2243, %rd2244;
	shr.u64 	%rd2246, %rd2229, 6;
	xor.b64  	%rd2247, %rd2245, %rd2246;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1676, 63;
	shr.b64 	%rhs, %rd1676, 1;
	add.u64 	%rd2248, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1676, 56;
	shr.b64 	%rhs, %rd1676, 8;
	add.u64 	%rd2249, %lhs, %rhs;
	}
	xor.b64  	%rd2250, %rd2248, %rd2249;
	shr.u64 	%rd2251, %rd1676, 7;
	xor.b64  	%rd2252, %rd2250, %rd2251;
	add.s64 	%rd2253, %rd2252, %rd1663;
	add.s64 	%rd2254, %rd2253, %rd1780;
	add.s64 	%rd2255, %rd2254, %rd2247;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2242, 45;
	shr.b64 	%rhs, %rd2242, 19;
	add.u64 	%rd2256, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2242, 3;
	shr.b64 	%rhs, %rd2242, 61;
	add.u64 	%rd2257, %lhs, %rhs;
	}
	xor.b64  	%rd2258, %rd2256, %rd2257;
	shr.u64 	%rd2259, %rd2242, 6;
	xor.b64  	%rd2260, %rd2258, %rd2259;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1689, 63;
	shr.b64 	%rhs, %rd1689, 1;
	add.u64 	%rd2261, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1689, 56;
	shr.b64 	%rhs, %rd1689, 8;
	add.u64 	%rd2262, %lhs, %rhs;
	}
	xor.b64  	%rd2263, %rd2261, %rd2262;
	shr.u64 	%rd2264, %rd1689, 7;
	xor.b64  	%rd2265, %rd2263, %rd2264;
	add.s64 	%rd2266, %rd2265, %rd1676;
	add.s64 	%rd2267, %rd2266, %rd1793;
	add.s64 	%rd2268, %rd2267, %rd2260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2255, 45;
	shr.b64 	%rhs, %rd2255, 19;
	add.u64 	%rd2269, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2255, 3;
	shr.b64 	%rhs, %rd2255, 61;
	add.u64 	%rd2270, %lhs, %rhs;
	}
	xor.b64  	%rd2271, %rd2269, %rd2270;
	shr.u64 	%rd2272, %rd2255, 6;
	xor.b64  	%rd2273, %rd2271, %rd2272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1702, 63;
	shr.b64 	%rhs, %rd1702, 1;
	add.u64 	%rd2274, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1702, 56;
	shr.b64 	%rhs, %rd1702, 8;
	add.u64 	%rd2275, %lhs, %rhs;
	}
	xor.b64  	%rd2276, %rd2274, %rd2275;
	shr.u64 	%rd2277, %rd1702, 7;
	xor.b64  	%rd2278, %rd2276, %rd2277;
	add.s64 	%rd2279, %rd2278, %rd1689;
	add.s64 	%rd2280, %rd2279, %rd1806;
	add.s64 	%rd2281, %rd2280, %rd2273;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2268, 45;
	shr.b64 	%rhs, %rd2268, 19;
	add.u64 	%rd2282, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2268, 3;
	shr.b64 	%rhs, %rd2268, 61;
	add.u64 	%rd2283, %lhs, %rhs;
	}
	xor.b64  	%rd2284, %rd2282, %rd2283;
	shr.u64 	%rd2285, %rd2268, 6;
	xor.b64  	%rd2286, %rd2284, %rd2285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1715, 63;
	shr.b64 	%rhs, %rd1715, 1;
	add.u64 	%rd2287, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1715, 56;
	shr.b64 	%rhs, %rd1715, 8;
	add.u64 	%rd2288, %lhs, %rhs;
	}
	xor.b64  	%rd2289, %rd2287, %rd2288;
	shr.u64 	%rd2290, %rd1715, 7;
	xor.b64  	%rd2291, %rd2289, %rd2290;
	add.s64 	%rd2292, %rd2291, %rd1702;
	add.s64 	%rd2293, %rd2292, %rd1819;
	add.s64 	%rd2294, %rd2293, %rd2286;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2281, 45;
	shr.b64 	%rhs, %rd2281, 19;
	add.u64 	%rd2295, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2281, 3;
	shr.b64 	%rhs, %rd2281, 61;
	add.u64 	%rd2296, %lhs, %rhs;
	}
	xor.b64  	%rd2297, %rd2295, %rd2296;
	shr.u64 	%rd2298, %rd2281, 6;
	xor.b64  	%rd2299, %rd2297, %rd2298;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1728, 63;
	shr.b64 	%rhs, %rd1728, 1;
	add.u64 	%rd2300, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1728, 56;
	shr.b64 	%rhs, %rd1728, 8;
	add.u64 	%rd2301, %lhs, %rhs;
	}
	xor.b64  	%rd2302, %rd2300, %rd2301;
	shr.u64 	%rd2303, %rd1728, 7;
	xor.b64  	%rd2304, %rd2302, %rd2303;
	add.s64 	%rd2305, %rd2304, %rd1715;
	add.s64 	%rd2306, %rd2305, %rd2216;
	add.s64 	%rd2307, %rd2306, %rd2299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2294, 45;
	shr.b64 	%rhs, %rd2294, 19;
	add.u64 	%rd2308, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2294, 3;
	shr.b64 	%rhs, %rd2294, 61;
	add.u64 	%rd2309, %lhs, %rhs;
	}
	xor.b64  	%rd2310, %rd2308, %rd2309;
	shr.u64 	%rd2311, %rd2294, 6;
	xor.b64  	%rd2312, %rd2310, %rd2311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1741, 63;
	shr.b64 	%rhs, %rd1741, 1;
	add.u64 	%rd2313, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1741, 56;
	shr.b64 	%rhs, %rd1741, 8;
	add.u64 	%rd2314, %lhs, %rhs;
	}
	xor.b64  	%rd2315, %rd2313, %rd2314;
	shr.u64 	%rd2316, %rd1741, 7;
	xor.b64  	%rd2317, %rd2315, %rd2316;
	add.s64 	%rd2318, %rd2317, %rd1728;
	add.s64 	%rd2319, %rd2318, %rd2229;
	add.s64 	%rd2320, %rd2319, %rd2312;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2307, 45;
	shr.b64 	%rhs, %rd2307, 19;
	add.u64 	%rd2321, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2307, 3;
	shr.b64 	%rhs, %rd2307, 61;
	add.u64 	%rd2322, %lhs, %rhs;
	}
	xor.b64  	%rd2323, %rd2321, %rd2322;
	shr.u64 	%rd2324, %rd2307, 6;
	xor.b64  	%rd2325, %rd2323, %rd2324;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1754, 63;
	shr.b64 	%rhs, %rd1754, 1;
	add.u64 	%rd2326, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1754, 56;
	shr.b64 	%rhs, %rd1754, 8;
	add.u64 	%rd2327, %lhs, %rhs;
	}
	xor.b64  	%rd2328, %rd2326, %rd2327;
	shr.u64 	%rd2329, %rd1754, 7;
	xor.b64  	%rd2330, %rd2328, %rd2329;
	add.s64 	%rd2331, %rd2330, %rd1741;
	add.s64 	%rd2332, %rd2331, %rd2242;
	add.s64 	%rd2333, %rd2332, %rd2325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2320, 45;
	shr.b64 	%rhs, %rd2320, 19;
	add.u64 	%rd2334, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2320, 3;
	shr.b64 	%rhs, %rd2320, 61;
	add.u64 	%rd2335, %lhs, %rhs;
	}
	xor.b64  	%rd2336, %rd2334, %rd2335;
	shr.u64 	%rd2337, %rd2320, 6;
	xor.b64  	%rd2338, %rd2336, %rd2337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1767, 63;
	shr.b64 	%rhs, %rd1767, 1;
	add.u64 	%rd2339, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1767, 56;
	shr.b64 	%rhs, %rd1767, 8;
	add.u64 	%rd2340, %lhs, %rhs;
	}
	xor.b64  	%rd2341, %rd2339, %rd2340;
	shr.u64 	%rd2342, %rd1767, 7;
	xor.b64  	%rd2343, %rd2341, %rd2342;
	add.s64 	%rd2344, %rd2343, %rd1754;
	add.s64 	%rd2345, %rd2344, %rd2255;
	add.s64 	%rd2346, %rd2345, %rd2338;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2333, 45;
	shr.b64 	%rhs, %rd2333, 19;
	add.u64 	%rd2347, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2333, 3;
	shr.b64 	%rhs, %rd2333, 61;
	add.u64 	%rd2348, %lhs, %rhs;
	}
	xor.b64  	%rd2349, %rd2347, %rd2348;
	shr.u64 	%rd2350, %rd2333, 6;
	xor.b64  	%rd2351, %rd2349, %rd2350;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1780, 63;
	shr.b64 	%rhs, %rd1780, 1;
	add.u64 	%rd2352, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1780, 56;
	shr.b64 	%rhs, %rd1780, 8;
	add.u64 	%rd2353, %lhs, %rhs;
	}
	xor.b64  	%rd2354, %rd2352, %rd2353;
	shr.u64 	%rd2355, %rd1780, 7;
	xor.b64  	%rd2356, %rd2354, %rd2355;
	add.s64 	%rd2357, %rd2356, %rd1767;
	add.s64 	%rd2358, %rd2357, %rd2268;
	add.s64 	%rd2359, %rd2358, %rd2351;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2346, 45;
	shr.b64 	%rhs, %rd2346, 19;
	add.u64 	%rd2360, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2346, 3;
	shr.b64 	%rhs, %rd2346, 61;
	add.u64 	%rd2361, %lhs, %rhs;
	}
	xor.b64  	%rd2362, %rd2360, %rd2361;
	shr.u64 	%rd2363, %rd2346, 6;
	xor.b64  	%rd2364, %rd2362, %rd2363;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1793, 63;
	shr.b64 	%rhs, %rd1793, 1;
	add.u64 	%rd2365, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1793, 56;
	shr.b64 	%rhs, %rd1793, 8;
	add.u64 	%rd2366, %lhs, %rhs;
	}
	xor.b64  	%rd2367, %rd2365, %rd2366;
	shr.u64 	%rd2368, %rd1793, 7;
	xor.b64  	%rd2369, %rd2367, %rd2368;
	add.s64 	%rd2370, %rd2369, %rd1780;
	add.s64 	%rd2371, %rd2370, %rd2281;
	add.s64 	%rd2372, %rd2371, %rd2364;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2359, 45;
	shr.b64 	%rhs, %rd2359, 19;
	add.u64 	%rd2373, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2359, 3;
	shr.b64 	%rhs, %rd2359, 61;
	add.u64 	%rd2374, %lhs, %rhs;
	}
	xor.b64  	%rd2375, %rd2373, %rd2374;
	shr.u64 	%rd2376, %rd2359, 6;
	xor.b64  	%rd2377, %rd2375, %rd2376;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1806, 63;
	shr.b64 	%rhs, %rd1806, 1;
	add.u64 	%rd2378, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1806, 56;
	shr.b64 	%rhs, %rd1806, 8;
	add.u64 	%rd2379, %lhs, %rhs;
	}
	xor.b64  	%rd2380, %rd2378, %rd2379;
	shr.u64 	%rd2381, %rd1806, 7;
	xor.b64  	%rd2382, %rd2380, %rd2381;
	add.s64 	%rd2383, %rd2382, %rd1793;
	add.s64 	%rd2384, %rd2383, %rd2294;
	add.s64 	%rd2385, %rd2384, %rd2377;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2372, 45;
	shr.b64 	%rhs, %rd2372, 19;
	add.u64 	%rd2386, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2372, 3;
	shr.b64 	%rhs, %rd2372, 61;
	add.u64 	%rd2387, %lhs, %rhs;
	}
	xor.b64  	%rd2388, %rd2386, %rd2387;
	shr.u64 	%rd2389, %rd2372, 6;
	xor.b64  	%rd2390, %rd2388, %rd2389;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1819, 63;
	shr.b64 	%rhs, %rd1819, 1;
	add.u64 	%rd2391, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1819, 56;
	shr.b64 	%rhs, %rd1819, 8;
	add.u64 	%rd2392, %lhs, %rhs;
	}
	xor.b64  	%rd2393, %rd2391, %rd2392;
	shr.u64 	%rd2394, %rd1819, 7;
	xor.b64  	%rd2395, %rd2393, %rd2394;
	add.s64 	%rd2396, %rd2395, %rd1806;
	add.s64 	%rd2397, %rd2396, %rd2307;
	add.s64 	%rd2398, %rd2397, %rd2390;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2385, 45;
	shr.b64 	%rhs, %rd2385, 19;
	add.u64 	%rd2399, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2385, 3;
	shr.b64 	%rhs, %rd2385, 61;
	add.u64 	%rd2400, %lhs, %rhs;
	}
	xor.b64  	%rd2401, %rd2399, %rd2400;
	shr.u64 	%rd2402, %rd2385, 6;
	xor.b64  	%rd2403, %rd2401, %rd2402;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2216, 63;
	shr.b64 	%rhs, %rd2216, 1;
	add.u64 	%rd2404, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2216, 56;
	shr.b64 	%rhs, %rd2216, 8;
	add.u64 	%rd2405, %lhs, %rhs;
	}
	xor.b64  	%rd2406, %rd2404, %rd2405;
	shr.u64 	%rd2407, %rd2216, 7;
	xor.b64  	%rd2408, %rd2406, %rd2407;
	add.s64 	%rd2409, %rd2408, %rd1819;
	add.s64 	%rd2410, %rd2409, %rd2320;
	add.s64 	%rd2411, %rd2410, %rd2403;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2192, 50;
	shr.b64 	%rhs, %rd2192, 14;
	add.u64 	%rd2412, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2192, 46;
	shr.b64 	%rhs, %rd2192, 18;
	add.u64 	%rd2413, %lhs, %rhs;
	}
	xor.b64  	%rd2414, %rd2412, %rd2413;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2192, 23;
	shr.b64 	%rhs, %rd2192, 41;
	add.u64 	%rd2415, %lhs, %rhs;
	}
	xor.b64  	%rd2416, %rd2414, %rd2415;
	xor.b64  	%rd2417, %rd2168, %rd2144;
	and.b64  	%rd2418, %rd2192, %rd2417;
	xor.b64  	%rd2419, %rd2418, %rd2144;
	add.s64 	%rd2420, %rd2419, %rd2120;
	add.s64 	%rd2421, %rd2420, %rd2416;
	add.s64 	%rd2422, %rd2421, %rd2216;
	add.s64 	%rd2423, %rd2422, -3880063495543823972;
	add.s64 	%rd2424, %rd2423, %rd2131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2203, 36;
	shr.b64 	%rhs, %rd2203, 28;
	add.u64 	%rd2425, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2203, 30;
	shr.b64 	%rhs, %rd2203, 34;
	add.u64 	%rd2426, %lhs, %rhs;
	}
	xor.b64  	%rd2427, %rd2425, %rd2426;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2203, 25;
	shr.b64 	%rhs, %rd2203, 39;
	add.u64 	%rd2428, %lhs, %rhs;
	}
	xor.b64  	%rd2429, %rd2427, %rd2428;
	and.b64  	%rd2430, %rd2203, %rd2179;
	xor.b64  	%rd2431, %rd2203, %rd2179;
	and.b64  	%rd2432, %rd2431, %rd2155;
	or.b64  	%rd2433, %rd2432, %rd2430;
	add.s64 	%rd2434, %rd2433, %rd2429;
	add.s64 	%rd2435, %rd2434, %rd2423;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2424, 50;
	shr.b64 	%rhs, %rd2424, 14;
	add.u64 	%rd2436, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2424, 46;
	shr.b64 	%rhs, %rd2424, 18;
	add.u64 	%rd2437, %lhs, %rhs;
	}
	xor.b64  	%rd2438, %rd2436, %rd2437;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2424, 23;
	shr.b64 	%rhs, %rd2424, 41;
	add.u64 	%rd2439, %lhs, %rhs;
	}
	xor.b64  	%rd2440, %rd2438, %rd2439;
	xor.b64  	%rd2441, %rd2192, %rd2168;
	and.b64  	%rd2442, %rd2424, %rd2441;
	xor.b64  	%rd2443, %rd2442, %rd2168;
	add.s64 	%rd2444, %rd2229, %rd2144;
	add.s64 	%rd2445, %rd2444, %rd2443;
	add.s64 	%rd2446, %rd2445, %rd2440;
	add.s64 	%rd2447, %rd2446, -3348786107499101689;
	add.s64 	%rd2448, %rd2447, %rd2155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2435, 36;
	shr.b64 	%rhs, %rd2435, 28;
	add.u64 	%rd2449, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2435, 30;
	shr.b64 	%rhs, %rd2435, 34;
	add.u64 	%rd2450, %lhs, %rhs;
	}
	xor.b64  	%rd2451, %rd2449, %rd2450;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2435, 25;
	shr.b64 	%rhs, %rd2435, 39;
	add.u64 	%rd2452, %lhs, %rhs;
	}
	xor.b64  	%rd2453, %rd2451, %rd2452;
	and.b64  	%rd2454, %rd2435, %rd2203;
	xor.b64  	%rd2455, %rd2435, %rd2203;
	and.b64  	%rd2456, %rd2455, %rd2179;
	or.b64  	%rd2457, %rd2456, %rd2454;
	add.s64 	%rd2458, %rd2457, %rd2453;
	add.s64 	%rd2459, %rd2458, %rd2447;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2448, 50;
	shr.b64 	%rhs, %rd2448, 14;
	add.u64 	%rd2460, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2448, 46;
	shr.b64 	%rhs, %rd2448, 18;
	add.u64 	%rd2461, %lhs, %rhs;
	}
	xor.b64  	%rd2462, %rd2460, %rd2461;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2448, 23;
	shr.b64 	%rhs, %rd2448, 41;
	add.u64 	%rd2463, %lhs, %rhs;
	}
	xor.b64  	%rd2464, %rd2462, %rd2463;
	xor.b64  	%rd2465, %rd2424, %rd2192;
	and.b64  	%rd2466, %rd2448, %rd2465;
	xor.b64  	%rd2467, %rd2466, %rd2192;
	add.s64 	%rd2468, %rd2242, %rd2168;
	add.s64 	%rd2469, %rd2468, %rd2467;
	add.s64 	%rd2470, %rd2469, %rd2464;
	add.s64 	%rd2471, %rd2470, -1523767162380948706;
	add.s64 	%rd2472, %rd2471, %rd2179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2459, 36;
	shr.b64 	%rhs, %rd2459, 28;
	add.u64 	%rd2473, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2459, 30;
	shr.b64 	%rhs, %rd2459, 34;
	add.u64 	%rd2474, %lhs, %rhs;
	}
	xor.b64  	%rd2475, %rd2473, %rd2474;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2459, 25;
	shr.b64 	%rhs, %rd2459, 39;
	add.u64 	%rd2476, %lhs, %rhs;
	}
	xor.b64  	%rd2477, %rd2475, %rd2476;
	and.b64  	%rd2478, %rd2459, %rd2435;
	xor.b64  	%rd2479, %rd2459, %rd2435;
	and.b64  	%rd2480, %rd2479, %rd2203;
	or.b64  	%rd2481, %rd2480, %rd2478;
	add.s64 	%rd2482, %rd2481, %rd2477;
	add.s64 	%rd2483, %rd2482, %rd2471;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2472, 50;
	shr.b64 	%rhs, %rd2472, 14;
	add.u64 	%rd2484, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2472, 46;
	shr.b64 	%rhs, %rd2472, 18;
	add.u64 	%rd2485, %lhs, %rhs;
	}
	xor.b64  	%rd2486, %rd2484, %rd2485;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2472, 23;
	shr.b64 	%rhs, %rd2472, 41;
	add.u64 	%rd2487, %lhs, %rhs;
	}
	xor.b64  	%rd2488, %rd2486, %rd2487;
	xor.b64  	%rd2489, %rd2448, %rd2424;
	and.b64  	%rd2490, %rd2472, %rd2489;
	xor.b64  	%rd2491, %rd2490, %rd2424;
	add.s64 	%rd2492, %rd2255, %rd2192;
	add.s64 	%rd2493, %rd2492, %rd2491;
	add.s64 	%rd2494, %rd2493, %rd2488;
	add.s64 	%rd2495, %rd2494, -757361751448694408;
	add.s64 	%rd2496, %rd2495, %rd2203;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2483, 36;
	shr.b64 	%rhs, %rd2483, 28;
	add.u64 	%rd2497, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2483, 30;
	shr.b64 	%rhs, %rd2483, 34;
	add.u64 	%rd2498, %lhs, %rhs;
	}
	xor.b64  	%rd2499, %rd2497, %rd2498;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2483, 25;
	shr.b64 	%rhs, %rd2483, 39;
	add.u64 	%rd2500, %lhs, %rhs;
	}
	xor.b64  	%rd2501, %rd2499, %rd2500;
	and.b64  	%rd2502, %rd2483, %rd2459;
	xor.b64  	%rd2503, %rd2483, %rd2459;
	and.b64  	%rd2504, %rd2503, %rd2435;
	or.b64  	%rd2505, %rd2504, %rd2502;
	add.s64 	%rd2506, %rd2505, %rd2501;
	add.s64 	%rd2507, %rd2506, %rd2495;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2496, 50;
	shr.b64 	%rhs, %rd2496, 14;
	add.u64 	%rd2508, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2496, 46;
	shr.b64 	%rhs, %rd2496, 18;
	add.u64 	%rd2509, %lhs, %rhs;
	}
	xor.b64  	%rd2510, %rd2508, %rd2509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2496, 23;
	shr.b64 	%rhs, %rd2496, 41;
	add.u64 	%rd2511, %lhs, %rhs;
	}
	xor.b64  	%rd2512, %rd2510, %rd2511;
	xor.b64  	%rd2513, %rd2472, %rd2448;
	and.b64  	%rd2514, %rd2496, %rd2513;
	xor.b64  	%rd2515, %rd2514, %rd2448;
	add.s64 	%rd2516, %rd2268, %rd2424;
	add.s64 	%rd2517, %rd2516, %rd2515;
	add.s64 	%rd2518, %rd2517, %rd2512;
	add.s64 	%rd2519, %rd2518, 500013540394364858;
	add.s64 	%rd2520, %rd2519, %rd2435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2507, 36;
	shr.b64 	%rhs, %rd2507, 28;
	add.u64 	%rd2521, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2507, 30;
	shr.b64 	%rhs, %rd2507, 34;
	add.u64 	%rd2522, %lhs, %rhs;
	}
	xor.b64  	%rd2523, %rd2521, %rd2522;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2507, 25;
	shr.b64 	%rhs, %rd2507, 39;
	add.u64 	%rd2524, %lhs, %rhs;
	}
	xor.b64  	%rd2525, %rd2523, %rd2524;
	and.b64  	%rd2526, %rd2507, %rd2483;
	xor.b64  	%rd2527, %rd2507, %rd2483;
	and.b64  	%rd2528, %rd2527, %rd2459;
	or.b64  	%rd2529, %rd2528, %rd2526;
	add.s64 	%rd2530, %rd2529, %rd2525;
	add.s64 	%rd2531, %rd2530, %rd2519;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2520, 50;
	shr.b64 	%rhs, %rd2520, 14;
	add.u64 	%rd2532, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2520, 46;
	shr.b64 	%rhs, %rd2520, 18;
	add.u64 	%rd2533, %lhs, %rhs;
	}
	xor.b64  	%rd2534, %rd2532, %rd2533;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2520, 23;
	shr.b64 	%rhs, %rd2520, 41;
	add.u64 	%rd2535, %lhs, %rhs;
	}
	xor.b64  	%rd2536, %rd2534, %rd2535;
	xor.b64  	%rd2537, %rd2496, %rd2472;
	and.b64  	%rd2538, %rd2520, %rd2537;
	xor.b64  	%rd2539, %rd2538, %rd2472;
	add.s64 	%rd2540, %rd2281, %rd2448;
	add.s64 	%rd2541, %rd2540, %rd2539;
	add.s64 	%rd2542, %rd2541, %rd2536;
	add.s64 	%rd2543, %rd2542, 748580250866718886;
	add.s64 	%rd2544, %rd2543, %rd2459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2531, 36;
	shr.b64 	%rhs, %rd2531, 28;
	add.u64 	%rd2545, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2531, 30;
	shr.b64 	%rhs, %rd2531, 34;
	add.u64 	%rd2546, %lhs, %rhs;
	}
	xor.b64  	%rd2547, %rd2545, %rd2546;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2531, 25;
	shr.b64 	%rhs, %rd2531, 39;
	add.u64 	%rd2548, %lhs, %rhs;
	}
	xor.b64  	%rd2549, %rd2547, %rd2548;
	and.b64  	%rd2550, %rd2531, %rd2507;
	xor.b64  	%rd2551, %rd2531, %rd2507;
	and.b64  	%rd2552, %rd2551, %rd2483;
	or.b64  	%rd2553, %rd2552, %rd2550;
	add.s64 	%rd2554, %rd2553, %rd2549;
	add.s64 	%rd2555, %rd2554, %rd2543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2544, 50;
	shr.b64 	%rhs, %rd2544, 14;
	add.u64 	%rd2556, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2544, 46;
	shr.b64 	%rhs, %rd2544, 18;
	add.u64 	%rd2557, %lhs, %rhs;
	}
	xor.b64  	%rd2558, %rd2556, %rd2557;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2544, 23;
	shr.b64 	%rhs, %rd2544, 41;
	add.u64 	%rd2559, %lhs, %rhs;
	}
	xor.b64  	%rd2560, %rd2558, %rd2559;
	xor.b64  	%rd2561, %rd2520, %rd2496;
	and.b64  	%rd2562, %rd2544, %rd2561;
	xor.b64  	%rd2563, %rd2562, %rd2496;
	add.s64 	%rd2564, %rd2294, %rd2472;
	add.s64 	%rd2565, %rd2564, %rd2563;
	add.s64 	%rd2566, %rd2565, %rd2560;
	add.s64 	%rd2567, %rd2566, 1242879168328830382;
	add.s64 	%rd2568, %rd2567, %rd2483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2555, 36;
	shr.b64 	%rhs, %rd2555, 28;
	add.u64 	%rd2569, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2555, 30;
	shr.b64 	%rhs, %rd2555, 34;
	add.u64 	%rd2570, %lhs, %rhs;
	}
	xor.b64  	%rd2571, %rd2569, %rd2570;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2555, 25;
	shr.b64 	%rhs, %rd2555, 39;
	add.u64 	%rd2572, %lhs, %rhs;
	}
	xor.b64  	%rd2573, %rd2571, %rd2572;
	and.b64  	%rd2574, %rd2555, %rd2531;
	xor.b64  	%rd2575, %rd2555, %rd2531;
	and.b64  	%rd2576, %rd2575, %rd2507;
	or.b64  	%rd2577, %rd2576, %rd2574;
	add.s64 	%rd2578, %rd2577, %rd2573;
	add.s64 	%rd2579, %rd2578, %rd2567;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2568, 50;
	shr.b64 	%rhs, %rd2568, 14;
	add.u64 	%rd2580, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2568, 46;
	shr.b64 	%rhs, %rd2568, 18;
	add.u64 	%rd2581, %lhs, %rhs;
	}
	xor.b64  	%rd2582, %rd2580, %rd2581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2568, 23;
	shr.b64 	%rhs, %rd2568, 41;
	add.u64 	%rd2583, %lhs, %rhs;
	}
	xor.b64  	%rd2584, %rd2582, %rd2583;
	xor.b64  	%rd2585, %rd2544, %rd2520;
	and.b64  	%rd2586, %rd2568, %rd2585;
	xor.b64  	%rd2587, %rd2586, %rd2520;
	add.s64 	%rd2588, %rd2307, %rd2496;
	add.s64 	%rd2589, %rd2588, %rd2587;
	add.s64 	%rd2590, %rd2589, %rd2584;
	add.s64 	%rd2591, %rd2590, 1977374033974150939;
	add.s64 	%rd2592, %rd2591, %rd2507;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2579, 36;
	shr.b64 	%rhs, %rd2579, 28;
	add.u64 	%rd2593, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2579, 30;
	shr.b64 	%rhs, %rd2579, 34;
	add.u64 	%rd2594, %lhs, %rhs;
	}
	xor.b64  	%rd2595, %rd2593, %rd2594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2579, 25;
	shr.b64 	%rhs, %rd2579, 39;
	add.u64 	%rd2596, %lhs, %rhs;
	}
	xor.b64  	%rd2597, %rd2595, %rd2596;
	and.b64  	%rd2598, %rd2579, %rd2555;
	xor.b64  	%rd2599, %rd2579, %rd2555;
	and.b64  	%rd2600, %rd2599, %rd2531;
	or.b64  	%rd2601, %rd2600, %rd2598;
	add.s64 	%rd2602, %rd2601, %rd2597;
	add.s64 	%rd2603, %rd2602, %rd2591;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2592, 50;
	shr.b64 	%rhs, %rd2592, 14;
	add.u64 	%rd2604, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2592, 46;
	shr.b64 	%rhs, %rd2592, 18;
	add.u64 	%rd2605, %lhs, %rhs;
	}
	xor.b64  	%rd2606, %rd2604, %rd2605;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2592, 23;
	shr.b64 	%rhs, %rd2592, 41;
	add.u64 	%rd2607, %lhs, %rhs;
	}
	xor.b64  	%rd2608, %rd2606, %rd2607;
	xor.b64  	%rd2609, %rd2568, %rd2544;
	and.b64  	%rd2610, %rd2592, %rd2609;
	xor.b64  	%rd2611, %rd2610, %rd2544;
	add.s64 	%rd2612, %rd2320, %rd2520;
	add.s64 	%rd2613, %rd2612, %rd2611;
	add.s64 	%rd2614, %rd2613, %rd2608;
	add.s64 	%rd2615, %rd2614, 2944078676154940804;
	add.s64 	%rd2616, %rd2615, %rd2531;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2603, 36;
	shr.b64 	%rhs, %rd2603, 28;
	add.u64 	%rd2617, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2603, 30;
	shr.b64 	%rhs, %rd2603, 34;
	add.u64 	%rd2618, %lhs, %rhs;
	}
	xor.b64  	%rd2619, %rd2617, %rd2618;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2603, 25;
	shr.b64 	%rhs, %rd2603, 39;
	add.u64 	%rd2620, %lhs, %rhs;
	}
	xor.b64  	%rd2621, %rd2619, %rd2620;
	and.b64  	%rd2622, %rd2603, %rd2579;
	xor.b64  	%rd2623, %rd2603, %rd2579;
	and.b64  	%rd2624, %rd2623, %rd2555;
	or.b64  	%rd2625, %rd2624, %rd2622;
	add.s64 	%rd2626, %rd2625, %rd2621;
	add.s64 	%rd2627, %rd2626, %rd2615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2616, 50;
	shr.b64 	%rhs, %rd2616, 14;
	add.u64 	%rd2628, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2616, 46;
	shr.b64 	%rhs, %rd2616, 18;
	add.u64 	%rd2629, %lhs, %rhs;
	}
	xor.b64  	%rd2630, %rd2628, %rd2629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2616, 23;
	shr.b64 	%rhs, %rd2616, 41;
	add.u64 	%rd2631, %lhs, %rhs;
	}
	xor.b64  	%rd2632, %rd2630, %rd2631;
	xor.b64  	%rd2633, %rd2592, %rd2568;
	and.b64  	%rd2634, %rd2616, %rd2633;
	xor.b64  	%rd2635, %rd2634, %rd2568;
	add.s64 	%rd2636, %rd2333, %rd2544;
	add.s64 	%rd2637, %rd2636, %rd2635;
	add.s64 	%rd2638, %rd2637, %rd2632;
	add.s64 	%rd2639, %rd2638, 3659926193048069267;
	add.s64 	%rd2640, %rd2639, %rd2555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2627, 36;
	shr.b64 	%rhs, %rd2627, 28;
	add.u64 	%rd2641, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2627, 30;
	shr.b64 	%rhs, %rd2627, 34;
	add.u64 	%rd2642, %lhs, %rhs;
	}
	xor.b64  	%rd2643, %rd2641, %rd2642;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2627, 25;
	shr.b64 	%rhs, %rd2627, 39;
	add.u64 	%rd2644, %lhs, %rhs;
	}
	xor.b64  	%rd2645, %rd2643, %rd2644;
	and.b64  	%rd2646, %rd2627, %rd2603;
	xor.b64  	%rd2647, %rd2627, %rd2603;
	and.b64  	%rd2648, %rd2647, %rd2579;
	or.b64  	%rd2649, %rd2648, %rd2646;
	add.s64 	%rd2650, %rd2649, %rd2645;
	add.s64 	%rd2651, %rd2650, %rd2639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2640, 50;
	shr.b64 	%rhs, %rd2640, 14;
	add.u64 	%rd2652, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2640, 46;
	shr.b64 	%rhs, %rd2640, 18;
	add.u64 	%rd2653, %lhs, %rhs;
	}
	xor.b64  	%rd2654, %rd2652, %rd2653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2640, 23;
	shr.b64 	%rhs, %rd2640, 41;
	add.u64 	%rd2655, %lhs, %rhs;
	}
	xor.b64  	%rd2656, %rd2654, %rd2655;
	xor.b64  	%rd2657, %rd2616, %rd2592;
	and.b64  	%rd2658, %rd2640, %rd2657;
	xor.b64  	%rd2659, %rd2658, %rd2592;
	add.s64 	%rd2660, %rd2346, %rd2568;
	add.s64 	%rd2661, %rd2660, %rd2659;
	add.s64 	%rd2662, %rd2661, %rd2656;
	add.s64 	%rd2663, %rd2662, 4368137639120453308;
	add.s64 	%rd2664, %rd2663, %rd2579;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2651, 36;
	shr.b64 	%rhs, %rd2651, 28;
	add.u64 	%rd2665, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2651, 30;
	shr.b64 	%rhs, %rd2651, 34;
	add.u64 	%rd2666, %lhs, %rhs;
	}
	xor.b64  	%rd2667, %rd2665, %rd2666;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2651, 25;
	shr.b64 	%rhs, %rd2651, 39;
	add.u64 	%rd2668, %lhs, %rhs;
	}
	xor.b64  	%rd2669, %rd2667, %rd2668;
	and.b64  	%rd2670, %rd2651, %rd2627;
	xor.b64  	%rd2671, %rd2651, %rd2627;
	and.b64  	%rd2672, %rd2671, %rd2603;
	or.b64  	%rd2673, %rd2672, %rd2670;
	add.s64 	%rd2674, %rd2673, %rd2669;
	add.s64 	%rd2675, %rd2674, %rd2663;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2664, 50;
	shr.b64 	%rhs, %rd2664, 14;
	add.u64 	%rd2676, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2664, 46;
	shr.b64 	%rhs, %rd2664, 18;
	add.u64 	%rd2677, %lhs, %rhs;
	}
	xor.b64  	%rd2678, %rd2676, %rd2677;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2664, 23;
	shr.b64 	%rhs, %rd2664, 41;
	add.u64 	%rd2679, %lhs, %rhs;
	}
	xor.b64  	%rd2680, %rd2678, %rd2679;
	xor.b64  	%rd2681, %rd2640, %rd2616;
	and.b64  	%rd2682, %rd2664, %rd2681;
	xor.b64  	%rd2683, %rd2682, %rd2616;
	add.s64 	%rd2684, %rd2359, %rd2592;
	add.s64 	%rd2685, %rd2684, %rd2683;
	add.s64 	%rd2686, %rd2685, %rd2680;
	add.s64 	%rd2687, %rd2686, 4836135668995329356;
	add.s64 	%rd2688, %rd2687, %rd2603;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2675, 36;
	shr.b64 	%rhs, %rd2675, 28;
	add.u64 	%rd2689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2675, 30;
	shr.b64 	%rhs, %rd2675, 34;
	add.u64 	%rd2690, %lhs, %rhs;
	}
	xor.b64  	%rd2691, %rd2689, %rd2690;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2675, 25;
	shr.b64 	%rhs, %rd2675, 39;
	add.u64 	%rd2692, %lhs, %rhs;
	}
	xor.b64  	%rd2693, %rd2691, %rd2692;
	and.b64  	%rd2694, %rd2675, %rd2651;
	xor.b64  	%rd2695, %rd2675, %rd2651;
	and.b64  	%rd2696, %rd2695, %rd2627;
	or.b64  	%rd2697, %rd2696, %rd2694;
	add.s64 	%rd2698, %rd2697, %rd2693;
	add.s64 	%rd2699, %rd2698, %rd2687;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2688, 50;
	shr.b64 	%rhs, %rd2688, 14;
	add.u64 	%rd2700, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2688, 46;
	shr.b64 	%rhs, %rd2688, 18;
	add.u64 	%rd2701, %lhs, %rhs;
	}
	xor.b64  	%rd2702, %rd2700, %rd2701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2688, 23;
	shr.b64 	%rhs, %rd2688, 41;
	add.u64 	%rd2703, %lhs, %rhs;
	}
	xor.b64  	%rd2704, %rd2702, %rd2703;
	xor.b64  	%rd2705, %rd2664, %rd2640;
	and.b64  	%rd2706, %rd2688, %rd2705;
	xor.b64  	%rd2707, %rd2706, %rd2640;
	add.s64 	%rd2708, %rd2372, %rd2616;
	add.s64 	%rd2709, %rd2708, %rd2707;
	add.s64 	%rd2710, %rd2709, %rd2704;
	add.s64 	%rd2711, %rd2710, 5532061633213252278;
	add.s64 	%rd2712, %rd2711, %rd2627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2699, 36;
	shr.b64 	%rhs, %rd2699, 28;
	add.u64 	%rd2713, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2699, 30;
	shr.b64 	%rhs, %rd2699, 34;
	add.u64 	%rd2714, %lhs, %rhs;
	}
	xor.b64  	%rd2715, %rd2713, %rd2714;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2699, 25;
	shr.b64 	%rhs, %rd2699, 39;
	add.u64 	%rd2716, %lhs, %rhs;
	}
	xor.b64  	%rd2717, %rd2715, %rd2716;
	and.b64  	%rd2718, %rd2699, %rd2675;
	xor.b64  	%rd2719, %rd2699, %rd2675;
	and.b64  	%rd2720, %rd2719, %rd2651;
	or.b64  	%rd2721, %rd2720, %rd2718;
	add.s64 	%rd2722, %rd2721, %rd2717;
	add.s64 	%rd2723, %rd2722, %rd2711;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2712, 50;
	shr.b64 	%rhs, %rd2712, 14;
	add.u64 	%rd2724, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2712, 46;
	shr.b64 	%rhs, %rd2712, 18;
	add.u64 	%rd2725, %lhs, %rhs;
	}
	xor.b64  	%rd2726, %rd2724, %rd2725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2712, 23;
	shr.b64 	%rhs, %rd2712, 41;
	add.u64 	%rd2727, %lhs, %rhs;
	}
	xor.b64  	%rd2728, %rd2726, %rd2727;
	xor.b64  	%rd2729, %rd2688, %rd2664;
	and.b64  	%rd2730, %rd2712, %rd2729;
	xor.b64  	%rd2731, %rd2730, %rd2664;
	add.s64 	%rd2732, %rd2385, %rd2640;
	add.s64 	%rd2733, %rd2732, %rd2731;
	add.s64 	%rd2734, %rd2733, %rd2728;
	add.s64 	%rd2735, %rd2734, 6448918945643986474;
	add.s64 	%rd2736, %rd2735, %rd2651;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2723, 36;
	shr.b64 	%rhs, %rd2723, 28;
	add.u64 	%rd2737, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2723, 30;
	shr.b64 	%rhs, %rd2723, 34;
	add.u64 	%rd2738, %lhs, %rhs;
	}
	xor.b64  	%rd2739, %rd2737, %rd2738;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2723, 25;
	shr.b64 	%rhs, %rd2723, 39;
	add.u64 	%rd2740, %lhs, %rhs;
	}
	xor.b64  	%rd2741, %rd2739, %rd2740;
	and.b64  	%rd2742, %rd2723, %rd2699;
	xor.b64  	%rd2743, %rd2723, %rd2699;
	and.b64  	%rd2744, %rd2743, %rd2675;
	or.b64  	%rd2745, %rd2744, %rd2742;
	add.s64 	%rd2746, %rd2745, %rd2741;
	add.s64 	%rd2747, %rd2746, %rd2735;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2736, 50;
	shr.b64 	%rhs, %rd2736, 14;
	add.u64 	%rd2748, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2736, 46;
	shr.b64 	%rhs, %rd2736, 18;
	add.u64 	%rd2749, %lhs, %rhs;
	}
	xor.b64  	%rd2750, %rd2748, %rd2749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2736, 23;
	shr.b64 	%rhs, %rd2736, 41;
	add.u64 	%rd2751, %lhs, %rhs;
	}
	xor.b64  	%rd2752, %rd2750, %rd2751;
	xor.b64  	%rd2753, %rd2712, %rd2688;
	and.b64  	%rd2754, %rd2736, %rd2753;
	xor.b64  	%rd2755, %rd2754, %rd2688;
	add.s64 	%rd2756, %rd2398, %rd2664;
	add.s64 	%rd2757, %rd2756, %rd2755;
	add.s64 	%rd2758, %rd2757, %rd2752;
	add.s64 	%rd2759, %rd2758, 6902733635092675308;
	add.s64 	%rd2760, %rd2759, %rd2675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2747, 36;
	shr.b64 	%rhs, %rd2747, 28;
	add.u64 	%rd2761, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2747, 30;
	shr.b64 	%rhs, %rd2747, 34;
	add.u64 	%rd2762, %lhs, %rhs;
	}
	xor.b64  	%rd2763, %rd2761, %rd2762;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2747, 25;
	shr.b64 	%rhs, %rd2747, 39;
	add.u64 	%rd2764, %lhs, %rhs;
	}
	xor.b64  	%rd2765, %rd2763, %rd2764;
	and.b64  	%rd2766, %rd2747, %rd2723;
	xor.b64  	%rd2767, %rd2747, %rd2723;
	and.b64  	%rd2768, %rd2767, %rd2699;
	or.b64  	%rd2769, %rd2768, %rd2766;
	add.s64 	%rd2770, %rd2769, %rd2765;
	add.s64 	%rd2771, %rd2770, %rd2759;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2760, 50;
	shr.b64 	%rhs, %rd2760, 14;
	add.u64 	%rd2772, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2760, 46;
	shr.b64 	%rhs, %rd2760, 18;
	add.u64 	%rd2773, %lhs, %rhs;
	}
	xor.b64  	%rd2774, %rd2772, %rd2773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2760, 23;
	shr.b64 	%rhs, %rd2760, 41;
	add.u64 	%rd2775, %lhs, %rhs;
	}
	xor.b64  	%rd2776, %rd2774, %rd2775;
	xor.b64  	%rd2777, %rd2736, %rd2712;
	and.b64  	%rd2778, %rd2760, %rd2777;
	xor.b64  	%rd2779, %rd2778, %rd2712;
	add.s64 	%rd2780, %rd2411, %rd2688;
	add.s64 	%rd2781, %rd2780, %rd2779;
	add.s64 	%rd2782, %rd2781, %rd2776;
	add.s64 	%rd2783, %rd2782, 7801388544844847127;
	add.s64 	%rd2784, %rd2783, %rd2699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2771, 36;
	shr.b64 	%rhs, %rd2771, 28;
	add.u64 	%rd2785, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2771, 30;
	shr.b64 	%rhs, %rd2771, 34;
	add.u64 	%rd2786, %lhs, %rhs;
	}
	xor.b64  	%rd2787, %rd2785, %rd2786;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2771, 25;
	shr.b64 	%rhs, %rd2771, 39;
	add.u64 	%rd2788, %lhs, %rhs;
	}
	xor.b64  	%rd2789, %rd2787, %rd2788;
	and.b64  	%rd2790, %rd2771, %rd2747;
	xor.b64  	%rd2791, %rd2771, %rd2747;
	and.b64  	%rd2792, %rd2791, %rd2723;
	or.b64  	%rd2793, %rd2792, %rd2790;
	add.s64 	%rd2794, %rd2793, %rd2789;
	add.s64 	%rd2795, %rd2794, %rd2783;
	add.s64 	%rd2796, %rd54, %rd2795;
	st.local.u64 	[%rd9], %rd2796;
	add.s64 	%rd2797, %rd60, %rd2771;
	st.local.u64 	[%rd9+8], %rd2797;
	add.s64 	%rd2798, %rd63, %rd2747;
	st.local.u64 	[%rd9+16], %rd2798;
	add.s64 	%rd2799, %rd52, %rd2723;
	st.local.u64 	[%rd9+24], %rd2799;
	add.s64 	%rd2800, %rd37, %rd2784;
	st.local.u64 	[%rd9+32], %rd2800;
	add.s64 	%rd2801, %rd45, %rd2760;
	st.local.u64 	[%rd9+40], %rd2801;
	add.s64 	%rd2802, %rd44, %rd2736;
	st.local.u64 	[%rd9+48], %rd2802;
	add.s64 	%rd2803, %rd36, %rd2712;
	st.local.u64 	[%rd9+56], %rd2803;
	st.local.v2.u32 	[%rd9+64], {%r7761, %r7760};
	st.local.v2.u32 	[%rd9+72], {%r7759, %r7758};
	st.local.v2.u32 	[%rd9+80], {%r7765, %r7764};
	st.local.v2.u32 	[%rd9+88], {%r7763, %r7762};
	st.local.v2.u32 	[%rd9+96], {%r7769, %r7768};
	st.local.v2.u32 	[%rd9+104], {%r7767, %r7766};
	st.local.v2.u32 	[%rd9+112], {%r7773, %r7772};
	st.local.v2.u32 	[%rd9+120], {%r7771, %r7770};
	st.local.v2.u32 	[%rd9+128], {%r7777, %r7776};
	st.local.v2.u32 	[%rd9+136], {%r7775, %r7774};
	st.local.v2.u32 	[%rd9+144], {%r7781, %r7780};
	st.local.v2.u32 	[%rd9+152], {%r7779, %r7778};
	st.local.u32 	[%rd9+160], %r7785;
	st.local.u32 	[%rd9+164], %r7784;
	st.local.v2.u32 	[%rd9+168], {%r7783, %r7782};
	st.local.v2.u32 	[%rd9+176], {%r7789, %r7788};
	st.local.v2.u32 	[%rd9+184], {%r7787, %r7786};

$L__BB0_161:
	ret;

}
.func sha512_update_global_utf16le_swap(
	.param .b64 sha512_update_global_utf16le_swap_param_0,
	.param .b64 sha512_update_global_utf16le_swap_param_1,
	.param .b32 sha512_update_global_utf16le_swap_param_2
)
{
	.local .align 16 .b8 	__local_depot1[240];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<279>;
	.reg .b16 	%rs<40>;
	.reg .b32 	%r<20403>;
	.reg .b64 	%rd<11265>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd26, [sha512_update_global_utf16le_swap_param_0];
	ld.param.u64 	%rd11264, [sha512_update_global_utf16le_swap_param_1];
	ld.param.u32 	%r1773, [sha512_update_global_utf16le_swap_param_2];
	cvta.to.local.u64 	%rd1, %rd26;
	add.u64 	%rd28, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	add.u64 	%rd3, %SPL, 0;
	add.u64 	%rd30, %SP, 128;
	add.u64 	%rd4, %SPL, 128;
	add.u64 	%rd31, %SP, 144;
	add.u64 	%rd5, %SPL, 144;
	add.u64 	%rd32, %SP, 160;
	add.u64 	%rd6, %SPL, 160;
	add.u64 	%rd33, %SP, 176;
	add.u64 	%rd7, %SPL, 176;
	add.u64 	%rd34, %SP, 192;
	add.u64 	%rd8, %SPL, 192;
	add.u64 	%rd35, %SP, 208;
	add.u64 	%rd9, %SPL, 208;
	add.u64 	%rd36, %SP, 224;
	add.u64 	%rd10, %SPL, 224;
	ld.global.u32 	%r20305, [%rd11264];
	and.b32  	%r3511, %r20305, -2139062144;
	setp.ne.s32 	%p1, %r3511, 0;
	@%p1 bra 	$L__BB1_9;

	ld.global.u32 	%r3512, [%rd11264+4];
	and.b32  	%r3513, %r3512, -2139062144;
	setp.ne.s32 	%p2, %r3513, 0;
	@%p2 bra 	$L__BB1_9;

	ld.global.u32 	%r3514, [%rd11264+8];
	and.b32  	%r3515, %r3514, -2139062144;
	setp.ne.s32 	%p3, %r3515, 0;
	@%p3 bra 	$L__BB1_9;

	ld.global.u32 	%r3516, [%rd11264+12];
	and.b32  	%r3517, %r3516, -2139062144;
	setp.ne.s32 	%p4, %r3517, 0;
	@%p4 bra 	$L__BB1_9;

	ld.global.u32 	%r3518, [%rd11264+16];
	and.b32  	%r3519, %r3518, -2139062144;
	setp.ne.s32 	%p5, %r3519, 0;
	@%p5 bra 	$L__BB1_9;

	ld.global.u32 	%r3520, [%rd11264+20];
	and.b32  	%r3521, %r3520, -2139062144;
	setp.ne.s32 	%p6, %r3521, 0;
	@%p6 bra 	$L__BB1_9;
	bra.uni 	$L__BB1_6;

$L__BB1_9:
	mov.u32 	%r20203, 0;
	mov.u32 	%r20204, %r20203;
	mov.u32 	%r20198, %r20203;

$L__BB1_10:
	mov.u32 	%r20206, %r20203;
	setp.eq.s32 	%p9, %r20206, 0;
	setp.ge.s32 	%p10, %r20198, %r1773;
	and.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB1_402;

	mov.u64 	%rd11263, 0;
	mov.u64 	%rd11262, %rd2;

$L__BB1_12:
	add.s64 	%rd13, %rd11262, 4;
	mov.u32 	%r20203, 0;
	st.local.u32 	[%rd11262+4], %r20203;
	add.s64 	%rd11263, %rd11263, 1;
	setp.lt.u64 	%p12, %rd11263, 31;
	mov.u64 	%rd11262, %rd13;
	@%p12 bra 	$L__BB1_12;

	st.local.u32 	[%rd2], %r20204;
	setp.gt.s32 	%p13, %r20206, 127;
	or.pred  	%p15, %p10, %p13;
	mov.u32 	%r20204, %r20203;
	@%p15 bra 	$L__BB1_74;

	mov.u32 	%r20201, 0;
	mov.u32 	%r20200, %r20201;

$L__BB1_15:
	mov.u32 	%r20203, %r20200;
	mov.u32 	%r20204, %r20201;
	mov.u32 	%r8, %r20198;
	mov.u32 	%r7, %r20206;
	cvt.s64.s32 	%rd40, %r8;
	add.s64 	%rd41, %rd11264, %rd40;
	ld.global.u8 	%rs1, [%rd41];
	cvt.u32.u16 	%r11, %rs1;
	setp.gt.u16 	%p16, %rs1, 251;
	mov.u32 	%r20188, 5;
	@%p16 bra 	$L__BB1_18;

	setp.gt.u16 	%p17, %rs1, 247;
	mov.u32 	%r20188, 4;
	@%p17 bra 	$L__BB1_18;

	setp.gt.u16 	%p18, %rs1, 239;
	setp.gt.u16 	%p19, %rs1, 191;
	selp.u32 	%r3536, 1, 0, %p19;
	setp.gt.u16 	%p20, %rs1, 223;
	selp.b32 	%r3537, 2, %r3536, %p20;
	selp.b32 	%r20188, 3, %r3537, %p18;

$L__BB1_18:
	add.s32 	%r3539, %r20188, %r8;
	setp.gt.s32 	%p21, %r3539, 255;
	mov.u32 	%r20206, -1;
	mov.u32 	%r20198, %r1773;
	@%p21 bra 	$L__BB1_74;

	setp.eq.s32 	%p22, %r20188, 0;
	@%p22 bra 	$L__BB1_67;

	setp.eq.s32 	%p23, %r20188, 1;
	@%p23 bra 	$L__BB1_64;
	bra.uni 	$L__BB1_21;

$L__BB1_64:
	add.s16 	%rs31, %rs1, 62;
	and.b16  	%rs32, %rs31, 255;
	setp.gt.u16 	%p77, %rs32, 29;
	mov.u32 	%r20198, %r1773;
	@%p77 bra 	$L__BB1_74;

	add.s32 	%r3660, %r8, 1;
	cvt.s64.s32 	%rd104, %r3660;
	add.s64 	%rd105, %rd11264, %rd104;
	ld.global.u8 	%rs2, [%rd105];
	setp.gt.u16 	%p78, %rs2, 191;
	selp.u32 	%r3661, 1, 0, %p78;
	shr.u16 	%rs33, %rs2, 7;
	xor.b16  	%rs34, %rs33, 1;
	cvt.u32.u16 	%r3662, %rs34;
	or.b32  	%r3663, %r3662, %r3661;
	setp.ne.s32 	%p79, %r3663, 0;
	mov.u32 	%r20198, %r1773;
	@%p79 bra 	$L__BB1_74;

	shl.b32 	%r3664, %r11, 6;
	add.s32 	%r20198, %r8, 2;
	cvt.u32.u16 	%r3665, %rs2;
	add.s32 	%r3666, %r3665, %r3664;
	add.s32 	%r20199, %r3666, -12416;
	bra.uni 	$L__BB1_69;

$L__BB1_67:
	cvt.s16.s8 	%rs35, %rs1;
	setp.lt.s16 	%p80, %rs35, 0;
	mov.u32 	%r20198, %r1773;
	@%p80 bra 	$L__BB1_74;

	add.s32 	%r20198, %r8, 1;
	mov.u32 	%r20199, %r11;
	bra.uni 	$L__BB1_69;

$L__BB1_21:
	setp.eq.s32 	%p24, %r20188, 2;
	@%p24 bra 	$L__BB1_45;
	bra.uni 	$L__BB1_22;

$L__BB1_45:
	setp.eq.s16 	%p54, %rs1, 224;
	@%p54 bra 	$L__BB1_58;
	bra.uni 	$L__BB1_46;

$L__BB1_58:
	add.s32 	%r3642, %r8, 1;
	mov.u32 	%r20197, 1;
	cvt.s64.s32 	%rd96, %r3642;
	add.s64 	%rd97, %rd11264, %rd96;
	ld.global.u8 	%rs29, [%rd97];
	and.b16  	%rs30, %rs29, 224;
	setp.ne.s16 	%p73, %rs30, 160;
	@%p73 bra 	$L__BB1_60;

	add.s32 	%r3643, %r8, 2;
	cvt.s64.s32 	%rd98, %r3643;
	add.s64 	%rd99, %rd11264, %rd98;
	ld.global.u8 	%r3644, [%rd99];
	setp.gt.u32 	%p74, %r3644, 191;
	selp.u32 	%r3645, 1, 0, %p74;
	shr.u32 	%r3646, %r3644, 7;
	xor.b32  	%r3647, %r3646, 1;
	or.b32  	%r20197, %r3647, %r3645;

$L__BB1_60:
	setp.ne.s32 	%p75, %r20197, 0;
	@%p75 bra 	$L__BB1_62;
	bra.uni 	$L__BB1_61;

$L__BB1_22:
	setp.eq.s32 	%p25, %r20188, 3;
	@%p25 bra 	$L__BB1_27;
	bra.uni 	$L__BB1_23;

$L__BB1_27:
	setp.eq.s16 	%p28, %rs1, 240;
	@%p28 bra 	$L__BB1_38;
	bra.uni 	$L__BB1_28;

$L__BB1_38:
	add.s32 	%r3597, %r8, 1;
	mov.u32 	%r20192, 1;
	cvt.s64.s32 	%rd72, %r3597;
	add.s64 	%rd73, %rd11264, %rd72;
	ld.global.u8 	%rs15, [%rd73];
	add.s16 	%rs16, %rs15, 112;
	and.b16  	%rs17, %rs16, 255;
	setp.gt.u16 	%p47, %rs17, 47;
	@%p47 bra 	$L__BB1_41;

	add.s32 	%r3599, %r8, 2;
	cvt.s64.s32 	%rd74, %r3599;
	add.s64 	%rd75, %rd11264, %rd74;
	ld.global.u8 	%rs18, [%rd75];
	cvt.s16.s8 	%rs19, %rs18;
	setp.gt.s16 	%p48, %rs19, -1;
	setp.gt.u16 	%p49, %rs18, 191;
	or.pred  	%p50, %p48, %p49;
	@%p50 bra 	$L__BB1_41;

	add.s32 	%r3600, %r8, 3;
	cvt.s64.s32 	%rd76, %r3600;
	add.s64 	%rd77, %rd11264, %rd76;
	ld.global.u8 	%r3601, [%rd77];
	setp.gt.u32 	%p51, %r3601, 191;
	selp.u32 	%r3602, 1, 0, %p51;
	shr.u32 	%r3603, %r3601, 7;
	xor.b32  	%r3604, %r3603, 1;
	or.b32  	%r20192, %r3604, %r3602;

$L__BB1_41:
	setp.ne.s32 	%p52, %r20192, 0;
	@%p52 bra 	$L__BB1_43;
	bra.uni 	$L__BB1_42;

$L__BB1_46:
	add.s16 	%rs20, %rs1, 31;
	and.b16  	%rs21, %rs20, 255;
	setp.lt.u16 	%p55, %rs21, 12;
	@%p55 bra 	$L__BB1_55;
	bra.uni 	$L__BB1_47;

$L__BB1_55:
	add.s32 	%r3635, %r8, 1;
	mov.u32 	%r20197, 1;
	cvt.s64.s32 	%rd92, %r3635;
	add.s64 	%rd93, %rd11264, %rd92;
	ld.global.u8 	%rs27, [%rd93];
	cvt.s16.s8 	%rs28, %rs27;
	setp.gt.s16 	%p68, %rs28, -1;
	setp.gt.u16 	%p69, %rs27, 191;
	or.pred  	%p70, %p68, %p69;
	@%p70 bra 	$L__BB1_57;

	add.s32 	%r3636, %r8, 2;
	cvt.s64.s32 	%rd94, %r3636;
	add.s64 	%rd95, %rd11264, %rd94;
	ld.global.u8 	%r3637, [%rd95];
	setp.gt.u32 	%p71, %r3637, 191;
	selp.u32 	%r3638, 1, 0, %p71;
	shr.u32 	%r3639, %r3637, 7;
	xor.b32  	%r3640, %r3639, 1;
	or.b32  	%r20197, %r3640, %r3638;

$L__BB1_57:
	setp.eq.s32 	%p72, %r20197, 0;
	@%p72 bra 	$L__BB1_61;
	bra.uni 	$L__BB1_62;

$L__BB1_23:
	mov.u32 	%r20199, 0;
	setp.eq.s32 	%p26, %r20188, 5;
	@%p26 bra 	$L__BB1_26;

	setp.ne.s32 	%p27, %r20188, 4;
	mov.u32 	%r20198, %r8;
	@%p27 bra 	$L__BB1_69;

	add.s32 	%r3541, %r8, 1;
	cvt.s64.s32 	%rd42, %r3541;
	add.s64 	%rd43, %rd11264, %rd42;
	ld.global.u8 	%r3542, [%rd43];
	shl.b32 	%r3543, %r11, 6;
	add.s32 	%r3544, %r3543, %r3542;
	shl.b32 	%r3545, %r3544, 6;
	add.s32 	%r3546, %r8, 2;
	cvt.s64.s32 	%rd44, %r3546;
	add.s64 	%rd45, %rd11264, %rd44;
	ld.global.u8 	%r3547, [%rd45];
	add.s32 	%r3548, %r3545, %r3547;
	shl.b32 	%r3549, %r3548, 6;
	add.s32 	%r3550, %r8, 3;
	cvt.s64.s32 	%rd46, %r3550;
	add.s64 	%rd47, %rd11264, %rd46;
	ld.global.u8 	%r3551, [%rd47];
	add.s32 	%r3552, %r3549, %r3551;
	shl.b32 	%r3553, %r3552, 6;
	add.s32 	%r20198, %r8, 5;
	add.s32 	%r3554, %r8, 4;
	cvt.s64.s32 	%rd48, %r3554;
	add.s64 	%rd49, %rd11264, %rd48;
	ld.global.u8 	%r3555, [%rd49];
	add.s32 	%r3556, %r3555, %r3553;
	add.s32 	%r20199, %r3556, 100130688;
	bra.uni 	$L__BB1_69;

$L__BB1_28:
	add.s16 	%rs5, %rs1, 15;
	and.b16  	%rs6, %rs5, 255;
	setp.lt.u16 	%p29, %rs6, 3;
	@%p29 bra 	$L__BB1_34;
	bra.uni 	$L__BB1_29;

$L__BB1_34:
	add.s32 	%r3588, %r8, 1;
	mov.u32 	%r20192, 1;
	cvt.s64.s32 	%rd66, %r3588;
	add.s64 	%rd67, %rd11264, %rd66;
	ld.global.u8 	%rs11, [%rd67];
	cvt.s16.s8 	%rs12, %rs11;
	setp.gt.s16 	%p39, %rs12, -1;
	setp.gt.u16 	%p40, %rs11, 191;
	or.pred  	%p41, %p39, %p40;
	@%p41 bra 	$L__BB1_37;

	add.s32 	%r3590, %r8, 2;
	cvt.s64.s32 	%rd68, %r3590;
	add.s64 	%rd69, %rd11264, %rd68;
	ld.global.u8 	%rs13, [%rd69];
	cvt.s16.s8 	%rs14, %rs13;
	setp.gt.s16 	%p42, %rs14, -1;
	setp.gt.u16 	%p43, %rs13, 191;
	or.pred  	%p44, %p42, %p43;
	@%p44 bra 	$L__BB1_37;

	add.s32 	%r3591, %r8, 3;
	cvt.s64.s32 	%rd70, %r3591;
	add.s64 	%rd71, %rd11264, %rd70;
	ld.global.u8 	%r3592, [%rd71];
	setp.gt.u32 	%p45, %r3592, 191;
	selp.u32 	%r3593, 1, 0, %p45;
	shr.u32 	%r3594, %r3592, 7;
	xor.b32  	%r3595, %r3594, 1;
	or.b32  	%r20192, %r3595, %r3593;

$L__BB1_37:
	setp.eq.s32 	%p46, %r20192, 0;
	@%p46 bra 	$L__BB1_42;
	bra.uni 	$L__BB1_43;

$L__BB1_47:
	setp.eq.s16 	%p56, %rs1, 237;
	@%p56 bra 	$L__BB1_52;
	bra.uni 	$L__BB1_48;

$L__BB1_52:
	add.s32 	%r3628, %r8, 1;
	mov.u32 	%r20197, 1;
	cvt.s64.s32 	%rd88, %r3628;
	add.s64 	%rd89, %rd11264, %rd88;
	ld.global.u8 	%rs25, [%rd89];
	cvt.s16.s8 	%rs26, %rs25;
	setp.gt.s16 	%p63, %rs26, -1;
	setp.gt.u16 	%p64, %rs25, 159;
	or.pred  	%p65, %p63, %p64;
	@%p65 bra 	$L__BB1_54;

	add.s32 	%r3629, %r8, 2;
	cvt.s64.s32 	%rd90, %r3629;
	add.s64 	%rd91, %rd11264, %rd90;
	ld.global.u8 	%r3630, [%rd91];
	setp.gt.u32 	%p66, %r3630, 191;
	selp.u32 	%r3631, 1, 0, %p66;
	shr.u32 	%r3632, %r3630, 7;
	xor.b32  	%r3633, %r3632, 1;
	or.b32  	%r20197, %r3633, %r3631;

$L__BB1_54:
	setp.eq.s32 	%p67, %r20197, 0;
	@%p67 bra 	$L__BB1_61;
	bra.uni 	$L__BB1_62;

$L__BB1_26:
	add.s32 	%r3557, %r8, 1;
	cvt.s64.s32 	%rd50, %r3557;
	add.s64 	%rd51, %rd11264, %rd50;
	ld.global.u8 	%r3558, [%rd51];
	shl.b32 	%r3559, %r11, 6;
	add.s32 	%r3560, %r3559, %r3558;
	shl.b32 	%r3561, %r3560, 6;
	add.s32 	%r3562, %r8, 2;
	cvt.s64.s32 	%rd52, %r3562;
	add.s64 	%rd53, %rd11264, %rd52;
	ld.global.u8 	%r3563, [%rd53];
	add.s32 	%r3564, %r3561, %r3563;
	shl.b32 	%r3565, %r3564, 6;
	add.s32 	%r3566, %r8, 3;
	cvt.s64.s32 	%rd54, %r3566;
	add.s64 	%rd55, %rd11264, %rd54;
	ld.global.u8 	%r3567, [%rd55];
	add.s32 	%r3568, %r3565, %r3567;
	shl.b32 	%r3569, %r3568, 6;
	add.s32 	%r3570, %r8, 4;
	cvt.s64.s32 	%rd56, %r3570;
	add.s64 	%rd57, %rd11264, %rd56;
	ld.global.u8 	%r3571, [%rd57];
	add.s32 	%r3572, %r3569, %r3571;
	shl.b32 	%r3573, %r3572, 6;
	add.s32 	%r20198, %r8, 6;
	add.s32 	%r3574, %r8, 5;
	cvt.s64.s32 	%rd58, %r3574;
	add.s64 	%rd59, %rd11264, %rd58;
	ld.global.u8 	%r3575, [%rd59];
	add.s32 	%r3576, %r3575, %r3573;
	add.s32 	%r20199, %r3576, 2113396608;
	bra.uni 	$L__BB1_69;

$L__BB1_29:
	setp.ne.s16 	%p30, %rs1, 244;
	mov.u32 	%r20192, 1;
	@%p30 bra 	$L__BB1_43;

	add.s32 	%r3579, %r8, 1;
	mov.u32 	%r20192, 1;
	cvt.s64.s32 	%rd60, %r3579;
	add.s64 	%rd61, %rd11264, %rd60;
	ld.global.u8 	%rs7, [%rd61];
	cvt.s16.s8 	%rs8, %rs7;
	setp.gt.s16 	%p31, %rs8, -1;
	setp.gt.u16 	%p32, %rs7, 191;
	or.pred  	%p33, %p31, %p32;
	@%p33 bra 	$L__BB1_33;

	add.s32 	%r3581, %r8, 2;
	cvt.s64.s32 	%rd62, %r3581;
	add.s64 	%rd63, %rd11264, %rd62;
	ld.global.u8 	%rs9, [%rd63];
	cvt.s16.s8 	%rs10, %rs9;
	setp.gt.s16 	%p34, %rs10, -1;
	setp.gt.u16 	%p35, %rs9, 191;
	or.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB1_33;

	add.s32 	%r3582, %r8, 3;
	cvt.s64.s32 	%rd64, %r3582;
	add.s64 	%rd65, %rd11264, %rd64;
	ld.global.u8 	%r3583, [%rd65];
	setp.gt.u32 	%p37, %r3583, 191;
	selp.u32 	%r3584, 1, 0, %p37;
	shr.u32 	%r3585, %r3583, 7;
	xor.b32  	%r3586, %r3585, 1;
	or.b32  	%r20192, %r3586, %r3584;

$L__BB1_33:
	setp.eq.s32 	%p38, %r20192, 0;
	@%p38 bra 	$L__BB1_42;
	bra.uni 	$L__BB1_43;

$L__BB1_42:
	mov.u32 	%r20192, 0;

$L__BB1_43:
	setp.ne.s32 	%p53, %r20192, 0;
	mov.u32 	%r20198, %r1773;
	@%p53 bra 	$L__BB1_74;

	add.s32 	%r3607, %r8, 1;
	cvt.s64.s32 	%rd78, %r3607;
	add.s64 	%rd79, %rd11264, %rd78;
	ld.global.u8 	%r3608, [%rd79];
	shl.b32 	%r3609, %r11, 6;
	add.s32 	%r3610, %r3609, %r3608;
	shl.b32 	%r3611, %r3610, 6;
	add.s32 	%r3612, %r8, 2;
	cvt.s64.s32 	%rd80, %r3612;
	add.s64 	%rd81, %rd11264, %rd80;
	ld.global.u8 	%r3613, [%rd81];
	add.s32 	%r3614, %r3611, %r3613;
	shl.b32 	%r3615, %r3614, 6;
	add.s32 	%r20198, %r8, 4;
	add.s32 	%r3616, %r8, 3;
	cvt.s64.s32 	%rd82, %r3616;
	add.s64 	%rd83, %rd11264, %rd82;
	ld.global.u8 	%r3617, [%rd83];
	add.s32 	%r3618, %r3617, %r3615;
	add.s32 	%r20199, %r3618, -63447168;
	bra.uni 	$L__BB1_69;

$L__BB1_48:
	and.b16  	%rs22, %rs1, 254;
	setp.ne.s16 	%p57, %rs22, 238;
	mov.u32 	%r20197, 1;
	@%p57 bra 	$L__BB1_62;

	add.s32 	%r3621, %r8, 1;
	mov.u32 	%r20197, 1;
	cvt.s64.s32 	%rd84, %r3621;
	add.s64 	%rd85, %rd11264, %rd84;
	ld.global.u8 	%rs23, [%rd85];
	cvt.s16.s8 	%rs24, %rs23;
	setp.gt.s16 	%p58, %rs24, -1;
	setp.gt.u16 	%p59, %rs23, 191;
	or.pred  	%p60, %p58, %p59;
	@%p60 bra 	$L__BB1_51;

	add.s32 	%r3622, %r8, 2;
	cvt.s64.s32 	%rd86, %r3622;
	add.s64 	%rd87, %rd11264, %rd86;
	ld.global.u8 	%r3623, [%rd87];
	setp.gt.u32 	%p61, %r3623, 191;
	selp.u32 	%r3624, 1, 0, %p61;
	shr.u32 	%r3625, %r3623, 7;
	xor.b32  	%r3626, %r3625, 1;
	or.b32  	%r20197, %r3626, %r3624;

$L__BB1_51:
	setp.eq.s32 	%p62, %r20197, 0;
	@%p62 bra 	$L__BB1_61;
	bra.uni 	$L__BB1_62;

$L__BB1_61:
	mov.u32 	%r20197, 0;

$L__BB1_62:
	setp.ne.s32 	%p76, %r20197, 0;
	mov.u32 	%r20198, %r1773;
	@%p76 bra 	$L__BB1_74;

	add.s32 	%r3650, %r8, 1;
	cvt.s64.s32 	%rd100, %r3650;
	add.s64 	%rd101, %rd11264, %rd100;
	ld.global.u8 	%r3651, [%rd101];
	shl.b32 	%r3652, %r11, 6;
	add.s32 	%r3653, %r3652, %r3651;
	shl.b32 	%r3654, %r3653, 6;
	add.s32 	%r20198, %r8, 3;
	add.s32 	%r3655, %r8, 2;
	cvt.s64.s32 	%rd102, %r3655;
	add.s64 	%rd103, %rd11264, %rd102;
	ld.global.u8 	%r3656, [%rd103];
	add.s32 	%r3657, %r3656, %r3654;
	add.s32 	%r20199, %r3657, -925824;

$L__BB1_69:
	setp.lt.u32 	%p81, %r20199, 65536;
	@%p81 bra 	$L__BB1_72;
	bra.uni 	$L__BB1_70;

$L__BB1_72:
	cvt.s64.s32 	%rd114, %r7;
	add.s64 	%rd115, %rd2, %rd114;
	st.local.u8 	[%rd115], %r20199;
	shr.u32 	%r3679, %r20199, 8;
	add.s32 	%r20206, %r7, 2;
	add.s32 	%r3680, %r7, 1;
	cvt.s64.s32 	%rd116, %r3680;
	add.s64 	%rd117, %rd2, %rd116;
	st.local.u8 	[%rd117], %r3679;
	mov.u32 	%r20200, %r20203;
	mov.u32 	%r20201, %r20204;
	bra.uni 	$L__BB1_73;

$L__BB1_70:
	add.s32 	%r3670, %r20199, -65536;
	shr.u32 	%r3671, %r3670, 10;
	add.s32 	%r3672, %r3671, 55296;
	and.b32  	%r3673, %r3670, 1023;
	or.b32  	%r20201, %r3673, 56320;
	cvt.s64.s32 	%rd106, %r7;
	add.s64 	%rd107, %rd2, %rd106;
	st.local.u8 	[%rd107], %r3672;
	shr.u32 	%r3674, %r3672, 8;
	add.s32 	%r3675, %r7, 1;
	cvt.s64.s32 	%rd108, %r3675;
	add.s64 	%rd109, %rd2, %rd108;
	st.local.u8 	[%rd109], %r3674;
	setp.eq.s32 	%p82, %r7, 126;
	mov.u32 	%r20206, 128;
	mov.u32 	%r20200, 2;
	@%p82 bra 	$L__BB1_73;

	add.s32 	%r3676, %r7, 2;
	cvt.s64.s32 	%rd110, %r3676;
	add.s64 	%rd111, %rd2, %rd110;
	st.local.u8 	[%rd111], %r20201;
	shr.u32 	%r3677, %r20201, 8;
	add.s32 	%r20206, %r7, 4;
	add.s32 	%r3678, %r7, 3;
	cvt.s64.s32 	%rd112, %r3678;
	add.s64 	%rd113, %rd2, %rd112;
	st.local.u8 	[%rd113], %r3677;
	mov.u32 	%r20200, %r20203;
	mov.u32 	%r20201, %r20204;

$L__BB1_73:
	setp.lt.s32 	%p83, %r20206, 128;
	setp.lt.s32 	%p84, %r20198, %r1773;
	and.pred  	%p85, %p84, %p83;
	mov.u32 	%r20203, %r20200;
	mov.u32 	%r20204, %r20201;
	@%p85 bra 	$L__BB1_15;

$L__BB1_74:
	setp.eq.s32 	%p86, %r20206, -1;
	@%p86 bra 	$L__BB1_236;

	ld.local.u32 	%r3682, [%rd2];
	// begin inline asm
	prmt.b32 %r3681, %r3682, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2], %r3681;
	ld.local.u32 	%r3684, [%rd2+4];
	// begin inline asm
	prmt.b32 %r3683, %r3684, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+4], %r3683;
	ld.local.u32 	%r3686, [%rd2+8];
	// begin inline asm
	prmt.b32 %r3685, %r3686, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+8], %r3685;
	ld.local.u32 	%r3688, [%rd2+12];
	// begin inline asm
	prmt.b32 %r3687, %r3688, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+12], %r3687;
	ld.local.u32 	%r3690, [%rd2+16];
	// begin inline asm
	prmt.b32 %r3689, %r3690, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+16], %r3689;
	ld.local.u32 	%r3692, [%rd2+20];
	// begin inline asm
	prmt.b32 %r3691, %r3692, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+20], %r3691;
	ld.local.u32 	%r3694, [%rd2+24];
	// begin inline asm
	prmt.b32 %r3693, %r3694, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+24], %r3693;
	ld.local.u32 	%r3696, [%rd2+28];
	// begin inline asm
	prmt.b32 %r3695, %r3696, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+28], %r3695;
	ld.local.u32 	%r3698, [%rd2+32];
	// begin inline asm
	prmt.b32 %r3697, %r3698, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+32], %r3697;
	ld.local.u32 	%r3700, [%rd2+36];
	// begin inline asm
	prmt.b32 %r3699, %r3700, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+36], %r3699;
	ld.local.u32 	%r3702, [%rd2+40];
	// begin inline asm
	prmt.b32 %r3701, %r3702, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+40], %r3701;
	ld.local.u32 	%r3704, [%rd2+44];
	// begin inline asm
	prmt.b32 %r3703, %r3704, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+44], %r3703;
	ld.local.u32 	%r3706, [%rd2+48];
	// begin inline asm
	prmt.b32 %r3705, %r3706, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+48], %r3705;
	ld.local.u32 	%r3708, [%rd2+52];
	// begin inline asm
	prmt.b32 %r3707, %r3708, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+52], %r3707;
	ld.local.u32 	%r3710, [%rd2+56];
	// begin inline asm
	prmt.b32 %r3709, %r3710, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+56], %r3709;
	ld.local.u32 	%r3712, [%rd2+60];
	// begin inline asm
	prmt.b32 %r3711, %r3712, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+60], %r3711;
	ld.local.u32 	%r3714, [%rd2+64];
	// begin inline asm
	prmt.b32 %r3713, %r3714, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+64], %r3713;
	ld.local.u32 	%r3716, [%rd2+68];
	// begin inline asm
	prmt.b32 %r3715, %r3716, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+68], %r3715;
	ld.local.u32 	%r3718, [%rd2+72];
	// begin inline asm
	prmt.b32 %r3717, %r3718, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+72], %r3717;
	ld.local.u32 	%r3720, [%rd2+76];
	// begin inline asm
	prmt.b32 %r3719, %r3720, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+76], %r3719;
	ld.local.u32 	%r3722, [%rd2+80];
	// begin inline asm
	prmt.b32 %r3721, %r3722, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+80], %r3721;
	ld.local.u32 	%r3724, [%rd2+84];
	// begin inline asm
	prmt.b32 %r3723, %r3724, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+84], %r3723;
	ld.local.u32 	%r3726, [%rd2+88];
	// begin inline asm
	prmt.b32 %r3725, %r3726, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+88], %r3725;
	ld.local.u32 	%r3728, [%rd2+92];
	// begin inline asm
	prmt.b32 %r3727, %r3728, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+92], %r3727;
	ld.local.u32 	%r3730, [%rd2+96];
	// begin inline asm
	prmt.b32 %r3729, %r3730, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+96], %r3729;
	ld.local.u32 	%r3732, [%rd2+100];
	// begin inline asm
	prmt.b32 %r3731, %r3732, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+100], %r3731;
	ld.local.u32 	%r3734, [%rd2+104];
	// begin inline asm
	prmt.b32 %r3733, %r3734, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+104], %r3733;
	ld.local.u32 	%r3736, [%rd2+108];
	// begin inline asm
	prmt.b32 %r3735, %r3736, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+108], %r3735;
	ld.local.u32 	%r3738, [%rd2+112];
	// begin inline asm
	prmt.b32 %r3737, %r3738, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+112], %r3737;
	ld.local.u32 	%r3740, [%rd2+116];
	// begin inline asm
	prmt.b32 %r3739, %r3740, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+116], %r3739;
	ld.local.u32 	%r3742, [%rd2+120];
	// begin inline asm
	prmt.b32 %r3741, %r3742, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+120], %r3741;
	ld.local.u32 	%r3744, [%rd2+124];
	// begin inline asm
	prmt.b32 %r3743, %r3744, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd2+124], %r3743;
	setp.eq.s32 	%p87, %r20206, 0;
	@%p87 bra 	$L__BB1_237;

	ld.local.u32 	%r85, [%rd1+192];
	and.b32  	%r86, %r85, 127;
	add.s32 	%r3745, %r85, %r20206;
	st.local.u32 	[%rd1+192], %r3745;
	setp.eq.s32 	%p88, %r86, 0;
	@%p88 bra 	$L__BB1_234;

	add.s32 	%r3746, %r86, %r20206;
	setp.lt.s32 	%p89, %r3746, 128;
	shl.b32 	%r3747, %r85, 2;
	and.b32  	%r3748, %r3747, 12;
	mov.u32 	%r3749, 1985229328;
	shr.u32 	%r3750, %r3749, %r3748;
	and.b32  	%r87, %r3750, 65535;
	shr.u32 	%r3751, %r86, 2;
	cvt.u16.u32 	%rs3, %r3751;
	@%p89 bra 	$L__BB1_156;
	bra.uni 	$L__BB1_78;

$L__BB1_156:
	setp.gt.s16 	%p135, %rs3, 15;
	@%p135 bra 	$L__BB1_185;
	bra.uni 	$L__BB1_157;

$L__BB1_185:
	setp.gt.s16 	%p136, %rs3, 23;
	@%p136 bra 	$L__BB1_201;

	setp.gt.s16 	%p148, %rs3, 19;
	@%p148 bra 	$L__BB1_194;

	setp.gt.s16 	%p154, %rs3, 17;
	@%p154 bra 	$L__BB1_191;

	setp.eq.s16 	%p157, %rs3, 16;
	@%p157 bra 	$L__BB1_223;

	setp.eq.s16 	%p158, %rs3, 17;
	@%p158 bra 	$L__BB1_190;
	bra.uni 	$L__BB1_232;

$L__BB1_190:
	// begin inline asm
	prmt.b32 %r20271, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	mov.u32 	%r20286, 0;
	// begin inline asm
	prmt.b32 %r20285, %r3681, %r20286, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+64], {%r20286, %r20285};
	st.local.v4.u32 	[%rd2+48], {%r20286, %r20286, %r20286, %r20286};
	st.local.v4.u32 	[%rd2+32], {%r20286, %r20286, %r20286, %r20286};
	st.local.v4.u32 	[%rd2+16], {%r20286, %r20286, %r20286, %r20286};
	st.local.v4.u32 	[%rd2], {%r20286, %r20286, %r20286, %r20286};
	mov.u32 	%r20287, %r20286;
	mov.u32 	%r20288, %r20286;
	mov.u32 	%r20289, %r20286;
	mov.u32 	%r20290, %r20286;
	mov.u32 	%r20291, %r20286;
	mov.u32 	%r20292, %r20286;
	mov.u32 	%r20293, %r20286;
	mov.u32 	%r20294, %r20286;
	mov.u32 	%r20295, %r20286;
	mov.u32 	%r20296, %r20286;
	mov.u32 	%r20297, %r20286;
	mov.u32 	%r20298, %r20286;
	mov.u32 	%r20299, %r20286;
	mov.u32 	%r20300, %r20286;
	mov.u32 	%r20301, %r20286;
	mov.u32 	%r20302, %r20286;
	bra.uni 	$L__BB1_233;

$L__BB1_236:
	mov.u32 	%r11769, -1;
	st.local.u32 	[%rd1+192], %r11769;
	bra.uni 	$L__BB1_237;

$L__BB1_234:
	st.local.v2.u32 	[%rd1+64], {%r3681, %r3683};
	st.local.v2.u32 	[%rd1+72], {%r3685, %r3687};
	st.local.v2.u32 	[%rd1+80], {%r3689, %r3691};
	st.local.v2.u32 	[%rd1+88], {%r3693, %r3695};
	st.local.v2.u32 	[%rd1+96], {%r3697, %r3699};
	st.local.v2.u32 	[%rd1+104], {%r3701, %r3703};
	st.local.v2.u32 	[%rd1+112], {%r3705, %r3707};
	st.local.v2.u32 	[%rd1+120], {%r3709, %r3711};
	st.local.v2.u32 	[%rd1+128], {%r3713, %r3715};
	st.local.v2.u32 	[%rd1+136], {%r3717, %r3719};
	st.local.v2.u32 	[%rd1+144], {%r3721, %r3723};
	st.local.v2.u32 	[%rd1+152], {%r3725, %r3727};
	st.local.v2.u32 	[%rd1+160], {%r3729, %r3731};
	st.local.v2.u32 	[%rd1+168], {%r3733, %r3735};
	st.local.v2.u32 	[%rd1+176], {%r3737, %r3739};
	st.local.v2.u32 	[%rd1+184], {%r3741, %r3743};
	setp.ne.s32 	%p180, %r20206, 128;
	@%p180 bra 	$L__BB1_237;

	mov.b64 	%rd2902, {%r3683, %r3681};
	mov.b64 	%rd2903, {%r3687, %r3685};
	mov.b64 	%rd2904, {%r3691, %r3689};
	mov.b64 	%rd2905, {%r3695, %r3693};
	mov.b64 	%rd2906, {%r3699, %r3697};
	mov.b64 	%rd2907, {%r3703, %r3701};
	mov.b64 	%rd2908, {%r3707, %r3705};
	mov.b64 	%rd2909, {%r3711, %r3709};
	mov.b64 	%rd2910, {%r3715, %r3713};
	mov.b64 	%rd2911, {%r3719, %r3717};
	mov.b64 	%rd2912, {%r3723, %r3721};
	mov.b64 	%rd2913, {%r3727, %r3725};
	mov.b64 	%rd2914, {%r3731, %r3729};
	mov.b64 	%rd2915, {%r3735, %r3733};
	mov.b64 	%rd2916, {%r3739, %r3737};
	mov.b64 	%rd2917, {%r3743, %r3741};
	ld.local.u64 	%rd2918, [%rd1+32];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2918, 50;
	shr.b64 	%rhs, %rd2918, 14;
	add.u64 	%rd2919, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2918, 46;
	shr.b64 	%rhs, %rd2918, 18;
	add.u64 	%rd2920, %lhs, %rhs;
	}
	xor.b64  	%rd2921, %rd2919, %rd2920;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2918, 23;
	shr.b64 	%rhs, %rd2918, 41;
	add.u64 	%rd2922, %lhs, %rhs;
	}
	xor.b64  	%rd2923, %rd2921, %rd2922;
	ld.local.u64 	%rd2924, [%rd1+48];
	ld.local.u64 	%rd2925, [%rd1+40];
	xor.b64  	%rd2926, %rd2924, %rd2925;
	and.b64  	%rd2927, %rd2926, %rd2918;
	xor.b64  	%rd2928, %rd2927, %rd2924;
	ld.local.u64 	%rd2929, [%rd1+56];
	add.s64 	%rd2930, %rd2902, %rd2929;
	add.s64 	%rd2931, %rd2930, %rd2923;
	add.s64 	%rd2932, %rd2931, %rd2928;
	add.s64 	%rd2933, %rd2932, 4794697086780616226;
	ld.local.u64 	%rd2934, [%rd1+24];
	add.s64 	%rd2935, %rd2933, %rd2934;
	ld.local.u64 	%rd2936, [%rd1];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2936, 36;
	shr.b64 	%rhs, %rd2936, 28;
	add.u64 	%rd2937, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2936, 30;
	shr.b64 	%rhs, %rd2936, 34;
	add.u64 	%rd2938, %lhs, %rhs;
	}
	xor.b64  	%rd2939, %rd2937, %rd2938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2936, 25;
	shr.b64 	%rhs, %rd2936, 39;
	add.u64 	%rd2940, %lhs, %rhs;
	}
	xor.b64  	%rd2941, %rd2939, %rd2940;
	ld.local.u64 	%rd2942, [%rd1+8];
	and.b64  	%rd2943, %rd2942, %rd2936;
	xor.b64  	%rd2944, %rd2942, %rd2936;
	ld.local.u64 	%rd2945, [%rd1+16];
	and.b64  	%rd2946, %rd2945, %rd2944;
	or.b64  	%rd2947, %rd2946, %rd2943;
	add.s64 	%rd2948, %rd2947, %rd2941;
	add.s64 	%rd2949, %rd2948, %rd2933;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2935, 50;
	shr.b64 	%rhs, %rd2935, 14;
	add.u64 	%rd2950, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2935, 46;
	shr.b64 	%rhs, %rd2935, 18;
	add.u64 	%rd2951, %lhs, %rhs;
	}
	xor.b64  	%rd2952, %rd2950, %rd2951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2935, 23;
	shr.b64 	%rhs, %rd2935, 41;
	add.u64 	%rd2953, %lhs, %rhs;
	}
	xor.b64  	%rd2954, %rd2952, %rd2953;
	xor.b64  	%rd2955, %rd2925, %rd2918;
	and.b64  	%rd2956, %rd2935, %rd2955;
	xor.b64  	%rd2957, %rd2956, %rd2925;
	add.s64 	%rd2958, %rd2903, %rd2924;
	add.s64 	%rd2959, %rd2958, %rd2957;
	add.s64 	%rd2960, %rd2959, %rd2954;
	add.s64 	%rd2961, %rd2960, 8158064640168781261;
	add.s64 	%rd2962, %rd2961, %rd2945;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2949, 36;
	shr.b64 	%rhs, %rd2949, 28;
	add.u64 	%rd2963, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2949, 30;
	shr.b64 	%rhs, %rd2949, 34;
	add.u64 	%rd2964, %lhs, %rhs;
	}
	xor.b64  	%rd2965, %rd2963, %rd2964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2949, 25;
	shr.b64 	%rhs, %rd2949, 39;
	add.u64 	%rd2966, %lhs, %rhs;
	}
	xor.b64  	%rd2967, %rd2965, %rd2966;
	and.b64  	%rd2968, %rd2949, %rd2936;
	xor.b64  	%rd2969, %rd2949, %rd2936;
	and.b64  	%rd2970, %rd2969, %rd2942;
	or.b64  	%rd2971, %rd2970, %rd2968;
	add.s64 	%rd2972, %rd2971, %rd2967;
	add.s64 	%rd2973, %rd2972, %rd2961;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2962, 50;
	shr.b64 	%rhs, %rd2962, 14;
	add.u64 	%rd2974, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2962, 46;
	shr.b64 	%rhs, %rd2962, 18;
	add.u64 	%rd2975, %lhs, %rhs;
	}
	xor.b64  	%rd2976, %rd2974, %rd2975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2962, 23;
	shr.b64 	%rhs, %rd2962, 41;
	add.u64 	%rd2977, %lhs, %rhs;
	}
	xor.b64  	%rd2978, %rd2976, %rd2977;
	xor.b64  	%rd2979, %rd2935, %rd2918;
	and.b64  	%rd2980, %rd2962, %rd2979;
	xor.b64  	%rd2981, %rd2980, %rd2918;
	add.s64 	%rd2982, %rd2904, %rd2925;
	add.s64 	%rd2983, %rd2982, %rd2981;
	add.s64 	%rd2984, %rd2983, %rd2978;
	add.s64 	%rd2985, %rd2984, -5349999486874862801;
	add.s64 	%rd2986, %rd2985, %rd2942;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2973, 36;
	shr.b64 	%rhs, %rd2973, 28;
	add.u64 	%rd2987, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2973, 30;
	shr.b64 	%rhs, %rd2973, 34;
	add.u64 	%rd2988, %lhs, %rhs;
	}
	xor.b64  	%rd2989, %rd2987, %rd2988;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2973, 25;
	shr.b64 	%rhs, %rd2973, 39;
	add.u64 	%rd2990, %lhs, %rhs;
	}
	xor.b64  	%rd2991, %rd2989, %rd2990;
	and.b64  	%rd2992, %rd2973, %rd2949;
	xor.b64  	%rd2993, %rd2973, %rd2949;
	and.b64  	%rd2994, %rd2993, %rd2936;
	or.b64  	%rd2995, %rd2994, %rd2992;
	add.s64 	%rd2996, %rd2995, %rd2991;
	add.s64 	%rd2997, %rd2996, %rd2985;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2986, 50;
	shr.b64 	%rhs, %rd2986, 14;
	add.u64 	%rd2998, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2986, 46;
	shr.b64 	%rhs, %rd2986, 18;
	add.u64 	%rd2999, %lhs, %rhs;
	}
	xor.b64  	%rd3000, %rd2998, %rd2999;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2986, 23;
	shr.b64 	%rhs, %rd2986, 41;
	add.u64 	%rd3001, %lhs, %rhs;
	}
	xor.b64  	%rd3002, %rd3000, %rd3001;
	xor.b64  	%rd3003, %rd2962, %rd2935;
	and.b64  	%rd3004, %rd2986, %rd3003;
	xor.b64  	%rd3005, %rd3004, %rd2935;
	add.s64 	%rd3006, %rd2905, %rd2918;
	add.s64 	%rd3007, %rd3006, %rd3005;
	add.s64 	%rd3008, %rd3007, %rd3002;
	add.s64 	%rd3009, %rd3008, -1606136188198331460;
	add.s64 	%rd3010, %rd3009, %rd2936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2997, 36;
	shr.b64 	%rhs, %rd2997, 28;
	add.u64 	%rd3011, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2997, 30;
	shr.b64 	%rhs, %rd2997, 34;
	add.u64 	%rd3012, %lhs, %rhs;
	}
	xor.b64  	%rd3013, %rd3011, %rd3012;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2997, 25;
	shr.b64 	%rhs, %rd2997, 39;
	add.u64 	%rd3014, %lhs, %rhs;
	}
	xor.b64  	%rd3015, %rd3013, %rd3014;
	and.b64  	%rd3016, %rd2997, %rd2973;
	xor.b64  	%rd3017, %rd2997, %rd2973;
	and.b64  	%rd3018, %rd3017, %rd2949;
	or.b64  	%rd3019, %rd3018, %rd3016;
	add.s64 	%rd3020, %rd3019, %rd3015;
	add.s64 	%rd3021, %rd3020, %rd3009;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3010, 50;
	shr.b64 	%rhs, %rd3010, 14;
	add.u64 	%rd3022, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3010, 46;
	shr.b64 	%rhs, %rd3010, 18;
	add.u64 	%rd3023, %lhs, %rhs;
	}
	xor.b64  	%rd3024, %rd3022, %rd3023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3010, 23;
	shr.b64 	%rhs, %rd3010, 41;
	add.u64 	%rd3025, %lhs, %rhs;
	}
	xor.b64  	%rd3026, %rd3024, %rd3025;
	xor.b64  	%rd3027, %rd2986, %rd2962;
	and.b64  	%rd3028, %rd3010, %rd3027;
	xor.b64  	%rd3029, %rd3028, %rd2962;
	add.s64 	%rd3030, %rd2906, %rd2935;
	add.s64 	%rd3031, %rd3030, %rd3029;
	add.s64 	%rd3032, %rd3031, %rd3026;
	add.s64 	%rd3033, %rd3032, 4131703408338449720;
	add.s64 	%rd3034, %rd3033, %rd2949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3021, 36;
	shr.b64 	%rhs, %rd3021, 28;
	add.u64 	%rd3035, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3021, 30;
	shr.b64 	%rhs, %rd3021, 34;
	add.u64 	%rd3036, %lhs, %rhs;
	}
	xor.b64  	%rd3037, %rd3035, %rd3036;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3021, 25;
	shr.b64 	%rhs, %rd3021, 39;
	add.u64 	%rd3038, %lhs, %rhs;
	}
	xor.b64  	%rd3039, %rd3037, %rd3038;
	and.b64  	%rd3040, %rd3021, %rd2997;
	xor.b64  	%rd3041, %rd3021, %rd2997;
	and.b64  	%rd3042, %rd3041, %rd2973;
	or.b64  	%rd3043, %rd3042, %rd3040;
	add.s64 	%rd3044, %rd3043, %rd3039;
	add.s64 	%rd3045, %rd3044, %rd3033;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3034, 50;
	shr.b64 	%rhs, %rd3034, 14;
	add.u64 	%rd3046, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3034, 46;
	shr.b64 	%rhs, %rd3034, 18;
	add.u64 	%rd3047, %lhs, %rhs;
	}
	xor.b64  	%rd3048, %rd3046, %rd3047;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3034, 23;
	shr.b64 	%rhs, %rd3034, 41;
	add.u64 	%rd3049, %lhs, %rhs;
	}
	xor.b64  	%rd3050, %rd3048, %rd3049;
	xor.b64  	%rd3051, %rd3010, %rd2986;
	and.b64  	%rd3052, %rd3034, %rd3051;
	xor.b64  	%rd3053, %rd3052, %rd2986;
	add.s64 	%rd3054, %rd2907, %rd2962;
	add.s64 	%rd3055, %rd3054, %rd3053;
	add.s64 	%rd3056, %rd3055, %rd3050;
	add.s64 	%rd3057, %rd3056, 6480981068601479193;
	add.s64 	%rd3058, %rd3057, %rd2973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3045, 36;
	shr.b64 	%rhs, %rd3045, 28;
	add.u64 	%rd3059, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3045, 30;
	shr.b64 	%rhs, %rd3045, 34;
	add.u64 	%rd3060, %lhs, %rhs;
	}
	xor.b64  	%rd3061, %rd3059, %rd3060;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3045, 25;
	shr.b64 	%rhs, %rd3045, 39;
	add.u64 	%rd3062, %lhs, %rhs;
	}
	xor.b64  	%rd3063, %rd3061, %rd3062;
	and.b64  	%rd3064, %rd3045, %rd3021;
	xor.b64  	%rd3065, %rd3045, %rd3021;
	and.b64  	%rd3066, %rd3065, %rd2997;
	or.b64  	%rd3067, %rd3066, %rd3064;
	add.s64 	%rd3068, %rd3067, %rd3063;
	add.s64 	%rd3069, %rd3068, %rd3057;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3058, 50;
	shr.b64 	%rhs, %rd3058, 14;
	add.u64 	%rd3070, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3058, 46;
	shr.b64 	%rhs, %rd3058, 18;
	add.u64 	%rd3071, %lhs, %rhs;
	}
	xor.b64  	%rd3072, %rd3070, %rd3071;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3058, 23;
	shr.b64 	%rhs, %rd3058, 41;
	add.u64 	%rd3073, %lhs, %rhs;
	}
	xor.b64  	%rd3074, %rd3072, %rd3073;
	xor.b64  	%rd3075, %rd3034, %rd3010;
	and.b64  	%rd3076, %rd3058, %rd3075;
	xor.b64  	%rd3077, %rd3076, %rd3010;
	add.s64 	%rd3078, %rd2908, %rd2986;
	add.s64 	%rd3079, %rd3078, %rd3077;
	add.s64 	%rd3080, %rd3079, %rd3074;
	add.s64 	%rd3081, %rd3080, -7908458776815382629;
	add.s64 	%rd3082, %rd3081, %rd2997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3069, 36;
	shr.b64 	%rhs, %rd3069, 28;
	add.u64 	%rd3083, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3069, 30;
	shr.b64 	%rhs, %rd3069, 34;
	add.u64 	%rd3084, %lhs, %rhs;
	}
	xor.b64  	%rd3085, %rd3083, %rd3084;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3069, 25;
	shr.b64 	%rhs, %rd3069, 39;
	add.u64 	%rd3086, %lhs, %rhs;
	}
	xor.b64  	%rd3087, %rd3085, %rd3086;
	and.b64  	%rd3088, %rd3069, %rd3045;
	xor.b64  	%rd3089, %rd3069, %rd3045;
	and.b64  	%rd3090, %rd3089, %rd3021;
	or.b64  	%rd3091, %rd3090, %rd3088;
	add.s64 	%rd3092, %rd3091, %rd3087;
	add.s64 	%rd3093, %rd3092, %rd3081;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3082, 50;
	shr.b64 	%rhs, %rd3082, 14;
	add.u64 	%rd3094, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3082, 46;
	shr.b64 	%rhs, %rd3082, 18;
	add.u64 	%rd3095, %lhs, %rhs;
	}
	xor.b64  	%rd3096, %rd3094, %rd3095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3082, 23;
	shr.b64 	%rhs, %rd3082, 41;
	add.u64 	%rd3097, %lhs, %rhs;
	}
	xor.b64  	%rd3098, %rd3096, %rd3097;
	xor.b64  	%rd3099, %rd3058, %rd3034;
	and.b64  	%rd3100, %rd3082, %rd3099;
	xor.b64  	%rd3101, %rd3100, %rd3034;
	add.s64 	%rd3102, %rd2909, %rd3010;
	add.s64 	%rd3103, %rd3102, %rd3101;
	add.s64 	%rd3104, %rd3103, %rd3098;
	add.s64 	%rd3105, %rd3104, -6116909921290321640;
	add.s64 	%rd3106, %rd3105, %rd3021;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3093, 36;
	shr.b64 	%rhs, %rd3093, 28;
	add.u64 	%rd3107, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3093, 30;
	shr.b64 	%rhs, %rd3093, 34;
	add.u64 	%rd3108, %lhs, %rhs;
	}
	xor.b64  	%rd3109, %rd3107, %rd3108;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3093, 25;
	shr.b64 	%rhs, %rd3093, 39;
	add.u64 	%rd3110, %lhs, %rhs;
	}
	xor.b64  	%rd3111, %rd3109, %rd3110;
	and.b64  	%rd3112, %rd3093, %rd3069;
	xor.b64  	%rd3113, %rd3093, %rd3069;
	and.b64  	%rd3114, %rd3113, %rd3045;
	or.b64  	%rd3115, %rd3114, %rd3112;
	add.s64 	%rd3116, %rd3115, %rd3111;
	add.s64 	%rd3117, %rd3116, %rd3105;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3106, 50;
	shr.b64 	%rhs, %rd3106, 14;
	add.u64 	%rd3118, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3106, 46;
	shr.b64 	%rhs, %rd3106, 18;
	add.u64 	%rd3119, %lhs, %rhs;
	}
	xor.b64  	%rd3120, %rd3118, %rd3119;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3106, 23;
	shr.b64 	%rhs, %rd3106, 41;
	add.u64 	%rd3121, %lhs, %rhs;
	}
	xor.b64  	%rd3122, %rd3120, %rd3121;
	xor.b64  	%rd3123, %rd3082, %rd3058;
	and.b64  	%rd3124, %rd3106, %rd3123;
	xor.b64  	%rd3125, %rd3124, %rd3058;
	add.s64 	%rd3126, %rd2910, %rd3034;
	add.s64 	%rd3127, %rd3126, %rd3125;
	add.s64 	%rd3128, %rd3127, %rd3122;
	add.s64 	%rd3129, %rd3128, -2880145864133508542;
	add.s64 	%rd3130, %rd3129, %rd3045;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3117, 36;
	shr.b64 	%rhs, %rd3117, 28;
	add.u64 	%rd3131, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3117, 30;
	shr.b64 	%rhs, %rd3117, 34;
	add.u64 	%rd3132, %lhs, %rhs;
	}
	xor.b64  	%rd3133, %rd3131, %rd3132;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3117, 25;
	shr.b64 	%rhs, %rd3117, 39;
	add.u64 	%rd3134, %lhs, %rhs;
	}
	xor.b64  	%rd3135, %rd3133, %rd3134;
	and.b64  	%rd3136, %rd3117, %rd3093;
	xor.b64  	%rd3137, %rd3117, %rd3093;
	and.b64  	%rd3138, %rd3137, %rd3069;
	or.b64  	%rd3139, %rd3138, %rd3136;
	add.s64 	%rd3140, %rd3139, %rd3135;
	add.s64 	%rd3141, %rd3140, %rd3129;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3130, 50;
	shr.b64 	%rhs, %rd3130, 14;
	add.u64 	%rd3142, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3130, 46;
	shr.b64 	%rhs, %rd3130, 18;
	add.u64 	%rd3143, %lhs, %rhs;
	}
	xor.b64  	%rd3144, %rd3142, %rd3143;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3130, 23;
	shr.b64 	%rhs, %rd3130, 41;
	add.u64 	%rd3145, %lhs, %rhs;
	}
	xor.b64  	%rd3146, %rd3144, %rd3145;
	xor.b64  	%rd3147, %rd3106, %rd3082;
	and.b64  	%rd3148, %rd3130, %rd3147;
	xor.b64  	%rd3149, %rd3148, %rd3082;
	add.s64 	%rd3150, %rd2911, %rd3058;
	add.s64 	%rd3151, %rd3150, %rd3149;
	add.s64 	%rd3152, %rd3151, %rd3146;
	add.s64 	%rd3153, %rd3152, 1334009975649890238;
	add.s64 	%rd3154, %rd3153, %rd3069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3141, 36;
	shr.b64 	%rhs, %rd3141, 28;
	add.u64 	%rd3155, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3141, 30;
	shr.b64 	%rhs, %rd3141, 34;
	add.u64 	%rd3156, %lhs, %rhs;
	}
	xor.b64  	%rd3157, %rd3155, %rd3156;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3141, 25;
	shr.b64 	%rhs, %rd3141, 39;
	add.u64 	%rd3158, %lhs, %rhs;
	}
	xor.b64  	%rd3159, %rd3157, %rd3158;
	and.b64  	%rd3160, %rd3141, %rd3117;
	xor.b64  	%rd3161, %rd3141, %rd3117;
	and.b64  	%rd3162, %rd3161, %rd3093;
	or.b64  	%rd3163, %rd3162, %rd3160;
	add.s64 	%rd3164, %rd3163, %rd3159;
	add.s64 	%rd3165, %rd3164, %rd3153;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3154, 50;
	shr.b64 	%rhs, %rd3154, 14;
	add.u64 	%rd3166, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3154, 46;
	shr.b64 	%rhs, %rd3154, 18;
	add.u64 	%rd3167, %lhs, %rhs;
	}
	xor.b64  	%rd3168, %rd3166, %rd3167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3154, 23;
	shr.b64 	%rhs, %rd3154, 41;
	add.u64 	%rd3169, %lhs, %rhs;
	}
	xor.b64  	%rd3170, %rd3168, %rd3169;
	xor.b64  	%rd3171, %rd3130, %rd3106;
	and.b64  	%rd3172, %rd3154, %rd3171;
	xor.b64  	%rd3173, %rd3172, %rd3106;
	add.s64 	%rd3174, %rd2912, %rd3082;
	add.s64 	%rd3175, %rd3174, %rd3173;
	add.s64 	%rd3176, %rd3175, %rd3170;
	add.s64 	%rd3177, %rd3176, 2608012711638119052;
	add.s64 	%rd3178, %rd3177, %rd3093;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3165, 36;
	shr.b64 	%rhs, %rd3165, 28;
	add.u64 	%rd3179, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3165, 30;
	shr.b64 	%rhs, %rd3165, 34;
	add.u64 	%rd3180, %lhs, %rhs;
	}
	xor.b64  	%rd3181, %rd3179, %rd3180;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3165, 25;
	shr.b64 	%rhs, %rd3165, 39;
	add.u64 	%rd3182, %lhs, %rhs;
	}
	xor.b64  	%rd3183, %rd3181, %rd3182;
	and.b64  	%rd3184, %rd3165, %rd3141;
	xor.b64  	%rd3185, %rd3165, %rd3141;
	and.b64  	%rd3186, %rd3185, %rd3117;
	or.b64  	%rd3187, %rd3186, %rd3184;
	add.s64 	%rd3188, %rd3187, %rd3183;
	add.s64 	%rd3189, %rd3188, %rd3177;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3178, 50;
	shr.b64 	%rhs, %rd3178, 14;
	add.u64 	%rd3190, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3178, 46;
	shr.b64 	%rhs, %rd3178, 18;
	add.u64 	%rd3191, %lhs, %rhs;
	}
	xor.b64  	%rd3192, %rd3190, %rd3191;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3178, 23;
	shr.b64 	%rhs, %rd3178, 41;
	add.u64 	%rd3193, %lhs, %rhs;
	}
	xor.b64  	%rd3194, %rd3192, %rd3193;
	xor.b64  	%rd3195, %rd3154, %rd3130;
	and.b64  	%rd3196, %rd3178, %rd3195;
	xor.b64  	%rd3197, %rd3196, %rd3130;
	add.s64 	%rd3198, %rd2913, %rd3106;
	add.s64 	%rd3199, %rd3198, %rd3197;
	add.s64 	%rd3200, %rd3199, %rd3194;
	add.s64 	%rd3201, %rd3200, 6128411473006802146;
	add.s64 	%rd3202, %rd3201, %rd3117;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3189, 36;
	shr.b64 	%rhs, %rd3189, 28;
	add.u64 	%rd3203, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3189, 30;
	shr.b64 	%rhs, %rd3189, 34;
	add.u64 	%rd3204, %lhs, %rhs;
	}
	xor.b64  	%rd3205, %rd3203, %rd3204;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3189, 25;
	shr.b64 	%rhs, %rd3189, 39;
	add.u64 	%rd3206, %lhs, %rhs;
	}
	xor.b64  	%rd3207, %rd3205, %rd3206;
	and.b64  	%rd3208, %rd3189, %rd3165;
	xor.b64  	%rd3209, %rd3189, %rd3165;
	and.b64  	%rd3210, %rd3209, %rd3141;
	or.b64  	%rd3211, %rd3210, %rd3208;
	add.s64 	%rd3212, %rd3211, %rd3207;
	add.s64 	%rd3213, %rd3212, %rd3201;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3202, 50;
	shr.b64 	%rhs, %rd3202, 14;
	add.u64 	%rd3214, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3202, 46;
	shr.b64 	%rhs, %rd3202, 18;
	add.u64 	%rd3215, %lhs, %rhs;
	}
	xor.b64  	%rd3216, %rd3214, %rd3215;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3202, 23;
	shr.b64 	%rhs, %rd3202, 41;
	add.u64 	%rd3217, %lhs, %rhs;
	}
	xor.b64  	%rd3218, %rd3216, %rd3217;
	xor.b64  	%rd3219, %rd3178, %rd3154;
	and.b64  	%rd3220, %rd3202, %rd3219;
	xor.b64  	%rd3221, %rd3220, %rd3154;
	add.s64 	%rd3222, %rd2914, %rd3130;
	add.s64 	%rd3223, %rd3222, %rd3221;
	add.s64 	%rd3224, %rd3223, %rd3218;
	add.s64 	%rd3225, %rd3224, 8268148722764581231;
	add.s64 	%rd3226, %rd3225, %rd3141;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3213, 36;
	shr.b64 	%rhs, %rd3213, 28;
	add.u64 	%rd3227, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3213, 30;
	shr.b64 	%rhs, %rd3213, 34;
	add.u64 	%rd3228, %lhs, %rhs;
	}
	xor.b64  	%rd3229, %rd3227, %rd3228;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3213, 25;
	shr.b64 	%rhs, %rd3213, 39;
	add.u64 	%rd3230, %lhs, %rhs;
	}
	xor.b64  	%rd3231, %rd3229, %rd3230;
	and.b64  	%rd3232, %rd3213, %rd3189;
	xor.b64  	%rd3233, %rd3213, %rd3189;
	and.b64  	%rd3234, %rd3233, %rd3165;
	or.b64  	%rd3235, %rd3234, %rd3232;
	add.s64 	%rd3236, %rd3235, %rd3231;
	add.s64 	%rd3237, %rd3236, %rd3225;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3226, 50;
	shr.b64 	%rhs, %rd3226, 14;
	add.u64 	%rd3238, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3226, 46;
	shr.b64 	%rhs, %rd3226, 18;
	add.u64 	%rd3239, %lhs, %rhs;
	}
	xor.b64  	%rd3240, %rd3238, %rd3239;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3226, 23;
	shr.b64 	%rhs, %rd3226, 41;
	add.u64 	%rd3241, %lhs, %rhs;
	}
	xor.b64  	%rd3242, %rd3240, %rd3241;
	xor.b64  	%rd3243, %rd3202, %rd3178;
	and.b64  	%rd3244, %rd3226, %rd3243;
	xor.b64  	%rd3245, %rd3244, %rd3178;
	add.s64 	%rd3246, %rd2915, %rd3154;
	add.s64 	%rd3247, %rd3246, %rd3245;
	add.s64 	%rd3248, %rd3247, %rd3242;
	add.s64 	%rd3249, %rd3248, -9160688886553864527;
	add.s64 	%rd3250, %rd3249, %rd3165;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 36;
	shr.b64 	%rhs, %rd3237, 28;
	add.u64 	%rd3251, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 30;
	shr.b64 	%rhs, %rd3237, 34;
	add.u64 	%rd3252, %lhs, %rhs;
	}
	xor.b64  	%rd3253, %rd3251, %rd3252;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 25;
	shr.b64 	%rhs, %rd3237, 39;
	add.u64 	%rd3254, %lhs, %rhs;
	}
	xor.b64  	%rd3255, %rd3253, %rd3254;
	and.b64  	%rd3256, %rd3237, %rd3213;
	xor.b64  	%rd3257, %rd3237, %rd3213;
	and.b64  	%rd3258, %rd3257, %rd3189;
	or.b64  	%rd3259, %rd3258, %rd3256;
	add.s64 	%rd3260, %rd3259, %rd3255;
	add.s64 	%rd3261, %rd3260, %rd3249;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 50;
	shr.b64 	%rhs, %rd3250, 14;
	add.u64 	%rd3262, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 46;
	shr.b64 	%rhs, %rd3250, 18;
	add.u64 	%rd3263, %lhs, %rhs;
	}
	xor.b64  	%rd3264, %rd3262, %rd3263;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 23;
	shr.b64 	%rhs, %rd3250, 41;
	add.u64 	%rd3265, %lhs, %rhs;
	}
	xor.b64  	%rd3266, %rd3264, %rd3265;
	xor.b64  	%rd3267, %rd3226, %rd3202;
	and.b64  	%rd3268, %rd3250, %rd3267;
	xor.b64  	%rd3269, %rd3268, %rd3202;
	add.s64 	%rd3270, %rd2916, %rd3178;
	add.s64 	%rd3271, %rd3270, %rd3269;
	add.s64 	%rd3272, %rd3271, %rd3266;
	add.s64 	%rd3273, %rd3272, -7215885187991268811;
	add.s64 	%rd3274, %rd3273, %rd3189;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3261, 36;
	shr.b64 	%rhs, %rd3261, 28;
	add.u64 	%rd3275, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3261, 30;
	shr.b64 	%rhs, %rd3261, 34;
	add.u64 	%rd3276, %lhs, %rhs;
	}
	xor.b64  	%rd3277, %rd3275, %rd3276;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3261, 25;
	shr.b64 	%rhs, %rd3261, 39;
	add.u64 	%rd3278, %lhs, %rhs;
	}
	xor.b64  	%rd3279, %rd3277, %rd3278;
	and.b64  	%rd3280, %rd3261, %rd3237;
	xor.b64  	%rd3281, %rd3261, %rd3237;
	and.b64  	%rd3282, %rd3281, %rd3213;
	or.b64  	%rd3283, %rd3282, %rd3280;
	add.s64 	%rd3284, %rd3283, %rd3279;
	add.s64 	%rd3285, %rd3284, %rd3273;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3274, 50;
	shr.b64 	%rhs, %rd3274, 14;
	add.u64 	%rd3286, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3274, 46;
	shr.b64 	%rhs, %rd3274, 18;
	add.u64 	%rd3287, %lhs, %rhs;
	}
	xor.b64  	%rd3288, %rd3286, %rd3287;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3274, 23;
	shr.b64 	%rhs, %rd3274, 41;
	add.u64 	%rd3289, %lhs, %rhs;
	}
	xor.b64  	%rd3290, %rd3288, %rd3289;
	xor.b64  	%rd3291, %rd3250, %rd3226;
	and.b64  	%rd3292, %rd3274, %rd3291;
	xor.b64  	%rd3293, %rd3292, %rd3226;
	add.s64 	%rd3294, %rd2917, %rd3202;
	add.s64 	%rd3295, %rd3294, %rd3293;
	add.s64 	%rd3296, %rd3295, %rd3290;
	add.s64 	%rd3297, %rd3296, -4495734319001033068;
	add.s64 	%rd3298, %rd3297, %rd3213;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3285, 36;
	shr.b64 	%rhs, %rd3285, 28;
	add.u64 	%rd3299, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3285, 30;
	shr.b64 	%rhs, %rd3285, 34;
	add.u64 	%rd3300, %lhs, %rhs;
	}
	xor.b64  	%rd3301, %rd3299, %rd3300;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3285, 25;
	shr.b64 	%rhs, %rd3285, 39;
	add.u64 	%rd3302, %lhs, %rhs;
	}
	xor.b64  	%rd3303, %rd3301, %rd3302;
	and.b64  	%rd3304, %rd3285, %rd3261;
	xor.b64  	%rd3305, %rd3285, %rd3261;
	and.b64  	%rd3306, %rd3305, %rd3237;
	or.b64  	%rd3307, %rd3306, %rd3304;
	add.s64 	%rd3308, %rd3307, %rd3303;
	add.s64 	%rd3309, %rd3308, %rd3297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2916, 45;
	shr.b64 	%rhs, %rd2916, 19;
	add.u64 	%rd3310, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2916, 3;
	shr.b64 	%rhs, %rd2916, 61;
	add.u64 	%rd3311, %lhs, %rhs;
	}
	xor.b64  	%rd3312, %rd3310, %rd3311;
	shr.u64 	%rd3313, %rd2916, 6;
	xor.b64  	%rd3314, %rd3312, %rd3313;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2903, 63;
	shr.b64 	%rhs, %rd2903, 1;
	add.u64 	%rd3315, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2903, 56;
	shr.b64 	%rhs, %rd2903, 8;
	add.u64 	%rd3316, %lhs, %rhs;
	}
	xor.b64  	%rd3317, %rd3315, %rd3316;
	shr.u64 	%rd3318, %rd2903, 7;
	xor.b64  	%rd3319, %rd3317, %rd3318;
	add.s64 	%rd3320, %rd3319, %rd2902;
	add.s64 	%rd3321, %rd3320, %rd2911;
	add.s64 	%rd3322, %rd3321, %rd3314;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2917, 45;
	shr.b64 	%rhs, %rd2917, 19;
	add.u64 	%rd3323, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2917, 3;
	shr.b64 	%rhs, %rd2917, 61;
	add.u64 	%rd3324, %lhs, %rhs;
	}
	xor.b64  	%rd3325, %rd3323, %rd3324;
	shr.u64 	%rd3326, %rd2917, 6;
	xor.b64  	%rd3327, %rd3325, %rd3326;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2904, 63;
	shr.b64 	%rhs, %rd2904, 1;
	add.u64 	%rd3328, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2904, 56;
	shr.b64 	%rhs, %rd2904, 8;
	add.u64 	%rd3329, %lhs, %rhs;
	}
	xor.b64  	%rd3330, %rd3328, %rd3329;
	shr.u64 	%rd3331, %rd2904, 7;
	xor.b64  	%rd3332, %rd3330, %rd3331;
	add.s64 	%rd3333, %rd3332, %rd2903;
	add.s64 	%rd3334, %rd3333, %rd2912;
	add.s64 	%rd3335, %rd3334, %rd3327;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3322, 45;
	shr.b64 	%rhs, %rd3322, 19;
	add.u64 	%rd3336, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3322, 3;
	shr.b64 	%rhs, %rd3322, 61;
	add.u64 	%rd3337, %lhs, %rhs;
	}
	xor.b64  	%rd3338, %rd3336, %rd3337;
	shr.u64 	%rd3339, %rd3322, 6;
	xor.b64  	%rd3340, %rd3338, %rd3339;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2905, 63;
	shr.b64 	%rhs, %rd2905, 1;
	add.u64 	%rd3341, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2905, 56;
	shr.b64 	%rhs, %rd2905, 8;
	add.u64 	%rd3342, %lhs, %rhs;
	}
	xor.b64  	%rd3343, %rd3341, %rd3342;
	shr.u64 	%rd3344, %rd2905, 7;
	xor.b64  	%rd3345, %rd3343, %rd3344;
	add.s64 	%rd3346, %rd3345, %rd2904;
	add.s64 	%rd3347, %rd3346, %rd2913;
	add.s64 	%rd3348, %rd3347, %rd3340;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 45;
	shr.b64 	%rhs, %rd3335, 19;
	add.u64 	%rd3349, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 3;
	shr.b64 	%rhs, %rd3335, 61;
	add.u64 	%rd3350, %lhs, %rhs;
	}
	xor.b64  	%rd3351, %rd3349, %rd3350;
	shr.u64 	%rd3352, %rd3335, 6;
	xor.b64  	%rd3353, %rd3351, %rd3352;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2906, 63;
	shr.b64 	%rhs, %rd2906, 1;
	add.u64 	%rd3354, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2906, 56;
	shr.b64 	%rhs, %rd2906, 8;
	add.u64 	%rd3355, %lhs, %rhs;
	}
	xor.b64  	%rd3356, %rd3354, %rd3355;
	shr.u64 	%rd3357, %rd2906, 7;
	xor.b64  	%rd3358, %rd3356, %rd3357;
	add.s64 	%rd3359, %rd3358, %rd2905;
	add.s64 	%rd3360, %rd3359, %rd2914;
	add.s64 	%rd3361, %rd3360, %rd3353;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3348, 45;
	shr.b64 	%rhs, %rd3348, 19;
	add.u64 	%rd3362, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3348, 3;
	shr.b64 	%rhs, %rd3348, 61;
	add.u64 	%rd3363, %lhs, %rhs;
	}
	xor.b64  	%rd3364, %rd3362, %rd3363;
	shr.u64 	%rd3365, %rd3348, 6;
	xor.b64  	%rd3366, %rd3364, %rd3365;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2907, 63;
	shr.b64 	%rhs, %rd2907, 1;
	add.u64 	%rd3367, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2907, 56;
	shr.b64 	%rhs, %rd2907, 8;
	add.u64 	%rd3368, %lhs, %rhs;
	}
	xor.b64  	%rd3369, %rd3367, %rd3368;
	shr.u64 	%rd3370, %rd2907, 7;
	xor.b64  	%rd3371, %rd3369, %rd3370;
	add.s64 	%rd3372, %rd3371, %rd2906;
	add.s64 	%rd3373, %rd3372, %rd2915;
	add.s64 	%rd3374, %rd3373, %rd3366;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3361, 45;
	shr.b64 	%rhs, %rd3361, 19;
	add.u64 	%rd3375, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3361, 3;
	shr.b64 	%rhs, %rd3361, 61;
	add.u64 	%rd3376, %lhs, %rhs;
	}
	xor.b64  	%rd3377, %rd3375, %rd3376;
	shr.u64 	%rd3378, %rd3361, 6;
	xor.b64  	%rd3379, %rd3377, %rd3378;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2908, 63;
	shr.b64 	%rhs, %rd2908, 1;
	add.u64 	%rd3380, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2908, 56;
	shr.b64 	%rhs, %rd2908, 8;
	add.u64 	%rd3381, %lhs, %rhs;
	}
	xor.b64  	%rd3382, %rd3380, %rd3381;
	shr.u64 	%rd3383, %rd2908, 7;
	xor.b64  	%rd3384, %rd3382, %rd3383;
	add.s64 	%rd3385, %rd3384, %rd2907;
	add.s64 	%rd3386, %rd3385, %rd2916;
	add.s64 	%rd3387, %rd3386, %rd3379;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 45;
	shr.b64 	%rhs, %rd3374, 19;
	add.u64 	%rd3388, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 3;
	shr.b64 	%rhs, %rd3374, 61;
	add.u64 	%rd3389, %lhs, %rhs;
	}
	xor.b64  	%rd3390, %rd3388, %rd3389;
	shr.u64 	%rd3391, %rd3374, 6;
	xor.b64  	%rd3392, %rd3390, %rd3391;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2909, 63;
	shr.b64 	%rhs, %rd2909, 1;
	add.u64 	%rd3393, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2909, 56;
	shr.b64 	%rhs, %rd2909, 8;
	add.u64 	%rd3394, %lhs, %rhs;
	}
	xor.b64  	%rd3395, %rd3393, %rd3394;
	shr.u64 	%rd3396, %rd2909, 7;
	xor.b64  	%rd3397, %rd3395, %rd3396;
	add.s64 	%rd3398, %rd3397, %rd2908;
	add.s64 	%rd3399, %rd3398, %rd2917;
	add.s64 	%rd3400, %rd3399, %rd3392;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3387, 45;
	shr.b64 	%rhs, %rd3387, 19;
	add.u64 	%rd3401, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3387, 3;
	shr.b64 	%rhs, %rd3387, 61;
	add.u64 	%rd3402, %lhs, %rhs;
	}
	xor.b64  	%rd3403, %rd3401, %rd3402;
	shr.u64 	%rd3404, %rd3387, 6;
	xor.b64  	%rd3405, %rd3403, %rd3404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2910, 63;
	shr.b64 	%rhs, %rd2910, 1;
	add.u64 	%rd3406, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2910, 56;
	shr.b64 	%rhs, %rd2910, 8;
	add.u64 	%rd3407, %lhs, %rhs;
	}
	xor.b64  	%rd3408, %rd3406, %rd3407;
	shr.u64 	%rd3409, %rd2910, 7;
	xor.b64  	%rd3410, %rd3408, %rd3409;
	add.s64 	%rd3411, %rd3410, %rd2909;
	add.s64 	%rd3412, %rd3411, %rd3322;
	add.s64 	%rd3413, %rd3412, %rd3405;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3400, 45;
	shr.b64 	%rhs, %rd3400, 19;
	add.u64 	%rd3414, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3400, 3;
	shr.b64 	%rhs, %rd3400, 61;
	add.u64 	%rd3415, %lhs, %rhs;
	}
	xor.b64  	%rd3416, %rd3414, %rd3415;
	shr.u64 	%rd3417, %rd3400, 6;
	xor.b64  	%rd3418, %rd3416, %rd3417;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2911, 63;
	shr.b64 	%rhs, %rd2911, 1;
	add.u64 	%rd3419, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2911, 56;
	shr.b64 	%rhs, %rd2911, 8;
	add.u64 	%rd3420, %lhs, %rhs;
	}
	xor.b64  	%rd3421, %rd3419, %rd3420;
	shr.u64 	%rd3422, %rd2911, 7;
	xor.b64  	%rd3423, %rd3421, %rd3422;
	add.s64 	%rd3424, %rd3423, %rd2910;
	add.s64 	%rd3425, %rd3424, %rd3335;
	add.s64 	%rd3426, %rd3425, %rd3418;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3413, 45;
	shr.b64 	%rhs, %rd3413, 19;
	add.u64 	%rd3427, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3413, 3;
	shr.b64 	%rhs, %rd3413, 61;
	add.u64 	%rd3428, %lhs, %rhs;
	}
	xor.b64  	%rd3429, %rd3427, %rd3428;
	shr.u64 	%rd3430, %rd3413, 6;
	xor.b64  	%rd3431, %rd3429, %rd3430;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2912, 63;
	shr.b64 	%rhs, %rd2912, 1;
	add.u64 	%rd3432, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2912, 56;
	shr.b64 	%rhs, %rd2912, 8;
	add.u64 	%rd3433, %lhs, %rhs;
	}
	xor.b64  	%rd3434, %rd3432, %rd3433;
	shr.u64 	%rd3435, %rd2912, 7;
	xor.b64  	%rd3436, %rd3434, %rd3435;
	add.s64 	%rd3437, %rd3436, %rd2911;
	add.s64 	%rd3438, %rd3437, %rd3348;
	add.s64 	%rd3439, %rd3438, %rd3431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3426, 45;
	shr.b64 	%rhs, %rd3426, 19;
	add.u64 	%rd3440, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3426, 3;
	shr.b64 	%rhs, %rd3426, 61;
	add.u64 	%rd3441, %lhs, %rhs;
	}
	xor.b64  	%rd3442, %rd3440, %rd3441;
	shr.u64 	%rd3443, %rd3426, 6;
	xor.b64  	%rd3444, %rd3442, %rd3443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2913, 63;
	shr.b64 	%rhs, %rd2913, 1;
	add.u64 	%rd3445, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2913, 56;
	shr.b64 	%rhs, %rd2913, 8;
	add.u64 	%rd3446, %lhs, %rhs;
	}
	xor.b64  	%rd3447, %rd3445, %rd3446;
	shr.u64 	%rd3448, %rd2913, 7;
	xor.b64  	%rd3449, %rd3447, %rd3448;
	add.s64 	%rd3450, %rd3449, %rd2912;
	add.s64 	%rd3451, %rd3450, %rd3361;
	add.s64 	%rd3452, %rd3451, %rd3444;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3439, 45;
	shr.b64 	%rhs, %rd3439, 19;
	add.u64 	%rd3453, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3439, 3;
	shr.b64 	%rhs, %rd3439, 61;
	add.u64 	%rd3454, %lhs, %rhs;
	}
	xor.b64  	%rd3455, %rd3453, %rd3454;
	shr.u64 	%rd3456, %rd3439, 6;
	xor.b64  	%rd3457, %rd3455, %rd3456;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2914, 63;
	shr.b64 	%rhs, %rd2914, 1;
	add.u64 	%rd3458, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2914, 56;
	shr.b64 	%rhs, %rd2914, 8;
	add.u64 	%rd3459, %lhs, %rhs;
	}
	xor.b64  	%rd3460, %rd3458, %rd3459;
	shr.u64 	%rd3461, %rd2914, 7;
	xor.b64  	%rd3462, %rd3460, %rd3461;
	add.s64 	%rd3463, %rd3462, %rd2913;
	add.s64 	%rd3464, %rd3463, %rd3374;
	add.s64 	%rd3465, %rd3464, %rd3457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3452, 45;
	shr.b64 	%rhs, %rd3452, 19;
	add.u64 	%rd3466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3452, 3;
	shr.b64 	%rhs, %rd3452, 61;
	add.u64 	%rd3467, %lhs, %rhs;
	}
	xor.b64  	%rd3468, %rd3466, %rd3467;
	shr.u64 	%rd3469, %rd3452, 6;
	xor.b64  	%rd3470, %rd3468, %rd3469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2915, 63;
	shr.b64 	%rhs, %rd2915, 1;
	add.u64 	%rd3471, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2915, 56;
	shr.b64 	%rhs, %rd2915, 8;
	add.u64 	%rd3472, %lhs, %rhs;
	}
	xor.b64  	%rd3473, %rd3471, %rd3472;
	shr.u64 	%rd3474, %rd2915, 7;
	xor.b64  	%rd3475, %rd3473, %rd3474;
	add.s64 	%rd3476, %rd3475, %rd2914;
	add.s64 	%rd3477, %rd3476, %rd3387;
	add.s64 	%rd3478, %rd3477, %rd3470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3465, 45;
	shr.b64 	%rhs, %rd3465, 19;
	add.u64 	%rd3479, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3465, 3;
	shr.b64 	%rhs, %rd3465, 61;
	add.u64 	%rd3480, %lhs, %rhs;
	}
	xor.b64  	%rd3481, %rd3479, %rd3480;
	shr.u64 	%rd3482, %rd3465, 6;
	xor.b64  	%rd3483, %rd3481, %rd3482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2916, 63;
	shr.b64 	%rhs, %rd2916, 1;
	add.u64 	%rd3484, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2916, 56;
	shr.b64 	%rhs, %rd2916, 8;
	add.u64 	%rd3485, %lhs, %rhs;
	}
	xor.b64  	%rd3486, %rd3484, %rd3485;
	shr.u64 	%rd3487, %rd2916, 7;
	xor.b64  	%rd3488, %rd3486, %rd3487;
	add.s64 	%rd3489, %rd3488, %rd2915;
	add.s64 	%rd3490, %rd3489, %rd3400;
	add.s64 	%rd3491, %rd3490, %rd3483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3478, 45;
	shr.b64 	%rhs, %rd3478, 19;
	add.u64 	%rd3492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3478, 3;
	shr.b64 	%rhs, %rd3478, 61;
	add.u64 	%rd3493, %lhs, %rhs;
	}
	xor.b64  	%rd3494, %rd3492, %rd3493;
	shr.u64 	%rd3495, %rd3478, 6;
	xor.b64  	%rd3496, %rd3494, %rd3495;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2917, 63;
	shr.b64 	%rhs, %rd2917, 1;
	add.u64 	%rd3497, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2917, 56;
	shr.b64 	%rhs, %rd2917, 8;
	add.u64 	%rd3498, %lhs, %rhs;
	}
	xor.b64  	%rd3499, %rd3497, %rd3498;
	shr.u64 	%rd3500, %rd2917, 7;
	xor.b64  	%rd3501, %rd3499, %rd3500;
	add.s64 	%rd3502, %rd3501, %rd2916;
	add.s64 	%rd3503, %rd3502, %rd3413;
	add.s64 	%rd3504, %rd3503, %rd3496;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3491, 45;
	shr.b64 	%rhs, %rd3491, 19;
	add.u64 	%rd3505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3491, 3;
	shr.b64 	%rhs, %rd3491, 61;
	add.u64 	%rd3506, %lhs, %rhs;
	}
	xor.b64  	%rd3507, %rd3505, %rd3506;
	shr.u64 	%rd3508, %rd3491, 6;
	xor.b64  	%rd3509, %rd3507, %rd3508;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3322, 63;
	shr.b64 	%rhs, %rd3322, 1;
	add.u64 	%rd3510, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3322, 56;
	shr.b64 	%rhs, %rd3322, 8;
	add.u64 	%rd3511, %lhs, %rhs;
	}
	xor.b64  	%rd3512, %rd3510, %rd3511;
	shr.u64 	%rd3513, %rd3322, 7;
	xor.b64  	%rd3514, %rd3512, %rd3513;
	add.s64 	%rd3515, %rd3514, %rd2917;
	add.s64 	%rd3516, %rd3515, %rd3426;
	add.s64 	%rd3517, %rd3516, %rd3509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3298, 50;
	shr.b64 	%rhs, %rd3298, 14;
	add.u64 	%rd3518, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3298, 46;
	shr.b64 	%rhs, %rd3298, 18;
	add.u64 	%rd3519, %lhs, %rhs;
	}
	xor.b64  	%rd3520, %rd3518, %rd3519;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3298, 23;
	shr.b64 	%rhs, %rd3298, 41;
	add.u64 	%rd3521, %lhs, %rhs;
	}
	xor.b64  	%rd3522, %rd3520, %rd3521;
	xor.b64  	%rd3523, %rd3274, %rd3250;
	and.b64  	%rd3524, %rd3298, %rd3523;
	xor.b64  	%rd3525, %rd3524, %rd3250;
	add.s64 	%rd3526, %rd3322, %rd3226;
	add.s64 	%rd3527, %rd3526, %rd3525;
	add.s64 	%rd3528, %rd3527, %rd3522;
	add.s64 	%rd3529, %rd3528, -1973867731355612462;
	add.s64 	%rd3530, %rd3529, %rd3237;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3309, 36;
	shr.b64 	%rhs, %rd3309, 28;
	add.u64 	%rd3531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3309, 30;
	shr.b64 	%rhs, %rd3309, 34;
	add.u64 	%rd3532, %lhs, %rhs;
	}
	xor.b64  	%rd3533, %rd3531, %rd3532;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3309, 25;
	shr.b64 	%rhs, %rd3309, 39;
	add.u64 	%rd3534, %lhs, %rhs;
	}
	xor.b64  	%rd3535, %rd3533, %rd3534;
	and.b64  	%rd3536, %rd3309, %rd3285;
	xor.b64  	%rd3537, %rd3309, %rd3285;
	and.b64  	%rd3538, %rd3537, %rd3261;
	or.b64  	%rd3539, %rd3538, %rd3536;
	add.s64 	%rd3540, %rd3539, %rd3535;
	add.s64 	%rd3541, %rd3540, %rd3529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3530, 50;
	shr.b64 	%rhs, %rd3530, 14;
	add.u64 	%rd3542, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3530, 46;
	shr.b64 	%rhs, %rd3530, 18;
	add.u64 	%rd3543, %lhs, %rhs;
	}
	xor.b64  	%rd3544, %rd3542, %rd3543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3530, 23;
	shr.b64 	%rhs, %rd3530, 41;
	add.u64 	%rd3545, %lhs, %rhs;
	}
	xor.b64  	%rd3546, %rd3544, %rd3545;
	xor.b64  	%rd3547, %rd3298, %rd3274;
	and.b64  	%rd3548, %rd3530, %rd3547;
	xor.b64  	%rd3549, %rd3548, %rd3274;
	add.s64 	%rd3550, %rd3335, %rd3250;
	add.s64 	%rd3551, %rd3550, %rd3549;
	add.s64 	%rd3552, %rd3551, %rd3546;
	add.s64 	%rd3553, %rd3552, -1171420211273849373;
	add.s64 	%rd3554, %rd3553, %rd3261;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3541, 36;
	shr.b64 	%rhs, %rd3541, 28;
	add.u64 	%rd3555, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3541, 30;
	shr.b64 	%rhs, %rd3541, 34;
	add.u64 	%rd3556, %lhs, %rhs;
	}
	xor.b64  	%rd3557, %rd3555, %rd3556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3541, 25;
	shr.b64 	%rhs, %rd3541, 39;
	add.u64 	%rd3558, %lhs, %rhs;
	}
	xor.b64  	%rd3559, %rd3557, %rd3558;
	and.b64  	%rd3560, %rd3541, %rd3309;
	xor.b64  	%rd3561, %rd3541, %rd3309;
	and.b64  	%rd3562, %rd3561, %rd3285;
	or.b64  	%rd3563, %rd3562, %rd3560;
	add.s64 	%rd3564, %rd3563, %rd3559;
	add.s64 	%rd3565, %rd3564, %rd3553;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3554, 50;
	shr.b64 	%rhs, %rd3554, 14;
	add.u64 	%rd3566, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3554, 46;
	shr.b64 	%rhs, %rd3554, 18;
	add.u64 	%rd3567, %lhs, %rhs;
	}
	xor.b64  	%rd3568, %rd3566, %rd3567;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3554, 23;
	shr.b64 	%rhs, %rd3554, 41;
	add.u64 	%rd3569, %lhs, %rhs;
	}
	xor.b64  	%rd3570, %rd3568, %rd3569;
	xor.b64  	%rd3571, %rd3530, %rd3298;
	and.b64  	%rd3572, %rd3554, %rd3571;
	xor.b64  	%rd3573, %rd3572, %rd3298;
	add.s64 	%rd3574, %rd3348, %rd3274;
	add.s64 	%rd3575, %rd3574, %rd3573;
	add.s64 	%rd3576, %rd3575, %rd3570;
	add.s64 	%rd3577, %rd3576, 1135362057144423861;
	add.s64 	%rd3578, %rd3577, %rd3285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3565, 36;
	shr.b64 	%rhs, %rd3565, 28;
	add.u64 	%rd3579, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3565, 30;
	shr.b64 	%rhs, %rd3565, 34;
	add.u64 	%rd3580, %lhs, %rhs;
	}
	xor.b64  	%rd3581, %rd3579, %rd3580;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3565, 25;
	shr.b64 	%rhs, %rd3565, 39;
	add.u64 	%rd3582, %lhs, %rhs;
	}
	xor.b64  	%rd3583, %rd3581, %rd3582;
	and.b64  	%rd3584, %rd3565, %rd3541;
	xor.b64  	%rd3585, %rd3565, %rd3541;
	and.b64  	%rd3586, %rd3585, %rd3309;
	or.b64  	%rd3587, %rd3586, %rd3584;
	add.s64 	%rd3588, %rd3587, %rd3583;
	add.s64 	%rd3589, %rd3588, %rd3577;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3578, 50;
	shr.b64 	%rhs, %rd3578, 14;
	add.u64 	%rd3590, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3578, 46;
	shr.b64 	%rhs, %rd3578, 18;
	add.u64 	%rd3591, %lhs, %rhs;
	}
	xor.b64  	%rd3592, %rd3590, %rd3591;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3578, 23;
	shr.b64 	%rhs, %rd3578, 41;
	add.u64 	%rd3593, %lhs, %rhs;
	}
	xor.b64  	%rd3594, %rd3592, %rd3593;
	xor.b64  	%rd3595, %rd3554, %rd3530;
	and.b64  	%rd3596, %rd3578, %rd3595;
	xor.b64  	%rd3597, %rd3596, %rd3530;
	add.s64 	%rd3598, %rd3361, %rd3298;
	add.s64 	%rd3599, %rd3598, %rd3597;
	add.s64 	%rd3600, %rd3599, %rd3594;
	add.s64 	%rd3601, %rd3600, 2597628984639134821;
	add.s64 	%rd3602, %rd3601, %rd3309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3589, 36;
	shr.b64 	%rhs, %rd3589, 28;
	add.u64 	%rd3603, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3589, 30;
	shr.b64 	%rhs, %rd3589, 34;
	add.u64 	%rd3604, %lhs, %rhs;
	}
	xor.b64  	%rd3605, %rd3603, %rd3604;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3589, 25;
	shr.b64 	%rhs, %rd3589, 39;
	add.u64 	%rd3606, %lhs, %rhs;
	}
	xor.b64  	%rd3607, %rd3605, %rd3606;
	and.b64  	%rd3608, %rd3589, %rd3565;
	xor.b64  	%rd3609, %rd3589, %rd3565;
	and.b64  	%rd3610, %rd3609, %rd3541;
	or.b64  	%rd3611, %rd3610, %rd3608;
	add.s64 	%rd3612, %rd3611, %rd3607;
	add.s64 	%rd3613, %rd3612, %rd3601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3602, 50;
	shr.b64 	%rhs, %rd3602, 14;
	add.u64 	%rd3614, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3602, 46;
	shr.b64 	%rhs, %rd3602, 18;
	add.u64 	%rd3615, %lhs, %rhs;
	}
	xor.b64  	%rd3616, %rd3614, %rd3615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3602, 23;
	shr.b64 	%rhs, %rd3602, 41;
	add.u64 	%rd3617, %lhs, %rhs;
	}
	xor.b64  	%rd3618, %rd3616, %rd3617;
	xor.b64  	%rd3619, %rd3578, %rd3554;
	and.b64  	%rd3620, %rd3602, %rd3619;
	xor.b64  	%rd3621, %rd3620, %rd3554;
	add.s64 	%rd3622, %rd3374, %rd3530;
	add.s64 	%rd3623, %rd3622, %rd3621;
	add.s64 	%rd3624, %rd3623, %rd3618;
	add.s64 	%rd3625, %rd3624, 3308224258029322869;
	add.s64 	%rd3626, %rd3625, %rd3541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3613, 36;
	shr.b64 	%rhs, %rd3613, 28;
	add.u64 	%rd3627, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3613, 30;
	shr.b64 	%rhs, %rd3613, 34;
	add.u64 	%rd3628, %lhs, %rhs;
	}
	xor.b64  	%rd3629, %rd3627, %rd3628;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3613, 25;
	shr.b64 	%rhs, %rd3613, 39;
	add.u64 	%rd3630, %lhs, %rhs;
	}
	xor.b64  	%rd3631, %rd3629, %rd3630;
	and.b64  	%rd3632, %rd3613, %rd3589;
	xor.b64  	%rd3633, %rd3613, %rd3589;
	and.b64  	%rd3634, %rd3633, %rd3565;
	or.b64  	%rd3635, %rd3634, %rd3632;
	add.s64 	%rd3636, %rd3635, %rd3631;
	add.s64 	%rd3637, %rd3636, %rd3625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3626, 50;
	shr.b64 	%rhs, %rd3626, 14;
	add.u64 	%rd3638, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3626, 46;
	shr.b64 	%rhs, %rd3626, 18;
	add.u64 	%rd3639, %lhs, %rhs;
	}
	xor.b64  	%rd3640, %rd3638, %rd3639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3626, 23;
	shr.b64 	%rhs, %rd3626, 41;
	add.u64 	%rd3641, %lhs, %rhs;
	}
	xor.b64  	%rd3642, %rd3640, %rd3641;
	xor.b64  	%rd3643, %rd3602, %rd3578;
	and.b64  	%rd3644, %rd3626, %rd3643;
	xor.b64  	%rd3645, %rd3644, %rd3578;
	add.s64 	%rd3646, %rd3387, %rd3554;
	add.s64 	%rd3647, %rd3646, %rd3645;
	add.s64 	%rd3648, %rd3647, %rd3642;
	add.s64 	%rd3649, %rd3648, 5365058923640841347;
	add.s64 	%rd3650, %rd3649, %rd3565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3637, 36;
	shr.b64 	%rhs, %rd3637, 28;
	add.u64 	%rd3651, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3637, 30;
	shr.b64 	%rhs, %rd3637, 34;
	add.u64 	%rd3652, %lhs, %rhs;
	}
	xor.b64  	%rd3653, %rd3651, %rd3652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3637, 25;
	shr.b64 	%rhs, %rd3637, 39;
	add.u64 	%rd3654, %lhs, %rhs;
	}
	xor.b64  	%rd3655, %rd3653, %rd3654;
	and.b64  	%rd3656, %rd3637, %rd3613;
	xor.b64  	%rd3657, %rd3637, %rd3613;
	and.b64  	%rd3658, %rd3657, %rd3589;
	or.b64  	%rd3659, %rd3658, %rd3656;
	add.s64 	%rd3660, %rd3659, %rd3655;
	add.s64 	%rd3661, %rd3660, %rd3649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3650, 50;
	shr.b64 	%rhs, %rd3650, 14;
	add.u64 	%rd3662, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3650, 46;
	shr.b64 	%rhs, %rd3650, 18;
	add.u64 	%rd3663, %lhs, %rhs;
	}
	xor.b64  	%rd3664, %rd3662, %rd3663;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3650, 23;
	shr.b64 	%rhs, %rd3650, 41;
	add.u64 	%rd3665, %lhs, %rhs;
	}
	xor.b64  	%rd3666, %rd3664, %rd3665;
	xor.b64  	%rd3667, %rd3626, %rd3602;
	and.b64  	%rd3668, %rd3650, %rd3667;
	xor.b64  	%rd3669, %rd3668, %rd3602;
	add.s64 	%rd3670, %rd3400, %rd3578;
	add.s64 	%rd3671, %rd3670, %rd3669;
	add.s64 	%rd3672, %rd3671, %rd3666;
	add.s64 	%rd3673, %rd3672, 6679025012923562964;
	add.s64 	%rd3674, %rd3673, %rd3589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3661, 36;
	shr.b64 	%rhs, %rd3661, 28;
	add.u64 	%rd3675, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3661, 30;
	shr.b64 	%rhs, %rd3661, 34;
	add.u64 	%rd3676, %lhs, %rhs;
	}
	xor.b64  	%rd3677, %rd3675, %rd3676;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3661, 25;
	shr.b64 	%rhs, %rd3661, 39;
	add.u64 	%rd3678, %lhs, %rhs;
	}
	xor.b64  	%rd3679, %rd3677, %rd3678;
	and.b64  	%rd3680, %rd3661, %rd3637;
	xor.b64  	%rd3681, %rd3661, %rd3637;
	and.b64  	%rd3682, %rd3681, %rd3613;
	or.b64  	%rd3683, %rd3682, %rd3680;
	add.s64 	%rd3684, %rd3683, %rd3679;
	add.s64 	%rd3685, %rd3684, %rd3673;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3674, 50;
	shr.b64 	%rhs, %rd3674, 14;
	add.u64 	%rd3686, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3674, 46;
	shr.b64 	%rhs, %rd3674, 18;
	add.u64 	%rd3687, %lhs, %rhs;
	}
	xor.b64  	%rd3688, %rd3686, %rd3687;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3674, 23;
	shr.b64 	%rhs, %rd3674, 41;
	add.u64 	%rd3689, %lhs, %rhs;
	}
	xor.b64  	%rd3690, %rd3688, %rd3689;
	xor.b64  	%rd3691, %rd3650, %rd3626;
	and.b64  	%rd3692, %rd3674, %rd3691;
	xor.b64  	%rd3693, %rd3692, %rd3626;
	add.s64 	%rd3694, %rd3413, %rd3602;
	add.s64 	%rd3695, %rd3694, %rd3693;
	add.s64 	%rd3696, %rd3695, %rd3690;
	add.s64 	%rd3697, %rd3696, 8573033837759648693;
	add.s64 	%rd3698, %rd3697, %rd3613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3685, 36;
	shr.b64 	%rhs, %rd3685, 28;
	add.u64 	%rd3699, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3685, 30;
	shr.b64 	%rhs, %rd3685, 34;
	add.u64 	%rd3700, %lhs, %rhs;
	}
	xor.b64  	%rd3701, %rd3699, %rd3700;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3685, 25;
	shr.b64 	%rhs, %rd3685, 39;
	add.u64 	%rd3702, %lhs, %rhs;
	}
	xor.b64  	%rd3703, %rd3701, %rd3702;
	and.b64  	%rd3704, %rd3685, %rd3661;
	xor.b64  	%rd3705, %rd3685, %rd3661;
	and.b64  	%rd3706, %rd3705, %rd3637;
	or.b64  	%rd3707, %rd3706, %rd3704;
	add.s64 	%rd3708, %rd3707, %rd3703;
	add.s64 	%rd3709, %rd3708, %rd3697;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3698, 50;
	shr.b64 	%rhs, %rd3698, 14;
	add.u64 	%rd3710, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3698, 46;
	shr.b64 	%rhs, %rd3698, 18;
	add.u64 	%rd3711, %lhs, %rhs;
	}
	xor.b64  	%rd3712, %rd3710, %rd3711;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3698, 23;
	shr.b64 	%rhs, %rd3698, 41;
	add.u64 	%rd3713, %lhs, %rhs;
	}
	xor.b64  	%rd3714, %rd3712, %rd3713;
	xor.b64  	%rd3715, %rd3674, %rd3650;
	and.b64  	%rd3716, %rd3698, %rd3715;
	xor.b64  	%rd3717, %rd3716, %rd3650;
	add.s64 	%rd3718, %rd3426, %rd3626;
	add.s64 	%rd3719, %rd3718, %rd3717;
	add.s64 	%rd3720, %rd3719, %rd3714;
	add.s64 	%rd3721, %rd3720, -7476448914759557205;
	add.s64 	%rd3722, %rd3721, %rd3637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3709, 36;
	shr.b64 	%rhs, %rd3709, 28;
	add.u64 	%rd3723, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3709, 30;
	shr.b64 	%rhs, %rd3709, 34;
	add.u64 	%rd3724, %lhs, %rhs;
	}
	xor.b64  	%rd3725, %rd3723, %rd3724;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3709, 25;
	shr.b64 	%rhs, %rd3709, 39;
	add.u64 	%rd3726, %lhs, %rhs;
	}
	xor.b64  	%rd3727, %rd3725, %rd3726;
	and.b64  	%rd3728, %rd3709, %rd3685;
	xor.b64  	%rd3729, %rd3709, %rd3685;
	and.b64  	%rd3730, %rd3729, %rd3661;
	or.b64  	%rd3731, %rd3730, %rd3728;
	add.s64 	%rd3732, %rd3731, %rd3727;
	add.s64 	%rd3733, %rd3732, %rd3721;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3722, 50;
	shr.b64 	%rhs, %rd3722, 14;
	add.u64 	%rd3734, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3722, 46;
	shr.b64 	%rhs, %rd3722, 18;
	add.u64 	%rd3735, %lhs, %rhs;
	}
	xor.b64  	%rd3736, %rd3734, %rd3735;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3722, 23;
	shr.b64 	%rhs, %rd3722, 41;
	add.u64 	%rd3737, %lhs, %rhs;
	}
	xor.b64  	%rd3738, %rd3736, %rd3737;
	xor.b64  	%rd3739, %rd3698, %rd3674;
	and.b64  	%rd3740, %rd3722, %rd3739;
	xor.b64  	%rd3741, %rd3740, %rd3674;
	add.s64 	%rd3742, %rd3439, %rd3650;
	add.s64 	%rd3743, %rd3742, %rd3741;
	add.s64 	%rd3744, %rd3743, %rd3738;
	add.s64 	%rd3745, %rd3744, -6327057829258317296;
	add.s64 	%rd3746, %rd3745, %rd3661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3733, 36;
	shr.b64 	%rhs, %rd3733, 28;
	add.u64 	%rd3747, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3733, 30;
	shr.b64 	%rhs, %rd3733, 34;
	add.u64 	%rd3748, %lhs, %rhs;
	}
	xor.b64  	%rd3749, %rd3747, %rd3748;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3733, 25;
	shr.b64 	%rhs, %rd3733, 39;
	add.u64 	%rd3750, %lhs, %rhs;
	}
	xor.b64  	%rd3751, %rd3749, %rd3750;
	and.b64  	%rd3752, %rd3733, %rd3709;
	xor.b64  	%rd3753, %rd3733, %rd3709;
	and.b64  	%rd3754, %rd3753, %rd3685;
	or.b64  	%rd3755, %rd3754, %rd3752;
	add.s64 	%rd3756, %rd3755, %rd3751;
	add.s64 	%rd3757, %rd3756, %rd3745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3746, 50;
	shr.b64 	%rhs, %rd3746, 14;
	add.u64 	%rd3758, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3746, 46;
	shr.b64 	%rhs, %rd3746, 18;
	add.u64 	%rd3759, %lhs, %rhs;
	}
	xor.b64  	%rd3760, %rd3758, %rd3759;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3746, 23;
	shr.b64 	%rhs, %rd3746, 41;
	add.u64 	%rd3761, %lhs, %rhs;
	}
	xor.b64  	%rd3762, %rd3760, %rd3761;
	xor.b64  	%rd3763, %rd3722, %rd3698;
	and.b64  	%rd3764, %rd3746, %rd3763;
	xor.b64  	%rd3765, %rd3764, %rd3698;
	add.s64 	%rd3766, %rd3452, %rd3674;
	add.s64 	%rd3767, %rd3766, %rd3765;
	add.s64 	%rd3768, %rd3767, %rd3762;
	add.s64 	%rd3769, %rd3768, -5763719355590565569;
	add.s64 	%rd3770, %rd3769, %rd3685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3757, 36;
	shr.b64 	%rhs, %rd3757, 28;
	add.u64 	%rd3771, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3757, 30;
	shr.b64 	%rhs, %rd3757, 34;
	add.u64 	%rd3772, %lhs, %rhs;
	}
	xor.b64  	%rd3773, %rd3771, %rd3772;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3757, 25;
	shr.b64 	%rhs, %rd3757, 39;
	add.u64 	%rd3774, %lhs, %rhs;
	}
	xor.b64  	%rd3775, %rd3773, %rd3774;
	and.b64  	%rd3776, %rd3757, %rd3733;
	xor.b64  	%rd3777, %rd3757, %rd3733;
	and.b64  	%rd3778, %rd3777, %rd3709;
	or.b64  	%rd3779, %rd3778, %rd3776;
	add.s64 	%rd3780, %rd3779, %rd3775;
	add.s64 	%rd3781, %rd3780, %rd3769;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3770, 50;
	shr.b64 	%rhs, %rd3770, 14;
	add.u64 	%rd3782, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3770, 46;
	shr.b64 	%rhs, %rd3770, 18;
	add.u64 	%rd3783, %lhs, %rhs;
	}
	xor.b64  	%rd3784, %rd3782, %rd3783;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3770, 23;
	shr.b64 	%rhs, %rd3770, 41;
	add.u64 	%rd3785, %lhs, %rhs;
	}
	xor.b64  	%rd3786, %rd3784, %rd3785;
	xor.b64  	%rd3787, %rd3746, %rd3722;
	and.b64  	%rd3788, %rd3770, %rd3787;
	xor.b64  	%rd3789, %rd3788, %rd3722;
	add.s64 	%rd3790, %rd3465, %rd3698;
	add.s64 	%rd3791, %rd3790, %rd3789;
	add.s64 	%rd3792, %rd3791, %rd3786;
	add.s64 	%rd3793, %rd3792, -4658551843659510044;
	add.s64 	%rd3794, %rd3793, %rd3709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3781, 36;
	shr.b64 	%rhs, %rd3781, 28;
	add.u64 	%rd3795, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3781, 30;
	shr.b64 	%rhs, %rd3781, 34;
	add.u64 	%rd3796, %lhs, %rhs;
	}
	xor.b64  	%rd3797, %rd3795, %rd3796;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3781, 25;
	shr.b64 	%rhs, %rd3781, 39;
	add.u64 	%rd3798, %lhs, %rhs;
	}
	xor.b64  	%rd3799, %rd3797, %rd3798;
	and.b64  	%rd3800, %rd3781, %rd3757;
	xor.b64  	%rd3801, %rd3781, %rd3757;
	and.b64  	%rd3802, %rd3801, %rd3733;
	or.b64  	%rd3803, %rd3802, %rd3800;
	add.s64 	%rd3804, %rd3803, %rd3799;
	add.s64 	%rd3805, %rd3804, %rd3793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3794, 50;
	shr.b64 	%rhs, %rd3794, 14;
	add.u64 	%rd3806, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3794, 46;
	shr.b64 	%rhs, %rd3794, 18;
	add.u64 	%rd3807, %lhs, %rhs;
	}
	xor.b64  	%rd3808, %rd3806, %rd3807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3794, 23;
	shr.b64 	%rhs, %rd3794, 41;
	add.u64 	%rd3809, %lhs, %rhs;
	}
	xor.b64  	%rd3810, %rd3808, %rd3809;
	xor.b64  	%rd3811, %rd3770, %rd3746;
	and.b64  	%rd3812, %rd3794, %rd3811;
	xor.b64  	%rd3813, %rd3812, %rd3746;
	add.s64 	%rd3814, %rd3478, %rd3722;
	add.s64 	%rd3815, %rd3814, %rd3813;
	add.s64 	%rd3816, %rd3815, %rd3810;
	add.s64 	%rd3817, %rd3816, -4116276920077217854;
	add.s64 	%rd3818, %rd3817, %rd3733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3805, 36;
	shr.b64 	%rhs, %rd3805, 28;
	add.u64 	%rd3819, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3805, 30;
	shr.b64 	%rhs, %rd3805, 34;
	add.u64 	%rd3820, %lhs, %rhs;
	}
	xor.b64  	%rd3821, %rd3819, %rd3820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3805, 25;
	shr.b64 	%rhs, %rd3805, 39;
	add.u64 	%rd3822, %lhs, %rhs;
	}
	xor.b64  	%rd3823, %rd3821, %rd3822;
	and.b64  	%rd3824, %rd3805, %rd3781;
	xor.b64  	%rd3825, %rd3805, %rd3781;
	and.b64  	%rd3826, %rd3825, %rd3757;
	or.b64  	%rd3827, %rd3826, %rd3824;
	add.s64 	%rd3828, %rd3827, %rd3823;
	add.s64 	%rd3829, %rd3828, %rd3817;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3818, 50;
	shr.b64 	%rhs, %rd3818, 14;
	add.u64 	%rd3830, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3818, 46;
	shr.b64 	%rhs, %rd3818, 18;
	add.u64 	%rd3831, %lhs, %rhs;
	}
	xor.b64  	%rd3832, %rd3830, %rd3831;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3818, 23;
	shr.b64 	%rhs, %rd3818, 41;
	add.u64 	%rd3833, %lhs, %rhs;
	}
	xor.b64  	%rd3834, %rd3832, %rd3833;
	xor.b64  	%rd3835, %rd3794, %rd3770;
	and.b64  	%rd3836, %rd3818, %rd3835;
	xor.b64  	%rd3837, %rd3836, %rd3770;
	add.s64 	%rd3838, %rd3491, %rd3746;
	add.s64 	%rd3839, %rd3838, %rd3837;
	add.s64 	%rd3840, %rd3839, %rd3834;
	add.s64 	%rd3841, %rd3840, -3051310485924567259;
	add.s64 	%rd3842, %rd3841, %rd3757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 36;
	shr.b64 	%rhs, %rd3829, 28;
	add.u64 	%rd3843, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 30;
	shr.b64 	%rhs, %rd3829, 34;
	add.u64 	%rd3844, %lhs, %rhs;
	}
	xor.b64  	%rd3845, %rd3843, %rd3844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 25;
	shr.b64 	%rhs, %rd3829, 39;
	add.u64 	%rd3846, %lhs, %rhs;
	}
	xor.b64  	%rd3847, %rd3845, %rd3846;
	and.b64  	%rd3848, %rd3829, %rd3805;
	xor.b64  	%rd3849, %rd3829, %rd3805;
	and.b64  	%rd3850, %rd3849, %rd3781;
	or.b64  	%rd3851, %rd3850, %rd3848;
	add.s64 	%rd3852, %rd3851, %rd3847;
	add.s64 	%rd3853, %rd3852, %rd3841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 50;
	shr.b64 	%rhs, %rd3842, 14;
	add.u64 	%rd3854, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 46;
	shr.b64 	%rhs, %rd3842, 18;
	add.u64 	%rd3855, %lhs, %rhs;
	}
	xor.b64  	%rd3856, %rd3854, %rd3855;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 23;
	shr.b64 	%rhs, %rd3842, 41;
	add.u64 	%rd3857, %lhs, %rhs;
	}
	xor.b64  	%rd3858, %rd3856, %rd3857;
	xor.b64  	%rd3859, %rd3818, %rd3794;
	and.b64  	%rd3860, %rd3842, %rd3859;
	xor.b64  	%rd3861, %rd3860, %rd3794;
	add.s64 	%rd3862, %rd3504, %rd3770;
	add.s64 	%rd3863, %rd3862, %rd3861;
	add.s64 	%rd3864, %rd3863, %rd3858;
	add.s64 	%rd3865, %rd3864, 489312712824947311;
	add.s64 	%rd3866, %rd3865, %rd3781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3853, 36;
	shr.b64 	%rhs, %rd3853, 28;
	add.u64 	%rd3867, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3853, 30;
	shr.b64 	%rhs, %rd3853, 34;
	add.u64 	%rd3868, %lhs, %rhs;
	}
	xor.b64  	%rd3869, %rd3867, %rd3868;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3853, 25;
	shr.b64 	%rhs, %rd3853, 39;
	add.u64 	%rd3870, %lhs, %rhs;
	}
	xor.b64  	%rd3871, %rd3869, %rd3870;
	and.b64  	%rd3872, %rd3853, %rd3829;
	xor.b64  	%rd3873, %rd3853, %rd3829;
	and.b64  	%rd3874, %rd3873, %rd3805;
	or.b64  	%rd3875, %rd3874, %rd3872;
	add.s64 	%rd3876, %rd3875, %rd3871;
	add.s64 	%rd3877, %rd3876, %rd3865;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3866, 50;
	shr.b64 	%rhs, %rd3866, 14;
	add.u64 	%rd3878, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3866, 46;
	shr.b64 	%rhs, %rd3866, 18;
	add.u64 	%rd3879, %lhs, %rhs;
	}
	xor.b64  	%rd3880, %rd3878, %rd3879;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3866, 23;
	shr.b64 	%rhs, %rd3866, 41;
	add.u64 	%rd3881, %lhs, %rhs;
	}
	xor.b64  	%rd3882, %rd3880, %rd3881;
	xor.b64  	%rd3883, %rd3842, %rd3818;
	and.b64  	%rd3884, %rd3866, %rd3883;
	xor.b64  	%rd3885, %rd3884, %rd3818;
	add.s64 	%rd3886, %rd3517, %rd3794;
	add.s64 	%rd3887, %rd3886, %rd3885;
	add.s64 	%rd3888, %rd3887, %rd3882;
	add.s64 	%rd3889, %rd3888, 1452737877330783856;
	add.s64 	%rd3890, %rd3889, %rd3805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3877, 36;
	shr.b64 	%rhs, %rd3877, 28;
	add.u64 	%rd3891, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3877, 30;
	shr.b64 	%rhs, %rd3877, 34;
	add.u64 	%rd3892, %lhs, %rhs;
	}
	xor.b64  	%rd3893, %rd3891, %rd3892;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3877, 25;
	shr.b64 	%rhs, %rd3877, 39;
	add.u64 	%rd3894, %lhs, %rhs;
	}
	xor.b64  	%rd3895, %rd3893, %rd3894;
	and.b64  	%rd3896, %rd3877, %rd3853;
	xor.b64  	%rd3897, %rd3877, %rd3853;
	and.b64  	%rd3898, %rd3897, %rd3829;
	or.b64  	%rd3899, %rd3898, %rd3896;
	add.s64 	%rd3900, %rd3899, %rd3895;
	add.s64 	%rd3901, %rd3900, %rd3889;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3504, 45;
	shr.b64 	%rhs, %rd3504, 19;
	add.u64 	%rd3902, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3504, 3;
	shr.b64 	%rhs, %rd3504, 61;
	add.u64 	%rd3903, %lhs, %rhs;
	}
	xor.b64  	%rd3904, %rd3902, %rd3903;
	shr.u64 	%rd3905, %rd3504, 6;
	xor.b64  	%rd3906, %rd3904, %rd3905;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 63;
	shr.b64 	%rhs, %rd3335, 1;
	add.u64 	%rd3907, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 56;
	shr.b64 	%rhs, %rd3335, 8;
	add.u64 	%rd3908, %lhs, %rhs;
	}
	xor.b64  	%rd3909, %rd3907, %rd3908;
	shr.u64 	%rd3910, %rd3335, 7;
	xor.b64  	%rd3911, %rd3909, %rd3910;
	add.s64 	%rd3912, %rd3911, %rd3322;
	add.s64 	%rd3913, %rd3912, %rd3439;
	add.s64 	%rd3914, %rd3913, %rd3906;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3517, 45;
	shr.b64 	%rhs, %rd3517, 19;
	add.u64 	%rd3915, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3517, 3;
	shr.b64 	%rhs, %rd3517, 61;
	add.u64 	%rd3916, %lhs, %rhs;
	}
	xor.b64  	%rd3917, %rd3915, %rd3916;
	shr.u64 	%rd3918, %rd3517, 6;
	xor.b64  	%rd3919, %rd3917, %rd3918;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3348, 63;
	shr.b64 	%rhs, %rd3348, 1;
	add.u64 	%rd3920, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3348, 56;
	shr.b64 	%rhs, %rd3348, 8;
	add.u64 	%rd3921, %lhs, %rhs;
	}
	xor.b64  	%rd3922, %rd3920, %rd3921;
	shr.u64 	%rd3923, %rd3348, 7;
	xor.b64  	%rd3924, %rd3922, %rd3923;
	add.s64 	%rd3925, %rd3924, %rd3335;
	add.s64 	%rd3926, %rd3925, %rd3452;
	add.s64 	%rd3927, %rd3926, %rd3919;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3914, 45;
	shr.b64 	%rhs, %rd3914, 19;
	add.u64 	%rd3928, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3914, 3;
	shr.b64 	%rhs, %rd3914, 61;
	add.u64 	%rd3929, %lhs, %rhs;
	}
	xor.b64  	%rd3930, %rd3928, %rd3929;
	shr.u64 	%rd3931, %rd3914, 6;
	xor.b64  	%rd3932, %rd3930, %rd3931;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3361, 63;
	shr.b64 	%rhs, %rd3361, 1;
	add.u64 	%rd3933, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3361, 56;
	shr.b64 	%rhs, %rd3361, 8;
	add.u64 	%rd3934, %lhs, %rhs;
	}
	xor.b64  	%rd3935, %rd3933, %rd3934;
	shr.u64 	%rd3936, %rd3361, 7;
	xor.b64  	%rd3937, %rd3935, %rd3936;
	add.s64 	%rd3938, %rd3937, %rd3348;
	add.s64 	%rd3939, %rd3938, %rd3465;
	add.s64 	%rd3940, %rd3939, %rd3932;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3927, 45;
	shr.b64 	%rhs, %rd3927, 19;
	add.u64 	%rd3941, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3927, 3;
	shr.b64 	%rhs, %rd3927, 61;
	add.u64 	%rd3942, %lhs, %rhs;
	}
	xor.b64  	%rd3943, %rd3941, %rd3942;
	shr.u64 	%rd3944, %rd3927, 6;
	xor.b64  	%rd3945, %rd3943, %rd3944;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 63;
	shr.b64 	%rhs, %rd3374, 1;
	add.u64 	%rd3946, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 56;
	shr.b64 	%rhs, %rd3374, 8;
	add.u64 	%rd3947, %lhs, %rhs;
	}
	xor.b64  	%rd3948, %rd3946, %rd3947;
	shr.u64 	%rd3949, %rd3374, 7;
	xor.b64  	%rd3950, %rd3948, %rd3949;
	add.s64 	%rd3951, %rd3950, %rd3361;
	add.s64 	%rd3952, %rd3951, %rd3478;
	add.s64 	%rd3953, %rd3952, %rd3945;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3940, 45;
	shr.b64 	%rhs, %rd3940, 19;
	add.u64 	%rd3954, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3940, 3;
	shr.b64 	%rhs, %rd3940, 61;
	add.u64 	%rd3955, %lhs, %rhs;
	}
	xor.b64  	%rd3956, %rd3954, %rd3955;
	shr.u64 	%rd3957, %rd3940, 6;
	xor.b64  	%rd3958, %rd3956, %rd3957;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3387, 63;
	shr.b64 	%rhs, %rd3387, 1;
	add.u64 	%rd3959, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3387, 56;
	shr.b64 	%rhs, %rd3387, 8;
	add.u64 	%rd3960, %lhs, %rhs;
	}
	xor.b64  	%rd3961, %rd3959, %rd3960;
	shr.u64 	%rd3962, %rd3387, 7;
	xor.b64  	%rd3963, %rd3961, %rd3962;
	add.s64 	%rd3964, %rd3963, %rd3374;
	add.s64 	%rd3965, %rd3964, %rd3491;
	add.s64 	%rd3966, %rd3965, %rd3958;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3953, 45;
	shr.b64 	%rhs, %rd3953, 19;
	add.u64 	%rd3967, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3953, 3;
	shr.b64 	%rhs, %rd3953, 61;
	add.u64 	%rd3968, %lhs, %rhs;
	}
	xor.b64  	%rd3969, %rd3967, %rd3968;
	shr.u64 	%rd3970, %rd3953, 6;
	xor.b64  	%rd3971, %rd3969, %rd3970;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3400, 63;
	shr.b64 	%rhs, %rd3400, 1;
	add.u64 	%rd3972, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3400, 56;
	shr.b64 	%rhs, %rd3400, 8;
	add.u64 	%rd3973, %lhs, %rhs;
	}
	xor.b64  	%rd3974, %rd3972, %rd3973;
	shr.u64 	%rd3975, %rd3400, 7;
	xor.b64  	%rd3976, %rd3974, %rd3975;
	add.s64 	%rd3977, %rd3976, %rd3387;
	add.s64 	%rd3978, %rd3977, %rd3504;
	add.s64 	%rd3979, %rd3978, %rd3971;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3966, 45;
	shr.b64 	%rhs, %rd3966, 19;
	add.u64 	%rd3980, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3966, 3;
	shr.b64 	%rhs, %rd3966, 61;
	add.u64 	%rd3981, %lhs, %rhs;
	}
	xor.b64  	%rd3982, %rd3980, %rd3981;
	shr.u64 	%rd3983, %rd3966, 6;
	xor.b64  	%rd3984, %rd3982, %rd3983;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3413, 63;
	shr.b64 	%rhs, %rd3413, 1;
	add.u64 	%rd3985, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3413, 56;
	shr.b64 	%rhs, %rd3413, 8;
	add.u64 	%rd3986, %lhs, %rhs;
	}
	xor.b64  	%rd3987, %rd3985, %rd3986;
	shr.u64 	%rd3988, %rd3413, 7;
	xor.b64  	%rd3989, %rd3987, %rd3988;
	add.s64 	%rd3990, %rd3989, %rd3400;
	add.s64 	%rd3991, %rd3990, %rd3517;
	add.s64 	%rd3992, %rd3991, %rd3984;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3979, 45;
	shr.b64 	%rhs, %rd3979, 19;
	add.u64 	%rd3993, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3979, 3;
	shr.b64 	%rhs, %rd3979, 61;
	add.u64 	%rd3994, %lhs, %rhs;
	}
	xor.b64  	%rd3995, %rd3993, %rd3994;
	shr.u64 	%rd3996, %rd3979, 6;
	xor.b64  	%rd3997, %rd3995, %rd3996;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3426, 63;
	shr.b64 	%rhs, %rd3426, 1;
	add.u64 	%rd3998, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3426, 56;
	shr.b64 	%rhs, %rd3426, 8;
	add.u64 	%rd3999, %lhs, %rhs;
	}
	xor.b64  	%rd4000, %rd3998, %rd3999;
	shr.u64 	%rd4001, %rd3426, 7;
	xor.b64  	%rd4002, %rd4000, %rd4001;
	add.s64 	%rd4003, %rd4002, %rd3413;
	add.s64 	%rd4004, %rd4003, %rd3914;
	add.s64 	%rd4005, %rd4004, %rd3997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3992, 45;
	shr.b64 	%rhs, %rd3992, 19;
	add.u64 	%rd4006, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3992, 3;
	shr.b64 	%rhs, %rd3992, 61;
	add.u64 	%rd4007, %lhs, %rhs;
	}
	xor.b64  	%rd4008, %rd4006, %rd4007;
	shr.u64 	%rd4009, %rd3992, 6;
	xor.b64  	%rd4010, %rd4008, %rd4009;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3439, 63;
	shr.b64 	%rhs, %rd3439, 1;
	add.u64 	%rd4011, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3439, 56;
	shr.b64 	%rhs, %rd3439, 8;
	add.u64 	%rd4012, %lhs, %rhs;
	}
	xor.b64  	%rd4013, %rd4011, %rd4012;
	shr.u64 	%rd4014, %rd3439, 7;
	xor.b64  	%rd4015, %rd4013, %rd4014;
	add.s64 	%rd4016, %rd4015, %rd3426;
	add.s64 	%rd4017, %rd4016, %rd3927;
	add.s64 	%rd4018, %rd4017, %rd4010;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4005, 45;
	shr.b64 	%rhs, %rd4005, 19;
	add.u64 	%rd4019, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4005, 3;
	shr.b64 	%rhs, %rd4005, 61;
	add.u64 	%rd4020, %lhs, %rhs;
	}
	xor.b64  	%rd4021, %rd4019, %rd4020;
	shr.u64 	%rd4022, %rd4005, 6;
	xor.b64  	%rd4023, %rd4021, %rd4022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3452, 63;
	shr.b64 	%rhs, %rd3452, 1;
	add.u64 	%rd4024, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3452, 56;
	shr.b64 	%rhs, %rd3452, 8;
	add.u64 	%rd4025, %lhs, %rhs;
	}
	xor.b64  	%rd4026, %rd4024, %rd4025;
	shr.u64 	%rd4027, %rd3452, 7;
	xor.b64  	%rd4028, %rd4026, %rd4027;
	add.s64 	%rd4029, %rd4028, %rd3439;
	add.s64 	%rd4030, %rd4029, %rd3940;
	add.s64 	%rd4031, %rd4030, %rd4023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4018, 45;
	shr.b64 	%rhs, %rd4018, 19;
	add.u64 	%rd4032, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4018, 3;
	shr.b64 	%rhs, %rd4018, 61;
	add.u64 	%rd4033, %lhs, %rhs;
	}
	xor.b64  	%rd4034, %rd4032, %rd4033;
	shr.u64 	%rd4035, %rd4018, 6;
	xor.b64  	%rd4036, %rd4034, %rd4035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3465, 63;
	shr.b64 	%rhs, %rd3465, 1;
	add.u64 	%rd4037, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3465, 56;
	shr.b64 	%rhs, %rd3465, 8;
	add.u64 	%rd4038, %lhs, %rhs;
	}
	xor.b64  	%rd4039, %rd4037, %rd4038;
	shr.u64 	%rd4040, %rd3465, 7;
	xor.b64  	%rd4041, %rd4039, %rd4040;
	add.s64 	%rd4042, %rd4041, %rd3452;
	add.s64 	%rd4043, %rd4042, %rd3953;
	add.s64 	%rd4044, %rd4043, %rd4036;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4031, 45;
	shr.b64 	%rhs, %rd4031, 19;
	add.u64 	%rd4045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4031, 3;
	shr.b64 	%rhs, %rd4031, 61;
	add.u64 	%rd4046, %lhs, %rhs;
	}
	xor.b64  	%rd4047, %rd4045, %rd4046;
	shr.u64 	%rd4048, %rd4031, 6;
	xor.b64  	%rd4049, %rd4047, %rd4048;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3478, 63;
	shr.b64 	%rhs, %rd3478, 1;
	add.u64 	%rd4050, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3478, 56;
	shr.b64 	%rhs, %rd3478, 8;
	add.u64 	%rd4051, %lhs, %rhs;
	}
	xor.b64  	%rd4052, %rd4050, %rd4051;
	shr.u64 	%rd4053, %rd3478, 7;
	xor.b64  	%rd4054, %rd4052, %rd4053;
	add.s64 	%rd4055, %rd4054, %rd3465;
	add.s64 	%rd4056, %rd4055, %rd3966;
	add.s64 	%rd4057, %rd4056, %rd4049;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4044, 45;
	shr.b64 	%rhs, %rd4044, 19;
	add.u64 	%rd4058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4044, 3;
	shr.b64 	%rhs, %rd4044, 61;
	add.u64 	%rd4059, %lhs, %rhs;
	}
	xor.b64  	%rd4060, %rd4058, %rd4059;
	shr.u64 	%rd4061, %rd4044, 6;
	xor.b64  	%rd4062, %rd4060, %rd4061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3491, 63;
	shr.b64 	%rhs, %rd3491, 1;
	add.u64 	%rd4063, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3491, 56;
	shr.b64 	%rhs, %rd3491, 8;
	add.u64 	%rd4064, %lhs, %rhs;
	}
	xor.b64  	%rd4065, %rd4063, %rd4064;
	shr.u64 	%rd4066, %rd3491, 7;
	xor.b64  	%rd4067, %rd4065, %rd4066;
	add.s64 	%rd4068, %rd4067, %rd3478;
	add.s64 	%rd4069, %rd4068, %rd3979;
	add.s64 	%rd4070, %rd4069, %rd4062;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4057, 45;
	shr.b64 	%rhs, %rd4057, 19;
	add.u64 	%rd4071, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4057, 3;
	shr.b64 	%rhs, %rd4057, 61;
	add.u64 	%rd4072, %lhs, %rhs;
	}
	xor.b64  	%rd4073, %rd4071, %rd4072;
	shr.u64 	%rd4074, %rd4057, 6;
	xor.b64  	%rd4075, %rd4073, %rd4074;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3504, 63;
	shr.b64 	%rhs, %rd3504, 1;
	add.u64 	%rd4076, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3504, 56;
	shr.b64 	%rhs, %rd3504, 8;
	add.u64 	%rd4077, %lhs, %rhs;
	}
	xor.b64  	%rd4078, %rd4076, %rd4077;
	shr.u64 	%rd4079, %rd3504, 7;
	xor.b64  	%rd4080, %rd4078, %rd4079;
	add.s64 	%rd4081, %rd4080, %rd3491;
	add.s64 	%rd4082, %rd4081, %rd3992;
	add.s64 	%rd4083, %rd4082, %rd4075;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4070, 45;
	shr.b64 	%rhs, %rd4070, 19;
	add.u64 	%rd4084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4070, 3;
	shr.b64 	%rhs, %rd4070, 61;
	add.u64 	%rd4085, %lhs, %rhs;
	}
	xor.b64  	%rd4086, %rd4084, %rd4085;
	shr.u64 	%rd4087, %rd4070, 6;
	xor.b64  	%rd4088, %rd4086, %rd4087;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3517, 63;
	shr.b64 	%rhs, %rd3517, 1;
	add.u64 	%rd4089, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3517, 56;
	shr.b64 	%rhs, %rd3517, 8;
	add.u64 	%rd4090, %lhs, %rhs;
	}
	xor.b64  	%rd4091, %rd4089, %rd4090;
	shr.u64 	%rd4092, %rd3517, 7;
	xor.b64  	%rd4093, %rd4091, %rd4092;
	add.s64 	%rd4094, %rd4093, %rd3504;
	add.s64 	%rd4095, %rd4094, %rd4005;
	add.s64 	%rd4096, %rd4095, %rd4088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4083, 45;
	shr.b64 	%rhs, %rd4083, 19;
	add.u64 	%rd4097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4083, 3;
	shr.b64 	%rhs, %rd4083, 61;
	add.u64 	%rd4098, %lhs, %rhs;
	}
	xor.b64  	%rd4099, %rd4097, %rd4098;
	shr.u64 	%rd4100, %rd4083, 6;
	xor.b64  	%rd4101, %rd4099, %rd4100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3914, 63;
	shr.b64 	%rhs, %rd3914, 1;
	add.u64 	%rd4102, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3914, 56;
	shr.b64 	%rhs, %rd3914, 8;
	add.u64 	%rd4103, %lhs, %rhs;
	}
	xor.b64  	%rd4104, %rd4102, %rd4103;
	shr.u64 	%rd4105, %rd3914, 7;
	xor.b64  	%rd4106, %rd4104, %rd4105;
	add.s64 	%rd4107, %rd4106, %rd3517;
	add.s64 	%rd4108, %rd4107, %rd4018;
	add.s64 	%rd4109, %rd4108, %rd4101;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3890, 50;
	shr.b64 	%rhs, %rd3890, 14;
	add.u64 	%rd4110, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3890, 46;
	shr.b64 	%rhs, %rd3890, 18;
	add.u64 	%rd4111, %lhs, %rhs;
	}
	xor.b64  	%rd4112, %rd4110, %rd4111;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3890, 23;
	shr.b64 	%rhs, %rd3890, 41;
	add.u64 	%rd4113, %lhs, %rhs;
	}
	xor.b64  	%rd4114, %rd4112, %rd4113;
	xor.b64  	%rd4115, %rd3866, %rd3842;
	and.b64  	%rd4116, %rd3890, %rd4115;
	xor.b64  	%rd4117, %rd4116, %rd3842;
	add.s64 	%rd4118, %rd3914, %rd3818;
	add.s64 	%rd4119, %rd4118, %rd4117;
	add.s64 	%rd4120, %rd4119, %rd4114;
	add.s64 	%rd4121, %rd4120, 2861767655752347644;
	add.s64 	%rd4122, %rd4121, %rd3829;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3901, 36;
	shr.b64 	%rhs, %rd3901, 28;
	add.u64 	%rd4123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3901, 30;
	shr.b64 	%rhs, %rd3901, 34;
	add.u64 	%rd4124, %lhs, %rhs;
	}
	xor.b64  	%rd4125, %rd4123, %rd4124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3901, 25;
	shr.b64 	%rhs, %rd3901, 39;
	add.u64 	%rd4126, %lhs, %rhs;
	}
	xor.b64  	%rd4127, %rd4125, %rd4126;
	and.b64  	%rd4128, %rd3901, %rd3877;
	xor.b64  	%rd4129, %rd3901, %rd3877;
	and.b64  	%rd4130, %rd4129, %rd3853;
	or.b64  	%rd4131, %rd4130, %rd4128;
	add.s64 	%rd4132, %rd4131, %rd4127;
	add.s64 	%rd4133, %rd4132, %rd4121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4122, 50;
	shr.b64 	%rhs, %rd4122, 14;
	add.u64 	%rd4134, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4122, 46;
	shr.b64 	%rhs, %rd4122, 18;
	add.u64 	%rd4135, %lhs, %rhs;
	}
	xor.b64  	%rd4136, %rd4134, %rd4135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4122, 23;
	shr.b64 	%rhs, %rd4122, 41;
	add.u64 	%rd4137, %lhs, %rhs;
	}
	xor.b64  	%rd4138, %rd4136, %rd4137;
	xor.b64  	%rd4139, %rd3890, %rd3866;
	and.b64  	%rd4140, %rd4122, %rd4139;
	xor.b64  	%rd4141, %rd4140, %rd3866;
	add.s64 	%rd4142, %rd3927, %rd3842;
	add.s64 	%rd4143, %rd4142, %rd4141;
	add.s64 	%rd4144, %rd4143, %rd4138;
	add.s64 	%rd4145, %rd4144, 3322285676063803686;
	add.s64 	%rd4146, %rd4145, %rd3853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4133, 36;
	shr.b64 	%rhs, %rd4133, 28;
	add.u64 	%rd4147, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4133, 30;
	shr.b64 	%rhs, %rd4133, 34;
	add.u64 	%rd4148, %lhs, %rhs;
	}
	xor.b64  	%rd4149, %rd4147, %rd4148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4133, 25;
	shr.b64 	%rhs, %rd4133, 39;
	add.u64 	%rd4150, %lhs, %rhs;
	}
	xor.b64  	%rd4151, %rd4149, %rd4150;
	and.b64  	%rd4152, %rd4133, %rd3901;
	xor.b64  	%rd4153, %rd4133, %rd3901;
	and.b64  	%rd4154, %rd4153, %rd3877;
	or.b64  	%rd4155, %rd4154, %rd4152;
	add.s64 	%rd4156, %rd4155, %rd4151;
	add.s64 	%rd4157, %rd4156, %rd4145;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4146, 50;
	shr.b64 	%rhs, %rd4146, 14;
	add.u64 	%rd4158, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4146, 46;
	shr.b64 	%rhs, %rd4146, 18;
	add.u64 	%rd4159, %lhs, %rhs;
	}
	xor.b64  	%rd4160, %rd4158, %rd4159;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4146, 23;
	shr.b64 	%rhs, %rd4146, 41;
	add.u64 	%rd4161, %lhs, %rhs;
	}
	xor.b64  	%rd4162, %rd4160, %rd4161;
	xor.b64  	%rd4163, %rd4122, %rd3890;
	and.b64  	%rd4164, %rd4146, %rd4163;
	xor.b64  	%rd4165, %rd4164, %rd3890;
	add.s64 	%rd4166, %rd3940, %rd3866;
	add.s64 	%rd4167, %rd4166, %rd4165;
	add.s64 	%rd4168, %rd4167, %rd4162;
	add.s64 	%rd4169, %rd4168, 5560940570517711597;
	add.s64 	%rd4170, %rd4169, %rd3877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4157, 36;
	shr.b64 	%rhs, %rd4157, 28;
	add.u64 	%rd4171, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4157, 30;
	shr.b64 	%rhs, %rd4157, 34;
	add.u64 	%rd4172, %lhs, %rhs;
	}
	xor.b64  	%rd4173, %rd4171, %rd4172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4157, 25;
	shr.b64 	%rhs, %rd4157, 39;
	add.u64 	%rd4174, %lhs, %rhs;
	}
	xor.b64  	%rd4175, %rd4173, %rd4174;
	and.b64  	%rd4176, %rd4157, %rd4133;
	xor.b64  	%rd4177, %rd4157, %rd4133;
	and.b64  	%rd4178, %rd4177, %rd3901;
	or.b64  	%rd4179, %rd4178, %rd4176;
	add.s64 	%rd4180, %rd4179, %rd4175;
	add.s64 	%rd4181, %rd4180, %rd4169;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4170, 50;
	shr.b64 	%rhs, %rd4170, 14;
	add.u64 	%rd4182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4170, 46;
	shr.b64 	%rhs, %rd4170, 18;
	add.u64 	%rd4183, %lhs, %rhs;
	}
	xor.b64  	%rd4184, %rd4182, %rd4183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4170, 23;
	shr.b64 	%rhs, %rd4170, 41;
	add.u64 	%rd4185, %lhs, %rhs;
	}
	xor.b64  	%rd4186, %rd4184, %rd4185;
	xor.b64  	%rd4187, %rd4146, %rd4122;
	and.b64  	%rd4188, %rd4170, %rd4187;
	xor.b64  	%rd4189, %rd4188, %rd4122;
	add.s64 	%rd4190, %rd3953, %rd3890;
	add.s64 	%rd4191, %rd4190, %rd4189;
	add.s64 	%rd4192, %rd4191, %rd4186;
	add.s64 	%rd4193, %rd4192, 5996557281743188959;
	add.s64 	%rd4194, %rd4193, %rd3901;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4181, 36;
	shr.b64 	%rhs, %rd4181, 28;
	add.u64 	%rd4195, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4181, 30;
	shr.b64 	%rhs, %rd4181, 34;
	add.u64 	%rd4196, %lhs, %rhs;
	}
	xor.b64  	%rd4197, %rd4195, %rd4196;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4181, 25;
	shr.b64 	%rhs, %rd4181, 39;
	add.u64 	%rd4198, %lhs, %rhs;
	}
	xor.b64  	%rd4199, %rd4197, %rd4198;
	and.b64  	%rd4200, %rd4181, %rd4157;
	xor.b64  	%rd4201, %rd4181, %rd4157;
	and.b64  	%rd4202, %rd4201, %rd4133;
	or.b64  	%rd4203, %rd4202, %rd4200;
	add.s64 	%rd4204, %rd4203, %rd4199;
	add.s64 	%rd4205, %rd4204, %rd4193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4194, 50;
	shr.b64 	%rhs, %rd4194, 14;
	add.u64 	%rd4206, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4194, 46;
	shr.b64 	%rhs, %rd4194, 18;
	add.u64 	%rd4207, %lhs, %rhs;
	}
	xor.b64  	%rd4208, %rd4206, %rd4207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4194, 23;
	shr.b64 	%rhs, %rd4194, 41;
	add.u64 	%rd4209, %lhs, %rhs;
	}
	xor.b64  	%rd4210, %rd4208, %rd4209;
	xor.b64  	%rd4211, %rd4170, %rd4146;
	and.b64  	%rd4212, %rd4194, %rd4211;
	xor.b64  	%rd4213, %rd4212, %rd4146;
	add.s64 	%rd4214, %rd3966, %rd4122;
	add.s64 	%rd4215, %rd4214, %rd4213;
	add.s64 	%rd4216, %rd4215, %rd4210;
	add.s64 	%rd4217, %rd4216, 7280758554555802590;
	add.s64 	%rd4218, %rd4217, %rd4133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4205, 36;
	shr.b64 	%rhs, %rd4205, 28;
	add.u64 	%rd4219, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4205, 30;
	shr.b64 	%rhs, %rd4205, 34;
	add.u64 	%rd4220, %lhs, %rhs;
	}
	xor.b64  	%rd4221, %rd4219, %rd4220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4205, 25;
	shr.b64 	%rhs, %rd4205, 39;
	add.u64 	%rd4222, %lhs, %rhs;
	}
	xor.b64  	%rd4223, %rd4221, %rd4222;
	and.b64  	%rd4224, %rd4205, %rd4181;
	xor.b64  	%rd4225, %rd4205, %rd4181;
	and.b64  	%rd4226, %rd4225, %rd4157;
	or.b64  	%rd4227, %rd4226, %rd4224;
	add.s64 	%rd4228, %rd4227, %rd4223;
	add.s64 	%rd4229, %rd4228, %rd4217;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4218, 50;
	shr.b64 	%rhs, %rd4218, 14;
	add.u64 	%rd4230, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4218, 46;
	shr.b64 	%rhs, %rd4218, 18;
	add.u64 	%rd4231, %lhs, %rhs;
	}
	xor.b64  	%rd4232, %rd4230, %rd4231;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4218, 23;
	shr.b64 	%rhs, %rd4218, 41;
	add.u64 	%rd4233, %lhs, %rhs;
	}
	xor.b64  	%rd4234, %rd4232, %rd4233;
	xor.b64  	%rd4235, %rd4194, %rd4170;
	and.b64  	%rd4236, %rd4218, %rd4235;
	xor.b64  	%rd4237, %rd4236, %rd4170;
	add.s64 	%rd4238, %rd3979, %rd4146;
	add.s64 	%rd4239, %rd4238, %rd4237;
	add.s64 	%rd4240, %rd4239, %rd4234;
	add.s64 	%rd4241, %rd4240, 8532644243296465576;
	add.s64 	%rd4242, %rd4241, %rd4157;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4229, 36;
	shr.b64 	%rhs, %rd4229, 28;
	add.u64 	%rd4243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4229, 30;
	shr.b64 	%rhs, %rd4229, 34;
	add.u64 	%rd4244, %lhs, %rhs;
	}
	xor.b64  	%rd4245, %rd4243, %rd4244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4229, 25;
	shr.b64 	%rhs, %rd4229, 39;
	add.u64 	%rd4246, %lhs, %rhs;
	}
	xor.b64  	%rd4247, %rd4245, %rd4246;
	and.b64  	%rd4248, %rd4229, %rd4205;
	xor.b64  	%rd4249, %rd4229, %rd4205;
	and.b64  	%rd4250, %rd4249, %rd4181;
	or.b64  	%rd4251, %rd4250, %rd4248;
	add.s64 	%rd4252, %rd4251, %rd4247;
	add.s64 	%rd4253, %rd4252, %rd4241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4242, 50;
	shr.b64 	%rhs, %rd4242, 14;
	add.u64 	%rd4254, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4242, 46;
	shr.b64 	%rhs, %rd4242, 18;
	add.u64 	%rd4255, %lhs, %rhs;
	}
	xor.b64  	%rd4256, %rd4254, %rd4255;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4242, 23;
	shr.b64 	%rhs, %rd4242, 41;
	add.u64 	%rd4257, %lhs, %rhs;
	}
	xor.b64  	%rd4258, %rd4256, %rd4257;
	xor.b64  	%rd4259, %rd4218, %rd4194;
	and.b64  	%rd4260, %rd4242, %rd4259;
	xor.b64  	%rd4261, %rd4260, %rd4194;
	add.s64 	%rd4262, %rd3992, %rd4170;
	add.s64 	%rd4263, %rd4262, %rd4261;
	add.s64 	%rd4264, %rd4263, %rd4258;
	add.s64 	%rd4265, %rd4264, -9096487096722542874;
	add.s64 	%rd4266, %rd4265, %rd4181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4253, 36;
	shr.b64 	%rhs, %rd4253, 28;
	add.u64 	%rd4267, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4253, 30;
	shr.b64 	%rhs, %rd4253, 34;
	add.u64 	%rd4268, %lhs, %rhs;
	}
	xor.b64  	%rd4269, %rd4267, %rd4268;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4253, 25;
	shr.b64 	%rhs, %rd4253, 39;
	add.u64 	%rd4270, %lhs, %rhs;
	}
	xor.b64  	%rd4271, %rd4269, %rd4270;
	and.b64  	%rd4272, %rd4253, %rd4229;
	xor.b64  	%rd4273, %rd4253, %rd4229;
	and.b64  	%rd4274, %rd4273, %rd4205;
	or.b64  	%rd4275, %rd4274, %rd4272;
	add.s64 	%rd4276, %rd4275, %rd4271;
	add.s64 	%rd4277, %rd4276, %rd4265;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4266, 50;
	shr.b64 	%rhs, %rd4266, 14;
	add.u64 	%rd4278, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4266, 46;
	shr.b64 	%rhs, %rd4266, 18;
	add.u64 	%rd4279, %lhs, %rhs;
	}
	xor.b64  	%rd4280, %rd4278, %rd4279;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4266, 23;
	shr.b64 	%rhs, %rd4266, 41;
	add.u64 	%rd4281, %lhs, %rhs;
	}
	xor.b64  	%rd4282, %rd4280, %rd4281;
	xor.b64  	%rd4283, %rd4242, %rd4218;
	and.b64  	%rd4284, %rd4266, %rd4283;
	xor.b64  	%rd4285, %rd4284, %rd4218;
	add.s64 	%rd4286, %rd4005, %rd4194;
	add.s64 	%rd4287, %rd4286, %rd4285;
	add.s64 	%rd4288, %rd4287, %rd4282;
	add.s64 	%rd4289, %rd4288, -7894198246740708037;
	add.s64 	%rd4290, %rd4289, %rd4205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4277, 36;
	shr.b64 	%rhs, %rd4277, 28;
	add.u64 	%rd4291, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4277, 30;
	shr.b64 	%rhs, %rd4277, 34;
	add.u64 	%rd4292, %lhs, %rhs;
	}
	xor.b64  	%rd4293, %rd4291, %rd4292;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4277, 25;
	shr.b64 	%rhs, %rd4277, 39;
	add.u64 	%rd4294, %lhs, %rhs;
	}
	xor.b64  	%rd4295, %rd4293, %rd4294;
	and.b64  	%rd4296, %rd4277, %rd4253;
	xor.b64  	%rd4297, %rd4277, %rd4253;
	and.b64  	%rd4298, %rd4297, %rd4229;
	or.b64  	%rd4299, %rd4298, %rd4296;
	add.s64 	%rd4300, %rd4299, %rd4295;
	add.s64 	%rd4301, %rd4300, %rd4289;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4290, 50;
	shr.b64 	%rhs, %rd4290, 14;
	add.u64 	%rd4302, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4290, 46;
	shr.b64 	%rhs, %rd4290, 18;
	add.u64 	%rd4303, %lhs, %rhs;
	}
	xor.b64  	%rd4304, %rd4302, %rd4303;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4290, 23;
	shr.b64 	%rhs, %rd4290, 41;
	add.u64 	%rd4305, %lhs, %rhs;
	}
	xor.b64  	%rd4306, %rd4304, %rd4305;
	xor.b64  	%rd4307, %rd4266, %rd4242;
	and.b64  	%rd4308, %rd4290, %rd4307;
	xor.b64  	%rd4309, %rd4308, %rd4242;
	add.s64 	%rd4310, %rd4018, %rd4218;
	add.s64 	%rd4311, %rd4310, %rd4309;
	add.s64 	%rd4312, %rd4311, %rd4306;
	add.s64 	%rd4313, %rd4312, -6719396339535248540;
	add.s64 	%rd4314, %rd4313, %rd4229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4301, 36;
	shr.b64 	%rhs, %rd4301, 28;
	add.u64 	%rd4315, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4301, 30;
	shr.b64 	%rhs, %rd4301, 34;
	add.u64 	%rd4316, %lhs, %rhs;
	}
	xor.b64  	%rd4317, %rd4315, %rd4316;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4301, 25;
	shr.b64 	%rhs, %rd4301, 39;
	add.u64 	%rd4318, %lhs, %rhs;
	}
	xor.b64  	%rd4319, %rd4317, %rd4318;
	and.b64  	%rd4320, %rd4301, %rd4277;
	xor.b64  	%rd4321, %rd4301, %rd4277;
	and.b64  	%rd4322, %rd4321, %rd4253;
	or.b64  	%rd4323, %rd4322, %rd4320;
	add.s64 	%rd4324, %rd4323, %rd4319;
	add.s64 	%rd4325, %rd4324, %rd4313;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4314, 50;
	shr.b64 	%rhs, %rd4314, 14;
	add.u64 	%rd4326, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4314, 46;
	shr.b64 	%rhs, %rd4314, 18;
	add.u64 	%rd4327, %lhs, %rhs;
	}
	xor.b64  	%rd4328, %rd4326, %rd4327;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4314, 23;
	shr.b64 	%rhs, %rd4314, 41;
	add.u64 	%rd4329, %lhs, %rhs;
	}
	xor.b64  	%rd4330, %rd4328, %rd4329;
	xor.b64  	%rd4331, %rd4290, %rd4266;
	and.b64  	%rd4332, %rd4314, %rd4331;
	xor.b64  	%rd4333, %rd4332, %rd4266;
	add.s64 	%rd4334, %rd4031, %rd4242;
	add.s64 	%rd4335, %rd4334, %rd4333;
	add.s64 	%rd4336, %rd4335, %rd4330;
	add.s64 	%rd4337, %rd4336, -6333637450476146687;
	add.s64 	%rd4338, %rd4337, %rd4253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4325, 36;
	shr.b64 	%rhs, %rd4325, 28;
	add.u64 	%rd4339, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4325, 30;
	shr.b64 	%rhs, %rd4325, 34;
	add.u64 	%rd4340, %lhs, %rhs;
	}
	xor.b64  	%rd4341, %rd4339, %rd4340;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4325, 25;
	shr.b64 	%rhs, %rd4325, 39;
	add.u64 	%rd4342, %lhs, %rhs;
	}
	xor.b64  	%rd4343, %rd4341, %rd4342;
	and.b64  	%rd4344, %rd4325, %rd4301;
	xor.b64  	%rd4345, %rd4325, %rd4301;
	and.b64  	%rd4346, %rd4345, %rd4277;
	or.b64  	%rd4347, %rd4346, %rd4344;
	add.s64 	%rd4348, %rd4347, %rd4343;
	add.s64 	%rd4349, %rd4348, %rd4337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4338, 50;
	shr.b64 	%rhs, %rd4338, 14;
	add.u64 	%rd4350, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4338, 46;
	shr.b64 	%rhs, %rd4338, 18;
	add.u64 	%rd4351, %lhs, %rhs;
	}
	xor.b64  	%rd4352, %rd4350, %rd4351;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4338, 23;
	shr.b64 	%rhs, %rd4338, 41;
	add.u64 	%rd4353, %lhs, %rhs;
	}
	xor.b64  	%rd4354, %rd4352, %rd4353;
	xor.b64  	%rd4355, %rd4314, %rd4290;
	and.b64  	%rd4356, %rd4338, %rd4355;
	xor.b64  	%rd4357, %rd4356, %rd4290;
	add.s64 	%rd4358, %rd4044, %rd4266;
	add.s64 	%rd4359, %rd4358, %rd4357;
	add.s64 	%rd4360, %rd4359, %rd4354;
	add.s64 	%rd4361, %rd4360, -4446306890439682159;
	add.s64 	%rd4362, %rd4361, %rd4277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4349, 36;
	shr.b64 	%rhs, %rd4349, 28;
	add.u64 	%rd4363, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4349, 30;
	shr.b64 	%rhs, %rd4349, 34;
	add.u64 	%rd4364, %lhs, %rhs;
	}
	xor.b64  	%rd4365, %rd4363, %rd4364;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4349, 25;
	shr.b64 	%rhs, %rd4349, 39;
	add.u64 	%rd4366, %lhs, %rhs;
	}
	xor.b64  	%rd4367, %rd4365, %rd4366;
	and.b64  	%rd4368, %rd4349, %rd4325;
	xor.b64  	%rd4369, %rd4349, %rd4325;
	and.b64  	%rd4370, %rd4369, %rd4301;
	or.b64  	%rd4371, %rd4370, %rd4368;
	add.s64 	%rd4372, %rd4371, %rd4367;
	add.s64 	%rd4373, %rd4372, %rd4361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4362, 50;
	shr.b64 	%rhs, %rd4362, 14;
	add.u64 	%rd4374, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4362, 46;
	shr.b64 	%rhs, %rd4362, 18;
	add.u64 	%rd4375, %lhs, %rhs;
	}
	xor.b64  	%rd4376, %rd4374, %rd4375;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4362, 23;
	shr.b64 	%rhs, %rd4362, 41;
	add.u64 	%rd4377, %lhs, %rhs;
	}
	xor.b64  	%rd4378, %rd4376, %rd4377;
	xor.b64  	%rd4379, %rd4338, %rd4314;
	and.b64  	%rd4380, %rd4362, %rd4379;
	xor.b64  	%rd4381, %rd4380, %rd4314;
	add.s64 	%rd4382, %rd4057, %rd4290;
	add.s64 	%rd4383, %rd4382, %rd4381;
	add.s64 	%rd4384, %rd4383, %rd4378;
	add.s64 	%rd4385, %rd4384, -4076793802049405392;
	add.s64 	%rd4386, %rd4385, %rd4301;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4373, 36;
	shr.b64 	%rhs, %rd4373, 28;
	add.u64 	%rd4387, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4373, 30;
	shr.b64 	%rhs, %rd4373, 34;
	add.u64 	%rd4388, %lhs, %rhs;
	}
	xor.b64  	%rd4389, %rd4387, %rd4388;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4373, 25;
	shr.b64 	%rhs, %rd4373, 39;
	add.u64 	%rd4390, %lhs, %rhs;
	}
	xor.b64  	%rd4391, %rd4389, %rd4390;
	and.b64  	%rd4392, %rd4373, %rd4349;
	xor.b64  	%rd4393, %rd4373, %rd4349;
	and.b64  	%rd4394, %rd4393, %rd4325;
	or.b64  	%rd4395, %rd4394, %rd4392;
	add.s64 	%rd4396, %rd4395, %rd4391;
	add.s64 	%rd4397, %rd4396, %rd4385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4386, 50;
	shr.b64 	%rhs, %rd4386, 14;
	add.u64 	%rd4398, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4386, 46;
	shr.b64 	%rhs, %rd4386, 18;
	add.u64 	%rd4399, %lhs, %rhs;
	}
	xor.b64  	%rd4400, %rd4398, %rd4399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4386, 23;
	shr.b64 	%rhs, %rd4386, 41;
	add.u64 	%rd4401, %lhs, %rhs;
	}
	xor.b64  	%rd4402, %rd4400, %rd4401;
	xor.b64  	%rd4403, %rd4362, %rd4338;
	and.b64  	%rd4404, %rd4386, %rd4403;
	xor.b64  	%rd4405, %rd4404, %rd4338;
	add.s64 	%rd4406, %rd4070, %rd4314;
	add.s64 	%rd4407, %rd4406, %rd4405;
	add.s64 	%rd4408, %rd4407, %rd4402;
	add.s64 	%rd4409, %rd4408, -3345356375505022440;
	add.s64 	%rd4410, %rd4409, %rd4325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4397, 36;
	shr.b64 	%rhs, %rd4397, 28;
	add.u64 	%rd4411, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4397, 30;
	shr.b64 	%rhs, %rd4397, 34;
	add.u64 	%rd4412, %lhs, %rhs;
	}
	xor.b64  	%rd4413, %rd4411, %rd4412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4397, 25;
	shr.b64 	%rhs, %rd4397, 39;
	add.u64 	%rd4414, %lhs, %rhs;
	}
	xor.b64  	%rd4415, %rd4413, %rd4414;
	and.b64  	%rd4416, %rd4397, %rd4373;
	xor.b64  	%rd4417, %rd4397, %rd4373;
	and.b64  	%rd4418, %rd4417, %rd4349;
	or.b64  	%rd4419, %rd4418, %rd4416;
	add.s64 	%rd4420, %rd4419, %rd4415;
	add.s64 	%rd4421, %rd4420, %rd4409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4410, 50;
	shr.b64 	%rhs, %rd4410, 14;
	add.u64 	%rd4422, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4410, 46;
	shr.b64 	%rhs, %rd4410, 18;
	add.u64 	%rd4423, %lhs, %rhs;
	}
	xor.b64  	%rd4424, %rd4422, %rd4423;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4410, 23;
	shr.b64 	%rhs, %rd4410, 41;
	add.u64 	%rd4425, %lhs, %rhs;
	}
	xor.b64  	%rd4426, %rd4424, %rd4425;
	xor.b64  	%rd4427, %rd4386, %rd4362;
	and.b64  	%rd4428, %rd4410, %rd4427;
	xor.b64  	%rd4429, %rd4428, %rd4362;
	add.s64 	%rd4430, %rd4083, %rd4338;
	add.s64 	%rd4431, %rd4430, %rd4429;
	add.s64 	%rd4432, %rd4431, %rd4426;
	add.s64 	%rd4433, %rd4432, -2983346525034927856;
	add.s64 	%rd4434, %rd4433, %rd4349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 36;
	shr.b64 	%rhs, %rd4421, 28;
	add.u64 	%rd4435, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 30;
	shr.b64 	%rhs, %rd4421, 34;
	add.u64 	%rd4436, %lhs, %rhs;
	}
	xor.b64  	%rd4437, %rd4435, %rd4436;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 25;
	shr.b64 	%rhs, %rd4421, 39;
	add.u64 	%rd4438, %lhs, %rhs;
	}
	xor.b64  	%rd4439, %rd4437, %rd4438;
	and.b64  	%rd4440, %rd4421, %rd4397;
	xor.b64  	%rd4441, %rd4421, %rd4397;
	and.b64  	%rd4442, %rd4441, %rd4373;
	or.b64  	%rd4443, %rd4442, %rd4440;
	add.s64 	%rd4444, %rd4443, %rd4439;
	add.s64 	%rd4445, %rd4444, %rd4433;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 50;
	shr.b64 	%rhs, %rd4434, 14;
	add.u64 	%rd4446, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 46;
	shr.b64 	%rhs, %rd4434, 18;
	add.u64 	%rd4447, %lhs, %rhs;
	}
	xor.b64  	%rd4448, %rd4446, %rd4447;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 23;
	shr.b64 	%rhs, %rd4434, 41;
	add.u64 	%rd4449, %lhs, %rhs;
	}
	xor.b64  	%rd4450, %rd4448, %rd4449;
	xor.b64  	%rd4451, %rd4410, %rd4386;
	and.b64  	%rd4452, %rd4434, %rd4451;
	xor.b64  	%rd4453, %rd4452, %rd4386;
	add.s64 	%rd4454, %rd4096, %rd4362;
	add.s64 	%rd4455, %rd4454, %rd4453;
	add.s64 	%rd4456, %rd4455, %rd4450;
	add.s64 	%rd4457, %rd4456, -860691631967231958;
	add.s64 	%rd4458, %rd4457, %rd4373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4445, 36;
	shr.b64 	%rhs, %rd4445, 28;
	add.u64 	%rd4459, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4445, 30;
	shr.b64 	%rhs, %rd4445, 34;
	add.u64 	%rd4460, %lhs, %rhs;
	}
	xor.b64  	%rd4461, %rd4459, %rd4460;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4445, 25;
	shr.b64 	%rhs, %rd4445, 39;
	add.u64 	%rd4462, %lhs, %rhs;
	}
	xor.b64  	%rd4463, %rd4461, %rd4462;
	and.b64  	%rd4464, %rd4445, %rd4421;
	xor.b64  	%rd4465, %rd4445, %rd4421;
	and.b64  	%rd4466, %rd4465, %rd4397;
	or.b64  	%rd4467, %rd4466, %rd4464;
	add.s64 	%rd4468, %rd4467, %rd4463;
	add.s64 	%rd4469, %rd4468, %rd4457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4458, 50;
	shr.b64 	%rhs, %rd4458, 14;
	add.u64 	%rd4470, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4458, 46;
	shr.b64 	%rhs, %rd4458, 18;
	add.u64 	%rd4471, %lhs, %rhs;
	}
	xor.b64  	%rd4472, %rd4470, %rd4471;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4458, 23;
	shr.b64 	%rhs, %rd4458, 41;
	add.u64 	%rd4473, %lhs, %rhs;
	}
	xor.b64  	%rd4474, %rd4472, %rd4473;
	xor.b64  	%rd4475, %rd4434, %rd4410;
	and.b64  	%rd4476, %rd4458, %rd4475;
	xor.b64  	%rd4477, %rd4476, %rd4410;
	add.s64 	%rd4478, %rd4109, %rd4386;
	add.s64 	%rd4479, %rd4478, %rd4477;
	add.s64 	%rd4480, %rd4479, %rd4474;
	add.s64 	%rd4481, %rd4480, 1182934255886127544;
	add.s64 	%rd4482, %rd4481, %rd4397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4469, 36;
	shr.b64 	%rhs, %rd4469, 28;
	add.u64 	%rd4483, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4469, 30;
	shr.b64 	%rhs, %rd4469, 34;
	add.u64 	%rd4484, %lhs, %rhs;
	}
	xor.b64  	%rd4485, %rd4483, %rd4484;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4469, 25;
	shr.b64 	%rhs, %rd4469, 39;
	add.u64 	%rd4486, %lhs, %rhs;
	}
	xor.b64  	%rd4487, %rd4485, %rd4486;
	and.b64  	%rd4488, %rd4469, %rd4445;
	xor.b64  	%rd4489, %rd4469, %rd4445;
	and.b64  	%rd4490, %rd4489, %rd4421;
	or.b64  	%rd4491, %rd4490, %rd4488;
	add.s64 	%rd4492, %rd4491, %rd4487;
	add.s64 	%rd4493, %rd4492, %rd4481;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4096, 45;
	shr.b64 	%rhs, %rd4096, 19;
	add.u64 	%rd4494, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4096, 3;
	shr.b64 	%rhs, %rd4096, 61;
	add.u64 	%rd4495, %lhs, %rhs;
	}
	xor.b64  	%rd4496, %rd4494, %rd4495;
	shr.u64 	%rd4497, %rd4096, 6;
	xor.b64  	%rd4498, %rd4496, %rd4497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3927, 63;
	shr.b64 	%rhs, %rd3927, 1;
	add.u64 	%rd4499, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3927, 56;
	shr.b64 	%rhs, %rd3927, 8;
	add.u64 	%rd4500, %lhs, %rhs;
	}
	xor.b64  	%rd4501, %rd4499, %rd4500;
	shr.u64 	%rd4502, %rd3927, 7;
	xor.b64  	%rd4503, %rd4501, %rd4502;
	add.s64 	%rd4504, %rd4503, %rd3914;
	add.s64 	%rd4505, %rd4504, %rd4031;
	add.s64 	%rd4506, %rd4505, %rd4498;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4109, 45;
	shr.b64 	%rhs, %rd4109, 19;
	add.u64 	%rd4507, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4109, 3;
	shr.b64 	%rhs, %rd4109, 61;
	add.u64 	%rd4508, %lhs, %rhs;
	}
	xor.b64  	%rd4509, %rd4507, %rd4508;
	shr.u64 	%rd4510, %rd4109, 6;
	xor.b64  	%rd4511, %rd4509, %rd4510;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3940, 63;
	shr.b64 	%rhs, %rd3940, 1;
	add.u64 	%rd4512, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3940, 56;
	shr.b64 	%rhs, %rd3940, 8;
	add.u64 	%rd4513, %lhs, %rhs;
	}
	xor.b64  	%rd4514, %rd4512, %rd4513;
	shr.u64 	%rd4515, %rd3940, 7;
	xor.b64  	%rd4516, %rd4514, %rd4515;
	add.s64 	%rd4517, %rd4516, %rd3927;
	add.s64 	%rd4518, %rd4517, %rd4044;
	add.s64 	%rd4519, %rd4518, %rd4511;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4506, 45;
	shr.b64 	%rhs, %rd4506, 19;
	add.u64 	%rd4520, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4506, 3;
	shr.b64 	%rhs, %rd4506, 61;
	add.u64 	%rd4521, %lhs, %rhs;
	}
	xor.b64  	%rd4522, %rd4520, %rd4521;
	shr.u64 	%rd4523, %rd4506, 6;
	xor.b64  	%rd4524, %rd4522, %rd4523;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3953, 63;
	shr.b64 	%rhs, %rd3953, 1;
	add.u64 	%rd4525, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3953, 56;
	shr.b64 	%rhs, %rd3953, 8;
	add.u64 	%rd4526, %lhs, %rhs;
	}
	xor.b64  	%rd4527, %rd4525, %rd4526;
	shr.u64 	%rd4528, %rd3953, 7;
	xor.b64  	%rd4529, %rd4527, %rd4528;
	add.s64 	%rd4530, %rd4529, %rd3940;
	add.s64 	%rd4531, %rd4530, %rd4057;
	add.s64 	%rd4532, %rd4531, %rd4524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4519, 45;
	shr.b64 	%rhs, %rd4519, 19;
	add.u64 	%rd4533, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4519, 3;
	shr.b64 	%rhs, %rd4519, 61;
	add.u64 	%rd4534, %lhs, %rhs;
	}
	xor.b64  	%rd4535, %rd4533, %rd4534;
	shr.u64 	%rd4536, %rd4519, 6;
	xor.b64  	%rd4537, %rd4535, %rd4536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3966, 63;
	shr.b64 	%rhs, %rd3966, 1;
	add.u64 	%rd4538, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3966, 56;
	shr.b64 	%rhs, %rd3966, 8;
	add.u64 	%rd4539, %lhs, %rhs;
	}
	xor.b64  	%rd4540, %rd4538, %rd4539;
	shr.u64 	%rd4541, %rd3966, 7;
	xor.b64  	%rd4542, %rd4540, %rd4541;
	add.s64 	%rd4543, %rd4542, %rd3953;
	add.s64 	%rd4544, %rd4543, %rd4070;
	add.s64 	%rd4545, %rd4544, %rd4537;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4532, 45;
	shr.b64 	%rhs, %rd4532, 19;
	add.u64 	%rd4546, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4532, 3;
	shr.b64 	%rhs, %rd4532, 61;
	add.u64 	%rd4547, %lhs, %rhs;
	}
	xor.b64  	%rd4548, %rd4546, %rd4547;
	shr.u64 	%rd4549, %rd4532, 6;
	xor.b64  	%rd4550, %rd4548, %rd4549;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3979, 63;
	shr.b64 	%rhs, %rd3979, 1;
	add.u64 	%rd4551, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3979, 56;
	shr.b64 	%rhs, %rd3979, 8;
	add.u64 	%rd4552, %lhs, %rhs;
	}
	xor.b64  	%rd4553, %rd4551, %rd4552;
	shr.u64 	%rd4554, %rd3979, 7;
	xor.b64  	%rd4555, %rd4553, %rd4554;
	add.s64 	%rd4556, %rd4555, %rd3966;
	add.s64 	%rd4557, %rd4556, %rd4083;
	add.s64 	%rd4558, %rd4557, %rd4550;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4545, 45;
	shr.b64 	%rhs, %rd4545, 19;
	add.u64 	%rd4559, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4545, 3;
	shr.b64 	%rhs, %rd4545, 61;
	add.u64 	%rd4560, %lhs, %rhs;
	}
	xor.b64  	%rd4561, %rd4559, %rd4560;
	shr.u64 	%rd4562, %rd4545, 6;
	xor.b64  	%rd4563, %rd4561, %rd4562;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3992, 63;
	shr.b64 	%rhs, %rd3992, 1;
	add.u64 	%rd4564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3992, 56;
	shr.b64 	%rhs, %rd3992, 8;
	add.u64 	%rd4565, %lhs, %rhs;
	}
	xor.b64  	%rd4566, %rd4564, %rd4565;
	shr.u64 	%rd4567, %rd3992, 7;
	xor.b64  	%rd4568, %rd4566, %rd4567;
	add.s64 	%rd4569, %rd4568, %rd3979;
	add.s64 	%rd4570, %rd4569, %rd4096;
	add.s64 	%rd4571, %rd4570, %rd4563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4558, 45;
	shr.b64 	%rhs, %rd4558, 19;
	add.u64 	%rd4572, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4558, 3;
	shr.b64 	%rhs, %rd4558, 61;
	add.u64 	%rd4573, %lhs, %rhs;
	}
	xor.b64  	%rd4574, %rd4572, %rd4573;
	shr.u64 	%rd4575, %rd4558, 6;
	xor.b64  	%rd4576, %rd4574, %rd4575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4005, 63;
	shr.b64 	%rhs, %rd4005, 1;
	add.u64 	%rd4577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4005, 56;
	shr.b64 	%rhs, %rd4005, 8;
	add.u64 	%rd4578, %lhs, %rhs;
	}
	xor.b64  	%rd4579, %rd4577, %rd4578;
	shr.u64 	%rd4580, %rd4005, 7;
	xor.b64  	%rd4581, %rd4579, %rd4580;
	add.s64 	%rd4582, %rd4581, %rd3992;
	add.s64 	%rd4583, %rd4582, %rd4109;
	add.s64 	%rd4584, %rd4583, %rd4576;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 45;
	shr.b64 	%rhs, %rd4571, 19;
	add.u64 	%rd4585, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 3;
	shr.b64 	%rhs, %rd4571, 61;
	add.u64 	%rd4586, %lhs, %rhs;
	}
	xor.b64  	%rd4587, %rd4585, %rd4586;
	shr.u64 	%rd4588, %rd4571, 6;
	xor.b64  	%rd4589, %rd4587, %rd4588;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4018, 63;
	shr.b64 	%rhs, %rd4018, 1;
	add.u64 	%rd4590, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4018, 56;
	shr.b64 	%rhs, %rd4018, 8;
	add.u64 	%rd4591, %lhs, %rhs;
	}
	xor.b64  	%rd4592, %rd4590, %rd4591;
	shr.u64 	%rd4593, %rd4018, 7;
	xor.b64  	%rd4594, %rd4592, %rd4593;
	add.s64 	%rd4595, %rd4594, %rd4005;
	add.s64 	%rd4596, %rd4595, %rd4506;
	add.s64 	%rd4597, %rd4596, %rd4589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 45;
	shr.b64 	%rhs, %rd4584, 19;
	add.u64 	%rd4598, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 3;
	shr.b64 	%rhs, %rd4584, 61;
	add.u64 	%rd4599, %lhs, %rhs;
	}
	xor.b64  	%rd4600, %rd4598, %rd4599;
	shr.u64 	%rd4601, %rd4584, 6;
	xor.b64  	%rd4602, %rd4600, %rd4601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4031, 63;
	shr.b64 	%rhs, %rd4031, 1;
	add.u64 	%rd4603, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4031, 56;
	shr.b64 	%rhs, %rd4031, 8;
	add.u64 	%rd4604, %lhs, %rhs;
	}
	xor.b64  	%rd4605, %rd4603, %rd4604;
	shr.u64 	%rd4606, %rd4031, 7;
	xor.b64  	%rd4607, %rd4605, %rd4606;
	add.s64 	%rd4608, %rd4607, %rd4018;
	add.s64 	%rd4609, %rd4608, %rd4519;
	add.s64 	%rd4610, %rd4609, %rd4602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 45;
	shr.b64 	%rhs, %rd4597, 19;
	add.u64 	%rd4611, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 3;
	shr.b64 	%rhs, %rd4597, 61;
	add.u64 	%rd4612, %lhs, %rhs;
	}
	xor.b64  	%rd4613, %rd4611, %rd4612;
	shr.u64 	%rd4614, %rd4597, 6;
	xor.b64  	%rd4615, %rd4613, %rd4614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4044, 63;
	shr.b64 	%rhs, %rd4044, 1;
	add.u64 	%rd4616, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4044, 56;
	shr.b64 	%rhs, %rd4044, 8;
	add.u64 	%rd4617, %lhs, %rhs;
	}
	xor.b64  	%rd4618, %rd4616, %rd4617;
	shr.u64 	%rd4619, %rd4044, 7;
	xor.b64  	%rd4620, %rd4618, %rd4619;
	add.s64 	%rd4621, %rd4620, %rd4031;
	add.s64 	%rd4622, %rd4621, %rd4532;
	add.s64 	%rd4623, %rd4622, %rd4615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 45;
	shr.b64 	%rhs, %rd4610, 19;
	add.u64 	%rd4624, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 3;
	shr.b64 	%rhs, %rd4610, 61;
	add.u64 	%rd4625, %lhs, %rhs;
	}
	xor.b64  	%rd4626, %rd4624, %rd4625;
	shr.u64 	%rd4627, %rd4610, 6;
	xor.b64  	%rd4628, %rd4626, %rd4627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4057, 63;
	shr.b64 	%rhs, %rd4057, 1;
	add.u64 	%rd4629, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4057, 56;
	shr.b64 	%rhs, %rd4057, 8;
	add.u64 	%rd4630, %lhs, %rhs;
	}
	xor.b64  	%rd4631, %rd4629, %rd4630;
	shr.u64 	%rd4632, %rd4057, 7;
	xor.b64  	%rd4633, %rd4631, %rd4632;
	add.s64 	%rd4634, %rd4633, %rd4044;
	add.s64 	%rd4635, %rd4634, %rd4545;
	add.s64 	%rd4636, %rd4635, %rd4628;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 45;
	shr.b64 	%rhs, %rd4623, 19;
	add.u64 	%rd4637, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 3;
	shr.b64 	%rhs, %rd4623, 61;
	add.u64 	%rd4638, %lhs, %rhs;
	}
	xor.b64  	%rd4639, %rd4637, %rd4638;
	shr.u64 	%rd4640, %rd4623, 6;
	xor.b64  	%rd4641, %rd4639, %rd4640;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4070, 63;
	shr.b64 	%rhs, %rd4070, 1;
	add.u64 	%rd4642, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4070, 56;
	shr.b64 	%rhs, %rd4070, 8;
	add.u64 	%rd4643, %lhs, %rhs;
	}
	xor.b64  	%rd4644, %rd4642, %rd4643;
	shr.u64 	%rd4645, %rd4070, 7;
	xor.b64  	%rd4646, %rd4644, %rd4645;
	add.s64 	%rd4647, %rd4646, %rd4057;
	add.s64 	%rd4648, %rd4647, %rd4558;
	add.s64 	%rd4649, %rd4648, %rd4641;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 45;
	shr.b64 	%rhs, %rd4636, 19;
	add.u64 	%rd4650, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 3;
	shr.b64 	%rhs, %rd4636, 61;
	add.u64 	%rd4651, %lhs, %rhs;
	}
	xor.b64  	%rd4652, %rd4650, %rd4651;
	shr.u64 	%rd4653, %rd4636, 6;
	xor.b64  	%rd4654, %rd4652, %rd4653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4083, 63;
	shr.b64 	%rhs, %rd4083, 1;
	add.u64 	%rd4655, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4083, 56;
	shr.b64 	%rhs, %rd4083, 8;
	add.u64 	%rd4656, %lhs, %rhs;
	}
	xor.b64  	%rd4657, %rd4655, %rd4656;
	shr.u64 	%rd4658, %rd4083, 7;
	xor.b64  	%rd4659, %rd4657, %rd4658;
	add.s64 	%rd4660, %rd4659, %rd4070;
	add.s64 	%rd4661, %rd4660, %rd4571;
	add.s64 	%rd4662, %rd4661, %rd4654;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 45;
	shr.b64 	%rhs, %rd4649, 19;
	add.u64 	%rd4663, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 3;
	shr.b64 	%rhs, %rd4649, 61;
	add.u64 	%rd4664, %lhs, %rhs;
	}
	xor.b64  	%rd4665, %rd4663, %rd4664;
	shr.u64 	%rd4666, %rd4649, 6;
	xor.b64  	%rd4667, %rd4665, %rd4666;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4096, 63;
	shr.b64 	%rhs, %rd4096, 1;
	add.u64 	%rd4668, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4096, 56;
	shr.b64 	%rhs, %rd4096, 8;
	add.u64 	%rd4669, %lhs, %rhs;
	}
	xor.b64  	%rd4670, %rd4668, %rd4669;
	shr.u64 	%rd4671, %rd4096, 7;
	xor.b64  	%rd4672, %rd4670, %rd4671;
	add.s64 	%rd4673, %rd4672, %rd4083;
	add.s64 	%rd4674, %rd4673, %rd4584;
	add.s64 	%rd4675, %rd4674, %rd4667;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4662, 45;
	shr.b64 	%rhs, %rd4662, 19;
	add.u64 	%rd4676, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4662, 3;
	shr.b64 	%rhs, %rd4662, 61;
	add.u64 	%rd4677, %lhs, %rhs;
	}
	xor.b64  	%rd4678, %rd4676, %rd4677;
	shr.u64 	%rd4679, %rd4662, 6;
	xor.b64  	%rd4680, %rd4678, %rd4679;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4109, 63;
	shr.b64 	%rhs, %rd4109, 1;
	add.u64 	%rd4681, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4109, 56;
	shr.b64 	%rhs, %rd4109, 8;
	add.u64 	%rd4682, %lhs, %rhs;
	}
	xor.b64  	%rd4683, %rd4681, %rd4682;
	shr.u64 	%rd4684, %rd4109, 7;
	xor.b64  	%rd4685, %rd4683, %rd4684;
	add.s64 	%rd4686, %rd4685, %rd4096;
	add.s64 	%rd4687, %rd4686, %rd4597;
	add.s64 	%rd4688, %rd4687, %rd4680;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 45;
	shr.b64 	%rhs, %rd4675, 19;
	add.u64 	%rd4689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 3;
	shr.b64 	%rhs, %rd4675, 61;
	add.u64 	%rd4690, %lhs, %rhs;
	}
	xor.b64  	%rd4691, %rd4689, %rd4690;
	shr.u64 	%rd4692, %rd4675, 6;
	xor.b64  	%rd4693, %rd4691, %rd4692;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4506, 63;
	shr.b64 	%rhs, %rd4506, 1;
	add.u64 	%rd4694, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4506, 56;
	shr.b64 	%rhs, %rd4506, 8;
	add.u64 	%rd4695, %lhs, %rhs;
	}
	xor.b64  	%rd4696, %rd4694, %rd4695;
	shr.u64 	%rd4697, %rd4506, 7;
	xor.b64  	%rd4698, %rd4696, %rd4697;
	add.s64 	%rd4699, %rd4698, %rd4109;
	add.s64 	%rd4700, %rd4699, %rd4610;
	add.s64 	%rd4701, %rd4700, %rd4693;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4482, 50;
	shr.b64 	%rhs, %rd4482, 14;
	add.u64 	%rd4702, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4482, 46;
	shr.b64 	%rhs, %rd4482, 18;
	add.u64 	%rd4703, %lhs, %rhs;
	}
	xor.b64  	%rd4704, %rd4702, %rd4703;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4482, 23;
	shr.b64 	%rhs, %rd4482, 41;
	add.u64 	%rd4705, %lhs, %rhs;
	}
	xor.b64  	%rd4706, %rd4704, %rd4705;
	xor.b64  	%rd4707, %rd4458, %rd4434;
	and.b64  	%rd4708, %rd4482, %rd4707;
	xor.b64  	%rd4709, %rd4708, %rd4434;
	add.s64 	%rd4710, %rd4506, %rd4410;
	add.s64 	%rd4711, %rd4710, %rd4709;
	add.s64 	%rd4712, %rd4711, %rd4706;
	add.s64 	%rd4713, %rd4712, 1847814050463011016;
	add.s64 	%rd4714, %rd4713, %rd4421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4493, 36;
	shr.b64 	%rhs, %rd4493, 28;
	add.u64 	%rd4715, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4493, 30;
	shr.b64 	%rhs, %rd4493, 34;
	add.u64 	%rd4716, %lhs, %rhs;
	}
	xor.b64  	%rd4717, %rd4715, %rd4716;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4493, 25;
	shr.b64 	%rhs, %rd4493, 39;
	add.u64 	%rd4718, %lhs, %rhs;
	}
	xor.b64  	%rd4719, %rd4717, %rd4718;
	and.b64  	%rd4720, %rd4493, %rd4469;
	xor.b64  	%rd4721, %rd4493, %rd4469;
	and.b64  	%rd4722, %rd4721, %rd4445;
	or.b64  	%rd4723, %rd4722, %rd4720;
	add.s64 	%rd4724, %rd4723, %rd4719;
	add.s64 	%rd4725, %rd4724, %rd4713;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4714, 50;
	shr.b64 	%rhs, %rd4714, 14;
	add.u64 	%rd4726, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4714, 46;
	shr.b64 	%rhs, %rd4714, 18;
	add.u64 	%rd4727, %lhs, %rhs;
	}
	xor.b64  	%rd4728, %rd4726, %rd4727;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4714, 23;
	shr.b64 	%rhs, %rd4714, 41;
	add.u64 	%rd4729, %lhs, %rhs;
	}
	xor.b64  	%rd4730, %rd4728, %rd4729;
	xor.b64  	%rd4731, %rd4482, %rd4458;
	and.b64  	%rd4732, %rd4714, %rd4731;
	xor.b64  	%rd4733, %rd4732, %rd4458;
	add.s64 	%rd4734, %rd4519, %rd4434;
	add.s64 	%rd4735, %rd4734, %rd4733;
	add.s64 	%rd4736, %rd4735, %rd4730;
	add.s64 	%rd4737, %rd4736, 2177327727835720531;
	add.s64 	%rd4738, %rd4737, %rd4445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4725, 36;
	shr.b64 	%rhs, %rd4725, 28;
	add.u64 	%rd4739, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4725, 30;
	shr.b64 	%rhs, %rd4725, 34;
	add.u64 	%rd4740, %lhs, %rhs;
	}
	xor.b64  	%rd4741, %rd4739, %rd4740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4725, 25;
	shr.b64 	%rhs, %rd4725, 39;
	add.u64 	%rd4742, %lhs, %rhs;
	}
	xor.b64  	%rd4743, %rd4741, %rd4742;
	and.b64  	%rd4744, %rd4725, %rd4493;
	xor.b64  	%rd4745, %rd4725, %rd4493;
	and.b64  	%rd4746, %rd4745, %rd4469;
	or.b64  	%rd4747, %rd4746, %rd4744;
	add.s64 	%rd4748, %rd4747, %rd4743;
	add.s64 	%rd4749, %rd4748, %rd4737;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4738, 50;
	shr.b64 	%rhs, %rd4738, 14;
	add.u64 	%rd4750, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4738, 46;
	shr.b64 	%rhs, %rd4738, 18;
	add.u64 	%rd4751, %lhs, %rhs;
	}
	xor.b64  	%rd4752, %rd4750, %rd4751;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4738, 23;
	shr.b64 	%rhs, %rd4738, 41;
	add.u64 	%rd4753, %lhs, %rhs;
	}
	xor.b64  	%rd4754, %rd4752, %rd4753;
	xor.b64  	%rd4755, %rd4714, %rd4482;
	and.b64  	%rd4756, %rd4738, %rd4755;
	xor.b64  	%rd4757, %rd4756, %rd4482;
	add.s64 	%rd4758, %rd4532, %rd4458;
	add.s64 	%rd4759, %rd4758, %rd4757;
	add.s64 	%rd4760, %rd4759, %rd4754;
	add.s64 	%rd4761, %rd4760, 2830643537854262169;
	add.s64 	%rd4762, %rd4761, %rd4469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4749, 36;
	shr.b64 	%rhs, %rd4749, 28;
	add.u64 	%rd4763, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4749, 30;
	shr.b64 	%rhs, %rd4749, 34;
	add.u64 	%rd4764, %lhs, %rhs;
	}
	xor.b64  	%rd4765, %rd4763, %rd4764;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4749, 25;
	shr.b64 	%rhs, %rd4749, 39;
	add.u64 	%rd4766, %lhs, %rhs;
	}
	xor.b64  	%rd4767, %rd4765, %rd4766;
	and.b64  	%rd4768, %rd4749, %rd4725;
	xor.b64  	%rd4769, %rd4749, %rd4725;
	and.b64  	%rd4770, %rd4769, %rd4493;
	or.b64  	%rd4771, %rd4770, %rd4768;
	add.s64 	%rd4772, %rd4771, %rd4767;
	add.s64 	%rd4773, %rd4772, %rd4761;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4762, 50;
	shr.b64 	%rhs, %rd4762, 14;
	add.u64 	%rd4774, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4762, 46;
	shr.b64 	%rhs, %rd4762, 18;
	add.u64 	%rd4775, %lhs, %rhs;
	}
	xor.b64  	%rd4776, %rd4774, %rd4775;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4762, 23;
	shr.b64 	%rhs, %rd4762, 41;
	add.u64 	%rd4777, %lhs, %rhs;
	}
	xor.b64  	%rd4778, %rd4776, %rd4777;
	xor.b64  	%rd4779, %rd4738, %rd4714;
	and.b64  	%rd4780, %rd4762, %rd4779;
	xor.b64  	%rd4781, %rd4780, %rd4714;
	add.s64 	%rd4782, %rd4545, %rd4482;
	add.s64 	%rd4783, %rd4782, %rd4781;
	add.s64 	%rd4784, %rd4783, %rd4778;
	add.s64 	%rd4785, %rd4784, 3796741975233480872;
	add.s64 	%rd4786, %rd4785, %rd4493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4773, 36;
	shr.b64 	%rhs, %rd4773, 28;
	add.u64 	%rd4787, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4773, 30;
	shr.b64 	%rhs, %rd4773, 34;
	add.u64 	%rd4788, %lhs, %rhs;
	}
	xor.b64  	%rd4789, %rd4787, %rd4788;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4773, 25;
	shr.b64 	%rhs, %rd4773, 39;
	add.u64 	%rd4790, %lhs, %rhs;
	}
	xor.b64  	%rd4791, %rd4789, %rd4790;
	and.b64  	%rd4792, %rd4773, %rd4749;
	xor.b64  	%rd4793, %rd4773, %rd4749;
	and.b64  	%rd4794, %rd4793, %rd4725;
	or.b64  	%rd4795, %rd4794, %rd4792;
	add.s64 	%rd4796, %rd4795, %rd4791;
	add.s64 	%rd4797, %rd4796, %rd4785;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4786, 50;
	shr.b64 	%rhs, %rd4786, 14;
	add.u64 	%rd4798, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4786, 46;
	shr.b64 	%rhs, %rd4786, 18;
	add.u64 	%rd4799, %lhs, %rhs;
	}
	xor.b64  	%rd4800, %rd4798, %rd4799;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4786, 23;
	shr.b64 	%rhs, %rd4786, 41;
	add.u64 	%rd4801, %lhs, %rhs;
	}
	xor.b64  	%rd4802, %rd4800, %rd4801;
	xor.b64  	%rd4803, %rd4762, %rd4738;
	and.b64  	%rd4804, %rd4786, %rd4803;
	xor.b64  	%rd4805, %rd4804, %rd4738;
	add.s64 	%rd4806, %rd4558, %rd4714;
	add.s64 	%rd4807, %rd4806, %rd4805;
	add.s64 	%rd4808, %rd4807, %rd4802;
	add.s64 	%rd4809, %rd4808, 4115178125766777443;
	add.s64 	%rd4810, %rd4809, %rd4725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4797, 36;
	shr.b64 	%rhs, %rd4797, 28;
	add.u64 	%rd4811, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4797, 30;
	shr.b64 	%rhs, %rd4797, 34;
	add.u64 	%rd4812, %lhs, %rhs;
	}
	xor.b64  	%rd4813, %rd4811, %rd4812;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4797, 25;
	shr.b64 	%rhs, %rd4797, 39;
	add.u64 	%rd4814, %lhs, %rhs;
	}
	xor.b64  	%rd4815, %rd4813, %rd4814;
	and.b64  	%rd4816, %rd4797, %rd4773;
	xor.b64  	%rd4817, %rd4797, %rd4773;
	and.b64  	%rd4818, %rd4817, %rd4749;
	or.b64  	%rd4819, %rd4818, %rd4816;
	add.s64 	%rd4820, %rd4819, %rd4815;
	add.s64 	%rd4821, %rd4820, %rd4809;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4810, 50;
	shr.b64 	%rhs, %rd4810, 14;
	add.u64 	%rd4822, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4810, 46;
	shr.b64 	%rhs, %rd4810, 18;
	add.u64 	%rd4823, %lhs, %rhs;
	}
	xor.b64  	%rd4824, %rd4822, %rd4823;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4810, 23;
	shr.b64 	%rhs, %rd4810, 41;
	add.u64 	%rd4825, %lhs, %rhs;
	}
	xor.b64  	%rd4826, %rd4824, %rd4825;
	xor.b64  	%rd4827, %rd4786, %rd4762;
	and.b64  	%rd4828, %rd4810, %rd4827;
	xor.b64  	%rd4829, %rd4828, %rd4762;
	add.s64 	%rd4830, %rd4571, %rd4738;
	add.s64 	%rd4831, %rd4830, %rd4829;
	add.s64 	%rd4832, %rd4831, %rd4826;
	add.s64 	%rd4833, %rd4832, 5681478168544905931;
	add.s64 	%rd4834, %rd4833, %rd4749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4821, 36;
	shr.b64 	%rhs, %rd4821, 28;
	add.u64 	%rd4835, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4821, 30;
	shr.b64 	%rhs, %rd4821, 34;
	add.u64 	%rd4836, %lhs, %rhs;
	}
	xor.b64  	%rd4837, %rd4835, %rd4836;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4821, 25;
	shr.b64 	%rhs, %rd4821, 39;
	add.u64 	%rd4838, %lhs, %rhs;
	}
	xor.b64  	%rd4839, %rd4837, %rd4838;
	and.b64  	%rd4840, %rd4821, %rd4797;
	xor.b64  	%rd4841, %rd4821, %rd4797;
	and.b64  	%rd4842, %rd4841, %rd4773;
	or.b64  	%rd4843, %rd4842, %rd4840;
	add.s64 	%rd4844, %rd4843, %rd4839;
	add.s64 	%rd4845, %rd4844, %rd4833;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4834, 50;
	shr.b64 	%rhs, %rd4834, 14;
	add.u64 	%rd4846, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4834, 46;
	shr.b64 	%rhs, %rd4834, 18;
	add.u64 	%rd4847, %lhs, %rhs;
	}
	xor.b64  	%rd4848, %rd4846, %rd4847;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4834, 23;
	shr.b64 	%rhs, %rd4834, 41;
	add.u64 	%rd4849, %lhs, %rhs;
	}
	xor.b64  	%rd4850, %rd4848, %rd4849;
	xor.b64  	%rd4851, %rd4810, %rd4786;
	and.b64  	%rd4852, %rd4834, %rd4851;
	xor.b64  	%rd4853, %rd4852, %rd4786;
	add.s64 	%rd4854, %rd4584, %rd4762;
	add.s64 	%rd4855, %rd4854, %rd4853;
	add.s64 	%rd4856, %rd4855, %rd4850;
	add.s64 	%rd4857, %rd4856, 6601373596472566643;
	add.s64 	%rd4858, %rd4857, %rd4773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4845, 36;
	shr.b64 	%rhs, %rd4845, 28;
	add.u64 	%rd4859, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4845, 30;
	shr.b64 	%rhs, %rd4845, 34;
	add.u64 	%rd4860, %lhs, %rhs;
	}
	xor.b64  	%rd4861, %rd4859, %rd4860;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4845, 25;
	shr.b64 	%rhs, %rd4845, 39;
	add.u64 	%rd4862, %lhs, %rhs;
	}
	xor.b64  	%rd4863, %rd4861, %rd4862;
	and.b64  	%rd4864, %rd4845, %rd4821;
	xor.b64  	%rd4865, %rd4845, %rd4821;
	and.b64  	%rd4866, %rd4865, %rd4797;
	or.b64  	%rd4867, %rd4866, %rd4864;
	add.s64 	%rd4868, %rd4867, %rd4863;
	add.s64 	%rd4869, %rd4868, %rd4857;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4858, 50;
	shr.b64 	%rhs, %rd4858, 14;
	add.u64 	%rd4870, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4858, 46;
	shr.b64 	%rhs, %rd4858, 18;
	add.u64 	%rd4871, %lhs, %rhs;
	}
	xor.b64  	%rd4872, %rd4870, %rd4871;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4858, 23;
	shr.b64 	%rhs, %rd4858, 41;
	add.u64 	%rd4873, %lhs, %rhs;
	}
	xor.b64  	%rd4874, %rd4872, %rd4873;
	xor.b64  	%rd4875, %rd4834, %rd4810;
	and.b64  	%rd4876, %rd4858, %rd4875;
	xor.b64  	%rd4877, %rd4876, %rd4810;
	add.s64 	%rd4878, %rd4597, %rd4786;
	add.s64 	%rd4879, %rd4878, %rd4877;
	add.s64 	%rd4880, %rd4879, %rd4874;
	add.s64 	%rd4881, %rd4880, 7507060721942968483;
	add.s64 	%rd4882, %rd4881, %rd4797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4869, 36;
	shr.b64 	%rhs, %rd4869, 28;
	add.u64 	%rd4883, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4869, 30;
	shr.b64 	%rhs, %rd4869, 34;
	add.u64 	%rd4884, %lhs, %rhs;
	}
	xor.b64  	%rd4885, %rd4883, %rd4884;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4869, 25;
	shr.b64 	%rhs, %rd4869, 39;
	add.u64 	%rd4886, %lhs, %rhs;
	}
	xor.b64  	%rd4887, %rd4885, %rd4886;
	and.b64  	%rd4888, %rd4869, %rd4845;
	xor.b64  	%rd4889, %rd4869, %rd4845;
	and.b64  	%rd4890, %rd4889, %rd4821;
	or.b64  	%rd4891, %rd4890, %rd4888;
	add.s64 	%rd4892, %rd4891, %rd4887;
	add.s64 	%rd4893, %rd4892, %rd4881;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4882, 50;
	shr.b64 	%rhs, %rd4882, 14;
	add.u64 	%rd4894, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4882, 46;
	shr.b64 	%rhs, %rd4882, 18;
	add.u64 	%rd4895, %lhs, %rhs;
	}
	xor.b64  	%rd4896, %rd4894, %rd4895;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4882, 23;
	shr.b64 	%rhs, %rd4882, 41;
	add.u64 	%rd4897, %lhs, %rhs;
	}
	xor.b64  	%rd4898, %rd4896, %rd4897;
	xor.b64  	%rd4899, %rd4858, %rd4834;
	and.b64  	%rd4900, %rd4882, %rd4899;
	xor.b64  	%rd4901, %rd4900, %rd4834;
	add.s64 	%rd4902, %rd4610, %rd4810;
	add.s64 	%rd4903, %rd4902, %rd4901;
	add.s64 	%rd4904, %rd4903, %rd4898;
	add.s64 	%rd4905, %rd4904, 8399075790359081724;
	add.s64 	%rd4906, %rd4905, %rd4821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4893, 36;
	shr.b64 	%rhs, %rd4893, 28;
	add.u64 	%rd4907, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4893, 30;
	shr.b64 	%rhs, %rd4893, 34;
	add.u64 	%rd4908, %lhs, %rhs;
	}
	xor.b64  	%rd4909, %rd4907, %rd4908;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4893, 25;
	shr.b64 	%rhs, %rd4893, 39;
	add.u64 	%rd4910, %lhs, %rhs;
	}
	xor.b64  	%rd4911, %rd4909, %rd4910;
	and.b64  	%rd4912, %rd4893, %rd4869;
	xor.b64  	%rd4913, %rd4893, %rd4869;
	and.b64  	%rd4914, %rd4913, %rd4845;
	or.b64  	%rd4915, %rd4914, %rd4912;
	add.s64 	%rd4916, %rd4915, %rd4911;
	add.s64 	%rd4917, %rd4916, %rd4905;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4906, 50;
	shr.b64 	%rhs, %rd4906, 14;
	add.u64 	%rd4918, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4906, 46;
	shr.b64 	%rhs, %rd4906, 18;
	add.u64 	%rd4919, %lhs, %rhs;
	}
	xor.b64  	%rd4920, %rd4918, %rd4919;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4906, 23;
	shr.b64 	%rhs, %rd4906, 41;
	add.u64 	%rd4921, %lhs, %rhs;
	}
	xor.b64  	%rd4922, %rd4920, %rd4921;
	xor.b64  	%rd4923, %rd4882, %rd4858;
	and.b64  	%rd4924, %rd4906, %rd4923;
	xor.b64  	%rd4925, %rd4924, %rd4858;
	add.s64 	%rd4926, %rd4623, %rd4834;
	add.s64 	%rd4927, %rd4926, %rd4925;
	add.s64 	%rd4928, %rd4927, %rd4922;
	add.s64 	%rd4929, %rd4928, 8693463985226723168;
	add.s64 	%rd4930, %rd4929, %rd4845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4917, 36;
	shr.b64 	%rhs, %rd4917, 28;
	add.u64 	%rd4931, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4917, 30;
	shr.b64 	%rhs, %rd4917, 34;
	add.u64 	%rd4932, %lhs, %rhs;
	}
	xor.b64  	%rd4933, %rd4931, %rd4932;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4917, 25;
	shr.b64 	%rhs, %rd4917, 39;
	add.u64 	%rd4934, %lhs, %rhs;
	}
	xor.b64  	%rd4935, %rd4933, %rd4934;
	and.b64  	%rd4936, %rd4917, %rd4893;
	xor.b64  	%rd4937, %rd4917, %rd4893;
	and.b64  	%rd4938, %rd4937, %rd4869;
	or.b64  	%rd4939, %rd4938, %rd4936;
	add.s64 	%rd4940, %rd4939, %rd4935;
	add.s64 	%rd4941, %rd4940, %rd4929;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4930, 50;
	shr.b64 	%rhs, %rd4930, 14;
	add.u64 	%rd4942, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4930, 46;
	shr.b64 	%rhs, %rd4930, 18;
	add.u64 	%rd4943, %lhs, %rhs;
	}
	xor.b64  	%rd4944, %rd4942, %rd4943;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4930, 23;
	shr.b64 	%rhs, %rd4930, 41;
	add.u64 	%rd4945, %lhs, %rhs;
	}
	xor.b64  	%rd4946, %rd4944, %rd4945;
	xor.b64  	%rd4947, %rd4906, %rd4882;
	and.b64  	%rd4948, %rd4930, %rd4947;
	xor.b64  	%rd4949, %rd4948, %rd4882;
	add.s64 	%rd4950, %rd4636, %rd4858;
	add.s64 	%rd4951, %rd4950, %rd4949;
	add.s64 	%rd4952, %rd4951, %rd4946;
	add.s64 	%rd4953, %rd4952, -8878714635349349518;
	add.s64 	%rd4954, %rd4953, %rd4869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4941, 36;
	shr.b64 	%rhs, %rd4941, 28;
	add.u64 	%rd4955, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4941, 30;
	shr.b64 	%rhs, %rd4941, 34;
	add.u64 	%rd4956, %lhs, %rhs;
	}
	xor.b64  	%rd4957, %rd4955, %rd4956;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4941, 25;
	shr.b64 	%rhs, %rd4941, 39;
	add.u64 	%rd4958, %lhs, %rhs;
	}
	xor.b64  	%rd4959, %rd4957, %rd4958;
	and.b64  	%rd4960, %rd4941, %rd4917;
	xor.b64  	%rd4961, %rd4941, %rd4917;
	and.b64  	%rd4962, %rd4961, %rd4893;
	or.b64  	%rd4963, %rd4962, %rd4960;
	add.s64 	%rd4964, %rd4963, %rd4959;
	add.s64 	%rd4965, %rd4964, %rd4953;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4954, 50;
	shr.b64 	%rhs, %rd4954, 14;
	add.u64 	%rd4966, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4954, 46;
	shr.b64 	%rhs, %rd4954, 18;
	add.u64 	%rd4967, %lhs, %rhs;
	}
	xor.b64  	%rd4968, %rd4966, %rd4967;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4954, 23;
	shr.b64 	%rhs, %rd4954, 41;
	add.u64 	%rd4969, %lhs, %rhs;
	}
	xor.b64  	%rd4970, %rd4968, %rd4969;
	xor.b64  	%rd4971, %rd4930, %rd4906;
	and.b64  	%rd4972, %rd4954, %rd4971;
	xor.b64  	%rd4973, %rd4972, %rd4906;
	add.s64 	%rd4974, %rd4649, %rd4882;
	add.s64 	%rd4975, %rd4974, %rd4973;
	add.s64 	%rd4976, %rd4975, %rd4970;
	add.s64 	%rd4977, %rd4976, -8302665154208450068;
	add.s64 	%rd4978, %rd4977, %rd4893;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4965, 36;
	shr.b64 	%rhs, %rd4965, 28;
	add.u64 	%rd4979, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4965, 30;
	shr.b64 	%rhs, %rd4965, 34;
	add.u64 	%rd4980, %lhs, %rhs;
	}
	xor.b64  	%rd4981, %rd4979, %rd4980;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4965, 25;
	shr.b64 	%rhs, %rd4965, 39;
	add.u64 	%rd4982, %lhs, %rhs;
	}
	xor.b64  	%rd4983, %rd4981, %rd4982;
	and.b64  	%rd4984, %rd4965, %rd4941;
	xor.b64  	%rd4985, %rd4965, %rd4941;
	and.b64  	%rd4986, %rd4985, %rd4917;
	or.b64  	%rd4987, %rd4986, %rd4984;
	add.s64 	%rd4988, %rd4987, %rd4983;
	add.s64 	%rd4989, %rd4988, %rd4977;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4978, 50;
	shr.b64 	%rhs, %rd4978, 14;
	add.u64 	%rd4990, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4978, 46;
	shr.b64 	%rhs, %rd4978, 18;
	add.u64 	%rd4991, %lhs, %rhs;
	}
	xor.b64  	%rd4992, %rd4990, %rd4991;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4978, 23;
	shr.b64 	%rhs, %rd4978, 41;
	add.u64 	%rd4993, %lhs, %rhs;
	}
	xor.b64  	%rd4994, %rd4992, %rd4993;
	xor.b64  	%rd4995, %rd4954, %rd4930;
	and.b64  	%rd4996, %rd4978, %rd4995;
	xor.b64  	%rd4997, %rd4996, %rd4930;
	add.s64 	%rd4998, %rd4662, %rd4906;
	add.s64 	%rd4999, %rd4998, %rd4997;
	add.s64 	%rd5000, %rd4999, %rd4994;
	add.s64 	%rd5001, %rd5000, -8016688836872298968;
	add.s64 	%rd5002, %rd5001, %rd4917;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4989, 36;
	shr.b64 	%rhs, %rd4989, 28;
	add.u64 	%rd5003, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4989, 30;
	shr.b64 	%rhs, %rd4989, 34;
	add.u64 	%rd5004, %lhs, %rhs;
	}
	xor.b64  	%rd5005, %rd5003, %rd5004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4989, 25;
	shr.b64 	%rhs, %rd4989, 39;
	add.u64 	%rd5006, %lhs, %rhs;
	}
	xor.b64  	%rd5007, %rd5005, %rd5006;
	and.b64  	%rd5008, %rd4989, %rd4965;
	xor.b64  	%rd5009, %rd4989, %rd4965;
	and.b64  	%rd5010, %rd5009, %rd4941;
	or.b64  	%rd5011, %rd5010, %rd5008;
	add.s64 	%rd5012, %rd5011, %rd5007;
	add.s64 	%rd5013, %rd5012, %rd5001;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5002, 50;
	shr.b64 	%rhs, %rd5002, 14;
	add.u64 	%rd5014, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5002, 46;
	shr.b64 	%rhs, %rd5002, 18;
	add.u64 	%rd5015, %lhs, %rhs;
	}
	xor.b64  	%rd5016, %rd5014, %rd5015;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5002, 23;
	shr.b64 	%rhs, %rd5002, 41;
	add.u64 	%rd5017, %lhs, %rhs;
	}
	xor.b64  	%rd5018, %rd5016, %rd5017;
	xor.b64  	%rd5019, %rd4978, %rd4954;
	and.b64  	%rd5020, %rd5002, %rd5019;
	xor.b64  	%rd5021, %rd5020, %rd4954;
	add.s64 	%rd5022, %rd4675, %rd4930;
	add.s64 	%rd5023, %rd5022, %rd5021;
	add.s64 	%rd5024, %rd5023, %rd5018;
	add.s64 	%rd5025, %rd5024, -6606660893046293015;
	add.s64 	%rd5026, %rd5025, %rd4941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5013, 36;
	shr.b64 	%rhs, %rd5013, 28;
	add.u64 	%rd5027, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5013, 30;
	shr.b64 	%rhs, %rd5013, 34;
	add.u64 	%rd5028, %lhs, %rhs;
	}
	xor.b64  	%rd5029, %rd5027, %rd5028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5013, 25;
	shr.b64 	%rhs, %rd5013, 39;
	add.u64 	%rd5030, %lhs, %rhs;
	}
	xor.b64  	%rd5031, %rd5029, %rd5030;
	and.b64  	%rd5032, %rd5013, %rd4989;
	xor.b64  	%rd5033, %rd5013, %rd4989;
	and.b64  	%rd5034, %rd5033, %rd4965;
	or.b64  	%rd5035, %rd5034, %rd5032;
	add.s64 	%rd5036, %rd5035, %rd5031;
	add.s64 	%rd5037, %rd5036, %rd5025;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5026, 50;
	shr.b64 	%rhs, %rd5026, 14;
	add.u64 	%rd5038, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5026, 46;
	shr.b64 	%rhs, %rd5026, 18;
	add.u64 	%rd5039, %lhs, %rhs;
	}
	xor.b64  	%rd5040, %rd5038, %rd5039;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5026, 23;
	shr.b64 	%rhs, %rd5026, 41;
	add.u64 	%rd5041, %lhs, %rhs;
	}
	xor.b64  	%rd5042, %rd5040, %rd5041;
	xor.b64  	%rd5043, %rd5002, %rd4978;
	and.b64  	%rd5044, %rd5026, %rd5043;
	xor.b64  	%rd5045, %rd5044, %rd4978;
	add.s64 	%rd5046, %rd4688, %rd4954;
	add.s64 	%rd5047, %rd5046, %rd5045;
	add.s64 	%rd5048, %rd5047, %rd5042;
	add.s64 	%rd5049, %rd5048, -4685533653050689259;
	add.s64 	%rd5050, %rd5049, %rd4965;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5037, 36;
	shr.b64 	%rhs, %rd5037, 28;
	add.u64 	%rd5051, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5037, 30;
	shr.b64 	%rhs, %rd5037, 34;
	add.u64 	%rd5052, %lhs, %rhs;
	}
	xor.b64  	%rd5053, %rd5051, %rd5052;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5037, 25;
	shr.b64 	%rhs, %rd5037, 39;
	add.u64 	%rd5054, %lhs, %rhs;
	}
	xor.b64  	%rd5055, %rd5053, %rd5054;
	and.b64  	%rd5056, %rd5037, %rd5013;
	xor.b64  	%rd5057, %rd5037, %rd5013;
	and.b64  	%rd5058, %rd5057, %rd4989;
	or.b64  	%rd5059, %rd5058, %rd5056;
	add.s64 	%rd5060, %rd5059, %rd5055;
	add.s64 	%rd5061, %rd5060, %rd5049;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5050, 50;
	shr.b64 	%rhs, %rd5050, 14;
	add.u64 	%rd5062, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5050, 46;
	shr.b64 	%rhs, %rd5050, 18;
	add.u64 	%rd5063, %lhs, %rhs;
	}
	xor.b64  	%rd5064, %rd5062, %rd5063;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5050, 23;
	shr.b64 	%rhs, %rd5050, 41;
	add.u64 	%rd5065, %lhs, %rhs;
	}
	xor.b64  	%rd5066, %rd5064, %rd5065;
	xor.b64  	%rd5067, %rd5026, %rd5002;
	and.b64  	%rd5068, %rd5050, %rd5067;
	xor.b64  	%rd5069, %rd5068, %rd5002;
	add.s64 	%rd5070, %rd4701, %rd4978;
	add.s64 	%rd5071, %rd5070, %rd5069;
	add.s64 	%rd5072, %rd5071, %rd5066;
	add.s64 	%rd5073, %rd5072, -4147400797238176981;
	add.s64 	%rd5074, %rd5073, %rd4989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5061, 36;
	shr.b64 	%rhs, %rd5061, 28;
	add.u64 	%rd5075, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5061, 30;
	shr.b64 	%rhs, %rd5061, 34;
	add.u64 	%rd5076, %lhs, %rhs;
	}
	xor.b64  	%rd5077, %rd5075, %rd5076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5061, 25;
	shr.b64 	%rhs, %rd5061, 39;
	add.u64 	%rd5078, %lhs, %rhs;
	}
	xor.b64  	%rd5079, %rd5077, %rd5078;
	and.b64  	%rd5080, %rd5061, %rd5037;
	xor.b64  	%rd5081, %rd5061, %rd5037;
	and.b64  	%rd5082, %rd5081, %rd5013;
	or.b64  	%rd5083, %rd5082, %rd5080;
	add.s64 	%rd5084, %rd5083, %rd5079;
	add.s64 	%rd5085, %rd5084, %rd5073;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 45;
	shr.b64 	%rhs, %rd4688, 19;
	add.u64 	%rd5086, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 3;
	shr.b64 	%rhs, %rd4688, 61;
	add.u64 	%rd5087, %lhs, %rhs;
	}
	xor.b64  	%rd5088, %rd5086, %rd5087;
	shr.u64 	%rd5089, %rd4688, 6;
	xor.b64  	%rd5090, %rd5088, %rd5089;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4519, 63;
	shr.b64 	%rhs, %rd4519, 1;
	add.u64 	%rd5091, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4519, 56;
	shr.b64 	%rhs, %rd4519, 8;
	add.u64 	%rd5092, %lhs, %rhs;
	}
	xor.b64  	%rd5093, %rd5091, %rd5092;
	shr.u64 	%rd5094, %rd4519, 7;
	xor.b64  	%rd5095, %rd5093, %rd5094;
	add.s64 	%rd5096, %rd5095, %rd4506;
	add.s64 	%rd5097, %rd5096, %rd4623;
	add.s64 	%rd5098, %rd5097, %rd5090;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4701, 45;
	shr.b64 	%rhs, %rd4701, 19;
	add.u64 	%rd5099, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4701, 3;
	shr.b64 	%rhs, %rd4701, 61;
	add.u64 	%rd5100, %lhs, %rhs;
	}
	xor.b64  	%rd5101, %rd5099, %rd5100;
	shr.u64 	%rd5102, %rd4701, 6;
	xor.b64  	%rd5103, %rd5101, %rd5102;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4532, 63;
	shr.b64 	%rhs, %rd4532, 1;
	add.u64 	%rd5104, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4532, 56;
	shr.b64 	%rhs, %rd4532, 8;
	add.u64 	%rd5105, %lhs, %rhs;
	}
	xor.b64  	%rd5106, %rd5104, %rd5105;
	shr.u64 	%rd5107, %rd4532, 7;
	xor.b64  	%rd5108, %rd5106, %rd5107;
	add.s64 	%rd5109, %rd5108, %rd4519;
	add.s64 	%rd5110, %rd5109, %rd4636;
	add.s64 	%rd5111, %rd5110, %rd5103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5098, 45;
	shr.b64 	%rhs, %rd5098, 19;
	add.u64 	%rd5112, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5098, 3;
	shr.b64 	%rhs, %rd5098, 61;
	add.u64 	%rd5113, %lhs, %rhs;
	}
	xor.b64  	%rd5114, %rd5112, %rd5113;
	shr.u64 	%rd5115, %rd5098, 6;
	xor.b64  	%rd5116, %rd5114, %rd5115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4545, 63;
	shr.b64 	%rhs, %rd4545, 1;
	add.u64 	%rd5117, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4545, 56;
	shr.b64 	%rhs, %rd4545, 8;
	add.u64 	%rd5118, %lhs, %rhs;
	}
	xor.b64  	%rd5119, %rd5117, %rd5118;
	shr.u64 	%rd5120, %rd4545, 7;
	xor.b64  	%rd5121, %rd5119, %rd5120;
	add.s64 	%rd5122, %rd5121, %rd4532;
	add.s64 	%rd5123, %rd5122, %rd4649;
	add.s64 	%rd5124, %rd5123, %rd5116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5111, 45;
	shr.b64 	%rhs, %rd5111, 19;
	add.u64 	%rd5125, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5111, 3;
	shr.b64 	%rhs, %rd5111, 61;
	add.u64 	%rd5126, %lhs, %rhs;
	}
	xor.b64  	%rd5127, %rd5125, %rd5126;
	shr.u64 	%rd5128, %rd5111, 6;
	xor.b64  	%rd5129, %rd5127, %rd5128;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4558, 63;
	shr.b64 	%rhs, %rd4558, 1;
	add.u64 	%rd5130, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4558, 56;
	shr.b64 	%rhs, %rd4558, 8;
	add.u64 	%rd5131, %lhs, %rhs;
	}
	xor.b64  	%rd5132, %rd5130, %rd5131;
	shr.u64 	%rd5133, %rd4558, 7;
	xor.b64  	%rd5134, %rd5132, %rd5133;
	add.s64 	%rd5135, %rd5134, %rd4545;
	add.s64 	%rd5136, %rd5135, %rd4662;
	add.s64 	%rd5137, %rd5136, %rd5129;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5124, 45;
	shr.b64 	%rhs, %rd5124, 19;
	add.u64 	%rd5138, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5124, 3;
	shr.b64 	%rhs, %rd5124, 61;
	add.u64 	%rd5139, %lhs, %rhs;
	}
	xor.b64  	%rd5140, %rd5138, %rd5139;
	shr.u64 	%rd5141, %rd5124, 6;
	xor.b64  	%rd5142, %rd5140, %rd5141;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 63;
	shr.b64 	%rhs, %rd4571, 1;
	add.u64 	%rd5143, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 56;
	shr.b64 	%rhs, %rd4571, 8;
	add.u64 	%rd5144, %lhs, %rhs;
	}
	xor.b64  	%rd5145, %rd5143, %rd5144;
	shr.u64 	%rd5146, %rd4571, 7;
	xor.b64  	%rd5147, %rd5145, %rd5146;
	add.s64 	%rd5148, %rd5147, %rd4558;
	add.s64 	%rd5149, %rd5148, %rd4675;
	add.s64 	%rd5150, %rd5149, %rd5142;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5137, 45;
	shr.b64 	%rhs, %rd5137, 19;
	add.u64 	%rd5151, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5137, 3;
	shr.b64 	%rhs, %rd5137, 61;
	add.u64 	%rd5152, %lhs, %rhs;
	}
	xor.b64  	%rd5153, %rd5151, %rd5152;
	shr.u64 	%rd5154, %rd5137, 6;
	xor.b64  	%rd5155, %rd5153, %rd5154;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 63;
	shr.b64 	%rhs, %rd4584, 1;
	add.u64 	%rd5156, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 56;
	shr.b64 	%rhs, %rd4584, 8;
	add.u64 	%rd5157, %lhs, %rhs;
	}
	xor.b64  	%rd5158, %rd5156, %rd5157;
	shr.u64 	%rd5159, %rd4584, 7;
	xor.b64  	%rd5160, %rd5158, %rd5159;
	add.s64 	%rd5161, %rd5160, %rd4571;
	add.s64 	%rd5162, %rd5161, %rd4688;
	add.s64 	%rd5163, %rd5162, %rd5155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5150, 45;
	shr.b64 	%rhs, %rd5150, 19;
	add.u64 	%rd5164, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5150, 3;
	shr.b64 	%rhs, %rd5150, 61;
	add.u64 	%rd5165, %lhs, %rhs;
	}
	xor.b64  	%rd5166, %rd5164, %rd5165;
	shr.u64 	%rd5167, %rd5150, 6;
	xor.b64  	%rd5168, %rd5166, %rd5167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 63;
	shr.b64 	%rhs, %rd4597, 1;
	add.u64 	%rd5169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 56;
	shr.b64 	%rhs, %rd4597, 8;
	add.u64 	%rd5170, %lhs, %rhs;
	}
	xor.b64  	%rd5171, %rd5169, %rd5170;
	shr.u64 	%rd5172, %rd4597, 7;
	xor.b64  	%rd5173, %rd5171, %rd5172;
	add.s64 	%rd5174, %rd5173, %rd4584;
	add.s64 	%rd5175, %rd5174, %rd4701;
	add.s64 	%rd5176, %rd5175, %rd5168;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5163, 45;
	shr.b64 	%rhs, %rd5163, 19;
	add.u64 	%rd5177, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5163, 3;
	shr.b64 	%rhs, %rd5163, 61;
	add.u64 	%rd5178, %lhs, %rhs;
	}
	xor.b64  	%rd5179, %rd5177, %rd5178;
	shr.u64 	%rd5180, %rd5163, 6;
	xor.b64  	%rd5181, %rd5179, %rd5180;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 63;
	shr.b64 	%rhs, %rd4610, 1;
	add.u64 	%rd5182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 56;
	shr.b64 	%rhs, %rd4610, 8;
	add.u64 	%rd5183, %lhs, %rhs;
	}
	xor.b64  	%rd5184, %rd5182, %rd5183;
	shr.u64 	%rd5185, %rd4610, 7;
	xor.b64  	%rd5186, %rd5184, %rd5185;
	add.s64 	%rd5187, %rd5186, %rd4597;
	add.s64 	%rd5188, %rd5187, %rd5098;
	add.s64 	%rd5189, %rd5188, %rd5181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5176, 45;
	shr.b64 	%rhs, %rd5176, 19;
	add.u64 	%rd5190, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5176, 3;
	shr.b64 	%rhs, %rd5176, 61;
	add.u64 	%rd5191, %lhs, %rhs;
	}
	xor.b64  	%rd5192, %rd5190, %rd5191;
	shr.u64 	%rd5193, %rd5176, 6;
	xor.b64  	%rd5194, %rd5192, %rd5193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 63;
	shr.b64 	%rhs, %rd4623, 1;
	add.u64 	%rd5195, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 56;
	shr.b64 	%rhs, %rd4623, 8;
	add.u64 	%rd5196, %lhs, %rhs;
	}
	xor.b64  	%rd5197, %rd5195, %rd5196;
	shr.u64 	%rd5198, %rd4623, 7;
	xor.b64  	%rd5199, %rd5197, %rd5198;
	add.s64 	%rd5200, %rd5199, %rd4610;
	add.s64 	%rd5201, %rd5200, %rd5111;
	add.s64 	%rd5202, %rd5201, %rd5194;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5189, 45;
	shr.b64 	%rhs, %rd5189, 19;
	add.u64 	%rd5203, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5189, 3;
	shr.b64 	%rhs, %rd5189, 61;
	add.u64 	%rd5204, %lhs, %rhs;
	}
	xor.b64  	%rd5205, %rd5203, %rd5204;
	shr.u64 	%rd5206, %rd5189, 6;
	xor.b64  	%rd5207, %rd5205, %rd5206;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 63;
	shr.b64 	%rhs, %rd4636, 1;
	add.u64 	%rd5208, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 56;
	shr.b64 	%rhs, %rd4636, 8;
	add.u64 	%rd5209, %lhs, %rhs;
	}
	xor.b64  	%rd5210, %rd5208, %rd5209;
	shr.u64 	%rd5211, %rd4636, 7;
	xor.b64  	%rd5212, %rd5210, %rd5211;
	add.s64 	%rd5213, %rd5212, %rd4623;
	add.s64 	%rd5214, %rd5213, %rd5124;
	add.s64 	%rd5215, %rd5214, %rd5207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5202, 45;
	shr.b64 	%rhs, %rd5202, 19;
	add.u64 	%rd5216, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5202, 3;
	shr.b64 	%rhs, %rd5202, 61;
	add.u64 	%rd5217, %lhs, %rhs;
	}
	xor.b64  	%rd5218, %rd5216, %rd5217;
	shr.u64 	%rd5219, %rd5202, 6;
	xor.b64  	%rd5220, %rd5218, %rd5219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 63;
	shr.b64 	%rhs, %rd4649, 1;
	add.u64 	%rd5221, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 56;
	shr.b64 	%rhs, %rd4649, 8;
	add.u64 	%rd5222, %lhs, %rhs;
	}
	xor.b64  	%rd5223, %rd5221, %rd5222;
	shr.u64 	%rd5224, %rd4649, 7;
	xor.b64  	%rd5225, %rd5223, %rd5224;
	add.s64 	%rd5226, %rd5225, %rd4636;
	add.s64 	%rd5227, %rd5226, %rd5137;
	add.s64 	%rd5228, %rd5227, %rd5220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5215, 45;
	shr.b64 	%rhs, %rd5215, 19;
	add.u64 	%rd5229, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5215, 3;
	shr.b64 	%rhs, %rd5215, 61;
	add.u64 	%rd5230, %lhs, %rhs;
	}
	xor.b64  	%rd5231, %rd5229, %rd5230;
	shr.u64 	%rd5232, %rd5215, 6;
	xor.b64  	%rd5233, %rd5231, %rd5232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4662, 63;
	shr.b64 	%rhs, %rd4662, 1;
	add.u64 	%rd5234, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4662, 56;
	shr.b64 	%rhs, %rd4662, 8;
	add.u64 	%rd5235, %lhs, %rhs;
	}
	xor.b64  	%rd5236, %rd5234, %rd5235;
	shr.u64 	%rd5237, %rd4662, 7;
	xor.b64  	%rd5238, %rd5236, %rd5237;
	add.s64 	%rd5239, %rd5238, %rd4649;
	add.s64 	%rd5240, %rd5239, %rd5150;
	add.s64 	%rd5241, %rd5240, %rd5233;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5228, 45;
	shr.b64 	%rhs, %rd5228, 19;
	add.u64 	%rd5242, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5228, 3;
	shr.b64 	%rhs, %rd5228, 61;
	add.u64 	%rd5243, %lhs, %rhs;
	}
	xor.b64  	%rd5244, %rd5242, %rd5243;
	shr.u64 	%rd5245, %rd5228, 6;
	xor.b64  	%rd5246, %rd5244, %rd5245;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 63;
	shr.b64 	%rhs, %rd4675, 1;
	add.u64 	%rd5247, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 56;
	shr.b64 	%rhs, %rd4675, 8;
	add.u64 	%rd5248, %lhs, %rhs;
	}
	xor.b64  	%rd5249, %rd5247, %rd5248;
	shr.u64 	%rd5250, %rd4675, 7;
	xor.b64  	%rd5251, %rd5249, %rd5250;
	add.s64 	%rd5252, %rd5251, %rd4662;
	add.s64 	%rd5253, %rd5252, %rd5163;
	add.s64 	%rd5254, %rd5253, %rd5246;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5241, 45;
	shr.b64 	%rhs, %rd5241, 19;
	add.u64 	%rd5255, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5241, 3;
	shr.b64 	%rhs, %rd5241, 61;
	add.u64 	%rd5256, %lhs, %rhs;
	}
	xor.b64  	%rd5257, %rd5255, %rd5256;
	shr.u64 	%rd5258, %rd5241, 6;
	xor.b64  	%rd5259, %rd5257, %rd5258;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 63;
	shr.b64 	%rhs, %rd4688, 1;
	add.u64 	%rd5260, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 56;
	shr.b64 	%rhs, %rd4688, 8;
	add.u64 	%rd5261, %lhs, %rhs;
	}
	xor.b64  	%rd5262, %rd5260, %rd5261;
	shr.u64 	%rd5263, %rd4688, 7;
	xor.b64  	%rd5264, %rd5262, %rd5263;
	add.s64 	%rd5265, %rd5264, %rd4675;
	add.s64 	%rd5266, %rd5265, %rd5176;
	add.s64 	%rd5267, %rd5266, %rd5259;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5254, 45;
	shr.b64 	%rhs, %rd5254, 19;
	add.u64 	%rd5268, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5254, 3;
	shr.b64 	%rhs, %rd5254, 61;
	add.u64 	%rd5269, %lhs, %rhs;
	}
	xor.b64  	%rd5270, %rd5268, %rd5269;
	shr.u64 	%rd5271, %rd5254, 6;
	xor.b64  	%rd5272, %rd5270, %rd5271;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4701, 63;
	shr.b64 	%rhs, %rd4701, 1;
	add.u64 	%rd5273, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4701, 56;
	shr.b64 	%rhs, %rd4701, 8;
	add.u64 	%rd5274, %lhs, %rhs;
	}
	xor.b64  	%rd5275, %rd5273, %rd5274;
	shr.u64 	%rd5276, %rd4701, 7;
	xor.b64  	%rd5277, %rd5275, %rd5276;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5267, 45;
	shr.b64 	%rhs, %rd5267, 19;
	add.u64 	%rd5278, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5267, 3;
	shr.b64 	%rhs, %rd5267, 61;
	add.u64 	%rd5279, %lhs, %rhs;
	}
	xor.b64  	%rd5280, %rd5278, %rd5279;
	shr.u64 	%rd5281, %rd5267, 6;
	xor.b64  	%rd5282, %rd5280, %rd5281;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5098, 63;
	shr.b64 	%rhs, %rd5098, 1;
	add.u64 	%rd5283, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5098, 56;
	shr.b64 	%rhs, %rd5098, 8;
	add.u64 	%rd5284, %lhs, %rhs;
	}
	xor.b64  	%rd5285, %rd5283, %rd5284;
	shr.u64 	%rd5286, %rd5098, 7;
	xor.b64  	%rd5287, %rd5285, %rd5286;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5074, 50;
	shr.b64 	%rhs, %rd5074, 14;
	add.u64 	%rd5288, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5074, 46;
	shr.b64 	%rhs, %rd5074, 18;
	add.u64 	%rd5289, %lhs, %rhs;
	}
	xor.b64  	%rd5290, %rd5288, %rd5289;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5074, 23;
	shr.b64 	%rhs, %rd5074, 41;
	add.u64 	%rd5291, %lhs, %rhs;
	}
	xor.b64  	%rd5292, %rd5290, %rd5291;
	xor.b64  	%rd5293, %rd5050, %rd5026;
	and.b64  	%rd5294, %rd5074, %rd5293;
	xor.b64  	%rd5295, %rd5294, %rd5026;
	add.s64 	%rd5296, %rd5098, %rd5002;
	add.s64 	%rd5297, %rd5296, %rd5295;
	add.s64 	%rd5298, %rd5297, %rd5292;
	add.s64 	%rd5299, %rd5298, -3880063495543823972;
	add.s64 	%rd5300, %rd5299, %rd5013;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5085, 36;
	shr.b64 	%rhs, %rd5085, 28;
	add.u64 	%rd5301, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5085, 30;
	shr.b64 	%rhs, %rd5085, 34;
	add.u64 	%rd5302, %lhs, %rhs;
	}
	xor.b64  	%rd5303, %rd5301, %rd5302;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5085, 25;
	shr.b64 	%rhs, %rd5085, 39;
	add.u64 	%rd5304, %lhs, %rhs;
	}
	xor.b64  	%rd5305, %rd5303, %rd5304;
	and.b64  	%rd5306, %rd5085, %rd5061;
	xor.b64  	%rd5307, %rd5085, %rd5061;
	and.b64  	%rd5308, %rd5307, %rd5037;
	or.b64  	%rd5309, %rd5308, %rd5306;
	add.s64 	%rd5310, %rd5309, %rd5305;
	add.s64 	%rd5311, %rd5310, %rd5299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5300, 50;
	shr.b64 	%rhs, %rd5300, 14;
	add.u64 	%rd5312, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5300, 46;
	shr.b64 	%rhs, %rd5300, 18;
	add.u64 	%rd5313, %lhs, %rhs;
	}
	xor.b64  	%rd5314, %rd5312, %rd5313;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5300, 23;
	shr.b64 	%rhs, %rd5300, 41;
	add.u64 	%rd5315, %lhs, %rhs;
	}
	xor.b64  	%rd5316, %rd5314, %rd5315;
	xor.b64  	%rd5317, %rd5074, %rd5050;
	and.b64  	%rd5318, %rd5300, %rd5317;
	xor.b64  	%rd5319, %rd5318, %rd5050;
	add.s64 	%rd5320, %rd5111, %rd5026;
	add.s64 	%rd5321, %rd5320, %rd5319;
	add.s64 	%rd5322, %rd5321, %rd5316;
	add.s64 	%rd5323, %rd5322, -3348786107499101689;
	add.s64 	%rd5324, %rd5323, %rd5037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5311, 36;
	shr.b64 	%rhs, %rd5311, 28;
	add.u64 	%rd5325, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5311, 30;
	shr.b64 	%rhs, %rd5311, 34;
	add.u64 	%rd5326, %lhs, %rhs;
	}
	xor.b64  	%rd5327, %rd5325, %rd5326;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5311, 25;
	shr.b64 	%rhs, %rd5311, 39;
	add.u64 	%rd5328, %lhs, %rhs;
	}
	xor.b64  	%rd5329, %rd5327, %rd5328;
	and.b64  	%rd5330, %rd5311, %rd5085;
	xor.b64  	%rd5331, %rd5311, %rd5085;
	and.b64  	%rd5332, %rd5331, %rd5061;
	or.b64  	%rd5333, %rd5332, %rd5330;
	add.s64 	%rd5334, %rd5333, %rd5329;
	add.s64 	%rd5335, %rd5334, %rd5323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5324, 50;
	shr.b64 	%rhs, %rd5324, 14;
	add.u64 	%rd5336, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5324, 46;
	shr.b64 	%rhs, %rd5324, 18;
	add.u64 	%rd5337, %lhs, %rhs;
	}
	xor.b64  	%rd5338, %rd5336, %rd5337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5324, 23;
	shr.b64 	%rhs, %rd5324, 41;
	add.u64 	%rd5339, %lhs, %rhs;
	}
	xor.b64  	%rd5340, %rd5338, %rd5339;
	xor.b64  	%rd5341, %rd5300, %rd5074;
	and.b64  	%rd5342, %rd5324, %rd5341;
	xor.b64  	%rd5343, %rd5342, %rd5074;
	add.s64 	%rd5344, %rd5124, %rd5050;
	add.s64 	%rd5345, %rd5344, %rd5343;
	add.s64 	%rd5346, %rd5345, %rd5340;
	add.s64 	%rd5347, %rd5346, -1523767162380948706;
	add.s64 	%rd5348, %rd5347, %rd5061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5335, 36;
	shr.b64 	%rhs, %rd5335, 28;
	add.u64 	%rd5349, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5335, 30;
	shr.b64 	%rhs, %rd5335, 34;
	add.u64 	%rd5350, %lhs, %rhs;
	}
	xor.b64  	%rd5351, %rd5349, %rd5350;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5335, 25;
	shr.b64 	%rhs, %rd5335, 39;
	add.u64 	%rd5352, %lhs, %rhs;
	}
	xor.b64  	%rd5353, %rd5351, %rd5352;
	and.b64  	%rd5354, %rd5335, %rd5311;
	xor.b64  	%rd5355, %rd5335, %rd5311;
	and.b64  	%rd5356, %rd5355, %rd5085;
	or.b64  	%rd5357, %rd5356, %rd5354;
	add.s64 	%rd5358, %rd5357, %rd5353;
	add.s64 	%rd5359, %rd5358, %rd5347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5348, 50;
	shr.b64 	%rhs, %rd5348, 14;
	add.u64 	%rd5360, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5348, 46;
	shr.b64 	%rhs, %rd5348, 18;
	add.u64 	%rd5361, %lhs, %rhs;
	}
	xor.b64  	%rd5362, %rd5360, %rd5361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5348, 23;
	shr.b64 	%rhs, %rd5348, 41;
	add.u64 	%rd5363, %lhs, %rhs;
	}
	xor.b64  	%rd5364, %rd5362, %rd5363;
	xor.b64  	%rd5365, %rd5324, %rd5300;
	and.b64  	%rd5366, %rd5348, %rd5365;
	xor.b64  	%rd5367, %rd5366, %rd5300;
	add.s64 	%rd5368, %rd5137, %rd5074;
	add.s64 	%rd5369, %rd5368, %rd5367;
	add.s64 	%rd5370, %rd5369, %rd5364;
	add.s64 	%rd5371, %rd5370, -757361751448694408;
	add.s64 	%rd5372, %rd5371, %rd5085;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5359, 36;
	shr.b64 	%rhs, %rd5359, 28;
	add.u64 	%rd5373, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5359, 30;
	shr.b64 	%rhs, %rd5359, 34;
	add.u64 	%rd5374, %lhs, %rhs;
	}
	xor.b64  	%rd5375, %rd5373, %rd5374;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5359, 25;
	shr.b64 	%rhs, %rd5359, 39;
	add.u64 	%rd5376, %lhs, %rhs;
	}
	xor.b64  	%rd5377, %rd5375, %rd5376;
	and.b64  	%rd5378, %rd5359, %rd5335;
	xor.b64  	%rd5379, %rd5359, %rd5335;
	and.b64  	%rd5380, %rd5379, %rd5311;
	or.b64  	%rd5381, %rd5380, %rd5378;
	add.s64 	%rd5382, %rd5381, %rd5377;
	add.s64 	%rd5383, %rd5382, %rd5371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5372, 50;
	shr.b64 	%rhs, %rd5372, 14;
	add.u64 	%rd5384, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5372, 46;
	shr.b64 	%rhs, %rd5372, 18;
	add.u64 	%rd5385, %lhs, %rhs;
	}
	xor.b64  	%rd5386, %rd5384, %rd5385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5372, 23;
	shr.b64 	%rhs, %rd5372, 41;
	add.u64 	%rd5387, %lhs, %rhs;
	}
	xor.b64  	%rd5388, %rd5386, %rd5387;
	xor.b64  	%rd5389, %rd5348, %rd5324;
	and.b64  	%rd5390, %rd5372, %rd5389;
	xor.b64  	%rd5391, %rd5390, %rd5324;
	add.s64 	%rd5392, %rd5150, %rd5300;
	add.s64 	%rd5393, %rd5392, %rd5391;
	add.s64 	%rd5394, %rd5393, %rd5388;
	add.s64 	%rd5395, %rd5394, 500013540394364858;
	add.s64 	%rd5396, %rd5395, %rd5311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5383, 36;
	shr.b64 	%rhs, %rd5383, 28;
	add.u64 	%rd5397, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5383, 30;
	shr.b64 	%rhs, %rd5383, 34;
	add.u64 	%rd5398, %lhs, %rhs;
	}
	xor.b64  	%rd5399, %rd5397, %rd5398;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5383, 25;
	shr.b64 	%rhs, %rd5383, 39;
	add.u64 	%rd5400, %lhs, %rhs;
	}
	xor.b64  	%rd5401, %rd5399, %rd5400;
	and.b64  	%rd5402, %rd5383, %rd5359;
	xor.b64  	%rd5403, %rd5383, %rd5359;
	and.b64  	%rd5404, %rd5403, %rd5335;
	or.b64  	%rd5405, %rd5404, %rd5402;
	add.s64 	%rd5406, %rd5405, %rd5401;
	add.s64 	%rd5407, %rd5406, %rd5395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5396, 50;
	shr.b64 	%rhs, %rd5396, 14;
	add.u64 	%rd5408, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5396, 46;
	shr.b64 	%rhs, %rd5396, 18;
	add.u64 	%rd5409, %lhs, %rhs;
	}
	xor.b64  	%rd5410, %rd5408, %rd5409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5396, 23;
	shr.b64 	%rhs, %rd5396, 41;
	add.u64 	%rd5411, %lhs, %rhs;
	}
	xor.b64  	%rd5412, %rd5410, %rd5411;
	xor.b64  	%rd5413, %rd5372, %rd5348;
	and.b64  	%rd5414, %rd5396, %rd5413;
	xor.b64  	%rd5415, %rd5414, %rd5348;
	add.s64 	%rd5416, %rd5163, %rd5324;
	add.s64 	%rd5417, %rd5416, %rd5415;
	add.s64 	%rd5418, %rd5417, %rd5412;
	add.s64 	%rd5419, %rd5418, 748580250866718886;
	add.s64 	%rd5420, %rd5419, %rd5335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5407, 36;
	shr.b64 	%rhs, %rd5407, 28;
	add.u64 	%rd5421, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5407, 30;
	shr.b64 	%rhs, %rd5407, 34;
	add.u64 	%rd5422, %lhs, %rhs;
	}
	xor.b64  	%rd5423, %rd5421, %rd5422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5407, 25;
	shr.b64 	%rhs, %rd5407, 39;
	add.u64 	%rd5424, %lhs, %rhs;
	}
	xor.b64  	%rd5425, %rd5423, %rd5424;
	and.b64  	%rd5426, %rd5407, %rd5383;
	xor.b64  	%rd5427, %rd5407, %rd5383;
	and.b64  	%rd5428, %rd5427, %rd5359;
	or.b64  	%rd5429, %rd5428, %rd5426;
	add.s64 	%rd5430, %rd5429, %rd5425;
	add.s64 	%rd5431, %rd5430, %rd5419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5420, 50;
	shr.b64 	%rhs, %rd5420, 14;
	add.u64 	%rd5432, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5420, 46;
	shr.b64 	%rhs, %rd5420, 18;
	add.u64 	%rd5433, %lhs, %rhs;
	}
	xor.b64  	%rd5434, %rd5432, %rd5433;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5420, 23;
	shr.b64 	%rhs, %rd5420, 41;
	add.u64 	%rd5435, %lhs, %rhs;
	}
	xor.b64  	%rd5436, %rd5434, %rd5435;
	xor.b64  	%rd5437, %rd5396, %rd5372;
	and.b64  	%rd5438, %rd5420, %rd5437;
	xor.b64  	%rd5439, %rd5438, %rd5372;
	add.s64 	%rd5440, %rd5176, %rd5348;
	add.s64 	%rd5441, %rd5440, %rd5439;
	add.s64 	%rd5442, %rd5441, %rd5436;
	add.s64 	%rd5443, %rd5442, 1242879168328830382;
	add.s64 	%rd5444, %rd5443, %rd5359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5431, 36;
	shr.b64 	%rhs, %rd5431, 28;
	add.u64 	%rd5445, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5431, 30;
	shr.b64 	%rhs, %rd5431, 34;
	add.u64 	%rd5446, %lhs, %rhs;
	}
	xor.b64  	%rd5447, %rd5445, %rd5446;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5431, 25;
	shr.b64 	%rhs, %rd5431, 39;
	add.u64 	%rd5448, %lhs, %rhs;
	}
	xor.b64  	%rd5449, %rd5447, %rd5448;
	and.b64  	%rd5450, %rd5431, %rd5407;
	xor.b64  	%rd5451, %rd5431, %rd5407;
	and.b64  	%rd5452, %rd5451, %rd5383;
	or.b64  	%rd5453, %rd5452, %rd5450;
	add.s64 	%rd5454, %rd5453, %rd5449;
	add.s64 	%rd5455, %rd5454, %rd5443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5444, 50;
	shr.b64 	%rhs, %rd5444, 14;
	add.u64 	%rd5456, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5444, 46;
	shr.b64 	%rhs, %rd5444, 18;
	add.u64 	%rd5457, %lhs, %rhs;
	}
	xor.b64  	%rd5458, %rd5456, %rd5457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5444, 23;
	shr.b64 	%rhs, %rd5444, 41;
	add.u64 	%rd5459, %lhs, %rhs;
	}
	xor.b64  	%rd5460, %rd5458, %rd5459;
	xor.b64  	%rd5461, %rd5420, %rd5396;
	and.b64  	%rd5462, %rd5444, %rd5461;
	xor.b64  	%rd5463, %rd5462, %rd5396;
	add.s64 	%rd5464, %rd5189, %rd5372;
	add.s64 	%rd5465, %rd5464, %rd5463;
	add.s64 	%rd5466, %rd5465, %rd5460;
	add.s64 	%rd5467, %rd5466, 1977374033974150939;
	add.s64 	%rd5468, %rd5467, %rd5383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5455, 36;
	shr.b64 	%rhs, %rd5455, 28;
	add.u64 	%rd5469, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5455, 30;
	shr.b64 	%rhs, %rd5455, 34;
	add.u64 	%rd5470, %lhs, %rhs;
	}
	xor.b64  	%rd5471, %rd5469, %rd5470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5455, 25;
	shr.b64 	%rhs, %rd5455, 39;
	add.u64 	%rd5472, %lhs, %rhs;
	}
	xor.b64  	%rd5473, %rd5471, %rd5472;
	and.b64  	%rd5474, %rd5455, %rd5431;
	xor.b64  	%rd5475, %rd5455, %rd5431;
	and.b64  	%rd5476, %rd5475, %rd5407;
	or.b64  	%rd5477, %rd5476, %rd5474;
	add.s64 	%rd5478, %rd5477, %rd5473;
	add.s64 	%rd5479, %rd5478, %rd5467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5468, 50;
	shr.b64 	%rhs, %rd5468, 14;
	add.u64 	%rd5480, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5468, 46;
	shr.b64 	%rhs, %rd5468, 18;
	add.u64 	%rd5481, %lhs, %rhs;
	}
	xor.b64  	%rd5482, %rd5480, %rd5481;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5468, 23;
	shr.b64 	%rhs, %rd5468, 41;
	add.u64 	%rd5483, %lhs, %rhs;
	}
	xor.b64  	%rd5484, %rd5482, %rd5483;
	xor.b64  	%rd5485, %rd5444, %rd5420;
	and.b64  	%rd5486, %rd5468, %rd5485;
	xor.b64  	%rd5487, %rd5486, %rd5420;
	add.s64 	%rd5488, %rd5202, %rd5396;
	add.s64 	%rd5489, %rd5488, %rd5487;
	add.s64 	%rd5490, %rd5489, %rd5484;
	add.s64 	%rd5491, %rd5490, 2944078676154940804;
	add.s64 	%rd5492, %rd5491, %rd5407;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5479, 36;
	shr.b64 	%rhs, %rd5479, 28;
	add.u64 	%rd5493, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5479, 30;
	shr.b64 	%rhs, %rd5479, 34;
	add.u64 	%rd5494, %lhs, %rhs;
	}
	xor.b64  	%rd5495, %rd5493, %rd5494;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5479, 25;
	shr.b64 	%rhs, %rd5479, 39;
	add.u64 	%rd5496, %lhs, %rhs;
	}
	xor.b64  	%rd5497, %rd5495, %rd5496;
	and.b64  	%rd5498, %rd5479, %rd5455;
	xor.b64  	%rd5499, %rd5479, %rd5455;
	and.b64  	%rd5500, %rd5499, %rd5431;
	or.b64  	%rd5501, %rd5500, %rd5498;
	add.s64 	%rd5502, %rd5501, %rd5497;
	add.s64 	%rd5503, %rd5502, %rd5491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5492, 50;
	shr.b64 	%rhs, %rd5492, 14;
	add.u64 	%rd5504, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5492, 46;
	shr.b64 	%rhs, %rd5492, 18;
	add.u64 	%rd5505, %lhs, %rhs;
	}
	xor.b64  	%rd5506, %rd5504, %rd5505;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5492, 23;
	shr.b64 	%rhs, %rd5492, 41;
	add.u64 	%rd5507, %lhs, %rhs;
	}
	xor.b64  	%rd5508, %rd5506, %rd5507;
	xor.b64  	%rd5509, %rd5468, %rd5444;
	and.b64  	%rd5510, %rd5492, %rd5509;
	xor.b64  	%rd5511, %rd5510, %rd5444;
	add.s64 	%rd5512, %rd5215, %rd5420;
	add.s64 	%rd5513, %rd5512, %rd5511;
	add.s64 	%rd5514, %rd5513, %rd5508;
	add.s64 	%rd5515, %rd5514, 3659926193048069267;
	add.s64 	%rd5516, %rd5515, %rd5431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5503, 36;
	shr.b64 	%rhs, %rd5503, 28;
	add.u64 	%rd5517, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5503, 30;
	shr.b64 	%rhs, %rd5503, 34;
	add.u64 	%rd5518, %lhs, %rhs;
	}
	xor.b64  	%rd5519, %rd5517, %rd5518;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5503, 25;
	shr.b64 	%rhs, %rd5503, 39;
	add.u64 	%rd5520, %lhs, %rhs;
	}
	xor.b64  	%rd5521, %rd5519, %rd5520;
	and.b64  	%rd5522, %rd5503, %rd5479;
	xor.b64  	%rd5523, %rd5503, %rd5479;
	and.b64  	%rd5524, %rd5523, %rd5455;
	or.b64  	%rd5525, %rd5524, %rd5522;
	add.s64 	%rd5526, %rd5525, %rd5521;
	add.s64 	%rd5527, %rd5526, %rd5515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5516, 50;
	shr.b64 	%rhs, %rd5516, 14;
	add.u64 	%rd5528, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5516, 46;
	shr.b64 	%rhs, %rd5516, 18;
	add.u64 	%rd5529, %lhs, %rhs;
	}
	xor.b64  	%rd5530, %rd5528, %rd5529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5516, 23;
	shr.b64 	%rhs, %rd5516, 41;
	add.u64 	%rd5531, %lhs, %rhs;
	}
	xor.b64  	%rd5532, %rd5530, %rd5531;
	xor.b64  	%rd5533, %rd5492, %rd5468;
	and.b64  	%rd5534, %rd5516, %rd5533;
	xor.b64  	%rd5535, %rd5534, %rd5468;
	add.s64 	%rd5536, %rd5228, %rd5444;
	add.s64 	%rd5537, %rd5536, %rd5535;
	add.s64 	%rd5538, %rd5537, %rd5532;
	add.s64 	%rd5539, %rd5538, 4368137639120453308;
	add.s64 	%rd5540, %rd5539, %rd5455;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5527, 36;
	shr.b64 	%rhs, %rd5527, 28;
	add.u64 	%rd5541, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5527, 30;
	shr.b64 	%rhs, %rd5527, 34;
	add.u64 	%rd5542, %lhs, %rhs;
	}
	xor.b64  	%rd5543, %rd5541, %rd5542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5527, 25;
	shr.b64 	%rhs, %rd5527, 39;
	add.u64 	%rd5544, %lhs, %rhs;
	}
	xor.b64  	%rd5545, %rd5543, %rd5544;
	and.b64  	%rd5546, %rd5527, %rd5503;
	xor.b64  	%rd5547, %rd5527, %rd5503;
	and.b64  	%rd5548, %rd5547, %rd5479;
	or.b64  	%rd5549, %rd5548, %rd5546;
	add.s64 	%rd5550, %rd5549, %rd5545;
	add.s64 	%rd5551, %rd5550, %rd5539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5540, 50;
	shr.b64 	%rhs, %rd5540, 14;
	add.u64 	%rd5552, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5540, 46;
	shr.b64 	%rhs, %rd5540, 18;
	add.u64 	%rd5553, %lhs, %rhs;
	}
	xor.b64  	%rd5554, %rd5552, %rd5553;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5540, 23;
	shr.b64 	%rhs, %rd5540, 41;
	add.u64 	%rd5555, %lhs, %rhs;
	}
	xor.b64  	%rd5556, %rd5554, %rd5555;
	xor.b64  	%rd5557, %rd5516, %rd5492;
	and.b64  	%rd5558, %rd5540, %rd5557;
	xor.b64  	%rd5559, %rd5558, %rd5492;
	add.s64 	%rd5560, %rd5241, %rd5468;
	add.s64 	%rd5561, %rd5560, %rd5559;
	add.s64 	%rd5562, %rd5561, %rd5556;
	add.s64 	%rd5563, %rd5562, 4836135668995329356;
	add.s64 	%rd5564, %rd5563, %rd5479;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5551, 36;
	shr.b64 	%rhs, %rd5551, 28;
	add.u64 	%rd5565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5551, 30;
	shr.b64 	%rhs, %rd5551, 34;
	add.u64 	%rd5566, %lhs, %rhs;
	}
	xor.b64  	%rd5567, %rd5565, %rd5566;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5551, 25;
	shr.b64 	%rhs, %rd5551, 39;
	add.u64 	%rd5568, %lhs, %rhs;
	}
	xor.b64  	%rd5569, %rd5567, %rd5568;
	and.b64  	%rd5570, %rd5551, %rd5527;
	xor.b64  	%rd5571, %rd5551, %rd5527;
	and.b64  	%rd5572, %rd5571, %rd5503;
	or.b64  	%rd5573, %rd5572, %rd5570;
	add.s64 	%rd5574, %rd5573, %rd5569;
	add.s64 	%rd5575, %rd5574, %rd5563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5564, 50;
	shr.b64 	%rhs, %rd5564, 14;
	add.u64 	%rd5576, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5564, 46;
	shr.b64 	%rhs, %rd5564, 18;
	add.u64 	%rd5577, %lhs, %rhs;
	}
	xor.b64  	%rd5578, %rd5576, %rd5577;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5564, 23;
	shr.b64 	%rhs, %rd5564, 41;
	add.u64 	%rd5579, %lhs, %rhs;
	}
	xor.b64  	%rd5580, %rd5578, %rd5579;
	xor.b64  	%rd5581, %rd5540, %rd5516;
	and.b64  	%rd5582, %rd5564, %rd5581;
	xor.b64  	%rd5583, %rd5582, %rd5516;
	add.s64 	%rd5584, %rd5254, %rd5492;
	add.s64 	%rd5585, %rd5584, %rd5583;
	add.s64 	%rd5586, %rd5585, %rd5580;
	add.s64 	%rd5587, %rd5586, 5532061633213252278;
	add.s64 	%rd5588, %rd5587, %rd5503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5575, 36;
	shr.b64 	%rhs, %rd5575, 28;
	add.u64 	%rd5589, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5575, 30;
	shr.b64 	%rhs, %rd5575, 34;
	add.u64 	%rd5590, %lhs, %rhs;
	}
	xor.b64  	%rd5591, %rd5589, %rd5590;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5575, 25;
	shr.b64 	%rhs, %rd5575, 39;
	add.u64 	%rd5592, %lhs, %rhs;
	}
	xor.b64  	%rd5593, %rd5591, %rd5592;
	and.b64  	%rd5594, %rd5575, %rd5551;
	xor.b64  	%rd5595, %rd5575, %rd5551;
	and.b64  	%rd5596, %rd5595, %rd5527;
	or.b64  	%rd5597, %rd5596, %rd5594;
	add.s64 	%rd5598, %rd5597, %rd5593;
	add.s64 	%rd5599, %rd5598, %rd5587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5588, 50;
	shr.b64 	%rhs, %rd5588, 14;
	add.u64 	%rd5600, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5588, 46;
	shr.b64 	%rhs, %rd5588, 18;
	add.u64 	%rd5601, %lhs, %rhs;
	}
	xor.b64  	%rd5602, %rd5600, %rd5601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5588, 23;
	shr.b64 	%rhs, %rd5588, 41;
	add.u64 	%rd5603, %lhs, %rhs;
	}
	xor.b64  	%rd5604, %rd5602, %rd5603;
	xor.b64  	%rd5605, %rd5564, %rd5540;
	and.b64  	%rd5606, %rd5588, %rd5605;
	xor.b64  	%rd5607, %rd5606, %rd5540;
	add.s64 	%rd5608, %rd5267, %rd5516;
	add.s64 	%rd5609, %rd5608, %rd5607;
	add.s64 	%rd5610, %rd5609, %rd5604;
	add.s64 	%rd5611, %rd5610, 6448918945643986474;
	add.s64 	%rd5612, %rd5611, %rd5527;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5599, 36;
	shr.b64 	%rhs, %rd5599, 28;
	add.u64 	%rd5613, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5599, 30;
	shr.b64 	%rhs, %rd5599, 34;
	add.u64 	%rd5614, %lhs, %rhs;
	}
	xor.b64  	%rd5615, %rd5613, %rd5614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5599, 25;
	shr.b64 	%rhs, %rd5599, 39;
	add.u64 	%rd5616, %lhs, %rhs;
	}
	xor.b64  	%rd5617, %rd5615, %rd5616;
	and.b64  	%rd5618, %rd5599, %rd5575;
	xor.b64  	%rd5619, %rd5599, %rd5575;
	and.b64  	%rd5620, %rd5619, %rd5551;
	or.b64  	%rd5621, %rd5620, %rd5618;
	add.s64 	%rd5622, %rd5621, %rd5617;
	add.s64 	%rd5623, %rd5622, %rd5611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5612, 50;
	shr.b64 	%rhs, %rd5612, 14;
	add.u64 	%rd5624, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5612, 46;
	shr.b64 	%rhs, %rd5612, 18;
	add.u64 	%rd5625, %lhs, %rhs;
	}
	xor.b64  	%rd5626, %rd5624, %rd5625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5612, 23;
	shr.b64 	%rhs, %rd5612, 41;
	add.u64 	%rd5627, %lhs, %rhs;
	}
	xor.b64  	%rd5628, %rd5626, %rd5627;
	xor.b64  	%rd5629, %rd5588, %rd5564;
	and.b64  	%rd5630, %rd5612, %rd5629;
	xor.b64  	%rd5631, %rd5630, %rd5564;
	add.s64 	%rd5632, %rd4688, %rd5277;
	add.s64 	%rd5633, %rd5632, %rd5189;
	add.s64 	%rd5634, %rd5633, %rd5272;
	add.s64 	%rd5635, %rd5634, %rd5540;
	add.s64 	%rd5636, %rd5635, %rd5631;
	add.s64 	%rd5637, %rd5636, %rd5628;
	add.s64 	%rd5638, %rd5637, 6902733635092675308;
	add.s64 	%rd5639, %rd5638, %rd5551;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5623, 36;
	shr.b64 	%rhs, %rd5623, 28;
	add.u64 	%rd5640, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5623, 30;
	shr.b64 	%rhs, %rd5623, 34;
	add.u64 	%rd5641, %lhs, %rhs;
	}
	xor.b64  	%rd5642, %rd5640, %rd5641;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5623, 25;
	shr.b64 	%rhs, %rd5623, 39;
	add.u64 	%rd5643, %lhs, %rhs;
	}
	xor.b64  	%rd5644, %rd5642, %rd5643;
	and.b64  	%rd5645, %rd5623, %rd5599;
	xor.b64  	%rd5646, %rd5623, %rd5599;
	and.b64  	%rd5647, %rd5646, %rd5575;
	or.b64  	%rd5648, %rd5647, %rd5645;
	add.s64 	%rd5649, %rd5648, %rd5644;
	add.s64 	%rd5650, %rd5649, %rd5638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5639, 50;
	shr.b64 	%rhs, %rd5639, 14;
	add.u64 	%rd5651, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5639, 46;
	shr.b64 	%rhs, %rd5639, 18;
	add.u64 	%rd5652, %lhs, %rhs;
	}
	xor.b64  	%rd5653, %rd5651, %rd5652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5639, 23;
	shr.b64 	%rhs, %rd5639, 41;
	add.u64 	%rd5654, %lhs, %rhs;
	}
	xor.b64  	%rd5655, %rd5653, %rd5654;
	xor.b64  	%rd5656, %rd5612, %rd5588;
	and.b64  	%rd5657, %rd5639, %rd5656;
	xor.b64  	%rd5658, %rd5657, %rd5588;
	add.s64 	%rd5659, %rd4701, %rd5287;
	add.s64 	%rd5660, %rd5659, %rd5202;
	add.s64 	%rd5661, %rd5660, %rd5282;
	add.s64 	%rd5662, %rd5661, %rd5564;
	add.s64 	%rd5663, %rd5662, %rd5658;
	add.s64 	%rd5664, %rd5663, %rd5655;
	add.s64 	%rd5665, %rd5664, 7801388544844847127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5650, 36;
	shr.b64 	%rhs, %rd5650, 28;
	add.u64 	%rd5666, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5650, 30;
	shr.b64 	%rhs, %rd5650, 34;
	add.u64 	%rd5667, %lhs, %rhs;
	}
	xor.b64  	%rd5668, %rd5666, %rd5667;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5650, 25;
	shr.b64 	%rhs, %rd5650, 39;
	add.u64 	%rd5669, %lhs, %rhs;
	}
	xor.b64  	%rd5670, %rd5668, %rd5669;
	and.b64  	%rd5671, %rd5650, %rd5623;
	xor.b64  	%rd5672, %rd5650, %rd5623;
	and.b64  	%rd5673, %rd5672, %rd5599;
	or.b64  	%rd5674, %rd5673, %rd5671;
	add.s64 	%rd5675, %rd5670, %rd2936;
	add.s64 	%rd5676, %rd5675, %rd5674;
	add.s64 	%rd5677, %rd5676, %rd5665;
	st.local.u64 	[%rd1], %rd5677;
	add.s64 	%rd5678, %rd5650, %rd2942;
	st.local.u64 	[%rd1+8], %rd5678;
	add.s64 	%rd5679, %rd5623, %rd2945;
	st.local.u64 	[%rd1+16], %rd5679;
	add.s64 	%rd5680, %rd5599, %rd2934;
	st.local.u64 	[%rd1+24], %rd5680;
	add.s64 	%rd5681, %rd5575, %rd2918;
	add.s64 	%rd5682, %rd5681, %rd5665;
	st.local.u64 	[%rd1+32], %rd5682;
	add.s64 	%rd5683, %rd5639, %rd2925;
	st.local.u64 	[%rd1+40], %rd5683;
	add.s64 	%rd5684, %rd5612, %rd2924;
	st.local.u64 	[%rd1+48], %rd5684;
	add.s64 	%rd5685, %rd5588, %rd2929;
	st.local.u64 	[%rd1+56], %rd5685;
	mov.u32 	%r11768, 0;
	st.local.v2.u32 	[%rd1+64], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+72], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+80], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+88], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+96], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+104], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+112], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+120], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+128], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+136], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+144], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+152], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+160], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+168], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+176], {%r11768, %r11768};
	st.local.v2.u32 	[%rd1+184], {%r11768, %r11768};
	bra.uni 	$L__BB1_237;

$L__BB1_78:
	setp.gt.s16 	%p90, %rs3, 15;
	@%p90 bra 	$L__BB1_107;
	bra.uni 	$L__BB1_79;

$L__BB1_107:
	setp.gt.s16 	%p91, %rs3, 23;
	@%p91 bra 	$L__BB1_123;

	setp.gt.s16 	%p103, %rs3, 19;
	@%p103 bra 	$L__BB1_116;

	setp.gt.s16 	%p109, %rs3, 17;
	@%p109 bra 	$L__BB1_113;

	setp.eq.s16 	%p112, %rs3, 16;
	@%p112 bra 	$L__BB1_145;

	setp.eq.s16 	%p113, %rs3, 17;
	@%p113 bra 	$L__BB1_112;
	bra.uni 	$L__BB1_154;

$L__BB1_112:
	mov.u32 	%r20222, 0;
	// begin inline asm
	prmt.b32 %r20257, %r20222, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3681, %r20222, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+64], {%r20222, %r20221};
	st.local.v4.u32 	[%rd2+48], {%r20222, %r20222, %r20222, %r20222};
	st.local.v4.u32 	[%rd2+32], {%r20222, %r20222, %r20222, %r20222};
	st.local.v4.u32 	[%rd2+16], {%r20222, %r20222, %r20222, %r20222};
	st.local.v4.u32 	[%rd2], {%r20222, %r20222, %r20222, %r20222};
	mov.u32 	%r20223, %r20222;
	mov.u32 	%r20224, %r20222;
	mov.u32 	%r20225, %r20222;
	mov.u32 	%r20226, %r20222;
	mov.u32 	%r20227, %r20222;
	mov.u32 	%r20228, %r20222;
	mov.u32 	%r20229, %r20222;
	mov.u32 	%r20230, %r20222;
	mov.u32 	%r20231, %r20222;
	mov.u32 	%r20232, %r20222;
	mov.u32 	%r20233, %r20222;
	mov.u32 	%r20234, %r20222;
	mov.u32 	%r20235, %r20222;
	mov.u32 	%r20236, %r20222;
	mov.u32 	%r20237, %r20222;
	mov.u32 	%r20238, %r20222;
	mov.u32 	%r20255, %r20222;
	mov.u32 	%r20256, %r20222;
	mov.u32 	%r20259, %r20222;
	mov.u32 	%r20260, %r20222;
	mov.u32 	%r20261, %r20222;
	mov.u32 	%r20262, %r20222;
	mov.u32 	%r20263, %r20222;
	mov.u32 	%r20264, %r20222;
	mov.u32 	%r20265, %r20222;
	mov.u32 	%r20266, %r20222;
	mov.u32 	%r20267, %r20222;
	mov.u32 	%r20268, %r20222;
	mov.u32 	%r20269, %r20222;
	mov.u32 	%r20270, %r20222;
	bra.uni 	$L__BB1_155;

$L__BB1_157:
	setp.gt.s16 	%p159, %rs3, 7;
	@%p159 bra 	$L__BB1_170;
	bra.uni 	$L__BB1_158;

$L__BB1_170:
	setp.gt.s16 	%p160, %rs3, 11;
	@%p160 bra 	$L__BB1_178;

	setp.gt.s16 	%p166, %rs3, 9;
	@%p166 bra 	$L__BB1_175;

	setp.eq.s16 	%p169, %rs3, 8;
	@%p169 bra 	$L__BB1_227;

	setp.eq.s16 	%p170, %rs3, 9;
	@%p170 bra 	$L__BB1_174;
	bra.uni 	$L__BB1_232;

$L__BB1_174:
	// begin inline asm
	prmt.b32 %r20271, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	// begin inline asm
	prmt.b32 %r20292, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	mov.u32 	%r20294, 0;
	// begin inline asm
	prmt.b32 %r20293, %r3681, %r20294, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+32], {%r20294, %r20293};
	st.local.v4.u32 	[%rd2+16], {%r20294, %r20294, %r20294, %r20294};
	st.local.v4.u32 	[%rd2], {%r20294, %r20294, %r20294, %r20294};
	mov.u32 	%r20295, %r20294;
	mov.u32 	%r20296, %r20294;
	mov.u32 	%r20297, %r20294;
	mov.u32 	%r20298, %r20294;
	mov.u32 	%r20299, %r20294;
	mov.u32 	%r20300, %r20294;
	mov.u32 	%r20301, %r20294;
	mov.u32 	%r20302, %r20294;
	bra.uni 	$L__BB1_233;

$L__BB1_79:
	setp.gt.s16 	%p114, %rs3, 7;
	@%p114 bra 	$L__BB1_92;
	bra.uni 	$L__BB1_80;

$L__BB1_92:
	setp.gt.s16 	%p115, %rs3, 11;
	@%p115 bra 	$L__BB1_100;

	setp.gt.s16 	%p121, %rs3, 9;
	@%p121 bra 	$L__BB1_97;

	setp.eq.s16 	%p124, %rs3, 8;
	@%p124 bra 	$L__BB1_149;

	setp.eq.s16 	%p125, %rs3, 9;
	@%p125 bra 	$L__BB1_96;
	bra.uni 	$L__BB1_154;

$L__BB1_96:
	mov.u32 	%r20230, 0;
	// begin inline asm
	prmt.b32 %r20249, %r20230, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	// begin inline asm
	prmt.b32 %r20229, %r3681, %r20230, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+32], {%r20230, %r20229};
	st.local.v4.u32 	[%rd2+16], {%r20230, %r20230, %r20230, %r20230};
	st.local.v4.u32 	[%rd2], {%r20230, %r20230, %r20230, %r20230};
	mov.u32 	%r20231, %r20230;
	mov.u32 	%r20232, %r20230;
	mov.u32 	%r20233, %r20230;
	mov.u32 	%r20234, %r20230;
	mov.u32 	%r20235, %r20230;
	mov.u32 	%r20236, %r20230;
	mov.u32 	%r20237, %r20230;
	mov.u32 	%r20238, %r20230;
	mov.u32 	%r20247, %r20230;
	mov.u32 	%r20248, %r20230;
	mov.u32 	%r20251, %r20230;
	mov.u32 	%r20252, %r20230;
	mov.u32 	%r20253, %r20230;
	mov.u32 	%r20254, %r20230;
	mov.u32 	%r20255, %r20230;
	mov.u32 	%r20256, %r20230;
	mov.u32 	%r20257, %r20230;
	mov.u32 	%r20258, %r20230;
	mov.u32 	%r20259, %r20230;
	mov.u32 	%r20260, %r20230;
	mov.u32 	%r20261, %r20230;
	mov.u32 	%r20262, %r20230;
	mov.u32 	%r20263, %r20230;
	mov.u32 	%r20264, %r20230;
	mov.u32 	%r20265, %r20230;
	mov.u32 	%r20266, %r20230;
	mov.u32 	%r20267, %r20230;
	mov.u32 	%r20268, %r20230;
	mov.u32 	%r20269, %r20230;
	mov.u32 	%r20270, %r20230;
	bra.uni 	$L__BB1_155;

$L__BB1_201:
	setp.gt.s16 	%p137, %rs3, 27;
	@%p137 bra 	$L__BB1_209;

	setp.gt.s16 	%p143, %rs3, 25;
	@%p143 bra 	$L__BB1_206;

	setp.eq.s16 	%p146, %rs3, 24;
	@%p146 bra 	$L__BB1_219;

	setp.eq.s16 	%p147, %rs3, 25;
	@%p147 bra 	$L__BB1_205;
	bra.uni 	$L__BB1_232;

$L__BB1_205:
	// begin inline asm
	prmt.b32 %r20271, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	mov.u32 	%r20278, 0;
	// begin inline asm
	prmt.b32 %r20277, %r3681, %r20278, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+96], {%r20278, %r20277};
	st.local.v4.u32 	[%rd2+80], {%r20278, %r20278, %r20278, %r20278};
	st.local.v4.u32 	[%rd2+64], {%r20278, %r20278, %r20278, %r20278};
	st.local.v4.u32 	[%rd2+48], {%r20278, %r20278, %r20278, %r20278};
	st.local.v4.u32 	[%rd2+32], {%r20278, %r20278, %r20278, %r20278};
	st.local.v4.u32 	[%rd2+16], {%r20278, %r20278, %r20278, %r20278};
	st.local.v4.u32 	[%rd2], {%r20278, %r20278, %r20278, %r20278};
	mov.u32 	%r20279, %r20278;
	mov.u32 	%r20280, %r20278;
	mov.u32 	%r20281, %r20278;
	mov.u32 	%r20282, %r20278;
	mov.u32 	%r20283, %r20278;
	mov.u32 	%r20284, %r20278;
	mov.u32 	%r20285, %r20278;
	mov.u32 	%r20286, %r20278;
	mov.u32 	%r20287, %r20278;
	mov.u32 	%r20288, %r20278;
	mov.u32 	%r20289, %r20278;
	mov.u32 	%r20290, %r20278;
	mov.u32 	%r20291, %r20278;
	mov.u32 	%r20292, %r20278;
	mov.u32 	%r20293, %r20278;
	mov.u32 	%r20294, %r20278;
	mov.u32 	%r20295, %r20278;
	mov.u32 	%r20296, %r20278;
	mov.u32 	%r20297, %r20278;
	mov.u32 	%r20298, %r20278;
	mov.u32 	%r20299, %r20278;
	mov.u32 	%r20300, %r20278;
	mov.u32 	%r20301, %r20278;
	mov.u32 	%r20302, %r20278;
	bra.uni 	$L__BB1_233;

$L__BB1_123:
	setp.gt.s16 	%p92, %rs3, 27;
	@%p92 bra 	$L__BB1_131;

	setp.gt.s16 	%p98, %rs3, 25;
	@%p98 bra 	$L__BB1_128;

	setp.eq.s16 	%p101, %rs3, 24;
	@%p101 bra 	$L__BB1_141;

	setp.eq.s16 	%p102, %rs3, 25;
	@%p102 bra 	$L__BB1_127;
	bra.uni 	$L__BB1_154;

$L__BB1_127:
	mov.u32 	%r20214, 0;
	// begin inline asm
	prmt.b32 %r20265, %r20214, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20266, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20259, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20260, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20261, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3701, %r3699, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3699, %r3697, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3697, %r3695, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3695, %r3693, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3681, %r20214, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+96], {%r20214, %r20213};
	st.local.v4.u32 	[%rd2+80], {%r20214, %r20214, %r20214, %r20214};
	st.local.v4.u32 	[%rd2+64], {%r20214, %r20214, %r20214, %r20214};
	st.local.v4.u32 	[%rd2+48], {%r20214, %r20214, %r20214, %r20214};
	st.local.v4.u32 	[%rd2+32], {%r20214, %r20214, %r20214, %r20214};
	st.local.v4.u32 	[%rd2+16], {%r20214, %r20214, %r20214, %r20214};
	st.local.v4.u32 	[%rd2], {%r20214, %r20214, %r20214, %r20214};
	mov.u32 	%r20215, %r20214;
	mov.u32 	%r20216, %r20214;
	mov.u32 	%r20217, %r20214;
	mov.u32 	%r20218, %r20214;
	mov.u32 	%r20219, %r20214;
	mov.u32 	%r20220, %r20214;
	mov.u32 	%r20221, %r20214;
	mov.u32 	%r20222, %r20214;
	mov.u32 	%r20223, %r20214;
	mov.u32 	%r20224, %r20214;
	mov.u32 	%r20225, %r20214;
	mov.u32 	%r20226, %r20214;
	mov.u32 	%r20227, %r20214;
	mov.u32 	%r20228, %r20214;
	mov.u32 	%r20229, %r20214;
	mov.u32 	%r20230, %r20214;
	mov.u32 	%r20231, %r20214;
	mov.u32 	%r20232, %r20214;
	mov.u32 	%r20233, %r20214;
	mov.u32 	%r20234, %r20214;
	mov.u32 	%r20235, %r20214;
	mov.u32 	%r20236, %r20214;
	mov.u32 	%r20237, %r20214;
	mov.u32 	%r20238, %r20214;
	mov.u32 	%r20263, %r20214;
	mov.u32 	%r20264, %r20214;
	mov.u32 	%r20267, %r20214;
	mov.u32 	%r20268, %r20214;
	mov.u32 	%r20269, %r20214;
	mov.u32 	%r20270, %r20214;
	bra.uni 	$L__BB1_155;

$L__BB1_158:
	setp.gt.s16 	%p171, %rs3, 3;
	@%p171 bra 	$L__BB1_163;
	bra.uni 	$L__BB1_159;

$L__BB1_163:
	setp.gt.s16 	%p172, %rs3, 5;
	@%p172 bra 	$L__BB1_167;

	setp.eq.s16 	%p175, %rs3, 4;
	@%p175 bra 	$L__BB1_229;

	setp.eq.s16 	%p176, %rs3, 5;
	@%p176 bra 	$L__BB1_166;
	bra.uni 	$L__BB1_232;

$L__BB1_166:
	// begin inline asm
	prmt.b32 %r20271, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	// begin inline asm
	prmt.b32 %r20292, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	// begin inline asm
	prmt.b32 %r20293, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20293;
	// begin inline asm
	prmt.b32 %r20294, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20294;
	// begin inline asm
	prmt.b32 %r20295, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20295;
	// begin inline asm
	prmt.b32 %r20296, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20296;
	mov.u32 	%r20298, 0;
	// begin inline asm
	prmt.b32 %r20297, %r3681, %r20298, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+16], {%r20298, %r20297};
	st.local.v4.u32 	[%rd2], {%r20298, %r20298, %r20298, %r20298};
	mov.u32 	%r20299, %r20298;
	mov.u32 	%r20300, %r20298;
	mov.u32 	%r20301, %r20298;
	mov.u32 	%r20302, %r20298;
	bra.uni 	$L__BB1_233;

$L__BB1_80:
	setp.gt.s16 	%p126, %rs3, 3;
	@%p126 bra 	$L__BB1_85;
	bra.uni 	$L__BB1_81;

$L__BB1_85:
	setp.gt.s16 	%p127, %rs3, 5;
	@%p127 bra 	$L__BB1_89;

	setp.eq.s16 	%p130, %rs3, 4;
	@%p130 bra 	$L__BB1_151;

	setp.eq.s16 	%p131, %rs3, 5;
	@%p131 bra 	$L__BB1_88;
	bra.uni 	$L__BB1_154;

$L__BB1_88:
	mov.u32 	%r20234, 0;
	// begin inline asm
	prmt.b32 %r20245, %r20234, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	// begin inline asm
	prmt.b32 %r20229, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20229;
	// begin inline asm
	prmt.b32 %r20230, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20230;
	// begin inline asm
	prmt.b32 %r20231, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20231;
	// begin inline asm
	prmt.b32 %r20232, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20232;
	// begin inline asm
	prmt.b32 %r20233, %r3681, %r20234, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+16], {%r20234, %r20233};
	st.local.v4.u32 	[%rd2], {%r20234, %r20234, %r20234, %r20234};
	mov.u32 	%r20235, %r20234;
	mov.u32 	%r20236, %r20234;
	mov.u32 	%r20237, %r20234;
	mov.u32 	%r20238, %r20234;
	mov.u32 	%r20243, %r20234;
	mov.u32 	%r20244, %r20234;
	mov.u32 	%r20247, %r20234;
	mov.u32 	%r20248, %r20234;
	mov.u32 	%r20249, %r20234;
	mov.u32 	%r20250, %r20234;
	mov.u32 	%r20251, %r20234;
	mov.u32 	%r20252, %r20234;
	mov.u32 	%r20253, %r20234;
	mov.u32 	%r20254, %r20234;
	mov.u32 	%r20255, %r20234;
	mov.u32 	%r20256, %r20234;
	mov.u32 	%r20257, %r20234;
	mov.u32 	%r20258, %r20234;
	mov.u32 	%r20259, %r20234;
	mov.u32 	%r20260, %r20234;
	mov.u32 	%r20261, %r20234;
	mov.u32 	%r20262, %r20234;
	mov.u32 	%r20263, %r20234;
	mov.u32 	%r20264, %r20234;
	mov.u32 	%r20265, %r20234;
	mov.u32 	%r20266, %r20234;
	mov.u32 	%r20267, %r20234;
	mov.u32 	%r20268, %r20234;
	mov.u32 	%r20269, %r20234;
	mov.u32 	%r20270, %r20234;
	bra.uni 	$L__BB1_155;

$L__BB1_194:
	setp.gt.s16 	%p149, %rs3, 21;
	@%p149 bra 	$L__BB1_198;

	setp.eq.s16 	%p152, %rs3, 20;
	@%p152 bra 	$L__BB1_221;

	setp.eq.s16 	%p153, %rs3, 21;
	@%p153 bra 	$L__BB1_197;
	bra.uni 	$L__BB1_232;

$L__BB1_197:
	// begin inline asm
	prmt.b32 %r20271, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	mov.u32 	%r20282, 0;
	// begin inline asm
	prmt.b32 %r20281, %r3681, %r20282, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+80], {%r20282, %r20281};
	st.local.v4.u32 	[%rd2+64], {%r20282, %r20282, %r20282, %r20282};
	st.local.v4.u32 	[%rd2+48], {%r20282, %r20282, %r20282, %r20282};
	st.local.v4.u32 	[%rd2+32], {%r20282, %r20282, %r20282, %r20282};
	st.local.v4.u32 	[%rd2+16], {%r20282, %r20282, %r20282, %r20282};
	st.local.v4.u32 	[%rd2], {%r20282, %r20282, %r20282, %r20282};
	mov.u32 	%r20283, %r20282;
	mov.u32 	%r20284, %r20282;
	mov.u32 	%r20285, %r20282;
	mov.u32 	%r20286, %r20282;
	mov.u32 	%r20287, %r20282;
	mov.u32 	%r20288, %r20282;
	mov.u32 	%r20289, %r20282;
	mov.u32 	%r20290, %r20282;
	mov.u32 	%r20291, %r20282;
	mov.u32 	%r20292, %r20282;
	mov.u32 	%r20293, %r20282;
	mov.u32 	%r20294, %r20282;
	mov.u32 	%r20295, %r20282;
	mov.u32 	%r20296, %r20282;
	mov.u32 	%r20297, %r20282;
	mov.u32 	%r20298, %r20282;
	mov.u32 	%r20299, %r20282;
	mov.u32 	%r20300, %r20282;
	mov.u32 	%r20301, %r20282;
	mov.u32 	%r20302, %r20282;
	bra.uni 	$L__BB1_233;

$L__BB1_116:
	setp.gt.s16 	%p104, %rs3, 21;
	@%p104 bra 	$L__BB1_120;

	setp.eq.s16 	%p107, %rs3, 20;
	@%p107 bra 	$L__BB1_143;

	setp.eq.s16 	%p108, %rs3, 21;
	@%p108 bra 	$L__BB1_119;
	bra.uni 	$L__BB1_154;

$L__BB1_119:
	mov.u32 	%r20218, 0;
	// begin inline asm
	prmt.b32 %r20261, %r20218, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3681, %r20218, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+80], {%r20218, %r20217};
	st.local.v4.u32 	[%rd2+64], {%r20218, %r20218, %r20218, %r20218};
	st.local.v4.u32 	[%rd2+48], {%r20218, %r20218, %r20218, %r20218};
	st.local.v4.u32 	[%rd2+32], {%r20218, %r20218, %r20218, %r20218};
	st.local.v4.u32 	[%rd2+16], {%r20218, %r20218, %r20218, %r20218};
	st.local.v4.u32 	[%rd2], {%r20218, %r20218, %r20218, %r20218};
	mov.u32 	%r20219, %r20218;
	mov.u32 	%r20220, %r20218;
	mov.u32 	%r20221, %r20218;
	mov.u32 	%r20222, %r20218;
	mov.u32 	%r20223, %r20218;
	mov.u32 	%r20224, %r20218;
	mov.u32 	%r20225, %r20218;
	mov.u32 	%r20226, %r20218;
	mov.u32 	%r20227, %r20218;
	mov.u32 	%r20228, %r20218;
	mov.u32 	%r20229, %r20218;
	mov.u32 	%r20230, %r20218;
	mov.u32 	%r20231, %r20218;
	mov.u32 	%r20232, %r20218;
	mov.u32 	%r20233, %r20218;
	mov.u32 	%r20234, %r20218;
	mov.u32 	%r20235, %r20218;
	mov.u32 	%r20236, %r20218;
	mov.u32 	%r20237, %r20218;
	mov.u32 	%r20238, %r20218;
	mov.u32 	%r20259, %r20218;
	mov.u32 	%r20260, %r20218;
	mov.u32 	%r20263, %r20218;
	mov.u32 	%r20264, %r20218;
	mov.u32 	%r20265, %r20218;
	mov.u32 	%r20266, %r20218;
	mov.u32 	%r20267, %r20218;
	mov.u32 	%r20268, %r20218;
	mov.u32 	%r20269, %r20218;
	mov.u32 	%r20270, %r20218;
	bra.uni 	$L__BB1_155;

$L__BB1_178:
	setp.gt.s16 	%p161, %rs3, 13;
	@%p161 bra 	$L__BB1_182;

	setp.eq.s16 	%p164, %rs3, 12;
	@%p164 bra 	$L__BB1_225;

	setp.eq.s16 	%p165, %rs3, 13;
	@%p165 bra 	$L__BB1_181;
	bra.uni 	$L__BB1_232;

$L__BB1_181:
	// begin inline asm
	prmt.b32 %r20271, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	mov.u32 	%r20290, 0;
	// begin inline asm
	prmt.b32 %r20289, %r3681, %r20290, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+48], {%r20290, %r20289};
	st.local.v4.u32 	[%rd2+32], {%r20290, %r20290, %r20290, %r20290};
	st.local.v4.u32 	[%rd2+16], {%r20290, %r20290, %r20290, %r20290};
	st.local.v4.u32 	[%rd2], {%r20290, %r20290, %r20290, %r20290};
	mov.u32 	%r20291, %r20290;
	mov.u32 	%r20292, %r20290;
	mov.u32 	%r20293, %r20290;
	mov.u32 	%r20294, %r20290;
	mov.u32 	%r20295, %r20290;
	mov.u32 	%r20296, %r20290;
	mov.u32 	%r20297, %r20290;
	mov.u32 	%r20298, %r20290;
	mov.u32 	%r20299, %r20290;
	mov.u32 	%r20300, %r20290;
	mov.u32 	%r20301, %r20290;
	mov.u32 	%r20302, %r20290;
	bra.uni 	$L__BB1_233;

$L__BB1_100:
	setp.gt.s16 	%p116, %rs3, 13;
	@%p116 bra 	$L__BB1_104;

	setp.eq.s16 	%p119, %rs3, 12;
	@%p119 bra 	$L__BB1_147;

	setp.eq.s16 	%p120, %rs3, 13;
	@%p120 bra 	$L__BB1_103;
	bra.uni 	$L__BB1_154;

$L__BB1_103:
	mov.u32 	%r20226, 0;
	// begin inline asm
	prmt.b32 %r20253, %r20226, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3681, %r20226, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+48], {%r20226, %r20225};
	st.local.v4.u32 	[%rd2+32], {%r20226, %r20226, %r20226, %r20226};
	st.local.v4.u32 	[%rd2+16], {%r20226, %r20226, %r20226, %r20226};
	st.local.v4.u32 	[%rd2], {%r20226, %r20226, %r20226, %r20226};
	mov.u32 	%r20227, %r20226;
	mov.u32 	%r20228, %r20226;
	mov.u32 	%r20229, %r20226;
	mov.u32 	%r20230, %r20226;
	mov.u32 	%r20231, %r20226;
	mov.u32 	%r20232, %r20226;
	mov.u32 	%r20233, %r20226;
	mov.u32 	%r20234, %r20226;
	mov.u32 	%r20235, %r20226;
	mov.u32 	%r20236, %r20226;
	mov.u32 	%r20237, %r20226;
	mov.u32 	%r20238, %r20226;
	mov.u32 	%r20251, %r20226;
	mov.u32 	%r20252, %r20226;
	mov.u32 	%r20255, %r20226;
	mov.u32 	%r20256, %r20226;
	mov.u32 	%r20257, %r20226;
	mov.u32 	%r20258, %r20226;
	mov.u32 	%r20259, %r20226;
	mov.u32 	%r20260, %r20226;
	mov.u32 	%r20261, %r20226;
	mov.u32 	%r20262, %r20226;
	mov.u32 	%r20263, %r20226;
	mov.u32 	%r20264, %r20226;
	mov.u32 	%r20265, %r20226;
	mov.u32 	%r20266, %r20226;
	mov.u32 	%r20267, %r20226;
	mov.u32 	%r20268, %r20226;
	mov.u32 	%r20269, %r20226;
	mov.u32 	%r20270, %r20226;
	bra.uni 	$L__BB1_155;

$L__BB1_209:
	setp.gt.s16 	%p138, %rs3, 29;
	@%p138 bra 	$L__BB1_213;

	setp.eq.s16 	%p141, %rs3, 28;
	@%p141 bra 	$L__BB1_217;

	setp.eq.s16 	%p142, %rs3, 29;
	@%p142 bra 	$L__BB1_212;
	bra.uni 	$L__BB1_232;

$L__BB1_212:
	// begin inline asm
	prmt.b32 %r20271, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	mov.u32 	%r20274, 0;
	// begin inline asm
	prmt.b32 %r20273, %r3681, %r20274, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+112], {%r20274, %r20273};
	st.local.v4.u32 	[%rd2+96], {%r20274, %r20274, %r20274, %r20274};
	st.local.v4.u32 	[%rd2+80], {%r20274, %r20274, %r20274, %r20274};
	st.local.v4.u32 	[%rd2+64], {%r20274, %r20274, %r20274, %r20274};
	st.local.v4.u32 	[%rd2+48], {%r20274, %r20274, %r20274, %r20274};
	st.local.v4.u32 	[%rd2+32], {%r20274, %r20274, %r20274, %r20274};
	st.local.v4.u32 	[%rd2+16], {%r20274, %r20274, %r20274, %r20274};
	st.local.v4.u32 	[%rd2], {%r20274, %r20274, %r20274, %r20274};
	mov.u32 	%r20275, %r20274;
	mov.u32 	%r20276, %r20274;
	mov.u32 	%r20277, %r20274;
	mov.u32 	%r20278, %r20274;
	mov.u32 	%r20279, %r20274;
	mov.u32 	%r20280, %r20274;
	mov.u32 	%r20281, %r20274;
	mov.u32 	%r20282, %r20274;
	mov.u32 	%r20283, %r20274;
	mov.u32 	%r20284, %r20274;
	mov.u32 	%r20285, %r20274;
	mov.u32 	%r20286, %r20274;
	mov.u32 	%r20287, %r20274;
	mov.u32 	%r20288, %r20274;
	mov.u32 	%r20289, %r20274;
	mov.u32 	%r20290, %r20274;
	mov.u32 	%r20291, %r20274;
	mov.u32 	%r20292, %r20274;
	mov.u32 	%r20293, %r20274;
	mov.u32 	%r20294, %r20274;
	mov.u32 	%r20295, %r20274;
	mov.u32 	%r20296, %r20274;
	mov.u32 	%r20297, %r20274;
	mov.u32 	%r20298, %r20274;
	mov.u32 	%r20299, %r20274;
	mov.u32 	%r20300, %r20274;
	mov.u32 	%r20301, %r20274;
	mov.u32 	%r20302, %r20274;
	bra.uni 	$L__BB1_233;

$L__BB1_131:
	setp.gt.s16 	%p93, %rs3, 29;
	@%p93 bra 	$L__BB1_135;

	setp.eq.s16 	%p96, %rs3, 28;
	@%p96 bra 	$L__BB1_139;

	setp.eq.s16 	%p97, %rs3, 29;
	@%p97 bra 	$L__BB1_134;
	bra.uni 	$L__BB1_154;

$L__BB1_134:
	mov.u32 	%r20210, 0;
	// begin inline asm
	prmt.b32 %r20269, %r20210, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20270, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20263, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20264, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20265, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20266, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20259, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20260, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20261, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3701, %r3699, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3699, %r3697, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3697, %r3695, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3695, %r3693, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3693, %r3691, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3691, %r3689, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3689, %r3687, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3687, %r3685, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3681, %r20210, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2+112], {%r20210, %r20209};
	st.local.v4.u32 	[%rd2+96], {%r20210, %r20210, %r20210, %r20210};
	st.local.v4.u32 	[%rd2+80], {%r20210, %r20210, %r20210, %r20210};
	st.local.v4.u32 	[%rd2+64], {%r20210, %r20210, %r20210, %r20210};
	st.local.v4.u32 	[%rd2+48], {%r20210, %r20210, %r20210, %r20210};
	st.local.v4.u32 	[%rd2+32], {%r20210, %r20210, %r20210, %r20210};
	st.local.v4.u32 	[%rd2+16], {%r20210, %r20210, %r20210, %r20210};
	st.local.v4.u32 	[%rd2], {%r20210, %r20210, %r20210, %r20210};
	mov.u32 	%r20211, %r20210;
	mov.u32 	%r20212, %r20210;
	mov.u32 	%r20213, %r20210;
	mov.u32 	%r20214, %r20210;
	mov.u32 	%r20215, %r20210;
	mov.u32 	%r20216, %r20210;
	mov.u32 	%r20217, %r20210;
	mov.u32 	%r20218, %r20210;
	mov.u32 	%r20219, %r20210;
	mov.u32 	%r20220, %r20210;
	mov.u32 	%r20221, %r20210;
	mov.u32 	%r20222, %r20210;
	mov.u32 	%r20223, %r20210;
	mov.u32 	%r20224, %r20210;
	mov.u32 	%r20225, %r20210;
	mov.u32 	%r20226, %r20210;
	mov.u32 	%r20227, %r20210;
	mov.u32 	%r20228, %r20210;
	mov.u32 	%r20229, %r20210;
	mov.u32 	%r20230, %r20210;
	mov.u32 	%r20231, %r20210;
	mov.u32 	%r20232, %r20210;
	mov.u32 	%r20233, %r20210;
	mov.u32 	%r20234, %r20210;
	mov.u32 	%r20235, %r20210;
	mov.u32 	%r20236, %r20210;
	mov.u32 	%r20237, %r20210;
	mov.u32 	%r20238, %r20210;
	mov.u32 	%r20267, %r20210;
	mov.u32 	%r20268, %r20210;
	bra.uni 	$L__BB1_155;

$L__BB1_159:
	setp.eq.s16 	%p177, %rs3, 1;
	@%p177 bra 	$L__BB1_231;

	setp.eq.s16 	%p178, %rs3, 2;
	@%p178 bra 	$L__BB1_230;

	setp.eq.s16 	%p179, %rs3, 3;
	@%p179 bra 	$L__BB1_162;
	bra.uni 	$L__BB1_232;

$L__BB1_162:
	// begin inline asm
	prmt.b32 %r20271, %r3737, %r3735, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3735, %r3733, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	// begin inline asm
	prmt.b32 %r20292, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	// begin inline asm
	prmt.b32 %r20293, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20293;
	// begin inline asm
	prmt.b32 %r20294, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20294;
	// begin inline asm
	prmt.b32 %r20295, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20295;
	// begin inline asm
	prmt.b32 %r20296, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20296;
	// begin inline asm
	prmt.b32 %r20297, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+20], %r20297;
	// begin inline asm
	prmt.b32 %r20298, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+16], %r20298;
	mov.u32 	%r20300, 0;
	// begin inline asm
	prmt.b32 %r20299, %r3681, %r20300, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2], {%r20300, %r20300, %r20300, %r20299};
	mov.u32 	%r20301, %r20300;
	mov.u32 	%r20302, %r20300;
	bra.uni 	$L__BB1_233;

$L__BB1_81:
	setp.eq.s16 	%p132, %rs3, 1;
	@%p132 bra 	$L__BB1_153;

	setp.eq.s16 	%p133, %rs3, 2;
	@%p133 bra 	$L__BB1_152;

	setp.eq.s16 	%p134, %rs3, 3;
	@%p134 bra 	$L__BB1_84;
	bra.uni 	$L__BB1_154;

$L__BB1_84:
	mov.u32 	%r20236, 0;
	// begin inline asm
	prmt.b32 %r20239, %r20236, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3737, %r3735, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3735, %r3733, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	// begin inline asm
	prmt.b32 %r20229, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20229;
	// begin inline asm
	prmt.b32 %r20230, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20230;
	// begin inline asm
	prmt.b32 %r20231, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20231;
	// begin inline asm
	prmt.b32 %r20232, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20232;
	// begin inline asm
	prmt.b32 %r20233, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+20], %r20233;
	// begin inline asm
	prmt.b32 %r20234, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+16], %r20234;
	// begin inline asm
	prmt.b32 %r20235, %r3681, %r20236, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2], {%r20236, %r20236, %r20236, %r20235};
	mov.u32 	%r20237, %r20236;
	mov.u32 	%r20238, %r20236;
	mov.u32 	%r20243, %r20236;
	mov.u32 	%r20244, %r20236;
	mov.u32 	%r20245, %r20236;
	mov.u32 	%r20246, %r20236;
	mov.u32 	%r20247, %r20236;
	mov.u32 	%r20248, %r20236;
	mov.u32 	%r20249, %r20236;
	mov.u32 	%r20250, %r20236;
	mov.u32 	%r20251, %r20236;
	mov.u32 	%r20252, %r20236;
	mov.u32 	%r20253, %r20236;
	mov.u32 	%r20254, %r20236;
	mov.u32 	%r20255, %r20236;
	mov.u32 	%r20256, %r20236;
	mov.u32 	%r20257, %r20236;
	mov.u32 	%r20258, %r20236;
	mov.u32 	%r20259, %r20236;
	mov.u32 	%r20260, %r20236;
	mov.u32 	%r20261, %r20236;
	mov.u32 	%r20262, %r20236;
	mov.u32 	%r20263, %r20236;
	mov.u32 	%r20264, %r20236;
	mov.u32 	%r20265, %r20236;
	mov.u32 	%r20266, %r20236;
	mov.u32 	%r20267, %r20236;
	mov.u32 	%r20268, %r20236;
	mov.u32 	%r20269, %r20236;
	mov.u32 	%r20270, %r20236;
	bra.uni 	$L__BB1_155;

$L__BB1_191:
	setp.eq.s16 	%p155, %rs3, 18;
	@%p155 bra 	$L__BB1_222;

	setp.eq.s16 	%p156, %rs3, 19;
	@%p156 bra 	$L__BB1_193;
	bra.uni 	$L__BB1_232;

$L__BB1_193:
	// begin inline asm
	prmt.b32 %r20271, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	mov.u32 	%r20284, 0;
	// begin inline asm
	prmt.b32 %r20283, %r3681, %r20284, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+64], {%r20284, %r20284, %r20284, %r20283};
	st.local.v4.u32 	[%rd2+48], {%r20284, %r20284, %r20284, %r20284};
	st.local.v4.u32 	[%rd2+32], {%r20284, %r20284, %r20284, %r20284};
	st.local.v4.u32 	[%rd2+16], {%r20284, %r20284, %r20284, %r20284};
	st.local.v4.u32 	[%rd2], {%r20284, %r20284, %r20284, %r20284};
	mov.u32 	%r20285, %r20284;
	mov.u32 	%r20286, %r20284;
	mov.u32 	%r20287, %r20284;
	mov.u32 	%r20288, %r20284;
	mov.u32 	%r20289, %r20284;
	mov.u32 	%r20290, %r20284;
	mov.u32 	%r20291, %r20284;
	mov.u32 	%r20292, %r20284;
	mov.u32 	%r20293, %r20284;
	mov.u32 	%r20294, %r20284;
	mov.u32 	%r20295, %r20284;
	mov.u32 	%r20296, %r20284;
	mov.u32 	%r20297, %r20284;
	mov.u32 	%r20298, %r20284;
	mov.u32 	%r20299, %r20284;
	mov.u32 	%r20300, %r20284;
	mov.u32 	%r20301, %r20284;
	mov.u32 	%r20302, %r20284;
	bra.uni 	$L__BB1_233;

$L__BB1_113:
	setp.eq.s16 	%p110, %rs3, 18;
	@%p110 bra 	$L__BB1_144;

	setp.eq.s16 	%p111, %rs3, 19;
	@%p111 bra 	$L__BB1_115;
	bra.uni 	$L__BB1_154;

$L__BB1_115:
	mov.u32 	%r20220, 0;
	// begin inline asm
	prmt.b32 %r20255, %r20220, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3681, %r20220, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+64], {%r20220, %r20220, %r20220, %r20219};
	st.local.v4.u32 	[%rd2+48], {%r20220, %r20220, %r20220, %r20220};
	st.local.v4.u32 	[%rd2+32], {%r20220, %r20220, %r20220, %r20220};
	st.local.v4.u32 	[%rd2+16], {%r20220, %r20220, %r20220, %r20220};
	st.local.v4.u32 	[%rd2], {%r20220, %r20220, %r20220, %r20220};
	mov.u32 	%r20221, %r20220;
	mov.u32 	%r20222, %r20220;
	mov.u32 	%r20223, %r20220;
	mov.u32 	%r20224, %r20220;
	mov.u32 	%r20225, %r20220;
	mov.u32 	%r20226, %r20220;
	mov.u32 	%r20227, %r20220;
	mov.u32 	%r20228, %r20220;
	mov.u32 	%r20229, %r20220;
	mov.u32 	%r20230, %r20220;
	mov.u32 	%r20231, %r20220;
	mov.u32 	%r20232, %r20220;
	mov.u32 	%r20233, %r20220;
	mov.u32 	%r20234, %r20220;
	mov.u32 	%r20235, %r20220;
	mov.u32 	%r20236, %r20220;
	mov.u32 	%r20237, %r20220;
	mov.u32 	%r20238, %r20220;
	mov.u32 	%r20259, %r20220;
	mov.u32 	%r20260, %r20220;
	mov.u32 	%r20261, %r20220;
	mov.u32 	%r20262, %r20220;
	mov.u32 	%r20263, %r20220;
	mov.u32 	%r20264, %r20220;
	mov.u32 	%r20265, %r20220;
	mov.u32 	%r20266, %r20220;
	mov.u32 	%r20267, %r20220;
	mov.u32 	%r20268, %r20220;
	mov.u32 	%r20269, %r20220;
	mov.u32 	%r20270, %r20220;
	bra.uni 	$L__BB1_155;

$L__BB1_175:
	setp.eq.s16 	%p167, %rs3, 10;
	@%p167 bra 	$L__BB1_226;

	setp.eq.s16 	%p168, %rs3, 11;
	@%p168 bra 	$L__BB1_177;
	bra.uni 	$L__BB1_232;

$L__BB1_177:
	// begin inline asm
	prmt.b32 %r20271, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	mov.u32 	%r20292, 0;
	// begin inline asm
	prmt.b32 %r20291, %r3681, %r20292, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+32], {%r20292, %r20292, %r20292, %r20291};
	st.local.v4.u32 	[%rd2+16], {%r20292, %r20292, %r20292, %r20292};
	st.local.v4.u32 	[%rd2], {%r20292, %r20292, %r20292, %r20292};
	mov.u32 	%r20293, %r20292;
	mov.u32 	%r20294, %r20292;
	mov.u32 	%r20295, %r20292;
	mov.u32 	%r20296, %r20292;
	mov.u32 	%r20297, %r20292;
	mov.u32 	%r20298, %r20292;
	mov.u32 	%r20299, %r20292;
	mov.u32 	%r20300, %r20292;
	mov.u32 	%r20301, %r20292;
	mov.u32 	%r20302, %r20292;
	bra.uni 	$L__BB1_233;

$L__BB1_97:
	setp.eq.s16 	%p122, %rs3, 10;
	@%p122 bra 	$L__BB1_148;

	setp.eq.s16 	%p123, %rs3, 11;
	@%p123 bra 	$L__BB1_99;
	bra.uni 	$L__BB1_154;

$L__BB1_99:
	mov.u32 	%r20228, 0;
	// begin inline asm
	prmt.b32 %r20247, %r20228, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3681, %r20228, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+32], {%r20228, %r20228, %r20228, %r20227};
	st.local.v4.u32 	[%rd2+16], {%r20228, %r20228, %r20228, %r20228};
	st.local.v4.u32 	[%rd2], {%r20228, %r20228, %r20228, %r20228};
	mov.u32 	%r20229, %r20228;
	mov.u32 	%r20230, %r20228;
	mov.u32 	%r20231, %r20228;
	mov.u32 	%r20232, %r20228;
	mov.u32 	%r20233, %r20228;
	mov.u32 	%r20234, %r20228;
	mov.u32 	%r20235, %r20228;
	mov.u32 	%r20236, %r20228;
	mov.u32 	%r20237, %r20228;
	mov.u32 	%r20238, %r20228;
	mov.u32 	%r20251, %r20228;
	mov.u32 	%r20252, %r20228;
	mov.u32 	%r20253, %r20228;
	mov.u32 	%r20254, %r20228;
	mov.u32 	%r20255, %r20228;
	mov.u32 	%r20256, %r20228;
	mov.u32 	%r20257, %r20228;
	mov.u32 	%r20258, %r20228;
	mov.u32 	%r20259, %r20228;
	mov.u32 	%r20260, %r20228;
	mov.u32 	%r20261, %r20228;
	mov.u32 	%r20262, %r20228;
	mov.u32 	%r20263, %r20228;
	mov.u32 	%r20264, %r20228;
	mov.u32 	%r20265, %r20228;
	mov.u32 	%r20266, %r20228;
	mov.u32 	%r20267, %r20228;
	mov.u32 	%r20268, %r20228;
	mov.u32 	%r20269, %r20228;
	mov.u32 	%r20270, %r20228;
	bra.uni 	$L__BB1_155;

$L__BB1_206:
	setp.eq.s16 	%p144, %rs3, 26;
	@%p144 bra 	$L__BB1_218;

	setp.eq.s16 	%p145, %rs3, 27;
	@%p145 bra 	$L__BB1_208;
	bra.uni 	$L__BB1_232;

$L__BB1_208:
	// begin inline asm
	prmt.b32 %r20271, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	mov.u32 	%r20276, 0;
	// begin inline asm
	prmt.b32 %r20275, %r3681, %r20276, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+96], {%r20276, %r20276, %r20276, %r20275};
	st.local.v4.u32 	[%rd2+80], {%r20276, %r20276, %r20276, %r20276};
	st.local.v4.u32 	[%rd2+64], {%r20276, %r20276, %r20276, %r20276};
	st.local.v4.u32 	[%rd2+48], {%r20276, %r20276, %r20276, %r20276};
	st.local.v4.u32 	[%rd2+32], {%r20276, %r20276, %r20276, %r20276};
	st.local.v4.u32 	[%rd2+16], {%r20276, %r20276, %r20276, %r20276};
	st.local.v4.u32 	[%rd2], {%r20276, %r20276, %r20276, %r20276};
	mov.u32 	%r20277, %r20276;
	mov.u32 	%r20278, %r20276;
	mov.u32 	%r20279, %r20276;
	mov.u32 	%r20280, %r20276;
	mov.u32 	%r20281, %r20276;
	mov.u32 	%r20282, %r20276;
	mov.u32 	%r20283, %r20276;
	mov.u32 	%r20284, %r20276;
	mov.u32 	%r20285, %r20276;
	mov.u32 	%r20286, %r20276;
	mov.u32 	%r20287, %r20276;
	mov.u32 	%r20288, %r20276;
	mov.u32 	%r20289, %r20276;
	mov.u32 	%r20290, %r20276;
	mov.u32 	%r20291, %r20276;
	mov.u32 	%r20292, %r20276;
	mov.u32 	%r20293, %r20276;
	mov.u32 	%r20294, %r20276;
	mov.u32 	%r20295, %r20276;
	mov.u32 	%r20296, %r20276;
	mov.u32 	%r20297, %r20276;
	mov.u32 	%r20298, %r20276;
	mov.u32 	%r20299, %r20276;
	mov.u32 	%r20300, %r20276;
	mov.u32 	%r20301, %r20276;
	mov.u32 	%r20302, %r20276;
	bra.uni 	$L__BB1_233;

$L__BB1_128:
	setp.eq.s16 	%p99, %rs3, 26;
	@%p99 bra 	$L__BB1_140;

	setp.eq.s16 	%p100, %rs3, 27;
	@%p100 bra 	$L__BB1_130;
	bra.uni 	$L__BB1_154;

$L__BB1_130:
	mov.u32 	%r20212, 0;
	// begin inline asm
	prmt.b32 %r20263, %r20212, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20264, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20265, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20266, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20259, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20260, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20261, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3701, %r3699, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3699, %r3697, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3697, %r3695, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3695, %r3693, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3693, %r3691, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3691, %r3689, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3681, %r20212, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+96], {%r20212, %r20212, %r20212, %r20211};
	st.local.v4.u32 	[%rd2+80], {%r20212, %r20212, %r20212, %r20212};
	st.local.v4.u32 	[%rd2+64], {%r20212, %r20212, %r20212, %r20212};
	st.local.v4.u32 	[%rd2+48], {%r20212, %r20212, %r20212, %r20212};
	st.local.v4.u32 	[%rd2+32], {%r20212, %r20212, %r20212, %r20212};
	st.local.v4.u32 	[%rd2+16], {%r20212, %r20212, %r20212, %r20212};
	st.local.v4.u32 	[%rd2], {%r20212, %r20212, %r20212, %r20212};
	mov.u32 	%r20213, %r20212;
	mov.u32 	%r20214, %r20212;
	mov.u32 	%r20215, %r20212;
	mov.u32 	%r20216, %r20212;
	mov.u32 	%r20217, %r20212;
	mov.u32 	%r20218, %r20212;
	mov.u32 	%r20219, %r20212;
	mov.u32 	%r20220, %r20212;
	mov.u32 	%r20221, %r20212;
	mov.u32 	%r20222, %r20212;
	mov.u32 	%r20223, %r20212;
	mov.u32 	%r20224, %r20212;
	mov.u32 	%r20225, %r20212;
	mov.u32 	%r20226, %r20212;
	mov.u32 	%r20227, %r20212;
	mov.u32 	%r20228, %r20212;
	mov.u32 	%r20229, %r20212;
	mov.u32 	%r20230, %r20212;
	mov.u32 	%r20231, %r20212;
	mov.u32 	%r20232, %r20212;
	mov.u32 	%r20233, %r20212;
	mov.u32 	%r20234, %r20212;
	mov.u32 	%r20235, %r20212;
	mov.u32 	%r20236, %r20212;
	mov.u32 	%r20237, %r20212;
	mov.u32 	%r20238, %r20212;
	mov.u32 	%r20267, %r20212;
	mov.u32 	%r20268, %r20212;
	mov.u32 	%r20269, %r20212;
	mov.u32 	%r20270, %r20212;
	bra.uni 	$L__BB1_155;

$L__BB1_167:
	setp.eq.s16 	%p173, %rs3, 6;
	@%p173 bra 	$L__BB1_228;

	setp.eq.s16 	%p174, %rs3, 7;
	@%p174 bra 	$L__BB1_169;
	bra.uni 	$L__BB1_232;

$L__BB1_169:
	// begin inline asm
	prmt.b32 %r20271, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	// begin inline asm
	prmt.b32 %r20292, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	// begin inline asm
	prmt.b32 %r20293, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20293;
	// begin inline asm
	prmt.b32 %r20294, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20294;
	mov.u32 	%r20296, 0;
	// begin inline asm
	prmt.b32 %r20295, %r3681, %r20296, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+16], {%r20296, %r20296, %r20296, %r20295};
	st.local.v4.u32 	[%rd2], {%r20296, %r20296, %r20296, %r20296};
	mov.u32 	%r20297, %r20296;
	mov.u32 	%r20298, %r20296;
	mov.u32 	%r20299, %r20296;
	mov.u32 	%r20300, %r20296;
	mov.u32 	%r20301, %r20296;
	mov.u32 	%r20302, %r20296;
	bra.uni 	$L__BB1_233;

$L__BB1_89:
	setp.eq.s16 	%p128, %rs3, 6;
	@%p128 bra 	$L__BB1_150;

	setp.eq.s16 	%p129, %rs3, 7;
	@%p129 bra 	$L__BB1_91;
	bra.uni 	$L__BB1_154;

$L__BB1_91:
	mov.u32 	%r20232, 0;
	// begin inline asm
	prmt.b32 %r20243, %r20232, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	// begin inline asm
	prmt.b32 %r20229, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20229;
	// begin inline asm
	prmt.b32 %r20230, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20230;
	// begin inline asm
	prmt.b32 %r20231, %r3681, %r20232, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+16], {%r20232, %r20232, %r20232, %r20231};
	st.local.v4.u32 	[%rd2], {%r20232, %r20232, %r20232, %r20232};
	mov.u32 	%r20233, %r20232;
	mov.u32 	%r20234, %r20232;
	mov.u32 	%r20235, %r20232;
	mov.u32 	%r20236, %r20232;
	mov.u32 	%r20237, %r20232;
	mov.u32 	%r20238, %r20232;
	mov.u32 	%r20247, %r20232;
	mov.u32 	%r20248, %r20232;
	mov.u32 	%r20249, %r20232;
	mov.u32 	%r20250, %r20232;
	mov.u32 	%r20251, %r20232;
	mov.u32 	%r20252, %r20232;
	mov.u32 	%r20253, %r20232;
	mov.u32 	%r20254, %r20232;
	mov.u32 	%r20255, %r20232;
	mov.u32 	%r20256, %r20232;
	mov.u32 	%r20257, %r20232;
	mov.u32 	%r20258, %r20232;
	mov.u32 	%r20259, %r20232;
	mov.u32 	%r20260, %r20232;
	mov.u32 	%r20261, %r20232;
	mov.u32 	%r20262, %r20232;
	mov.u32 	%r20263, %r20232;
	mov.u32 	%r20264, %r20232;
	mov.u32 	%r20265, %r20232;
	mov.u32 	%r20266, %r20232;
	mov.u32 	%r20267, %r20232;
	mov.u32 	%r20268, %r20232;
	mov.u32 	%r20269, %r20232;
	mov.u32 	%r20270, %r20232;
	bra.uni 	$L__BB1_155;

$L__BB1_198:
	setp.eq.s16 	%p150, %rs3, 22;
	@%p150 bra 	$L__BB1_220;

	setp.eq.s16 	%p151, %rs3, 23;
	@%p151 bra 	$L__BB1_200;
	bra.uni 	$L__BB1_232;

$L__BB1_200:
	// begin inline asm
	prmt.b32 %r20271, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	mov.u32 	%r20280, 0;
	// begin inline asm
	prmt.b32 %r20279, %r3681, %r20280, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+80], {%r20280, %r20280, %r20280, %r20279};
	st.local.v4.u32 	[%rd2+64], {%r20280, %r20280, %r20280, %r20280};
	st.local.v4.u32 	[%rd2+48], {%r20280, %r20280, %r20280, %r20280};
	st.local.v4.u32 	[%rd2+32], {%r20280, %r20280, %r20280, %r20280};
	st.local.v4.u32 	[%rd2+16], {%r20280, %r20280, %r20280, %r20280};
	st.local.v4.u32 	[%rd2], {%r20280, %r20280, %r20280, %r20280};
	mov.u32 	%r20281, %r20280;
	mov.u32 	%r20282, %r20280;
	mov.u32 	%r20283, %r20280;
	mov.u32 	%r20284, %r20280;
	mov.u32 	%r20285, %r20280;
	mov.u32 	%r20286, %r20280;
	mov.u32 	%r20287, %r20280;
	mov.u32 	%r20288, %r20280;
	mov.u32 	%r20289, %r20280;
	mov.u32 	%r20290, %r20280;
	mov.u32 	%r20291, %r20280;
	mov.u32 	%r20292, %r20280;
	mov.u32 	%r20293, %r20280;
	mov.u32 	%r20294, %r20280;
	mov.u32 	%r20295, %r20280;
	mov.u32 	%r20296, %r20280;
	mov.u32 	%r20297, %r20280;
	mov.u32 	%r20298, %r20280;
	mov.u32 	%r20299, %r20280;
	mov.u32 	%r20300, %r20280;
	mov.u32 	%r20301, %r20280;
	mov.u32 	%r20302, %r20280;
	bra.uni 	$L__BB1_233;

$L__BB1_120:
	setp.eq.s16 	%p105, %rs3, 22;
	@%p105 bra 	$L__BB1_142;

	setp.eq.s16 	%p106, %rs3, 23;
	@%p106 bra 	$L__BB1_122;
	bra.uni 	$L__BB1_154;

$L__BB1_122:
	mov.u32 	%r20216, 0;
	// begin inline asm
	prmt.b32 %r20259, %r20216, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20260, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20261, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3701, %r3699, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3699, %r3697, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3681, %r20216, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+80], {%r20216, %r20216, %r20216, %r20215};
	st.local.v4.u32 	[%rd2+64], {%r20216, %r20216, %r20216, %r20216};
	st.local.v4.u32 	[%rd2+48], {%r20216, %r20216, %r20216, %r20216};
	st.local.v4.u32 	[%rd2+32], {%r20216, %r20216, %r20216, %r20216};
	st.local.v4.u32 	[%rd2+16], {%r20216, %r20216, %r20216, %r20216};
	st.local.v4.u32 	[%rd2], {%r20216, %r20216, %r20216, %r20216};
	mov.u32 	%r20217, %r20216;
	mov.u32 	%r20218, %r20216;
	mov.u32 	%r20219, %r20216;
	mov.u32 	%r20220, %r20216;
	mov.u32 	%r20221, %r20216;
	mov.u32 	%r20222, %r20216;
	mov.u32 	%r20223, %r20216;
	mov.u32 	%r20224, %r20216;
	mov.u32 	%r20225, %r20216;
	mov.u32 	%r20226, %r20216;
	mov.u32 	%r20227, %r20216;
	mov.u32 	%r20228, %r20216;
	mov.u32 	%r20229, %r20216;
	mov.u32 	%r20230, %r20216;
	mov.u32 	%r20231, %r20216;
	mov.u32 	%r20232, %r20216;
	mov.u32 	%r20233, %r20216;
	mov.u32 	%r20234, %r20216;
	mov.u32 	%r20235, %r20216;
	mov.u32 	%r20236, %r20216;
	mov.u32 	%r20237, %r20216;
	mov.u32 	%r20238, %r20216;
	mov.u32 	%r20263, %r20216;
	mov.u32 	%r20264, %r20216;
	mov.u32 	%r20265, %r20216;
	mov.u32 	%r20266, %r20216;
	mov.u32 	%r20267, %r20216;
	mov.u32 	%r20268, %r20216;
	mov.u32 	%r20269, %r20216;
	mov.u32 	%r20270, %r20216;
	bra.uni 	$L__BB1_155;

$L__BB1_182:
	setp.eq.s16 	%p162, %rs3, 14;
	@%p162 bra 	$L__BB1_224;

	setp.eq.s16 	%p163, %rs3, 15;
	@%p163 bra 	$L__BB1_184;
	bra.uni 	$L__BB1_232;

$L__BB1_184:
	// begin inline asm
	prmt.b32 %r20271, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	mov.u32 	%r20288, 0;
	// begin inline asm
	prmt.b32 %r20287, %r3681, %r20288, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+48], {%r20288, %r20288, %r20288, %r20287};
	st.local.v4.u32 	[%rd2+32], {%r20288, %r20288, %r20288, %r20288};
	st.local.v4.u32 	[%rd2+16], {%r20288, %r20288, %r20288, %r20288};
	st.local.v4.u32 	[%rd2], {%r20288, %r20288, %r20288, %r20288};
	mov.u32 	%r20289, %r20288;
	mov.u32 	%r20290, %r20288;
	mov.u32 	%r20291, %r20288;
	mov.u32 	%r20292, %r20288;
	mov.u32 	%r20293, %r20288;
	mov.u32 	%r20294, %r20288;
	mov.u32 	%r20295, %r20288;
	mov.u32 	%r20296, %r20288;
	mov.u32 	%r20297, %r20288;
	mov.u32 	%r20298, %r20288;
	mov.u32 	%r20299, %r20288;
	mov.u32 	%r20300, %r20288;
	mov.u32 	%r20301, %r20288;
	mov.u32 	%r20302, %r20288;
	bra.uni 	$L__BB1_233;

$L__BB1_104:
	setp.eq.s16 	%p117, %rs3, 14;
	@%p117 bra 	$L__BB1_146;

	setp.eq.s16 	%p118, %rs3, 15;
	@%p118 bra 	$L__BB1_106;
	bra.uni 	$L__BB1_154;

$L__BB1_106:
	mov.u32 	%r20224, 0;
	// begin inline asm
	prmt.b32 %r20251, %r20224, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3681, %r20224, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+48], {%r20224, %r20224, %r20224, %r20223};
	st.local.v4.u32 	[%rd2+32], {%r20224, %r20224, %r20224, %r20224};
	st.local.v4.u32 	[%rd2+16], {%r20224, %r20224, %r20224, %r20224};
	st.local.v4.u32 	[%rd2], {%r20224, %r20224, %r20224, %r20224};
	mov.u32 	%r20225, %r20224;
	mov.u32 	%r20226, %r20224;
	mov.u32 	%r20227, %r20224;
	mov.u32 	%r20228, %r20224;
	mov.u32 	%r20229, %r20224;
	mov.u32 	%r20230, %r20224;
	mov.u32 	%r20231, %r20224;
	mov.u32 	%r20232, %r20224;
	mov.u32 	%r20233, %r20224;
	mov.u32 	%r20234, %r20224;
	mov.u32 	%r20235, %r20224;
	mov.u32 	%r20236, %r20224;
	mov.u32 	%r20237, %r20224;
	mov.u32 	%r20238, %r20224;
	mov.u32 	%r20255, %r20224;
	mov.u32 	%r20256, %r20224;
	mov.u32 	%r20257, %r20224;
	mov.u32 	%r20258, %r20224;
	mov.u32 	%r20259, %r20224;
	mov.u32 	%r20260, %r20224;
	mov.u32 	%r20261, %r20224;
	mov.u32 	%r20262, %r20224;
	mov.u32 	%r20263, %r20224;
	mov.u32 	%r20264, %r20224;
	mov.u32 	%r20265, %r20224;
	mov.u32 	%r20266, %r20224;
	mov.u32 	%r20267, %r20224;
	mov.u32 	%r20268, %r20224;
	mov.u32 	%r20269, %r20224;
	mov.u32 	%r20270, %r20224;
	bra.uni 	$L__BB1_155;

$L__BB1_213:
	setp.eq.s16 	%p139, %rs3, 30;
	@%p139 bra 	$L__BB1_216;

	setp.ne.s16 	%p140, %rs3, 31;
	@%p140 bra 	$L__BB1_232;

	mov.u32 	%r20272, 0;
	// begin inline asm
	prmt.b32 %r20271, %r3681, %r20272, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+112], {%r20272, %r20272, %r20272, %r20271};
	st.local.v4.u32 	[%rd2+96], {%r20272, %r20272, %r20272, %r20272};
	st.local.v4.u32 	[%rd2+80], {%r20272, %r20272, %r20272, %r20272};
	st.local.v4.u32 	[%rd2+64], {%r20272, %r20272, %r20272, %r20272};
	st.local.v4.u32 	[%rd2+48], {%r20272, %r20272, %r20272, %r20272};
	st.local.v4.u32 	[%rd2+32], {%r20272, %r20272, %r20272, %r20272};
	st.local.v4.u32 	[%rd2+16], {%r20272, %r20272, %r20272, %r20272};
	st.local.v4.u32 	[%rd2], {%r20272, %r20272, %r20272, %r20272};
	mov.u32 	%r20273, %r20272;
	mov.u32 	%r20274, %r20272;
	mov.u32 	%r20275, %r20272;
	mov.u32 	%r20276, %r20272;
	mov.u32 	%r20277, %r20272;
	mov.u32 	%r20278, %r20272;
	mov.u32 	%r20279, %r20272;
	mov.u32 	%r20280, %r20272;
	mov.u32 	%r20281, %r20272;
	mov.u32 	%r20282, %r20272;
	mov.u32 	%r20283, %r20272;
	mov.u32 	%r20284, %r20272;
	mov.u32 	%r20285, %r20272;
	mov.u32 	%r20286, %r20272;
	mov.u32 	%r20287, %r20272;
	mov.u32 	%r20288, %r20272;
	mov.u32 	%r20289, %r20272;
	mov.u32 	%r20290, %r20272;
	mov.u32 	%r20291, %r20272;
	mov.u32 	%r20292, %r20272;
	mov.u32 	%r20293, %r20272;
	mov.u32 	%r20294, %r20272;
	mov.u32 	%r20295, %r20272;
	mov.u32 	%r20296, %r20272;
	mov.u32 	%r20297, %r20272;
	mov.u32 	%r20298, %r20272;
	mov.u32 	%r20299, %r20272;
	mov.u32 	%r20300, %r20272;
	mov.u32 	%r20301, %r20272;
	mov.u32 	%r20302, %r20272;
	bra.uni 	$L__BB1_233;

$L__BB1_135:
	setp.eq.s16 	%p94, %rs3, 30;
	@%p94 bra 	$L__BB1_138;

	setp.ne.s16 	%p95, %rs3, 31;
	@%p95 bra 	$L__BB1_154;

	mov.u32 	%r20208, 0;
	// begin inline asm
	prmt.b32 %r20267, %r20208, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20268, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20269, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20270, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20263, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20264, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20265, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20266, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20259, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20260, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20261, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3701, %r3699, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3699, %r3697, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3697, %r3695, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3695, %r3693, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3693, %r3691, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3691, %r3689, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3689, %r3687, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3687, %r3685, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3685, %r3683, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3683, %r3681, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3681, %r20208, %r87;
	// end inline asm
	st.local.v4.u32 	[%rd2+112], {%r20208, %r20208, %r20208, %r20207};
	st.local.v4.u32 	[%rd2+96], {%r20208, %r20208, %r20208, %r20208};
	st.local.v4.u32 	[%rd2+80], {%r20208, %r20208, %r20208, %r20208};
	st.local.v4.u32 	[%rd2+64], {%r20208, %r20208, %r20208, %r20208};
	st.local.v4.u32 	[%rd2+48], {%r20208, %r20208, %r20208, %r20208};
	st.local.v4.u32 	[%rd2+32], {%r20208, %r20208, %r20208, %r20208};
	st.local.v4.u32 	[%rd2+16], {%r20208, %r20208, %r20208, %r20208};
	st.local.v4.u32 	[%rd2], {%r20208, %r20208, %r20208, %r20208};
	mov.u32 	%r20209, %r20208;
	mov.u32 	%r20210, %r20208;
	mov.u32 	%r20211, %r20208;
	mov.u32 	%r20212, %r20208;
	mov.u32 	%r20213, %r20208;
	mov.u32 	%r20214, %r20208;
	mov.u32 	%r20215, %r20208;
	mov.u32 	%r20216, %r20208;
	mov.u32 	%r20217, %r20208;
	mov.u32 	%r20218, %r20208;
	mov.u32 	%r20219, %r20208;
	mov.u32 	%r20220, %r20208;
	mov.u32 	%r20221, %r20208;
	mov.u32 	%r20222, %r20208;
	mov.u32 	%r20223, %r20208;
	mov.u32 	%r20224, %r20208;
	mov.u32 	%r20225, %r20208;
	mov.u32 	%r20226, %r20208;
	mov.u32 	%r20227, %r20208;
	mov.u32 	%r20228, %r20208;
	mov.u32 	%r20229, %r20208;
	mov.u32 	%r20230, %r20208;
	mov.u32 	%r20231, %r20208;
	mov.u32 	%r20232, %r20208;
	mov.u32 	%r20233, %r20208;
	mov.u32 	%r20234, %r20208;
	mov.u32 	%r20235, %r20208;
	mov.u32 	%r20236, %r20208;
	mov.u32 	%r20237, %r20208;
	mov.u32 	%r20238, %r20208;
	bra.uni 	$L__BB1_155;

$L__BB1_223:
	// begin inline asm
	prmt.b32 %r20271, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	mov.u32 	%r20287, 0;
	// begin inline asm
	prmt.b32 %r20286, %r3681, %r20287, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	st.local.v4.u32 	[%rd2+48], {%r20287, %r20287, %r20287, %r20287};
	st.local.v4.u32 	[%rd2+32], {%r20287, %r20287, %r20287, %r20287};
	st.local.v4.u32 	[%rd2+16], {%r20287, %r20287, %r20287, %r20287};
	st.local.v4.u32 	[%rd2], {%r20287, %r20287, %r20287, %r20287};
	mov.u32 	%r20288, %r20287;
	mov.u32 	%r20289, %r20287;
	mov.u32 	%r20290, %r20287;
	mov.u32 	%r20291, %r20287;
	mov.u32 	%r20292, %r20287;
	mov.u32 	%r20293, %r20287;
	mov.u32 	%r20294, %r20287;
	mov.u32 	%r20295, %r20287;
	mov.u32 	%r20296, %r20287;
	mov.u32 	%r20297, %r20287;
	mov.u32 	%r20298, %r20287;
	mov.u32 	%r20299, %r20287;
	mov.u32 	%r20300, %r20287;
	mov.u32 	%r20301, %r20287;
	mov.u32 	%r20302, %r20287;
	bra.uni 	$L__BB1_233;

$L__BB1_145:
	mov.u32 	%r20223, 0;
	// begin inline asm
	prmt.b32 %r20258, %r20223, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3681, %r20223, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	st.local.v4.u32 	[%rd2+48], {%r20223, %r20223, %r20223, %r20223};
	st.local.v4.u32 	[%rd2+32], {%r20223, %r20223, %r20223, %r20223};
	st.local.v4.u32 	[%rd2+16], {%r20223, %r20223, %r20223, %r20223};
	st.local.v4.u32 	[%rd2], {%r20223, %r20223, %r20223, %r20223};
	mov.u32 	%r20224, %r20223;
	mov.u32 	%r20225, %r20223;
	mov.u32 	%r20226, %r20223;
	mov.u32 	%r20227, %r20223;
	mov.u32 	%r20228, %r20223;
	mov.u32 	%r20229, %r20223;
	mov.u32 	%r20230, %r20223;
	mov.u32 	%r20231, %r20223;
	mov.u32 	%r20232, %r20223;
	mov.u32 	%r20233, %r20223;
	mov.u32 	%r20234, %r20223;
	mov.u32 	%r20235, %r20223;
	mov.u32 	%r20236, %r20223;
	mov.u32 	%r20237, %r20223;
	mov.u32 	%r20238, %r20223;
	mov.u32 	%r20255, %r20223;
	mov.u32 	%r20256, %r20223;
	mov.u32 	%r20257, %r20223;
	mov.u32 	%r20259, %r20223;
	mov.u32 	%r20260, %r20223;
	mov.u32 	%r20261, %r20223;
	mov.u32 	%r20262, %r20223;
	mov.u32 	%r20263, %r20223;
	mov.u32 	%r20264, %r20223;
	mov.u32 	%r20265, %r20223;
	mov.u32 	%r20266, %r20223;
	mov.u32 	%r20267, %r20223;
	mov.u32 	%r20268, %r20223;
	mov.u32 	%r20269, %r20223;
	mov.u32 	%r20270, %r20223;
	bra.uni 	$L__BB1_155;

$L__BB1_227:
	// begin inline asm
	prmt.b32 %r20271, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	// begin inline asm
	prmt.b32 %r20292, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	// begin inline asm
	prmt.b32 %r20293, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20293;
	mov.u32 	%r20295, 0;
	// begin inline asm
	prmt.b32 %r20294, %r3681, %r20295, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20294;
	st.local.v4.u32 	[%rd2+16], {%r20295, %r20295, %r20295, %r20295};
	st.local.v4.u32 	[%rd2], {%r20295, %r20295, %r20295, %r20295};
	mov.u32 	%r20296, %r20295;
	mov.u32 	%r20297, %r20295;
	mov.u32 	%r20298, %r20295;
	mov.u32 	%r20299, %r20295;
	mov.u32 	%r20300, %r20295;
	mov.u32 	%r20301, %r20295;
	mov.u32 	%r20302, %r20295;
	bra.uni 	$L__BB1_233;

$L__BB1_149:
	mov.u32 	%r20231, 0;
	// begin inline asm
	prmt.b32 %r20250, %r20231, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	// begin inline asm
	prmt.b32 %r20229, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20229;
	// begin inline asm
	prmt.b32 %r20230, %r3681, %r20231, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20230;
	st.local.v4.u32 	[%rd2+16], {%r20231, %r20231, %r20231, %r20231};
	st.local.v4.u32 	[%rd2], {%r20231, %r20231, %r20231, %r20231};
	mov.u32 	%r20232, %r20231;
	mov.u32 	%r20233, %r20231;
	mov.u32 	%r20234, %r20231;
	mov.u32 	%r20235, %r20231;
	mov.u32 	%r20236, %r20231;
	mov.u32 	%r20237, %r20231;
	mov.u32 	%r20238, %r20231;
	mov.u32 	%r20247, %r20231;
	mov.u32 	%r20248, %r20231;
	mov.u32 	%r20249, %r20231;
	mov.u32 	%r20251, %r20231;
	mov.u32 	%r20252, %r20231;
	mov.u32 	%r20253, %r20231;
	mov.u32 	%r20254, %r20231;
	mov.u32 	%r20255, %r20231;
	mov.u32 	%r20256, %r20231;
	mov.u32 	%r20257, %r20231;
	mov.u32 	%r20258, %r20231;
	mov.u32 	%r20259, %r20231;
	mov.u32 	%r20260, %r20231;
	mov.u32 	%r20261, %r20231;
	mov.u32 	%r20262, %r20231;
	mov.u32 	%r20263, %r20231;
	mov.u32 	%r20264, %r20231;
	mov.u32 	%r20265, %r20231;
	mov.u32 	%r20266, %r20231;
	mov.u32 	%r20267, %r20231;
	mov.u32 	%r20268, %r20231;
	mov.u32 	%r20269, %r20231;
	mov.u32 	%r20270, %r20231;
	bra.uni 	$L__BB1_155;

$L__BB1_219:
	// begin inline asm
	prmt.b32 %r20271, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	mov.u32 	%r20279, 0;
	// begin inline asm
	prmt.b32 %r20278, %r3681, %r20279, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	st.local.v4.u32 	[%rd2+80], {%r20279, %r20279, %r20279, %r20279};
	st.local.v4.u32 	[%rd2+64], {%r20279, %r20279, %r20279, %r20279};
	st.local.v4.u32 	[%rd2+48], {%r20279, %r20279, %r20279, %r20279};
	st.local.v4.u32 	[%rd2+32], {%r20279, %r20279, %r20279, %r20279};
	st.local.v4.u32 	[%rd2+16], {%r20279, %r20279, %r20279, %r20279};
	st.local.v4.u32 	[%rd2], {%r20279, %r20279, %r20279, %r20279};
	mov.u32 	%r20280, %r20279;
	mov.u32 	%r20281, %r20279;
	mov.u32 	%r20282, %r20279;
	mov.u32 	%r20283, %r20279;
	mov.u32 	%r20284, %r20279;
	mov.u32 	%r20285, %r20279;
	mov.u32 	%r20286, %r20279;
	mov.u32 	%r20287, %r20279;
	mov.u32 	%r20288, %r20279;
	mov.u32 	%r20289, %r20279;
	mov.u32 	%r20290, %r20279;
	mov.u32 	%r20291, %r20279;
	mov.u32 	%r20292, %r20279;
	mov.u32 	%r20293, %r20279;
	mov.u32 	%r20294, %r20279;
	mov.u32 	%r20295, %r20279;
	mov.u32 	%r20296, %r20279;
	mov.u32 	%r20297, %r20279;
	mov.u32 	%r20298, %r20279;
	mov.u32 	%r20299, %r20279;
	mov.u32 	%r20300, %r20279;
	mov.u32 	%r20301, %r20279;
	mov.u32 	%r20302, %r20279;
	bra.uni 	$L__BB1_233;

$L__BB1_141:
	mov.u32 	%r20215, 0;
	// begin inline asm
	prmt.b32 %r20266, %r20215, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20259, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20260, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20261, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3701, %r3699, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3699, %r3697, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3697, %r3695, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3681, %r20215, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	st.local.v4.u32 	[%rd2+80], {%r20215, %r20215, %r20215, %r20215};
	st.local.v4.u32 	[%rd2+64], {%r20215, %r20215, %r20215, %r20215};
	st.local.v4.u32 	[%rd2+48], {%r20215, %r20215, %r20215, %r20215};
	st.local.v4.u32 	[%rd2+32], {%r20215, %r20215, %r20215, %r20215};
	st.local.v4.u32 	[%rd2+16], {%r20215, %r20215, %r20215, %r20215};
	st.local.v4.u32 	[%rd2], {%r20215, %r20215, %r20215, %r20215};
	mov.u32 	%r20216, %r20215;
	mov.u32 	%r20217, %r20215;
	mov.u32 	%r20218, %r20215;
	mov.u32 	%r20219, %r20215;
	mov.u32 	%r20220, %r20215;
	mov.u32 	%r20221, %r20215;
	mov.u32 	%r20222, %r20215;
	mov.u32 	%r20223, %r20215;
	mov.u32 	%r20224, %r20215;
	mov.u32 	%r20225, %r20215;
	mov.u32 	%r20226, %r20215;
	mov.u32 	%r20227, %r20215;
	mov.u32 	%r20228, %r20215;
	mov.u32 	%r20229, %r20215;
	mov.u32 	%r20230, %r20215;
	mov.u32 	%r20231, %r20215;
	mov.u32 	%r20232, %r20215;
	mov.u32 	%r20233, %r20215;
	mov.u32 	%r20234, %r20215;
	mov.u32 	%r20235, %r20215;
	mov.u32 	%r20236, %r20215;
	mov.u32 	%r20237, %r20215;
	mov.u32 	%r20238, %r20215;
	mov.u32 	%r20263, %r20215;
	mov.u32 	%r20264, %r20215;
	mov.u32 	%r20265, %r20215;
	mov.u32 	%r20267, %r20215;
	mov.u32 	%r20268, %r20215;
	mov.u32 	%r20269, %r20215;
	mov.u32 	%r20270, %r20215;
	bra.uni 	$L__BB1_155;

$L__BB1_229:
	// begin inline asm
	prmt.b32 %r20271, %r3735, %r3733, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	// begin inline asm
	prmt.b32 %r20292, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	// begin inline asm
	prmt.b32 %r20293, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20293;
	// begin inline asm
	prmt.b32 %r20294, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20294;
	// begin inline asm
	prmt.b32 %r20295, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20295;
	// begin inline asm
	prmt.b32 %r20296, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20296;
	// begin inline asm
	prmt.b32 %r20297, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+20], %r20297;
	mov.u32 	%r20299, 0;
	// begin inline asm
	prmt.b32 %r20298, %r3681, %r20299, %r87;
	// end inline asm
	st.local.u32 	[%rd2+16], %r20298;
	st.local.v4.u32 	[%rd2], {%r20299, %r20299, %r20299, %r20299};
	mov.u32 	%r20300, %r20299;
	mov.u32 	%r20301, %r20299;
	mov.u32 	%r20302, %r20299;
	bra.uni 	$L__BB1_233;

$L__BB1_151:
	mov.u32 	%r20235, 0;
	// begin inline asm
	prmt.b32 %r20246, %r20235, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3735, %r3733, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	// begin inline asm
	prmt.b32 %r20229, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20229;
	// begin inline asm
	prmt.b32 %r20230, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20230;
	// begin inline asm
	prmt.b32 %r20231, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20231;
	// begin inline asm
	prmt.b32 %r20232, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20232;
	// begin inline asm
	prmt.b32 %r20233, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+20], %r20233;
	// begin inline asm
	prmt.b32 %r20234, %r3681, %r20235, %r87;
	// end inline asm
	st.local.u32 	[%rd2+16], %r20234;
	st.local.v4.u32 	[%rd2], {%r20235, %r20235, %r20235, %r20235};
	mov.u32 	%r20236, %r20235;
	mov.u32 	%r20237, %r20235;
	mov.u32 	%r20238, %r20235;
	mov.u32 	%r20243, %r20235;
	mov.u32 	%r20244, %r20235;
	mov.u32 	%r20245, %r20235;
	mov.u32 	%r20247, %r20235;
	mov.u32 	%r20248, %r20235;
	mov.u32 	%r20249, %r20235;
	mov.u32 	%r20250, %r20235;
	mov.u32 	%r20251, %r20235;
	mov.u32 	%r20252, %r20235;
	mov.u32 	%r20253, %r20235;
	mov.u32 	%r20254, %r20235;
	mov.u32 	%r20255, %r20235;
	mov.u32 	%r20256, %r20235;
	mov.u32 	%r20257, %r20235;
	mov.u32 	%r20258, %r20235;
	mov.u32 	%r20259, %r20235;
	mov.u32 	%r20260, %r20235;
	mov.u32 	%r20261, %r20235;
	mov.u32 	%r20262, %r20235;
	mov.u32 	%r20263, %r20235;
	mov.u32 	%r20264, %r20235;
	mov.u32 	%r20265, %r20235;
	mov.u32 	%r20266, %r20235;
	mov.u32 	%r20267, %r20235;
	mov.u32 	%r20268, %r20235;
	mov.u32 	%r20269, %r20235;
	mov.u32 	%r20270, %r20235;
	bra.uni 	$L__BB1_155;

$L__BB1_221:
	// begin inline asm
	prmt.b32 %r20271, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	mov.u32 	%r20283, 0;
	// begin inline asm
	prmt.b32 %r20282, %r3681, %r20283, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	st.local.v4.u32 	[%rd2+64], {%r20283, %r20283, %r20283, %r20283};
	st.local.v4.u32 	[%rd2+48], {%r20283, %r20283, %r20283, %r20283};
	st.local.v4.u32 	[%rd2+32], {%r20283, %r20283, %r20283, %r20283};
	st.local.v4.u32 	[%rd2+16], {%r20283, %r20283, %r20283, %r20283};
	st.local.v4.u32 	[%rd2], {%r20283, %r20283, %r20283, %r20283};
	mov.u32 	%r20284, %r20283;
	mov.u32 	%r20285, %r20283;
	mov.u32 	%r20286, %r20283;
	mov.u32 	%r20287, %r20283;
	mov.u32 	%r20288, %r20283;
	mov.u32 	%r20289, %r20283;
	mov.u32 	%r20290, %r20283;
	mov.u32 	%r20291, %r20283;
	mov.u32 	%r20292, %r20283;
	mov.u32 	%r20293, %r20283;
	mov.u32 	%r20294, %r20283;
	mov.u32 	%r20295, %r20283;
	mov.u32 	%r20296, %r20283;
	mov.u32 	%r20297, %r20283;
	mov.u32 	%r20298, %r20283;
	mov.u32 	%r20299, %r20283;
	mov.u32 	%r20300, %r20283;
	mov.u32 	%r20301, %r20283;
	mov.u32 	%r20302, %r20283;
	bra.uni 	$L__BB1_233;

$L__BB1_143:
	mov.u32 	%r20219, 0;
	// begin inline asm
	prmt.b32 %r20262, %r20219, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3681, %r20219, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	st.local.v4.u32 	[%rd2+64], {%r20219, %r20219, %r20219, %r20219};
	st.local.v4.u32 	[%rd2+48], {%r20219, %r20219, %r20219, %r20219};
	st.local.v4.u32 	[%rd2+32], {%r20219, %r20219, %r20219, %r20219};
	st.local.v4.u32 	[%rd2+16], {%r20219, %r20219, %r20219, %r20219};
	st.local.v4.u32 	[%rd2], {%r20219, %r20219, %r20219, %r20219};
	mov.u32 	%r20220, %r20219;
	mov.u32 	%r20221, %r20219;
	mov.u32 	%r20222, %r20219;
	mov.u32 	%r20223, %r20219;
	mov.u32 	%r20224, %r20219;
	mov.u32 	%r20225, %r20219;
	mov.u32 	%r20226, %r20219;
	mov.u32 	%r20227, %r20219;
	mov.u32 	%r20228, %r20219;
	mov.u32 	%r20229, %r20219;
	mov.u32 	%r20230, %r20219;
	mov.u32 	%r20231, %r20219;
	mov.u32 	%r20232, %r20219;
	mov.u32 	%r20233, %r20219;
	mov.u32 	%r20234, %r20219;
	mov.u32 	%r20235, %r20219;
	mov.u32 	%r20236, %r20219;
	mov.u32 	%r20237, %r20219;
	mov.u32 	%r20238, %r20219;
	mov.u32 	%r20259, %r20219;
	mov.u32 	%r20260, %r20219;
	mov.u32 	%r20261, %r20219;
	mov.u32 	%r20263, %r20219;
	mov.u32 	%r20264, %r20219;
	mov.u32 	%r20265, %r20219;
	mov.u32 	%r20266, %r20219;
	mov.u32 	%r20267, %r20219;
	mov.u32 	%r20268, %r20219;
	mov.u32 	%r20269, %r20219;
	mov.u32 	%r20270, %r20219;
	bra.uni 	$L__BB1_155;

$L__BB1_225:
	// begin inline asm
	prmt.b32 %r20271, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	mov.u32 	%r20291, 0;
	// begin inline asm
	prmt.b32 %r20290, %r3681, %r20291, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	st.local.v4.u32 	[%rd2+32], {%r20291, %r20291, %r20291, %r20291};
	st.local.v4.u32 	[%rd2+16], {%r20291, %r20291, %r20291, %r20291};
	st.local.v4.u32 	[%rd2], {%r20291, %r20291, %r20291, %r20291};
	mov.u32 	%r20292, %r20291;
	mov.u32 	%r20293, %r20291;
	mov.u32 	%r20294, %r20291;
	mov.u32 	%r20295, %r20291;
	mov.u32 	%r20296, %r20291;
	mov.u32 	%r20297, %r20291;
	mov.u32 	%r20298, %r20291;
	mov.u32 	%r20299, %r20291;
	mov.u32 	%r20300, %r20291;
	mov.u32 	%r20301, %r20291;
	mov.u32 	%r20302, %r20291;
	bra.uni 	$L__BB1_233;

$L__BB1_147:
	mov.u32 	%r20227, 0;
	// begin inline asm
	prmt.b32 %r20254, %r20227, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3681, %r20227, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	st.local.v4.u32 	[%rd2+32], {%r20227, %r20227, %r20227, %r20227};
	st.local.v4.u32 	[%rd2+16], {%r20227, %r20227, %r20227, %r20227};
	st.local.v4.u32 	[%rd2], {%r20227, %r20227, %r20227, %r20227};
	mov.u32 	%r20228, %r20227;
	mov.u32 	%r20229, %r20227;
	mov.u32 	%r20230, %r20227;
	mov.u32 	%r20231, %r20227;
	mov.u32 	%r20232, %r20227;
	mov.u32 	%r20233, %r20227;
	mov.u32 	%r20234, %r20227;
	mov.u32 	%r20235, %r20227;
	mov.u32 	%r20236, %r20227;
	mov.u32 	%r20237, %r20227;
	mov.u32 	%r20238, %r20227;
	mov.u32 	%r20251, %r20227;
	mov.u32 	%r20252, %r20227;
	mov.u32 	%r20253, %r20227;
	mov.u32 	%r20255, %r20227;
	mov.u32 	%r20256, %r20227;
	mov.u32 	%r20257, %r20227;
	mov.u32 	%r20258, %r20227;
	mov.u32 	%r20259, %r20227;
	mov.u32 	%r20260, %r20227;
	mov.u32 	%r20261, %r20227;
	mov.u32 	%r20262, %r20227;
	mov.u32 	%r20263, %r20227;
	mov.u32 	%r20264, %r20227;
	mov.u32 	%r20265, %r20227;
	mov.u32 	%r20266, %r20227;
	mov.u32 	%r20267, %r20227;
	mov.u32 	%r20268, %r20227;
	mov.u32 	%r20269, %r20227;
	mov.u32 	%r20270, %r20227;
	bra.uni 	$L__BB1_155;

$L__BB1_217:
	// begin inline asm
	prmt.b32 %r20271, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	mov.u32 	%r20275, 0;
	// begin inline asm
	prmt.b32 %r20274, %r3681, %r20275, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	st.local.v4.u32 	[%rd2+96], {%r20275, %r20275, %r20275, %r20275};
	st.local.v4.u32 	[%rd2+80], {%r20275, %r20275, %r20275, %r20275};
	st.local.v4.u32 	[%rd2+64], {%r20275, %r20275, %r20275, %r20275};
	st.local.v4.u32 	[%rd2+48], {%r20275, %r20275, %r20275, %r20275};
	st.local.v4.u32 	[%rd2+32], {%r20275, %r20275, %r20275, %r20275};
	st.local.v4.u32 	[%rd2+16], {%r20275, %r20275, %r20275, %r20275};
	st.local.v4.u32 	[%rd2], {%r20275, %r20275, %r20275, %r20275};
	mov.u32 	%r20276, %r20275;
	mov.u32 	%r20277, %r20275;
	mov.u32 	%r20278, %r20275;
	mov.u32 	%r20279, %r20275;
	mov.u32 	%r20280, %r20275;
	mov.u32 	%r20281, %r20275;
	mov.u32 	%r20282, %r20275;
	mov.u32 	%r20283, %r20275;
	mov.u32 	%r20284, %r20275;
	mov.u32 	%r20285, %r20275;
	mov.u32 	%r20286, %r20275;
	mov.u32 	%r20287, %r20275;
	mov.u32 	%r20288, %r20275;
	mov.u32 	%r20289, %r20275;
	mov.u32 	%r20290, %r20275;
	mov.u32 	%r20291, %r20275;
	mov.u32 	%r20292, %r20275;
	mov.u32 	%r20293, %r20275;
	mov.u32 	%r20294, %r20275;
	mov.u32 	%r20295, %r20275;
	mov.u32 	%r20296, %r20275;
	mov.u32 	%r20297, %r20275;
	mov.u32 	%r20298, %r20275;
	mov.u32 	%r20299, %r20275;
	mov.u32 	%r20300, %r20275;
	mov.u32 	%r20301, %r20275;
	mov.u32 	%r20302, %r20275;
	bra.uni 	$L__BB1_233;

$L__BB1_139:
	mov.u32 	%r20211, 0;
	// begin inline asm
	prmt.b32 %r20270, %r20211, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20263, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20264, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20265, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20266, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20259, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20260, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20261, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3701, %r3699, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3699, %r3697, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3697, %r3695, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3695, %r3693, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3693, %r3691, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3691, %r3689, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3689, %r3687, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3681, %r20211, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	st.local.v4.u32 	[%rd2+96], {%r20211, %r20211, %r20211, %r20211};
	st.local.v4.u32 	[%rd2+80], {%r20211, %r20211, %r20211, %r20211};
	st.local.v4.u32 	[%rd2+64], {%r20211, %r20211, %r20211, %r20211};
	st.local.v4.u32 	[%rd2+48], {%r20211, %r20211, %r20211, %r20211};
	st.local.v4.u32 	[%rd2+32], {%r20211, %r20211, %r20211, %r20211};
	st.local.v4.u32 	[%rd2+16], {%r20211, %r20211, %r20211, %r20211};
	st.local.v4.u32 	[%rd2], {%r20211, %r20211, %r20211, %r20211};
	mov.u32 	%r20212, %r20211;
	mov.u32 	%r20213, %r20211;
	mov.u32 	%r20214, %r20211;
	mov.u32 	%r20215, %r20211;
	mov.u32 	%r20216, %r20211;
	mov.u32 	%r20217, %r20211;
	mov.u32 	%r20218, %r20211;
	mov.u32 	%r20219, %r20211;
	mov.u32 	%r20220, %r20211;
	mov.u32 	%r20221, %r20211;
	mov.u32 	%r20222, %r20211;
	mov.u32 	%r20223, %r20211;
	mov.u32 	%r20224, %r20211;
	mov.u32 	%r20225, %r20211;
	mov.u32 	%r20226, %r20211;
	mov.u32 	%r20227, %r20211;
	mov.u32 	%r20228, %r20211;
	mov.u32 	%r20229, %r20211;
	mov.u32 	%r20230, %r20211;
	mov.u32 	%r20231, %r20211;
	mov.u32 	%r20232, %r20211;
	mov.u32 	%r20233, %r20211;
	mov.u32 	%r20234, %r20211;
	mov.u32 	%r20235, %r20211;
	mov.u32 	%r20236, %r20211;
	mov.u32 	%r20237, %r20211;
	mov.u32 	%r20238, %r20211;
	mov.u32 	%r20267, %r20211;
	mov.u32 	%r20268, %r20211;
	mov.u32 	%r20269, %r20211;
	bra.uni 	$L__BB1_155;

$L__BB1_231:
	// begin inline asm
	prmt.b32 %r20271, %r3741, %r3739, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3739, %r3737, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3737, %r3735, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3735, %r3733, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	// begin inline asm
	prmt.b32 %r20292, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	// begin inline asm
	prmt.b32 %r20293, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20293;
	// begin inline asm
	prmt.b32 %r20294, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20294;
	// begin inline asm
	prmt.b32 %r20295, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20295;
	// begin inline asm
	prmt.b32 %r20296, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20296;
	// begin inline asm
	prmt.b32 %r20297, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+20], %r20297;
	// begin inline asm
	prmt.b32 %r20298, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+16], %r20298;
	// begin inline asm
	prmt.b32 %r20299, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+12], %r20299;
	// begin inline asm
	prmt.b32 %r20300, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+8], %r20300;
	mov.u32 	%r20302, 0;
	// begin inline asm
	prmt.b32 %r20301, %r3681, %r20302, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2], {%r20302, %r20301};
	bra.uni 	$L__BB1_233;

$L__BB1_230:
	// begin inline asm
	prmt.b32 %r20271, %r3739, %r3737, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3737, %r3735, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3735, %r3733, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	// begin inline asm
	prmt.b32 %r20292, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	// begin inline asm
	prmt.b32 %r20293, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20293;
	// begin inline asm
	prmt.b32 %r20294, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20294;
	// begin inline asm
	prmt.b32 %r20295, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20295;
	// begin inline asm
	prmt.b32 %r20296, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20296;
	// begin inline asm
	prmt.b32 %r20297, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+20], %r20297;
	// begin inline asm
	prmt.b32 %r20298, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+16], %r20298;
	// begin inline asm
	prmt.b32 %r20299, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+12], %r20299;
	mov.u32 	%r20301, 0;
	// begin inline asm
	prmt.b32 %r20300, %r3681, %r20301, %r87;
	// end inline asm
	st.local.u32 	[%rd2+8], %r20300;
	st.local.v2.u32 	[%rd2], {%r20301, %r20301};
	mov.u32 	%r20302, %r20301;
	bra.uni 	$L__BB1_233;

$L__BB1_153:
	mov.u32 	%r20238, 0;
	// begin inline asm
	prmt.b32 %r20241, %r20238, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3741, %r3739, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3739, %r3737, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3737, %r3735, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3735, %r3733, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	// begin inline asm
	prmt.b32 %r20229, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20229;
	// begin inline asm
	prmt.b32 %r20230, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20230;
	// begin inline asm
	prmt.b32 %r20231, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20231;
	// begin inline asm
	prmt.b32 %r20232, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20232;
	// begin inline asm
	prmt.b32 %r20233, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+20], %r20233;
	// begin inline asm
	prmt.b32 %r20234, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+16], %r20234;
	// begin inline asm
	prmt.b32 %r20235, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+12], %r20235;
	// begin inline asm
	prmt.b32 %r20236, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+8], %r20236;
	// begin inline asm
	prmt.b32 %r20237, %r3681, %r20238, %r87;
	// end inline asm
	st.local.v2.u32 	[%rd2], {%r20238, %r20237};
	mov.u32 	%r20239, %r20238;
	mov.u32 	%r20240, %r20238;
	mov.u32 	%r20243, %r20238;
	mov.u32 	%r20244, %r20238;
	mov.u32 	%r20245, %r20238;
	mov.u32 	%r20246, %r20238;
	mov.u32 	%r20247, %r20238;
	mov.u32 	%r20248, %r20238;
	mov.u32 	%r20249, %r20238;
	mov.u32 	%r20250, %r20238;
	mov.u32 	%r20251, %r20238;
	mov.u32 	%r20252, %r20238;
	mov.u32 	%r20253, %r20238;
	mov.u32 	%r20254, %r20238;
	mov.u32 	%r20255, %r20238;
	mov.u32 	%r20256, %r20238;
	mov.u32 	%r20257, %r20238;
	mov.u32 	%r20258, %r20238;
	mov.u32 	%r20259, %r20238;
	mov.u32 	%r20260, %r20238;
	mov.u32 	%r20261, %r20238;
	mov.u32 	%r20262, %r20238;
	mov.u32 	%r20263, %r20238;
	mov.u32 	%r20264, %r20238;
	mov.u32 	%r20265, %r20238;
	mov.u32 	%r20266, %r20238;
	mov.u32 	%r20267, %r20238;
	mov.u32 	%r20268, %r20238;
	mov.u32 	%r20269, %r20238;
	mov.u32 	%r20270, %r20238;
	bra.uni 	$L__BB1_155;

$L__BB1_152:
	mov.u32 	%r20237, 0;
	// begin inline asm
	prmt.b32 %r20240, %r20237, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3739, %r3737, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3737, %r3735, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3735, %r3733, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	// begin inline asm
	prmt.b32 %r20229, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20229;
	// begin inline asm
	prmt.b32 %r20230, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20230;
	// begin inline asm
	prmt.b32 %r20231, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20231;
	// begin inline asm
	prmt.b32 %r20232, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20232;
	// begin inline asm
	prmt.b32 %r20233, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+20], %r20233;
	// begin inline asm
	prmt.b32 %r20234, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+16], %r20234;
	// begin inline asm
	prmt.b32 %r20235, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+12], %r20235;
	// begin inline asm
	prmt.b32 %r20236, %r3681, %r20237, %r87;
	// end inline asm
	st.local.u32 	[%rd2+8], %r20236;
	st.local.v2.u32 	[%rd2], {%r20237, %r20237};
	mov.u32 	%r20238, %r20237;
	mov.u32 	%r20239, %r20237;
	mov.u32 	%r20243, %r20237;
	mov.u32 	%r20244, %r20237;
	mov.u32 	%r20245, %r20237;
	mov.u32 	%r20246, %r20237;
	mov.u32 	%r20247, %r20237;
	mov.u32 	%r20248, %r20237;
	mov.u32 	%r20249, %r20237;
	mov.u32 	%r20250, %r20237;
	mov.u32 	%r20251, %r20237;
	mov.u32 	%r20252, %r20237;
	mov.u32 	%r20253, %r20237;
	mov.u32 	%r20254, %r20237;
	mov.u32 	%r20255, %r20237;
	mov.u32 	%r20256, %r20237;
	mov.u32 	%r20257, %r20237;
	mov.u32 	%r20258, %r20237;
	mov.u32 	%r20259, %r20237;
	mov.u32 	%r20260, %r20237;
	mov.u32 	%r20261, %r20237;
	mov.u32 	%r20262, %r20237;
	mov.u32 	%r20263, %r20237;
	mov.u32 	%r20264, %r20237;
	mov.u32 	%r20265, %r20237;
	mov.u32 	%r20266, %r20237;
	mov.u32 	%r20267, %r20237;
	mov.u32 	%r20268, %r20237;
	mov.u32 	%r20269, %r20237;
	mov.u32 	%r20270, %r20237;
	bra.uni 	$L__BB1_155;

$L__BB1_222:
	// begin inline asm
	prmt.b32 %r20271, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	mov.u32 	%r20285, 0;
	// begin inline asm
	prmt.b32 %r20284, %r3681, %r20285, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	st.local.v2.u32 	[%rd2+64], {%r20285, %r20285};
	st.local.v4.u32 	[%rd2+48], {%r20285, %r20285, %r20285, %r20285};
	st.local.v4.u32 	[%rd2+32], {%r20285, %r20285, %r20285, %r20285};
	st.local.v4.u32 	[%rd2+16], {%r20285, %r20285, %r20285, %r20285};
	st.local.v4.u32 	[%rd2], {%r20285, %r20285, %r20285, %r20285};
	mov.u32 	%r20286, %r20285;
	mov.u32 	%r20287, %r20285;
	mov.u32 	%r20288, %r20285;
	mov.u32 	%r20289, %r20285;
	mov.u32 	%r20290, %r20285;
	mov.u32 	%r20291, %r20285;
	mov.u32 	%r20292, %r20285;
	mov.u32 	%r20293, %r20285;
	mov.u32 	%r20294, %r20285;
	mov.u32 	%r20295, %r20285;
	mov.u32 	%r20296, %r20285;
	mov.u32 	%r20297, %r20285;
	mov.u32 	%r20298, %r20285;
	mov.u32 	%r20299, %r20285;
	mov.u32 	%r20300, %r20285;
	mov.u32 	%r20301, %r20285;
	mov.u32 	%r20302, %r20285;
	bra.uni 	$L__BB1_233;

$L__BB1_144:
	mov.u32 	%r20221, 0;
	// begin inline asm
	prmt.b32 %r20256, %r20221, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3681, %r20221, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	st.local.v2.u32 	[%rd2+64], {%r20221, %r20221};
	st.local.v4.u32 	[%rd2+48], {%r20221, %r20221, %r20221, %r20221};
	st.local.v4.u32 	[%rd2+32], {%r20221, %r20221, %r20221, %r20221};
	st.local.v4.u32 	[%rd2+16], {%r20221, %r20221, %r20221, %r20221};
	st.local.v4.u32 	[%rd2], {%r20221, %r20221, %r20221, %r20221};
	mov.u32 	%r20222, %r20221;
	mov.u32 	%r20223, %r20221;
	mov.u32 	%r20224, %r20221;
	mov.u32 	%r20225, %r20221;
	mov.u32 	%r20226, %r20221;
	mov.u32 	%r20227, %r20221;
	mov.u32 	%r20228, %r20221;
	mov.u32 	%r20229, %r20221;
	mov.u32 	%r20230, %r20221;
	mov.u32 	%r20231, %r20221;
	mov.u32 	%r20232, %r20221;
	mov.u32 	%r20233, %r20221;
	mov.u32 	%r20234, %r20221;
	mov.u32 	%r20235, %r20221;
	mov.u32 	%r20236, %r20221;
	mov.u32 	%r20237, %r20221;
	mov.u32 	%r20238, %r20221;
	mov.u32 	%r20255, %r20221;
	mov.u32 	%r20259, %r20221;
	mov.u32 	%r20260, %r20221;
	mov.u32 	%r20261, %r20221;
	mov.u32 	%r20262, %r20221;
	mov.u32 	%r20263, %r20221;
	mov.u32 	%r20264, %r20221;
	mov.u32 	%r20265, %r20221;
	mov.u32 	%r20266, %r20221;
	mov.u32 	%r20267, %r20221;
	mov.u32 	%r20268, %r20221;
	mov.u32 	%r20269, %r20221;
	mov.u32 	%r20270, %r20221;
	bra.uni 	$L__BB1_155;

$L__BB1_226:
	// begin inline asm
	prmt.b32 %r20271, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	mov.u32 	%r20293, 0;
	// begin inline asm
	prmt.b32 %r20292, %r3681, %r20293, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	st.local.v2.u32 	[%rd2+32], {%r20293, %r20293};
	st.local.v4.u32 	[%rd2+16], {%r20293, %r20293, %r20293, %r20293};
	st.local.v4.u32 	[%rd2], {%r20293, %r20293, %r20293, %r20293};
	mov.u32 	%r20294, %r20293;
	mov.u32 	%r20295, %r20293;
	mov.u32 	%r20296, %r20293;
	mov.u32 	%r20297, %r20293;
	mov.u32 	%r20298, %r20293;
	mov.u32 	%r20299, %r20293;
	mov.u32 	%r20300, %r20293;
	mov.u32 	%r20301, %r20293;
	mov.u32 	%r20302, %r20293;
	bra.uni 	$L__BB1_233;

$L__BB1_148:
	mov.u32 	%r20229, 0;
	// begin inline asm
	prmt.b32 %r20248, %r20229, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3681, %r20229, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	st.local.v2.u32 	[%rd2+32], {%r20229, %r20229};
	st.local.v4.u32 	[%rd2+16], {%r20229, %r20229, %r20229, %r20229};
	st.local.v4.u32 	[%rd2], {%r20229, %r20229, %r20229, %r20229};
	mov.u32 	%r20230, %r20229;
	mov.u32 	%r20231, %r20229;
	mov.u32 	%r20232, %r20229;
	mov.u32 	%r20233, %r20229;
	mov.u32 	%r20234, %r20229;
	mov.u32 	%r20235, %r20229;
	mov.u32 	%r20236, %r20229;
	mov.u32 	%r20237, %r20229;
	mov.u32 	%r20238, %r20229;
	mov.u32 	%r20247, %r20229;
	mov.u32 	%r20251, %r20229;
	mov.u32 	%r20252, %r20229;
	mov.u32 	%r20253, %r20229;
	mov.u32 	%r20254, %r20229;
	mov.u32 	%r20255, %r20229;
	mov.u32 	%r20256, %r20229;
	mov.u32 	%r20257, %r20229;
	mov.u32 	%r20258, %r20229;
	mov.u32 	%r20259, %r20229;
	mov.u32 	%r20260, %r20229;
	mov.u32 	%r20261, %r20229;
	mov.u32 	%r20262, %r20229;
	mov.u32 	%r20263, %r20229;
	mov.u32 	%r20264, %r20229;
	mov.u32 	%r20265, %r20229;
	mov.u32 	%r20266, %r20229;
	mov.u32 	%r20267, %r20229;
	mov.u32 	%r20268, %r20229;
	mov.u32 	%r20269, %r20229;
	mov.u32 	%r20270, %r20229;
	bra.uni 	$L__BB1_155;

$L__BB1_218:
	// begin inline asm
	prmt.b32 %r20271, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	mov.u32 	%r20277, 0;
	// begin inline asm
	prmt.b32 %r20276, %r3681, %r20277, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	st.local.v2.u32 	[%rd2+96], {%r20277, %r20277};
	st.local.v4.u32 	[%rd2+80], {%r20277, %r20277, %r20277, %r20277};
	st.local.v4.u32 	[%rd2+64], {%r20277, %r20277, %r20277, %r20277};
	st.local.v4.u32 	[%rd2+48], {%r20277, %r20277, %r20277, %r20277};
	st.local.v4.u32 	[%rd2+32], {%r20277, %r20277, %r20277, %r20277};
	st.local.v4.u32 	[%rd2+16], {%r20277, %r20277, %r20277, %r20277};
	st.local.v4.u32 	[%rd2], {%r20277, %r20277, %r20277, %r20277};
	mov.u32 	%r20278, %r20277;
	mov.u32 	%r20279, %r20277;
	mov.u32 	%r20280, %r20277;
	mov.u32 	%r20281, %r20277;
	mov.u32 	%r20282, %r20277;
	mov.u32 	%r20283, %r20277;
	mov.u32 	%r20284, %r20277;
	mov.u32 	%r20285, %r20277;
	mov.u32 	%r20286, %r20277;
	mov.u32 	%r20287, %r20277;
	mov.u32 	%r20288, %r20277;
	mov.u32 	%r20289, %r20277;
	mov.u32 	%r20290, %r20277;
	mov.u32 	%r20291, %r20277;
	mov.u32 	%r20292, %r20277;
	mov.u32 	%r20293, %r20277;
	mov.u32 	%r20294, %r20277;
	mov.u32 	%r20295, %r20277;
	mov.u32 	%r20296, %r20277;
	mov.u32 	%r20297, %r20277;
	mov.u32 	%r20298, %r20277;
	mov.u32 	%r20299, %r20277;
	mov.u32 	%r20300, %r20277;
	mov.u32 	%r20301, %r20277;
	mov.u32 	%r20302, %r20277;
	bra.uni 	$L__BB1_233;

$L__BB1_140:
	mov.u32 	%r20213, 0;
	// begin inline asm
	prmt.b32 %r20264, %r20213, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20265, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20266, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20259, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20260, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20261, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3701, %r3699, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3699, %r3697, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3697, %r3695, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3695, %r3693, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3693, %r3691, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3681, %r20213, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	st.local.v2.u32 	[%rd2+96], {%r20213, %r20213};
	st.local.v4.u32 	[%rd2+80], {%r20213, %r20213, %r20213, %r20213};
	st.local.v4.u32 	[%rd2+64], {%r20213, %r20213, %r20213, %r20213};
	st.local.v4.u32 	[%rd2+48], {%r20213, %r20213, %r20213, %r20213};
	st.local.v4.u32 	[%rd2+32], {%r20213, %r20213, %r20213, %r20213};
	st.local.v4.u32 	[%rd2+16], {%r20213, %r20213, %r20213, %r20213};
	st.local.v4.u32 	[%rd2], {%r20213, %r20213, %r20213, %r20213};
	mov.u32 	%r20214, %r20213;
	mov.u32 	%r20215, %r20213;
	mov.u32 	%r20216, %r20213;
	mov.u32 	%r20217, %r20213;
	mov.u32 	%r20218, %r20213;
	mov.u32 	%r20219, %r20213;
	mov.u32 	%r20220, %r20213;
	mov.u32 	%r20221, %r20213;
	mov.u32 	%r20222, %r20213;
	mov.u32 	%r20223, %r20213;
	mov.u32 	%r20224, %r20213;
	mov.u32 	%r20225, %r20213;
	mov.u32 	%r20226, %r20213;
	mov.u32 	%r20227, %r20213;
	mov.u32 	%r20228, %r20213;
	mov.u32 	%r20229, %r20213;
	mov.u32 	%r20230, %r20213;
	mov.u32 	%r20231, %r20213;
	mov.u32 	%r20232, %r20213;
	mov.u32 	%r20233, %r20213;
	mov.u32 	%r20234, %r20213;
	mov.u32 	%r20235, %r20213;
	mov.u32 	%r20236, %r20213;
	mov.u32 	%r20237, %r20213;
	mov.u32 	%r20238, %r20213;
	mov.u32 	%r20263, %r20213;
	mov.u32 	%r20267, %r20213;
	mov.u32 	%r20268, %r20213;
	mov.u32 	%r20269, %r20213;
	mov.u32 	%r20270, %r20213;
	bra.uni 	$L__BB1_155;

$L__BB1_228:
	// begin inline asm
	prmt.b32 %r20271, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	// begin inline asm
	prmt.b32 %r20292, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	// begin inline asm
	prmt.b32 %r20293, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20293;
	// begin inline asm
	prmt.b32 %r20294, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20294;
	// begin inline asm
	prmt.b32 %r20295, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20295;
	mov.u32 	%r20297, 0;
	// begin inline asm
	prmt.b32 %r20296, %r3681, %r20297, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20296;
	st.local.v2.u32 	[%rd2+16], {%r20297, %r20297};
	st.local.v4.u32 	[%rd2], {%r20297, %r20297, %r20297, %r20297};
	mov.u32 	%r20298, %r20297;
	mov.u32 	%r20299, %r20297;
	mov.u32 	%r20300, %r20297;
	mov.u32 	%r20301, %r20297;
	mov.u32 	%r20302, %r20297;
	bra.uni 	$L__BB1_233;

$L__BB1_150:
	mov.u32 	%r20233, 0;
	// begin inline asm
	prmt.b32 %r20244, %r20233, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	// begin inline asm
	prmt.b32 %r20229, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20229;
	// begin inline asm
	prmt.b32 %r20230, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20230;
	// begin inline asm
	prmt.b32 %r20231, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20231;
	// begin inline asm
	prmt.b32 %r20232, %r3681, %r20233, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20232;
	st.local.v2.u32 	[%rd2+16], {%r20233, %r20233};
	st.local.v4.u32 	[%rd2], {%r20233, %r20233, %r20233, %r20233};
	mov.u32 	%r20234, %r20233;
	mov.u32 	%r20235, %r20233;
	mov.u32 	%r20236, %r20233;
	mov.u32 	%r20237, %r20233;
	mov.u32 	%r20238, %r20233;
	mov.u32 	%r20243, %r20233;
	mov.u32 	%r20247, %r20233;
	mov.u32 	%r20248, %r20233;
	mov.u32 	%r20249, %r20233;
	mov.u32 	%r20250, %r20233;
	mov.u32 	%r20251, %r20233;
	mov.u32 	%r20252, %r20233;
	mov.u32 	%r20253, %r20233;
	mov.u32 	%r20254, %r20233;
	mov.u32 	%r20255, %r20233;
	mov.u32 	%r20256, %r20233;
	mov.u32 	%r20257, %r20233;
	mov.u32 	%r20258, %r20233;
	mov.u32 	%r20259, %r20233;
	mov.u32 	%r20260, %r20233;
	mov.u32 	%r20261, %r20233;
	mov.u32 	%r20262, %r20233;
	mov.u32 	%r20263, %r20233;
	mov.u32 	%r20264, %r20233;
	mov.u32 	%r20265, %r20233;
	mov.u32 	%r20266, %r20233;
	mov.u32 	%r20267, %r20233;
	mov.u32 	%r20268, %r20233;
	mov.u32 	%r20269, %r20233;
	mov.u32 	%r20270, %r20233;
	bra.uni 	$L__BB1_155;

$L__BB1_220:
	// begin inline asm
	prmt.b32 %r20271, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	mov.u32 	%r20281, 0;
	// begin inline asm
	prmt.b32 %r20280, %r3681, %r20281, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	st.local.v2.u32 	[%rd2+80], {%r20281, %r20281};
	st.local.v4.u32 	[%rd2+64], {%r20281, %r20281, %r20281, %r20281};
	st.local.v4.u32 	[%rd2+48], {%r20281, %r20281, %r20281, %r20281};
	st.local.v4.u32 	[%rd2+32], {%r20281, %r20281, %r20281, %r20281};
	st.local.v4.u32 	[%rd2+16], {%r20281, %r20281, %r20281, %r20281};
	st.local.v4.u32 	[%rd2], {%r20281, %r20281, %r20281, %r20281};
	mov.u32 	%r20282, %r20281;
	mov.u32 	%r20283, %r20281;
	mov.u32 	%r20284, %r20281;
	mov.u32 	%r20285, %r20281;
	mov.u32 	%r20286, %r20281;
	mov.u32 	%r20287, %r20281;
	mov.u32 	%r20288, %r20281;
	mov.u32 	%r20289, %r20281;
	mov.u32 	%r20290, %r20281;
	mov.u32 	%r20291, %r20281;
	mov.u32 	%r20292, %r20281;
	mov.u32 	%r20293, %r20281;
	mov.u32 	%r20294, %r20281;
	mov.u32 	%r20295, %r20281;
	mov.u32 	%r20296, %r20281;
	mov.u32 	%r20297, %r20281;
	mov.u32 	%r20298, %r20281;
	mov.u32 	%r20299, %r20281;
	mov.u32 	%r20300, %r20281;
	mov.u32 	%r20301, %r20281;
	mov.u32 	%r20302, %r20281;
	bra.uni 	$L__BB1_233;

$L__BB1_142:
	mov.u32 	%r20217, 0;
	// begin inline asm
	prmt.b32 %r20260, %r20217, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20261, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3701, %r3699, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3681, %r20217, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	st.local.v2.u32 	[%rd2+80], {%r20217, %r20217};
	st.local.v4.u32 	[%rd2+64], {%r20217, %r20217, %r20217, %r20217};
	st.local.v4.u32 	[%rd2+48], {%r20217, %r20217, %r20217, %r20217};
	st.local.v4.u32 	[%rd2+32], {%r20217, %r20217, %r20217, %r20217};
	st.local.v4.u32 	[%rd2+16], {%r20217, %r20217, %r20217, %r20217};
	st.local.v4.u32 	[%rd2], {%r20217, %r20217, %r20217, %r20217};
	mov.u32 	%r20218, %r20217;
	mov.u32 	%r20219, %r20217;
	mov.u32 	%r20220, %r20217;
	mov.u32 	%r20221, %r20217;
	mov.u32 	%r20222, %r20217;
	mov.u32 	%r20223, %r20217;
	mov.u32 	%r20224, %r20217;
	mov.u32 	%r20225, %r20217;
	mov.u32 	%r20226, %r20217;
	mov.u32 	%r20227, %r20217;
	mov.u32 	%r20228, %r20217;
	mov.u32 	%r20229, %r20217;
	mov.u32 	%r20230, %r20217;
	mov.u32 	%r20231, %r20217;
	mov.u32 	%r20232, %r20217;
	mov.u32 	%r20233, %r20217;
	mov.u32 	%r20234, %r20217;
	mov.u32 	%r20235, %r20217;
	mov.u32 	%r20236, %r20217;
	mov.u32 	%r20237, %r20217;
	mov.u32 	%r20238, %r20217;
	mov.u32 	%r20259, %r20217;
	mov.u32 	%r20263, %r20217;
	mov.u32 	%r20264, %r20217;
	mov.u32 	%r20265, %r20217;
	mov.u32 	%r20266, %r20217;
	mov.u32 	%r20267, %r20217;
	mov.u32 	%r20268, %r20217;
	mov.u32 	%r20269, %r20217;
	mov.u32 	%r20270, %r20217;
	bra.uni 	$L__BB1_155;

$L__BB1_224:
	// begin inline asm
	prmt.b32 %r20271, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	mov.u32 	%r20289, 0;
	// begin inline asm
	prmt.b32 %r20288, %r3681, %r20289, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	st.local.v2.u32 	[%rd2+48], {%r20289, %r20289};
	st.local.v4.u32 	[%rd2+32], {%r20289, %r20289, %r20289, %r20289};
	st.local.v4.u32 	[%rd2+16], {%r20289, %r20289, %r20289, %r20289};
	st.local.v4.u32 	[%rd2], {%r20289, %r20289, %r20289, %r20289};
	mov.u32 	%r20290, %r20289;
	mov.u32 	%r20291, %r20289;
	mov.u32 	%r20292, %r20289;
	mov.u32 	%r20293, %r20289;
	mov.u32 	%r20294, %r20289;
	mov.u32 	%r20295, %r20289;
	mov.u32 	%r20296, %r20289;
	mov.u32 	%r20297, %r20289;
	mov.u32 	%r20298, %r20289;
	mov.u32 	%r20299, %r20289;
	mov.u32 	%r20300, %r20289;
	mov.u32 	%r20301, %r20289;
	mov.u32 	%r20302, %r20289;
	bra.uni 	$L__BB1_233;

$L__BB1_146:
	mov.u32 	%r20225, 0;
	// begin inline asm
	prmt.b32 %r20252, %r20225, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3681, %r20225, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	st.local.v2.u32 	[%rd2+48], {%r20225, %r20225};
	st.local.v4.u32 	[%rd2+32], {%r20225, %r20225, %r20225, %r20225};
	st.local.v4.u32 	[%rd2+16], {%r20225, %r20225, %r20225, %r20225};
	st.local.v4.u32 	[%rd2], {%r20225, %r20225, %r20225, %r20225};
	mov.u32 	%r20226, %r20225;
	mov.u32 	%r20227, %r20225;
	mov.u32 	%r20228, %r20225;
	mov.u32 	%r20229, %r20225;
	mov.u32 	%r20230, %r20225;
	mov.u32 	%r20231, %r20225;
	mov.u32 	%r20232, %r20225;
	mov.u32 	%r20233, %r20225;
	mov.u32 	%r20234, %r20225;
	mov.u32 	%r20235, %r20225;
	mov.u32 	%r20236, %r20225;
	mov.u32 	%r20237, %r20225;
	mov.u32 	%r20238, %r20225;
	mov.u32 	%r20251, %r20225;
	mov.u32 	%r20255, %r20225;
	mov.u32 	%r20256, %r20225;
	mov.u32 	%r20257, %r20225;
	mov.u32 	%r20258, %r20225;
	mov.u32 	%r20259, %r20225;
	mov.u32 	%r20260, %r20225;
	mov.u32 	%r20261, %r20225;
	mov.u32 	%r20262, %r20225;
	mov.u32 	%r20263, %r20225;
	mov.u32 	%r20264, %r20225;
	mov.u32 	%r20265, %r20225;
	mov.u32 	%r20266, %r20225;
	mov.u32 	%r20267, %r20225;
	mov.u32 	%r20268, %r20225;
	mov.u32 	%r20269, %r20225;
	mov.u32 	%r20270, %r20225;
	bra.uni 	$L__BB1_155;

$L__BB1_216:
	// begin inline asm
	prmt.b32 %r20271, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	mov.u32 	%r20273, 0;
	// begin inline asm
	prmt.b32 %r20272, %r3681, %r20273, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	st.local.v2.u32 	[%rd2+112], {%r20273, %r20273};
	st.local.v4.u32 	[%rd2+96], {%r20273, %r20273, %r20273, %r20273};
	st.local.v4.u32 	[%rd2+80], {%r20273, %r20273, %r20273, %r20273};
	st.local.v4.u32 	[%rd2+64], {%r20273, %r20273, %r20273, %r20273};
	st.local.v4.u32 	[%rd2+48], {%r20273, %r20273, %r20273, %r20273};
	st.local.v4.u32 	[%rd2+32], {%r20273, %r20273, %r20273, %r20273};
	st.local.v4.u32 	[%rd2+16], {%r20273, %r20273, %r20273, %r20273};
	st.local.v4.u32 	[%rd2], {%r20273, %r20273, %r20273, %r20273};
	mov.u32 	%r20274, %r20273;
	mov.u32 	%r20275, %r20273;
	mov.u32 	%r20276, %r20273;
	mov.u32 	%r20277, %r20273;
	mov.u32 	%r20278, %r20273;
	mov.u32 	%r20279, %r20273;
	mov.u32 	%r20280, %r20273;
	mov.u32 	%r20281, %r20273;
	mov.u32 	%r20282, %r20273;
	mov.u32 	%r20283, %r20273;
	mov.u32 	%r20284, %r20273;
	mov.u32 	%r20285, %r20273;
	mov.u32 	%r20286, %r20273;
	mov.u32 	%r20287, %r20273;
	mov.u32 	%r20288, %r20273;
	mov.u32 	%r20289, %r20273;
	mov.u32 	%r20290, %r20273;
	mov.u32 	%r20291, %r20273;
	mov.u32 	%r20292, %r20273;
	mov.u32 	%r20293, %r20273;
	mov.u32 	%r20294, %r20273;
	mov.u32 	%r20295, %r20273;
	mov.u32 	%r20296, %r20273;
	mov.u32 	%r20297, %r20273;
	mov.u32 	%r20298, %r20273;
	mov.u32 	%r20299, %r20273;
	mov.u32 	%r20300, %r20273;
	mov.u32 	%r20301, %r20273;
	mov.u32 	%r20302, %r20273;
	bra.uni 	$L__BB1_233;

$L__BB1_232:
	// begin inline asm
	prmt.b32 %r20271, %r3743, %r3741, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20271;
	// begin inline asm
	prmt.b32 %r20272, %r3741, %r3739, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20272;
	// begin inline asm
	prmt.b32 %r20273, %r3739, %r3737, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20273;
	// begin inline asm
	prmt.b32 %r20274, %r3737, %r3735, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20274;
	// begin inline asm
	prmt.b32 %r20275, %r3735, %r3733, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20275;
	// begin inline asm
	prmt.b32 %r20276, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20276;
	// begin inline asm
	prmt.b32 %r20277, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20277;
	// begin inline asm
	prmt.b32 %r20278, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20278;
	// begin inline asm
	prmt.b32 %r20279, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20279;
	// begin inline asm
	prmt.b32 %r20280, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20280;
	// begin inline asm
	prmt.b32 %r20281, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20281;
	// begin inline asm
	prmt.b32 %r20282, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20282;
	// begin inline asm
	prmt.b32 %r20283, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20283;
	// begin inline asm
	prmt.b32 %r20284, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20284;
	// begin inline asm
	prmt.b32 %r20285, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20285;
	// begin inline asm
	prmt.b32 %r20286, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20286;
	// begin inline asm
	prmt.b32 %r20287, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20287;
	// begin inline asm
	prmt.b32 %r20288, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20288;
	// begin inline asm
	prmt.b32 %r20289, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20289;
	// begin inline asm
	prmt.b32 %r20290, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20290;
	// begin inline asm
	prmt.b32 %r20291, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20291;
	// begin inline asm
	prmt.b32 %r20292, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20292;
	// begin inline asm
	prmt.b32 %r20293, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20293;
	// begin inline asm
	prmt.b32 %r20294, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20294;
	// begin inline asm
	prmt.b32 %r20295, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20295;
	// begin inline asm
	prmt.b32 %r20296, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20296;
	// begin inline asm
	prmt.b32 %r20297, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+20], %r20297;
	// begin inline asm
	prmt.b32 %r20298, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+16], %r20298;
	// begin inline asm
	prmt.b32 %r20299, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+12], %r20299;
	// begin inline asm
	prmt.b32 %r20300, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+8], %r20300;
	// begin inline asm
	prmt.b32 %r20301, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+4], %r20301;
	mov.u32 	%r11670, 0;
	// begin inline asm
	prmt.b32 %r20302, %r3681, %r11670, %r87;
	// end inline asm
	st.local.u32 	[%rd2], %r20302;

$L__BB1_233:
	ld.local.v2.u32 	{%r11672, %r11673}, [%rd1+64];
	or.b32  	%r11676, %r11673, %r20301;
	or.b32  	%r11677, %r11672, %r20302;
	st.local.v2.u32 	[%rd1+64], {%r11677, %r11676};
	ld.local.v2.u32 	{%r11678, %r11679}, [%rd1+72];
	or.b32  	%r11682, %r11679, %r20299;
	or.b32  	%r11683, %r11678, %r20300;
	st.local.v2.u32 	[%rd1+72], {%r11683, %r11682};
	ld.local.v2.u32 	{%r11684, %r11685}, [%rd1+80];
	or.b32  	%r11688, %r11685, %r20297;
	or.b32  	%r11689, %r11684, %r20298;
	st.local.v2.u32 	[%rd1+80], {%r11689, %r11688};
	ld.local.v2.u32 	{%r11690, %r11691}, [%rd1+88];
	or.b32  	%r11694, %r11691, %r20295;
	or.b32  	%r11695, %r11690, %r20296;
	st.local.v2.u32 	[%rd1+88], {%r11695, %r11694};
	ld.local.v2.u32 	{%r11696, %r11697}, [%rd1+96];
	or.b32  	%r11700, %r11697, %r20293;
	or.b32  	%r11701, %r11696, %r20294;
	st.local.v2.u32 	[%rd1+96], {%r11701, %r11700};
	ld.local.v2.u32 	{%r11702, %r11703}, [%rd1+104];
	or.b32  	%r11706, %r11703, %r20291;
	or.b32  	%r11707, %r11702, %r20292;
	st.local.v2.u32 	[%rd1+104], {%r11707, %r11706};
	ld.local.v2.u32 	{%r11708, %r11709}, [%rd1+112];
	or.b32  	%r11712, %r11709, %r20289;
	or.b32  	%r11713, %r11708, %r20290;
	st.local.v2.u32 	[%rd1+112], {%r11713, %r11712};
	ld.local.v2.u32 	{%r11714, %r11715}, [%rd1+120];
	or.b32  	%r11718, %r11715, %r20287;
	or.b32  	%r11719, %r11714, %r20288;
	st.local.v2.u32 	[%rd1+120], {%r11719, %r11718};
	ld.local.v2.u32 	{%r11720, %r11721}, [%rd1+128];
	or.b32  	%r11724, %r11721, %r20285;
	or.b32  	%r11725, %r11720, %r20286;
	st.local.v2.u32 	[%rd1+128], {%r11725, %r11724};
	ld.local.v2.u32 	{%r11726, %r11727}, [%rd1+136];
	or.b32  	%r11730, %r11727, %r20283;
	or.b32  	%r11731, %r11726, %r20284;
	st.local.v2.u32 	[%rd1+136], {%r11731, %r11730};
	ld.local.v2.u32 	{%r11732, %r11733}, [%rd1+144];
	or.b32  	%r11736, %r11733, %r20281;
	or.b32  	%r11737, %r11732, %r20282;
	st.local.v2.u32 	[%rd1+144], {%r11737, %r11736};
	ld.local.v2.u32 	{%r11738, %r11739}, [%rd1+152];
	or.b32  	%r11742, %r11739, %r20279;
	or.b32  	%r11743, %r11738, %r20280;
	st.local.v2.u32 	[%rd1+152], {%r11743, %r11742};
	ld.local.v2.u32 	{%r11744, %r11745}, [%rd1+160];
	or.b32  	%r11748, %r11745, %r20277;
	or.b32  	%r11749, %r11744, %r20278;
	st.local.v2.u32 	[%rd1+160], {%r11749, %r11748};
	ld.local.v2.u32 	{%r11750, %r11751}, [%rd1+168];
	or.b32  	%r11754, %r11751, %r20275;
	or.b32  	%r11755, %r11750, %r20276;
	st.local.v2.u32 	[%rd1+168], {%r11755, %r11754};
	ld.local.v2.u32 	{%r11756, %r11757}, [%rd1+176];
	or.b32  	%r11760, %r11757, %r20273;
	or.b32  	%r11761, %r11756, %r20274;
	st.local.v2.u32 	[%rd1+176], {%r11761, %r11760};
	ld.local.v2.u32 	{%r11762, %r11763}, [%rd1+184];
	or.b32  	%r11766, %r11763, %r20271;
	or.b32  	%r11767, %r11762, %r20272;
	st.local.v2.u32 	[%rd1+184], {%r11767, %r11766};
	bra.uni 	$L__BB1_237;

$L__BB1_138:
	mov.u32 	%r20209, 0;
	// begin inline asm
	prmt.b32 %r20268, %r20209, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20269, %r3743, %r3741, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20270, %r3741, %r3739, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20263, %r3739, %r3737, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20264, %r3737, %r3735, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20265, %r3735, %r3733, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20266, %r3733, %r3731, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20259, %r3731, %r3729, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20260, %r3729, %r3727, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20261, %r3727, %r3725, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20262, %r3725, %r3723, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20255, %r3723, %r3721, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20256, %r3721, %r3719, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20257, %r3719, %r3717, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20258, %r3717, %r3715, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20251, %r3715, %r3713, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20252, %r3713, %r3711, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20253, %r3711, %r3709, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20254, %r3709, %r3707, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20247, %r3707, %r3705, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20248, %r3705, %r3703, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20249, %r3703, %r3701, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20250, %r3701, %r3699, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20243, %r3699, %r3697, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20244, %r3697, %r3695, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20245, %r3695, %r3693, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20246, %r3693, %r3691, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20239, %r3691, %r3689, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20240, %r3689, %r3687, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20241, %r3687, %r3685, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20242, %r3685, %r3683, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3681, %r20209, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	st.local.v2.u32 	[%rd2+112], {%r20209, %r20209};
	st.local.v4.u32 	[%rd2+96], {%r20209, %r20209, %r20209, %r20209};
	st.local.v4.u32 	[%rd2+80], {%r20209, %r20209, %r20209, %r20209};
	st.local.v4.u32 	[%rd2+64], {%r20209, %r20209, %r20209, %r20209};
	st.local.v4.u32 	[%rd2+48], {%r20209, %r20209, %r20209, %r20209};
	st.local.v4.u32 	[%rd2+32], {%r20209, %r20209, %r20209, %r20209};
	st.local.v4.u32 	[%rd2+16], {%r20209, %r20209, %r20209, %r20209};
	st.local.v4.u32 	[%rd2], {%r20209, %r20209, %r20209, %r20209};
	mov.u32 	%r20210, %r20209;
	mov.u32 	%r20211, %r20209;
	mov.u32 	%r20212, %r20209;
	mov.u32 	%r20213, %r20209;
	mov.u32 	%r20214, %r20209;
	mov.u32 	%r20215, %r20209;
	mov.u32 	%r20216, %r20209;
	mov.u32 	%r20217, %r20209;
	mov.u32 	%r20218, %r20209;
	mov.u32 	%r20219, %r20209;
	mov.u32 	%r20220, %r20209;
	mov.u32 	%r20221, %r20209;
	mov.u32 	%r20222, %r20209;
	mov.u32 	%r20223, %r20209;
	mov.u32 	%r20224, %r20209;
	mov.u32 	%r20225, %r20209;
	mov.u32 	%r20226, %r20209;
	mov.u32 	%r20227, %r20209;
	mov.u32 	%r20228, %r20209;
	mov.u32 	%r20229, %r20209;
	mov.u32 	%r20230, %r20209;
	mov.u32 	%r20231, %r20209;
	mov.u32 	%r20232, %r20209;
	mov.u32 	%r20233, %r20209;
	mov.u32 	%r20234, %r20209;
	mov.u32 	%r20235, %r20209;
	mov.u32 	%r20236, %r20209;
	mov.u32 	%r20237, %r20209;
	mov.u32 	%r20238, %r20209;
	mov.u32 	%r20267, %r20209;
	bra.uni 	$L__BB1_155;

$L__BB1_154:
	mov.u32 	%r20239, 0;
	// begin inline asm
	prmt.b32 %r20242, %r20239, %r3743, %r87;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20207, %r3743, %r3741, %r87;
	// end inline asm
	st.local.u32 	[%rd2+124], %r20207;
	// begin inline asm
	prmt.b32 %r20208, %r3741, %r3739, %r87;
	// end inline asm
	st.local.u32 	[%rd2+120], %r20208;
	// begin inline asm
	prmt.b32 %r20209, %r3739, %r3737, %r87;
	// end inline asm
	st.local.u32 	[%rd2+116], %r20209;
	// begin inline asm
	prmt.b32 %r20210, %r3737, %r3735, %r87;
	// end inline asm
	st.local.u32 	[%rd2+112], %r20210;
	// begin inline asm
	prmt.b32 %r20211, %r3735, %r3733, %r87;
	// end inline asm
	st.local.u32 	[%rd2+108], %r20211;
	// begin inline asm
	prmt.b32 %r20212, %r3733, %r3731, %r87;
	// end inline asm
	st.local.u32 	[%rd2+104], %r20212;
	// begin inline asm
	prmt.b32 %r20213, %r3731, %r3729, %r87;
	// end inline asm
	st.local.u32 	[%rd2+100], %r20213;
	// begin inline asm
	prmt.b32 %r20214, %r3729, %r3727, %r87;
	// end inline asm
	st.local.u32 	[%rd2+96], %r20214;
	// begin inline asm
	prmt.b32 %r20215, %r3727, %r3725, %r87;
	// end inline asm
	st.local.u32 	[%rd2+92], %r20215;
	// begin inline asm
	prmt.b32 %r20216, %r3725, %r3723, %r87;
	// end inline asm
	st.local.u32 	[%rd2+88], %r20216;
	// begin inline asm
	prmt.b32 %r20217, %r3723, %r3721, %r87;
	// end inline asm
	st.local.u32 	[%rd2+84], %r20217;
	// begin inline asm
	prmt.b32 %r20218, %r3721, %r3719, %r87;
	// end inline asm
	st.local.u32 	[%rd2+80], %r20218;
	// begin inline asm
	prmt.b32 %r20219, %r3719, %r3717, %r87;
	// end inline asm
	st.local.u32 	[%rd2+76], %r20219;
	// begin inline asm
	prmt.b32 %r20220, %r3717, %r3715, %r87;
	// end inline asm
	st.local.u32 	[%rd2+72], %r20220;
	// begin inline asm
	prmt.b32 %r20221, %r3715, %r3713, %r87;
	// end inline asm
	st.local.u32 	[%rd2+68], %r20221;
	// begin inline asm
	prmt.b32 %r20222, %r3713, %r3711, %r87;
	// end inline asm
	st.local.u32 	[%rd2+64], %r20222;
	// begin inline asm
	prmt.b32 %r20223, %r3711, %r3709, %r87;
	// end inline asm
	st.local.u32 	[%rd2+60], %r20223;
	// begin inline asm
	prmt.b32 %r20224, %r3709, %r3707, %r87;
	// end inline asm
	st.local.u32 	[%rd2+56], %r20224;
	// begin inline asm
	prmt.b32 %r20225, %r3707, %r3705, %r87;
	// end inline asm
	st.local.u32 	[%rd2+52], %r20225;
	// begin inline asm
	prmt.b32 %r20226, %r3705, %r3703, %r87;
	// end inline asm
	st.local.u32 	[%rd2+48], %r20226;
	// begin inline asm
	prmt.b32 %r20227, %r3703, %r3701, %r87;
	// end inline asm
	st.local.u32 	[%rd2+44], %r20227;
	// begin inline asm
	prmt.b32 %r20228, %r3701, %r3699, %r87;
	// end inline asm
	st.local.u32 	[%rd2+40], %r20228;
	// begin inline asm
	prmt.b32 %r20229, %r3699, %r3697, %r87;
	// end inline asm
	st.local.u32 	[%rd2+36], %r20229;
	// begin inline asm
	prmt.b32 %r20230, %r3697, %r3695, %r87;
	// end inline asm
	st.local.u32 	[%rd2+32], %r20230;
	// begin inline asm
	prmt.b32 %r20231, %r3695, %r3693, %r87;
	// end inline asm
	st.local.u32 	[%rd2+28], %r20231;
	// begin inline asm
	prmt.b32 %r20232, %r3693, %r3691, %r87;
	// end inline asm
	st.local.u32 	[%rd2+24], %r20232;
	// begin inline asm
	prmt.b32 %r20233, %r3691, %r3689, %r87;
	// end inline asm
	st.local.u32 	[%rd2+20], %r20233;
	// begin inline asm
	prmt.b32 %r20234, %r3689, %r3687, %r87;
	// end inline asm
	st.local.u32 	[%rd2+16], %r20234;
	// begin inline asm
	prmt.b32 %r20235, %r3687, %r3685, %r87;
	// end inline asm
	st.local.u32 	[%rd2+12], %r20235;
	// begin inline asm
	prmt.b32 %r20236, %r3685, %r3683, %r87;
	// end inline asm
	st.local.u32 	[%rd2+8], %r20236;
	// begin inline asm
	prmt.b32 %r20237, %r3683, %r3681, %r87;
	// end inline asm
	st.local.u32 	[%rd2+4], %r20237;
	// begin inline asm
	prmt.b32 %r20238, %r3681, %r20239, %r87;
	// end inline asm
	st.local.u32 	[%rd2], %r20238;
	mov.u32 	%r20240, %r20239;
	mov.u32 	%r20241, %r20239;
	mov.u32 	%r20243, %r20239;
	mov.u32 	%r20244, %r20239;
	mov.u32 	%r20245, %r20239;
	mov.u32 	%r20246, %r20239;
	mov.u32 	%r20247, %r20239;
	mov.u32 	%r20248, %r20239;
	mov.u32 	%r20249, %r20239;
	mov.u32 	%r20250, %r20239;
	mov.u32 	%r20251, %r20239;
	mov.u32 	%r20252, %r20239;
	mov.u32 	%r20253, %r20239;
	mov.u32 	%r20254, %r20239;
	mov.u32 	%r20255, %r20239;
	mov.u32 	%r20256, %r20239;
	mov.u32 	%r20257, %r20239;
	mov.u32 	%r20258, %r20239;
	mov.u32 	%r20259, %r20239;
	mov.u32 	%r20260, %r20239;
	mov.u32 	%r20261, %r20239;
	mov.u32 	%r20262, %r20239;
	mov.u32 	%r20263, %r20239;
	mov.u32 	%r20264, %r20239;
	mov.u32 	%r20265, %r20239;
	mov.u32 	%r20266, %r20239;
	mov.u32 	%r20267, %r20239;
	mov.u32 	%r20268, %r20239;
	mov.u32 	%r20269, %r20239;
	mov.u32 	%r20270, %r20239;

$L__BB1_155:
	ld.local.v2.u32 	{%r8968, %r8969}, [%rd1+64];
	ld.local.v2.u32 	{%r8972, %r8973}, [%rd1+72];
	ld.local.v2.u32 	{%r8976, %r8977}, [%rd1+80];
	ld.local.v2.u32 	{%r8980, %r8981}, [%rd1+88];
	ld.local.v2.u32 	{%r8984, %r8985}, [%rd1+96];
	ld.local.v2.u32 	{%r8988, %r8989}, [%rd1+104];
	ld.local.v2.u32 	{%r8992, %r8993}, [%rd1+112];
	ld.local.v2.u32 	{%r8996, %r8997}, [%rd1+120];
	ld.local.v2.u32 	{%r9000, %r9001}, [%rd1+128];
	ld.local.v2.u32 	{%r9004, %r9005}, [%rd1+136];
	ld.local.v2.u32 	{%r9008, %r9009}, [%rd1+144];
	ld.local.v2.u32 	{%r9012, %r9013}, [%rd1+152];
	ld.local.v2.u32 	{%r9016, %r9017}, [%rd1+160];
	ld.local.v2.u32 	{%r9020, %r9021}, [%rd1+168];
	ld.local.v2.u32 	{%r9024, %r9025}, [%rd1+176];
	ld.local.v2.u32 	{%r9028, %r9029}, [%rd1+184];
	or.b32  	%r9032, %r8968, %r20238;
	or.b32  	%r9033, %r8969, %r20237;
	mov.b64 	%rd118, {%r9033, %r9032};
	or.b32  	%r9034, %r8972, %r20236;
	or.b32  	%r9035, %r8973, %r20235;
	mov.b64 	%rd119, {%r9035, %r9034};
	or.b32  	%r9036, %r8976, %r20234;
	or.b32  	%r9037, %r8977, %r20233;
	mov.b64 	%rd120, {%r9037, %r9036};
	or.b32  	%r9038, %r8980, %r20232;
	or.b32  	%r9039, %r8981, %r20231;
	mov.b64 	%rd121, {%r9039, %r9038};
	or.b32  	%r9040, %r8984, %r20230;
	or.b32  	%r9041, %r8985, %r20229;
	mov.b64 	%rd122, {%r9041, %r9040};
	or.b32  	%r9042, %r8988, %r20228;
	or.b32  	%r9043, %r8989, %r20227;
	mov.b64 	%rd123, {%r9043, %r9042};
	or.b32  	%r9044, %r8992, %r20226;
	or.b32  	%r9045, %r8993, %r20225;
	mov.b64 	%rd124, {%r9045, %r9044};
	or.b32  	%r9046, %r8996, %r20224;
	or.b32  	%r9047, %r8997, %r20223;
	mov.b64 	%rd125, {%r9047, %r9046};
	or.b32  	%r9048, %r9000, %r20222;
	or.b32  	%r9049, %r9001, %r20221;
	mov.b64 	%rd126, {%r9049, %r9048};
	or.b32  	%r9050, %r9004, %r20220;
	or.b32  	%r9051, %r9005, %r20219;
	mov.b64 	%rd127, {%r9051, %r9050};
	or.b32  	%r9052, %r9008, %r20218;
	or.b32  	%r9053, %r9009, %r20217;
	mov.b64 	%rd128, {%r9053, %r9052};
	or.b32  	%r9054, %r9012, %r20216;
	or.b32  	%r9055, %r9013, %r20215;
	mov.b64 	%rd129, {%r9055, %r9054};
	or.b32  	%r9056, %r9016, %r20214;
	or.b32  	%r9057, %r9017, %r20213;
	mov.b64 	%rd130, {%r9057, %r9056};
	or.b32  	%r9058, %r9020, %r20212;
	or.b32  	%r9059, %r9021, %r20211;
	mov.b64 	%rd131, {%r9059, %r9058};
	or.b32  	%r9060, %r9024, %r20210;
	or.b32  	%r9061, %r9025, %r20209;
	mov.b64 	%rd132, {%r9061, %r9060};
	or.b32  	%r9062, %r9028, %r20208;
	or.b32  	%r9063, %r9029, %r20207;
	mov.b64 	%rd133, {%r9063, %r9062};
	ld.local.u64 	%rd134, [%rd1+32];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd134, 50;
	shr.b64 	%rhs, %rd134, 14;
	add.u64 	%rd135, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd134, 46;
	shr.b64 	%rhs, %rd134, 18;
	add.u64 	%rd136, %lhs, %rhs;
	}
	xor.b64  	%rd137, %rd135, %rd136;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd134, 23;
	shr.b64 	%rhs, %rd134, 41;
	add.u64 	%rd138, %lhs, %rhs;
	}
	xor.b64  	%rd139, %rd137, %rd138;
	ld.local.u64 	%rd140, [%rd1+48];
	ld.local.u64 	%rd141, [%rd1+40];
	xor.b64  	%rd142, %rd140, %rd141;
	and.b64  	%rd143, %rd142, %rd134;
	xor.b64  	%rd144, %rd143, %rd140;
	ld.local.u64 	%rd145, [%rd1+56];
	add.s64 	%rd146, %rd118, %rd145;
	add.s64 	%rd147, %rd146, %rd139;
	add.s64 	%rd148, %rd147, %rd144;
	add.s64 	%rd149, %rd148, 4794697086780616226;
	ld.local.u64 	%rd150, [%rd1+24];
	add.s64 	%rd151, %rd149, %rd150;
	ld.local.u64 	%rd152, [%rd1];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd152, 36;
	shr.b64 	%rhs, %rd152, 28;
	add.u64 	%rd153, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd152, 30;
	shr.b64 	%rhs, %rd152, 34;
	add.u64 	%rd154, %lhs, %rhs;
	}
	xor.b64  	%rd155, %rd153, %rd154;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd152, 25;
	shr.b64 	%rhs, %rd152, 39;
	add.u64 	%rd156, %lhs, %rhs;
	}
	xor.b64  	%rd157, %rd155, %rd156;
	ld.local.u64 	%rd158, [%rd1+8];
	and.b64  	%rd159, %rd158, %rd152;
	xor.b64  	%rd160, %rd158, %rd152;
	ld.local.u64 	%rd161, [%rd1+16];
	and.b64  	%rd162, %rd161, %rd160;
	or.b64  	%rd163, %rd162, %rd159;
	add.s64 	%rd164, %rd163, %rd157;
	add.s64 	%rd165, %rd164, %rd149;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd151, 50;
	shr.b64 	%rhs, %rd151, 14;
	add.u64 	%rd166, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd151, 46;
	shr.b64 	%rhs, %rd151, 18;
	add.u64 	%rd167, %lhs, %rhs;
	}
	xor.b64  	%rd168, %rd166, %rd167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd151, 23;
	shr.b64 	%rhs, %rd151, 41;
	add.u64 	%rd169, %lhs, %rhs;
	}
	xor.b64  	%rd170, %rd168, %rd169;
	xor.b64  	%rd171, %rd141, %rd134;
	and.b64  	%rd172, %rd151, %rd171;
	xor.b64  	%rd173, %rd172, %rd141;
	add.s64 	%rd174, %rd119, %rd140;
	add.s64 	%rd175, %rd174, %rd173;
	add.s64 	%rd176, %rd175, %rd170;
	add.s64 	%rd177, %rd176, 8158064640168781261;
	add.s64 	%rd178, %rd177, %rd161;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd165, 36;
	shr.b64 	%rhs, %rd165, 28;
	add.u64 	%rd179, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd165, 30;
	shr.b64 	%rhs, %rd165, 34;
	add.u64 	%rd180, %lhs, %rhs;
	}
	xor.b64  	%rd181, %rd179, %rd180;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd165, 25;
	shr.b64 	%rhs, %rd165, 39;
	add.u64 	%rd182, %lhs, %rhs;
	}
	xor.b64  	%rd183, %rd181, %rd182;
	and.b64  	%rd184, %rd165, %rd152;
	xor.b64  	%rd185, %rd165, %rd152;
	and.b64  	%rd186, %rd185, %rd158;
	or.b64  	%rd187, %rd186, %rd184;
	add.s64 	%rd188, %rd187, %rd183;
	add.s64 	%rd189, %rd188, %rd177;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd178, 50;
	shr.b64 	%rhs, %rd178, 14;
	add.u64 	%rd190, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd178, 46;
	shr.b64 	%rhs, %rd178, 18;
	add.u64 	%rd191, %lhs, %rhs;
	}
	xor.b64  	%rd192, %rd190, %rd191;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd178, 23;
	shr.b64 	%rhs, %rd178, 41;
	add.u64 	%rd193, %lhs, %rhs;
	}
	xor.b64  	%rd194, %rd192, %rd193;
	xor.b64  	%rd195, %rd151, %rd134;
	and.b64  	%rd196, %rd178, %rd195;
	xor.b64  	%rd197, %rd196, %rd134;
	add.s64 	%rd198, %rd120, %rd141;
	add.s64 	%rd199, %rd198, %rd197;
	add.s64 	%rd200, %rd199, %rd194;
	add.s64 	%rd201, %rd200, -5349999486874862801;
	add.s64 	%rd202, %rd201, %rd158;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd189, 36;
	shr.b64 	%rhs, %rd189, 28;
	add.u64 	%rd203, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd189, 30;
	shr.b64 	%rhs, %rd189, 34;
	add.u64 	%rd204, %lhs, %rhs;
	}
	xor.b64  	%rd205, %rd203, %rd204;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd189, 25;
	shr.b64 	%rhs, %rd189, 39;
	add.u64 	%rd206, %lhs, %rhs;
	}
	xor.b64  	%rd207, %rd205, %rd206;
	and.b64  	%rd208, %rd189, %rd165;
	xor.b64  	%rd209, %rd189, %rd165;
	and.b64  	%rd210, %rd209, %rd152;
	or.b64  	%rd211, %rd210, %rd208;
	add.s64 	%rd212, %rd211, %rd207;
	add.s64 	%rd213, %rd212, %rd201;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd202, 50;
	shr.b64 	%rhs, %rd202, 14;
	add.u64 	%rd214, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd202, 46;
	shr.b64 	%rhs, %rd202, 18;
	add.u64 	%rd215, %lhs, %rhs;
	}
	xor.b64  	%rd216, %rd214, %rd215;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd202, 23;
	shr.b64 	%rhs, %rd202, 41;
	add.u64 	%rd217, %lhs, %rhs;
	}
	xor.b64  	%rd218, %rd216, %rd217;
	xor.b64  	%rd219, %rd178, %rd151;
	and.b64  	%rd220, %rd202, %rd219;
	xor.b64  	%rd221, %rd220, %rd151;
	add.s64 	%rd222, %rd121, %rd134;
	add.s64 	%rd223, %rd222, %rd221;
	add.s64 	%rd224, %rd223, %rd218;
	add.s64 	%rd225, %rd224, -1606136188198331460;
	add.s64 	%rd226, %rd225, %rd152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd213, 36;
	shr.b64 	%rhs, %rd213, 28;
	add.u64 	%rd227, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd213, 30;
	shr.b64 	%rhs, %rd213, 34;
	add.u64 	%rd228, %lhs, %rhs;
	}
	xor.b64  	%rd229, %rd227, %rd228;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd213, 25;
	shr.b64 	%rhs, %rd213, 39;
	add.u64 	%rd230, %lhs, %rhs;
	}
	xor.b64  	%rd231, %rd229, %rd230;
	and.b64  	%rd232, %rd213, %rd189;
	xor.b64  	%rd233, %rd213, %rd189;
	and.b64  	%rd234, %rd233, %rd165;
	or.b64  	%rd235, %rd234, %rd232;
	add.s64 	%rd236, %rd235, %rd231;
	add.s64 	%rd237, %rd236, %rd225;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd226, 50;
	shr.b64 	%rhs, %rd226, 14;
	add.u64 	%rd238, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd226, 46;
	shr.b64 	%rhs, %rd226, 18;
	add.u64 	%rd239, %lhs, %rhs;
	}
	xor.b64  	%rd240, %rd238, %rd239;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd226, 23;
	shr.b64 	%rhs, %rd226, 41;
	add.u64 	%rd241, %lhs, %rhs;
	}
	xor.b64  	%rd242, %rd240, %rd241;
	xor.b64  	%rd243, %rd202, %rd178;
	and.b64  	%rd244, %rd226, %rd243;
	xor.b64  	%rd245, %rd244, %rd178;
	add.s64 	%rd246, %rd122, %rd151;
	add.s64 	%rd247, %rd246, %rd245;
	add.s64 	%rd248, %rd247, %rd242;
	add.s64 	%rd249, %rd248, 4131703408338449720;
	add.s64 	%rd250, %rd249, %rd165;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd237, 36;
	shr.b64 	%rhs, %rd237, 28;
	add.u64 	%rd251, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd237, 30;
	shr.b64 	%rhs, %rd237, 34;
	add.u64 	%rd252, %lhs, %rhs;
	}
	xor.b64  	%rd253, %rd251, %rd252;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd237, 25;
	shr.b64 	%rhs, %rd237, 39;
	add.u64 	%rd254, %lhs, %rhs;
	}
	xor.b64  	%rd255, %rd253, %rd254;
	and.b64  	%rd256, %rd237, %rd213;
	xor.b64  	%rd257, %rd237, %rd213;
	and.b64  	%rd258, %rd257, %rd189;
	or.b64  	%rd259, %rd258, %rd256;
	add.s64 	%rd260, %rd259, %rd255;
	add.s64 	%rd261, %rd260, %rd249;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd250, 50;
	shr.b64 	%rhs, %rd250, 14;
	add.u64 	%rd262, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd250, 46;
	shr.b64 	%rhs, %rd250, 18;
	add.u64 	%rd263, %lhs, %rhs;
	}
	xor.b64  	%rd264, %rd262, %rd263;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd250, 23;
	shr.b64 	%rhs, %rd250, 41;
	add.u64 	%rd265, %lhs, %rhs;
	}
	xor.b64  	%rd266, %rd264, %rd265;
	xor.b64  	%rd267, %rd226, %rd202;
	and.b64  	%rd268, %rd250, %rd267;
	xor.b64  	%rd269, %rd268, %rd202;
	add.s64 	%rd270, %rd123, %rd178;
	add.s64 	%rd271, %rd270, %rd269;
	add.s64 	%rd272, %rd271, %rd266;
	add.s64 	%rd273, %rd272, 6480981068601479193;
	add.s64 	%rd274, %rd273, %rd189;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd261, 36;
	shr.b64 	%rhs, %rd261, 28;
	add.u64 	%rd275, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd261, 30;
	shr.b64 	%rhs, %rd261, 34;
	add.u64 	%rd276, %lhs, %rhs;
	}
	xor.b64  	%rd277, %rd275, %rd276;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd261, 25;
	shr.b64 	%rhs, %rd261, 39;
	add.u64 	%rd278, %lhs, %rhs;
	}
	xor.b64  	%rd279, %rd277, %rd278;
	and.b64  	%rd280, %rd261, %rd237;
	xor.b64  	%rd281, %rd261, %rd237;
	and.b64  	%rd282, %rd281, %rd213;
	or.b64  	%rd283, %rd282, %rd280;
	add.s64 	%rd284, %rd283, %rd279;
	add.s64 	%rd285, %rd284, %rd273;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd274, 50;
	shr.b64 	%rhs, %rd274, 14;
	add.u64 	%rd286, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd274, 46;
	shr.b64 	%rhs, %rd274, 18;
	add.u64 	%rd287, %lhs, %rhs;
	}
	xor.b64  	%rd288, %rd286, %rd287;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd274, 23;
	shr.b64 	%rhs, %rd274, 41;
	add.u64 	%rd289, %lhs, %rhs;
	}
	xor.b64  	%rd290, %rd288, %rd289;
	xor.b64  	%rd291, %rd250, %rd226;
	and.b64  	%rd292, %rd274, %rd291;
	xor.b64  	%rd293, %rd292, %rd226;
	add.s64 	%rd294, %rd124, %rd202;
	add.s64 	%rd295, %rd294, %rd293;
	add.s64 	%rd296, %rd295, %rd290;
	add.s64 	%rd297, %rd296, -7908458776815382629;
	add.s64 	%rd298, %rd297, %rd213;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd285, 36;
	shr.b64 	%rhs, %rd285, 28;
	add.u64 	%rd299, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd285, 30;
	shr.b64 	%rhs, %rd285, 34;
	add.u64 	%rd300, %lhs, %rhs;
	}
	xor.b64  	%rd301, %rd299, %rd300;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd285, 25;
	shr.b64 	%rhs, %rd285, 39;
	add.u64 	%rd302, %lhs, %rhs;
	}
	xor.b64  	%rd303, %rd301, %rd302;
	and.b64  	%rd304, %rd285, %rd261;
	xor.b64  	%rd305, %rd285, %rd261;
	and.b64  	%rd306, %rd305, %rd237;
	or.b64  	%rd307, %rd306, %rd304;
	add.s64 	%rd308, %rd307, %rd303;
	add.s64 	%rd309, %rd308, %rd297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd298, 50;
	shr.b64 	%rhs, %rd298, 14;
	add.u64 	%rd310, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd298, 46;
	shr.b64 	%rhs, %rd298, 18;
	add.u64 	%rd311, %lhs, %rhs;
	}
	xor.b64  	%rd312, %rd310, %rd311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd298, 23;
	shr.b64 	%rhs, %rd298, 41;
	add.u64 	%rd313, %lhs, %rhs;
	}
	xor.b64  	%rd314, %rd312, %rd313;
	xor.b64  	%rd315, %rd274, %rd250;
	and.b64  	%rd316, %rd298, %rd315;
	xor.b64  	%rd317, %rd316, %rd250;
	add.s64 	%rd318, %rd125, %rd226;
	add.s64 	%rd319, %rd318, %rd317;
	add.s64 	%rd320, %rd319, %rd314;
	add.s64 	%rd321, %rd320, -6116909921290321640;
	add.s64 	%rd322, %rd321, %rd237;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd309, 36;
	shr.b64 	%rhs, %rd309, 28;
	add.u64 	%rd323, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd309, 30;
	shr.b64 	%rhs, %rd309, 34;
	add.u64 	%rd324, %lhs, %rhs;
	}
	xor.b64  	%rd325, %rd323, %rd324;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd309, 25;
	shr.b64 	%rhs, %rd309, 39;
	add.u64 	%rd326, %lhs, %rhs;
	}
	xor.b64  	%rd327, %rd325, %rd326;
	and.b64  	%rd328, %rd309, %rd285;
	xor.b64  	%rd329, %rd309, %rd285;
	and.b64  	%rd330, %rd329, %rd261;
	or.b64  	%rd331, %rd330, %rd328;
	add.s64 	%rd332, %rd331, %rd327;
	add.s64 	%rd333, %rd332, %rd321;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd322, 50;
	shr.b64 	%rhs, %rd322, 14;
	add.u64 	%rd334, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd322, 46;
	shr.b64 	%rhs, %rd322, 18;
	add.u64 	%rd335, %lhs, %rhs;
	}
	xor.b64  	%rd336, %rd334, %rd335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd322, 23;
	shr.b64 	%rhs, %rd322, 41;
	add.u64 	%rd337, %lhs, %rhs;
	}
	xor.b64  	%rd338, %rd336, %rd337;
	xor.b64  	%rd339, %rd298, %rd274;
	and.b64  	%rd340, %rd322, %rd339;
	xor.b64  	%rd341, %rd340, %rd274;
	add.s64 	%rd342, %rd126, %rd250;
	add.s64 	%rd343, %rd342, %rd341;
	add.s64 	%rd344, %rd343, %rd338;
	add.s64 	%rd345, %rd344, -2880145864133508542;
	add.s64 	%rd346, %rd345, %rd261;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd333, 36;
	shr.b64 	%rhs, %rd333, 28;
	add.u64 	%rd347, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd333, 30;
	shr.b64 	%rhs, %rd333, 34;
	add.u64 	%rd348, %lhs, %rhs;
	}
	xor.b64  	%rd349, %rd347, %rd348;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd333, 25;
	shr.b64 	%rhs, %rd333, 39;
	add.u64 	%rd350, %lhs, %rhs;
	}
	xor.b64  	%rd351, %rd349, %rd350;
	and.b64  	%rd352, %rd333, %rd309;
	xor.b64  	%rd353, %rd333, %rd309;
	and.b64  	%rd354, %rd353, %rd285;
	or.b64  	%rd355, %rd354, %rd352;
	add.s64 	%rd356, %rd355, %rd351;
	add.s64 	%rd357, %rd356, %rd345;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd346, 50;
	shr.b64 	%rhs, %rd346, 14;
	add.u64 	%rd358, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd346, 46;
	shr.b64 	%rhs, %rd346, 18;
	add.u64 	%rd359, %lhs, %rhs;
	}
	xor.b64  	%rd360, %rd358, %rd359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd346, 23;
	shr.b64 	%rhs, %rd346, 41;
	add.u64 	%rd361, %lhs, %rhs;
	}
	xor.b64  	%rd362, %rd360, %rd361;
	xor.b64  	%rd363, %rd322, %rd298;
	and.b64  	%rd364, %rd346, %rd363;
	xor.b64  	%rd365, %rd364, %rd298;
	add.s64 	%rd366, %rd127, %rd274;
	add.s64 	%rd367, %rd366, %rd365;
	add.s64 	%rd368, %rd367, %rd362;
	add.s64 	%rd369, %rd368, 1334009975649890238;
	add.s64 	%rd370, %rd369, %rd285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd357, 36;
	shr.b64 	%rhs, %rd357, 28;
	add.u64 	%rd371, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd357, 30;
	shr.b64 	%rhs, %rd357, 34;
	add.u64 	%rd372, %lhs, %rhs;
	}
	xor.b64  	%rd373, %rd371, %rd372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd357, 25;
	shr.b64 	%rhs, %rd357, 39;
	add.u64 	%rd374, %lhs, %rhs;
	}
	xor.b64  	%rd375, %rd373, %rd374;
	and.b64  	%rd376, %rd357, %rd333;
	xor.b64  	%rd377, %rd357, %rd333;
	and.b64  	%rd378, %rd377, %rd309;
	or.b64  	%rd379, %rd378, %rd376;
	add.s64 	%rd380, %rd379, %rd375;
	add.s64 	%rd381, %rd380, %rd369;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd370, 50;
	shr.b64 	%rhs, %rd370, 14;
	add.u64 	%rd382, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd370, 46;
	shr.b64 	%rhs, %rd370, 18;
	add.u64 	%rd383, %lhs, %rhs;
	}
	xor.b64  	%rd384, %rd382, %rd383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd370, 23;
	shr.b64 	%rhs, %rd370, 41;
	add.u64 	%rd385, %lhs, %rhs;
	}
	xor.b64  	%rd386, %rd384, %rd385;
	xor.b64  	%rd387, %rd346, %rd322;
	and.b64  	%rd388, %rd370, %rd387;
	xor.b64  	%rd389, %rd388, %rd322;
	add.s64 	%rd390, %rd128, %rd298;
	add.s64 	%rd391, %rd390, %rd389;
	add.s64 	%rd392, %rd391, %rd386;
	add.s64 	%rd393, %rd392, 2608012711638119052;
	add.s64 	%rd394, %rd393, %rd309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd381, 36;
	shr.b64 	%rhs, %rd381, 28;
	add.u64 	%rd395, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd381, 30;
	shr.b64 	%rhs, %rd381, 34;
	add.u64 	%rd396, %lhs, %rhs;
	}
	xor.b64  	%rd397, %rd395, %rd396;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd381, 25;
	shr.b64 	%rhs, %rd381, 39;
	add.u64 	%rd398, %lhs, %rhs;
	}
	xor.b64  	%rd399, %rd397, %rd398;
	and.b64  	%rd400, %rd381, %rd357;
	xor.b64  	%rd401, %rd381, %rd357;
	and.b64  	%rd402, %rd401, %rd333;
	or.b64  	%rd403, %rd402, %rd400;
	add.s64 	%rd404, %rd403, %rd399;
	add.s64 	%rd405, %rd404, %rd393;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd394, 50;
	shr.b64 	%rhs, %rd394, 14;
	add.u64 	%rd406, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd394, 46;
	shr.b64 	%rhs, %rd394, 18;
	add.u64 	%rd407, %lhs, %rhs;
	}
	xor.b64  	%rd408, %rd406, %rd407;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd394, 23;
	shr.b64 	%rhs, %rd394, 41;
	add.u64 	%rd409, %lhs, %rhs;
	}
	xor.b64  	%rd410, %rd408, %rd409;
	xor.b64  	%rd411, %rd370, %rd346;
	and.b64  	%rd412, %rd394, %rd411;
	xor.b64  	%rd413, %rd412, %rd346;
	add.s64 	%rd414, %rd129, %rd322;
	add.s64 	%rd415, %rd414, %rd413;
	add.s64 	%rd416, %rd415, %rd410;
	add.s64 	%rd417, %rd416, 6128411473006802146;
	add.s64 	%rd418, %rd417, %rd333;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd405, 36;
	shr.b64 	%rhs, %rd405, 28;
	add.u64 	%rd419, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd405, 30;
	shr.b64 	%rhs, %rd405, 34;
	add.u64 	%rd420, %lhs, %rhs;
	}
	xor.b64  	%rd421, %rd419, %rd420;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd405, 25;
	shr.b64 	%rhs, %rd405, 39;
	add.u64 	%rd422, %lhs, %rhs;
	}
	xor.b64  	%rd423, %rd421, %rd422;
	and.b64  	%rd424, %rd405, %rd381;
	xor.b64  	%rd425, %rd405, %rd381;
	and.b64  	%rd426, %rd425, %rd357;
	or.b64  	%rd427, %rd426, %rd424;
	add.s64 	%rd428, %rd427, %rd423;
	add.s64 	%rd429, %rd428, %rd417;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd418, 50;
	shr.b64 	%rhs, %rd418, 14;
	add.u64 	%rd430, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd418, 46;
	shr.b64 	%rhs, %rd418, 18;
	add.u64 	%rd431, %lhs, %rhs;
	}
	xor.b64  	%rd432, %rd430, %rd431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd418, 23;
	shr.b64 	%rhs, %rd418, 41;
	add.u64 	%rd433, %lhs, %rhs;
	}
	xor.b64  	%rd434, %rd432, %rd433;
	xor.b64  	%rd435, %rd394, %rd370;
	and.b64  	%rd436, %rd418, %rd435;
	xor.b64  	%rd437, %rd436, %rd370;
	add.s64 	%rd438, %rd130, %rd346;
	add.s64 	%rd439, %rd438, %rd437;
	add.s64 	%rd440, %rd439, %rd434;
	add.s64 	%rd441, %rd440, 8268148722764581231;
	add.s64 	%rd442, %rd441, %rd357;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd429, 36;
	shr.b64 	%rhs, %rd429, 28;
	add.u64 	%rd443, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd429, 30;
	shr.b64 	%rhs, %rd429, 34;
	add.u64 	%rd444, %lhs, %rhs;
	}
	xor.b64  	%rd445, %rd443, %rd444;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd429, 25;
	shr.b64 	%rhs, %rd429, 39;
	add.u64 	%rd446, %lhs, %rhs;
	}
	xor.b64  	%rd447, %rd445, %rd446;
	and.b64  	%rd448, %rd429, %rd405;
	xor.b64  	%rd449, %rd429, %rd405;
	and.b64  	%rd450, %rd449, %rd381;
	or.b64  	%rd451, %rd450, %rd448;
	add.s64 	%rd452, %rd451, %rd447;
	add.s64 	%rd453, %rd452, %rd441;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd442, 50;
	shr.b64 	%rhs, %rd442, 14;
	add.u64 	%rd454, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd442, 46;
	shr.b64 	%rhs, %rd442, 18;
	add.u64 	%rd455, %lhs, %rhs;
	}
	xor.b64  	%rd456, %rd454, %rd455;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd442, 23;
	shr.b64 	%rhs, %rd442, 41;
	add.u64 	%rd457, %lhs, %rhs;
	}
	xor.b64  	%rd458, %rd456, %rd457;
	xor.b64  	%rd459, %rd418, %rd394;
	and.b64  	%rd460, %rd442, %rd459;
	xor.b64  	%rd461, %rd460, %rd394;
	add.s64 	%rd462, %rd131, %rd370;
	add.s64 	%rd463, %rd462, %rd461;
	add.s64 	%rd464, %rd463, %rd458;
	add.s64 	%rd465, %rd464, -9160688886553864527;
	add.s64 	%rd466, %rd465, %rd381;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 36;
	shr.b64 	%rhs, %rd453, 28;
	add.u64 	%rd467, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 30;
	shr.b64 	%rhs, %rd453, 34;
	add.u64 	%rd468, %lhs, %rhs;
	}
	xor.b64  	%rd469, %rd467, %rd468;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 25;
	shr.b64 	%rhs, %rd453, 39;
	add.u64 	%rd470, %lhs, %rhs;
	}
	xor.b64  	%rd471, %rd469, %rd470;
	and.b64  	%rd472, %rd453, %rd429;
	xor.b64  	%rd473, %rd453, %rd429;
	and.b64  	%rd474, %rd473, %rd405;
	or.b64  	%rd475, %rd474, %rd472;
	add.s64 	%rd476, %rd475, %rd471;
	add.s64 	%rd477, %rd476, %rd465;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd466, 50;
	shr.b64 	%rhs, %rd466, 14;
	add.u64 	%rd478, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd466, 46;
	shr.b64 	%rhs, %rd466, 18;
	add.u64 	%rd479, %lhs, %rhs;
	}
	xor.b64  	%rd480, %rd478, %rd479;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd466, 23;
	shr.b64 	%rhs, %rd466, 41;
	add.u64 	%rd481, %lhs, %rhs;
	}
	xor.b64  	%rd482, %rd480, %rd481;
	xor.b64  	%rd483, %rd442, %rd418;
	and.b64  	%rd484, %rd466, %rd483;
	xor.b64  	%rd485, %rd484, %rd418;
	add.s64 	%rd486, %rd132, %rd394;
	add.s64 	%rd487, %rd486, %rd485;
	add.s64 	%rd488, %rd487, %rd482;
	add.s64 	%rd489, %rd488, -7215885187991268811;
	add.s64 	%rd490, %rd489, %rd405;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd477, 36;
	shr.b64 	%rhs, %rd477, 28;
	add.u64 	%rd491, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd477, 30;
	shr.b64 	%rhs, %rd477, 34;
	add.u64 	%rd492, %lhs, %rhs;
	}
	xor.b64  	%rd493, %rd491, %rd492;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd477, 25;
	shr.b64 	%rhs, %rd477, 39;
	add.u64 	%rd494, %lhs, %rhs;
	}
	xor.b64  	%rd495, %rd493, %rd494;
	and.b64  	%rd496, %rd477, %rd453;
	xor.b64  	%rd497, %rd477, %rd453;
	and.b64  	%rd498, %rd497, %rd429;
	or.b64  	%rd499, %rd498, %rd496;
	add.s64 	%rd500, %rd499, %rd495;
	add.s64 	%rd501, %rd500, %rd489;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd490, 50;
	shr.b64 	%rhs, %rd490, 14;
	add.u64 	%rd502, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd490, 46;
	shr.b64 	%rhs, %rd490, 18;
	add.u64 	%rd503, %lhs, %rhs;
	}
	xor.b64  	%rd504, %rd502, %rd503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd490, 23;
	shr.b64 	%rhs, %rd490, 41;
	add.u64 	%rd505, %lhs, %rhs;
	}
	xor.b64  	%rd506, %rd504, %rd505;
	xor.b64  	%rd507, %rd466, %rd442;
	and.b64  	%rd508, %rd490, %rd507;
	xor.b64  	%rd509, %rd508, %rd442;
	add.s64 	%rd510, %rd133, %rd418;
	add.s64 	%rd511, %rd510, %rd509;
	add.s64 	%rd512, %rd511, %rd506;
	add.s64 	%rd513, %rd512, -4495734319001033068;
	add.s64 	%rd514, %rd513, %rd429;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd501, 36;
	shr.b64 	%rhs, %rd501, 28;
	add.u64 	%rd515, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd501, 30;
	shr.b64 	%rhs, %rd501, 34;
	add.u64 	%rd516, %lhs, %rhs;
	}
	xor.b64  	%rd517, %rd515, %rd516;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd501, 25;
	shr.b64 	%rhs, %rd501, 39;
	add.u64 	%rd518, %lhs, %rhs;
	}
	xor.b64  	%rd519, %rd517, %rd518;
	and.b64  	%rd520, %rd501, %rd477;
	xor.b64  	%rd521, %rd501, %rd477;
	and.b64  	%rd522, %rd521, %rd453;
	or.b64  	%rd523, %rd522, %rd520;
	add.s64 	%rd524, %rd523, %rd519;
	add.s64 	%rd525, %rd524, %rd513;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd132, 45;
	shr.b64 	%rhs, %rd132, 19;
	add.u64 	%rd526, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd132, 3;
	shr.b64 	%rhs, %rd132, 61;
	add.u64 	%rd527, %lhs, %rhs;
	}
	xor.b64  	%rd528, %rd526, %rd527;
	shr.u64 	%rd529, %rd132, 6;
	xor.b64  	%rd530, %rd528, %rd529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd119, 63;
	shr.b64 	%rhs, %rd119, 1;
	add.u64 	%rd531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd119, 56;
	shr.b64 	%rhs, %rd119, 8;
	add.u64 	%rd532, %lhs, %rhs;
	}
	xor.b64  	%rd533, %rd531, %rd532;
	shr.u64 	%rd534, %rd119, 7;
	xor.b64  	%rd535, %rd533, %rd534;
	add.s64 	%rd536, %rd535, %rd118;
	add.s64 	%rd537, %rd536, %rd127;
	add.s64 	%rd538, %rd537, %rd530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd133, 45;
	shr.b64 	%rhs, %rd133, 19;
	add.u64 	%rd539, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd133, 3;
	shr.b64 	%rhs, %rd133, 61;
	add.u64 	%rd540, %lhs, %rhs;
	}
	xor.b64  	%rd541, %rd539, %rd540;
	shr.u64 	%rd542, %rd133, 6;
	xor.b64  	%rd543, %rd541, %rd542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd120, 63;
	shr.b64 	%rhs, %rd120, 1;
	add.u64 	%rd544, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd120, 56;
	shr.b64 	%rhs, %rd120, 8;
	add.u64 	%rd545, %lhs, %rhs;
	}
	xor.b64  	%rd546, %rd544, %rd545;
	shr.u64 	%rd547, %rd120, 7;
	xor.b64  	%rd548, %rd546, %rd547;
	add.s64 	%rd549, %rd548, %rd119;
	add.s64 	%rd550, %rd549, %rd128;
	add.s64 	%rd551, %rd550, %rd543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd538, 45;
	shr.b64 	%rhs, %rd538, 19;
	add.u64 	%rd552, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd538, 3;
	shr.b64 	%rhs, %rd538, 61;
	add.u64 	%rd553, %lhs, %rhs;
	}
	xor.b64  	%rd554, %rd552, %rd553;
	shr.u64 	%rd555, %rd538, 6;
	xor.b64  	%rd556, %rd554, %rd555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd121, 63;
	shr.b64 	%rhs, %rd121, 1;
	add.u64 	%rd557, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd121, 56;
	shr.b64 	%rhs, %rd121, 8;
	add.u64 	%rd558, %lhs, %rhs;
	}
	xor.b64  	%rd559, %rd557, %rd558;
	shr.u64 	%rd560, %rd121, 7;
	xor.b64  	%rd561, %rd559, %rd560;
	add.s64 	%rd562, %rd561, %rd120;
	add.s64 	%rd563, %rd562, %rd129;
	add.s64 	%rd564, %rd563, %rd556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd551, 45;
	shr.b64 	%rhs, %rd551, 19;
	add.u64 	%rd565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd551, 3;
	shr.b64 	%rhs, %rd551, 61;
	add.u64 	%rd566, %lhs, %rhs;
	}
	xor.b64  	%rd567, %rd565, %rd566;
	shr.u64 	%rd568, %rd551, 6;
	xor.b64  	%rd569, %rd567, %rd568;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd122, 63;
	shr.b64 	%rhs, %rd122, 1;
	add.u64 	%rd570, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd122, 56;
	shr.b64 	%rhs, %rd122, 8;
	add.u64 	%rd571, %lhs, %rhs;
	}
	xor.b64  	%rd572, %rd570, %rd571;
	shr.u64 	%rd573, %rd122, 7;
	xor.b64  	%rd574, %rd572, %rd573;
	add.s64 	%rd575, %rd574, %rd121;
	add.s64 	%rd576, %rd575, %rd130;
	add.s64 	%rd577, %rd576, %rd569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd564, 45;
	shr.b64 	%rhs, %rd564, 19;
	add.u64 	%rd578, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd564, 3;
	shr.b64 	%rhs, %rd564, 61;
	add.u64 	%rd579, %lhs, %rhs;
	}
	xor.b64  	%rd580, %rd578, %rd579;
	shr.u64 	%rd581, %rd564, 6;
	xor.b64  	%rd582, %rd580, %rd581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd123, 63;
	shr.b64 	%rhs, %rd123, 1;
	add.u64 	%rd583, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd123, 56;
	shr.b64 	%rhs, %rd123, 8;
	add.u64 	%rd584, %lhs, %rhs;
	}
	xor.b64  	%rd585, %rd583, %rd584;
	shr.u64 	%rd586, %rd123, 7;
	xor.b64  	%rd587, %rd585, %rd586;
	add.s64 	%rd588, %rd587, %rd122;
	add.s64 	%rd589, %rd588, %rd131;
	add.s64 	%rd590, %rd589, %rd582;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd577, 45;
	shr.b64 	%rhs, %rd577, 19;
	add.u64 	%rd591, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd577, 3;
	shr.b64 	%rhs, %rd577, 61;
	add.u64 	%rd592, %lhs, %rhs;
	}
	xor.b64  	%rd593, %rd591, %rd592;
	shr.u64 	%rd594, %rd577, 6;
	xor.b64  	%rd595, %rd593, %rd594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd124, 63;
	shr.b64 	%rhs, %rd124, 1;
	add.u64 	%rd596, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd124, 56;
	shr.b64 	%rhs, %rd124, 8;
	add.u64 	%rd597, %lhs, %rhs;
	}
	xor.b64  	%rd598, %rd596, %rd597;
	shr.u64 	%rd599, %rd124, 7;
	xor.b64  	%rd600, %rd598, %rd599;
	add.s64 	%rd601, %rd600, %rd123;
	add.s64 	%rd602, %rd601, %rd132;
	add.s64 	%rd603, %rd602, %rd595;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd590, 45;
	shr.b64 	%rhs, %rd590, 19;
	add.u64 	%rd604, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd590, 3;
	shr.b64 	%rhs, %rd590, 61;
	add.u64 	%rd605, %lhs, %rhs;
	}
	xor.b64  	%rd606, %rd604, %rd605;
	shr.u64 	%rd607, %rd590, 6;
	xor.b64  	%rd608, %rd606, %rd607;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd125, 63;
	shr.b64 	%rhs, %rd125, 1;
	add.u64 	%rd609, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd125, 56;
	shr.b64 	%rhs, %rd125, 8;
	add.u64 	%rd610, %lhs, %rhs;
	}
	xor.b64  	%rd611, %rd609, %rd610;
	shr.u64 	%rd612, %rd125, 7;
	xor.b64  	%rd613, %rd611, %rd612;
	add.s64 	%rd614, %rd613, %rd124;
	add.s64 	%rd615, %rd614, %rd133;
	add.s64 	%rd616, %rd615, %rd608;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd603, 45;
	shr.b64 	%rhs, %rd603, 19;
	add.u64 	%rd617, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd603, 3;
	shr.b64 	%rhs, %rd603, 61;
	add.u64 	%rd618, %lhs, %rhs;
	}
	xor.b64  	%rd619, %rd617, %rd618;
	shr.u64 	%rd620, %rd603, 6;
	xor.b64  	%rd621, %rd619, %rd620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd126, 63;
	shr.b64 	%rhs, %rd126, 1;
	add.u64 	%rd622, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd126, 56;
	shr.b64 	%rhs, %rd126, 8;
	add.u64 	%rd623, %lhs, %rhs;
	}
	xor.b64  	%rd624, %rd622, %rd623;
	shr.u64 	%rd625, %rd126, 7;
	xor.b64  	%rd626, %rd624, %rd625;
	add.s64 	%rd627, %rd626, %rd125;
	add.s64 	%rd628, %rd627, %rd538;
	add.s64 	%rd629, %rd628, %rd621;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd616, 45;
	shr.b64 	%rhs, %rd616, 19;
	add.u64 	%rd630, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd616, 3;
	shr.b64 	%rhs, %rd616, 61;
	add.u64 	%rd631, %lhs, %rhs;
	}
	xor.b64  	%rd632, %rd630, %rd631;
	shr.u64 	%rd633, %rd616, 6;
	xor.b64  	%rd634, %rd632, %rd633;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd127, 63;
	shr.b64 	%rhs, %rd127, 1;
	add.u64 	%rd635, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd127, 56;
	shr.b64 	%rhs, %rd127, 8;
	add.u64 	%rd636, %lhs, %rhs;
	}
	xor.b64  	%rd637, %rd635, %rd636;
	shr.u64 	%rd638, %rd127, 7;
	xor.b64  	%rd639, %rd637, %rd638;
	add.s64 	%rd640, %rd639, %rd126;
	add.s64 	%rd641, %rd640, %rd551;
	add.s64 	%rd642, %rd641, %rd634;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd629, 45;
	shr.b64 	%rhs, %rd629, 19;
	add.u64 	%rd643, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd629, 3;
	shr.b64 	%rhs, %rd629, 61;
	add.u64 	%rd644, %lhs, %rhs;
	}
	xor.b64  	%rd645, %rd643, %rd644;
	shr.u64 	%rd646, %rd629, 6;
	xor.b64  	%rd647, %rd645, %rd646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd128, 63;
	shr.b64 	%rhs, %rd128, 1;
	add.u64 	%rd648, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd128, 56;
	shr.b64 	%rhs, %rd128, 8;
	add.u64 	%rd649, %lhs, %rhs;
	}
	xor.b64  	%rd650, %rd648, %rd649;
	shr.u64 	%rd651, %rd128, 7;
	xor.b64  	%rd652, %rd650, %rd651;
	add.s64 	%rd653, %rd652, %rd127;
	add.s64 	%rd654, %rd653, %rd564;
	add.s64 	%rd655, %rd654, %rd647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd642, 45;
	shr.b64 	%rhs, %rd642, 19;
	add.u64 	%rd656, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd642, 3;
	shr.b64 	%rhs, %rd642, 61;
	add.u64 	%rd657, %lhs, %rhs;
	}
	xor.b64  	%rd658, %rd656, %rd657;
	shr.u64 	%rd659, %rd642, 6;
	xor.b64  	%rd660, %rd658, %rd659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd129, 63;
	shr.b64 	%rhs, %rd129, 1;
	add.u64 	%rd661, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd129, 56;
	shr.b64 	%rhs, %rd129, 8;
	add.u64 	%rd662, %lhs, %rhs;
	}
	xor.b64  	%rd663, %rd661, %rd662;
	shr.u64 	%rd664, %rd129, 7;
	xor.b64  	%rd665, %rd663, %rd664;
	add.s64 	%rd666, %rd665, %rd128;
	add.s64 	%rd667, %rd666, %rd577;
	add.s64 	%rd668, %rd667, %rd660;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd655, 45;
	shr.b64 	%rhs, %rd655, 19;
	add.u64 	%rd669, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd655, 3;
	shr.b64 	%rhs, %rd655, 61;
	add.u64 	%rd670, %lhs, %rhs;
	}
	xor.b64  	%rd671, %rd669, %rd670;
	shr.u64 	%rd672, %rd655, 6;
	xor.b64  	%rd673, %rd671, %rd672;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd130, 63;
	shr.b64 	%rhs, %rd130, 1;
	add.u64 	%rd674, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd130, 56;
	shr.b64 	%rhs, %rd130, 8;
	add.u64 	%rd675, %lhs, %rhs;
	}
	xor.b64  	%rd676, %rd674, %rd675;
	shr.u64 	%rd677, %rd130, 7;
	xor.b64  	%rd678, %rd676, %rd677;
	add.s64 	%rd679, %rd678, %rd129;
	add.s64 	%rd680, %rd679, %rd590;
	add.s64 	%rd681, %rd680, %rd673;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd668, 45;
	shr.b64 	%rhs, %rd668, 19;
	add.u64 	%rd682, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd668, 3;
	shr.b64 	%rhs, %rd668, 61;
	add.u64 	%rd683, %lhs, %rhs;
	}
	xor.b64  	%rd684, %rd682, %rd683;
	shr.u64 	%rd685, %rd668, 6;
	xor.b64  	%rd686, %rd684, %rd685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd131, 63;
	shr.b64 	%rhs, %rd131, 1;
	add.u64 	%rd687, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd131, 56;
	shr.b64 	%rhs, %rd131, 8;
	add.u64 	%rd688, %lhs, %rhs;
	}
	xor.b64  	%rd689, %rd687, %rd688;
	shr.u64 	%rd690, %rd131, 7;
	xor.b64  	%rd691, %rd689, %rd690;
	add.s64 	%rd692, %rd691, %rd130;
	add.s64 	%rd693, %rd692, %rd603;
	add.s64 	%rd694, %rd693, %rd686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd681, 45;
	shr.b64 	%rhs, %rd681, 19;
	add.u64 	%rd695, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd681, 3;
	shr.b64 	%rhs, %rd681, 61;
	add.u64 	%rd696, %lhs, %rhs;
	}
	xor.b64  	%rd697, %rd695, %rd696;
	shr.u64 	%rd698, %rd681, 6;
	xor.b64  	%rd699, %rd697, %rd698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd132, 63;
	shr.b64 	%rhs, %rd132, 1;
	add.u64 	%rd700, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd132, 56;
	shr.b64 	%rhs, %rd132, 8;
	add.u64 	%rd701, %lhs, %rhs;
	}
	xor.b64  	%rd702, %rd700, %rd701;
	shr.u64 	%rd703, %rd132, 7;
	xor.b64  	%rd704, %rd702, %rd703;
	add.s64 	%rd705, %rd704, %rd131;
	add.s64 	%rd706, %rd705, %rd616;
	add.s64 	%rd707, %rd706, %rd699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd694, 45;
	shr.b64 	%rhs, %rd694, 19;
	add.u64 	%rd708, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd694, 3;
	shr.b64 	%rhs, %rd694, 61;
	add.u64 	%rd709, %lhs, %rhs;
	}
	xor.b64  	%rd710, %rd708, %rd709;
	shr.u64 	%rd711, %rd694, 6;
	xor.b64  	%rd712, %rd710, %rd711;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd133, 63;
	shr.b64 	%rhs, %rd133, 1;
	add.u64 	%rd713, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd133, 56;
	shr.b64 	%rhs, %rd133, 8;
	add.u64 	%rd714, %lhs, %rhs;
	}
	xor.b64  	%rd715, %rd713, %rd714;
	shr.u64 	%rd716, %rd133, 7;
	xor.b64  	%rd717, %rd715, %rd716;
	add.s64 	%rd718, %rd717, %rd132;
	add.s64 	%rd719, %rd718, %rd629;
	add.s64 	%rd720, %rd719, %rd712;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd707, 45;
	shr.b64 	%rhs, %rd707, 19;
	add.u64 	%rd721, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd707, 3;
	shr.b64 	%rhs, %rd707, 61;
	add.u64 	%rd722, %lhs, %rhs;
	}
	xor.b64  	%rd723, %rd721, %rd722;
	shr.u64 	%rd724, %rd707, 6;
	xor.b64  	%rd725, %rd723, %rd724;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd538, 63;
	shr.b64 	%rhs, %rd538, 1;
	add.u64 	%rd726, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd538, 56;
	shr.b64 	%rhs, %rd538, 8;
	add.u64 	%rd727, %lhs, %rhs;
	}
	xor.b64  	%rd728, %rd726, %rd727;
	shr.u64 	%rd729, %rd538, 7;
	xor.b64  	%rd730, %rd728, %rd729;
	add.s64 	%rd731, %rd730, %rd133;
	add.s64 	%rd732, %rd731, %rd642;
	add.s64 	%rd733, %rd732, %rd725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd514, 50;
	shr.b64 	%rhs, %rd514, 14;
	add.u64 	%rd734, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd514, 46;
	shr.b64 	%rhs, %rd514, 18;
	add.u64 	%rd735, %lhs, %rhs;
	}
	xor.b64  	%rd736, %rd734, %rd735;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd514, 23;
	shr.b64 	%rhs, %rd514, 41;
	add.u64 	%rd737, %lhs, %rhs;
	}
	xor.b64  	%rd738, %rd736, %rd737;
	xor.b64  	%rd739, %rd490, %rd466;
	and.b64  	%rd740, %rd514, %rd739;
	xor.b64  	%rd741, %rd740, %rd466;
	add.s64 	%rd742, %rd538, %rd442;
	add.s64 	%rd743, %rd742, %rd741;
	add.s64 	%rd744, %rd743, %rd738;
	add.s64 	%rd745, %rd744, -1973867731355612462;
	add.s64 	%rd746, %rd745, %rd453;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd525, 36;
	shr.b64 	%rhs, %rd525, 28;
	add.u64 	%rd747, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd525, 30;
	shr.b64 	%rhs, %rd525, 34;
	add.u64 	%rd748, %lhs, %rhs;
	}
	xor.b64  	%rd749, %rd747, %rd748;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd525, 25;
	shr.b64 	%rhs, %rd525, 39;
	add.u64 	%rd750, %lhs, %rhs;
	}
	xor.b64  	%rd751, %rd749, %rd750;
	and.b64  	%rd752, %rd525, %rd501;
	xor.b64  	%rd753, %rd525, %rd501;
	and.b64  	%rd754, %rd753, %rd477;
	or.b64  	%rd755, %rd754, %rd752;
	add.s64 	%rd756, %rd755, %rd751;
	add.s64 	%rd757, %rd756, %rd745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd746, 50;
	shr.b64 	%rhs, %rd746, 14;
	add.u64 	%rd758, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd746, 46;
	shr.b64 	%rhs, %rd746, 18;
	add.u64 	%rd759, %lhs, %rhs;
	}
	xor.b64  	%rd760, %rd758, %rd759;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd746, 23;
	shr.b64 	%rhs, %rd746, 41;
	add.u64 	%rd761, %lhs, %rhs;
	}
	xor.b64  	%rd762, %rd760, %rd761;
	xor.b64  	%rd763, %rd514, %rd490;
	and.b64  	%rd764, %rd746, %rd763;
	xor.b64  	%rd765, %rd764, %rd490;
	add.s64 	%rd766, %rd551, %rd466;
	add.s64 	%rd767, %rd766, %rd765;
	add.s64 	%rd768, %rd767, %rd762;
	add.s64 	%rd769, %rd768, -1171420211273849373;
	add.s64 	%rd770, %rd769, %rd477;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd757, 36;
	shr.b64 	%rhs, %rd757, 28;
	add.u64 	%rd771, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd757, 30;
	shr.b64 	%rhs, %rd757, 34;
	add.u64 	%rd772, %lhs, %rhs;
	}
	xor.b64  	%rd773, %rd771, %rd772;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd757, 25;
	shr.b64 	%rhs, %rd757, 39;
	add.u64 	%rd774, %lhs, %rhs;
	}
	xor.b64  	%rd775, %rd773, %rd774;
	and.b64  	%rd776, %rd757, %rd525;
	xor.b64  	%rd777, %rd757, %rd525;
	and.b64  	%rd778, %rd777, %rd501;
	or.b64  	%rd779, %rd778, %rd776;
	add.s64 	%rd780, %rd779, %rd775;
	add.s64 	%rd781, %rd780, %rd769;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd770, 50;
	shr.b64 	%rhs, %rd770, 14;
	add.u64 	%rd782, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd770, 46;
	shr.b64 	%rhs, %rd770, 18;
	add.u64 	%rd783, %lhs, %rhs;
	}
	xor.b64  	%rd784, %rd782, %rd783;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd770, 23;
	shr.b64 	%rhs, %rd770, 41;
	add.u64 	%rd785, %lhs, %rhs;
	}
	xor.b64  	%rd786, %rd784, %rd785;
	xor.b64  	%rd787, %rd746, %rd514;
	and.b64  	%rd788, %rd770, %rd787;
	xor.b64  	%rd789, %rd788, %rd514;
	add.s64 	%rd790, %rd564, %rd490;
	add.s64 	%rd791, %rd790, %rd789;
	add.s64 	%rd792, %rd791, %rd786;
	add.s64 	%rd793, %rd792, 1135362057144423861;
	add.s64 	%rd794, %rd793, %rd501;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd781, 36;
	shr.b64 	%rhs, %rd781, 28;
	add.u64 	%rd795, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd781, 30;
	shr.b64 	%rhs, %rd781, 34;
	add.u64 	%rd796, %lhs, %rhs;
	}
	xor.b64  	%rd797, %rd795, %rd796;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd781, 25;
	shr.b64 	%rhs, %rd781, 39;
	add.u64 	%rd798, %lhs, %rhs;
	}
	xor.b64  	%rd799, %rd797, %rd798;
	and.b64  	%rd800, %rd781, %rd757;
	xor.b64  	%rd801, %rd781, %rd757;
	and.b64  	%rd802, %rd801, %rd525;
	or.b64  	%rd803, %rd802, %rd800;
	add.s64 	%rd804, %rd803, %rd799;
	add.s64 	%rd805, %rd804, %rd793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd794, 50;
	shr.b64 	%rhs, %rd794, 14;
	add.u64 	%rd806, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd794, 46;
	shr.b64 	%rhs, %rd794, 18;
	add.u64 	%rd807, %lhs, %rhs;
	}
	xor.b64  	%rd808, %rd806, %rd807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd794, 23;
	shr.b64 	%rhs, %rd794, 41;
	add.u64 	%rd809, %lhs, %rhs;
	}
	xor.b64  	%rd810, %rd808, %rd809;
	xor.b64  	%rd811, %rd770, %rd746;
	and.b64  	%rd812, %rd794, %rd811;
	xor.b64  	%rd813, %rd812, %rd746;
	add.s64 	%rd814, %rd577, %rd514;
	add.s64 	%rd815, %rd814, %rd813;
	add.s64 	%rd816, %rd815, %rd810;
	add.s64 	%rd817, %rd816, 2597628984639134821;
	add.s64 	%rd818, %rd817, %rd525;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd805, 36;
	shr.b64 	%rhs, %rd805, 28;
	add.u64 	%rd819, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd805, 30;
	shr.b64 	%rhs, %rd805, 34;
	add.u64 	%rd820, %lhs, %rhs;
	}
	xor.b64  	%rd821, %rd819, %rd820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd805, 25;
	shr.b64 	%rhs, %rd805, 39;
	add.u64 	%rd822, %lhs, %rhs;
	}
	xor.b64  	%rd823, %rd821, %rd822;
	and.b64  	%rd824, %rd805, %rd781;
	xor.b64  	%rd825, %rd805, %rd781;
	and.b64  	%rd826, %rd825, %rd757;
	or.b64  	%rd827, %rd826, %rd824;
	add.s64 	%rd828, %rd827, %rd823;
	add.s64 	%rd829, %rd828, %rd817;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd818, 50;
	shr.b64 	%rhs, %rd818, 14;
	add.u64 	%rd830, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd818, 46;
	shr.b64 	%rhs, %rd818, 18;
	add.u64 	%rd831, %lhs, %rhs;
	}
	xor.b64  	%rd832, %rd830, %rd831;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd818, 23;
	shr.b64 	%rhs, %rd818, 41;
	add.u64 	%rd833, %lhs, %rhs;
	}
	xor.b64  	%rd834, %rd832, %rd833;
	xor.b64  	%rd835, %rd794, %rd770;
	and.b64  	%rd836, %rd818, %rd835;
	xor.b64  	%rd837, %rd836, %rd770;
	add.s64 	%rd838, %rd590, %rd746;
	add.s64 	%rd839, %rd838, %rd837;
	add.s64 	%rd840, %rd839, %rd834;
	add.s64 	%rd841, %rd840, 3308224258029322869;
	add.s64 	%rd842, %rd841, %rd757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd829, 36;
	shr.b64 	%rhs, %rd829, 28;
	add.u64 	%rd843, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd829, 30;
	shr.b64 	%rhs, %rd829, 34;
	add.u64 	%rd844, %lhs, %rhs;
	}
	xor.b64  	%rd845, %rd843, %rd844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd829, 25;
	shr.b64 	%rhs, %rd829, 39;
	add.u64 	%rd846, %lhs, %rhs;
	}
	xor.b64  	%rd847, %rd845, %rd846;
	and.b64  	%rd848, %rd829, %rd805;
	xor.b64  	%rd849, %rd829, %rd805;
	and.b64  	%rd850, %rd849, %rd781;
	or.b64  	%rd851, %rd850, %rd848;
	add.s64 	%rd852, %rd851, %rd847;
	add.s64 	%rd853, %rd852, %rd841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd842, 50;
	shr.b64 	%rhs, %rd842, 14;
	add.u64 	%rd854, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd842, 46;
	shr.b64 	%rhs, %rd842, 18;
	add.u64 	%rd855, %lhs, %rhs;
	}
	xor.b64  	%rd856, %rd854, %rd855;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd842, 23;
	shr.b64 	%rhs, %rd842, 41;
	add.u64 	%rd857, %lhs, %rhs;
	}
	xor.b64  	%rd858, %rd856, %rd857;
	xor.b64  	%rd859, %rd818, %rd794;
	and.b64  	%rd860, %rd842, %rd859;
	xor.b64  	%rd861, %rd860, %rd794;
	add.s64 	%rd862, %rd603, %rd770;
	add.s64 	%rd863, %rd862, %rd861;
	add.s64 	%rd864, %rd863, %rd858;
	add.s64 	%rd865, %rd864, 5365058923640841347;
	add.s64 	%rd866, %rd865, %rd781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd853, 36;
	shr.b64 	%rhs, %rd853, 28;
	add.u64 	%rd867, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd853, 30;
	shr.b64 	%rhs, %rd853, 34;
	add.u64 	%rd868, %lhs, %rhs;
	}
	xor.b64  	%rd869, %rd867, %rd868;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd853, 25;
	shr.b64 	%rhs, %rd853, 39;
	add.u64 	%rd870, %lhs, %rhs;
	}
	xor.b64  	%rd871, %rd869, %rd870;
	and.b64  	%rd872, %rd853, %rd829;
	xor.b64  	%rd873, %rd853, %rd829;
	and.b64  	%rd874, %rd873, %rd805;
	or.b64  	%rd875, %rd874, %rd872;
	add.s64 	%rd876, %rd875, %rd871;
	add.s64 	%rd877, %rd876, %rd865;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd866, 50;
	shr.b64 	%rhs, %rd866, 14;
	add.u64 	%rd878, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd866, 46;
	shr.b64 	%rhs, %rd866, 18;
	add.u64 	%rd879, %lhs, %rhs;
	}
	xor.b64  	%rd880, %rd878, %rd879;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd866, 23;
	shr.b64 	%rhs, %rd866, 41;
	add.u64 	%rd881, %lhs, %rhs;
	}
	xor.b64  	%rd882, %rd880, %rd881;
	xor.b64  	%rd883, %rd842, %rd818;
	and.b64  	%rd884, %rd866, %rd883;
	xor.b64  	%rd885, %rd884, %rd818;
	add.s64 	%rd886, %rd616, %rd794;
	add.s64 	%rd887, %rd886, %rd885;
	add.s64 	%rd888, %rd887, %rd882;
	add.s64 	%rd889, %rd888, 6679025012923562964;
	add.s64 	%rd890, %rd889, %rd805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd877, 36;
	shr.b64 	%rhs, %rd877, 28;
	add.u64 	%rd891, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd877, 30;
	shr.b64 	%rhs, %rd877, 34;
	add.u64 	%rd892, %lhs, %rhs;
	}
	xor.b64  	%rd893, %rd891, %rd892;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd877, 25;
	shr.b64 	%rhs, %rd877, 39;
	add.u64 	%rd894, %lhs, %rhs;
	}
	xor.b64  	%rd895, %rd893, %rd894;
	and.b64  	%rd896, %rd877, %rd853;
	xor.b64  	%rd897, %rd877, %rd853;
	and.b64  	%rd898, %rd897, %rd829;
	or.b64  	%rd899, %rd898, %rd896;
	add.s64 	%rd900, %rd899, %rd895;
	add.s64 	%rd901, %rd900, %rd889;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd890, 50;
	shr.b64 	%rhs, %rd890, 14;
	add.u64 	%rd902, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd890, 46;
	shr.b64 	%rhs, %rd890, 18;
	add.u64 	%rd903, %lhs, %rhs;
	}
	xor.b64  	%rd904, %rd902, %rd903;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd890, 23;
	shr.b64 	%rhs, %rd890, 41;
	add.u64 	%rd905, %lhs, %rhs;
	}
	xor.b64  	%rd906, %rd904, %rd905;
	xor.b64  	%rd907, %rd866, %rd842;
	and.b64  	%rd908, %rd890, %rd907;
	xor.b64  	%rd909, %rd908, %rd842;
	add.s64 	%rd910, %rd629, %rd818;
	add.s64 	%rd911, %rd910, %rd909;
	add.s64 	%rd912, %rd911, %rd906;
	add.s64 	%rd913, %rd912, 8573033837759648693;
	add.s64 	%rd914, %rd913, %rd829;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd901, 36;
	shr.b64 	%rhs, %rd901, 28;
	add.u64 	%rd915, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd901, 30;
	shr.b64 	%rhs, %rd901, 34;
	add.u64 	%rd916, %lhs, %rhs;
	}
	xor.b64  	%rd917, %rd915, %rd916;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd901, 25;
	shr.b64 	%rhs, %rd901, 39;
	add.u64 	%rd918, %lhs, %rhs;
	}
	xor.b64  	%rd919, %rd917, %rd918;
	and.b64  	%rd920, %rd901, %rd877;
	xor.b64  	%rd921, %rd901, %rd877;
	and.b64  	%rd922, %rd921, %rd853;
	or.b64  	%rd923, %rd922, %rd920;
	add.s64 	%rd924, %rd923, %rd919;
	add.s64 	%rd925, %rd924, %rd913;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd914, 50;
	shr.b64 	%rhs, %rd914, 14;
	add.u64 	%rd926, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd914, 46;
	shr.b64 	%rhs, %rd914, 18;
	add.u64 	%rd927, %lhs, %rhs;
	}
	xor.b64  	%rd928, %rd926, %rd927;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd914, 23;
	shr.b64 	%rhs, %rd914, 41;
	add.u64 	%rd929, %lhs, %rhs;
	}
	xor.b64  	%rd930, %rd928, %rd929;
	xor.b64  	%rd931, %rd890, %rd866;
	and.b64  	%rd932, %rd914, %rd931;
	xor.b64  	%rd933, %rd932, %rd866;
	add.s64 	%rd934, %rd642, %rd842;
	add.s64 	%rd935, %rd934, %rd933;
	add.s64 	%rd936, %rd935, %rd930;
	add.s64 	%rd937, %rd936, -7476448914759557205;
	add.s64 	%rd938, %rd937, %rd853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd925, 36;
	shr.b64 	%rhs, %rd925, 28;
	add.u64 	%rd939, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd925, 30;
	shr.b64 	%rhs, %rd925, 34;
	add.u64 	%rd940, %lhs, %rhs;
	}
	xor.b64  	%rd941, %rd939, %rd940;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd925, 25;
	shr.b64 	%rhs, %rd925, 39;
	add.u64 	%rd942, %lhs, %rhs;
	}
	xor.b64  	%rd943, %rd941, %rd942;
	and.b64  	%rd944, %rd925, %rd901;
	xor.b64  	%rd945, %rd925, %rd901;
	and.b64  	%rd946, %rd945, %rd877;
	or.b64  	%rd947, %rd946, %rd944;
	add.s64 	%rd948, %rd947, %rd943;
	add.s64 	%rd949, %rd948, %rd937;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd938, 50;
	shr.b64 	%rhs, %rd938, 14;
	add.u64 	%rd950, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd938, 46;
	shr.b64 	%rhs, %rd938, 18;
	add.u64 	%rd951, %lhs, %rhs;
	}
	xor.b64  	%rd952, %rd950, %rd951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd938, 23;
	shr.b64 	%rhs, %rd938, 41;
	add.u64 	%rd953, %lhs, %rhs;
	}
	xor.b64  	%rd954, %rd952, %rd953;
	xor.b64  	%rd955, %rd914, %rd890;
	and.b64  	%rd956, %rd938, %rd955;
	xor.b64  	%rd957, %rd956, %rd890;
	add.s64 	%rd958, %rd655, %rd866;
	add.s64 	%rd959, %rd958, %rd957;
	add.s64 	%rd960, %rd959, %rd954;
	add.s64 	%rd961, %rd960, -6327057829258317296;
	add.s64 	%rd962, %rd961, %rd877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd949, 36;
	shr.b64 	%rhs, %rd949, 28;
	add.u64 	%rd963, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd949, 30;
	shr.b64 	%rhs, %rd949, 34;
	add.u64 	%rd964, %lhs, %rhs;
	}
	xor.b64  	%rd965, %rd963, %rd964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd949, 25;
	shr.b64 	%rhs, %rd949, 39;
	add.u64 	%rd966, %lhs, %rhs;
	}
	xor.b64  	%rd967, %rd965, %rd966;
	and.b64  	%rd968, %rd949, %rd925;
	xor.b64  	%rd969, %rd949, %rd925;
	and.b64  	%rd970, %rd969, %rd901;
	or.b64  	%rd971, %rd970, %rd968;
	add.s64 	%rd972, %rd971, %rd967;
	add.s64 	%rd973, %rd972, %rd961;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd962, 50;
	shr.b64 	%rhs, %rd962, 14;
	add.u64 	%rd974, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd962, 46;
	shr.b64 	%rhs, %rd962, 18;
	add.u64 	%rd975, %lhs, %rhs;
	}
	xor.b64  	%rd976, %rd974, %rd975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd962, 23;
	shr.b64 	%rhs, %rd962, 41;
	add.u64 	%rd977, %lhs, %rhs;
	}
	xor.b64  	%rd978, %rd976, %rd977;
	xor.b64  	%rd979, %rd938, %rd914;
	and.b64  	%rd980, %rd962, %rd979;
	xor.b64  	%rd981, %rd980, %rd914;
	add.s64 	%rd982, %rd668, %rd890;
	add.s64 	%rd983, %rd982, %rd981;
	add.s64 	%rd984, %rd983, %rd978;
	add.s64 	%rd985, %rd984, -5763719355590565569;
	add.s64 	%rd986, %rd985, %rd901;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd973, 36;
	shr.b64 	%rhs, %rd973, 28;
	add.u64 	%rd987, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd973, 30;
	shr.b64 	%rhs, %rd973, 34;
	add.u64 	%rd988, %lhs, %rhs;
	}
	xor.b64  	%rd989, %rd987, %rd988;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd973, 25;
	shr.b64 	%rhs, %rd973, 39;
	add.u64 	%rd990, %lhs, %rhs;
	}
	xor.b64  	%rd991, %rd989, %rd990;
	and.b64  	%rd992, %rd973, %rd949;
	xor.b64  	%rd993, %rd973, %rd949;
	and.b64  	%rd994, %rd993, %rd925;
	or.b64  	%rd995, %rd994, %rd992;
	add.s64 	%rd996, %rd995, %rd991;
	add.s64 	%rd997, %rd996, %rd985;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd986, 50;
	shr.b64 	%rhs, %rd986, 14;
	add.u64 	%rd998, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd986, 46;
	shr.b64 	%rhs, %rd986, 18;
	add.u64 	%rd999, %lhs, %rhs;
	}
	xor.b64  	%rd1000, %rd998, %rd999;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd986, 23;
	shr.b64 	%rhs, %rd986, 41;
	add.u64 	%rd1001, %lhs, %rhs;
	}
	xor.b64  	%rd1002, %rd1000, %rd1001;
	xor.b64  	%rd1003, %rd962, %rd938;
	and.b64  	%rd1004, %rd986, %rd1003;
	xor.b64  	%rd1005, %rd1004, %rd938;
	add.s64 	%rd1006, %rd681, %rd914;
	add.s64 	%rd1007, %rd1006, %rd1005;
	add.s64 	%rd1008, %rd1007, %rd1002;
	add.s64 	%rd1009, %rd1008, -4658551843659510044;
	add.s64 	%rd1010, %rd1009, %rd925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd997, 36;
	shr.b64 	%rhs, %rd997, 28;
	add.u64 	%rd1011, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd997, 30;
	shr.b64 	%rhs, %rd997, 34;
	add.u64 	%rd1012, %lhs, %rhs;
	}
	xor.b64  	%rd1013, %rd1011, %rd1012;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd997, 25;
	shr.b64 	%rhs, %rd997, 39;
	add.u64 	%rd1014, %lhs, %rhs;
	}
	xor.b64  	%rd1015, %rd1013, %rd1014;
	and.b64  	%rd1016, %rd997, %rd973;
	xor.b64  	%rd1017, %rd997, %rd973;
	and.b64  	%rd1018, %rd1017, %rd949;
	or.b64  	%rd1019, %rd1018, %rd1016;
	add.s64 	%rd1020, %rd1019, %rd1015;
	add.s64 	%rd1021, %rd1020, %rd1009;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1010, 50;
	shr.b64 	%rhs, %rd1010, 14;
	add.u64 	%rd1022, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1010, 46;
	shr.b64 	%rhs, %rd1010, 18;
	add.u64 	%rd1023, %lhs, %rhs;
	}
	xor.b64  	%rd1024, %rd1022, %rd1023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1010, 23;
	shr.b64 	%rhs, %rd1010, 41;
	add.u64 	%rd1025, %lhs, %rhs;
	}
	xor.b64  	%rd1026, %rd1024, %rd1025;
	xor.b64  	%rd1027, %rd986, %rd962;
	and.b64  	%rd1028, %rd1010, %rd1027;
	xor.b64  	%rd1029, %rd1028, %rd962;
	add.s64 	%rd1030, %rd694, %rd938;
	add.s64 	%rd1031, %rd1030, %rd1029;
	add.s64 	%rd1032, %rd1031, %rd1026;
	add.s64 	%rd1033, %rd1032, -4116276920077217854;
	add.s64 	%rd1034, %rd1033, %rd949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1021, 36;
	shr.b64 	%rhs, %rd1021, 28;
	add.u64 	%rd1035, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1021, 30;
	shr.b64 	%rhs, %rd1021, 34;
	add.u64 	%rd1036, %lhs, %rhs;
	}
	xor.b64  	%rd1037, %rd1035, %rd1036;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1021, 25;
	shr.b64 	%rhs, %rd1021, 39;
	add.u64 	%rd1038, %lhs, %rhs;
	}
	xor.b64  	%rd1039, %rd1037, %rd1038;
	and.b64  	%rd1040, %rd1021, %rd997;
	xor.b64  	%rd1041, %rd1021, %rd997;
	and.b64  	%rd1042, %rd1041, %rd973;
	or.b64  	%rd1043, %rd1042, %rd1040;
	add.s64 	%rd1044, %rd1043, %rd1039;
	add.s64 	%rd1045, %rd1044, %rd1033;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1034, 50;
	shr.b64 	%rhs, %rd1034, 14;
	add.u64 	%rd1046, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1034, 46;
	shr.b64 	%rhs, %rd1034, 18;
	add.u64 	%rd1047, %lhs, %rhs;
	}
	xor.b64  	%rd1048, %rd1046, %rd1047;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1034, 23;
	shr.b64 	%rhs, %rd1034, 41;
	add.u64 	%rd1049, %lhs, %rhs;
	}
	xor.b64  	%rd1050, %rd1048, %rd1049;
	xor.b64  	%rd1051, %rd1010, %rd986;
	and.b64  	%rd1052, %rd1034, %rd1051;
	xor.b64  	%rd1053, %rd1052, %rd986;
	add.s64 	%rd1054, %rd707, %rd962;
	add.s64 	%rd1055, %rd1054, %rd1053;
	add.s64 	%rd1056, %rd1055, %rd1050;
	add.s64 	%rd1057, %rd1056, -3051310485924567259;
	add.s64 	%rd1058, %rd1057, %rd973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1045, 36;
	shr.b64 	%rhs, %rd1045, 28;
	add.u64 	%rd1059, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1045, 30;
	shr.b64 	%rhs, %rd1045, 34;
	add.u64 	%rd1060, %lhs, %rhs;
	}
	xor.b64  	%rd1061, %rd1059, %rd1060;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1045, 25;
	shr.b64 	%rhs, %rd1045, 39;
	add.u64 	%rd1062, %lhs, %rhs;
	}
	xor.b64  	%rd1063, %rd1061, %rd1062;
	and.b64  	%rd1064, %rd1045, %rd1021;
	xor.b64  	%rd1065, %rd1045, %rd1021;
	and.b64  	%rd1066, %rd1065, %rd997;
	or.b64  	%rd1067, %rd1066, %rd1064;
	add.s64 	%rd1068, %rd1067, %rd1063;
	add.s64 	%rd1069, %rd1068, %rd1057;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1058, 50;
	shr.b64 	%rhs, %rd1058, 14;
	add.u64 	%rd1070, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1058, 46;
	shr.b64 	%rhs, %rd1058, 18;
	add.u64 	%rd1071, %lhs, %rhs;
	}
	xor.b64  	%rd1072, %rd1070, %rd1071;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1058, 23;
	shr.b64 	%rhs, %rd1058, 41;
	add.u64 	%rd1073, %lhs, %rhs;
	}
	xor.b64  	%rd1074, %rd1072, %rd1073;
	xor.b64  	%rd1075, %rd1034, %rd1010;
	and.b64  	%rd1076, %rd1058, %rd1075;
	xor.b64  	%rd1077, %rd1076, %rd1010;
	add.s64 	%rd1078, %rd720, %rd986;
	add.s64 	%rd1079, %rd1078, %rd1077;
	add.s64 	%rd1080, %rd1079, %rd1074;
	add.s64 	%rd1081, %rd1080, 489312712824947311;
	add.s64 	%rd1082, %rd1081, %rd997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1069, 36;
	shr.b64 	%rhs, %rd1069, 28;
	add.u64 	%rd1083, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1069, 30;
	shr.b64 	%rhs, %rd1069, 34;
	add.u64 	%rd1084, %lhs, %rhs;
	}
	xor.b64  	%rd1085, %rd1083, %rd1084;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1069, 25;
	shr.b64 	%rhs, %rd1069, 39;
	add.u64 	%rd1086, %lhs, %rhs;
	}
	xor.b64  	%rd1087, %rd1085, %rd1086;
	and.b64  	%rd1088, %rd1069, %rd1045;
	xor.b64  	%rd1089, %rd1069, %rd1045;
	and.b64  	%rd1090, %rd1089, %rd1021;
	or.b64  	%rd1091, %rd1090, %rd1088;
	add.s64 	%rd1092, %rd1091, %rd1087;
	add.s64 	%rd1093, %rd1092, %rd1081;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1082, 50;
	shr.b64 	%rhs, %rd1082, 14;
	add.u64 	%rd1094, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1082, 46;
	shr.b64 	%rhs, %rd1082, 18;
	add.u64 	%rd1095, %lhs, %rhs;
	}
	xor.b64  	%rd1096, %rd1094, %rd1095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1082, 23;
	shr.b64 	%rhs, %rd1082, 41;
	add.u64 	%rd1097, %lhs, %rhs;
	}
	xor.b64  	%rd1098, %rd1096, %rd1097;
	xor.b64  	%rd1099, %rd1058, %rd1034;
	and.b64  	%rd1100, %rd1082, %rd1099;
	xor.b64  	%rd1101, %rd1100, %rd1034;
	add.s64 	%rd1102, %rd733, %rd1010;
	add.s64 	%rd1103, %rd1102, %rd1101;
	add.s64 	%rd1104, %rd1103, %rd1098;
	add.s64 	%rd1105, %rd1104, 1452737877330783856;
	add.s64 	%rd1106, %rd1105, %rd1021;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1093, 36;
	shr.b64 	%rhs, %rd1093, 28;
	add.u64 	%rd1107, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1093, 30;
	shr.b64 	%rhs, %rd1093, 34;
	add.u64 	%rd1108, %lhs, %rhs;
	}
	xor.b64  	%rd1109, %rd1107, %rd1108;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1093, 25;
	shr.b64 	%rhs, %rd1093, 39;
	add.u64 	%rd1110, %lhs, %rhs;
	}
	xor.b64  	%rd1111, %rd1109, %rd1110;
	and.b64  	%rd1112, %rd1093, %rd1069;
	xor.b64  	%rd1113, %rd1093, %rd1069;
	and.b64  	%rd1114, %rd1113, %rd1045;
	or.b64  	%rd1115, %rd1114, %rd1112;
	add.s64 	%rd1116, %rd1115, %rd1111;
	add.s64 	%rd1117, %rd1116, %rd1105;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd720, 45;
	shr.b64 	%rhs, %rd720, 19;
	add.u64 	%rd1118, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd720, 3;
	shr.b64 	%rhs, %rd720, 61;
	add.u64 	%rd1119, %lhs, %rhs;
	}
	xor.b64  	%rd1120, %rd1118, %rd1119;
	shr.u64 	%rd1121, %rd720, 6;
	xor.b64  	%rd1122, %rd1120, %rd1121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd551, 63;
	shr.b64 	%rhs, %rd551, 1;
	add.u64 	%rd1123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd551, 56;
	shr.b64 	%rhs, %rd551, 8;
	add.u64 	%rd1124, %lhs, %rhs;
	}
	xor.b64  	%rd1125, %rd1123, %rd1124;
	shr.u64 	%rd1126, %rd551, 7;
	xor.b64  	%rd1127, %rd1125, %rd1126;
	add.s64 	%rd1128, %rd1127, %rd538;
	add.s64 	%rd1129, %rd1128, %rd655;
	add.s64 	%rd1130, %rd1129, %rd1122;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd733, 45;
	shr.b64 	%rhs, %rd733, 19;
	add.u64 	%rd1131, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd733, 3;
	shr.b64 	%rhs, %rd733, 61;
	add.u64 	%rd1132, %lhs, %rhs;
	}
	xor.b64  	%rd1133, %rd1131, %rd1132;
	shr.u64 	%rd1134, %rd733, 6;
	xor.b64  	%rd1135, %rd1133, %rd1134;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd564, 63;
	shr.b64 	%rhs, %rd564, 1;
	add.u64 	%rd1136, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd564, 56;
	shr.b64 	%rhs, %rd564, 8;
	add.u64 	%rd1137, %lhs, %rhs;
	}
	xor.b64  	%rd1138, %rd1136, %rd1137;
	shr.u64 	%rd1139, %rd564, 7;
	xor.b64  	%rd1140, %rd1138, %rd1139;
	add.s64 	%rd1141, %rd1140, %rd551;
	add.s64 	%rd1142, %rd1141, %rd668;
	add.s64 	%rd1143, %rd1142, %rd1135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1130, 45;
	shr.b64 	%rhs, %rd1130, 19;
	add.u64 	%rd1144, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1130, 3;
	shr.b64 	%rhs, %rd1130, 61;
	add.u64 	%rd1145, %lhs, %rhs;
	}
	xor.b64  	%rd1146, %rd1144, %rd1145;
	shr.u64 	%rd1147, %rd1130, 6;
	xor.b64  	%rd1148, %rd1146, %rd1147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd577, 63;
	shr.b64 	%rhs, %rd577, 1;
	add.u64 	%rd1149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd577, 56;
	shr.b64 	%rhs, %rd577, 8;
	add.u64 	%rd1150, %lhs, %rhs;
	}
	xor.b64  	%rd1151, %rd1149, %rd1150;
	shr.u64 	%rd1152, %rd577, 7;
	xor.b64  	%rd1153, %rd1151, %rd1152;
	add.s64 	%rd1154, %rd1153, %rd564;
	add.s64 	%rd1155, %rd1154, %rd681;
	add.s64 	%rd1156, %rd1155, %rd1148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1143, 45;
	shr.b64 	%rhs, %rd1143, 19;
	add.u64 	%rd1157, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1143, 3;
	shr.b64 	%rhs, %rd1143, 61;
	add.u64 	%rd1158, %lhs, %rhs;
	}
	xor.b64  	%rd1159, %rd1157, %rd1158;
	shr.u64 	%rd1160, %rd1143, 6;
	xor.b64  	%rd1161, %rd1159, %rd1160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd590, 63;
	shr.b64 	%rhs, %rd590, 1;
	add.u64 	%rd1162, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd590, 56;
	shr.b64 	%rhs, %rd590, 8;
	add.u64 	%rd1163, %lhs, %rhs;
	}
	xor.b64  	%rd1164, %rd1162, %rd1163;
	shr.u64 	%rd1165, %rd590, 7;
	xor.b64  	%rd1166, %rd1164, %rd1165;
	add.s64 	%rd1167, %rd1166, %rd577;
	add.s64 	%rd1168, %rd1167, %rd694;
	add.s64 	%rd1169, %rd1168, %rd1161;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1156, 45;
	shr.b64 	%rhs, %rd1156, 19;
	add.u64 	%rd1170, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1156, 3;
	shr.b64 	%rhs, %rd1156, 61;
	add.u64 	%rd1171, %lhs, %rhs;
	}
	xor.b64  	%rd1172, %rd1170, %rd1171;
	shr.u64 	%rd1173, %rd1156, 6;
	xor.b64  	%rd1174, %rd1172, %rd1173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd603, 63;
	shr.b64 	%rhs, %rd603, 1;
	add.u64 	%rd1175, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd603, 56;
	shr.b64 	%rhs, %rd603, 8;
	add.u64 	%rd1176, %lhs, %rhs;
	}
	xor.b64  	%rd1177, %rd1175, %rd1176;
	shr.u64 	%rd1178, %rd603, 7;
	xor.b64  	%rd1179, %rd1177, %rd1178;
	add.s64 	%rd1180, %rd1179, %rd590;
	add.s64 	%rd1181, %rd1180, %rd707;
	add.s64 	%rd1182, %rd1181, %rd1174;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1169, 45;
	shr.b64 	%rhs, %rd1169, 19;
	add.u64 	%rd1183, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1169, 3;
	shr.b64 	%rhs, %rd1169, 61;
	add.u64 	%rd1184, %lhs, %rhs;
	}
	xor.b64  	%rd1185, %rd1183, %rd1184;
	shr.u64 	%rd1186, %rd1169, 6;
	xor.b64  	%rd1187, %rd1185, %rd1186;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd616, 63;
	shr.b64 	%rhs, %rd616, 1;
	add.u64 	%rd1188, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd616, 56;
	shr.b64 	%rhs, %rd616, 8;
	add.u64 	%rd1189, %lhs, %rhs;
	}
	xor.b64  	%rd1190, %rd1188, %rd1189;
	shr.u64 	%rd1191, %rd616, 7;
	xor.b64  	%rd1192, %rd1190, %rd1191;
	add.s64 	%rd1193, %rd1192, %rd603;
	add.s64 	%rd1194, %rd1193, %rd720;
	add.s64 	%rd1195, %rd1194, %rd1187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1182, 45;
	shr.b64 	%rhs, %rd1182, 19;
	add.u64 	%rd1196, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1182, 3;
	shr.b64 	%rhs, %rd1182, 61;
	add.u64 	%rd1197, %lhs, %rhs;
	}
	xor.b64  	%rd1198, %rd1196, %rd1197;
	shr.u64 	%rd1199, %rd1182, 6;
	xor.b64  	%rd1200, %rd1198, %rd1199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd629, 63;
	shr.b64 	%rhs, %rd629, 1;
	add.u64 	%rd1201, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd629, 56;
	shr.b64 	%rhs, %rd629, 8;
	add.u64 	%rd1202, %lhs, %rhs;
	}
	xor.b64  	%rd1203, %rd1201, %rd1202;
	shr.u64 	%rd1204, %rd629, 7;
	xor.b64  	%rd1205, %rd1203, %rd1204;
	add.s64 	%rd1206, %rd1205, %rd616;
	add.s64 	%rd1207, %rd1206, %rd733;
	add.s64 	%rd1208, %rd1207, %rd1200;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1195, 45;
	shr.b64 	%rhs, %rd1195, 19;
	add.u64 	%rd1209, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1195, 3;
	shr.b64 	%rhs, %rd1195, 61;
	add.u64 	%rd1210, %lhs, %rhs;
	}
	xor.b64  	%rd1211, %rd1209, %rd1210;
	shr.u64 	%rd1212, %rd1195, 6;
	xor.b64  	%rd1213, %rd1211, %rd1212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd642, 63;
	shr.b64 	%rhs, %rd642, 1;
	add.u64 	%rd1214, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd642, 56;
	shr.b64 	%rhs, %rd642, 8;
	add.u64 	%rd1215, %lhs, %rhs;
	}
	xor.b64  	%rd1216, %rd1214, %rd1215;
	shr.u64 	%rd1217, %rd642, 7;
	xor.b64  	%rd1218, %rd1216, %rd1217;
	add.s64 	%rd1219, %rd1218, %rd629;
	add.s64 	%rd1220, %rd1219, %rd1130;
	add.s64 	%rd1221, %rd1220, %rd1213;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1208, 45;
	shr.b64 	%rhs, %rd1208, 19;
	add.u64 	%rd1222, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1208, 3;
	shr.b64 	%rhs, %rd1208, 61;
	add.u64 	%rd1223, %lhs, %rhs;
	}
	xor.b64  	%rd1224, %rd1222, %rd1223;
	shr.u64 	%rd1225, %rd1208, 6;
	xor.b64  	%rd1226, %rd1224, %rd1225;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd655, 63;
	shr.b64 	%rhs, %rd655, 1;
	add.u64 	%rd1227, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd655, 56;
	shr.b64 	%rhs, %rd655, 8;
	add.u64 	%rd1228, %lhs, %rhs;
	}
	xor.b64  	%rd1229, %rd1227, %rd1228;
	shr.u64 	%rd1230, %rd655, 7;
	xor.b64  	%rd1231, %rd1229, %rd1230;
	add.s64 	%rd1232, %rd1231, %rd642;
	add.s64 	%rd1233, %rd1232, %rd1143;
	add.s64 	%rd1234, %rd1233, %rd1226;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1221, 45;
	shr.b64 	%rhs, %rd1221, 19;
	add.u64 	%rd1235, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1221, 3;
	shr.b64 	%rhs, %rd1221, 61;
	add.u64 	%rd1236, %lhs, %rhs;
	}
	xor.b64  	%rd1237, %rd1235, %rd1236;
	shr.u64 	%rd1238, %rd1221, 6;
	xor.b64  	%rd1239, %rd1237, %rd1238;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd668, 63;
	shr.b64 	%rhs, %rd668, 1;
	add.u64 	%rd1240, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd668, 56;
	shr.b64 	%rhs, %rd668, 8;
	add.u64 	%rd1241, %lhs, %rhs;
	}
	xor.b64  	%rd1242, %rd1240, %rd1241;
	shr.u64 	%rd1243, %rd668, 7;
	xor.b64  	%rd1244, %rd1242, %rd1243;
	add.s64 	%rd1245, %rd1244, %rd655;
	add.s64 	%rd1246, %rd1245, %rd1156;
	add.s64 	%rd1247, %rd1246, %rd1239;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1234, 45;
	shr.b64 	%rhs, %rd1234, 19;
	add.u64 	%rd1248, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1234, 3;
	shr.b64 	%rhs, %rd1234, 61;
	add.u64 	%rd1249, %lhs, %rhs;
	}
	xor.b64  	%rd1250, %rd1248, %rd1249;
	shr.u64 	%rd1251, %rd1234, 6;
	xor.b64  	%rd1252, %rd1250, %rd1251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd681, 63;
	shr.b64 	%rhs, %rd681, 1;
	add.u64 	%rd1253, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd681, 56;
	shr.b64 	%rhs, %rd681, 8;
	add.u64 	%rd1254, %lhs, %rhs;
	}
	xor.b64  	%rd1255, %rd1253, %rd1254;
	shr.u64 	%rd1256, %rd681, 7;
	xor.b64  	%rd1257, %rd1255, %rd1256;
	add.s64 	%rd1258, %rd1257, %rd668;
	add.s64 	%rd1259, %rd1258, %rd1169;
	add.s64 	%rd1260, %rd1259, %rd1252;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1247, 45;
	shr.b64 	%rhs, %rd1247, 19;
	add.u64 	%rd1261, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1247, 3;
	shr.b64 	%rhs, %rd1247, 61;
	add.u64 	%rd1262, %lhs, %rhs;
	}
	xor.b64  	%rd1263, %rd1261, %rd1262;
	shr.u64 	%rd1264, %rd1247, 6;
	xor.b64  	%rd1265, %rd1263, %rd1264;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd694, 63;
	shr.b64 	%rhs, %rd694, 1;
	add.u64 	%rd1266, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd694, 56;
	shr.b64 	%rhs, %rd694, 8;
	add.u64 	%rd1267, %lhs, %rhs;
	}
	xor.b64  	%rd1268, %rd1266, %rd1267;
	shr.u64 	%rd1269, %rd694, 7;
	xor.b64  	%rd1270, %rd1268, %rd1269;
	add.s64 	%rd1271, %rd1270, %rd681;
	add.s64 	%rd1272, %rd1271, %rd1182;
	add.s64 	%rd1273, %rd1272, %rd1265;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1260, 45;
	shr.b64 	%rhs, %rd1260, 19;
	add.u64 	%rd1274, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1260, 3;
	shr.b64 	%rhs, %rd1260, 61;
	add.u64 	%rd1275, %lhs, %rhs;
	}
	xor.b64  	%rd1276, %rd1274, %rd1275;
	shr.u64 	%rd1277, %rd1260, 6;
	xor.b64  	%rd1278, %rd1276, %rd1277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd707, 63;
	shr.b64 	%rhs, %rd707, 1;
	add.u64 	%rd1279, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd707, 56;
	shr.b64 	%rhs, %rd707, 8;
	add.u64 	%rd1280, %lhs, %rhs;
	}
	xor.b64  	%rd1281, %rd1279, %rd1280;
	shr.u64 	%rd1282, %rd707, 7;
	xor.b64  	%rd1283, %rd1281, %rd1282;
	add.s64 	%rd1284, %rd1283, %rd694;
	add.s64 	%rd1285, %rd1284, %rd1195;
	add.s64 	%rd1286, %rd1285, %rd1278;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1273, 45;
	shr.b64 	%rhs, %rd1273, 19;
	add.u64 	%rd1287, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1273, 3;
	shr.b64 	%rhs, %rd1273, 61;
	add.u64 	%rd1288, %lhs, %rhs;
	}
	xor.b64  	%rd1289, %rd1287, %rd1288;
	shr.u64 	%rd1290, %rd1273, 6;
	xor.b64  	%rd1291, %rd1289, %rd1290;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd720, 63;
	shr.b64 	%rhs, %rd720, 1;
	add.u64 	%rd1292, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd720, 56;
	shr.b64 	%rhs, %rd720, 8;
	add.u64 	%rd1293, %lhs, %rhs;
	}
	xor.b64  	%rd1294, %rd1292, %rd1293;
	shr.u64 	%rd1295, %rd720, 7;
	xor.b64  	%rd1296, %rd1294, %rd1295;
	add.s64 	%rd1297, %rd1296, %rd707;
	add.s64 	%rd1298, %rd1297, %rd1208;
	add.s64 	%rd1299, %rd1298, %rd1291;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1286, 45;
	shr.b64 	%rhs, %rd1286, 19;
	add.u64 	%rd1300, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1286, 3;
	shr.b64 	%rhs, %rd1286, 61;
	add.u64 	%rd1301, %lhs, %rhs;
	}
	xor.b64  	%rd1302, %rd1300, %rd1301;
	shr.u64 	%rd1303, %rd1286, 6;
	xor.b64  	%rd1304, %rd1302, %rd1303;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd733, 63;
	shr.b64 	%rhs, %rd733, 1;
	add.u64 	%rd1305, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd733, 56;
	shr.b64 	%rhs, %rd733, 8;
	add.u64 	%rd1306, %lhs, %rhs;
	}
	xor.b64  	%rd1307, %rd1305, %rd1306;
	shr.u64 	%rd1308, %rd733, 7;
	xor.b64  	%rd1309, %rd1307, %rd1308;
	add.s64 	%rd1310, %rd1309, %rd720;
	add.s64 	%rd1311, %rd1310, %rd1221;
	add.s64 	%rd1312, %rd1311, %rd1304;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1299, 45;
	shr.b64 	%rhs, %rd1299, 19;
	add.u64 	%rd1313, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1299, 3;
	shr.b64 	%rhs, %rd1299, 61;
	add.u64 	%rd1314, %lhs, %rhs;
	}
	xor.b64  	%rd1315, %rd1313, %rd1314;
	shr.u64 	%rd1316, %rd1299, 6;
	xor.b64  	%rd1317, %rd1315, %rd1316;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1130, 63;
	shr.b64 	%rhs, %rd1130, 1;
	add.u64 	%rd1318, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1130, 56;
	shr.b64 	%rhs, %rd1130, 8;
	add.u64 	%rd1319, %lhs, %rhs;
	}
	xor.b64  	%rd1320, %rd1318, %rd1319;
	shr.u64 	%rd1321, %rd1130, 7;
	xor.b64  	%rd1322, %rd1320, %rd1321;
	add.s64 	%rd1323, %rd1322, %rd733;
	add.s64 	%rd1324, %rd1323, %rd1234;
	add.s64 	%rd1325, %rd1324, %rd1317;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1106, 50;
	shr.b64 	%rhs, %rd1106, 14;
	add.u64 	%rd1326, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1106, 46;
	shr.b64 	%rhs, %rd1106, 18;
	add.u64 	%rd1327, %lhs, %rhs;
	}
	xor.b64  	%rd1328, %rd1326, %rd1327;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1106, 23;
	shr.b64 	%rhs, %rd1106, 41;
	add.u64 	%rd1329, %lhs, %rhs;
	}
	xor.b64  	%rd1330, %rd1328, %rd1329;
	xor.b64  	%rd1331, %rd1082, %rd1058;
	and.b64  	%rd1332, %rd1106, %rd1331;
	xor.b64  	%rd1333, %rd1332, %rd1058;
	add.s64 	%rd1334, %rd1130, %rd1034;
	add.s64 	%rd1335, %rd1334, %rd1333;
	add.s64 	%rd1336, %rd1335, %rd1330;
	add.s64 	%rd1337, %rd1336, 2861767655752347644;
	add.s64 	%rd1338, %rd1337, %rd1045;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1117, 36;
	shr.b64 	%rhs, %rd1117, 28;
	add.u64 	%rd1339, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1117, 30;
	shr.b64 	%rhs, %rd1117, 34;
	add.u64 	%rd1340, %lhs, %rhs;
	}
	xor.b64  	%rd1341, %rd1339, %rd1340;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1117, 25;
	shr.b64 	%rhs, %rd1117, 39;
	add.u64 	%rd1342, %lhs, %rhs;
	}
	xor.b64  	%rd1343, %rd1341, %rd1342;
	and.b64  	%rd1344, %rd1117, %rd1093;
	xor.b64  	%rd1345, %rd1117, %rd1093;
	and.b64  	%rd1346, %rd1345, %rd1069;
	or.b64  	%rd1347, %rd1346, %rd1344;
	add.s64 	%rd1348, %rd1347, %rd1343;
	add.s64 	%rd1349, %rd1348, %rd1337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1338, 50;
	shr.b64 	%rhs, %rd1338, 14;
	add.u64 	%rd1350, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1338, 46;
	shr.b64 	%rhs, %rd1338, 18;
	add.u64 	%rd1351, %lhs, %rhs;
	}
	xor.b64  	%rd1352, %rd1350, %rd1351;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1338, 23;
	shr.b64 	%rhs, %rd1338, 41;
	add.u64 	%rd1353, %lhs, %rhs;
	}
	xor.b64  	%rd1354, %rd1352, %rd1353;
	xor.b64  	%rd1355, %rd1106, %rd1082;
	and.b64  	%rd1356, %rd1338, %rd1355;
	xor.b64  	%rd1357, %rd1356, %rd1082;
	add.s64 	%rd1358, %rd1143, %rd1058;
	add.s64 	%rd1359, %rd1358, %rd1357;
	add.s64 	%rd1360, %rd1359, %rd1354;
	add.s64 	%rd1361, %rd1360, 3322285676063803686;
	add.s64 	%rd1362, %rd1361, %rd1069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1349, 36;
	shr.b64 	%rhs, %rd1349, 28;
	add.u64 	%rd1363, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1349, 30;
	shr.b64 	%rhs, %rd1349, 34;
	add.u64 	%rd1364, %lhs, %rhs;
	}
	xor.b64  	%rd1365, %rd1363, %rd1364;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1349, 25;
	shr.b64 	%rhs, %rd1349, 39;
	add.u64 	%rd1366, %lhs, %rhs;
	}
	xor.b64  	%rd1367, %rd1365, %rd1366;
	and.b64  	%rd1368, %rd1349, %rd1117;
	xor.b64  	%rd1369, %rd1349, %rd1117;
	and.b64  	%rd1370, %rd1369, %rd1093;
	or.b64  	%rd1371, %rd1370, %rd1368;
	add.s64 	%rd1372, %rd1371, %rd1367;
	add.s64 	%rd1373, %rd1372, %rd1361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1362, 50;
	shr.b64 	%rhs, %rd1362, 14;
	add.u64 	%rd1374, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1362, 46;
	shr.b64 	%rhs, %rd1362, 18;
	add.u64 	%rd1375, %lhs, %rhs;
	}
	xor.b64  	%rd1376, %rd1374, %rd1375;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1362, 23;
	shr.b64 	%rhs, %rd1362, 41;
	add.u64 	%rd1377, %lhs, %rhs;
	}
	xor.b64  	%rd1378, %rd1376, %rd1377;
	xor.b64  	%rd1379, %rd1338, %rd1106;
	and.b64  	%rd1380, %rd1362, %rd1379;
	xor.b64  	%rd1381, %rd1380, %rd1106;
	add.s64 	%rd1382, %rd1156, %rd1082;
	add.s64 	%rd1383, %rd1382, %rd1381;
	add.s64 	%rd1384, %rd1383, %rd1378;
	add.s64 	%rd1385, %rd1384, 5560940570517711597;
	add.s64 	%rd1386, %rd1385, %rd1093;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1373, 36;
	shr.b64 	%rhs, %rd1373, 28;
	add.u64 	%rd1387, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1373, 30;
	shr.b64 	%rhs, %rd1373, 34;
	add.u64 	%rd1388, %lhs, %rhs;
	}
	xor.b64  	%rd1389, %rd1387, %rd1388;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1373, 25;
	shr.b64 	%rhs, %rd1373, 39;
	add.u64 	%rd1390, %lhs, %rhs;
	}
	xor.b64  	%rd1391, %rd1389, %rd1390;
	and.b64  	%rd1392, %rd1373, %rd1349;
	xor.b64  	%rd1393, %rd1373, %rd1349;
	and.b64  	%rd1394, %rd1393, %rd1117;
	or.b64  	%rd1395, %rd1394, %rd1392;
	add.s64 	%rd1396, %rd1395, %rd1391;
	add.s64 	%rd1397, %rd1396, %rd1385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1386, 50;
	shr.b64 	%rhs, %rd1386, 14;
	add.u64 	%rd1398, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1386, 46;
	shr.b64 	%rhs, %rd1386, 18;
	add.u64 	%rd1399, %lhs, %rhs;
	}
	xor.b64  	%rd1400, %rd1398, %rd1399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1386, 23;
	shr.b64 	%rhs, %rd1386, 41;
	add.u64 	%rd1401, %lhs, %rhs;
	}
	xor.b64  	%rd1402, %rd1400, %rd1401;
	xor.b64  	%rd1403, %rd1362, %rd1338;
	and.b64  	%rd1404, %rd1386, %rd1403;
	xor.b64  	%rd1405, %rd1404, %rd1338;
	add.s64 	%rd1406, %rd1169, %rd1106;
	add.s64 	%rd1407, %rd1406, %rd1405;
	add.s64 	%rd1408, %rd1407, %rd1402;
	add.s64 	%rd1409, %rd1408, 5996557281743188959;
	add.s64 	%rd1410, %rd1409, %rd1117;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1397, 36;
	shr.b64 	%rhs, %rd1397, 28;
	add.u64 	%rd1411, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1397, 30;
	shr.b64 	%rhs, %rd1397, 34;
	add.u64 	%rd1412, %lhs, %rhs;
	}
	xor.b64  	%rd1413, %rd1411, %rd1412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1397, 25;
	shr.b64 	%rhs, %rd1397, 39;
	add.u64 	%rd1414, %lhs, %rhs;
	}
	xor.b64  	%rd1415, %rd1413, %rd1414;
	and.b64  	%rd1416, %rd1397, %rd1373;
	xor.b64  	%rd1417, %rd1397, %rd1373;
	and.b64  	%rd1418, %rd1417, %rd1349;
	or.b64  	%rd1419, %rd1418, %rd1416;
	add.s64 	%rd1420, %rd1419, %rd1415;
	add.s64 	%rd1421, %rd1420, %rd1409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1410, 50;
	shr.b64 	%rhs, %rd1410, 14;
	add.u64 	%rd1422, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1410, 46;
	shr.b64 	%rhs, %rd1410, 18;
	add.u64 	%rd1423, %lhs, %rhs;
	}
	xor.b64  	%rd1424, %rd1422, %rd1423;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1410, 23;
	shr.b64 	%rhs, %rd1410, 41;
	add.u64 	%rd1425, %lhs, %rhs;
	}
	xor.b64  	%rd1426, %rd1424, %rd1425;
	xor.b64  	%rd1427, %rd1386, %rd1362;
	and.b64  	%rd1428, %rd1410, %rd1427;
	xor.b64  	%rd1429, %rd1428, %rd1362;
	add.s64 	%rd1430, %rd1182, %rd1338;
	add.s64 	%rd1431, %rd1430, %rd1429;
	add.s64 	%rd1432, %rd1431, %rd1426;
	add.s64 	%rd1433, %rd1432, 7280758554555802590;
	add.s64 	%rd1434, %rd1433, %rd1349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1421, 36;
	shr.b64 	%rhs, %rd1421, 28;
	add.u64 	%rd1435, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1421, 30;
	shr.b64 	%rhs, %rd1421, 34;
	add.u64 	%rd1436, %lhs, %rhs;
	}
	xor.b64  	%rd1437, %rd1435, %rd1436;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1421, 25;
	shr.b64 	%rhs, %rd1421, 39;
	add.u64 	%rd1438, %lhs, %rhs;
	}
	xor.b64  	%rd1439, %rd1437, %rd1438;
	and.b64  	%rd1440, %rd1421, %rd1397;
	xor.b64  	%rd1441, %rd1421, %rd1397;
	and.b64  	%rd1442, %rd1441, %rd1373;
	or.b64  	%rd1443, %rd1442, %rd1440;
	add.s64 	%rd1444, %rd1443, %rd1439;
	add.s64 	%rd1445, %rd1444, %rd1433;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1434, 50;
	shr.b64 	%rhs, %rd1434, 14;
	add.u64 	%rd1446, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1434, 46;
	shr.b64 	%rhs, %rd1434, 18;
	add.u64 	%rd1447, %lhs, %rhs;
	}
	xor.b64  	%rd1448, %rd1446, %rd1447;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1434, 23;
	shr.b64 	%rhs, %rd1434, 41;
	add.u64 	%rd1449, %lhs, %rhs;
	}
	xor.b64  	%rd1450, %rd1448, %rd1449;
	xor.b64  	%rd1451, %rd1410, %rd1386;
	and.b64  	%rd1452, %rd1434, %rd1451;
	xor.b64  	%rd1453, %rd1452, %rd1386;
	add.s64 	%rd1454, %rd1195, %rd1362;
	add.s64 	%rd1455, %rd1454, %rd1453;
	add.s64 	%rd1456, %rd1455, %rd1450;
	add.s64 	%rd1457, %rd1456, 8532644243296465576;
	add.s64 	%rd1458, %rd1457, %rd1373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1445, 36;
	shr.b64 	%rhs, %rd1445, 28;
	add.u64 	%rd1459, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1445, 30;
	shr.b64 	%rhs, %rd1445, 34;
	add.u64 	%rd1460, %lhs, %rhs;
	}
	xor.b64  	%rd1461, %rd1459, %rd1460;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1445, 25;
	shr.b64 	%rhs, %rd1445, 39;
	add.u64 	%rd1462, %lhs, %rhs;
	}
	xor.b64  	%rd1463, %rd1461, %rd1462;
	and.b64  	%rd1464, %rd1445, %rd1421;
	xor.b64  	%rd1465, %rd1445, %rd1421;
	and.b64  	%rd1466, %rd1465, %rd1397;
	or.b64  	%rd1467, %rd1466, %rd1464;
	add.s64 	%rd1468, %rd1467, %rd1463;
	add.s64 	%rd1469, %rd1468, %rd1457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1458, 50;
	shr.b64 	%rhs, %rd1458, 14;
	add.u64 	%rd1470, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1458, 46;
	shr.b64 	%rhs, %rd1458, 18;
	add.u64 	%rd1471, %lhs, %rhs;
	}
	xor.b64  	%rd1472, %rd1470, %rd1471;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1458, 23;
	shr.b64 	%rhs, %rd1458, 41;
	add.u64 	%rd1473, %lhs, %rhs;
	}
	xor.b64  	%rd1474, %rd1472, %rd1473;
	xor.b64  	%rd1475, %rd1434, %rd1410;
	and.b64  	%rd1476, %rd1458, %rd1475;
	xor.b64  	%rd1477, %rd1476, %rd1410;
	add.s64 	%rd1478, %rd1208, %rd1386;
	add.s64 	%rd1479, %rd1478, %rd1477;
	add.s64 	%rd1480, %rd1479, %rd1474;
	add.s64 	%rd1481, %rd1480, -9096487096722542874;
	add.s64 	%rd1482, %rd1481, %rd1397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1469, 36;
	shr.b64 	%rhs, %rd1469, 28;
	add.u64 	%rd1483, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1469, 30;
	shr.b64 	%rhs, %rd1469, 34;
	add.u64 	%rd1484, %lhs, %rhs;
	}
	xor.b64  	%rd1485, %rd1483, %rd1484;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1469, 25;
	shr.b64 	%rhs, %rd1469, 39;
	add.u64 	%rd1486, %lhs, %rhs;
	}
	xor.b64  	%rd1487, %rd1485, %rd1486;
	and.b64  	%rd1488, %rd1469, %rd1445;
	xor.b64  	%rd1489, %rd1469, %rd1445;
	and.b64  	%rd1490, %rd1489, %rd1421;
	or.b64  	%rd1491, %rd1490, %rd1488;
	add.s64 	%rd1492, %rd1491, %rd1487;
	add.s64 	%rd1493, %rd1492, %rd1481;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1482, 50;
	shr.b64 	%rhs, %rd1482, 14;
	add.u64 	%rd1494, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1482, 46;
	shr.b64 	%rhs, %rd1482, 18;
	add.u64 	%rd1495, %lhs, %rhs;
	}
	xor.b64  	%rd1496, %rd1494, %rd1495;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1482, 23;
	shr.b64 	%rhs, %rd1482, 41;
	add.u64 	%rd1497, %lhs, %rhs;
	}
	xor.b64  	%rd1498, %rd1496, %rd1497;
	xor.b64  	%rd1499, %rd1458, %rd1434;
	and.b64  	%rd1500, %rd1482, %rd1499;
	xor.b64  	%rd1501, %rd1500, %rd1434;
	add.s64 	%rd1502, %rd1221, %rd1410;
	add.s64 	%rd1503, %rd1502, %rd1501;
	add.s64 	%rd1504, %rd1503, %rd1498;
	add.s64 	%rd1505, %rd1504, -7894198246740708037;
	add.s64 	%rd1506, %rd1505, %rd1421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1493, 36;
	shr.b64 	%rhs, %rd1493, 28;
	add.u64 	%rd1507, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1493, 30;
	shr.b64 	%rhs, %rd1493, 34;
	add.u64 	%rd1508, %lhs, %rhs;
	}
	xor.b64  	%rd1509, %rd1507, %rd1508;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1493, 25;
	shr.b64 	%rhs, %rd1493, 39;
	add.u64 	%rd1510, %lhs, %rhs;
	}
	xor.b64  	%rd1511, %rd1509, %rd1510;
	and.b64  	%rd1512, %rd1493, %rd1469;
	xor.b64  	%rd1513, %rd1493, %rd1469;
	and.b64  	%rd1514, %rd1513, %rd1445;
	or.b64  	%rd1515, %rd1514, %rd1512;
	add.s64 	%rd1516, %rd1515, %rd1511;
	add.s64 	%rd1517, %rd1516, %rd1505;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1506, 50;
	shr.b64 	%rhs, %rd1506, 14;
	add.u64 	%rd1518, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1506, 46;
	shr.b64 	%rhs, %rd1506, 18;
	add.u64 	%rd1519, %lhs, %rhs;
	}
	xor.b64  	%rd1520, %rd1518, %rd1519;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1506, 23;
	shr.b64 	%rhs, %rd1506, 41;
	add.u64 	%rd1521, %lhs, %rhs;
	}
	xor.b64  	%rd1522, %rd1520, %rd1521;
	xor.b64  	%rd1523, %rd1482, %rd1458;
	and.b64  	%rd1524, %rd1506, %rd1523;
	xor.b64  	%rd1525, %rd1524, %rd1458;
	add.s64 	%rd1526, %rd1234, %rd1434;
	add.s64 	%rd1527, %rd1526, %rd1525;
	add.s64 	%rd1528, %rd1527, %rd1522;
	add.s64 	%rd1529, %rd1528, -6719396339535248540;
	add.s64 	%rd1530, %rd1529, %rd1445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1517, 36;
	shr.b64 	%rhs, %rd1517, 28;
	add.u64 	%rd1531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1517, 30;
	shr.b64 	%rhs, %rd1517, 34;
	add.u64 	%rd1532, %lhs, %rhs;
	}
	xor.b64  	%rd1533, %rd1531, %rd1532;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1517, 25;
	shr.b64 	%rhs, %rd1517, 39;
	add.u64 	%rd1534, %lhs, %rhs;
	}
	xor.b64  	%rd1535, %rd1533, %rd1534;
	and.b64  	%rd1536, %rd1517, %rd1493;
	xor.b64  	%rd1537, %rd1517, %rd1493;
	and.b64  	%rd1538, %rd1537, %rd1469;
	or.b64  	%rd1539, %rd1538, %rd1536;
	add.s64 	%rd1540, %rd1539, %rd1535;
	add.s64 	%rd1541, %rd1540, %rd1529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1530, 50;
	shr.b64 	%rhs, %rd1530, 14;
	add.u64 	%rd1542, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1530, 46;
	shr.b64 	%rhs, %rd1530, 18;
	add.u64 	%rd1543, %lhs, %rhs;
	}
	xor.b64  	%rd1544, %rd1542, %rd1543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1530, 23;
	shr.b64 	%rhs, %rd1530, 41;
	add.u64 	%rd1545, %lhs, %rhs;
	}
	xor.b64  	%rd1546, %rd1544, %rd1545;
	xor.b64  	%rd1547, %rd1506, %rd1482;
	and.b64  	%rd1548, %rd1530, %rd1547;
	xor.b64  	%rd1549, %rd1548, %rd1482;
	add.s64 	%rd1550, %rd1247, %rd1458;
	add.s64 	%rd1551, %rd1550, %rd1549;
	add.s64 	%rd1552, %rd1551, %rd1546;
	add.s64 	%rd1553, %rd1552, -6333637450476146687;
	add.s64 	%rd1554, %rd1553, %rd1469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1541, 36;
	shr.b64 	%rhs, %rd1541, 28;
	add.u64 	%rd1555, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1541, 30;
	shr.b64 	%rhs, %rd1541, 34;
	add.u64 	%rd1556, %lhs, %rhs;
	}
	xor.b64  	%rd1557, %rd1555, %rd1556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1541, 25;
	shr.b64 	%rhs, %rd1541, 39;
	add.u64 	%rd1558, %lhs, %rhs;
	}
	xor.b64  	%rd1559, %rd1557, %rd1558;
	and.b64  	%rd1560, %rd1541, %rd1517;
	xor.b64  	%rd1561, %rd1541, %rd1517;
	and.b64  	%rd1562, %rd1561, %rd1493;
	or.b64  	%rd1563, %rd1562, %rd1560;
	add.s64 	%rd1564, %rd1563, %rd1559;
	add.s64 	%rd1565, %rd1564, %rd1553;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1554, 50;
	shr.b64 	%rhs, %rd1554, 14;
	add.u64 	%rd1566, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1554, 46;
	shr.b64 	%rhs, %rd1554, 18;
	add.u64 	%rd1567, %lhs, %rhs;
	}
	xor.b64  	%rd1568, %rd1566, %rd1567;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1554, 23;
	shr.b64 	%rhs, %rd1554, 41;
	add.u64 	%rd1569, %lhs, %rhs;
	}
	xor.b64  	%rd1570, %rd1568, %rd1569;
	xor.b64  	%rd1571, %rd1530, %rd1506;
	and.b64  	%rd1572, %rd1554, %rd1571;
	xor.b64  	%rd1573, %rd1572, %rd1506;
	add.s64 	%rd1574, %rd1260, %rd1482;
	add.s64 	%rd1575, %rd1574, %rd1573;
	add.s64 	%rd1576, %rd1575, %rd1570;
	add.s64 	%rd1577, %rd1576, -4446306890439682159;
	add.s64 	%rd1578, %rd1577, %rd1493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1565, 36;
	shr.b64 	%rhs, %rd1565, 28;
	add.u64 	%rd1579, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1565, 30;
	shr.b64 	%rhs, %rd1565, 34;
	add.u64 	%rd1580, %lhs, %rhs;
	}
	xor.b64  	%rd1581, %rd1579, %rd1580;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1565, 25;
	shr.b64 	%rhs, %rd1565, 39;
	add.u64 	%rd1582, %lhs, %rhs;
	}
	xor.b64  	%rd1583, %rd1581, %rd1582;
	and.b64  	%rd1584, %rd1565, %rd1541;
	xor.b64  	%rd1585, %rd1565, %rd1541;
	and.b64  	%rd1586, %rd1585, %rd1517;
	or.b64  	%rd1587, %rd1586, %rd1584;
	add.s64 	%rd1588, %rd1587, %rd1583;
	add.s64 	%rd1589, %rd1588, %rd1577;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1578, 50;
	shr.b64 	%rhs, %rd1578, 14;
	add.u64 	%rd1590, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1578, 46;
	shr.b64 	%rhs, %rd1578, 18;
	add.u64 	%rd1591, %lhs, %rhs;
	}
	xor.b64  	%rd1592, %rd1590, %rd1591;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1578, 23;
	shr.b64 	%rhs, %rd1578, 41;
	add.u64 	%rd1593, %lhs, %rhs;
	}
	xor.b64  	%rd1594, %rd1592, %rd1593;
	xor.b64  	%rd1595, %rd1554, %rd1530;
	and.b64  	%rd1596, %rd1578, %rd1595;
	xor.b64  	%rd1597, %rd1596, %rd1530;
	add.s64 	%rd1598, %rd1273, %rd1506;
	add.s64 	%rd1599, %rd1598, %rd1597;
	add.s64 	%rd1600, %rd1599, %rd1594;
	add.s64 	%rd1601, %rd1600, -4076793802049405392;
	add.s64 	%rd1602, %rd1601, %rd1517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1589, 36;
	shr.b64 	%rhs, %rd1589, 28;
	add.u64 	%rd1603, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1589, 30;
	shr.b64 	%rhs, %rd1589, 34;
	add.u64 	%rd1604, %lhs, %rhs;
	}
	xor.b64  	%rd1605, %rd1603, %rd1604;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1589, 25;
	shr.b64 	%rhs, %rd1589, 39;
	add.u64 	%rd1606, %lhs, %rhs;
	}
	xor.b64  	%rd1607, %rd1605, %rd1606;
	and.b64  	%rd1608, %rd1589, %rd1565;
	xor.b64  	%rd1609, %rd1589, %rd1565;
	and.b64  	%rd1610, %rd1609, %rd1541;
	or.b64  	%rd1611, %rd1610, %rd1608;
	add.s64 	%rd1612, %rd1611, %rd1607;
	add.s64 	%rd1613, %rd1612, %rd1601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1602, 50;
	shr.b64 	%rhs, %rd1602, 14;
	add.u64 	%rd1614, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1602, 46;
	shr.b64 	%rhs, %rd1602, 18;
	add.u64 	%rd1615, %lhs, %rhs;
	}
	xor.b64  	%rd1616, %rd1614, %rd1615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1602, 23;
	shr.b64 	%rhs, %rd1602, 41;
	add.u64 	%rd1617, %lhs, %rhs;
	}
	xor.b64  	%rd1618, %rd1616, %rd1617;
	xor.b64  	%rd1619, %rd1578, %rd1554;
	and.b64  	%rd1620, %rd1602, %rd1619;
	xor.b64  	%rd1621, %rd1620, %rd1554;
	add.s64 	%rd1622, %rd1286, %rd1530;
	add.s64 	%rd1623, %rd1622, %rd1621;
	add.s64 	%rd1624, %rd1623, %rd1618;
	add.s64 	%rd1625, %rd1624, -3345356375505022440;
	add.s64 	%rd1626, %rd1625, %rd1541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1613, 36;
	shr.b64 	%rhs, %rd1613, 28;
	add.u64 	%rd1627, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1613, 30;
	shr.b64 	%rhs, %rd1613, 34;
	add.u64 	%rd1628, %lhs, %rhs;
	}
	xor.b64  	%rd1629, %rd1627, %rd1628;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1613, 25;
	shr.b64 	%rhs, %rd1613, 39;
	add.u64 	%rd1630, %lhs, %rhs;
	}
	xor.b64  	%rd1631, %rd1629, %rd1630;
	and.b64  	%rd1632, %rd1613, %rd1589;
	xor.b64  	%rd1633, %rd1613, %rd1589;
	and.b64  	%rd1634, %rd1633, %rd1565;
	or.b64  	%rd1635, %rd1634, %rd1632;
	add.s64 	%rd1636, %rd1635, %rd1631;
	add.s64 	%rd1637, %rd1636, %rd1625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1626, 50;
	shr.b64 	%rhs, %rd1626, 14;
	add.u64 	%rd1638, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1626, 46;
	shr.b64 	%rhs, %rd1626, 18;
	add.u64 	%rd1639, %lhs, %rhs;
	}
	xor.b64  	%rd1640, %rd1638, %rd1639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1626, 23;
	shr.b64 	%rhs, %rd1626, 41;
	add.u64 	%rd1641, %lhs, %rhs;
	}
	xor.b64  	%rd1642, %rd1640, %rd1641;
	xor.b64  	%rd1643, %rd1602, %rd1578;
	and.b64  	%rd1644, %rd1626, %rd1643;
	xor.b64  	%rd1645, %rd1644, %rd1578;
	add.s64 	%rd1646, %rd1299, %rd1554;
	add.s64 	%rd1647, %rd1646, %rd1645;
	add.s64 	%rd1648, %rd1647, %rd1642;
	add.s64 	%rd1649, %rd1648, -2983346525034927856;
	add.s64 	%rd1650, %rd1649, %rd1565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1637, 36;
	shr.b64 	%rhs, %rd1637, 28;
	add.u64 	%rd1651, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1637, 30;
	shr.b64 	%rhs, %rd1637, 34;
	add.u64 	%rd1652, %lhs, %rhs;
	}
	xor.b64  	%rd1653, %rd1651, %rd1652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1637, 25;
	shr.b64 	%rhs, %rd1637, 39;
	add.u64 	%rd1654, %lhs, %rhs;
	}
	xor.b64  	%rd1655, %rd1653, %rd1654;
	and.b64  	%rd1656, %rd1637, %rd1613;
	xor.b64  	%rd1657, %rd1637, %rd1613;
	and.b64  	%rd1658, %rd1657, %rd1589;
	or.b64  	%rd1659, %rd1658, %rd1656;
	add.s64 	%rd1660, %rd1659, %rd1655;
	add.s64 	%rd1661, %rd1660, %rd1649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1650, 50;
	shr.b64 	%rhs, %rd1650, 14;
	add.u64 	%rd1662, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1650, 46;
	shr.b64 	%rhs, %rd1650, 18;
	add.u64 	%rd1663, %lhs, %rhs;
	}
	xor.b64  	%rd1664, %rd1662, %rd1663;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1650, 23;
	shr.b64 	%rhs, %rd1650, 41;
	add.u64 	%rd1665, %lhs, %rhs;
	}
	xor.b64  	%rd1666, %rd1664, %rd1665;
	xor.b64  	%rd1667, %rd1626, %rd1602;
	and.b64  	%rd1668, %rd1650, %rd1667;
	xor.b64  	%rd1669, %rd1668, %rd1602;
	add.s64 	%rd1670, %rd1312, %rd1578;
	add.s64 	%rd1671, %rd1670, %rd1669;
	add.s64 	%rd1672, %rd1671, %rd1666;
	add.s64 	%rd1673, %rd1672, -860691631967231958;
	add.s64 	%rd1674, %rd1673, %rd1589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1661, 36;
	shr.b64 	%rhs, %rd1661, 28;
	add.u64 	%rd1675, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1661, 30;
	shr.b64 	%rhs, %rd1661, 34;
	add.u64 	%rd1676, %lhs, %rhs;
	}
	xor.b64  	%rd1677, %rd1675, %rd1676;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1661, 25;
	shr.b64 	%rhs, %rd1661, 39;
	add.u64 	%rd1678, %lhs, %rhs;
	}
	xor.b64  	%rd1679, %rd1677, %rd1678;
	and.b64  	%rd1680, %rd1661, %rd1637;
	xor.b64  	%rd1681, %rd1661, %rd1637;
	and.b64  	%rd1682, %rd1681, %rd1613;
	or.b64  	%rd1683, %rd1682, %rd1680;
	add.s64 	%rd1684, %rd1683, %rd1679;
	add.s64 	%rd1685, %rd1684, %rd1673;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1674, 50;
	shr.b64 	%rhs, %rd1674, 14;
	add.u64 	%rd1686, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1674, 46;
	shr.b64 	%rhs, %rd1674, 18;
	add.u64 	%rd1687, %lhs, %rhs;
	}
	xor.b64  	%rd1688, %rd1686, %rd1687;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1674, 23;
	shr.b64 	%rhs, %rd1674, 41;
	add.u64 	%rd1689, %lhs, %rhs;
	}
	xor.b64  	%rd1690, %rd1688, %rd1689;
	xor.b64  	%rd1691, %rd1650, %rd1626;
	and.b64  	%rd1692, %rd1674, %rd1691;
	xor.b64  	%rd1693, %rd1692, %rd1626;
	add.s64 	%rd1694, %rd1325, %rd1602;
	add.s64 	%rd1695, %rd1694, %rd1693;
	add.s64 	%rd1696, %rd1695, %rd1690;
	add.s64 	%rd1697, %rd1696, 1182934255886127544;
	add.s64 	%rd1698, %rd1697, %rd1613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1685, 36;
	shr.b64 	%rhs, %rd1685, 28;
	add.u64 	%rd1699, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1685, 30;
	shr.b64 	%rhs, %rd1685, 34;
	add.u64 	%rd1700, %lhs, %rhs;
	}
	xor.b64  	%rd1701, %rd1699, %rd1700;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1685, 25;
	shr.b64 	%rhs, %rd1685, 39;
	add.u64 	%rd1702, %lhs, %rhs;
	}
	xor.b64  	%rd1703, %rd1701, %rd1702;
	and.b64  	%rd1704, %rd1685, %rd1661;
	xor.b64  	%rd1705, %rd1685, %rd1661;
	and.b64  	%rd1706, %rd1705, %rd1637;
	or.b64  	%rd1707, %rd1706, %rd1704;
	add.s64 	%rd1708, %rd1707, %rd1703;
	add.s64 	%rd1709, %rd1708, %rd1697;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1312, 45;
	shr.b64 	%rhs, %rd1312, 19;
	add.u64 	%rd1710, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1312, 3;
	shr.b64 	%rhs, %rd1312, 61;
	add.u64 	%rd1711, %lhs, %rhs;
	}
	xor.b64  	%rd1712, %rd1710, %rd1711;
	shr.u64 	%rd1713, %rd1312, 6;
	xor.b64  	%rd1714, %rd1712, %rd1713;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1143, 63;
	shr.b64 	%rhs, %rd1143, 1;
	add.u64 	%rd1715, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1143, 56;
	shr.b64 	%rhs, %rd1143, 8;
	add.u64 	%rd1716, %lhs, %rhs;
	}
	xor.b64  	%rd1717, %rd1715, %rd1716;
	shr.u64 	%rd1718, %rd1143, 7;
	xor.b64  	%rd1719, %rd1717, %rd1718;
	add.s64 	%rd1720, %rd1719, %rd1130;
	add.s64 	%rd1721, %rd1720, %rd1247;
	add.s64 	%rd1722, %rd1721, %rd1714;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1325, 45;
	shr.b64 	%rhs, %rd1325, 19;
	add.u64 	%rd1723, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1325, 3;
	shr.b64 	%rhs, %rd1325, 61;
	add.u64 	%rd1724, %lhs, %rhs;
	}
	xor.b64  	%rd1725, %rd1723, %rd1724;
	shr.u64 	%rd1726, %rd1325, 6;
	xor.b64  	%rd1727, %rd1725, %rd1726;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1156, 63;
	shr.b64 	%rhs, %rd1156, 1;
	add.u64 	%rd1728, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1156, 56;
	shr.b64 	%rhs, %rd1156, 8;
	add.u64 	%rd1729, %lhs, %rhs;
	}
	xor.b64  	%rd1730, %rd1728, %rd1729;
	shr.u64 	%rd1731, %rd1156, 7;
	xor.b64  	%rd1732, %rd1730, %rd1731;
	add.s64 	%rd1733, %rd1732, %rd1143;
	add.s64 	%rd1734, %rd1733, %rd1260;
	add.s64 	%rd1735, %rd1734, %rd1727;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1722, 45;
	shr.b64 	%rhs, %rd1722, 19;
	add.u64 	%rd1736, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1722, 3;
	shr.b64 	%rhs, %rd1722, 61;
	add.u64 	%rd1737, %lhs, %rhs;
	}
	xor.b64  	%rd1738, %rd1736, %rd1737;
	shr.u64 	%rd1739, %rd1722, 6;
	xor.b64  	%rd1740, %rd1738, %rd1739;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1169, 63;
	shr.b64 	%rhs, %rd1169, 1;
	add.u64 	%rd1741, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1169, 56;
	shr.b64 	%rhs, %rd1169, 8;
	add.u64 	%rd1742, %lhs, %rhs;
	}
	xor.b64  	%rd1743, %rd1741, %rd1742;
	shr.u64 	%rd1744, %rd1169, 7;
	xor.b64  	%rd1745, %rd1743, %rd1744;
	add.s64 	%rd1746, %rd1745, %rd1156;
	add.s64 	%rd1747, %rd1746, %rd1273;
	add.s64 	%rd1748, %rd1747, %rd1740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1735, 45;
	shr.b64 	%rhs, %rd1735, 19;
	add.u64 	%rd1749, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1735, 3;
	shr.b64 	%rhs, %rd1735, 61;
	add.u64 	%rd1750, %lhs, %rhs;
	}
	xor.b64  	%rd1751, %rd1749, %rd1750;
	shr.u64 	%rd1752, %rd1735, 6;
	xor.b64  	%rd1753, %rd1751, %rd1752;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1182, 63;
	shr.b64 	%rhs, %rd1182, 1;
	add.u64 	%rd1754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1182, 56;
	shr.b64 	%rhs, %rd1182, 8;
	add.u64 	%rd1755, %lhs, %rhs;
	}
	xor.b64  	%rd1756, %rd1754, %rd1755;
	shr.u64 	%rd1757, %rd1182, 7;
	xor.b64  	%rd1758, %rd1756, %rd1757;
	add.s64 	%rd1759, %rd1758, %rd1169;
	add.s64 	%rd1760, %rd1759, %rd1286;
	add.s64 	%rd1761, %rd1760, %rd1753;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1748, 45;
	shr.b64 	%rhs, %rd1748, 19;
	add.u64 	%rd1762, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1748, 3;
	shr.b64 	%rhs, %rd1748, 61;
	add.u64 	%rd1763, %lhs, %rhs;
	}
	xor.b64  	%rd1764, %rd1762, %rd1763;
	shr.u64 	%rd1765, %rd1748, 6;
	xor.b64  	%rd1766, %rd1764, %rd1765;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1195, 63;
	shr.b64 	%rhs, %rd1195, 1;
	add.u64 	%rd1767, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1195, 56;
	shr.b64 	%rhs, %rd1195, 8;
	add.u64 	%rd1768, %lhs, %rhs;
	}
	xor.b64  	%rd1769, %rd1767, %rd1768;
	shr.u64 	%rd1770, %rd1195, 7;
	xor.b64  	%rd1771, %rd1769, %rd1770;
	add.s64 	%rd1772, %rd1771, %rd1182;
	add.s64 	%rd1773, %rd1772, %rd1299;
	add.s64 	%rd1774, %rd1773, %rd1766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1761, 45;
	shr.b64 	%rhs, %rd1761, 19;
	add.u64 	%rd1775, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1761, 3;
	shr.b64 	%rhs, %rd1761, 61;
	add.u64 	%rd1776, %lhs, %rhs;
	}
	xor.b64  	%rd1777, %rd1775, %rd1776;
	shr.u64 	%rd1778, %rd1761, 6;
	xor.b64  	%rd1779, %rd1777, %rd1778;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1208, 63;
	shr.b64 	%rhs, %rd1208, 1;
	add.u64 	%rd1780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1208, 56;
	shr.b64 	%rhs, %rd1208, 8;
	add.u64 	%rd1781, %lhs, %rhs;
	}
	xor.b64  	%rd1782, %rd1780, %rd1781;
	shr.u64 	%rd1783, %rd1208, 7;
	xor.b64  	%rd1784, %rd1782, %rd1783;
	add.s64 	%rd1785, %rd1784, %rd1195;
	add.s64 	%rd1786, %rd1785, %rd1312;
	add.s64 	%rd1787, %rd1786, %rd1779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1774, 45;
	shr.b64 	%rhs, %rd1774, 19;
	add.u64 	%rd1788, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1774, 3;
	shr.b64 	%rhs, %rd1774, 61;
	add.u64 	%rd1789, %lhs, %rhs;
	}
	xor.b64  	%rd1790, %rd1788, %rd1789;
	shr.u64 	%rd1791, %rd1774, 6;
	xor.b64  	%rd1792, %rd1790, %rd1791;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1221, 63;
	shr.b64 	%rhs, %rd1221, 1;
	add.u64 	%rd1793, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1221, 56;
	shr.b64 	%rhs, %rd1221, 8;
	add.u64 	%rd1794, %lhs, %rhs;
	}
	xor.b64  	%rd1795, %rd1793, %rd1794;
	shr.u64 	%rd1796, %rd1221, 7;
	xor.b64  	%rd1797, %rd1795, %rd1796;
	add.s64 	%rd1798, %rd1797, %rd1208;
	add.s64 	%rd1799, %rd1798, %rd1325;
	add.s64 	%rd1800, %rd1799, %rd1792;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1787, 45;
	shr.b64 	%rhs, %rd1787, 19;
	add.u64 	%rd1801, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1787, 3;
	shr.b64 	%rhs, %rd1787, 61;
	add.u64 	%rd1802, %lhs, %rhs;
	}
	xor.b64  	%rd1803, %rd1801, %rd1802;
	shr.u64 	%rd1804, %rd1787, 6;
	xor.b64  	%rd1805, %rd1803, %rd1804;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1234, 63;
	shr.b64 	%rhs, %rd1234, 1;
	add.u64 	%rd1806, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1234, 56;
	shr.b64 	%rhs, %rd1234, 8;
	add.u64 	%rd1807, %lhs, %rhs;
	}
	xor.b64  	%rd1808, %rd1806, %rd1807;
	shr.u64 	%rd1809, %rd1234, 7;
	xor.b64  	%rd1810, %rd1808, %rd1809;
	add.s64 	%rd1811, %rd1810, %rd1221;
	add.s64 	%rd1812, %rd1811, %rd1722;
	add.s64 	%rd1813, %rd1812, %rd1805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1800, 45;
	shr.b64 	%rhs, %rd1800, 19;
	add.u64 	%rd1814, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1800, 3;
	shr.b64 	%rhs, %rd1800, 61;
	add.u64 	%rd1815, %lhs, %rhs;
	}
	xor.b64  	%rd1816, %rd1814, %rd1815;
	shr.u64 	%rd1817, %rd1800, 6;
	xor.b64  	%rd1818, %rd1816, %rd1817;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1247, 63;
	shr.b64 	%rhs, %rd1247, 1;
	add.u64 	%rd1819, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1247, 56;
	shr.b64 	%rhs, %rd1247, 8;
	add.u64 	%rd1820, %lhs, %rhs;
	}
	xor.b64  	%rd1821, %rd1819, %rd1820;
	shr.u64 	%rd1822, %rd1247, 7;
	xor.b64  	%rd1823, %rd1821, %rd1822;
	add.s64 	%rd1824, %rd1823, %rd1234;
	add.s64 	%rd1825, %rd1824, %rd1735;
	add.s64 	%rd1826, %rd1825, %rd1818;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1813, 45;
	shr.b64 	%rhs, %rd1813, 19;
	add.u64 	%rd1827, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1813, 3;
	shr.b64 	%rhs, %rd1813, 61;
	add.u64 	%rd1828, %lhs, %rhs;
	}
	xor.b64  	%rd1829, %rd1827, %rd1828;
	shr.u64 	%rd1830, %rd1813, 6;
	xor.b64  	%rd1831, %rd1829, %rd1830;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1260, 63;
	shr.b64 	%rhs, %rd1260, 1;
	add.u64 	%rd1832, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1260, 56;
	shr.b64 	%rhs, %rd1260, 8;
	add.u64 	%rd1833, %lhs, %rhs;
	}
	xor.b64  	%rd1834, %rd1832, %rd1833;
	shr.u64 	%rd1835, %rd1260, 7;
	xor.b64  	%rd1836, %rd1834, %rd1835;
	add.s64 	%rd1837, %rd1836, %rd1247;
	add.s64 	%rd1838, %rd1837, %rd1748;
	add.s64 	%rd1839, %rd1838, %rd1831;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1826, 45;
	shr.b64 	%rhs, %rd1826, 19;
	add.u64 	%rd1840, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1826, 3;
	shr.b64 	%rhs, %rd1826, 61;
	add.u64 	%rd1841, %lhs, %rhs;
	}
	xor.b64  	%rd1842, %rd1840, %rd1841;
	shr.u64 	%rd1843, %rd1826, 6;
	xor.b64  	%rd1844, %rd1842, %rd1843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1273, 63;
	shr.b64 	%rhs, %rd1273, 1;
	add.u64 	%rd1845, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1273, 56;
	shr.b64 	%rhs, %rd1273, 8;
	add.u64 	%rd1846, %lhs, %rhs;
	}
	xor.b64  	%rd1847, %rd1845, %rd1846;
	shr.u64 	%rd1848, %rd1273, 7;
	xor.b64  	%rd1849, %rd1847, %rd1848;
	add.s64 	%rd1850, %rd1849, %rd1260;
	add.s64 	%rd1851, %rd1850, %rd1761;
	add.s64 	%rd1852, %rd1851, %rd1844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1839, 45;
	shr.b64 	%rhs, %rd1839, 19;
	add.u64 	%rd1853, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1839, 3;
	shr.b64 	%rhs, %rd1839, 61;
	add.u64 	%rd1854, %lhs, %rhs;
	}
	xor.b64  	%rd1855, %rd1853, %rd1854;
	shr.u64 	%rd1856, %rd1839, 6;
	xor.b64  	%rd1857, %rd1855, %rd1856;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1286, 63;
	shr.b64 	%rhs, %rd1286, 1;
	add.u64 	%rd1858, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1286, 56;
	shr.b64 	%rhs, %rd1286, 8;
	add.u64 	%rd1859, %lhs, %rhs;
	}
	xor.b64  	%rd1860, %rd1858, %rd1859;
	shr.u64 	%rd1861, %rd1286, 7;
	xor.b64  	%rd1862, %rd1860, %rd1861;
	add.s64 	%rd1863, %rd1862, %rd1273;
	add.s64 	%rd1864, %rd1863, %rd1774;
	add.s64 	%rd1865, %rd1864, %rd1857;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1852, 45;
	shr.b64 	%rhs, %rd1852, 19;
	add.u64 	%rd1866, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1852, 3;
	shr.b64 	%rhs, %rd1852, 61;
	add.u64 	%rd1867, %lhs, %rhs;
	}
	xor.b64  	%rd1868, %rd1866, %rd1867;
	shr.u64 	%rd1869, %rd1852, 6;
	xor.b64  	%rd1870, %rd1868, %rd1869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1299, 63;
	shr.b64 	%rhs, %rd1299, 1;
	add.u64 	%rd1871, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1299, 56;
	shr.b64 	%rhs, %rd1299, 8;
	add.u64 	%rd1872, %lhs, %rhs;
	}
	xor.b64  	%rd1873, %rd1871, %rd1872;
	shr.u64 	%rd1874, %rd1299, 7;
	xor.b64  	%rd1875, %rd1873, %rd1874;
	add.s64 	%rd1876, %rd1875, %rd1286;
	add.s64 	%rd1877, %rd1876, %rd1787;
	add.s64 	%rd1878, %rd1877, %rd1870;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1865, 45;
	shr.b64 	%rhs, %rd1865, 19;
	add.u64 	%rd1879, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1865, 3;
	shr.b64 	%rhs, %rd1865, 61;
	add.u64 	%rd1880, %lhs, %rhs;
	}
	xor.b64  	%rd1881, %rd1879, %rd1880;
	shr.u64 	%rd1882, %rd1865, 6;
	xor.b64  	%rd1883, %rd1881, %rd1882;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1312, 63;
	shr.b64 	%rhs, %rd1312, 1;
	add.u64 	%rd1884, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1312, 56;
	shr.b64 	%rhs, %rd1312, 8;
	add.u64 	%rd1885, %lhs, %rhs;
	}
	xor.b64  	%rd1886, %rd1884, %rd1885;
	shr.u64 	%rd1887, %rd1312, 7;
	xor.b64  	%rd1888, %rd1886, %rd1887;
	add.s64 	%rd1889, %rd1888, %rd1299;
	add.s64 	%rd1890, %rd1889, %rd1800;
	add.s64 	%rd1891, %rd1890, %rd1883;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1878, 45;
	shr.b64 	%rhs, %rd1878, 19;
	add.u64 	%rd1892, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1878, 3;
	shr.b64 	%rhs, %rd1878, 61;
	add.u64 	%rd1893, %lhs, %rhs;
	}
	xor.b64  	%rd1894, %rd1892, %rd1893;
	shr.u64 	%rd1895, %rd1878, 6;
	xor.b64  	%rd1896, %rd1894, %rd1895;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1325, 63;
	shr.b64 	%rhs, %rd1325, 1;
	add.u64 	%rd1897, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1325, 56;
	shr.b64 	%rhs, %rd1325, 8;
	add.u64 	%rd1898, %lhs, %rhs;
	}
	xor.b64  	%rd1899, %rd1897, %rd1898;
	shr.u64 	%rd1900, %rd1325, 7;
	xor.b64  	%rd1901, %rd1899, %rd1900;
	add.s64 	%rd1902, %rd1901, %rd1312;
	add.s64 	%rd1903, %rd1902, %rd1813;
	add.s64 	%rd1904, %rd1903, %rd1896;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1891, 45;
	shr.b64 	%rhs, %rd1891, 19;
	add.u64 	%rd1905, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1891, 3;
	shr.b64 	%rhs, %rd1891, 61;
	add.u64 	%rd1906, %lhs, %rhs;
	}
	xor.b64  	%rd1907, %rd1905, %rd1906;
	shr.u64 	%rd1908, %rd1891, 6;
	xor.b64  	%rd1909, %rd1907, %rd1908;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1722, 63;
	shr.b64 	%rhs, %rd1722, 1;
	add.u64 	%rd1910, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1722, 56;
	shr.b64 	%rhs, %rd1722, 8;
	add.u64 	%rd1911, %lhs, %rhs;
	}
	xor.b64  	%rd1912, %rd1910, %rd1911;
	shr.u64 	%rd1913, %rd1722, 7;
	xor.b64  	%rd1914, %rd1912, %rd1913;
	add.s64 	%rd1915, %rd1914, %rd1325;
	add.s64 	%rd1916, %rd1915, %rd1826;
	add.s64 	%rd1917, %rd1916, %rd1909;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1698, 50;
	shr.b64 	%rhs, %rd1698, 14;
	add.u64 	%rd1918, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1698, 46;
	shr.b64 	%rhs, %rd1698, 18;
	add.u64 	%rd1919, %lhs, %rhs;
	}
	xor.b64  	%rd1920, %rd1918, %rd1919;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1698, 23;
	shr.b64 	%rhs, %rd1698, 41;
	add.u64 	%rd1921, %lhs, %rhs;
	}
	xor.b64  	%rd1922, %rd1920, %rd1921;
	xor.b64  	%rd1923, %rd1674, %rd1650;
	and.b64  	%rd1924, %rd1698, %rd1923;
	xor.b64  	%rd1925, %rd1924, %rd1650;
	add.s64 	%rd1926, %rd1722, %rd1626;
	add.s64 	%rd1927, %rd1926, %rd1925;
	add.s64 	%rd1928, %rd1927, %rd1922;
	add.s64 	%rd1929, %rd1928, 1847814050463011016;
	add.s64 	%rd1930, %rd1929, %rd1637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1709, 36;
	shr.b64 	%rhs, %rd1709, 28;
	add.u64 	%rd1931, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1709, 30;
	shr.b64 	%rhs, %rd1709, 34;
	add.u64 	%rd1932, %lhs, %rhs;
	}
	xor.b64  	%rd1933, %rd1931, %rd1932;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1709, 25;
	shr.b64 	%rhs, %rd1709, 39;
	add.u64 	%rd1934, %lhs, %rhs;
	}
	xor.b64  	%rd1935, %rd1933, %rd1934;
	and.b64  	%rd1936, %rd1709, %rd1685;
	xor.b64  	%rd1937, %rd1709, %rd1685;
	and.b64  	%rd1938, %rd1937, %rd1661;
	or.b64  	%rd1939, %rd1938, %rd1936;
	add.s64 	%rd1940, %rd1939, %rd1935;
	add.s64 	%rd1941, %rd1940, %rd1929;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1930, 50;
	shr.b64 	%rhs, %rd1930, 14;
	add.u64 	%rd1942, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1930, 46;
	shr.b64 	%rhs, %rd1930, 18;
	add.u64 	%rd1943, %lhs, %rhs;
	}
	xor.b64  	%rd1944, %rd1942, %rd1943;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1930, 23;
	shr.b64 	%rhs, %rd1930, 41;
	add.u64 	%rd1945, %lhs, %rhs;
	}
	xor.b64  	%rd1946, %rd1944, %rd1945;
	xor.b64  	%rd1947, %rd1698, %rd1674;
	and.b64  	%rd1948, %rd1930, %rd1947;
	xor.b64  	%rd1949, %rd1948, %rd1674;
	add.s64 	%rd1950, %rd1735, %rd1650;
	add.s64 	%rd1951, %rd1950, %rd1949;
	add.s64 	%rd1952, %rd1951, %rd1946;
	add.s64 	%rd1953, %rd1952, 2177327727835720531;
	add.s64 	%rd1954, %rd1953, %rd1661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1941, 36;
	shr.b64 	%rhs, %rd1941, 28;
	add.u64 	%rd1955, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1941, 30;
	shr.b64 	%rhs, %rd1941, 34;
	add.u64 	%rd1956, %lhs, %rhs;
	}
	xor.b64  	%rd1957, %rd1955, %rd1956;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1941, 25;
	shr.b64 	%rhs, %rd1941, 39;
	add.u64 	%rd1958, %lhs, %rhs;
	}
	xor.b64  	%rd1959, %rd1957, %rd1958;
	and.b64  	%rd1960, %rd1941, %rd1709;
	xor.b64  	%rd1961, %rd1941, %rd1709;
	and.b64  	%rd1962, %rd1961, %rd1685;
	or.b64  	%rd1963, %rd1962, %rd1960;
	add.s64 	%rd1964, %rd1963, %rd1959;
	add.s64 	%rd1965, %rd1964, %rd1953;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1954, 50;
	shr.b64 	%rhs, %rd1954, 14;
	add.u64 	%rd1966, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1954, 46;
	shr.b64 	%rhs, %rd1954, 18;
	add.u64 	%rd1967, %lhs, %rhs;
	}
	xor.b64  	%rd1968, %rd1966, %rd1967;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1954, 23;
	shr.b64 	%rhs, %rd1954, 41;
	add.u64 	%rd1969, %lhs, %rhs;
	}
	xor.b64  	%rd1970, %rd1968, %rd1969;
	xor.b64  	%rd1971, %rd1930, %rd1698;
	and.b64  	%rd1972, %rd1954, %rd1971;
	xor.b64  	%rd1973, %rd1972, %rd1698;
	add.s64 	%rd1974, %rd1748, %rd1674;
	add.s64 	%rd1975, %rd1974, %rd1973;
	add.s64 	%rd1976, %rd1975, %rd1970;
	add.s64 	%rd1977, %rd1976, 2830643537854262169;
	add.s64 	%rd1978, %rd1977, %rd1685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1965, 36;
	shr.b64 	%rhs, %rd1965, 28;
	add.u64 	%rd1979, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1965, 30;
	shr.b64 	%rhs, %rd1965, 34;
	add.u64 	%rd1980, %lhs, %rhs;
	}
	xor.b64  	%rd1981, %rd1979, %rd1980;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1965, 25;
	shr.b64 	%rhs, %rd1965, 39;
	add.u64 	%rd1982, %lhs, %rhs;
	}
	xor.b64  	%rd1983, %rd1981, %rd1982;
	and.b64  	%rd1984, %rd1965, %rd1941;
	xor.b64  	%rd1985, %rd1965, %rd1941;
	and.b64  	%rd1986, %rd1985, %rd1709;
	or.b64  	%rd1987, %rd1986, %rd1984;
	add.s64 	%rd1988, %rd1987, %rd1983;
	add.s64 	%rd1989, %rd1988, %rd1977;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1978, 50;
	shr.b64 	%rhs, %rd1978, 14;
	add.u64 	%rd1990, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1978, 46;
	shr.b64 	%rhs, %rd1978, 18;
	add.u64 	%rd1991, %lhs, %rhs;
	}
	xor.b64  	%rd1992, %rd1990, %rd1991;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1978, 23;
	shr.b64 	%rhs, %rd1978, 41;
	add.u64 	%rd1993, %lhs, %rhs;
	}
	xor.b64  	%rd1994, %rd1992, %rd1993;
	xor.b64  	%rd1995, %rd1954, %rd1930;
	and.b64  	%rd1996, %rd1978, %rd1995;
	xor.b64  	%rd1997, %rd1996, %rd1930;
	add.s64 	%rd1998, %rd1761, %rd1698;
	add.s64 	%rd1999, %rd1998, %rd1997;
	add.s64 	%rd2000, %rd1999, %rd1994;
	add.s64 	%rd2001, %rd2000, 3796741975233480872;
	add.s64 	%rd2002, %rd2001, %rd1709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1989, 36;
	shr.b64 	%rhs, %rd1989, 28;
	add.u64 	%rd2003, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1989, 30;
	shr.b64 	%rhs, %rd1989, 34;
	add.u64 	%rd2004, %lhs, %rhs;
	}
	xor.b64  	%rd2005, %rd2003, %rd2004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1989, 25;
	shr.b64 	%rhs, %rd1989, 39;
	add.u64 	%rd2006, %lhs, %rhs;
	}
	xor.b64  	%rd2007, %rd2005, %rd2006;
	and.b64  	%rd2008, %rd1989, %rd1965;
	xor.b64  	%rd2009, %rd1989, %rd1965;
	and.b64  	%rd2010, %rd2009, %rd1941;
	or.b64  	%rd2011, %rd2010, %rd2008;
	add.s64 	%rd2012, %rd2011, %rd2007;
	add.s64 	%rd2013, %rd2012, %rd2001;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2002, 50;
	shr.b64 	%rhs, %rd2002, 14;
	add.u64 	%rd2014, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2002, 46;
	shr.b64 	%rhs, %rd2002, 18;
	add.u64 	%rd2015, %lhs, %rhs;
	}
	xor.b64  	%rd2016, %rd2014, %rd2015;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2002, 23;
	shr.b64 	%rhs, %rd2002, 41;
	add.u64 	%rd2017, %lhs, %rhs;
	}
	xor.b64  	%rd2018, %rd2016, %rd2017;
	xor.b64  	%rd2019, %rd1978, %rd1954;
	and.b64  	%rd2020, %rd2002, %rd2019;
	xor.b64  	%rd2021, %rd2020, %rd1954;
	add.s64 	%rd2022, %rd1774, %rd1930;
	add.s64 	%rd2023, %rd2022, %rd2021;
	add.s64 	%rd2024, %rd2023, %rd2018;
	add.s64 	%rd2025, %rd2024, 4115178125766777443;
	add.s64 	%rd2026, %rd2025, %rd1941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2013, 36;
	shr.b64 	%rhs, %rd2013, 28;
	add.u64 	%rd2027, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2013, 30;
	shr.b64 	%rhs, %rd2013, 34;
	add.u64 	%rd2028, %lhs, %rhs;
	}
	xor.b64  	%rd2029, %rd2027, %rd2028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2013, 25;
	shr.b64 	%rhs, %rd2013, 39;
	add.u64 	%rd2030, %lhs, %rhs;
	}
	xor.b64  	%rd2031, %rd2029, %rd2030;
	and.b64  	%rd2032, %rd2013, %rd1989;
	xor.b64  	%rd2033, %rd2013, %rd1989;
	and.b64  	%rd2034, %rd2033, %rd1965;
	or.b64  	%rd2035, %rd2034, %rd2032;
	add.s64 	%rd2036, %rd2035, %rd2031;
	add.s64 	%rd2037, %rd2036, %rd2025;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2026, 50;
	shr.b64 	%rhs, %rd2026, 14;
	add.u64 	%rd2038, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2026, 46;
	shr.b64 	%rhs, %rd2026, 18;
	add.u64 	%rd2039, %lhs, %rhs;
	}
	xor.b64  	%rd2040, %rd2038, %rd2039;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2026, 23;
	shr.b64 	%rhs, %rd2026, 41;
	add.u64 	%rd2041, %lhs, %rhs;
	}
	xor.b64  	%rd2042, %rd2040, %rd2041;
	xor.b64  	%rd2043, %rd2002, %rd1978;
	and.b64  	%rd2044, %rd2026, %rd2043;
	xor.b64  	%rd2045, %rd2044, %rd1978;
	add.s64 	%rd2046, %rd1787, %rd1954;
	add.s64 	%rd2047, %rd2046, %rd2045;
	add.s64 	%rd2048, %rd2047, %rd2042;
	add.s64 	%rd2049, %rd2048, 5681478168544905931;
	add.s64 	%rd2050, %rd2049, %rd1965;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2037, 36;
	shr.b64 	%rhs, %rd2037, 28;
	add.u64 	%rd2051, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2037, 30;
	shr.b64 	%rhs, %rd2037, 34;
	add.u64 	%rd2052, %lhs, %rhs;
	}
	xor.b64  	%rd2053, %rd2051, %rd2052;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2037, 25;
	shr.b64 	%rhs, %rd2037, 39;
	add.u64 	%rd2054, %lhs, %rhs;
	}
	xor.b64  	%rd2055, %rd2053, %rd2054;
	and.b64  	%rd2056, %rd2037, %rd2013;
	xor.b64  	%rd2057, %rd2037, %rd2013;
	and.b64  	%rd2058, %rd2057, %rd1989;
	or.b64  	%rd2059, %rd2058, %rd2056;
	add.s64 	%rd2060, %rd2059, %rd2055;
	add.s64 	%rd2061, %rd2060, %rd2049;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2050, 50;
	shr.b64 	%rhs, %rd2050, 14;
	add.u64 	%rd2062, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2050, 46;
	shr.b64 	%rhs, %rd2050, 18;
	add.u64 	%rd2063, %lhs, %rhs;
	}
	xor.b64  	%rd2064, %rd2062, %rd2063;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2050, 23;
	shr.b64 	%rhs, %rd2050, 41;
	add.u64 	%rd2065, %lhs, %rhs;
	}
	xor.b64  	%rd2066, %rd2064, %rd2065;
	xor.b64  	%rd2067, %rd2026, %rd2002;
	and.b64  	%rd2068, %rd2050, %rd2067;
	xor.b64  	%rd2069, %rd2068, %rd2002;
	add.s64 	%rd2070, %rd1800, %rd1978;
	add.s64 	%rd2071, %rd2070, %rd2069;
	add.s64 	%rd2072, %rd2071, %rd2066;
	add.s64 	%rd2073, %rd2072, 6601373596472566643;
	add.s64 	%rd2074, %rd2073, %rd1989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2061, 36;
	shr.b64 	%rhs, %rd2061, 28;
	add.u64 	%rd2075, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2061, 30;
	shr.b64 	%rhs, %rd2061, 34;
	add.u64 	%rd2076, %lhs, %rhs;
	}
	xor.b64  	%rd2077, %rd2075, %rd2076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2061, 25;
	shr.b64 	%rhs, %rd2061, 39;
	add.u64 	%rd2078, %lhs, %rhs;
	}
	xor.b64  	%rd2079, %rd2077, %rd2078;
	and.b64  	%rd2080, %rd2061, %rd2037;
	xor.b64  	%rd2081, %rd2061, %rd2037;
	and.b64  	%rd2082, %rd2081, %rd2013;
	or.b64  	%rd2083, %rd2082, %rd2080;
	add.s64 	%rd2084, %rd2083, %rd2079;
	add.s64 	%rd2085, %rd2084, %rd2073;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2074, 50;
	shr.b64 	%rhs, %rd2074, 14;
	add.u64 	%rd2086, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2074, 46;
	shr.b64 	%rhs, %rd2074, 18;
	add.u64 	%rd2087, %lhs, %rhs;
	}
	xor.b64  	%rd2088, %rd2086, %rd2087;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2074, 23;
	shr.b64 	%rhs, %rd2074, 41;
	add.u64 	%rd2089, %lhs, %rhs;
	}
	xor.b64  	%rd2090, %rd2088, %rd2089;
	xor.b64  	%rd2091, %rd2050, %rd2026;
	and.b64  	%rd2092, %rd2074, %rd2091;
	xor.b64  	%rd2093, %rd2092, %rd2026;
	add.s64 	%rd2094, %rd1813, %rd2002;
	add.s64 	%rd2095, %rd2094, %rd2093;
	add.s64 	%rd2096, %rd2095, %rd2090;
	add.s64 	%rd2097, %rd2096, 7507060721942968483;
	add.s64 	%rd2098, %rd2097, %rd2013;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2085, 36;
	shr.b64 	%rhs, %rd2085, 28;
	add.u64 	%rd2099, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2085, 30;
	shr.b64 	%rhs, %rd2085, 34;
	add.u64 	%rd2100, %lhs, %rhs;
	}
	xor.b64  	%rd2101, %rd2099, %rd2100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2085, 25;
	shr.b64 	%rhs, %rd2085, 39;
	add.u64 	%rd2102, %lhs, %rhs;
	}
	xor.b64  	%rd2103, %rd2101, %rd2102;
	and.b64  	%rd2104, %rd2085, %rd2061;
	xor.b64  	%rd2105, %rd2085, %rd2061;
	and.b64  	%rd2106, %rd2105, %rd2037;
	or.b64  	%rd2107, %rd2106, %rd2104;
	add.s64 	%rd2108, %rd2107, %rd2103;
	add.s64 	%rd2109, %rd2108, %rd2097;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2098, 50;
	shr.b64 	%rhs, %rd2098, 14;
	add.u64 	%rd2110, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2098, 46;
	shr.b64 	%rhs, %rd2098, 18;
	add.u64 	%rd2111, %lhs, %rhs;
	}
	xor.b64  	%rd2112, %rd2110, %rd2111;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2098, 23;
	shr.b64 	%rhs, %rd2098, 41;
	add.u64 	%rd2113, %lhs, %rhs;
	}
	xor.b64  	%rd2114, %rd2112, %rd2113;
	xor.b64  	%rd2115, %rd2074, %rd2050;
	and.b64  	%rd2116, %rd2098, %rd2115;
	xor.b64  	%rd2117, %rd2116, %rd2050;
	add.s64 	%rd2118, %rd1826, %rd2026;
	add.s64 	%rd2119, %rd2118, %rd2117;
	add.s64 	%rd2120, %rd2119, %rd2114;
	add.s64 	%rd2121, %rd2120, 8399075790359081724;
	add.s64 	%rd2122, %rd2121, %rd2037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2109, 36;
	shr.b64 	%rhs, %rd2109, 28;
	add.u64 	%rd2123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2109, 30;
	shr.b64 	%rhs, %rd2109, 34;
	add.u64 	%rd2124, %lhs, %rhs;
	}
	xor.b64  	%rd2125, %rd2123, %rd2124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2109, 25;
	shr.b64 	%rhs, %rd2109, 39;
	add.u64 	%rd2126, %lhs, %rhs;
	}
	xor.b64  	%rd2127, %rd2125, %rd2126;
	and.b64  	%rd2128, %rd2109, %rd2085;
	xor.b64  	%rd2129, %rd2109, %rd2085;
	and.b64  	%rd2130, %rd2129, %rd2061;
	or.b64  	%rd2131, %rd2130, %rd2128;
	add.s64 	%rd2132, %rd2131, %rd2127;
	add.s64 	%rd2133, %rd2132, %rd2121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2122, 50;
	shr.b64 	%rhs, %rd2122, 14;
	add.u64 	%rd2134, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2122, 46;
	shr.b64 	%rhs, %rd2122, 18;
	add.u64 	%rd2135, %lhs, %rhs;
	}
	xor.b64  	%rd2136, %rd2134, %rd2135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2122, 23;
	shr.b64 	%rhs, %rd2122, 41;
	add.u64 	%rd2137, %lhs, %rhs;
	}
	xor.b64  	%rd2138, %rd2136, %rd2137;
	xor.b64  	%rd2139, %rd2098, %rd2074;
	and.b64  	%rd2140, %rd2122, %rd2139;
	xor.b64  	%rd2141, %rd2140, %rd2074;
	add.s64 	%rd2142, %rd1839, %rd2050;
	add.s64 	%rd2143, %rd2142, %rd2141;
	add.s64 	%rd2144, %rd2143, %rd2138;
	add.s64 	%rd2145, %rd2144, 8693463985226723168;
	add.s64 	%rd2146, %rd2145, %rd2061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2133, 36;
	shr.b64 	%rhs, %rd2133, 28;
	add.u64 	%rd2147, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2133, 30;
	shr.b64 	%rhs, %rd2133, 34;
	add.u64 	%rd2148, %lhs, %rhs;
	}
	xor.b64  	%rd2149, %rd2147, %rd2148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2133, 25;
	shr.b64 	%rhs, %rd2133, 39;
	add.u64 	%rd2150, %lhs, %rhs;
	}
	xor.b64  	%rd2151, %rd2149, %rd2150;
	and.b64  	%rd2152, %rd2133, %rd2109;
	xor.b64  	%rd2153, %rd2133, %rd2109;
	and.b64  	%rd2154, %rd2153, %rd2085;
	or.b64  	%rd2155, %rd2154, %rd2152;
	add.s64 	%rd2156, %rd2155, %rd2151;
	add.s64 	%rd2157, %rd2156, %rd2145;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2146, 50;
	shr.b64 	%rhs, %rd2146, 14;
	add.u64 	%rd2158, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2146, 46;
	shr.b64 	%rhs, %rd2146, 18;
	add.u64 	%rd2159, %lhs, %rhs;
	}
	xor.b64  	%rd2160, %rd2158, %rd2159;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2146, 23;
	shr.b64 	%rhs, %rd2146, 41;
	add.u64 	%rd2161, %lhs, %rhs;
	}
	xor.b64  	%rd2162, %rd2160, %rd2161;
	xor.b64  	%rd2163, %rd2122, %rd2098;
	and.b64  	%rd2164, %rd2146, %rd2163;
	xor.b64  	%rd2165, %rd2164, %rd2098;
	add.s64 	%rd2166, %rd1852, %rd2074;
	add.s64 	%rd2167, %rd2166, %rd2165;
	add.s64 	%rd2168, %rd2167, %rd2162;
	add.s64 	%rd2169, %rd2168, -8878714635349349518;
	add.s64 	%rd2170, %rd2169, %rd2085;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2157, 36;
	shr.b64 	%rhs, %rd2157, 28;
	add.u64 	%rd2171, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2157, 30;
	shr.b64 	%rhs, %rd2157, 34;
	add.u64 	%rd2172, %lhs, %rhs;
	}
	xor.b64  	%rd2173, %rd2171, %rd2172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2157, 25;
	shr.b64 	%rhs, %rd2157, 39;
	add.u64 	%rd2174, %lhs, %rhs;
	}
	xor.b64  	%rd2175, %rd2173, %rd2174;
	and.b64  	%rd2176, %rd2157, %rd2133;
	xor.b64  	%rd2177, %rd2157, %rd2133;
	and.b64  	%rd2178, %rd2177, %rd2109;
	or.b64  	%rd2179, %rd2178, %rd2176;
	add.s64 	%rd2180, %rd2179, %rd2175;
	add.s64 	%rd2181, %rd2180, %rd2169;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2170, 50;
	shr.b64 	%rhs, %rd2170, 14;
	add.u64 	%rd2182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2170, 46;
	shr.b64 	%rhs, %rd2170, 18;
	add.u64 	%rd2183, %lhs, %rhs;
	}
	xor.b64  	%rd2184, %rd2182, %rd2183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2170, 23;
	shr.b64 	%rhs, %rd2170, 41;
	add.u64 	%rd2185, %lhs, %rhs;
	}
	xor.b64  	%rd2186, %rd2184, %rd2185;
	xor.b64  	%rd2187, %rd2146, %rd2122;
	and.b64  	%rd2188, %rd2170, %rd2187;
	xor.b64  	%rd2189, %rd2188, %rd2122;
	add.s64 	%rd2190, %rd1865, %rd2098;
	add.s64 	%rd2191, %rd2190, %rd2189;
	add.s64 	%rd2192, %rd2191, %rd2186;
	add.s64 	%rd2193, %rd2192, -8302665154208450068;
	add.s64 	%rd2194, %rd2193, %rd2109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2181, 36;
	shr.b64 	%rhs, %rd2181, 28;
	add.u64 	%rd2195, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2181, 30;
	shr.b64 	%rhs, %rd2181, 34;
	add.u64 	%rd2196, %lhs, %rhs;
	}
	xor.b64  	%rd2197, %rd2195, %rd2196;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2181, 25;
	shr.b64 	%rhs, %rd2181, 39;
	add.u64 	%rd2198, %lhs, %rhs;
	}
	xor.b64  	%rd2199, %rd2197, %rd2198;
	and.b64  	%rd2200, %rd2181, %rd2157;
	xor.b64  	%rd2201, %rd2181, %rd2157;
	and.b64  	%rd2202, %rd2201, %rd2133;
	or.b64  	%rd2203, %rd2202, %rd2200;
	add.s64 	%rd2204, %rd2203, %rd2199;
	add.s64 	%rd2205, %rd2204, %rd2193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2194, 50;
	shr.b64 	%rhs, %rd2194, 14;
	add.u64 	%rd2206, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2194, 46;
	shr.b64 	%rhs, %rd2194, 18;
	add.u64 	%rd2207, %lhs, %rhs;
	}
	xor.b64  	%rd2208, %rd2206, %rd2207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2194, 23;
	shr.b64 	%rhs, %rd2194, 41;
	add.u64 	%rd2209, %lhs, %rhs;
	}
	xor.b64  	%rd2210, %rd2208, %rd2209;
	xor.b64  	%rd2211, %rd2170, %rd2146;
	and.b64  	%rd2212, %rd2194, %rd2211;
	xor.b64  	%rd2213, %rd2212, %rd2146;
	add.s64 	%rd2214, %rd1878, %rd2122;
	add.s64 	%rd2215, %rd2214, %rd2213;
	add.s64 	%rd2216, %rd2215, %rd2210;
	add.s64 	%rd2217, %rd2216, -8016688836872298968;
	add.s64 	%rd2218, %rd2217, %rd2133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2205, 36;
	shr.b64 	%rhs, %rd2205, 28;
	add.u64 	%rd2219, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2205, 30;
	shr.b64 	%rhs, %rd2205, 34;
	add.u64 	%rd2220, %lhs, %rhs;
	}
	xor.b64  	%rd2221, %rd2219, %rd2220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2205, 25;
	shr.b64 	%rhs, %rd2205, 39;
	add.u64 	%rd2222, %lhs, %rhs;
	}
	xor.b64  	%rd2223, %rd2221, %rd2222;
	and.b64  	%rd2224, %rd2205, %rd2181;
	xor.b64  	%rd2225, %rd2205, %rd2181;
	and.b64  	%rd2226, %rd2225, %rd2157;
	or.b64  	%rd2227, %rd2226, %rd2224;
	add.s64 	%rd2228, %rd2227, %rd2223;
	add.s64 	%rd2229, %rd2228, %rd2217;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2218, 50;
	shr.b64 	%rhs, %rd2218, 14;
	add.u64 	%rd2230, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2218, 46;
	shr.b64 	%rhs, %rd2218, 18;
	add.u64 	%rd2231, %lhs, %rhs;
	}
	xor.b64  	%rd2232, %rd2230, %rd2231;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2218, 23;
	shr.b64 	%rhs, %rd2218, 41;
	add.u64 	%rd2233, %lhs, %rhs;
	}
	xor.b64  	%rd2234, %rd2232, %rd2233;
	xor.b64  	%rd2235, %rd2194, %rd2170;
	and.b64  	%rd2236, %rd2218, %rd2235;
	xor.b64  	%rd2237, %rd2236, %rd2170;
	add.s64 	%rd2238, %rd1891, %rd2146;
	add.s64 	%rd2239, %rd2238, %rd2237;
	add.s64 	%rd2240, %rd2239, %rd2234;
	add.s64 	%rd2241, %rd2240, -6606660893046293015;
	add.s64 	%rd2242, %rd2241, %rd2157;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2229, 36;
	shr.b64 	%rhs, %rd2229, 28;
	add.u64 	%rd2243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2229, 30;
	shr.b64 	%rhs, %rd2229, 34;
	add.u64 	%rd2244, %lhs, %rhs;
	}
	xor.b64  	%rd2245, %rd2243, %rd2244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2229, 25;
	shr.b64 	%rhs, %rd2229, 39;
	add.u64 	%rd2246, %lhs, %rhs;
	}
	xor.b64  	%rd2247, %rd2245, %rd2246;
	and.b64  	%rd2248, %rd2229, %rd2205;
	xor.b64  	%rd2249, %rd2229, %rd2205;
	and.b64  	%rd2250, %rd2249, %rd2181;
	or.b64  	%rd2251, %rd2250, %rd2248;
	add.s64 	%rd2252, %rd2251, %rd2247;
	add.s64 	%rd2253, %rd2252, %rd2241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2242, 50;
	shr.b64 	%rhs, %rd2242, 14;
	add.u64 	%rd2254, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2242, 46;
	shr.b64 	%rhs, %rd2242, 18;
	add.u64 	%rd2255, %lhs, %rhs;
	}
	xor.b64  	%rd2256, %rd2254, %rd2255;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2242, 23;
	shr.b64 	%rhs, %rd2242, 41;
	add.u64 	%rd2257, %lhs, %rhs;
	}
	xor.b64  	%rd2258, %rd2256, %rd2257;
	xor.b64  	%rd2259, %rd2218, %rd2194;
	and.b64  	%rd2260, %rd2242, %rd2259;
	xor.b64  	%rd2261, %rd2260, %rd2194;
	add.s64 	%rd2262, %rd1904, %rd2170;
	add.s64 	%rd2263, %rd2262, %rd2261;
	add.s64 	%rd2264, %rd2263, %rd2258;
	add.s64 	%rd2265, %rd2264, -4685533653050689259;
	add.s64 	%rd2266, %rd2265, %rd2181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2253, 36;
	shr.b64 	%rhs, %rd2253, 28;
	add.u64 	%rd2267, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2253, 30;
	shr.b64 	%rhs, %rd2253, 34;
	add.u64 	%rd2268, %lhs, %rhs;
	}
	xor.b64  	%rd2269, %rd2267, %rd2268;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2253, 25;
	shr.b64 	%rhs, %rd2253, 39;
	add.u64 	%rd2270, %lhs, %rhs;
	}
	xor.b64  	%rd2271, %rd2269, %rd2270;
	and.b64  	%rd2272, %rd2253, %rd2229;
	xor.b64  	%rd2273, %rd2253, %rd2229;
	and.b64  	%rd2274, %rd2273, %rd2205;
	or.b64  	%rd2275, %rd2274, %rd2272;
	add.s64 	%rd2276, %rd2275, %rd2271;
	add.s64 	%rd2277, %rd2276, %rd2265;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2266, 50;
	shr.b64 	%rhs, %rd2266, 14;
	add.u64 	%rd2278, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2266, 46;
	shr.b64 	%rhs, %rd2266, 18;
	add.u64 	%rd2279, %lhs, %rhs;
	}
	xor.b64  	%rd2280, %rd2278, %rd2279;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2266, 23;
	shr.b64 	%rhs, %rd2266, 41;
	add.u64 	%rd2281, %lhs, %rhs;
	}
	xor.b64  	%rd2282, %rd2280, %rd2281;
	xor.b64  	%rd2283, %rd2242, %rd2218;
	and.b64  	%rd2284, %rd2266, %rd2283;
	xor.b64  	%rd2285, %rd2284, %rd2218;
	add.s64 	%rd2286, %rd1917, %rd2194;
	add.s64 	%rd2287, %rd2286, %rd2285;
	add.s64 	%rd2288, %rd2287, %rd2282;
	add.s64 	%rd2289, %rd2288, -4147400797238176981;
	add.s64 	%rd2290, %rd2289, %rd2205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2277, 36;
	shr.b64 	%rhs, %rd2277, 28;
	add.u64 	%rd2291, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2277, 30;
	shr.b64 	%rhs, %rd2277, 34;
	add.u64 	%rd2292, %lhs, %rhs;
	}
	xor.b64  	%rd2293, %rd2291, %rd2292;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2277, 25;
	shr.b64 	%rhs, %rd2277, 39;
	add.u64 	%rd2294, %lhs, %rhs;
	}
	xor.b64  	%rd2295, %rd2293, %rd2294;
	and.b64  	%rd2296, %rd2277, %rd2253;
	xor.b64  	%rd2297, %rd2277, %rd2253;
	and.b64  	%rd2298, %rd2297, %rd2229;
	or.b64  	%rd2299, %rd2298, %rd2296;
	add.s64 	%rd2300, %rd2299, %rd2295;
	add.s64 	%rd2301, %rd2300, %rd2289;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1904, 45;
	shr.b64 	%rhs, %rd1904, 19;
	add.u64 	%rd2302, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1904, 3;
	shr.b64 	%rhs, %rd1904, 61;
	add.u64 	%rd2303, %lhs, %rhs;
	}
	xor.b64  	%rd2304, %rd2302, %rd2303;
	shr.u64 	%rd2305, %rd1904, 6;
	xor.b64  	%rd2306, %rd2304, %rd2305;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1735, 63;
	shr.b64 	%rhs, %rd1735, 1;
	add.u64 	%rd2307, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1735, 56;
	shr.b64 	%rhs, %rd1735, 8;
	add.u64 	%rd2308, %lhs, %rhs;
	}
	xor.b64  	%rd2309, %rd2307, %rd2308;
	shr.u64 	%rd2310, %rd1735, 7;
	xor.b64  	%rd2311, %rd2309, %rd2310;
	add.s64 	%rd2312, %rd2311, %rd1722;
	add.s64 	%rd2313, %rd2312, %rd1839;
	add.s64 	%rd2314, %rd2313, %rd2306;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1917, 45;
	shr.b64 	%rhs, %rd1917, 19;
	add.u64 	%rd2315, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1917, 3;
	shr.b64 	%rhs, %rd1917, 61;
	add.u64 	%rd2316, %lhs, %rhs;
	}
	xor.b64  	%rd2317, %rd2315, %rd2316;
	shr.u64 	%rd2318, %rd1917, 6;
	xor.b64  	%rd2319, %rd2317, %rd2318;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1748, 63;
	shr.b64 	%rhs, %rd1748, 1;
	add.u64 	%rd2320, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1748, 56;
	shr.b64 	%rhs, %rd1748, 8;
	add.u64 	%rd2321, %lhs, %rhs;
	}
	xor.b64  	%rd2322, %rd2320, %rd2321;
	shr.u64 	%rd2323, %rd1748, 7;
	xor.b64  	%rd2324, %rd2322, %rd2323;
	add.s64 	%rd2325, %rd2324, %rd1735;
	add.s64 	%rd2326, %rd2325, %rd1852;
	add.s64 	%rd2327, %rd2326, %rd2319;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2314, 45;
	shr.b64 	%rhs, %rd2314, 19;
	add.u64 	%rd2328, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2314, 3;
	shr.b64 	%rhs, %rd2314, 61;
	add.u64 	%rd2329, %lhs, %rhs;
	}
	xor.b64  	%rd2330, %rd2328, %rd2329;
	shr.u64 	%rd2331, %rd2314, 6;
	xor.b64  	%rd2332, %rd2330, %rd2331;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1761, 63;
	shr.b64 	%rhs, %rd1761, 1;
	add.u64 	%rd2333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1761, 56;
	shr.b64 	%rhs, %rd1761, 8;
	add.u64 	%rd2334, %lhs, %rhs;
	}
	xor.b64  	%rd2335, %rd2333, %rd2334;
	shr.u64 	%rd2336, %rd1761, 7;
	xor.b64  	%rd2337, %rd2335, %rd2336;
	add.s64 	%rd2338, %rd2337, %rd1748;
	add.s64 	%rd2339, %rd2338, %rd1865;
	add.s64 	%rd2340, %rd2339, %rd2332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2327, 45;
	shr.b64 	%rhs, %rd2327, 19;
	add.u64 	%rd2341, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2327, 3;
	shr.b64 	%rhs, %rd2327, 61;
	add.u64 	%rd2342, %lhs, %rhs;
	}
	xor.b64  	%rd2343, %rd2341, %rd2342;
	shr.u64 	%rd2344, %rd2327, 6;
	xor.b64  	%rd2345, %rd2343, %rd2344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1774, 63;
	shr.b64 	%rhs, %rd1774, 1;
	add.u64 	%rd2346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1774, 56;
	shr.b64 	%rhs, %rd1774, 8;
	add.u64 	%rd2347, %lhs, %rhs;
	}
	xor.b64  	%rd2348, %rd2346, %rd2347;
	shr.u64 	%rd2349, %rd1774, 7;
	xor.b64  	%rd2350, %rd2348, %rd2349;
	add.s64 	%rd2351, %rd2350, %rd1761;
	add.s64 	%rd2352, %rd2351, %rd1878;
	add.s64 	%rd2353, %rd2352, %rd2345;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2340, 45;
	shr.b64 	%rhs, %rd2340, 19;
	add.u64 	%rd2354, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2340, 3;
	shr.b64 	%rhs, %rd2340, 61;
	add.u64 	%rd2355, %lhs, %rhs;
	}
	xor.b64  	%rd2356, %rd2354, %rd2355;
	shr.u64 	%rd2357, %rd2340, 6;
	xor.b64  	%rd2358, %rd2356, %rd2357;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1787, 63;
	shr.b64 	%rhs, %rd1787, 1;
	add.u64 	%rd2359, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1787, 56;
	shr.b64 	%rhs, %rd1787, 8;
	add.u64 	%rd2360, %lhs, %rhs;
	}
	xor.b64  	%rd2361, %rd2359, %rd2360;
	shr.u64 	%rd2362, %rd1787, 7;
	xor.b64  	%rd2363, %rd2361, %rd2362;
	add.s64 	%rd2364, %rd2363, %rd1774;
	add.s64 	%rd2365, %rd2364, %rd1891;
	add.s64 	%rd2366, %rd2365, %rd2358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2353, 45;
	shr.b64 	%rhs, %rd2353, 19;
	add.u64 	%rd2367, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2353, 3;
	shr.b64 	%rhs, %rd2353, 61;
	add.u64 	%rd2368, %lhs, %rhs;
	}
	xor.b64  	%rd2369, %rd2367, %rd2368;
	shr.u64 	%rd2370, %rd2353, 6;
	xor.b64  	%rd2371, %rd2369, %rd2370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1800, 63;
	shr.b64 	%rhs, %rd1800, 1;
	add.u64 	%rd2372, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1800, 56;
	shr.b64 	%rhs, %rd1800, 8;
	add.u64 	%rd2373, %lhs, %rhs;
	}
	xor.b64  	%rd2374, %rd2372, %rd2373;
	shr.u64 	%rd2375, %rd1800, 7;
	xor.b64  	%rd2376, %rd2374, %rd2375;
	add.s64 	%rd2377, %rd2376, %rd1787;
	add.s64 	%rd2378, %rd2377, %rd1904;
	add.s64 	%rd2379, %rd2378, %rd2371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2366, 45;
	shr.b64 	%rhs, %rd2366, 19;
	add.u64 	%rd2380, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2366, 3;
	shr.b64 	%rhs, %rd2366, 61;
	add.u64 	%rd2381, %lhs, %rhs;
	}
	xor.b64  	%rd2382, %rd2380, %rd2381;
	shr.u64 	%rd2383, %rd2366, 6;
	xor.b64  	%rd2384, %rd2382, %rd2383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1813, 63;
	shr.b64 	%rhs, %rd1813, 1;
	add.u64 	%rd2385, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1813, 56;
	shr.b64 	%rhs, %rd1813, 8;
	add.u64 	%rd2386, %lhs, %rhs;
	}
	xor.b64  	%rd2387, %rd2385, %rd2386;
	shr.u64 	%rd2388, %rd1813, 7;
	xor.b64  	%rd2389, %rd2387, %rd2388;
	add.s64 	%rd2390, %rd2389, %rd1800;
	add.s64 	%rd2391, %rd2390, %rd1917;
	add.s64 	%rd2392, %rd2391, %rd2384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2379, 45;
	shr.b64 	%rhs, %rd2379, 19;
	add.u64 	%rd2393, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2379, 3;
	shr.b64 	%rhs, %rd2379, 61;
	add.u64 	%rd2394, %lhs, %rhs;
	}
	xor.b64  	%rd2395, %rd2393, %rd2394;
	shr.u64 	%rd2396, %rd2379, 6;
	xor.b64  	%rd2397, %rd2395, %rd2396;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1826, 63;
	shr.b64 	%rhs, %rd1826, 1;
	add.u64 	%rd2398, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1826, 56;
	shr.b64 	%rhs, %rd1826, 8;
	add.u64 	%rd2399, %lhs, %rhs;
	}
	xor.b64  	%rd2400, %rd2398, %rd2399;
	shr.u64 	%rd2401, %rd1826, 7;
	xor.b64  	%rd2402, %rd2400, %rd2401;
	add.s64 	%rd2403, %rd2402, %rd1813;
	add.s64 	%rd2404, %rd2403, %rd2314;
	add.s64 	%rd2405, %rd2404, %rd2397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2392, 45;
	shr.b64 	%rhs, %rd2392, 19;
	add.u64 	%rd2406, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2392, 3;
	shr.b64 	%rhs, %rd2392, 61;
	add.u64 	%rd2407, %lhs, %rhs;
	}
	xor.b64  	%rd2408, %rd2406, %rd2407;
	shr.u64 	%rd2409, %rd2392, 6;
	xor.b64  	%rd2410, %rd2408, %rd2409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1839, 63;
	shr.b64 	%rhs, %rd1839, 1;
	add.u64 	%rd2411, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1839, 56;
	shr.b64 	%rhs, %rd1839, 8;
	add.u64 	%rd2412, %lhs, %rhs;
	}
	xor.b64  	%rd2413, %rd2411, %rd2412;
	shr.u64 	%rd2414, %rd1839, 7;
	xor.b64  	%rd2415, %rd2413, %rd2414;
	add.s64 	%rd2416, %rd2415, %rd1826;
	add.s64 	%rd2417, %rd2416, %rd2327;
	add.s64 	%rd2418, %rd2417, %rd2410;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2405, 45;
	shr.b64 	%rhs, %rd2405, 19;
	add.u64 	%rd2419, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2405, 3;
	shr.b64 	%rhs, %rd2405, 61;
	add.u64 	%rd2420, %lhs, %rhs;
	}
	xor.b64  	%rd2421, %rd2419, %rd2420;
	shr.u64 	%rd2422, %rd2405, 6;
	xor.b64  	%rd2423, %rd2421, %rd2422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1852, 63;
	shr.b64 	%rhs, %rd1852, 1;
	add.u64 	%rd2424, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1852, 56;
	shr.b64 	%rhs, %rd1852, 8;
	add.u64 	%rd2425, %lhs, %rhs;
	}
	xor.b64  	%rd2426, %rd2424, %rd2425;
	shr.u64 	%rd2427, %rd1852, 7;
	xor.b64  	%rd2428, %rd2426, %rd2427;
	add.s64 	%rd2429, %rd2428, %rd1839;
	add.s64 	%rd2430, %rd2429, %rd2340;
	add.s64 	%rd2431, %rd2430, %rd2423;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2418, 45;
	shr.b64 	%rhs, %rd2418, 19;
	add.u64 	%rd2432, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2418, 3;
	shr.b64 	%rhs, %rd2418, 61;
	add.u64 	%rd2433, %lhs, %rhs;
	}
	xor.b64  	%rd2434, %rd2432, %rd2433;
	shr.u64 	%rd2435, %rd2418, 6;
	xor.b64  	%rd2436, %rd2434, %rd2435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1865, 63;
	shr.b64 	%rhs, %rd1865, 1;
	add.u64 	%rd2437, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1865, 56;
	shr.b64 	%rhs, %rd1865, 8;
	add.u64 	%rd2438, %lhs, %rhs;
	}
	xor.b64  	%rd2439, %rd2437, %rd2438;
	shr.u64 	%rd2440, %rd1865, 7;
	xor.b64  	%rd2441, %rd2439, %rd2440;
	add.s64 	%rd2442, %rd2441, %rd1852;
	add.s64 	%rd2443, %rd2442, %rd2353;
	add.s64 	%rd2444, %rd2443, %rd2436;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2431, 45;
	shr.b64 	%rhs, %rd2431, 19;
	add.u64 	%rd2445, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2431, 3;
	shr.b64 	%rhs, %rd2431, 61;
	add.u64 	%rd2446, %lhs, %rhs;
	}
	xor.b64  	%rd2447, %rd2445, %rd2446;
	shr.u64 	%rd2448, %rd2431, 6;
	xor.b64  	%rd2449, %rd2447, %rd2448;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1878, 63;
	shr.b64 	%rhs, %rd1878, 1;
	add.u64 	%rd2450, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1878, 56;
	shr.b64 	%rhs, %rd1878, 8;
	add.u64 	%rd2451, %lhs, %rhs;
	}
	xor.b64  	%rd2452, %rd2450, %rd2451;
	shr.u64 	%rd2453, %rd1878, 7;
	xor.b64  	%rd2454, %rd2452, %rd2453;
	add.s64 	%rd2455, %rd2454, %rd1865;
	add.s64 	%rd2456, %rd2455, %rd2366;
	add.s64 	%rd2457, %rd2456, %rd2449;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2444, 45;
	shr.b64 	%rhs, %rd2444, 19;
	add.u64 	%rd2458, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2444, 3;
	shr.b64 	%rhs, %rd2444, 61;
	add.u64 	%rd2459, %lhs, %rhs;
	}
	xor.b64  	%rd2460, %rd2458, %rd2459;
	shr.u64 	%rd2461, %rd2444, 6;
	xor.b64  	%rd2462, %rd2460, %rd2461;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1891, 63;
	shr.b64 	%rhs, %rd1891, 1;
	add.u64 	%rd2463, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1891, 56;
	shr.b64 	%rhs, %rd1891, 8;
	add.u64 	%rd2464, %lhs, %rhs;
	}
	xor.b64  	%rd2465, %rd2463, %rd2464;
	shr.u64 	%rd2466, %rd1891, 7;
	xor.b64  	%rd2467, %rd2465, %rd2466;
	add.s64 	%rd2468, %rd2467, %rd1878;
	add.s64 	%rd2469, %rd2468, %rd2379;
	add.s64 	%rd2470, %rd2469, %rd2462;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2457, 45;
	shr.b64 	%rhs, %rd2457, 19;
	add.u64 	%rd2471, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2457, 3;
	shr.b64 	%rhs, %rd2457, 61;
	add.u64 	%rd2472, %lhs, %rhs;
	}
	xor.b64  	%rd2473, %rd2471, %rd2472;
	shr.u64 	%rd2474, %rd2457, 6;
	xor.b64  	%rd2475, %rd2473, %rd2474;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1904, 63;
	shr.b64 	%rhs, %rd1904, 1;
	add.u64 	%rd2476, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1904, 56;
	shr.b64 	%rhs, %rd1904, 8;
	add.u64 	%rd2477, %lhs, %rhs;
	}
	xor.b64  	%rd2478, %rd2476, %rd2477;
	shr.u64 	%rd2479, %rd1904, 7;
	xor.b64  	%rd2480, %rd2478, %rd2479;
	add.s64 	%rd2481, %rd2480, %rd1891;
	add.s64 	%rd2482, %rd2481, %rd2392;
	add.s64 	%rd2483, %rd2482, %rd2475;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2470, 45;
	shr.b64 	%rhs, %rd2470, 19;
	add.u64 	%rd2484, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2470, 3;
	shr.b64 	%rhs, %rd2470, 61;
	add.u64 	%rd2485, %lhs, %rhs;
	}
	xor.b64  	%rd2486, %rd2484, %rd2485;
	shr.u64 	%rd2487, %rd2470, 6;
	xor.b64  	%rd2488, %rd2486, %rd2487;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1917, 63;
	shr.b64 	%rhs, %rd1917, 1;
	add.u64 	%rd2489, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1917, 56;
	shr.b64 	%rhs, %rd1917, 8;
	add.u64 	%rd2490, %lhs, %rhs;
	}
	xor.b64  	%rd2491, %rd2489, %rd2490;
	shr.u64 	%rd2492, %rd1917, 7;
	xor.b64  	%rd2493, %rd2491, %rd2492;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2483, 45;
	shr.b64 	%rhs, %rd2483, 19;
	add.u64 	%rd2494, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2483, 3;
	shr.b64 	%rhs, %rd2483, 61;
	add.u64 	%rd2495, %lhs, %rhs;
	}
	xor.b64  	%rd2496, %rd2494, %rd2495;
	shr.u64 	%rd2497, %rd2483, 6;
	xor.b64  	%rd2498, %rd2496, %rd2497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2314, 63;
	shr.b64 	%rhs, %rd2314, 1;
	add.u64 	%rd2499, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2314, 56;
	shr.b64 	%rhs, %rd2314, 8;
	add.u64 	%rd2500, %lhs, %rhs;
	}
	xor.b64  	%rd2501, %rd2499, %rd2500;
	shr.u64 	%rd2502, %rd2314, 7;
	xor.b64  	%rd2503, %rd2501, %rd2502;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2290, 50;
	shr.b64 	%rhs, %rd2290, 14;
	add.u64 	%rd2504, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2290, 46;
	shr.b64 	%rhs, %rd2290, 18;
	add.u64 	%rd2505, %lhs, %rhs;
	}
	xor.b64  	%rd2506, %rd2504, %rd2505;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2290, 23;
	shr.b64 	%rhs, %rd2290, 41;
	add.u64 	%rd2507, %lhs, %rhs;
	}
	xor.b64  	%rd2508, %rd2506, %rd2507;
	xor.b64  	%rd2509, %rd2266, %rd2242;
	and.b64  	%rd2510, %rd2290, %rd2509;
	xor.b64  	%rd2511, %rd2510, %rd2242;
	add.s64 	%rd2512, %rd2314, %rd2218;
	add.s64 	%rd2513, %rd2512, %rd2511;
	add.s64 	%rd2514, %rd2513, %rd2508;
	add.s64 	%rd2515, %rd2514, -3880063495543823972;
	add.s64 	%rd2516, %rd2515, %rd2229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2301, 36;
	shr.b64 	%rhs, %rd2301, 28;
	add.u64 	%rd2517, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2301, 30;
	shr.b64 	%rhs, %rd2301, 34;
	add.u64 	%rd2518, %lhs, %rhs;
	}
	xor.b64  	%rd2519, %rd2517, %rd2518;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2301, 25;
	shr.b64 	%rhs, %rd2301, 39;
	add.u64 	%rd2520, %lhs, %rhs;
	}
	xor.b64  	%rd2521, %rd2519, %rd2520;
	and.b64  	%rd2522, %rd2301, %rd2277;
	xor.b64  	%rd2523, %rd2301, %rd2277;
	and.b64  	%rd2524, %rd2523, %rd2253;
	or.b64  	%rd2525, %rd2524, %rd2522;
	add.s64 	%rd2526, %rd2525, %rd2521;
	add.s64 	%rd2527, %rd2526, %rd2515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2516, 50;
	shr.b64 	%rhs, %rd2516, 14;
	add.u64 	%rd2528, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2516, 46;
	shr.b64 	%rhs, %rd2516, 18;
	add.u64 	%rd2529, %lhs, %rhs;
	}
	xor.b64  	%rd2530, %rd2528, %rd2529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2516, 23;
	shr.b64 	%rhs, %rd2516, 41;
	add.u64 	%rd2531, %lhs, %rhs;
	}
	xor.b64  	%rd2532, %rd2530, %rd2531;
	xor.b64  	%rd2533, %rd2290, %rd2266;
	and.b64  	%rd2534, %rd2516, %rd2533;
	xor.b64  	%rd2535, %rd2534, %rd2266;
	add.s64 	%rd2536, %rd2327, %rd2242;
	add.s64 	%rd2537, %rd2536, %rd2535;
	add.s64 	%rd2538, %rd2537, %rd2532;
	add.s64 	%rd2539, %rd2538, -3348786107499101689;
	add.s64 	%rd2540, %rd2539, %rd2253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2527, 36;
	shr.b64 	%rhs, %rd2527, 28;
	add.u64 	%rd2541, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2527, 30;
	shr.b64 	%rhs, %rd2527, 34;
	add.u64 	%rd2542, %lhs, %rhs;
	}
	xor.b64  	%rd2543, %rd2541, %rd2542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2527, 25;
	shr.b64 	%rhs, %rd2527, 39;
	add.u64 	%rd2544, %lhs, %rhs;
	}
	xor.b64  	%rd2545, %rd2543, %rd2544;
	and.b64  	%rd2546, %rd2527, %rd2301;
	xor.b64  	%rd2547, %rd2527, %rd2301;
	and.b64  	%rd2548, %rd2547, %rd2277;
	or.b64  	%rd2549, %rd2548, %rd2546;
	add.s64 	%rd2550, %rd2549, %rd2545;
	add.s64 	%rd2551, %rd2550, %rd2539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2540, 50;
	shr.b64 	%rhs, %rd2540, 14;
	add.u64 	%rd2552, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2540, 46;
	shr.b64 	%rhs, %rd2540, 18;
	add.u64 	%rd2553, %lhs, %rhs;
	}
	xor.b64  	%rd2554, %rd2552, %rd2553;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2540, 23;
	shr.b64 	%rhs, %rd2540, 41;
	add.u64 	%rd2555, %lhs, %rhs;
	}
	xor.b64  	%rd2556, %rd2554, %rd2555;
	xor.b64  	%rd2557, %rd2516, %rd2290;
	and.b64  	%rd2558, %rd2540, %rd2557;
	xor.b64  	%rd2559, %rd2558, %rd2290;
	add.s64 	%rd2560, %rd2340, %rd2266;
	add.s64 	%rd2561, %rd2560, %rd2559;
	add.s64 	%rd2562, %rd2561, %rd2556;
	add.s64 	%rd2563, %rd2562, -1523767162380948706;
	add.s64 	%rd2564, %rd2563, %rd2277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2551, 36;
	shr.b64 	%rhs, %rd2551, 28;
	add.u64 	%rd2565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2551, 30;
	shr.b64 	%rhs, %rd2551, 34;
	add.u64 	%rd2566, %lhs, %rhs;
	}
	xor.b64  	%rd2567, %rd2565, %rd2566;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2551, 25;
	shr.b64 	%rhs, %rd2551, 39;
	add.u64 	%rd2568, %lhs, %rhs;
	}
	xor.b64  	%rd2569, %rd2567, %rd2568;
	and.b64  	%rd2570, %rd2551, %rd2527;
	xor.b64  	%rd2571, %rd2551, %rd2527;
	and.b64  	%rd2572, %rd2571, %rd2301;
	or.b64  	%rd2573, %rd2572, %rd2570;
	add.s64 	%rd2574, %rd2573, %rd2569;
	add.s64 	%rd2575, %rd2574, %rd2563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2564, 50;
	shr.b64 	%rhs, %rd2564, 14;
	add.u64 	%rd2576, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2564, 46;
	shr.b64 	%rhs, %rd2564, 18;
	add.u64 	%rd2577, %lhs, %rhs;
	}
	xor.b64  	%rd2578, %rd2576, %rd2577;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2564, 23;
	shr.b64 	%rhs, %rd2564, 41;
	add.u64 	%rd2579, %lhs, %rhs;
	}
	xor.b64  	%rd2580, %rd2578, %rd2579;
	xor.b64  	%rd2581, %rd2540, %rd2516;
	and.b64  	%rd2582, %rd2564, %rd2581;
	xor.b64  	%rd2583, %rd2582, %rd2516;
	add.s64 	%rd2584, %rd2353, %rd2290;
	add.s64 	%rd2585, %rd2584, %rd2583;
	add.s64 	%rd2586, %rd2585, %rd2580;
	add.s64 	%rd2587, %rd2586, -757361751448694408;
	add.s64 	%rd2588, %rd2587, %rd2301;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2575, 36;
	shr.b64 	%rhs, %rd2575, 28;
	add.u64 	%rd2589, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2575, 30;
	shr.b64 	%rhs, %rd2575, 34;
	add.u64 	%rd2590, %lhs, %rhs;
	}
	xor.b64  	%rd2591, %rd2589, %rd2590;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2575, 25;
	shr.b64 	%rhs, %rd2575, 39;
	add.u64 	%rd2592, %lhs, %rhs;
	}
	xor.b64  	%rd2593, %rd2591, %rd2592;
	and.b64  	%rd2594, %rd2575, %rd2551;
	xor.b64  	%rd2595, %rd2575, %rd2551;
	and.b64  	%rd2596, %rd2595, %rd2527;
	or.b64  	%rd2597, %rd2596, %rd2594;
	add.s64 	%rd2598, %rd2597, %rd2593;
	add.s64 	%rd2599, %rd2598, %rd2587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2588, 50;
	shr.b64 	%rhs, %rd2588, 14;
	add.u64 	%rd2600, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2588, 46;
	shr.b64 	%rhs, %rd2588, 18;
	add.u64 	%rd2601, %lhs, %rhs;
	}
	xor.b64  	%rd2602, %rd2600, %rd2601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2588, 23;
	shr.b64 	%rhs, %rd2588, 41;
	add.u64 	%rd2603, %lhs, %rhs;
	}
	xor.b64  	%rd2604, %rd2602, %rd2603;
	xor.b64  	%rd2605, %rd2564, %rd2540;
	and.b64  	%rd2606, %rd2588, %rd2605;
	xor.b64  	%rd2607, %rd2606, %rd2540;
	add.s64 	%rd2608, %rd2366, %rd2516;
	add.s64 	%rd2609, %rd2608, %rd2607;
	add.s64 	%rd2610, %rd2609, %rd2604;
	add.s64 	%rd2611, %rd2610, 500013540394364858;
	add.s64 	%rd2612, %rd2611, %rd2527;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2599, 36;
	shr.b64 	%rhs, %rd2599, 28;
	add.u64 	%rd2613, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2599, 30;
	shr.b64 	%rhs, %rd2599, 34;
	add.u64 	%rd2614, %lhs, %rhs;
	}
	xor.b64  	%rd2615, %rd2613, %rd2614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2599, 25;
	shr.b64 	%rhs, %rd2599, 39;
	add.u64 	%rd2616, %lhs, %rhs;
	}
	xor.b64  	%rd2617, %rd2615, %rd2616;
	and.b64  	%rd2618, %rd2599, %rd2575;
	xor.b64  	%rd2619, %rd2599, %rd2575;
	and.b64  	%rd2620, %rd2619, %rd2551;
	or.b64  	%rd2621, %rd2620, %rd2618;
	add.s64 	%rd2622, %rd2621, %rd2617;
	add.s64 	%rd2623, %rd2622, %rd2611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2612, 50;
	shr.b64 	%rhs, %rd2612, 14;
	add.u64 	%rd2624, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2612, 46;
	shr.b64 	%rhs, %rd2612, 18;
	add.u64 	%rd2625, %lhs, %rhs;
	}
	xor.b64  	%rd2626, %rd2624, %rd2625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2612, 23;
	shr.b64 	%rhs, %rd2612, 41;
	add.u64 	%rd2627, %lhs, %rhs;
	}
	xor.b64  	%rd2628, %rd2626, %rd2627;
	xor.b64  	%rd2629, %rd2588, %rd2564;
	and.b64  	%rd2630, %rd2612, %rd2629;
	xor.b64  	%rd2631, %rd2630, %rd2564;
	add.s64 	%rd2632, %rd2379, %rd2540;
	add.s64 	%rd2633, %rd2632, %rd2631;
	add.s64 	%rd2634, %rd2633, %rd2628;
	add.s64 	%rd2635, %rd2634, 748580250866718886;
	add.s64 	%rd2636, %rd2635, %rd2551;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2623, 36;
	shr.b64 	%rhs, %rd2623, 28;
	add.u64 	%rd2637, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2623, 30;
	shr.b64 	%rhs, %rd2623, 34;
	add.u64 	%rd2638, %lhs, %rhs;
	}
	xor.b64  	%rd2639, %rd2637, %rd2638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2623, 25;
	shr.b64 	%rhs, %rd2623, 39;
	add.u64 	%rd2640, %lhs, %rhs;
	}
	xor.b64  	%rd2641, %rd2639, %rd2640;
	and.b64  	%rd2642, %rd2623, %rd2599;
	xor.b64  	%rd2643, %rd2623, %rd2599;
	and.b64  	%rd2644, %rd2643, %rd2575;
	or.b64  	%rd2645, %rd2644, %rd2642;
	add.s64 	%rd2646, %rd2645, %rd2641;
	add.s64 	%rd2647, %rd2646, %rd2635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2636, 50;
	shr.b64 	%rhs, %rd2636, 14;
	add.u64 	%rd2648, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2636, 46;
	shr.b64 	%rhs, %rd2636, 18;
	add.u64 	%rd2649, %lhs, %rhs;
	}
	xor.b64  	%rd2650, %rd2648, %rd2649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2636, 23;
	shr.b64 	%rhs, %rd2636, 41;
	add.u64 	%rd2651, %lhs, %rhs;
	}
	xor.b64  	%rd2652, %rd2650, %rd2651;
	xor.b64  	%rd2653, %rd2612, %rd2588;
	and.b64  	%rd2654, %rd2636, %rd2653;
	xor.b64  	%rd2655, %rd2654, %rd2588;
	add.s64 	%rd2656, %rd2392, %rd2564;
	add.s64 	%rd2657, %rd2656, %rd2655;
	add.s64 	%rd2658, %rd2657, %rd2652;
	add.s64 	%rd2659, %rd2658, 1242879168328830382;
	add.s64 	%rd2660, %rd2659, %rd2575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2647, 36;
	shr.b64 	%rhs, %rd2647, 28;
	add.u64 	%rd2661, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2647, 30;
	shr.b64 	%rhs, %rd2647, 34;
	add.u64 	%rd2662, %lhs, %rhs;
	}
	xor.b64  	%rd2663, %rd2661, %rd2662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2647, 25;
	shr.b64 	%rhs, %rd2647, 39;
	add.u64 	%rd2664, %lhs, %rhs;
	}
	xor.b64  	%rd2665, %rd2663, %rd2664;
	and.b64  	%rd2666, %rd2647, %rd2623;
	xor.b64  	%rd2667, %rd2647, %rd2623;
	and.b64  	%rd2668, %rd2667, %rd2599;
	or.b64  	%rd2669, %rd2668, %rd2666;
	add.s64 	%rd2670, %rd2669, %rd2665;
	add.s64 	%rd2671, %rd2670, %rd2659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2660, 50;
	shr.b64 	%rhs, %rd2660, 14;
	add.u64 	%rd2672, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2660, 46;
	shr.b64 	%rhs, %rd2660, 18;
	add.u64 	%rd2673, %lhs, %rhs;
	}
	xor.b64  	%rd2674, %rd2672, %rd2673;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2660, 23;
	shr.b64 	%rhs, %rd2660, 41;
	add.u64 	%rd2675, %lhs, %rhs;
	}
	xor.b64  	%rd2676, %rd2674, %rd2675;
	xor.b64  	%rd2677, %rd2636, %rd2612;
	and.b64  	%rd2678, %rd2660, %rd2677;
	xor.b64  	%rd2679, %rd2678, %rd2612;
	add.s64 	%rd2680, %rd2405, %rd2588;
	add.s64 	%rd2681, %rd2680, %rd2679;
	add.s64 	%rd2682, %rd2681, %rd2676;
	add.s64 	%rd2683, %rd2682, 1977374033974150939;
	add.s64 	%rd2684, %rd2683, %rd2599;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2671, 36;
	shr.b64 	%rhs, %rd2671, 28;
	add.u64 	%rd2685, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2671, 30;
	shr.b64 	%rhs, %rd2671, 34;
	add.u64 	%rd2686, %lhs, %rhs;
	}
	xor.b64  	%rd2687, %rd2685, %rd2686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2671, 25;
	shr.b64 	%rhs, %rd2671, 39;
	add.u64 	%rd2688, %lhs, %rhs;
	}
	xor.b64  	%rd2689, %rd2687, %rd2688;
	and.b64  	%rd2690, %rd2671, %rd2647;
	xor.b64  	%rd2691, %rd2671, %rd2647;
	and.b64  	%rd2692, %rd2691, %rd2623;
	or.b64  	%rd2693, %rd2692, %rd2690;
	add.s64 	%rd2694, %rd2693, %rd2689;
	add.s64 	%rd2695, %rd2694, %rd2683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2684, 50;
	shr.b64 	%rhs, %rd2684, 14;
	add.u64 	%rd2696, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2684, 46;
	shr.b64 	%rhs, %rd2684, 18;
	add.u64 	%rd2697, %lhs, %rhs;
	}
	xor.b64  	%rd2698, %rd2696, %rd2697;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2684, 23;
	shr.b64 	%rhs, %rd2684, 41;
	add.u64 	%rd2699, %lhs, %rhs;
	}
	xor.b64  	%rd2700, %rd2698, %rd2699;
	xor.b64  	%rd2701, %rd2660, %rd2636;
	and.b64  	%rd2702, %rd2684, %rd2701;
	xor.b64  	%rd2703, %rd2702, %rd2636;
	add.s64 	%rd2704, %rd2418, %rd2612;
	add.s64 	%rd2705, %rd2704, %rd2703;
	add.s64 	%rd2706, %rd2705, %rd2700;
	add.s64 	%rd2707, %rd2706, 2944078676154940804;
	add.s64 	%rd2708, %rd2707, %rd2623;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2695, 36;
	shr.b64 	%rhs, %rd2695, 28;
	add.u64 	%rd2709, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2695, 30;
	shr.b64 	%rhs, %rd2695, 34;
	add.u64 	%rd2710, %lhs, %rhs;
	}
	xor.b64  	%rd2711, %rd2709, %rd2710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2695, 25;
	shr.b64 	%rhs, %rd2695, 39;
	add.u64 	%rd2712, %lhs, %rhs;
	}
	xor.b64  	%rd2713, %rd2711, %rd2712;
	and.b64  	%rd2714, %rd2695, %rd2671;
	xor.b64  	%rd2715, %rd2695, %rd2671;
	and.b64  	%rd2716, %rd2715, %rd2647;
	or.b64  	%rd2717, %rd2716, %rd2714;
	add.s64 	%rd2718, %rd2717, %rd2713;
	add.s64 	%rd2719, %rd2718, %rd2707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2708, 50;
	shr.b64 	%rhs, %rd2708, 14;
	add.u64 	%rd2720, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2708, 46;
	shr.b64 	%rhs, %rd2708, 18;
	add.u64 	%rd2721, %lhs, %rhs;
	}
	xor.b64  	%rd2722, %rd2720, %rd2721;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2708, 23;
	shr.b64 	%rhs, %rd2708, 41;
	add.u64 	%rd2723, %lhs, %rhs;
	}
	xor.b64  	%rd2724, %rd2722, %rd2723;
	xor.b64  	%rd2725, %rd2684, %rd2660;
	and.b64  	%rd2726, %rd2708, %rd2725;
	xor.b64  	%rd2727, %rd2726, %rd2660;
	add.s64 	%rd2728, %rd2431, %rd2636;
	add.s64 	%rd2729, %rd2728, %rd2727;
	add.s64 	%rd2730, %rd2729, %rd2724;
	add.s64 	%rd2731, %rd2730, 3659926193048069267;
	add.s64 	%rd2732, %rd2731, %rd2647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2719, 36;
	shr.b64 	%rhs, %rd2719, 28;
	add.u64 	%rd2733, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2719, 30;
	shr.b64 	%rhs, %rd2719, 34;
	add.u64 	%rd2734, %lhs, %rhs;
	}
	xor.b64  	%rd2735, %rd2733, %rd2734;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2719, 25;
	shr.b64 	%rhs, %rd2719, 39;
	add.u64 	%rd2736, %lhs, %rhs;
	}
	xor.b64  	%rd2737, %rd2735, %rd2736;
	and.b64  	%rd2738, %rd2719, %rd2695;
	xor.b64  	%rd2739, %rd2719, %rd2695;
	and.b64  	%rd2740, %rd2739, %rd2671;
	or.b64  	%rd2741, %rd2740, %rd2738;
	add.s64 	%rd2742, %rd2741, %rd2737;
	add.s64 	%rd2743, %rd2742, %rd2731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2732, 50;
	shr.b64 	%rhs, %rd2732, 14;
	add.u64 	%rd2744, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2732, 46;
	shr.b64 	%rhs, %rd2732, 18;
	add.u64 	%rd2745, %lhs, %rhs;
	}
	xor.b64  	%rd2746, %rd2744, %rd2745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2732, 23;
	shr.b64 	%rhs, %rd2732, 41;
	add.u64 	%rd2747, %lhs, %rhs;
	}
	xor.b64  	%rd2748, %rd2746, %rd2747;
	xor.b64  	%rd2749, %rd2708, %rd2684;
	and.b64  	%rd2750, %rd2732, %rd2749;
	xor.b64  	%rd2751, %rd2750, %rd2684;
	add.s64 	%rd2752, %rd2444, %rd2660;
	add.s64 	%rd2753, %rd2752, %rd2751;
	add.s64 	%rd2754, %rd2753, %rd2748;
	add.s64 	%rd2755, %rd2754, 4368137639120453308;
	add.s64 	%rd2756, %rd2755, %rd2671;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2743, 36;
	shr.b64 	%rhs, %rd2743, 28;
	add.u64 	%rd2757, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2743, 30;
	shr.b64 	%rhs, %rd2743, 34;
	add.u64 	%rd2758, %lhs, %rhs;
	}
	xor.b64  	%rd2759, %rd2757, %rd2758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2743, 25;
	shr.b64 	%rhs, %rd2743, 39;
	add.u64 	%rd2760, %lhs, %rhs;
	}
	xor.b64  	%rd2761, %rd2759, %rd2760;
	and.b64  	%rd2762, %rd2743, %rd2719;
	xor.b64  	%rd2763, %rd2743, %rd2719;
	and.b64  	%rd2764, %rd2763, %rd2695;
	or.b64  	%rd2765, %rd2764, %rd2762;
	add.s64 	%rd2766, %rd2765, %rd2761;
	add.s64 	%rd2767, %rd2766, %rd2755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2756, 50;
	shr.b64 	%rhs, %rd2756, 14;
	add.u64 	%rd2768, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2756, 46;
	shr.b64 	%rhs, %rd2756, 18;
	add.u64 	%rd2769, %lhs, %rhs;
	}
	xor.b64  	%rd2770, %rd2768, %rd2769;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2756, 23;
	shr.b64 	%rhs, %rd2756, 41;
	add.u64 	%rd2771, %lhs, %rhs;
	}
	xor.b64  	%rd2772, %rd2770, %rd2771;
	xor.b64  	%rd2773, %rd2732, %rd2708;
	and.b64  	%rd2774, %rd2756, %rd2773;
	xor.b64  	%rd2775, %rd2774, %rd2708;
	add.s64 	%rd2776, %rd2457, %rd2684;
	add.s64 	%rd2777, %rd2776, %rd2775;
	add.s64 	%rd2778, %rd2777, %rd2772;
	add.s64 	%rd2779, %rd2778, 4836135668995329356;
	add.s64 	%rd2780, %rd2779, %rd2695;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2767, 36;
	shr.b64 	%rhs, %rd2767, 28;
	add.u64 	%rd2781, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2767, 30;
	shr.b64 	%rhs, %rd2767, 34;
	add.u64 	%rd2782, %lhs, %rhs;
	}
	xor.b64  	%rd2783, %rd2781, %rd2782;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2767, 25;
	shr.b64 	%rhs, %rd2767, 39;
	add.u64 	%rd2784, %lhs, %rhs;
	}
	xor.b64  	%rd2785, %rd2783, %rd2784;
	and.b64  	%rd2786, %rd2767, %rd2743;
	xor.b64  	%rd2787, %rd2767, %rd2743;
	and.b64  	%rd2788, %rd2787, %rd2719;
	or.b64  	%rd2789, %rd2788, %rd2786;
	add.s64 	%rd2790, %rd2789, %rd2785;
	add.s64 	%rd2791, %rd2790, %rd2779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2780, 50;
	shr.b64 	%rhs, %rd2780, 14;
	add.u64 	%rd2792, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2780, 46;
	shr.b64 	%rhs, %rd2780, 18;
	add.u64 	%rd2793, %lhs, %rhs;
	}
	xor.b64  	%rd2794, %rd2792, %rd2793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2780, 23;
	shr.b64 	%rhs, %rd2780, 41;
	add.u64 	%rd2795, %lhs, %rhs;
	}
	xor.b64  	%rd2796, %rd2794, %rd2795;
	xor.b64  	%rd2797, %rd2756, %rd2732;
	and.b64  	%rd2798, %rd2780, %rd2797;
	xor.b64  	%rd2799, %rd2798, %rd2732;
	add.s64 	%rd2800, %rd2470, %rd2708;
	add.s64 	%rd2801, %rd2800, %rd2799;
	add.s64 	%rd2802, %rd2801, %rd2796;
	add.s64 	%rd2803, %rd2802, 5532061633213252278;
	add.s64 	%rd2804, %rd2803, %rd2719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2791, 36;
	shr.b64 	%rhs, %rd2791, 28;
	add.u64 	%rd2805, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2791, 30;
	shr.b64 	%rhs, %rd2791, 34;
	add.u64 	%rd2806, %lhs, %rhs;
	}
	xor.b64  	%rd2807, %rd2805, %rd2806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2791, 25;
	shr.b64 	%rhs, %rd2791, 39;
	add.u64 	%rd2808, %lhs, %rhs;
	}
	xor.b64  	%rd2809, %rd2807, %rd2808;
	and.b64  	%rd2810, %rd2791, %rd2767;
	xor.b64  	%rd2811, %rd2791, %rd2767;
	and.b64  	%rd2812, %rd2811, %rd2743;
	or.b64  	%rd2813, %rd2812, %rd2810;
	add.s64 	%rd2814, %rd2813, %rd2809;
	add.s64 	%rd2815, %rd2814, %rd2803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2804, 50;
	shr.b64 	%rhs, %rd2804, 14;
	add.u64 	%rd2816, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2804, 46;
	shr.b64 	%rhs, %rd2804, 18;
	add.u64 	%rd2817, %lhs, %rhs;
	}
	xor.b64  	%rd2818, %rd2816, %rd2817;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2804, 23;
	shr.b64 	%rhs, %rd2804, 41;
	add.u64 	%rd2819, %lhs, %rhs;
	}
	xor.b64  	%rd2820, %rd2818, %rd2819;
	xor.b64  	%rd2821, %rd2780, %rd2756;
	and.b64  	%rd2822, %rd2804, %rd2821;
	xor.b64  	%rd2823, %rd2822, %rd2756;
	add.s64 	%rd2824, %rd2483, %rd2732;
	add.s64 	%rd2825, %rd2824, %rd2823;
	add.s64 	%rd2826, %rd2825, %rd2820;
	add.s64 	%rd2827, %rd2826, 6448918945643986474;
	add.s64 	%rd2828, %rd2827, %rd2743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2815, 36;
	shr.b64 	%rhs, %rd2815, 28;
	add.u64 	%rd2829, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2815, 30;
	shr.b64 	%rhs, %rd2815, 34;
	add.u64 	%rd2830, %lhs, %rhs;
	}
	xor.b64  	%rd2831, %rd2829, %rd2830;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2815, 25;
	shr.b64 	%rhs, %rd2815, 39;
	add.u64 	%rd2832, %lhs, %rhs;
	}
	xor.b64  	%rd2833, %rd2831, %rd2832;
	and.b64  	%rd2834, %rd2815, %rd2791;
	xor.b64  	%rd2835, %rd2815, %rd2791;
	and.b64  	%rd2836, %rd2835, %rd2767;
	or.b64  	%rd2837, %rd2836, %rd2834;
	add.s64 	%rd2838, %rd2837, %rd2833;
	add.s64 	%rd2839, %rd2838, %rd2827;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2828, 50;
	shr.b64 	%rhs, %rd2828, 14;
	add.u64 	%rd2840, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2828, 46;
	shr.b64 	%rhs, %rd2828, 18;
	add.u64 	%rd2841, %lhs, %rhs;
	}
	xor.b64  	%rd2842, %rd2840, %rd2841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2828, 23;
	shr.b64 	%rhs, %rd2828, 41;
	add.u64 	%rd2843, %lhs, %rhs;
	}
	xor.b64  	%rd2844, %rd2842, %rd2843;
	xor.b64  	%rd2845, %rd2804, %rd2780;
	and.b64  	%rd2846, %rd2828, %rd2845;
	xor.b64  	%rd2847, %rd2846, %rd2780;
	add.s64 	%rd2848, %rd1904, %rd2493;
	add.s64 	%rd2849, %rd2848, %rd2405;
	add.s64 	%rd2850, %rd2849, %rd2488;
	add.s64 	%rd2851, %rd2850, %rd2756;
	add.s64 	%rd2852, %rd2851, %rd2847;
	add.s64 	%rd2853, %rd2852, %rd2844;
	add.s64 	%rd2854, %rd2853, 6902733635092675308;
	add.s64 	%rd2855, %rd2854, %rd2767;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2839, 36;
	shr.b64 	%rhs, %rd2839, 28;
	add.u64 	%rd2856, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2839, 30;
	shr.b64 	%rhs, %rd2839, 34;
	add.u64 	%rd2857, %lhs, %rhs;
	}
	xor.b64  	%rd2858, %rd2856, %rd2857;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2839, 25;
	shr.b64 	%rhs, %rd2839, 39;
	add.u64 	%rd2859, %lhs, %rhs;
	}
	xor.b64  	%rd2860, %rd2858, %rd2859;
	and.b64  	%rd2861, %rd2839, %rd2815;
	xor.b64  	%rd2862, %rd2839, %rd2815;
	and.b64  	%rd2863, %rd2862, %rd2791;
	or.b64  	%rd2864, %rd2863, %rd2861;
	add.s64 	%rd2865, %rd2864, %rd2860;
	add.s64 	%rd2866, %rd2865, %rd2854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2855, 50;
	shr.b64 	%rhs, %rd2855, 14;
	add.u64 	%rd2867, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2855, 46;
	shr.b64 	%rhs, %rd2855, 18;
	add.u64 	%rd2868, %lhs, %rhs;
	}
	xor.b64  	%rd2869, %rd2867, %rd2868;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2855, 23;
	shr.b64 	%rhs, %rd2855, 41;
	add.u64 	%rd2870, %lhs, %rhs;
	}
	xor.b64  	%rd2871, %rd2869, %rd2870;
	xor.b64  	%rd2872, %rd2828, %rd2804;
	and.b64  	%rd2873, %rd2855, %rd2872;
	xor.b64  	%rd2874, %rd2873, %rd2804;
	add.s64 	%rd2875, %rd1917, %rd2503;
	add.s64 	%rd2876, %rd2875, %rd2418;
	add.s64 	%rd2877, %rd2876, %rd2498;
	add.s64 	%rd2878, %rd2877, %rd2780;
	add.s64 	%rd2879, %rd2878, %rd2874;
	add.s64 	%rd2880, %rd2879, %rd2871;
	add.s64 	%rd2881, %rd2880, 7801388544844847127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2866, 36;
	shr.b64 	%rhs, %rd2866, 28;
	add.u64 	%rd2882, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2866, 30;
	shr.b64 	%rhs, %rd2866, 34;
	add.u64 	%rd2883, %lhs, %rhs;
	}
	xor.b64  	%rd2884, %rd2882, %rd2883;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2866, 25;
	shr.b64 	%rhs, %rd2866, 39;
	add.u64 	%rd2885, %lhs, %rhs;
	}
	xor.b64  	%rd2886, %rd2884, %rd2885;
	and.b64  	%rd2887, %rd2866, %rd2839;
	xor.b64  	%rd2888, %rd2866, %rd2839;
	and.b64  	%rd2889, %rd2888, %rd2815;
	or.b64  	%rd2890, %rd2889, %rd2887;
	add.s64 	%rd2891, %rd2886, %rd152;
	add.s64 	%rd2892, %rd2891, %rd2890;
	add.s64 	%rd2893, %rd2892, %rd2881;
	st.local.u64 	[%rd1], %rd2893;
	add.s64 	%rd2894, %rd2866, %rd158;
	st.local.u64 	[%rd1+8], %rd2894;
	add.s64 	%rd2895, %rd2839, %rd161;
	st.local.u64 	[%rd1+16], %rd2895;
	add.s64 	%rd2896, %rd2815, %rd150;
	st.local.u64 	[%rd1+24], %rd2896;
	add.s64 	%rd2897, %rd2791, %rd134;
	add.s64 	%rd2898, %rd2897, %rd2881;
	st.local.u64 	[%rd1+32], %rd2898;
	add.s64 	%rd2899, %rd2855, %rd141;
	st.local.u64 	[%rd1+40], %rd2899;
	add.s64 	%rd2900, %rd2828, %rd140;
	st.local.u64 	[%rd1+48], %rd2900;
	add.s64 	%rd2901, %rd2804, %rd145;
	st.local.u64 	[%rd1+56], %rd2901;
	st.local.v2.u32 	[%rd1+64], {%r20242, %r20241};
	st.local.v2.u32 	[%rd1+72], {%r20240, %r20239};
	st.local.v2.u32 	[%rd1+80], {%r20246, %r20245};
	st.local.v2.u32 	[%rd1+88], {%r20244, %r20243};
	st.local.v2.u32 	[%rd1+96], {%r20250, %r20249};
	st.local.v2.u32 	[%rd1+104], {%r20248, %r20247};
	st.local.v2.u32 	[%rd1+112], {%r20254, %r20253};
	st.local.v2.u32 	[%rd1+120], {%r20252, %r20251};
	st.local.v2.u32 	[%rd1+128], {%r20258, %r20257};
	st.local.v2.u32 	[%rd1+136], {%r20256, %r20255};
	st.local.v2.u32 	[%rd1+144], {%r20262, %r20261};
	st.local.v2.u32 	[%rd1+152], {%r20260, %r20259};
	st.local.v2.u32 	[%rd1+160], {%r20266, %r20265};
	st.local.v2.u32 	[%rd1+168], {%r20264, %r20263};
	st.local.v2.u32 	[%rd1+176], {%r20270, %r20269};
	st.local.v2.u32 	[%rd1+184], {%r20268, %r20267};

$L__BB1_237:
	setp.eq.s32 	%p278, %r20206, -1;
	@%p278 bra 	$L__BB1_402;
	bra.uni 	$L__BB1_10;

$L__BB1_402:
	ret;

$L__BB1_6:
	setp.lt.s32 	%p7, %r1773, 25;
	@%p7 bra 	$L__BB1_239;

	mov.u32 	%r20180, 24;
	mov.u32 	%r20179, 6;

$L__BB1_8:
	mul.wide.s32 	%rd37, %r20179, 4;
	add.s64 	%rd38, %rd11264, %rd37;
	ld.global.u32 	%r3524, [%rd38];
	and.b32  	%r3525, %r3524, -2139062144;
	setp.eq.s32 	%p8, %r3525, 0;
	@%p8 bra 	$L__BB1_238;
	bra.uni 	$L__BB1_9;

$L__BB1_238:
	add.s32 	%r20180, %r20180, 4;
	add.s32 	%r20179, %r20179, 1;
	setp.lt.s32 	%p182, %r20180, %r1773;
	@%p182 bra 	$L__BB1_8;

$L__BB1_239:
	add.s32 	%r1770, %r1773, -64;
	shl.b32 	%r20303, %r1773, 1;
	mov.u32 	%r20306, 0;
	bra.uni 	$L__BB1_240;

$L__BB1_403:
	mov.u32 	%r20113, 0;
	mov.u32 	%r20110, 29554;
	// begin inline asm
	prmt.b32 %r19987, %r1790, %r20113, %r20110;
	// end inline asm
	mov.u32 	%r20114, 29040;
	// begin inline asm
	prmt.b32 %r19991, %r1790, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r19995, %r1789, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r19999, %r1789, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20003, %r1788, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20007, %r1788, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20011, %r1787, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20015, %r1787, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20019, %r1786, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20023, %r1786, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20027, %r1785, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20031, %r1785, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20035, %r1784, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20039, %r1784, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20043, %r1783, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20047, %r1783, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20051, %r1782, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20055, %r1782, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20059, %r1781, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20063, %r1781, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20067, %r1780, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20071, %r1780, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20075, %r1779, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20079, %r1779, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20083, %r1778, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20087, %r1778, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20091, %r1777, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20095, %r1777, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20099, %r1776, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20103, %r1776, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20107, %r20305, %r20113, %r20110;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20111, %r20305, %r20113, %r20114;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20115, %r20111, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd3], %r20115;
	// begin inline asm
	prmt.b32 %r20117, %r20107, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd3+4], %r20117;
	// begin inline asm
	prmt.b32 %r20119, %r20103, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd3+8], %r20119;
	// begin inline asm
	prmt.b32 %r20121, %r20099, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd3+12], %r20121;
	// begin inline asm
	prmt.b32 %r20123, %r20095, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd4], %r20123;
	// begin inline asm
	prmt.b32 %r20125, %r20091, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20125;
	// begin inline asm
	prmt.b32 %r20127, %r20087, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20127;
	// begin inline asm
	prmt.b32 %r20129, %r20083, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20129;
	// begin inline asm
	prmt.b32 %r20131, %r20079, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd5], %r20131;
	// begin inline asm
	prmt.b32 %r20133, %r20075, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20133;
	// begin inline asm
	prmt.b32 %r20135, %r20071, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20135;
	// begin inline asm
	prmt.b32 %r20137, %r20067, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20137;
	// begin inline asm
	prmt.b32 %r20139, %r20063, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd6], %r20139;
	// begin inline asm
	prmt.b32 %r20141, %r20059, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20141;
	// begin inline asm
	prmt.b32 %r20143, %r20055, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20143;
	// begin inline asm
	prmt.b32 %r20145, %r20051, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20145;
	// begin inline asm
	prmt.b32 %r20147, %r20047, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd7], %r20147;
	// begin inline asm
	prmt.b32 %r20149, %r20043, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20149;
	// begin inline asm
	prmt.b32 %r20151, %r20039, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20151;
	// begin inline asm
	prmt.b32 %r20153, %r20035, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20153;
	// begin inline asm
	prmt.b32 %r20155, %r20031, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd8], %r20155;
	// begin inline asm
	prmt.b32 %r20157, %r20027, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20157;
	// begin inline asm
	prmt.b32 %r20159, %r20023, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20159;
	// begin inline asm
	prmt.b32 %r20161, %r20019, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20161;
	// begin inline asm
	prmt.b32 %r20163, %r20015, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd9], %r20163;
	// begin inline asm
	prmt.b32 %r20165, %r20011, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20165;
	// begin inline asm
	prmt.b32 %r20167, %r20007, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20167;
	// begin inline asm
	prmt.b32 %r20169, %r20003, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20169;
	// begin inline asm
	prmt.b32 %r20171, %r19999, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd10], %r20171;
	// begin inline asm
	prmt.b32 %r20173, %r19995, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20173;
	// begin inline asm
	prmt.b32 %r20175, %r19991, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20175;
	// begin inline asm
	prmt.b32 %r20177, %r19987, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20177;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd28;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd30;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd31;
	.param .b64 param4;
	st.param.b64 	[param4+0], %rd32;
	.param .b64 param5;
	st.param.b64 	[param5+0], %rd33;
	.param .b64 param6;
	st.param.b64 	[param6+0], %rd34;
	.param .b64 param7;
	st.param.b64 	[param7+0], %rd35;
	.param .b64 param8;
	st.param.b64 	[param8+0], %rd36;
	.param .b32 param9;
	st.param.b32 	[param9+0], 128;
	call.uni 
	sha512_update_128, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	} // callseq 0
	add.s32 	%r20306, %r20306, 64;
	add.s64 	%rd25, %rd11264, 64;
	ld.global.u32 	%r20305, [%rd11264+64];
	add.s32 	%r1773, %r1773, -64;
	add.s32 	%r20303, %r20303, -128;
	mov.u64 	%rd11264, %rd25;

$L__BB1_240:
	ld.global.u32 	%r1776, [%rd11264+4];
	ld.global.u32 	%r1777, [%rd11264+8];
	ld.global.u32 	%r1778, [%rd11264+12];
	st.local.v4.u32 	[%rd3], {%r20305, %r1776, %r1777, %r1778};
	ld.global.u32 	%r1779, [%rd11264+16];
	ld.global.u32 	%r1780, [%rd11264+20];
	ld.global.u32 	%r1781, [%rd11264+24];
	ld.global.u32 	%r1782, [%rd11264+28];
	st.local.v4.u32 	[%rd4], {%r1779, %r1780, %r1781, %r1782};
	ld.global.u32 	%r1783, [%rd11264+32];
	ld.global.u32 	%r1784, [%rd11264+36];
	ld.global.u32 	%r1785, [%rd11264+40];
	ld.global.u32 	%r1786, [%rd11264+44];
	st.local.v4.u32 	[%rd5], {%r1783, %r1784, %r1785, %r1786};
	ld.global.u32 	%r1787, [%rd11264+48];
	ld.global.u32 	%r1788, [%rd11264+52];
	ld.global.u32 	%r1789, [%rd11264+56];
	ld.global.u32 	%r1790, [%rd11264+60];
	st.local.v4.u32 	[%rd6], {%r1787, %r1788, %r1789, %r1790};
	setp.lt.s32 	%p183, %r20306, %r1770;
	@%p183 bra 	$L__BB1_403;

	mov.u32 	%r11897, 0;
	mov.u32 	%r11894, 29554;
	// begin inline asm
	prmt.b32 %r11771, %r1790, %r11897, %r11894;
	// end inline asm
	mov.u32 	%r11898, 29040;
	// begin inline asm
	prmt.b32 %r11775, %r1790, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11779, %r1789, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11783, %r1789, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11787, %r1788, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11791, %r1788, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11795, %r1787, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11799, %r1787, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11803, %r1786, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11807, %r1786, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11811, %r1785, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11815, %r1785, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11819, %r1784, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11823, %r1784, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11827, %r1783, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11831, %r1783, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11835, %r1782, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11839, %r1782, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11843, %r1781, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11847, %r1781, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11851, %r1780, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11855, %r1780, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11859, %r1779, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11863, %r1779, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11867, %r1778, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11871, %r1778, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11875, %r1777, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11879, %r1777, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11883, %r1776, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11887, %r1776, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11891, %r20305, %r11897, %r11894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11895, %r20305, %r11897, %r11898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r11899, %r11895, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd3], %r11899;
	// begin inline asm
	prmt.b32 %r11901, %r11891, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd3+4], %r11901;
	// begin inline asm
	prmt.b32 %r11903, %r11887, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd3+8], %r11903;
	// begin inline asm
	prmt.b32 %r11905, %r11883, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd3+12], %r11905;
	// begin inline asm
	prmt.b32 %r11907, %r11879, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd4], %r11907;
	// begin inline asm
	prmt.b32 %r11909, %r11875, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd4+4], %r11909;
	// begin inline asm
	prmt.b32 %r11911, %r11871, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd4+8], %r11911;
	// begin inline asm
	prmt.b32 %r11913, %r11867, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd4+12], %r11913;
	// begin inline asm
	prmt.b32 %r11915, %r11863, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd5], %r11915;
	// begin inline asm
	prmt.b32 %r11917, %r11859, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd5+4], %r11917;
	// begin inline asm
	prmt.b32 %r11919, %r11855, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd5+8], %r11919;
	// begin inline asm
	prmt.b32 %r11921, %r11851, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd5+12], %r11921;
	// begin inline asm
	prmt.b32 %r11923, %r11847, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd6], %r11923;
	// begin inline asm
	prmt.b32 %r11925, %r11843, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd6+4], %r11925;
	// begin inline asm
	prmt.b32 %r11927, %r11839, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd6+8], %r11927;
	// begin inline asm
	prmt.b32 %r11929, %r11835, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd6+12], %r11929;
	// begin inline asm
	prmt.b32 %r11931, %r11831, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd7], %r11931;
	// begin inline asm
	prmt.b32 %r11933, %r11827, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd7+4], %r11933;
	// begin inline asm
	prmt.b32 %r11935, %r11823, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd7+8], %r11935;
	// begin inline asm
	prmt.b32 %r11937, %r11819, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd7+12], %r11937;
	// begin inline asm
	prmt.b32 %r11939, %r11815, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd8], %r11939;
	// begin inline asm
	prmt.b32 %r11941, %r11811, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd8+4], %r11941;
	// begin inline asm
	prmt.b32 %r11943, %r11807, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd8+8], %r11943;
	// begin inline asm
	prmt.b32 %r11945, %r11803, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd8+12], %r11945;
	// begin inline asm
	prmt.b32 %r11947, %r11799, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd9], %r11947;
	// begin inline asm
	prmt.b32 %r11949, %r11795, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd9+4], %r11949;
	// begin inline asm
	prmt.b32 %r11951, %r11791, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd9+8], %r11951;
	// begin inline asm
	prmt.b32 %r11953, %r11787, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd9+12], %r11953;
	// begin inline asm
	prmt.b32 %r11955, %r11783, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd10], %r11955;
	// begin inline asm
	prmt.b32 %r11957, %r11779, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd10+4], %r11957;
	// begin inline asm
	prmt.b32 %r11959, %r11775, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd10+8], %r11959;
	// begin inline asm
	prmt.b32 %r11961, %r11771, 0, 0x0123;
	// end inline asm
	st.local.u32 	[%rd10+12], %r11961;
	setp.eq.s32 	%p184, %r1773, 0;
	@%p184 bra 	$L__BB1_402;

	add.s64 	%rd24, %rd1, 192;
	ld.local.u32 	%r1823, [%rd1+192];
	and.b32  	%r1824, %r1823, 127;
	add.s32 	%r11963, %r1823, %r20303;
	st.local.u32 	[%rd1+192], %r11963;
	setp.eq.s32 	%p185, %r1824, 0;
	@%p185 bra 	$L__BB1_400;

	add.s32 	%r11964, %r1824, %r20303;
	setp.lt.s32 	%p186, %r11964, 128;
	shl.b32 	%r11965, %r1823, 2;
	and.b32  	%r11966, %r11965, 12;
	mov.u32 	%r11967, 1985229328;
	shr.u32 	%r11968, %r11967, %r11966;
	and.b32  	%r1825, %r11968, 65535;
	shr.u32 	%r11969, %r1824, 2;
	cvt.u16.u32 	%rs4, %r11969;
	@%p186 bra 	$L__BB1_322;
	bra.uni 	$L__BB1_244;

$L__BB1_322:
	setp.gt.s16 	%p232, %rs4, 15;
	@%p232 bra 	$L__BB1_351;
	bra.uni 	$L__BB1_323;

$L__BB1_351:
	setp.gt.s16 	%p233, %rs4, 23;
	@%p233 bra 	$L__BB1_367;

	setp.gt.s16 	%p245, %rs4, 19;
	@%p245 bra 	$L__BB1_360;

	setp.gt.s16 	%p251, %rs4, 17;
	@%p251 bra 	$L__BB1_357;

	setp.eq.s16 	%p254, %rs4, 16;
	@%p254 bra 	$L__BB1_389;

	setp.eq.s16 	%p255, %rs4, 17;
	@%p255 bra 	$L__BB1_356;
	bra.uni 	$L__BB1_398;

$L__BB1_356:
	// begin inline asm
	prmt.b32 %r20371, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	mov.u32 	%r20386, 0;
	// begin inline asm
	prmt.b32 %r20385, %r11899, %r20386, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd7], {%r20386, %r20385};
	st.local.v4.u32 	[%rd6], {%r20386, %r20386, %r20386, %r20386};
	st.local.v4.u32 	[%rd5], {%r20386, %r20386, %r20386, %r20386};
	st.local.v4.u32 	[%rd4], {%r20386, %r20386, %r20386, %r20386};
	st.local.v4.u32 	[%rd3], {%r20386, %r20386, %r20386, %r20386};
	mov.u32 	%r20387, %r20386;
	mov.u32 	%r20388, %r20386;
	mov.u32 	%r20389, %r20386;
	mov.u32 	%r20390, %r20386;
	mov.u32 	%r20391, %r20386;
	mov.u32 	%r20392, %r20386;
	mov.u32 	%r20393, %r20386;
	mov.u32 	%r20394, %r20386;
	mov.u32 	%r20395, %r20386;
	mov.u32 	%r20396, %r20386;
	mov.u32 	%r20397, %r20386;
	mov.u32 	%r20398, %r20386;
	mov.u32 	%r20399, %r20386;
	mov.u32 	%r20400, %r20386;
	mov.u32 	%r20401, %r20386;
	mov.u32 	%r20402, %r20386;
	bra.uni 	$L__BB1_399;

$L__BB1_400:
	st.local.v2.u32 	[%rd24+-128], {%r11899, %r11901};
	st.local.v2.u32 	[%rd24+-120], {%r11903, %r11905};
	st.local.v2.u32 	[%rd24+-112], {%r11907, %r11909};
	st.local.v2.u32 	[%rd24+-104], {%r11911, %r11913};
	st.local.v2.u32 	[%rd24+-96], {%r11915, %r11917};
	st.local.v2.u32 	[%rd24+-88], {%r11919, %r11921};
	st.local.v2.u32 	[%rd24+-80], {%r11923, %r11925};
	st.local.v2.u32 	[%rd24+-72], {%r11927, %r11929};
	st.local.v2.u32 	[%rd24+-64], {%r11931, %r11933};
	st.local.v2.u32 	[%rd24+-56], {%r11935, %r11937};
	st.local.v2.u32 	[%rd24+-48], {%r11939, %r11941};
	st.local.v2.u32 	[%rd24+-40], {%r11943, %r11945};
	st.local.v2.u32 	[%rd24+-32], {%r11947, %r11949};
	st.local.v2.u32 	[%rd24+-24], {%r11951, %r11953};
	st.local.v2.u32 	[%rd24+-16], {%r11955, %r11957};
	st.local.v2.u32 	[%rd24+-8], {%r11959, %r11961};
	setp.ne.s32 	%p277, %r1773, 64;
	@%p277 bra 	$L__BB1_402;

	mov.b64 	%rd8470, {%r11901, %r11899};
	mov.b64 	%rd8471, {%r11905, %r11903};
	mov.b64 	%rd8472, {%r11909, %r11907};
	mov.b64 	%rd8473, {%r11913, %r11911};
	mov.b64 	%rd8474, {%r11917, %r11915};
	mov.b64 	%rd8475, {%r11921, %r11919};
	mov.b64 	%rd8476, {%r11925, %r11923};
	mov.b64 	%rd8477, {%r11929, %r11927};
	mov.b64 	%rd8478, {%r11933, %r11931};
	mov.b64 	%rd8479, {%r11937, %r11935};
	mov.b64 	%rd8480, {%r11941, %r11939};
	mov.b64 	%rd8481, {%r11945, %r11943};
	mov.b64 	%rd8482, {%r11949, %r11947};
	mov.b64 	%rd8483, {%r11953, %r11951};
	mov.b64 	%rd8484, {%r11957, %r11955};
	mov.b64 	%rd8485, {%r11961, %r11959};
	ld.local.u64 	%rd8486, [%rd24+-136];
	ld.local.u64 	%rd8487, [%rd24+-160];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8487, 50;
	shr.b64 	%rhs, %rd8487, 14;
	add.u64 	%rd8488, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8487, 46;
	shr.b64 	%rhs, %rd8487, 18;
	add.u64 	%rd8489, %lhs, %rhs;
	}
	xor.b64  	%rd8490, %rd8488, %rd8489;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8487, 23;
	shr.b64 	%rhs, %rd8487, 41;
	add.u64 	%rd8491, %lhs, %rhs;
	}
	xor.b64  	%rd8492, %rd8490, %rd8491;
	add.s64 	%rd8493, %rd8486, %rd8492;
	ld.local.u64 	%rd8494, [%rd24+-144];
	ld.local.u64 	%rd8495, [%rd24+-152];
	xor.b64  	%rd8496, %rd8494, %rd8495;
	and.b64  	%rd8497, %rd8496, %rd8487;
	xor.b64  	%rd8498, %rd8497, %rd8494;
	add.s64 	%rd8499, %rd8493, %rd8498;
	add.s64 	%rd8500, %rd8499, %rd8470;
	add.s64 	%rd8501, %rd8500, 4794697086780616226;
	ld.local.u64 	%rd8502, [%rd24+-168];
	add.s64 	%rd8503, %rd8501, %rd8502;
	ld.local.u64 	%rd8504, [%rd24+-192];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8504, 36;
	shr.b64 	%rhs, %rd8504, 28;
	add.u64 	%rd8505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8504, 30;
	shr.b64 	%rhs, %rd8504, 34;
	add.u64 	%rd8506, %lhs, %rhs;
	}
	xor.b64  	%rd8507, %rd8505, %rd8506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8504, 25;
	shr.b64 	%rhs, %rd8504, 39;
	add.u64 	%rd8508, %lhs, %rhs;
	}
	xor.b64  	%rd8509, %rd8507, %rd8508;
	ld.local.u64 	%rd8510, [%rd24+-184];
	and.b64  	%rd8511, %rd8510, %rd8504;
	xor.b64  	%rd8512, %rd8510, %rd8504;
	ld.local.u64 	%rd8513, [%rd24+-176];
	and.b64  	%rd8514, %rd8513, %rd8512;
	or.b64  	%rd8515, %rd8514, %rd8511;
	add.s64 	%rd8516, %rd8515, %rd8509;
	add.s64 	%rd8517, %rd8516, %rd8501;
	add.s64 	%rd8518, %rd8494, %rd8471;
	xor.b64  	%rd8519, %rd8495, %rd8487;
	and.b64  	%rd8520, %rd8503, %rd8519;
	xor.b64  	%rd8521, %rd8520, %rd8495;
	add.s64 	%rd8522, %rd8518, %rd8521;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8503, 50;
	shr.b64 	%rhs, %rd8503, 14;
	add.u64 	%rd8523, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8503, 46;
	shr.b64 	%rhs, %rd8503, 18;
	add.u64 	%rd8524, %lhs, %rhs;
	}
	xor.b64  	%rd8525, %rd8523, %rd8524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8503, 23;
	shr.b64 	%rhs, %rd8503, 41;
	add.u64 	%rd8526, %lhs, %rhs;
	}
	xor.b64  	%rd8527, %rd8525, %rd8526;
	add.s64 	%rd8528, %rd8522, %rd8527;
	add.s64 	%rd8529, %rd8528, 8158064640168781261;
	add.s64 	%rd8530, %rd8529, %rd8513;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8517, 36;
	shr.b64 	%rhs, %rd8517, 28;
	add.u64 	%rd8531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8517, 30;
	shr.b64 	%rhs, %rd8517, 34;
	add.u64 	%rd8532, %lhs, %rhs;
	}
	xor.b64  	%rd8533, %rd8531, %rd8532;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8517, 25;
	shr.b64 	%rhs, %rd8517, 39;
	add.u64 	%rd8534, %lhs, %rhs;
	}
	xor.b64  	%rd8535, %rd8533, %rd8534;
	and.b64  	%rd8536, %rd8517, %rd8504;
	xor.b64  	%rd8537, %rd8517, %rd8504;
	and.b64  	%rd8538, %rd8537, %rd8510;
	or.b64  	%rd8539, %rd8538, %rd8536;
	add.s64 	%rd8540, %rd8539, %rd8535;
	add.s64 	%rd8541, %rd8540, %rd8529;
	add.s64 	%rd8542, %rd8495, %rd8472;
	xor.b64  	%rd8543, %rd8503, %rd8487;
	and.b64  	%rd8544, %rd8530, %rd8543;
	xor.b64  	%rd8545, %rd8544, %rd8487;
	add.s64 	%rd8546, %rd8542, %rd8545;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8530, 50;
	shr.b64 	%rhs, %rd8530, 14;
	add.u64 	%rd8547, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8530, 46;
	shr.b64 	%rhs, %rd8530, 18;
	add.u64 	%rd8548, %lhs, %rhs;
	}
	xor.b64  	%rd8549, %rd8547, %rd8548;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8530, 23;
	shr.b64 	%rhs, %rd8530, 41;
	add.u64 	%rd8550, %lhs, %rhs;
	}
	xor.b64  	%rd8551, %rd8549, %rd8550;
	add.s64 	%rd8552, %rd8546, %rd8551;
	add.s64 	%rd8553, %rd8552, -5349999486874862801;
	add.s64 	%rd8554, %rd8553, %rd8510;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8541, 36;
	shr.b64 	%rhs, %rd8541, 28;
	add.u64 	%rd8555, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8541, 30;
	shr.b64 	%rhs, %rd8541, 34;
	add.u64 	%rd8556, %lhs, %rhs;
	}
	xor.b64  	%rd8557, %rd8555, %rd8556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8541, 25;
	shr.b64 	%rhs, %rd8541, 39;
	add.u64 	%rd8558, %lhs, %rhs;
	}
	xor.b64  	%rd8559, %rd8557, %rd8558;
	and.b64  	%rd8560, %rd8541, %rd8517;
	xor.b64  	%rd8561, %rd8541, %rd8517;
	and.b64  	%rd8562, %rd8561, %rd8504;
	or.b64  	%rd8563, %rd8562, %rd8560;
	add.s64 	%rd8564, %rd8563, %rd8559;
	add.s64 	%rd8565, %rd8564, %rd8553;
	add.s64 	%rd8566, %rd8487, %rd8473;
	xor.b64  	%rd8567, %rd8530, %rd8503;
	and.b64  	%rd8568, %rd8554, %rd8567;
	xor.b64  	%rd8569, %rd8568, %rd8503;
	add.s64 	%rd8570, %rd8566, %rd8569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8554, 50;
	shr.b64 	%rhs, %rd8554, 14;
	add.u64 	%rd8571, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8554, 46;
	shr.b64 	%rhs, %rd8554, 18;
	add.u64 	%rd8572, %lhs, %rhs;
	}
	xor.b64  	%rd8573, %rd8571, %rd8572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8554, 23;
	shr.b64 	%rhs, %rd8554, 41;
	add.u64 	%rd8574, %lhs, %rhs;
	}
	xor.b64  	%rd8575, %rd8573, %rd8574;
	add.s64 	%rd8576, %rd8570, %rd8575;
	add.s64 	%rd8577, %rd8576, -1606136188198331460;
	add.s64 	%rd8578, %rd8577, %rd8504;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8565, 36;
	shr.b64 	%rhs, %rd8565, 28;
	add.u64 	%rd8579, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8565, 30;
	shr.b64 	%rhs, %rd8565, 34;
	add.u64 	%rd8580, %lhs, %rhs;
	}
	xor.b64  	%rd8581, %rd8579, %rd8580;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8565, 25;
	shr.b64 	%rhs, %rd8565, 39;
	add.u64 	%rd8582, %lhs, %rhs;
	}
	xor.b64  	%rd8583, %rd8581, %rd8582;
	and.b64  	%rd8584, %rd8565, %rd8541;
	xor.b64  	%rd8585, %rd8565, %rd8541;
	and.b64  	%rd8586, %rd8585, %rd8517;
	or.b64  	%rd8587, %rd8586, %rd8584;
	add.s64 	%rd8588, %rd8587, %rd8583;
	add.s64 	%rd8589, %rd8588, %rd8577;
	add.s64 	%rd8590, %rd8503, %rd8474;
	xor.b64  	%rd8591, %rd8554, %rd8530;
	and.b64  	%rd8592, %rd8578, %rd8591;
	xor.b64  	%rd8593, %rd8592, %rd8530;
	add.s64 	%rd8594, %rd8590, %rd8593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8578, 50;
	shr.b64 	%rhs, %rd8578, 14;
	add.u64 	%rd8595, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8578, 46;
	shr.b64 	%rhs, %rd8578, 18;
	add.u64 	%rd8596, %lhs, %rhs;
	}
	xor.b64  	%rd8597, %rd8595, %rd8596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8578, 23;
	shr.b64 	%rhs, %rd8578, 41;
	add.u64 	%rd8598, %lhs, %rhs;
	}
	xor.b64  	%rd8599, %rd8597, %rd8598;
	add.s64 	%rd8600, %rd8594, %rd8599;
	add.s64 	%rd8601, %rd8600, 4131703408338449720;
	add.s64 	%rd8602, %rd8601, %rd8517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8589, 36;
	shr.b64 	%rhs, %rd8589, 28;
	add.u64 	%rd8603, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8589, 30;
	shr.b64 	%rhs, %rd8589, 34;
	add.u64 	%rd8604, %lhs, %rhs;
	}
	xor.b64  	%rd8605, %rd8603, %rd8604;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8589, 25;
	shr.b64 	%rhs, %rd8589, 39;
	add.u64 	%rd8606, %lhs, %rhs;
	}
	xor.b64  	%rd8607, %rd8605, %rd8606;
	and.b64  	%rd8608, %rd8589, %rd8565;
	xor.b64  	%rd8609, %rd8589, %rd8565;
	and.b64  	%rd8610, %rd8609, %rd8541;
	or.b64  	%rd8611, %rd8610, %rd8608;
	add.s64 	%rd8612, %rd8611, %rd8607;
	add.s64 	%rd8613, %rd8612, %rd8601;
	add.s64 	%rd8614, %rd8530, %rd8475;
	xor.b64  	%rd8615, %rd8578, %rd8554;
	and.b64  	%rd8616, %rd8602, %rd8615;
	xor.b64  	%rd8617, %rd8616, %rd8554;
	add.s64 	%rd8618, %rd8614, %rd8617;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8602, 50;
	shr.b64 	%rhs, %rd8602, 14;
	add.u64 	%rd8619, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8602, 46;
	shr.b64 	%rhs, %rd8602, 18;
	add.u64 	%rd8620, %lhs, %rhs;
	}
	xor.b64  	%rd8621, %rd8619, %rd8620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8602, 23;
	shr.b64 	%rhs, %rd8602, 41;
	add.u64 	%rd8622, %lhs, %rhs;
	}
	xor.b64  	%rd8623, %rd8621, %rd8622;
	add.s64 	%rd8624, %rd8618, %rd8623;
	add.s64 	%rd8625, %rd8624, 6480981068601479193;
	add.s64 	%rd8626, %rd8625, %rd8541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8613, 36;
	shr.b64 	%rhs, %rd8613, 28;
	add.u64 	%rd8627, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8613, 30;
	shr.b64 	%rhs, %rd8613, 34;
	add.u64 	%rd8628, %lhs, %rhs;
	}
	xor.b64  	%rd8629, %rd8627, %rd8628;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8613, 25;
	shr.b64 	%rhs, %rd8613, 39;
	add.u64 	%rd8630, %lhs, %rhs;
	}
	xor.b64  	%rd8631, %rd8629, %rd8630;
	and.b64  	%rd8632, %rd8613, %rd8589;
	xor.b64  	%rd8633, %rd8613, %rd8589;
	and.b64  	%rd8634, %rd8633, %rd8565;
	or.b64  	%rd8635, %rd8634, %rd8632;
	add.s64 	%rd8636, %rd8635, %rd8631;
	add.s64 	%rd8637, %rd8636, %rd8625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8626, 50;
	shr.b64 	%rhs, %rd8626, 14;
	add.u64 	%rd8638, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8626, 46;
	shr.b64 	%rhs, %rd8626, 18;
	add.u64 	%rd8639, %lhs, %rhs;
	}
	xor.b64  	%rd8640, %rd8638, %rd8639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8626, 23;
	shr.b64 	%rhs, %rd8626, 41;
	add.u64 	%rd8641, %lhs, %rhs;
	}
	xor.b64  	%rd8642, %rd8640, %rd8641;
	xor.b64  	%rd8643, %rd8602, %rd8578;
	and.b64  	%rd8644, %rd8626, %rd8643;
	xor.b64  	%rd8645, %rd8644, %rd8578;
	add.s64 	%rd8646, %rd8476, %rd8554;
	add.s64 	%rd8647, %rd8646, %rd8645;
	add.s64 	%rd8648, %rd8647, %rd8642;
	add.s64 	%rd8649, %rd8648, -7908458776815382629;
	add.s64 	%rd8650, %rd8649, %rd8565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8637, 36;
	shr.b64 	%rhs, %rd8637, 28;
	add.u64 	%rd8651, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8637, 30;
	shr.b64 	%rhs, %rd8637, 34;
	add.u64 	%rd8652, %lhs, %rhs;
	}
	xor.b64  	%rd8653, %rd8651, %rd8652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8637, 25;
	shr.b64 	%rhs, %rd8637, 39;
	add.u64 	%rd8654, %lhs, %rhs;
	}
	xor.b64  	%rd8655, %rd8653, %rd8654;
	and.b64  	%rd8656, %rd8637, %rd8613;
	xor.b64  	%rd8657, %rd8637, %rd8613;
	and.b64  	%rd8658, %rd8657, %rd8589;
	or.b64  	%rd8659, %rd8658, %rd8656;
	add.s64 	%rd8660, %rd8659, %rd8655;
	add.s64 	%rd8661, %rd8660, %rd8649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8650, 50;
	shr.b64 	%rhs, %rd8650, 14;
	add.u64 	%rd8662, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8650, 46;
	shr.b64 	%rhs, %rd8650, 18;
	add.u64 	%rd8663, %lhs, %rhs;
	}
	xor.b64  	%rd8664, %rd8662, %rd8663;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8650, 23;
	shr.b64 	%rhs, %rd8650, 41;
	add.u64 	%rd8665, %lhs, %rhs;
	}
	xor.b64  	%rd8666, %rd8664, %rd8665;
	xor.b64  	%rd8667, %rd8626, %rd8602;
	and.b64  	%rd8668, %rd8650, %rd8667;
	xor.b64  	%rd8669, %rd8668, %rd8602;
	add.s64 	%rd8670, %rd8477, %rd8578;
	add.s64 	%rd8671, %rd8670, %rd8669;
	add.s64 	%rd8672, %rd8671, %rd8666;
	add.s64 	%rd8673, %rd8672, -6116909921290321640;
	add.s64 	%rd8674, %rd8673, %rd8589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8661, 36;
	shr.b64 	%rhs, %rd8661, 28;
	add.u64 	%rd8675, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8661, 30;
	shr.b64 	%rhs, %rd8661, 34;
	add.u64 	%rd8676, %lhs, %rhs;
	}
	xor.b64  	%rd8677, %rd8675, %rd8676;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8661, 25;
	shr.b64 	%rhs, %rd8661, 39;
	add.u64 	%rd8678, %lhs, %rhs;
	}
	xor.b64  	%rd8679, %rd8677, %rd8678;
	and.b64  	%rd8680, %rd8661, %rd8637;
	xor.b64  	%rd8681, %rd8661, %rd8637;
	and.b64  	%rd8682, %rd8681, %rd8613;
	or.b64  	%rd8683, %rd8682, %rd8680;
	add.s64 	%rd8684, %rd8683, %rd8679;
	add.s64 	%rd8685, %rd8684, %rd8673;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8674, 50;
	shr.b64 	%rhs, %rd8674, 14;
	add.u64 	%rd8686, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8674, 46;
	shr.b64 	%rhs, %rd8674, 18;
	add.u64 	%rd8687, %lhs, %rhs;
	}
	xor.b64  	%rd8688, %rd8686, %rd8687;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8674, 23;
	shr.b64 	%rhs, %rd8674, 41;
	add.u64 	%rd8689, %lhs, %rhs;
	}
	xor.b64  	%rd8690, %rd8688, %rd8689;
	xor.b64  	%rd8691, %rd8650, %rd8626;
	and.b64  	%rd8692, %rd8674, %rd8691;
	xor.b64  	%rd8693, %rd8692, %rd8626;
	add.s64 	%rd8694, %rd8478, %rd8602;
	add.s64 	%rd8695, %rd8694, %rd8693;
	add.s64 	%rd8696, %rd8695, %rd8690;
	add.s64 	%rd8697, %rd8696, -2880145864133508542;
	add.s64 	%rd8698, %rd8697, %rd8613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8685, 36;
	shr.b64 	%rhs, %rd8685, 28;
	add.u64 	%rd8699, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8685, 30;
	shr.b64 	%rhs, %rd8685, 34;
	add.u64 	%rd8700, %lhs, %rhs;
	}
	xor.b64  	%rd8701, %rd8699, %rd8700;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8685, 25;
	shr.b64 	%rhs, %rd8685, 39;
	add.u64 	%rd8702, %lhs, %rhs;
	}
	xor.b64  	%rd8703, %rd8701, %rd8702;
	and.b64  	%rd8704, %rd8685, %rd8661;
	xor.b64  	%rd8705, %rd8685, %rd8661;
	and.b64  	%rd8706, %rd8705, %rd8637;
	or.b64  	%rd8707, %rd8706, %rd8704;
	add.s64 	%rd8708, %rd8707, %rd8703;
	add.s64 	%rd8709, %rd8708, %rd8697;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8698, 50;
	shr.b64 	%rhs, %rd8698, 14;
	add.u64 	%rd8710, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8698, 46;
	shr.b64 	%rhs, %rd8698, 18;
	add.u64 	%rd8711, %lhs, %rhs;
	}
	xor.b64  	%rd8712, %rd8710, %rd8711;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8698, 23;
	shr.b64 	%rhs, %rd8698, 41;
	add.u64 	%rd8713, %lhs, %rhs;
	}
	xor.b64  	%rd8714, %rd8712, %rd8713;
	xor.b64  	%rd8715, %rd8674, %rd8650;
	and.b64  	%rd8716, %rd8698, %rd8715;
	xor.b64  	%rd8717, %rd8716, %rd8650;
	add.s64 	%rd8718, %rd8479, %rd8626;
	add.s64 	%rd8719, %rd8718, %rd8717;
	add.s64 	%rd8720, %rd8719, %rd8714;
	add.s64 	%rd8721, %rd8720, 1334009975649890238;
	add.s64 	%rd8722, %rd8721, %rd8637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8709, 36;
	shr.b64 	%rhs, %rd8709, 28;
	add.u64 	%rd8723, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8709, 30;
	shr.b64 	%rhs, %rd8709, 34;
	add.u64 	%rd8724, %lhs, %rhs;
	}
	xor.b64  	%rd8725, %rd8723, %rd8724;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8709, 25;
	shr.b64 	%rhs, %rd8709, 39;
	add.u64 	%rd8726, %lhs, %rhs;
	}
	xor.b64  	%rd8727, %rd8725, %rd8726;
	and.b64  	%rd8728, %rd8709, %rd8685;
	xor.b64  	%rd8729, %rd8709, %rd8685;
	and.b64  	%rd8730, %rd8729, %rd8661;
	or.b64  	%rd8731, %rd8730, %rd8728;
	add.s64 	%rd8732, %rd8731, %rd8727;
	add.s64 	%rd8733, %rd8732, %rd8721;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8722, 50;
	shr.b64 	%rhs, %rd8722, 14;
	add.u64 	%rd8734, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8722, 46;
	shr.b64 	%rhs, %rd8722, 18;
	add.u64 	%rd8735, %lhs, %rhs;
	}
	xor.b64  	%rd8736, %rd8734, %rd8735;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8722, 23;
	shr.b64 	%rhs, %rd8722, 41;
	add.u64 	%rd8737, %lhs, %rhs;
	}
	xor.b64  	%rd8738, %rd8736, %rd8737;
	xor.b64  	%rd8739, %rd8698, %rd8674;
	and.b64  	%rd8740, %rd8722, %rd8739;
	xor.b64  	%rd8741, %rd8740, %rd8674;
	add.s64 	%rd8742, %rd8480, %rd8650;
	add.s64 	%rd8743, %rd8742, %rd8741;
	add.s64 	%rd8744, %rd8743, %rd8738;
	add.s64 	%rd8745, %rd8744, 2608012711638119052;
	add.s64 	%rd8746, %rd8745, %rd8661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8733, 36;
	shr.b64 	%rhs, %rd8733, 28;
	add.u64 	%rd8747, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8733, 30;
	shr.b64 	%rhs, %rd8733, 34;
	add.u64 	%rd8748, %lhs, %rhs;
	}
	xor.b64  	%rd8749, %rd8747, %rd8748;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8733, 25;
	shr.b64 	%rhs, %rd8733, 39;
	add.u64 	%rd8750, %lhs, %rhs;
	}
	xor.b64  	%rd8751, %rd8749, %rd8750;
	and.b64  	%rd8752, %rd8733, %rd8709;
	xor.b64  	%rd8753, %rd8733, %rd8709;
	and.b64  	%rd8754, %rd8753, %rd8685;
	or.b64  	%rd8755, %rd8754, %rd8752;
	add.s64 	%rd8756, %rd8755, %rd8751;
	add.s64 	%rd8757, %rd8756, %rd8745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8746, 50;
	shr.b64 	%rhs, %rd8746, 14;
	add.u64 	%rd8758, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8746, 46;
	shr.b64 	%rhs, %rd8746, 18;
	add.u64 	%rd8759, %lhs, %rhs;
	}
	xor.b64  	%rd8760, %rd8758, %rd8759;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8746, 23;
	shr.b64 	%rhs, %rd8746, 41;
	add.u64 	%rd8761, %lhs, %rhs;
	}
	xor.b64  	%rd8762, %rd8760, %rd8761;
	xor.b64  	%rd8763, %rd8722, %rd8698;
	and.b64  	%rd8764, %rd8746, %rd8763;
	xor.b64  	%rd8765, %rd8764, %rd8698;
	add.s64 	%rd8766, %rd8481, %rd8674;
	add.s64 	%rd8767, %rd8766, %rd8765;
	add.s64 	%rd8768, %rd8767, %rd8762;
	add.s64 	%rd8769, %rd8768, 6128411473006802146;
	add.s64 	%rd8770, %rd8769, %rd8685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8757, 36;
	shr.b64 	%rhs, %rd8757, 28;
	add.u64 	%rd8771, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8757, 30;
	shr.b64 	%rhs, %rd8757, 34;
	add.u64 	%rd8772, %lhs, %rhs;
	}
	xor.b64  	%rd8773, %rd8771, %rd8772;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8757, 25;
	shr.b64 	%rhs, %rd8757, 39;
	add.u64 	%rd8774, %lhs, %rhs;
	}
	xor.b64  	%rd8775, %rd8773, %rd8774;
	and.b64  	%rd8776, %rd8757, %rd8733;
	xor.b64  	%rd8777, %rd8757, %rd8733;
	and.b64  	%rd8778, %rd8777, %rd8709;
	or.b64  	%rd8779, %rd8778, %rd8776;
	add.s64 	%rd8780, %rd8779, %rd8775;
	add.s64 	%rd8781, %rd8780, %rd8769;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8770, 50;
	shr.b64 	%rhs, %rd8770, 14;
	add.u64 	%rd8782, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8770, 46;
	shr.b64 	%rhs, %rd8770, 18;
	add.u64 	%rd8783, %lhs, %rhs;
	}
	xor.b64  	%rd8784, %rd8782, %rd8783;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8770, 23;
	shr.b64 	%rhs, %rd8770, 41;
	add.u64 	%rd8785, %lhs, %rhs;
	}
	xor.b64  	%rd8786, %rd8784, %rd8785;
	xor.b64  	%rd8787, %rd8746, %rd8722;
	and.b64  	%rd8788, %rd8770, %rd8787;
	xor.b64  	%rd8789, %rd8788, %rd8722;
	add.s64 	%rd8790, %rd8482, %rd8698;
	add.s64 	%rd8791, %rd8790, %rd8789;
	add.s64 	%rd8792, %rd8791, %rd8786;
	add.s64 	%rd8793, %rd8792, 8268148722764581231;
	add.s64 	%rd8794, %rd8793, %rd8709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8781, 36;
	shr.b64 	%rhs, %rd8781, 28;
	add.u64 	%rd8795, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8781, 30;
	shr.b64 	%rhs, %rd8781, 34;
	add.u64 	%rd8796, %lhs, %rhs;
	}
	xor.b64  	%rd8797, %rd8795, %rd8796;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8781, 25;
	shr.b64 	%rhs, %rd8781, 39;
	add.u64 	%rd8798, %lhs, %rhs;
	}
	xor.b64  	%rd8799, %rd8797, %rd8798;
	and.b64  	%rd8800, %rd8781, %rd8757;
	xor.b64  	%rd8801, %rd8781, %rd8757;
	and.b64  	%rd8802, %rd8801, %rd8733;
	or.b64  	%rd8803, %rd8802, %rd8800;
	add.s64 	%rd8804, %rd8803, %rd8799;
	add.s64 	%rd8805, %rd8804, %rd8793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8794, 50;
	shr.b64 	%rhs, %rd8794, 14;
	add.u64 	%rd8806, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8794, 46;
	shr.b64 	%rhs, %rd8794, 18;
	add.u64 	%rd8807, %lhs, %rhs;
	}
	xor.b64  	%rd8808, %rd8806, %rd8807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8794, 23;
	shr.b64 	%rhs, %rd8794, 41;
	add.u64 	%rd8809, %lhs, %rhs;
	}
	xor.b64  	%rd8810, %rd8808, %rd8809;
	xor.b64  	%rd8811, %rd8770, %rd8746;
	and.b64  	%rd8812, %rd8794, %rd8811;
	xor.b64  	%rd8813, %rd8812, %rd8746;
	add.s64 	%rd8814, %rd8483, %rd8722;
	add.s64 	%rd8815, %rd8814, %rd8813;
	add.s64 	%rd8816, %rd8815, %rd8810;
	add.s64 	%rd8817, %rd8816, -9160688886553864527;
	add.s64 	%rd8818, %rd8817, %rd8733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8805, 36;
	shr.b64 	%rhs, %rd8805, 28;
	add.u64 	%rd8819, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8805, 30;
	shr.b64 	%rhs, %rd8805, 34;
	add.u64 	%rd8820, %lhs, %rhs;
	}
	xor.b64  	%rd8821, %rd8819, %rd8820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8805, 25;
	shr.b64 	%rhs, %rd8805, 39;
	add.u64 	%rd8822, %lhs, %rhs;
	}
	xor.b64  	%rd8823, %rd8821, %rd8822;
	and.b64  	%rd8824, %rd8805, %rd8781;
	xor.b64  	%rd8825, %rd8805, %rd8781;
	and.b64  	%rd8826, %rd8825, %rd8757;
	or.b64  	%rd8827, %rd8826, %rd8824;
	add.s64 	%rd8828, %rd8827, %rd8823;
	add.s64 	%rd8829, %rd8828, %rd8817;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8818, 50;
	shr.b64 	%rhs, %rd8818, 14;
	add.u64 	%rd8830, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8818, 46;
	shr.b64 	%rhs, %rd8818, 18;
	add.u64 	%rd8831, %lhs, %rhs;
	}
	xor.b64  	%rd8832, %rd8830, %rd8831;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8818, 23;
	shr.b64 	%rhs, %rd8818, 41;
	add.u64 	%rd8833, %lhs, %rhs;
	}
	xor.b64  	%rd8834, %rd8832, %rd8833;
	xor.b64  	%rd8835, %rd8794, %rd8770;
	and.b64  	%rd8836, %rd8818, %rd8835;
	xor.b64  	%rd8837, %rd8836, %rd8770;
	add.s64 	%rd8838, %rd8484, %rd8746;
	add.s64 	%rd8839, %rd8838, %rd8837;
	add.s64 	%rd8840, %rd8839, %rd8834;
	add.s64 	%rd8841, %rd8840, -7215885187991268811;
	add.s64 	%rd8842, %rd8841, %rd8757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8829, 36;
	shr.b64 	%rhs, %rd8829, 28;
	add.u64 	%rd8843, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8829, 30;
	shr.b64 	%rhs, %rd8829, 34;
	add.u64 	%rd8844, %lhs, %rhs;
	}
	xor.b64  	%rd8845, %rd8843, %rd8844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8829, 25;
	shr.b64 	%rhs, %rd8829, 39;
	add.u64 	%rd8846, %lhs, %rhs;
	}
	xor.b64  	%rd8847, %rd8845, %rd8846;
	and.b64  	%rd8848, %rd8829, %rd8805;
	xor.b64  	%rd8849, %rd8829, %rd8805;
	and.b64  	%rd8850, %rd8849, %rd8781;
	or.b64  	%rd8851, %rd8850, %rd8848;
	add.s64 	%rd8852, %rd8851, %rd8847;
	add.s64 	%rd8853, %rd8852, %rd8841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8842, 50;
	shr.b64 	%rhs, %rd8842, 14;
	add.u64 	%rd8854, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8842, 46;
	shr.b64 	%rhs, %rd8842, 18;
	add.u64 	%rd8855, %lhs, %rhs;
	}
	xor.b64  	%rd8856, %rd8854, %rd8855;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8842, 23;
	shr.b64 	%rhs, %rd8842, 41;
	add.u64 	%rd8857, %lhs, %rhs;
	}
	xor.b64  	%rd8858, %rd8856, %rd8857;
	xor.b64  	%rd8859, %rd8818, %rd8794;
	and.b64  	%rd8860, %rd8842, %rd8859;
	xor.b64  	%rd8861, %rd8860, %rd8794;
	add.s64 	%rd8862, %rd8485, %rd8770;
	add.s64 	%rd8863, %rd8862, %rd8861;
	add.s64 	%rd8864, %rd8863, %rd8858;
	add.s64 	%rd8865, %rd8864, -4495734319001033068;
	add.s64 	%rd8866, %rd8865, %rd8781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8853, 36;
	shr.b64 	%rhs, %rd8853, 28;
	add.u64 	%rd8867, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8853, 30;
	shr.b64 	%rhs, %rd8853, 34;
	add.u64 	%rd8868, %lhs, %rhs;
	}
	xor.b64  	%rd8869, %rd8867, %rd8868;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8853, 25;
	shr.b64 	%rhs, %rd8853, 39;
	add.u64 	%rd8870, %lhs, %rhs;
	}
	xor.b64  	%rd8871, %rd8869, %rd8870;
	and.b64  	%rd8872, %rd8853, %rd8829;
	xor.b64  	%rd8873, %rd8853, %rd8829;
	and.b64  	%rd8874, %rd8873, %rd8805;
	or.b64  	%rd8875, %rd8874, %rd8872;
	add.s64 	%rd8876, %rd8875, %rd8871;
	add.s64 	%rd8877, %rd8876, %rd8865;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8484, 45;
	shr.b64 	%rhs, %rd8484, 19;
	add.u64 	%rd8878, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8484, 3;
	shr.b64 	%rhs, %rd8484, 61;
	add.u64 	%rd8879, %lhs, %rhs;
	}
	xor.b64  	%rd8880, %rd8878, %rd8879;
	shr.u64 	%rd8881, %rd8484, 6;
	xor.b64  	%rd8882, %rd8880, %rd8881;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8471, 63;
	shr.b64 	%rhs, %rd8471, 1;
	add.u64 	%rd8883, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8471, 56;
	shr.b64 	%rhs, %rd8471, 8;
	add.u64 	%rd8884, %lhs, %rhs;
	}
	xor.b64  	%rd8885, %rd8883, %rd8884;
	shr.u64 	%rd8886, %rd8471, 7;
	xor.b64  	%rd8887, %rd8885, %rd8886;
	add.s64 	%rd8888, %rd8887, %rd8470;
	add.s64 	%rd8889, %rd8888, %rd8479;
	add.s64 	%rd8890, %rd8889, %rd8882;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8485, 45;
	shr.b64 	%rhs, %rd8485, 19;
	add.u64 	%rd8891, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8485, 3;
	shr.b64 	%rhs, %rd8485, 61;
	add.u64 	%rd8892, %lhs, %rhs;
	}
	xor.b64  	%rd8893, %rd8891, %rd8892;
	shr.u64 	%rd8894, %rd8485, 6;
	xor.b64  	%rd8895, %rd8893, %rd8894;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8472, 63;
	shr.b64 	%rhs, %rd8472, 1;
	add.u64 	%rd8896, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8472, 56;
	shr.b64 	%rhs, %rd8472, 8;
	add.u64 	%rd8897, %lhs, %rhs;
	}
	xor.b64  	%rd8898, %rd8896, %rd8897;
	shr.u64 	%rd8899, %rd8472, 7;
	xor.b64  	%rd8900, %rd8898, %rd8899;
	add.s64 	%rd8901, %rd8900, %rd8471;
	add.s64 	%rd8902, %rd8901, %rd8480;
	add.s64 	%rd8903, %rd8902, %rd8895;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8890, 45;
	shr.b64 	%rhs, %rd8890, 19;
	add.u64 	%rd8904, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8890, 3;
	shr.b64 	%rhs, %rd8890, 61;
	add.u64 	%rd8905, %lhs, %rhs;
	}
	xor.b64  	%rd8906, %rd8904, %rd8905;
	shr.u64 	%rd8907, %rd8890, 6;
	xor.b64  	%rd8908, %rd8906, %rd8907;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8473, 63;
	shr.b64 	%rhs, %rd8473, 1;
	add.u64 	%rd8909, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8473, 56;
	shr.b64 	%rhs, %rd8473, 8;
	add.u64 	%rd8910, %lhs, %rhs;
	}
	xor.b64  	%rd8911, %rd8909, %rd8910;
	shr.u64 	%rd8912, %rd8473, 7;
	xor.b64  	%rd8913, %rd8911, %rd8912;
	add.s64 	%rd8914, %rd8913, %rd8472;
	add.s64 	%rd8915, %rd8914, %rd8481;
	add.s64 	%rd8916, %rd8915, %rd8908;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8903, 45;
	shr.b64 	%rhs, %rd8903, 19;
	add.u64 	%rd8917, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8903, 3;
	shr.b64 	%rhs, %rd8903, 61;
	add.u64 	%rd8918, %lhs, %rhs;
	}
	xor.b64  	%rd8919, %rd8917, %rd8918;
	shr.u64 	%rd8920, %rd8903, 6;
	xor.b64  	%rd8921, %rd8919, %rd8920;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8474, 63;
	shr.b64 	%rhs, %rd8474, 1;
	add.u64 	%rd8922, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8474, 56;
	shr.b64 	%rhs, %rd8474, 8;
	add.u64 	%rd8923, %lhs, %rhs;
	}
	xor.b64  	%rd8924, %rd8922, %rd8923;
	shr.u64 	%rd8925, %rd8474, 7;
	xor.b64  	%rd8926, %rd8924, %rd8925;
	add.s64 	%rd8927, %rd8926, %rd8473;
	add.s64 	%rd8928, %rd8927, %rd8482;
	add.s64 	%rd8929, %rd8928, %rd8921;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8916, 45;
	shr.b64 	%rhs, %rd8916, 19;
	add.u64 	%rd8930, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8916, 3;
	shr.b64 	%rhs, %rd8916, 61;
	add.u64 	%rd8931, %lhs, %rhs;
	}
	xor.b64  	%rd8932, %rd8930, %rd8931;
	shr.u64 	%rd8933, %rd8916, 6;
	xor.b64  	%rd8934, %rd8932, %rd8933;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8475, 63;
	shr.b64 	%rhs, %rd8475, 1;
	add.u64 	%rd8935, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8475, 56;
	shr.b64 	%rhs, %rd8475, 8;
	add.u64 	%rd8936, %lhs, %rhs;
	}
	xor.b64  	%rd8937, %rd8935, %rd8936;
	shr.u64 	%rd8938, %rd8475, 7;
	xor.b64  	%rd8939, %rd8937, %rd8938;
	add.s64 	%rd8940, %rd8939, %rd8474;
	add.s64 	%rd8941, %rd8940, %rd8483;
	add.s64 	%rd8942, %rd8941, %rd8934;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8929, 45;
	shr.b64 	%rhs, %rd8929, 19;
	add.u64 	%rd8943, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8929, 3;
	shr.b64 	%rhs, %rd8929, 61;
	add.u64 	%rd8944, %lhs, %rhs;
	}
	xor.b64  	%rd8945, %rd8943, %rd8944;
	shr.u64 	%rd8946, %rd8929, 6;
	xor.b64  	%rd8947, %rd8945, %rd8946;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8476, 63;
	shr.b64 	%rhs, %rd8476, 1;
	add.u64 	%rd8948, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8476, 56;
	shr.b64 	%rhs, %rd8476, 8;
	add.u64 	%rd8949, %lhs, %rhs;
	}
	xor.b64  	%rd8950, %rd8948, %rd8949;
	shr.u64 	%rd8951, %rd8476, 7;
	xor.b64  	%rd8952, %rd8950, %rd8951;
	add.s64 	%rd8953, %rd8952, %rd8475;
	add.s64 	%rd8954, %rd8953, %rd8484;
	add.s64 	%rd8955, %rd8954, %rd8947;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8942, 45;
	shr.b64 	%rhs, %rd8942, 19;
	add.u64 	%rd8956, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8942, 3;
	shr.b64 	%rhs, %rd8942, 61;
	add.u64 	%rd8957, %lhs, %rhs;
	}
	xor.b64  	%rd8958, %rd8956, %rd8957;
	shr.u64 	%rd8959, %rd8942, 6;
	xor.b64  	%rd8960, %rd8958, %rd8959;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8477, 63;
	shr.b64 	%rhs, %rd8477, 1;
	add.u64 	%rd8961, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8477, 56;
	shr.b64 	%rhs, %rd8477, 8;
	add.u64 	%rd8962, %lhs, %rhs;
	}
	xor.b64  	%rd8963, %rd8961, %rd8962;
	shr.u64 	%rd8964, %rd8477, 7;
	xor.b64  	%rd8965, %rd8963, %rd8964;
	add.s64 	%rd8966, %rd8965, %rd8476;
	add.s64 	%rd8967, %rd8966, %rd8485;
	add.s64 	%rd8968, %rd8967, %rd8960;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8955, 45;
	shr.b64 	%rhs, %rd8955, 19;
	add.u64 	%rd8969, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8955, 3;
	shr.b64 	%rhs, %rd8955, 61;
	add.u64 	%rd8970, %lhs, %rhs;
	}
	xor.b64  	%rd8971, %rd8969, %rd8970;
	shr.u64 	%rd8972, %rd8955, 6;
	xor.b64  	%rd8973, %rd8971, %rd8972;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8478, 63;
	shr.b64 	%rhs, %rd8478, 1;
	add.u64 	%rd8974, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8478, 56;
	shr.b64 	%rhs, %rd8478, 8;
	add.u64 	%rd8975, %lhs, %rhs;
	}
	xor.b64  	%rd8976, %rd8974, %rd8975;
	shr.u64 	%rd8977, %rd8478, 7;
	xor.b64  	%rd8978, %rd8976, %rd8977;
	add.s64 	%rd8979, %rd8978, %rd8477;
	add.s64 	%rd8980, %rd8979, %rd8890;
	add.s64 	%rd8981, %rd8980, %rd8973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8968, 45;
	shr.b64 	%rhs, %rd8968, 19;
	add.u64 	%rd8982, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8968, 3;
	shr.b64 	%rhs, %rd8968, 61;
	add.u64 	%rd8983, %lhs, %rhs;
	}
	xor.b64  	%rd8984, %rd8982, %rd8983;
	shr.u64 	%rd8985, %rd8968, 6;
	xor.b64  	%rd8986, %rd8984, %rd8985;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8479, 63;
	shr.b64 	%rhs, %rd8479, 1;
	add.u64 	%rd8987, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8479, 56;
	shr.b64 	%rhs, %rd8479, 8;
	add.u64 	%rd8988, %lhs, %rhs;
	}
	xor.b64  	%rd8989, %rd8987, %rd8988;
	shr.u64 	%rd8990, %rd8479, 7;
	xor.b64  	%rd8991, %rd8989, %rd8990;
	add.s64 	%rd8992, %rd8991, %rd8478;
	add.s64 	%rd8993, %rd8992, %rd8903;
	add.s64 	%rd8994, %rd8993, %rd8986;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8981, 45;
	shr.b64 	%rhs, %rd8981, 19;
	add.u64 	%rd8995, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8981, 3;
	shr.b64 	%rhs, %rd8981, 61;
	add.u64 	%rd8996, %lhs, %rhs;
	}
	xor.b64  	%rd8997, %rd8995, %rd8996;
	shr.u64 	%rd8998, %rd8981, 6;
	xor.b64  	%rd8999, %rd8997, %rd8998;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8480, 63;
	shr.b64 	%rhs, %rd8480, 1;
	add.u64 	%rd9000, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8480, 56;
	shr.b64 	%rhs, %rd8480, 8;
	add.u64 	%rd9001, %lhs, %rhs;
	}
	xor.b64  	%rd9002, %rd9000, %rd9001;
	shr.u64 	%rd9003, %rd8480, 7;
	xor.b64  	%rd9004, %rd9002, %rd9003;
	add.s64 	%rd9005, %rd9004, %rd8479;
	add.s64 	%rd9006, %rd9005, %rd8916;
	add.s64 	%rd9007, %rd9006, %rd8999;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8994, 45;
	shr.b64 	%rhs, %rd8994, 19;
	add.u64 	%rd9008, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8994, 3;
	shr.b64 	%rhs, %rd8994, 61;
	add.u64 	%rd9009, %lhs, %rhs;
	}
	xor.b64  	%rd9010, %rd9008, %rd9009;
	shr.u64 	%rd9011, %rd8994, 6;
	xor.b64  	%rd9012, %rd9010, %rd9011;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8481, 63;
	shr.b64 	%rhs, %rd8481, 1;
	add.u64 	%rd9013, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8481, 56;
	shr.b64 	%rhs, %rd8481, 8;
	add.u64 	%rd9014, %lhs, %rhs;
	}
	xor.b64  	%rd9015, %rd9013, %rd9014;
	shr.u64 	%rd9016, %rd8481, 7;
	xor.b64  	%rd9017, %rd9015, %rd9016;
	add.s64 	%rd9018, %rd9017, %rd8480;
	add.s64 	%rd9019, %rd9018, %rd8929;
	add.s64 	%rd9020, %rd9019, %rd9012;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9007, 45;
	shr.b64 	%rhs, %rd9007, 19;
	add.u64 	%rd9021, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9007, 3;
	shr.b64 	%rhs, %rd9007, 61;
	add.u64 	%rd9022, %lhs, %rhs;
	}
	xor.b64  	%rd9023, %rd9021, %rd9022;
	shr.u64 	%rd9024, %rd9007, 6;
	xor.b64  	%rd9025, %rd9023, %rd9024;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8482, 63;
	shr.b64 	%rhs, %rd8482, 1;
	add.u64 	%rd9026, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8482, 56;
	shr.b64 	%rhs, %rd8482, 8;
	add.u64 	%rd9027, %lhs, %rhs;
	}
	xor.b64  	%rd9028, %rd9026, %rd9027;
	shr.u64 	%rd9029, %rd8482, 7;
	xor.b64  	%rd9030, %rd9028, %rd9029;
	add.s64 	%rd9031, %rd9030, %rd8481;
	add.s64 	%rd9032, %rd9031, %rd8942;
	add.s64 	%rd9033, %rd9032, %rd9025;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9020, 45;
	shr.b64 	%rhs, %rd9020, 19;
	add.u64 	%rd9034, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9020, 3;
	shr.b64 	%rhs, %rd9020, 61;
	add.u64 	%rd9035, %lhs, %rhs;
	}
	xor.b64  	%rd9036, %rd9034, %rd9035;
	shr.u64 	%rd9037, %rd9020, 6;
	xor.b64  	%rd9038, %rd9036, %rd9037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8483, 63;
	shr.b64 	%rhs, %rd8483, 1;
	add.u64 	%rd9039, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8483, 56;
	shr.b64 	%rhs, %rd8483, 8;
	add.u64 	%rd9040, %lhs, %rhs;
	}
	xor.b64  	%rd9041, %rd9039, %rd9040;
	shr.u64 	%rd9042, %rd8483, 7;
	xor.b64  	%rd9043, %rd9041, %rd9042;
	add.s64 	%rd9044, %rd9043, %rd8482;
	add.s64 	%rd9045, %rd9044, %rd8955;
	add.s64 	%rd9046, %rd9045, %rd9038;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9033, 45;
	shr.b64 	%rhs, %rd9033, 19;
	add.u64 	%rd9047, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9033, 3;
	shr.b64 	%rhs, %rd9033, 61;
	add.u64 	%rd9048, %lhs, %rhs;
	}
	xor.b64  	%rd9049, %rd9047, %rd9048;
	shr.u64 	%rd9050, %rd9033, 6;
	xor.b64  	%rd9051, %rd9049, %rd9050;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8484, 63;
	shr.b64 	%rhs, %rd8484, 1;
	add.u64 	%rd9052, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8484, 56;
	shr.b64 	%rhs, %rd8484, 8;
	add.u64 	%rd9053, %lhs, %rhs;
	}
	xor.b64  	%rd9054, %rd9052, %rd9053;
	shr.u64 	%rd9055, %rd8484, 7;
	xor.b64  	%rd9056, %rd9054, %rd9055;
	add.s64 	%rd9057, %rd9056, %rd8483;
	add.s64 	%rd9058, %rd9057, %rd8968;
	add.s64 	%rd9059, %rd9058, %rd9051;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9046, 45;
	shr.b64 	%rhs, %rd9046, 19;
	add.u64 	%rd9060, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9046, 3;
	shr.b64 	%rhs, %rd9046, 61;
	add.u64 	%rd9061, %lhs, %rhs;
	}
	xor.b64  	%rd9062, %rd9060, %rd9061;
	shr.u64 	%rd9063, %rd9046, 6;
	xor.b64  	%rd9064, %rd9062, %rd9063;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8485, 63;
	shr.b64 	%rhs, %rd8485, 1;
	add.u64 	%rd9065, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8485, 56;
	shr.b64 	%rhs, %rd8485, 8;
	add.u64 	%rd9066, %lhs, %rhs;
	}
	xor.b64  	%rd9067, %rd9065, %rd9066;
	shr.u64 	%rd9068, %rd8485, 7;
	xor.b64  	%rd9069, %rd9067, %rd9068;
	add.s64 	%rd9070, %rd9069, %rd8484;
	add.s64 	%rd9071, %rd9070, %rd8981;
	add.s64 	%rd9072, %rd9071, %rd9064;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9059, 45;
	shr.b64 	%rhs, %rd9059, 19;
	add.u64 	%rd9073, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9059, 3;
	shr.b64 	%rhs, %rd9059, 61;
	add.u64 	%rd9074, %lhs, %rhs;
	}
	xor.b64  	%rd9075, %rd9073, %rd9074;
	shr.u64 	%rd9076, %rd9059, 6;
	xor.b64  	%rd9077, %rd9075, %rd9076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8890, 63;
	shr.b64 	%rhs, %rd8890, 1;
	add.u64 	%rd9078, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8890, 56;
	shr.b64 	%rhs, %rd8890, 8;
	add.u64 	%rd9079, %lhs, %rhs;
	}
	xor.b64  	%rd9080, %rd9078, %rd9079;
	shr.u64 	%rd9081, %rd8890, 7;
	xor.b64  	%rd9082, %rd9080, %rd9081;
	add.s64 	%rd9083, %rd9082, %rd8485;
	add.s64 	%rd9084, %rd9083, %rd8994;
	add.s64 	%rd9085, %rd9084, %rd9077;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8866, 50;
	shr.b64 	%rhs, %rd8866, 14;
	add.u64 	%rd9086, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8866, 46;
	shr.b64 	%rhs, %rd8866, 18;
	add.u64 	%rd9087, %lhs, %rhs;
	}
	xor.b64  	%rd9088, %rd9086, %rd9087;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8866, 23;
	shr.b64 	%rhs, %rd8866, 41;
	add.u64 	%rd9089, %lhs, %rhs;
	}
	xor.b64  	%rd9090, %rd9088, %rd9089;
	xor.b64  	%rd9091, %rd8842, %rd8818;
	and.b64  	%rd9092, %rd8866, %rd9091;
	xor.b64  	%rd9093, %rd9092, %rd8818;
	add.s64 	%rd9094, %rd9093, %rd8794;
	add.s64 	%rd9095, %rd9094, %rd9090;
	add.s64 	%rd9096, %rd9095, %rd8890;
	add.s64 	%rd9097, %rd9096, -1973867731355612462;
	add.s64 	%rd9098, %rd9097, %rd8805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8877, 36;
	shr.b64 	%rhs, %rd8877, 28;
	add.u64 	%rd9099, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8877, 30;
	shr.b64 	%rhs, %rd8877, 34;
	add.u64 	%rd9100, %lhs, %rhs;
	}
	xor.b64  	%rd9101, %rd9099, %rd9100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8877, 25;
	shr.b64 	%rhs, %rd8877, 39;
	add.u64 	%rd9102, %lhs, %rhs;
	}
	xor.b64  	%rd9103, %rd9101, %rd9102;
	and.b64  	%rd9104, %rd8877, %rd8853;
	xor.b64  	%rd9105, %rd8877, %rd8853;
	and.b64  	%rd9106, %rd9105, %rd8829;
	or.b64  	%rd9107, %rd9106, %rd9104;
	add.s64 	%rd9108, %rd9107, %rd9103;
	add.s64 	%rd9109, %rd9108, %rd9097;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9098, 50;
	shr.b64 	%rhs, %rd9098, 14;
	add.u64 	%rd9110, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9098, 46;
	shr.b64 	%rhs, %rd9098, 18;
	add.u64 	%rd9111, %lhs, %rhs;
	}
	xor.b64  	%rd9112, %rd9110, %rd9111;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9098, 23;
	shr.b64 	%rhs, %rd9098, 41;
	add.u64 	%rd9113, %lhs, %rhs;
	}
	xor.b64  	%rd9114, %rd9112, %rd9113;
	xor.b64  	%rd9115, %rd8866, %rd8842;
	and.b64  	%rd9116, %rd9098, %rd9115;
	xor.b64  	%rd9117, %rd9116, %rd8842;
	add.s64 	%rd9118, %rd8903, %rd8818;
	add.s64 	%rd9119, %rd9118, %rd9117;
	add.s64 	%rd9120, %rd9119, %rd9114;
	add.s64 	%rd9121, %rd9120, -1171420211273849373;
	add.s64 	%rd9122, %rd9121, %rd8829;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9109, 36;
	shr.b64 	%rhs, %rd9109, 28;
	add.u64 	%rd9123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9109, 30;
	shr.b64 	%rhs, %rd9109, 34;
	add.u64 	%rd9124, %lhs, %rhs;
	}
	xor.b64  	%rd9125, %rd9123, %rd9124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9109, 25;
	shr.b64 	%rhs, %rd9109, 39;
	add.u64 	%rd9126, %lhs, %rhs;
	}
	xor.b64  	%rd9127, %rd9125, %rd9126;
	and.b64  	%rd9128, %rd9109, %rd8877;
	xor.b64  	%rd9129, %rd9109, %rd8877;
	and.b64  	%rd9130, %rd9129, %rd8853;
	or.b64  	%rd9131, %rd9130, %rd9128;
	add.s64 	%rd9132, %rd9131, %rd9127;
	add.s64 	%rd9133, %rd9132, %rd9121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9122, 50;
	shr.b64 	%rhs, %rd9122, 14;
	add.u64 	%rd9134, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9122, 46;
	shr.b64 	%rhs, %rd9122, 18;
	add.u64 	%rd9135, %lhs, %rhs;
	}
	xor.b64  	%rd9136, %rd9134, %rd9135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9122, 23;
	shr.b64 	%rhs, %rd9122, 41;
	add.u64 	%rd9137, %lhs, %rhs;
	}
	xor.b64  	%rd9138, %rd9136, %rd9137;
	xor.b64  	%rd9139, %rd9098, %rd8866;
	and.b64  	%rd9140, %rd9122, %rd9139;
	xor.b64  	%rd9141, %rd9140, %rd8866;
	add.s64 	%rd9142, %rd8916, %rd8842;
	add.s64 	%rd9143, %rd9142, %rd9141;
	add.s64 	%rd9144, %rd9143, %rd9138;
	add.s64 	%rd9145, %rd9144, 1135362057144423861;
	add.s64 	%rd9146, %rd9145, %rd8853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9133, 36;
	shr.b64 	%rhs, %rd9133, 28;
	add.u64 	%rd9147, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9133, 30;
	shr.b64 	%rhs, %rd9133, 34;
	add.u64 	%rd9148, %lhs, %rhs;
	}
	xor.b64  	%rd9149, %rd9147, %rd9148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9133, 25;
	shr.b64 	%rhs, %rd9133, 39;
	add.u64 	%rd9150, %lhs, %rhs;
	}
	xor.b64  	%rd9151, %rd9149, %rd9150;
	and.b64  	%rd9152, %rd9133, %rd9109;
	xor.b64  	%rd9153, %rd9133, %rd9109;
	and.b64  	%rd9154, %rd9153, %rd8877;
	or.b64  	%rd9155, %rd9154, %rd9152;
	add.s64 	%rd9156, %rd9155, %rd9151;
	add.s64 	%rd9157, %rd9156, %rd9145;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9146, 50;
	shr.b64 	%rhs, %rd9146, 14;
	add.u64 	%rd9158, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9146, 46;
	shr.b64 	%rhs, %rd9146, 18;
	add.u64 	%rd9159, %lhs, %rhs;
	}
	xor.b64  	%rd9160, %rd9158, %rd9159;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9146, 23;
	shr.b64 	%rhs, %rd9146, 41;
	add.u64 	%rd9161, %lhs, %rhs;
	}
	xor.b64  	%rd9162, %rd9160, %rd9161;
	xor.b64  	%rd9163, %rd9122, %rd9098;
	and.b64  	%rd9164, %rd9146, %rd9163;
	xor.b64  	%rd9165, %rd9164, %rd9098;
	add.s64 	%rd9166, %rd8929, %rd8866;
	add.s64 	%rd9167, %rd9166, %rd9165;
	add.s64 	%rd9168, %rd9167, %rd9162;
	add.s64 	%rd9169, %rd9168, 2597628984639134821;
	add.s64 	%rd9170, %rd9169, %rd8877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9157, 36;
	shr.b64 	%rhs, %rd9157, 28;
	add.u64 	%rd9171, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9157, 30;
	shr.b64 	%rhs, %rd9157, 34;
	add.u64 	%rd9172, %lhs, %rhs;
	}
	xor.b64  	%rd9173, %rd9171, %rd9172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9157, 25;
	shr.b64 	%rhs, %rd9157, 39;
	add.u64 	%rd9174, %lhs, %rhs;
	}
	xor.b64  	%rd9175, %rd9173, %rd9174;
	and.b64  	%rd9176, %rd9157, %rd9133;
	xor.b64  	%rd9177, %rd9157, %rd9133;
	and.b64  	%rd9178, %rd9177, %rd9109;
	or.b64  	%rd9179, %rd9178, %rd9176;
	add.s64 	%rd9180, %rd9179, %rd9175;
	add.s64 	%rd9181, %rd9180, %rd9169;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9170, 50;
	shr.b64 	%rhs, %rd9170, 14;
	add.u64 	%rd9182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9170, 46;
	shr.b64 	%rhs, %rd9170, 18;
	add.u64 	%rd9183, %lhs, %rhs;
	}
	xor.b64  	%rd9184, %rd9182, %rd9183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9170, 23;
	shr.b64 	%rhs, %rd9170, 41;
	add.u64 	%rd9185, %lhs, %rhs;
	}
	xor.b64  	%rd9186, %rd9184, %rd9185;
	xor.b64  	%rd9187, %rd9146, %rd9122;
	and.b64  	%rd9188, %rd9170, %rd9187;
	xor.b64  	%rd9189, %rd9188, %rd9122;
	add.s64 	%rd9190, %rd8942, %rd9098;
	add.s64 	%rd9191, %rd9190, %rd9189;
	add.s64 	%rd9192, %rd9191, %rd9186;
	add.s64 	%rd9193, %rd9192, 3308224258029322869;
	add.s64 	%rd9194, %rd9193, %rd9109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9181, 36;
	shr.b64 	%rhs, %rd9181, 28;
	add.u64 	%rd9195, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9181, 30;
	shr.b64 	%rhs, %rd9181, 34;
	add.u64 	%rd9196, %lhs, %rhs;
	}
	xor.b64  	%rd9197, %rd9195, %rd9196;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9181, 25;
	shr.b64 	%rhs, %rd9181, 39;
	add.u64 	%rd9198, %lhs, %rhs;
	}
	xor.b64  	%rd9199, %rd9197, %rd9198;
	and.b64  	%rd9200, %rd9181, %rd9157;
	xor.b64  	%rd9201, %rd9181, %rd9157;
	and.b64  	%rd9202, %rd9201, %rd9133;
	or.b64  	%rd9203, %rd9202, %rd9200;
	add.s64 	%rd9204, %rd9203, %rd9199;
	add.s64 	%rd9205, %rd9204, %rd9193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9194, 50;
	shr.b64 	%rhs, %rd9194, 14;
	add.u64 	%rd9206, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9194, 46;
	shr.b64 	%rhs, %rd9194, 18;
	add.u64 	%rd9207, %lhs, %rhs;
	}
	xor.b64  	%rd9208, %rd9206, %rd9207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9194, 23;
	shr.b64 	%rhs, %rd9194, 41;
	add.u64 	%rd9209, %lhs, %rhs;
	}
	xor.b64  	%rd9210, %rd9208, %rd9209;
	xor.b64  	%rd9211, %rd9170, %rd9146;
	and.b64  	%rd9212, %rd9194, %rd9211;
	xor.b64  	%rd9213, %rd9212, %rd9146;
	add.s64 	%rd9214, %rd8955, %rd9122;
	add.s64 	%rd9215, %rd9214, %rd9213;
	add.s64 	%rd9216, %rd9215, %rd9210;
	add.s64 	%rd9217, %rd9216, 5365058923640841347;
	add.s64 	%rd9218, %rd9217, %rd9133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9205, 36;
	shr.b64 	%rhs, %rd9205, 28;
	add.u64 	%rd9219, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9205, 30;
	shr.b64 	%rhs, %rd9205, 34;
	add.u64 	%rd9220, %lhs, %rhs;
	}
	xor.b64  	%rd9221, %rd9219, %rd9220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9205, 25;
	shr.b64 	%rhs, %rd9205, 39;
	add.u64 	%rd9222, %lhs, %rhs;
	}
	xor.b64  	%rd9223, %rd9221, %rd9222;
	and.b64  	%rd9224, %rd9205, %rd9181;
	xor.b64  	%rd9225, %rd9205, %rd9181;
	and.b64  	%rd9226, %rd9225, %rd9157;
	or.b64  	%rd9227, %rd9226, %rd9224;
	add.s64 	%rd9228, %rd9227, %rd9223;
	add.s64 	%rd9229, %rd9228, %rd9217;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9218, 50;
	shr.b64 	%rhs, %rd9218, 14;
	add.u64 	%rd9230, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9218, 46;
	shr.b64 	%rhs, %rd9218, 18;
	add.u64 	%rd9231, %lhs, %rhs;
	}
	xor.b64  	%rd9232, %rd9230, %rd9231;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9218, 23;
	shr.b64 	%rhs, %rd9218, 41;
	add.u64 	%rd9233, %lhs, %rhs;
	}
	xor.b64  	%rd9234, %rd9232, %rd9233;
	xor.b64  	%rd9235, %rd9194, %rd9170;
	and.b64  	%rd9236, %rd9218, %rd9235;
	xor.b64  	%rd9237, %rd9236, %rd9170;
	add.s64 	%rd9238, %rd8968, %rd9146;
	add.s64 	%rd9239, %rd9238, %rd9237;
	add.s64 	%rd9240, %rd9239, %rd9234;
	add.s64 	%rd9241, %rd9240, 6679025012923562964;
	add.s64 	%rd9242, %rd9241, %rd9157;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9229, 36;
	shr.b64 	%rhs, %rd9229, 28;
	add.u64 	%rd9243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9229, 30;
	shr.b64 	%rhs, %rd9229, 34;
	add.u64 	%rd9244, %lhs, %rhs;
	}
	xor.b64  	%rd9245, %rd9243, %rd9244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9229, 25;
	shr.b64 	%rhs, %rd9229, 39;
	add.u64 	%rd9246, %lhs, %rhs;
	}
	xor.b64  	%rd9247, %rd9245, %rd9246;
	and.b64  	%rd9248, %rd9229, %rd9205;
	xor.b64  	%rd9249, %rd9229, %rd9205;
	and.b64  	%rd9250, %rd9249, %rd9181;
	or.b64  	%rd9251, %rd9250, %rd9248;
	add.s64 	%rd9252, %rd9251, %rd9247;
	add.s64 	%rd9253, %rd9252, %rd9241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9242, 50;
	shr.b64 	%rhs, %rd9242, 14;
	add.u64 	%rd9254, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9242, 46;
	shr.b64 	%rhs, %rd9242, 18;
	add.u64 	%rd9255, %lhs, %rhs;
	}
	xor.b64  	%rd9256, %rd9254, %rd9255;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9242, 23;
	shr.b64 	%rhs, %rd9242, 41;
	add.u64 	%rd9257, %lhs, %rhs;
	}
	xor.b64  	%rd9258, %rd9256, %rd9257;
	xor.b64  	%rd9259, %rd9218, %rd9194;
	and.b64  	%rd9260, %rd9242, %rd9259;
	xor.b64  	%rd9261, %rd9260, %rd9194;
	add.s64 	%rd9262, %rd8981, %rd9170;
	add.s64 	%rd9263, %rd9262, %rd9261;
	add.s64 	%rd9264, %rd9263, %rd9258;
	add.s64 	%rd9265, %rd9264, 8573033837759648693;
	add.s64 	%rd9266, %rd9265, %rd9181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9253, 36;
	shr.b64 	%rhs, %rd9253, 28;
	add.u64 	%rd9267, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9253, 30;
	shr.b64 	%rhs, %rd9253, 34;
	add.u64 	%rd9268, %lhs, %rhs;
	}
	xor.b64  	%rd9269, %rd9267, %rd9268;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9253, 25;
	shr.b64 	%rhs, %rd9253, 39;
	add.u64 	%rd9270, %lhs, %rhs;
	}
	xor.b64  	%rd9271, %rd9269, %rd9270;
	and.b64  	%rd9272, %rd9253, %rd9229;
	xor.b64  	%rd9273, %rd9253, %rd9229;
	and.b64  	%rd9274, %rd9273, %rd9205;
	or.b64  	%rd9275, %rd9274, %rd9272;
	add.s64 	%rd9276, %rd9275, %rd9271;
	add.s64 	%rd9277, %rd9276, %rd9265;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9266, 50;
	shr.b64 	%rhs, %rd9266, 14;
	add.u64 	%rd9278, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9266, 46;
	shr.b64 	%rhs, %rd9266, 18;
	add.u64 	%rd9279, %lhs, %rhs;
	}
	xor.b64  	%rd9280, %rd9278, %rd9279;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9266, 23;
	shr.b64 	%rhs, %rd9266, 41;
	add.u64 	%rd9281, %lhs, %rhs;
	}
	xor.b64  	%rd9282, %rd9280, %rd9281;
	xor.b64  	%rd9283, %rd9242, %rd9218;
	and.b64  	%rd9284, %rd9266, %rd9283;
	xor.b64  	%rd9285, %rd9284, %rd9218;
	add.s64 	%rd9286, %rd8994, %rd9194;
	add.s64 	%rd9287, %rd9286, %rd9285;
	add.s64 	%rd9288, %rd9287, %rd9282;
	add.s64 	%rd9289, %rd9288, -7476448914759557205;
	add.s64 	%rd9290, %rd9289, %rd9205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9277, 36;
	shr.b64 	%rhs, %rd9277, 28;
	add.u64 	%rd9291, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9277, 30;
	shr.b64 	%rhs, %rd9277, 34;
	add.u64 	%rd9292, %lhs, %rhs;
	}
	xor.b64  	%rd9293, %rd9291, %rd9292;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9277, 25;
	shr.b64 	%rhs, %rd9277, 39;
	add.u64 	%rd9294, %lhs, %rhs;
	}
	xor.b64  	%rd9295, %rd9293, %rd9294;
	and.b64  	%rd9296, %rd9277, %rd9253;
	xor.b64  	%rd9297, %rd9277, %rd9253;
	and.b64  	%rd9298, %rd9297, %rd9229;
	or.b64  	%rd9299, %rd9298, %rd9296;
	add.s64 	%rd9300, %rd9299, %rd9295;
	add.s64 	%rd9301, %rd9300, %rd9289;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9290, 50;
	shr.b64 	%rhs, %rd9290, 14;
	add.u64 	%rd9302, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9290, 46;
	shr.b64 	%rhs, %rd9290, 18;
	add.u64 	%rd9303, %lhs, %rhs;
	}
	xor.b64  	%rd9304, %rd9302, %rd9303;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9290, 23;
	shr.b64 	%rhs, %rd9290, 41;
	add.u64 	%rd9305, %lhs, %rhs;
	}
	xor.b64  	%rd9306, %rd9304, %rd9305;
	xor.b64  	%rd9307, %rd9266, %rd9242;
	and.b64  	%rd9308, %rd9290, %rd9307;
	xor.b64  	%rd9309, %rd9308, %rd9242;
	add.s64 	%rd9310, %rd9007, %rd9218;
	add.s64 	%rd9311, %rd9310, %rd9309;
	add.s64 	%rd9312, %rd9311, %rd9306;
	add.s64 	%rd9313, %rd9312, -6327057829258317296;
	add.s64 	%rd9314, %rd9313, %rd9229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9301, 36;
	shr.b64 	%rhs, %rd9301, 28;
	add.u64 	%rd9315, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9301, 30;
	shr.b64 	%rhs, %rd9301, 34;
	add.u64 	%rd9316, %lhs, %rhs;
	}
	xor.b64  	%rd9317, %rd9315, %rd9316;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9301, 25;
	shr.b64 	%rhs, %rd9301, 39;
	add.u64 	%rd9318, %lhs, %rhs;
	}
	xor.b64  	%rd9319, %rd9317, %rd9318;
	and.b64  	%rd9320, %rd9301, %rd9277;
	xor.b64  	%rd9321, %rd9301, %rd9277;
	and.b64  	%rd9322, %rd9321, %rd9253;
	or.b64  	%rd9323, %rd9322, %rd9320;
	add.s64 	%rd9324, %rd9323, %rd9319;
	add.s64 	%rd9325, %rd9324, %rd9313;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9314, 50;
	shr.b64 	%rhs, %rd9314, 14;
	add.u64 	%rd9326, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9314, 46;
	shr.b64 	%rhs, %rd9314, 18;
	add.u64 	%rd9327, %lhs, %rhs;
	}
	xor.b64  	%rd9328, %rd9326, %rd9327;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9314, 23;
	shr.b64 	%rhs, %rd9314, 41;
	add.u64 	%rd9329, %lhs, %rhs;
	}
	xor.b64  	%rd9330, %rd9328, %rd9329;
	xor.b64  	%rd9331, %rd9290, %rd9266;
	and.b64  	%rd9332, %rd9314, %rd9331;
	xor.b64  	%rd9333, %rd9332, %rd9266;
	add.s64 	%rd9334, %rd9020, %rd9242;
	add.s64 	%rd9335, %rd9334, %rd9333;
	add.s64 	%rd9336, %rd9335, %rd9330;
	add.s64 	%rd9337, %rd9336, -5763719355590565569;
	add.s64 	%rd9338, %rd9337, %rd9253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9325, 36;
	shr.b64 	%rhs, %rd9325, 28;
	add.u64 	%rd9339, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9325, 30;
	shr.b64 	%rhs, %rd9325, 34;
	add.u64 	%rd9340, %lhs, %rhs;
	}
	xor.b64  	%rd9341, %rd9339, %rd9340;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9325, 25;
	shr.b64 	%rhs, %rd9325, 39;
	add.u64 	%rd9342, %lhs, %rhs;
	}
	xor.b64  	%rd9343, %rd9341, %rd9342;
	and.b64  	%rd9344, %rd9325, %rd9301;
	xor.b64  	%rd9345, %rd9325, %rd9301;
	and.b64  	%rd9346, %rd9345, %rd9277;
	or.b64  	%rd9347, %rd9346, %rd9344;
	add.s64 	%rd9348, %rd9347, %rd9343;
	add.s64 	%rd9349, %rd9348, %rd9337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9338, 50;
	shr.b64 	%rhs, %rd9338, 14;
	add.u64 	%rd9350, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9338, 46;
	shr.b64 	%rhs, %rd9338, 18;
	add.u64 	%rd9351, %lhs, %rhs;
	}
	xor.b64  	%rd9352, %rd9350, %rd9351;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9338, 23;
	shr.b64 	%rhs, %rd9338, 41;
	add.u64 	%rd9353, %lhs, %rhs;
	}
	xor.b64  	%rd9354, %rd9352, %rd9353;
	xor.b64  	%rd9355, %rd9314, %rd9290;
	and.b64  	%rd9356, %rd9338, %rd9355;
	xor.b64  	%rd9357, %rd9356, %rd9290;
	add.s64 	%rd9358, %rd9033, %rd9266;
	add.s64 	%rd9359, %rd9358, %rd9357;
	add.s64 	%rd9360, %rd9359, %rd9354;
	add.s64 	%rd9361, %rd9360, -4658551843659510044;
	add.s64 	%rd9362, %rd9361, %rd9277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9349, 36;
	shr.b64 	%rhs, %rd9349, 28;
	add.u64 	%rd9363, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9349, 30;
	shr.b64 	%rhs, %rd9349, 34;
	add.u64 	%rd9364, %lhs, %rhs;
	}
	xor.b64  	%rd9365, %rd9363, %rd9364;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9349, 25;
	shr.b64 	%rhs, %rd9349, 39;
	add.u64 	%rd9366, %lhs, %rhs;
	}
	xor.b64  	%rd9367, %rd9365, %rd9366;
	and.b64  	%rd9368, %rd9349, %rd9325;
	xor.b64  	%rd9369, %rd9349, %rd9325;
	and.b64  	%rd9370, %rd9369, %rd9301;
	or.b64  	%rd9371, %rd9370, %rd9368;
	add.s64 	%rd9372, %rd9371, %rd9367;
	add.s64 	%rd9373, %rd9372, %rd9361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9362, 50;
	shr.b64 	%rhs, %rd9362, 14;
	add.u64 	%rd9374, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9362, 46;
	shr.b64 	%rhs, %rd9362, 18;
	add.u64 	%rd9375, %lhs, %rhs;
	}
	xor.b64  	%rd9376, %rd9374, %rd9375;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9362, 23;
	shr.b64 	%rhs, %rd9362, 41;
	add.u64 	%rd9377, %lhs, %rhs;
	}
	xor.b64  	%rd9378, %rd9376, %rd9377;
	xor.b64  	%rd9379, %rd9338, %rd9314;
	and.b64  	%rd9380, %rd9362, %rd9379;
	xor.b64  	%rd9381, %rd9380, %rd9314;
	add.s64 	%rd9382, %rd9046, %rd9290;
	add.s64 	%rd9383, %rd9382, %rd9381;
	add.s64 	%rd9384, %rd9383, %rd9378;
	add.s64 	%rd9385, %rd9384, -4116276920077217854;
	add.s64 	%rd9386, %rd9385, %rd9301;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9373, 36;
	shr.b64 	%rhs, %rd9373, 28;
	add.u64 	%rd9387, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9373, 30;
	shr.b64 	%rhs, %rd9373, 34;
	add.u64 	%rd9388, %lhs, %rhs;
	}
	xor.b64  	%rd9389, %rd9387, %rd9388;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9373, 25;
	shr.b64 	%rhs, %rd9373, 39;
	add.u64 	%rd9390, %lhs, %rhs;
	}
	xor.b64  	%rd9391, %rd9389, %rd9390;
	and.b64  	%rd9392, %rd9373, %rd9349;
	xor.b64  	%rd9393, %rd9373, %rd9349;
	and.b64  	%rd9394, %rd9393, %rd9325;
	or.b64  	%rd9395, %rd9394, %rd9392;
	add.s64 	%rd9396, %rd9395, %rd9391;
	add.s64 	%rd9397, %rd9396, %rd9385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9386, 50;
	shr.b64 	%rhs, %rd9386, 14;
	add.u64 	%rd9398, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9386, 46;
	shr.b64 	%rhs, %rd9386, 18;
	add.u64 	%rd9399, %lhs, %rhs;
	}
	xor.b64  	%rd9400, %rd9398, %rd9399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9386, 23;
	shr.b64 	%rhs, %rd9386, 41;
	add.u64 	%rd9401, %lhs, %rhs;
	}
	xor.b64  	%rd9402, %rd9400, %rd9401;
	xor.b64  	%rd9403, %rd9362, %rd9338;
	and.b64  	%rd9404, %rd9386, %rd9403;
	xor.b64  	%rd9405, %rd9404, %rd9338;
	add.s64 	%rd9406, %rd9059, %rd9314;
	add.s64 	%rd9407, %rd9406, %rd9405;
	add.s64 	%rd9408, %rd9407, %rd9402;
	add.s64 	%rd9409, %rd9408, -3051310485924567259;
	add.s64 	%rd9410, %rd9409, %rd9325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9397, 36;
	shr.b64 	%rhs, %rd9397, 28;
	add.u64 	%rd9411, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9397, 30;
	shr.b64 	%rhs, %rd9397, 34;
	add.u64 	%rd9412, %lhs, %rhs;
	}
	xor.b64  	%rd9413, %rd9411, %rd9412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9397, 25;
	shr.b64 	%rhs, %rd9397, 39;
	add.u64 	%rd9414, %lhs, %rhs;
	}
	xor.b64  	%rd9415, %rd9413, %rd9414;
	and.b64  	%rd9416, %rd9397, %rd9373;
	xor.b64  	%rd9417, %rd9397, %rd9373;
	and.b64  	%rd9418, %rd9417, %rd9349;
	or.b64  	%rd9419, %rd9418, %rd9416;
	add.s64 	%rd9420, %rd9419, %rd9415;
	add.s64 	%rd9421, %rd9420, %rd9409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9410, 50;
	shr.b64 	%rhs, %rd9410, 14;
	add.u64 	%rd9422, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9410, 46;
	shr.b64 	%rhs, %rd9410, 18;
	add.u64 	%rd9423, %lhs, %rhs;
	}
	xor.b64  	%rd9424, %rd9422, %rd9423;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9410, 23;
	shr.b64 	%rhs, %rd9410, 41;
	add.u64 	%rd9425, %lhs, %rhs;
	}
	xor.b64  	%rd9426, %rd9424, %rd9425;
	xor.b64  	%rd9427, %rd9386, %rd9362;
	and.b64  	%rd9428, %rd9410, %rd9427;
	xor.b64  	%rd9429, %rd9428, %rd9362;
	add.s64 	%rd9430, %rd9072, %rd9338;
	add.s64 	%rd9431, %rd9430, %rd9429;
	add.s64 	%rd9432, %rd9431, %rd9426;
	add.s64 	%rd9433, %rd9432, 489312712824947311;
	add.s64 	%rd9434, %rd9433, %rd9349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9421, 36;
	shr.b64 	%rhs, %rd9421, 28;
	add.u64 	%rd9435, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9421, 30;
	shr.b64 	%rhs, %rd9421, 34;
	add.u64 	%rd9436, %lhs, %rhs;
	}
	xor.b64  	%rd9437, %rd9435, %rd9436;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9421, 25;
	shr.b64 	%rhs, %rd9421, 39;
	add.u64 	%rd9438, %lhs, %rhs;
	}
	xor.b64  	%rd9439, %rd9437, %rd9438;
	and.b64  	%rd9440, %rd9421, %rd9397;
	xor.b64  	%rd9441, %rd9421, %rd9397;
	and.b64  	%rd9442, %rd9441, %rd9373;
	or.b64  	%rd9443, %rd9442, %rd9440;
	add.s64 	%rd9444, %rd9443, %rd9439;
	add.s64 	%rd9445, %rd9444, %rd9433;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9434, 50;
	shr.b64 	%rhs, %rd9434, 14;
	add.u64 	%rd9446, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9434, 46;
	shr.b64 	%rhs, %rd9434, 18;
	add.u64 	%rd9447, %lhs, %rhs;
	}
	xor.b64  	%rd9448, %rd9446, %rd9447;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9434, 23;
	shr.b64 	%rhs, %rd9434, 41;
	add.u64 	%rd9449, %lhs, %rhs;
	}
	xor.b64  	%rd9450, %rd9448, %rd9449;
	xor.b64  	%rd9451, %rd9410, %rd9386;
	and.b64  	%rd9452, %rd9434, %rd9451;
	xor.b64  	%rd9453, %rd9452, %rd9386;
	add.s64 	%rd9454, %rd9085, %rd9362;
	add.s64 	%rd9455, %rd9454, %rd9453;
	add.s64 	%rd9456, %rd9455, %rd9450;
	add.s64 	%rd9457, %rd9456, 1452737877330783856;
	add.s64 	%rd9458, %rd9457, %rd9373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9445, 36;
	shr.b64 	%rhs, %rd9445, 28;
	add.u64 	%rd9459, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9445, 30;
	shr.b64 	%rhs, %rd9445, 34;
	add.u64 	%rd9460, %lhs, %rhs;
	}
	xor.b64  	%rd9461, %rd9459, %rd9460;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9445, 25;
	shr.b64 	%rhs, %rd9445, 39;
	add.u64 	%rd9462, %lhs, %rhs;
	}
	xor.b64  	%rd9463, %rd9461, %rd9462;
	and.b64  	%rd9464, %rd9445, %rd9421;
	xor.b64  	%rd9465, %rd9445, %rd9421;
	and.b64  	%rd9466, %rd9465, %rd9397;
	or.b64  	%rd9467, %rd9466, %rd9464;
	add.s64 	%rd9468, %rd9467, %rd9463;
	add.s64 	%rd9469, %rd9468, %rd9457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9072, 45;
	shr.b64 	%rhs, %rd9072, 19;
	add.u64 	%rd9470, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9072, 3;
	shr.b64 	%rhs, %rd9072, 61;
	add.u64 	%rd9471, %lhs, %rhs;
	}
	xor.b64  	%rd9472, %rd9470, %rd9471;
	shr.u64 	%rd9473, %rd9072, 6;
	xor.b64  	%rd9474, %rd9472, %rd9473;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8903, 63;
	shr.b64 	%rhs, %rd8903, 1;
	add.u64 	%rd9475, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8903, 56;
	shr.b64 	%rhs, %rd8903, 8;
	add.u64 	%rd9476, %lhs, %rhs;
	}
	xor.b64  	%rd9477, %rd9475, %rd9476;
	shr.u64 	%rd9478, %rd8903, 7;
	xor.b64  	%rd9479, %rd9477, %rd9478;
	add.s64 	%rd9480, %rd9479, %rd8890;
	add.s64 	%rd9481, %rd9480, %rd9007;
	add.s64 	%rd9482, %rd9481, %rd9474;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9085, 45;
	shr.b64 	%rhs, %rd9085, 19;
	add.u64 	%rd9483, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9085, 3;
	shr.b64 	%rhs, %rd9085, 61;
	add.u64 	%rd9484, %lhs, %rhs;
	}
	xor.b64  	%rd9485, %rd9483, %rd9484;
	shr.u64 	%rd9486, %rd9085, 6;
	xor.b64  	%rd9487, %rd9485, %rd9486;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8916, 63;
	shr.b64 	%rhs, %rd8916, 1;
	add.u64 	%rd9488, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8916, 56;
	shr.b64 	%rhs, %rd8916, 8;
	add.u64 	%rd9489, %lhs, %rhs;
	}
	xor.b64  	%rd9490, %rd9488, %rd9489;
	shr.u64 	%rd9491, %rd8916, 7;
	xor.b64  	%rd9492, %rd9490, %rd9491;
	add.s64 	%rd9493, %rd9492, %rd8903;
	add.s64 	%rd9494, %rd9493, %rd9020;
	add.s64 	%rd9495, %rd9494, %rd9487;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9482, 45;
	shr.b64 	%rhs, %rd9482, 19;
	add.u64 	%rd9496, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9482, 3;
	shr.b64 	%rhs, %rd9482, 61;
	add.u64 	%rd9497, %lhs, %rhs;
	}
	xor.b64  	%rd9498, %rd9496, %rd9497;
	shr.u64 	%rd9499, %rd9482, 6;
	xor.b64  	%rd9500, %rd9498, %rd9499;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8929, 63;
	shr.b64 	%rhs, %rd8929, 1;
	add.u64 	%rd9501, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8929, 56;
	shr.b64 	%rhs, %rd8929, 8;
	add.u64 	%rd9502, %lhs, %rhs;
	}
	xor.b64  	%rd9503, %rd9501, %rd9502;
	shr.u64 	%rd9504, %rd8929, 7;
	xor.b64  	%rd9505, %rd9503, %rd9504;
	add.s64 	%rd9506, %rd9505, %rd8916;
	add.s64 	%rd9507, %rd9506, %rd9033;
	add.s64 	%rd9508, %rd9507, %rd9500;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9495, 45;
	shr.b64 	%rhs, %rd9495, 19;
	add.u64 	%rd9509, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9495, 3;
	shr.b64 	%rhs, %rd9495, 61;
	add.u64 	%rd9510, %lhs, %rhs;
	}
	xor.b64  	%rd9511, %rd9509, %rd9510;
	shr.u64 	%rd9512, %rd9495, 6;
	xor.b64  	%rd9513, %rd9511, %rd9512;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8942, 63;
	shr.b64 	%rhs, %rd8942, 1;
	add.u64 	%rd9514, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8942, 56;
	shr.b64 	%rhs, %rd8942, 8;
	add.u64 	%rd9515, %lhs, %rhs;
	}
	xor.b64  	%rd9516, %rd9514, %rd9515;
	shr.u64 	%rd9517, %rd8942, 7;
	xor.b64  	%rd9518, %rd9516, %rd9517;
	add.s64 	%rd9519, %rd9518, %rd8929;
	add.s64 	%rd9520, %rd9519, %rd9046;
	add.s64 	%rd9521, %rd9520, %rd9513;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9508, 45;
	shr.b64 	%rhs, %rd9508, 19;
	add.u64 	%rd9522, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9508, 3;
	shr.b64 	%rhs, %rd9508, 61;
	add.u64 	%rd9523, %lhs, %rhs;
	}
	xor.b64  	%rd9524, %rd9522, %rd9523;
	shr.u64 	%rd9525, %rd9508, 6;
	xor.b64  	%rd9526, %rd9524, %rd9525;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8955, 63;
	shr.b64 	%rhs, %rd8955, 1;
	add.u64 	%rd9527, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8955, 56;
	shr.b64 	%rhs, %rd8955, 8;
	add.u64 	%rd9528, %lhs, %rhs;
	}
	xor.b64  	%rd9529, %rd9527, %rd9528;
	shr.u64 	%rd9530, %rd8955, 7;
	xor.b64  	%rd9531, %rd9529, %rd9530;
	add.s64 	%rd9532, %rd9531, %rd8942;
	add.s64 	%rd9533, %rd9532, %rd9059;
	add.s64 	%rd9534, %rd9533, %rd9526;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9521, 45;
	shr.b64 	%rhs, %rd9521, 19;
	add.u64 	%rd9535, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9521, 3;
	shr.b64 	%rhs, %rd9521, 61;
	add.u64 	%rd9536, %lhs, %rhs;
	}
	xor.b64  	%rd9537, %rd9535, %rd9536;
	shr.u64 	%rd9538, %rd9521, 6;
	xor.b64  	%rd9539, %rd9537, %rd9538;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8968, 63;
	shr.b64 	%rhs, %rd8968, 1;
	add.u64 	%rd9540, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8968, 56;
	shr.b64 	%rhs, %rd8968, 8;
	add.u64 	%rd9541, %lhs, %rhs;
	}
	xor.b64  	%rd9542, %rd9540, %rd9541;
	shr.u64 	%rd9543, %rd8968, 7;
	xor.b64  	%rd9544, %rd9542, %rd9543;
	add.s64 	%rd9545, %rd9544, %rd8955;
	add.s64 	%rd9546, %rd9545, %rd9072;
	add.s64 	%rd9547, %rd9546, %rd9539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9534, 45;
	shr.b64 	%rhs, %rd9534, 19;
	add.u64 	%rd9548, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9534, 3;
	shr.b64 	%rhs, %rd9534, 61;
	add.u64 	%rd9549, %lhs, %rhs;
	}
	xor.b64  	%rd9550, %rd9548, %rd9549;
	shr.u64 	%rd9551, %rd9534, 6;
	xor.b64  	%rd9552, %rd9550, %rd9551;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8981, 63;
	shr.b64 	%rhs, %rd8981, 1;
	add.u64 	%rd9553, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8981, 56;
	shr.b64 	%rhs, %rd8981, 8;
	add.u64 	%rd9554, %lhs, %rhs;
	}
	xor.b64  	%rd9555, %rd9553, %rd9554;
	shr.u64 	%rd9556, %rd8981, 7;
	xor.b64  	%rd9557, %rd9555, %rd9556;
	add.s64 	%rd9558, %rd9557, %rd8968;
	add.s64 	%rd9559, %rd9558, %rd9085;
	add.s64 	%rd9560, %rd9559, %rd9552;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9547, 45;
	shr.b64 	%rhs, %rd9547, 19;
	add.u64 	%rd9561, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9547, 3;
	shr.b64 	%rhs, %rd9547, 61;
	add.u64 	%rd9562, %lhs, %rhs;
	}
	xor.b64  	%rd9563, %rd9561, %rd9562;
	shr.u64 	%rd9564, %rd9547, 6;
	xor.b64  	%rd9565, %rd9563, %rd9564;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8994, 63;
	shr.b64 	%rhs, %rd8994, 1;
	add.u64 	%rd9566, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8994, 56;
	shr.b64 	%rhs, %rd8994, 8;
	add.u64 	%rd9567, %lhs, %rhs;
	}
	xor.b64  	%rd9568, %rd9566, %rd9567;
	shr.u64 	%rd9569, %rd8994, 7;
	xor.b64  	%rd9570, %rd9568, %rd9569;
	add.s64 	%rd9571, %rd9570, %rd8981;
	add.s64 	%rd9572, %rd9571, %rd9482;
	add.s64 	%rd9573, %rd9572, %rd9565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9560, 45;
	shr.b64 	%rhs, %rd9560, 19;
	add.u64 	%rd9574, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9560, 3;
	shr.b64 	%rhs, %rd9560, 61;
	add.u64 	%rd9575, %lhs, %rhs;
	}
	xor.b64  	%rd9576, %rd9574, %rd9575;
	shr.u64 	%rd9577, %rd9560, 6;
	xor.b64  	%rd9578, %rd9576, %rd9577;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9007, 63;
	shr.b64 	%rhs, %rd9007, 1;
	add.u64 	%rd9579, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9007, 56;
	shr.b64 	%rhs, %rd9007, 8;
	add.u64 	%rd9580, %lhs, %rhs;
	}
	xor.b64  	%rd9581, %rd9579, %rd9580;
	shr.u64 	%rd9582, %rd9007, 7;
	xor.b64  	%rd9583, %rd9581, %rd9582;
	add.s64 	%rd9584, %rd9583, %rd8994;
	add.s64 	%rd9585, %rd9584, %rd9495;
	add.s64 	%rd9586, %rd9585, %rd9578;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9573, 45;
	shr.b64 	%rhs, %rd9573, 19;
	add.u64 	%rd9587, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9573, 3;
	shr.b64 	%rhs, %rd9573, 61;
	add.u64 	%rd9588, %lhs, %rhs;
	}
	xor.b64  	%rd9589, %rd9587, %rd9588;
	shr.u64 	%rd9590, %rd9573, 6;
	xor.b64  	%rd9591, %rd9589, %rd9590;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9020, 63;
	shr.b64 	%rhs, %rd9020, 1;
	add.u64 	%rd9592, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9020, 56;
	shr.b64 	%rhs, %rd9020, 8;
	add.u64 	%rd9593, %lhs, %rhs;
	}
	xor.b64  	%rd9594, %rd9592, %rd9593;
	shr.u64 	%rd9595, %rd9020, 7;
	xor.b64  	%rd9596, %rd9594, %rd9595;
	add.s64 	%rd9597, %rd9596, %rd9007;
	add.s64 	%rd9598, %rd9597, %rd9508;
	add.s64 	%rd9599, %rd9598, %rd9591;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9586, 45;
	shr.b64 	%rhs, %rd9586, 19;
	add.u64 	%rd9600, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9586, 3;
	shr.b64 	%rhs, %rd9586, 61;
	add.u64 	%rd9601, %lhs, %rhs;
	}
	xor.b64  	%rd9602, %rd9600, %rd9601;
	shr.u64 	%rd9603, %rd9586, 6;
	xor.b64  	%rd9604, %rd9602, %rd9603;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9033, 63;
	shr.b64 	%rhs, %rd9033, 1;
	add.u64 	%rd9605, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9033, 56;
	shr.b64 	%rhs, %rd9033, 8;
	add.u64 	%rd9606, %lhs, %rhs;
	}
	xor.b64  	%rd9607, %rd9605, %rd9606;
	shr.u64 	%rd9608, %rd9033, 7;
	xor.b64  	%rd9609, %rd9607, %rd9608;
	add.s64 	%rd9610, %rd9609, %rd9020;
	add.s64 	%rd9611, %rd9610, %rd9521;
	add.s64 	%rd9612, %rd9611, %rd9604;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9599, 45;
	shr.b64 	%rhs, %rd9599, 19;
	add.u64 	%rd9613, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9599, 3;
	shr.b64 	%rhs, %rd9599, 61;
	add.u64 	%rd9614, %lhs, %rhs;
	}
	xor.b64  	%rd9615, %rd9613, %rd9614;
	shr.u64 	%rd9616, %rd9599, 6;
	xor.b64  	%rd9617, %rd9615, %rd9616;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9046, 63;
	shr.b64 	%rhs, %rd9046, 1;
	add.u64 	%rd9618, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9046, 56;
	shr.b64 	%rhs, %rd9046, 8;
	add.u64 	%rd9619, %lhs, %rhs;
	}
	xor.b64  	%rd9620, %rd9618, %rd9619;
	shr.u64 	%rd9621, %rd9046, 7;
	xor.b64  	%rd9622, %rd9620, %rd9621;
	add.s64 	%rd9623, %rd9622, %rd9033;
	add.s64 	%rd9624, %rd9623, %rd9534;
	add.s64 	%rd9625, %rd9624, %rd9617;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9612, 45;
	shr.b64 	%rhs, %rd9612, 19;
	add.u64 	%rd9626, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9612, 3;
	shr.b64 	%rhs, %rd9612, 61;
	add.u64 	%rd9627, %lhs, %rhs;
	}
	xor.b64  	%rd9628, %rd9626, %rd9627;
	shr.u64 	%rd9629, %rd9612, 6;
	xor.b64  	%rd9630, %rd9628, %rd9629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9059, 63;
	shr.b64 	%rhs, %rd9059, 1;
	add.u64 	%rd9631, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9059, 56;
	shr.b64 	%rhs, %rd9059, 8;
	add.u64 	%rd9632, %lhs, %rhs;
	}
	xor.b64  	%rd9633, %rd9631, %rd9632;
	shr.u64 	%rd9634, %rd9059, 7;
	xor.b64  	%rd9635, %rd9633, %rd9634;
	add.s64 	%rd9636, %rd9635, %rd9046;
	add.s64 	%rd9637, %rd9636, %rd9547;
	add.s64 	%rd9638, %rd9637, %rd9630;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9625, 45;
	shr.b64 	%rhs, %rd9625, 19;
	add.u64 	%rd9639, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9625, 3;
	shr.b64 	%rhs, %rd9625, 61;
	add.u64 	%rd9640, %lhs, %rhs;
	}
	xor.b64  	%rd9641, %rd9639, %rd9640;
	shr.u64 	%rd9642, %rd9625, 6;
	xor.b64  	%rd9643, %rd9641, %rd9642;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9072, 63;
	shr.b64 	%rhs, %rd9072, 1;
	add.u64 	%rd9644, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9072, 56;
	shr.b64 	%rhs, %rd9072, 8;
	add.u64 	%rd9645, %lhs, %rhs;
	}
	xor.b64  	%rd9646, %rd9644, %rd9645;
	shr.u64 	%rd9647, %rd9072, 7;
	xor.b64  	%rd9648, %rd9646, %rd9647;
	add.s64 	%rd9649, %rd9648, %rd9059;
	add.s64 	%rd9650, %rd9649, %rd9560;
	add.s64 	%rd9651, %rd9650, %rd9643;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9638, 45;
	shr.b64 	%rhs, %rd9638, 19;
	add.u64 	%rd9652, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9638, 3;
	shr.b64 	%rhs, %rd9638, 61;
	add.u64 	%rd9653, %lhs, %rhs;
	}
	xor.b64  	%rd9654, %rd9652, %rd9653;
	shr.u64 	%rd9655, %rd9638, 6;
	xor.b64  	%rd9656, %rd9654, %rd9655;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9085, 63;
	shr.b64 	%rhs, %rd9085, 1;
	add.u64 	%rd9657, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9085, 56;
	shr.b64 	%rhs, %rd9085, 8;
	add.u64 	%rd9658, %lhs, %rhs;
	}
	xor.b64  	%rd9659, %rd9657, %rd9658;
	shr.u64 	%rd9660, %rd9085, 7;
	xor.b64  	%rd9661, %rd9659, %rd9660;
	add.s64 	%rd9662, %rd9661, %rd9072;
	add.s64 	%rd9663, %rd9662, %rd9573;
	add.s64 	%rd9664, %rd9663, %rd9656;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9651, 45;
	shr.b64 	%rhs, %rd9651, 19;
	add.u64 	%rd9665, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9651, 3;
	shr.b64 	%rhs, %rd9651, 61;
	add.u64 	%rd9666, %lhs, %rhs;
	}
	xor.b64  	%rd9667, %rd9665, %rd9666;
	shr.u64 	%rd9668, %rd9651, 6;
	xor.b64  	%rd9669, %rd9667, %rd9668;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9482, 63;
	shr.b64 	%rhs, %rd9482, 1;
	add.u64 	%rd9670, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9482, 56;
	shr.b64 	%rhs, %rd9482, 8;
	add.u64 	%rd9671, %lhs, %rhs;
	}
	xor.b64  	%rd9672, %rd9670, %rd9671;
	shr.u64 	%rd9673, %rd9482, 7;
	xor.b64  	%rd9674, %rd9672, %rd9673;
	add.s64 	%rd9675, %rd9674, %rd9085;
	add.s64 	%rd9676, %rd9675, %rd9586;
	add.s64 	%rd9677, %rd9676, %rd9669;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9458, 50;
	shr.b64 	%rhs, %rd9458, 14;
	add.u64 	%rd9678, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9458, 46;
	shr.b64 	%rhs, %rd9458, 18;
	add.u64 	%rd9679, %lhs, %rhs;
	}
	xor.b64  	%rd9680, %rd9678, %rd9679;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9458, 23;
	shr.b64 	%rhs, %rd9458, 41;
	add.u64 	%rd9681, %lhs, %rhs;
	}
	xor.b64  	%rd9682, %rd9680, %rd9681;
	xor.b64  	%rd9683, %rd9434, %rd9410;
	and.b64  	%rd9684, %rd9458, %rd9683;
	xor.b64  	%rd9685, %rd9684, %rd9410;
	add.s64 	%rd9686, %rd9685, %rd9386;
	add.s64 	%rd9687, %rd9686, %rd9682;
	add.s64 	%rd9688, %rd9687, %rd9482;
	add.s64 	%rd9689, %rd9688, 2861767655752347644;
	add.s64 	%rd9690, %rd9689, %rd9397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9469, 36;
	shr.b64 	%rhs, %rd9469, 28;
	add.u64 	%rd9691, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9469, 30;
	shr.b64 	%rhs, %rd9469, 34;
	add.u64 	%rd9692, %lhs, %rhs;
	}
	xor.b64  	%rd9693, %rd9691, %rd9692;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9469, 25;
	shr.b64 	%rhs, %rd9469, 39;
	add.u64 	%rd9694, %lhs, %rhs;
	}
	xor.b64  	%rd9695, %rd9693, %rd9694;
	and.b64  	%rd9696, %rd9469, %rd9445;
	xor.b64  	%rd9697, %rd9469, %rd9445;
	and.b64  	%rd9698, %rd9697, %rd9421;
	or.b64  	%rd9699, %rd9698, %rd9696;
	add.s64 	%rd9700, %rd9699, %rd9695;
	add.s64 	%rd9701, %rd9700, %rd9689;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9690, 50;
	shr.b64 	%rhs, %rd9690, 14;
	add.u64 	%rd9702, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9690, 46;
	shr.b64 	%rhs, %rd9690, 18;
	add.u64 	%rd9703, %lhs, %rhs;
	}
	xor.b64  	%rd9704, %rd9702, %rd9703;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9690, 23;
	shr.b64 	%rhs, %rd9690, 41;
	add.u64 	%rd9705, %lhs, %rhs;
	}
	xor.b64  	%rd9706, %rd9704, %rd9705;
	xor.b64  	%rd9707, %rd9458, %rd9434;
	and.b64  	%rd9708, %rd9690, %rd9707;
	xor.b64  	%rd9709, %rd9708, %rd9434;
	add.s64 	%rd9710, %rd9495, %rd9410;
	add.s64 	%rd9711, %rd9710, %rd9709;
	add.s64 	%rd9712, %rd9711, %rd9706;
	add.s64 	%rd9713, %rd9712, 3322285676063803686;
	add.s64 	%rd9714, %rd9713, %rd9421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9701, 36;
	shr.b64 	%rhs, %rd9701, 28;
	add.u64 	%rd9715, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9701, 30;
	shr.b64 	%rhs, %rd9701, 34;
	add.u64 	%rd9716, %lhs, %rhs;
	}
	xor.b64  	%rd9717, %rd9715, %rd9716;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9701, 25;
	shr.b64 	%rhs, %rd9701, 39;
	add.u64 	%rd9718, %lhs, %rhs;
	}
	xor.b64  	%rd9719, %rd9717, %rd9718;
	and.b64  	%rd9720, %rd9701, %rd9469;
	xor.b64  	%rd9721, %rd9701, %rd9469;
	and.b64  	%rd9722, %rd9721, %rd9445;
	or.b64  	%rd9723, %rd9722, %rd9720;
	add.s64 	%rd9724, %rd9723, %rd9719;
	add.s64 	%rd9725, %rd9724, %rd9713;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9714, 50;
	shr.b64 	%rhs, %rd9714, 14;
	add.u64 	%rd9726, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9714, 46;
	shr.b64 	%rhs, %rd9714, 18;
	add.u64 	%rd9727, %lhs, %rhs;
	}
	xor.b64  	%rd9728, %rd9726, %rd9727;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9714, 23;
	shr.b64 	%rhs, %rd9714, 41;
	add.u64 	%rd9729, %lhs, %rhs;
	}
	xor.b64  	%rd9730, %rd9728, %rd9729;
	xor.b64  	%rd9731, %rd9690, %rd9458;
	and.b64  	%rd9732, %rd9714, %rd9731;
	xor.b64  	%rd9733, %rd9732, %rd9458;
	add.s64 	%rd9734, %rd9508, %rd9434;
	add.s64 	%rd9735, %rd9734, %rd9733;
	add.s64 	%rd9736, %rd9735, %rd9730;
	add.s64 	%rd9737, %rd9736, 5560940570517711597;
	add.s64 	%rd9738, %rd9737, %rd9445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9725, 36;
	shr.b64 	%rhs, %rd9725, 28;
	add.u64 	%rd9739, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9725, 30;
	shr.b64 	%rhs, %rd9725, 34;
	add.u64 	%rd9740, %lhs, %rhs;
	}
	xor.b64  	%rd9741, %rd9739, %rd9740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9725, 25;
	shr.b64 	%rhs, %rd9725, 39;
	add.u64 	%rd9742, %lhs, %rhs;
	}
	xor.b64  	%rd9743, %rd9741, %rd9742;
	and.b64  	%rd9744, %rd9725, %rd9701;
	xor.b64  	%rd9745, %rd9725, %rd9701;
	and.b64  	%rd9746, %rd9745, %rd9469;
	or.b64  	%rd9747, %rd9746, %rd9744;
	add.s64 	%rd9748, %rd9747, %rd9743;
	add.s64 	%rd9749, %rd9748, %rd9737;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9738, 50;
	shr.b64 	%rhs, %rd9738, 14;
	add.u64 	%rd9750, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9738, 46;
	shr.b64 	%rhs, %rd9738, 18;
	add.u64 	%rd9751, %lhs, %rhs;
	}
	xor.b64  	%rd9752, %rd9750, %rd9751;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9738, 23;
	shr.b64 	%rhs, %rd9738, 41;
	add.u64 	%rd9753, %lhs, %rhs;
	}
	xor.b64  	%rd9754, %rd9752, %rd9753;
	xor.b64  	%rd9755, %rd9714, %rd9690;
	and.b64  	%rd9756, %rd9738, %rd9755;
	xor.b64  	%rd9757, %rd9756, %rd9690;
	add.s64 	%rd9758, %rd9521, %rd9458;
	add.s64 	%rd9759, %rd9758, %rd9757;
	add.s64 	%rd9760, %rd9759, %rd9754;
	add.s64 	%rd9761, %rd9760, 5996557281743188959;
	add.s64 	%rd9762, %rd9761, %rd9469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9749, 36;
	shr.b64 	%rhs, %rd9749, 28;
	add.u64 	%rd9763, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9749, 30;
	shr.b64 	%rhs, %rd9749, 34;
	add.u64 	%rd9764, %lhs, %rhs;
	}
	xor.b64  	%rd9765, %rd9763, %rd9764;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9749, 25;
	shr.b64 	%rhs, %rd9749, 39;
	add.u64 	%rd9766, %lhs, %rhs;
	}
	xor.b64  	%rd9767, %rd9765, %rd9766;
	and.b64  	%rd9768, %rd9749, %rd9725;
	xor.b64  	%rd9769, %rd9749, %rd9725;
	and.b64  	%rd9770, %rd9769, %rd9701;
	or.b64  	%rd9771, %rd9770, %rd9768;
	add.s64 	%rd9772, %rd9771, %rd9767;
	add.s64 	%rd9773, %rd9772, %rd9761;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9762, 50;
	shr.b64 	%rhs, %rd9762, 14;
	add.u64 	%rd9774, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9762, 46;
	shr.b64 	%rhs, %rd9762, 18;
	add.u64 	%rd9775, %lhs, %rhs;
	}
	xor.b64  	%rd9776, %rd9774, %rd9775;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9762, 23;
	shr.b64 	%rhs, %rd9762, 41;
	add.u64 	%rd9777, %lhs, %rhs;
	}
	xor.b64  	%rd9778, %rd9776, %rd9777;
	xor.b64  	%rd9779, %rd9738, %rd9714;
	and.b64  	%rd9780, %rd9762, %rd9779;
	xor.b64  	%rd9781, %rd9780, %rd9714;
	add.s64 	%rd9782, %rd9534, %rd9690;
	add.s64 	%rd9783, %rd9782, %rd9781;
	add.s64 	%rd9784, %rd9783, %rd9778;
	add.s64 	%rd9785, %rd9784, 7280758554555802590;
	add.s64 	%rd9786, %rd9785, %rd9701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9773, 36;
	shr.b64 	%rhs, %rd9773, 28;
	add.u64 	%rd9787, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9773, 30;
	shr.b64 	%rhs, %rd9773, 34;
	add.u64 	%rd9788, %lhs, %rhs;
	}
	xor.b64  	%rd9789, %rd9787, %rd9788;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9773, 25;
	shr.b64 	%rhs, %rd9773, 39;
	add.u64 	%rd9790, %lhs, %rhs;
	}
	xor.b64  	%rd9791, %rd9789, %rd9790;
	and.b64  	%rd9792, %rd9773, %rd9749;
	xor.b64  	%rd9793, %rd9773, %rd9749;
	and.b64  	%rd9794, %rd9793, %rd9725;
	or.b64  	%rd9795, %rd9794, %rd9792;
	add.s64 	%rd9796, %rd9795, %rd9791;
	add.s64 	%rd9797, %rd9796, %rd9785;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9786, 50;
	shr.b64 	%rhs, %rd9786, 14;
	add.u64 	%rd9798, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9786, 46;
	shr.b64 	%rhs, %rd9786, 18;
	add.u64 	%rd9799, %lhs, %rhs;
	}
	xor.b64  	%rd9800, %rd9798, %rd9799;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9786, 23;
	shr.b64 	%rhs, %rd9786, 41;
	add.u64 	%rd9801, %lhs, %rhs;
	}
	xor.b64  	%rd9802, %rd9800, %rd9801;
	xor.b64  	%rd9803, %rd9762, %rd9738;
	and.b64  	%rd9804, %rd9786, %rd9803;
	xor.b64  	%rd9805, %rd9804, %rd9738;
	add.s64 	%rd9806, %rd9547, %rd9714;
	add.s64 	%rd9807, %rd9806, %rd9805;
	add.s64 	%rd9808, %rd9807, %rd9802;
	add.s64 	%rd9809, %rd9808, 8532644243296465576;
	add.s64 	%rd9810, %rd9809, %rd9725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9797, 36;
	shr.b64 	%rhs, %rd9797, 28;
	add.u64 	%rd9811, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9797, 30;
	shr.b64 	%rhs, %rd9797, 34;
	add.u64 	%rd9812, %lhs, %rhs;
	}
	xor.b64  	%rd9813, %rd9811, %rd9812;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9797, 25;
	shr.b64 	%rhs, %rd9797, 39;
	add.u64 	%rd9814, %lhs, %rhs;
	}
	xor.b64  	%rd9815, %rd9813, %rd9814;
	and.b64  	%rd9816, %rd9797, %rd9773;
	xor.b64  	%rd9817, %rd9797, %rd9773;
	and.b64  	%rd9818, %rd9817, %rd9749;
	or.b64  	%rd9819, %rd9818, %rd9816;
	add.s64 	%rd9820, %rd9819, %rd9815;
	add.s64 	%rd9821, %rd9820, %rd9809;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9810, 50;
	shr.b64 	%rhs, %rd9810, 14;
	add.u64 	%rd9822, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9810, 46;
	shr.b64 	%rhs, %rd9810, 18;
	add.u64 	%rd9823, %lhs, %rhs;
	}
	xor.b64  	%rd9824, %rd9822, %rd9823;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9810, 23;
	shr.b64 	%rhs, %rd9810, 41;
	add.u64 	%rd9825, %lhs, %rhs;
	}
	xor.b64  	%rd9826, %rd9824, %rd9825;
	xor.b64  	%rd9827, %rd9786, %rd9762;
	and.b64  	%rd9828, %rd9810, %rd9827;
	xor.b64  	%rd9829, %rd9828, %rd9762;
	add.s64 	%rd9830, %rd9560, %rd9738;
	add.s64 	%rd9831, %rd9830, %rd9829;
	add.s64 	%rd9832, %rd9831, %rd9826;
	add.s64 	%rd9833, %rd9832, -9096487096722542874;
	add.s64 	%rd9834, %rd9833, %rd9749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9821, 36;
	shr.b64 	%rhs, %rd9821, 28;
	add.u64 	%rd9835, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9821, 30;
	shr.b64 	%rhs, %rd9821, 34;
	add.u64 	%rd9836, %lhs, %rhs;
	}
	xor.b64  	%rd9837, %rd9835, %rd9836;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9821, 25;
	shr.b64 	%rhs, %rd9821, 39;
	add.u64 	%rd9838, %lhs, %rhs;
	}
	xor.b64  	%rd9839, %rd9837, %rd9838;
	and.b64  	%rd9840, %rd9821, %rd9797;
	xor.b64  	%rd9841, %rd9821, %rd9797;
	and.b64  	%rd9842, %rd9841, %rd9773;
	or.b64  	%rd9843, %rd9842, %rd9840;
	add.s64 	%rd9844, %rd9843, %rd9839;
	add.s64 	%rd9845, %rd9844, %rd9833;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9834, 50;
	shr.b64 	%rhs, %rd9834, 14;
	add.u64 	%rd9846, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9834, 46;
	shr.b64 	%rhs, %rd9834, 18;
	add.u64 	%rd9847, %lhs, %rhs;
	}
	xor.b64  	%rd9848, %rd9846, %rd9847;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9834, 23;
	shr.b64 	%rhs, %rd9834, 41;
	add.u64 	%rd9849, %lhs, %rhs;
	}
	xor.b64  	%rd9850, %rd9848, %rd9849;
	xor.b64  	%rd9851, %rd9810, %rd9786;
	and.b64  	%rd9852, %rd9834, %rd9851;
	xor.b64  	%rd9853, %rd9852, %rd9786;
	add.s64 	%rd9854, %rd9573, %rd9762;
	add.s64 	%rd9855, %rd9854, %rd9853;
	add.s64 	%rd9856, %rd9855, %rd9850;
	add.s64 	%rd9857, %rd9856, -7894198246740708037;
	add.s64 	%rd9858, %rd9857, %rd9773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9845, 36;
	shr.b64 	%rhs, %rd9845, 28;
	add.u64 	%rd9859, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9845, 30;
	shr.b64 	%rhs, %rd9845, 34;
	add.u64 	%rd9860, %lhs, %rhs;
	}
	xor.b64  	%rd9861, %rd9859, %rd9860;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9845, 25;
	shr.b64 	%rhs, %rd9845, 39;
	add.u64 	%rd9862, %lhs, %rhs;
	}
	xor.b64  	%rd9863, %rd9861, %rd9862;
	and.b64  	%rd9864, %rd9845, %rd9821;
	xor.b64  	%rd9865, %rd9845, %rd9821;
	and.b64  	%rd9866, %rd9865, %rd9797;
	or.b64  	%rd9867, %rd9866, %rd9864;
	add.s64 	%rd9868, %rd9867, %rd9863;
	add.s64 	%rd9869, %rd9868, %rd9857;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9858, 50;
	shr.b64 	%rhs, %rd9858, 14;
	add.u64 	%rd9870, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9858, 46;
	shr.b64 	%rhs, %rd9858, 18;
	add.u64 	%rd9871, %lhs, %rhs;
	}
	xor.b64  	%rd9872, %rd9870, %rd9871;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9858, 23;
	shr.b64 	%rhs, %rd9858, 41;
	add.u64 	%rd9873, %lhs, %rhs;
	}
	xor.b64  	%rd9874, %rd9872, %rd9873;
	xor.b64  	%rd9875, %rd9834, %rd9810;
	and.b64  	%rd9876, %rd9858, %rd9875;
	xor.b64  	%rd9877, %rd9876, %rd9810;
	add.s64 	%rd9878, %rd9586, %rd9786;
	add.s64 	%rd9879, %rd9878, %rd9877;
	add.s64 	%rd9880, %rd9879, %rd9874;
	add.s64 	%rd9881, %rd9880, -6719396339535248540;
	add.s64 	%rd9882, %rd9881, %rd9797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9869, 36;
	shr.b64 	%rhs, %rd9869, 28;
	add.u64 	%rd9883, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9869, 30;
	shr.b64 	%rhs, %rd9869, 34;
	add.u64 	%rd9884, %lhs, %rhs;
	}
	xor.b64  	%rd9885, %rd9883, %rd9884;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9869, 25;
	shr.b64 	%rhs, %rd9869, 39;
	add.u64 	%rd9886, %lhs, %rhs;
	}
	xor.b64  	%rd9887, %rd9885, %rd9886;
	and.b64  	%rd9888, %rd9869, %rd9845;
	xor.b64  	%rd9889, %rd9869, %rd9845;
	and.b64  	%rd9890, %rd9889, %rd9821;
	or.b64  	%rd9891, %rd9890, %rd9888;
	add.s64 	%rd9892, %rd9891, %rd9887;
	add.s64 	%rd9893, %rd9892, %rd9881;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9882, 50;
	shr.b64 	%rhs, %rd9882, 14;
	add.u64 	%rd9894, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9882, 46;
	shr.b64 	%rhs, %rd9882, 18;
	add.u64 	%rd9895, %lhs, %rhs;
	}
	xor.b64  	%rd9896, %rd9894, %rd9895;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9882, 23;
	shr.b64 	%rhs, %rd9882, 41;
	add.u64 	%rd9897, %lhs, %rhs;
	}
	xor.b64  	%rd9898, %rd9896, %rd9897;
	xor.b64  	%rd9899, %rd9858, %rd9834;
	and.b64  	%rd9900, %rd9882, %rd9899;
	xor.b64  	%rd9901, %rd9900, %rd9834;
	add.s64 	%rd9902, %rd9599, %rd9810;
	add.s64 	%rd9903, %rd9902, %rd9901;
	add.s64 	%rd9904, %rd9903, %rd9898;
	add.s64 	%rd9905, %rd9904, -6333637450476146687;
	add.s64 	%rd9906, %rd9905, %rd9821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9893, 36;
	shr.b64 	%rhs, %rd9893, 28;
	add.u64 	%rd9907, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9893, 30;
	shr.b64 	%rhs, %rd9893, 34;
	add.u64 	%rd9908, %lhs, %rhs;
	}
	xor.b64  	%rd9909, %rd9907, %rd9908;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9893, 25;
	shr.b64 	%rhs, %rd9893, 39;
	add.u64 	%rd9910, %lhs, %rhs;
	}
	xor.b64  	%rd9911, %rd9909, %rd9910;
	and.b64  	%rd9912, %rd9893, %rd9869;
	xor.b64  	%rd9913, %rd9893, %rd9869;
	and.b64  	%rd9914, %rd9913, %rd9845;
	or.b64  	%rd9915, %rd9914, %rd9912;
	add.s64 	%rd9916, %rd9915, %rd9911;
	add.s64 	%rd9917, %rd9916, %rd9905;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9906, 50;
	shr.b64 	%rhs, %rd9906, 14;
	add.u64 	%rd9918, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9906, 46;
	shr.b64 	%rhs, %rd9906, 18;
	add.u64 	%rd9919, %lhs, %rhs;
	}
	xor.b64  	%rd9920, %rd9918, %rd9919;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9906, 23;
	shr.b64 	%rhs, %rd9906, 41;
	add.u64 	%rd9921, %lhs, %rhs;
	}
	xor.b64  	%rd9922, %rd9920, %rd9921;
	xor.b64  	%rd9923, %rd9882, %rd9858;
	and.b64  	%rd9924, %rd9906, %rd9923;
	xor.b64  	%rd9925, %rd9924, %rd9858;
	add.s64 	%rd9926, %rd9612, %rd9834;
	add.s64 	%rd9927, %rd9926, %rd9925;
	add.s64 	%rd9928, %rd9927, %rd9922;
	add.s64 	%rd9929, %rd9928, -4446306890439682159;
	add.s64 	%rd9930, %rd9929, %rd9845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9917, 36;
	shr.b64 	%rhs, %rd9917, 28;
	add.u64 	%rd9931, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9917, 30;
	shr.b64 	%rhs, %rd9917, 34;
	add.u64 	%rd9932, %lhs, %rhs;
	}
	xor.b64  	%rd9933, %rd9931, %rd9932;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9917, 25;
	shr.b64 	%rhs, %rd9917, 39;
	add.u64 	%rd9934, %lhs, %rhs;
	}
	xor.b64  	%rd9935, %rd9933, %rd9934;
	and.b64  	%rd9936, %rd9917, %rd9893;
	xor.b64  	%rd9937, %rd9917, %rd9893;
	and.b64  	%rd9938, %rd9937, %rd9869;
	or.b64  	%rd9939, %rd9938, %rd9936;
	add.s64 	%rd9940, %rd9939, %rd9935;
	add.s64 	%rd9941, %rd9940, %rd9929;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9930, 50;
	shr.b64 	%rhs, %rd9930, 14;
	add.u64 	%rd9942, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9930, 46;
	shr.b64 	%rhs, %rd9930, 18;
	add.u64 	%rd9943, %lhs, %rhs;
	}
	xor.b64  	%rd9944, %rd9942, %rd9943;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9930, 23;
	shr.b64 	%rhs, %rd9930, 41;
	add.u64 	%rd9945, %lhs, %rhs;
	}
	xor.b64  	%rd9946, %rd9944, %rd9945;
	xor.b64  	%rd9947, %rd9906, %rd9882;
	and.b64  	%rd9948, %rd9930, %rd9947;
	xor.b64  	%rd9949, %rd9948, %rd9882;
	add.s64 	%rd9950, %rd9625, %rd9858;
	add.s64 	%rd9951, %rd9950, %rd9949;
	add.s64 	%rd9952, %rd9951, %rd9946;
	add.s64 	%rd9953, %rd9952, -4076793802049405392;
	add.s64 	%rd9954, %rd9953, %rd9869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9941, 36;
	shr.b64 	%rhs, %rd9941, 28;
	add.u64 	%rd9955, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9941, 30;
	shr.b64 	%rhs, %rd9941, 34;
	add.u64 	%rd9956, %lhs, %rhs;
	}
	xor.b64  	%rd9957, %rd9955, %rd9956;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9941, 25;
	shr.b64 	%rhs, %rd9941, 39;
	add.u64 	%rd9958, %lhs, %rhs;
	}
	xor.b64  	%rd9959, %rd9957, %rd9958;
	and.b64  	%rd9960, %rd9941, %rd9917;
	xor.b64  	%rd9961, %rd9941, %rd9917;
	and.b64  	%rd9962, %rd9961, %rd9893;
	or.b64  	%rd9963, %rd9962, %rd9960;
	add.s64 	%rd9964, %rd9963, %rd9959;
	add.s64 	%rd9965, %rd9964, %rd9953;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9954, 50;
	shr.b64 	%rhs, %rd9954, 14;
	add.u64 	%rd9966, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9954, 46;
	shr.b64 	%rhs, %rd9954, 18;
	add.u64 	%rd9967, %lhs, %rhs;
	}
	xor.b64  	%rd9968, %rd9966, %rd9967;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9954, 23;
	shr.b64 	%rhs, %rd9954, 41;
	add.u64 	%rd9969, %lhs, %rhs;
	}
	xor.b64  	%rd9970, %rd9968, %rd9969;
	xor.b64  	%rd9971, %rd9930, %rd9906;
	and.b64  	%rd9972, %rd9954, %rd9971;
	xor.b64  	%rd9973, %rd9972, %rd9906;
	add.s64 	%rd9974, %rd9638, %rd9882;
	add.s64 	%rd9975, %rd9974, %rd9973;
	add.s64 	%rd9976, %rd9975, %rd9970;
	add.s64 	%rd9977, %rd9976, -3345356375505022440;
	add.s64 	%rd9978, %rd9977, %rd9893;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9965, 36;
	shr.b64 	%rhs, %rd9965, 28;
	add.u64 	%rd9979, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9965, 30;
	shr.b64 	%rhs, %rd9965, 34;
	add.u64 	%rd9980, %lhs, %rhs;
	}
	xor.b64  	%rd9981, %rd9979, %rd9980;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9965, 25;
	shr.b64 	%rhs, %rd9965, 39;
	add.u64 	%rd9982, %lhs, %rhs;
	}
	xor.b64  	%rd9983, %rd9981, %rd9982;
	and.b64  	%rd9984, %rd9965, %rd9941;
	xor.b64  	%rd9985, %rd9965, %rd9941;
	and.b64  	%rd9986, %rd9985, %rd9917;
	or.b64  	%rd9987, %rd9986, %rd9984;
	add.s64 	%rd9988, %rd9987, %rd9983;
	add.s64 	%rd9989, %rd9988, %rd9977;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9978, 50;
	shr.b64 	%rhs, %rd9978, 14;
	add.u64 	%rd9990, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9978, 46;
	shr.b64 	%rhs, %rd9978, 18;
	add.u64 	%rd9991, %lhs, %rhs;
	}
	xor.b64  	%rd9992, %rd9990, %rd9991;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9978, 23;
	shr.b64 	%rhs, %rd9978, 41;
	add.u64 	%rd9993, %lhs, %rhs;
	}
	xor.b64  	%rd9994, %rd9992, %rd9993;
	xor.b64  	%rd9995, %rd9954, %rd9930;
	and.b64  	%rd9996, %rd9978, %rd9995;
	xor.b64  	%rd9997, %rd9996, %rd9930;
	add.s64 	%rd9998, %rd9651, %rd9906;
	add.s64 	%rd9999, %rd9998, %rd9997;
	add.s64 	%rd10000, %rd9999, %rd9994;
	add.s64 	%rd10001, %rd10000, -2983346525034927856;
	add.s64 	%rd10002, %rd10001, %rd9917;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9989, 36;
	shr.b64 	%rhs, %rd9989, 28;
	add.u64 	%rd10003, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9989, 30;
	shr.b64 	%rhs, %rd9989, 34;
	add.u64 	%rd10004, %lhs, %rhs;
	}
	xor.b64  	%rd10005, %rd10003, %rd10004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9989, 25;
	shr.b64 	%rhs, %rd9989, 39;
	add.u64 	%rd10006, %lhs, %rhs;
	}
	xor.b64  	%rd10007, %rd10005, %rd10006;
	and.b64  	%rd10008, %rd9989, %rd9965;
	xor.b64  	%rd10009, %rd9989, %rd9965;
	and.b64  	%rd10010, %rd10009, %rd9941;
	or.b64  	%rd10011, %rd10010, %rd10008;
	add.s64 	%rd10012, %rd10011, %rd10007;
	add.s64 	%rd10013, %rd10012, %rd10001;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10002, 50;
	shr.b64 	%rhs, %rd10002, 14;
	add.u64 	%rd10014, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10002, 46;
	shr.b64 	%rhs, %rd10002, 18;
	add.u64 	%rd10015, %lhs, %rhs;
	}
	xor.b64  	%rd10016, %rd10014, %rd10015;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10002, 23;
	shr.b64 	%rhs, %rd10002, 41;
	add.u64 	%rd10017, %lhs, %rhs;
	}
	xor.b64  	%rd10018, %rd10016, %rd10017;
	xor.b64  	%rd10019, %rd9978, %rd9954;
	and.b64  	%rd10020, %rd10002, %rd10019;
	xor.b64  	%rd10021, %rd10020, %rd9954;
	add.s64 	%rd10022, %rd9664, %rd9930;
	add.s64 	%rd10023, %rd10022, %rd10021;
	add.s64 	%rd10024, %rd10023, %rd10018;
	add.s64 	%rd10025, %rd10024, -860691631967231958;
	add.s64 	%rd10026, %rd10025, %rd9941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10013, 36;
	shr.b64 	%rhs, %rd10013, 28;
	add.u64 	%rd10027, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10013, 30;
	shr.b64 	%rhs, %rd10013, 34;
	add.u64 	%rd10028, %lhs, %rhs;
	}
	xor.b64  	%rd10029, %rd10027, %rd10028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10013, 25;
	shr.b64 	%rhs, %rd10013, 39;
	add.u64 	%rd10030, %lhs, %rhs;
	}
	xor.b64  	%rd10031, %rd10029, %rd10030;
	and.b64  	%rd10032, %rd10013, %rd9989;
	xor.b64  	%rd10033, %rd10013, %rd9989;
	and.b64  	%rd10034, %rd10033, %rd9965;
	or.b64  	%rd10035, %rd10034, %rd10032;
	add.s64 	%rd10036, %rd10035, %rd10031;
	add.s64 	%rd10037, %rd10036, %rd10025;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10026, 50;
	shr.b64 	%rhs, %rd10026, 14;
	add.u64 	%rd10038, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10026, 46;
	shr.b64 	%rhs, %rd10026, 18;
	add.u64 	%rd10039, %lhs, %rhs;
	}
	xor.b64  	%rd10040, %rd10038, %rd10039;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10026, 23;
	shr.b64 	%rhs, %rd10026, 41;
	add.u64 	%rd10041, %lhs, %rhs;
	}
	xor.b64  	%rd10042, %rd10040, %rd10041;
	xor.b64  	%rd10043, %rd10002, %rd9978;
	and.b64  	%rd10044, %rd10026, %rd10043;
	xor.b64  	%rd10045, %rd10044, %rd9978;
	add.s64 	%rd10046, %rd9677, %rd9954;
	add.s64 	%rd10047, %rd10046, %rd10045;
	add.s64 	%rd10048, %rd10047, %rd10042;
	add.s64 	%rd10049, %rd10048, 1182934255886127544;
	add.s64 	%rd10050, %rd10049, %rd9965;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10037, 36;
	shr.b64 	%rhs, %rd10037, 28;
	add.u64 	%rd10051, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10037, 30;
	shr.b64 	%rhs, %rd10037, 34;
	add.u64 	%rd10052, %lhs, %rhs;
	}
	xor.b64  	%rd10053, %rd10051, %rd10052;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10037, 25;
	shr.b64 	%rhs, %rd10037, 39;
	add.u64 	%rd10054, %lhs, %rhs;
	}
	xor.b64  	%rd10055, %rd10053, %rd10054;
	and.b64  	%rd10056, %rd10037, %rd10013;
	xor.b64  	%rd10057, %rd10037, %rd10013;
	and.b64  	%rd10058, %rd10057, %rd9989;
	or.b64  	%rd10059, %rd10058, %rd10056;
	add.s64 	%rd10060, %rd10059, %rd10055;
	add.s64 	%rd10061, %rd10060, %rd10049;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9664, 45;
	shr.b64 	%rhs, %rd9664, 19;
	add.u64 	%rd10062, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9664, 3;
	shr.b64 	%rhs, %rd9664, 61;
	add.u64 	%rd10063, %lhs, %rhs;
	}
	xor.b64  	%rd10064, %rd10062, %rd10063;
	shr.u64 	%rd10065, %rd9664, 6;
	xor.b64  	%rd10066, %rd10064, %rd10065;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9495, 63;
	shr.b64 	%rhs, %rd9495, 1;
	add.u64 	%rd10067, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9495, 56;
	shr.b64 	%rhs, %rd9495, 8;
	add.u64 	%rd10068, %lhs, %rhs;
	}
	xor.b64  	%rd10069, %rd10067, %rd10068;
	shr.u64 	%rd10070, %rd9495, 7;
	xor.b64  	%rd10071, %rd10069, %rd10070;
	add.s64 	%rd10072, %rd10071, %rd9482;
	add.s64 	%rd10073, %rd10072, %rd9599;
	add.s64 	%rd10074, %rd10073, %rd10066;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9677, 45;
	shr.b64 	%rhs, %rd9677, 19;
	add.u64 	%rd10075, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9677, 3;
	shr.b64 	%rhs, %rd9677, 61;
	add.u64 	%rd10076, %lhs, %rhs;
	}
	xor.b64  	%rd10077, %rd10075, %rd10076;
	shr.u64 	%rd10078, %rd9677, 6;
	xor.b64  	%rd10079, %rd10077, %rd10078;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9508, 63;
	shr.b64 	%rhs, %rd9508, 1;
	add.u64 	%rd10080, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9508, 56;
	shr.b64 	%rhs, %rd9508, 8;
	add.u64 	%rd10081, %lhs, %rhs;
	}
	xor.b64  	%rd10082, %rd10080, %rd10081;
	shr.u64 	%rd10083, %rd9508, 7;
	xor.b64  	%rd10084, %rd10082, %rd10083;
	add.s64 	%rd10085, %rd10084, %rd9495;
	add.s64 	%rd10086, %rd10085, %rd9612;
	add.s64 	%rd10087, %rd10086, %rd10079;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10074, 45;
	shr.b64 	%rhs, %rd10074, 19;
	add.u64 	%rd10088, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10074, 3;
	shr.b64 	%rhs, %rd10074, 61;
	add.u64 	%rd10089, %lhs, %rhs;
	}
	xor.b64  	%rd10090, %rd10088, %rd10089;
	shr.u64 	%rd10091, %rd10074, 6;
	xor.b64  	%rd10092, %rd10090, %rd10091;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9521, 63;
	shr.b64 	%rhs, %rd9521, 1;
	add.u64 	%rd10093, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9521, 56;
	shr.b64 	%rhs, %rd9521, 8;
	add.u64 	%rd10094, %lhs, %rhs;
	}
	xor.b64  	%rd10095, %rd10093, %rd10094;
	shr.u64 	%rd10096, %rd9521, 7;
	xor.b64  	%rd10097, %rd10095, %rd10096;
	add.s64 	%rd10098, %rd10097, %rd9508;
	add.s64 	%rd10099, %rd10098, %rd9625;
	add.s64 	%rd10100, %rd10099, %rd10092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10087, 45;
	shr.b64 	%rhs, %rd10087, 19;
	add.u64 	%rd10101, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10087, 3;
	shr.b64 	%rhs, %rd10087, 61;
	add.u64 	%rd10102, %lhs, %rhs;
	}
	xor.b64  	%rd10103, %rd10101, %rd10102;
	shr.u64 	%rd10104, %rd10087, 6;
	xor.b64  	%rd10105, %rd10103, %rd10104;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9534, 63;
	shr.b64 	%rhs, %rd9534, 1;
	add.u64 	%rd10106, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9534, 56;
	shr.b64 	%rhs, %rd9534, 8;
	add.u64 	%rd10107, %lhs, %rhs;
	}
	xor.b64  	%rd10108, %rd10106, %rd10107;
	shr.u64 	%rd10109, %rd9534, 7;
	xor.b64  	%rd10110, %rd10108, %rd10109;
	add.s64 	%rd10111, %rd10110, %rd9521;
	add.s64 	%rd10112, %rd10111, %rd9638;
	add.s64 	%rd10113, %rd10112, %rd10105;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10100, 45;
	shr.b64 	%rhs, %rd10100, 19;
	add.u64 	%rd10114, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10100, 3;
	shr.b64 	%rhs, %rd10100, 61;
	add.u64 	%rd10115, %lhs, %rhs;
	}
	xor.b64  	%rd10116, %rd10114, %rd10115;
	shr.u64 	%rd10117, %rd10100, 6;
	xor.b64  	%rd10118, %rd10116, %rd10117;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9547, 63;
	shr.b64 	%rhs, %rd9547, 1;
	add.u64 	%rd10119, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9547, 56;
	shr.b64 	%rhs, %rd9547, 8;
	add.u64 	%rd10120, %lhs, %rhs;
	}
	xor.b64  	%rd10121, %rd10119, %rd10120;
	shr.u64 	%rd10122, %rd9547, 7;
	xor.b64  	%rd10123, %rd10121, %rd10122;
	add.s64 	%rd10124, %rd10123, %rd9534;
	add.s64 	%rd10125, %rd10124, %rd9651;
	add.s64 	%rd10126, %rd10125, %rd10118;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10113, 45;
	shr.b64 	%rhs, %rd10113, 19;
	add.u64 	%rd10127, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10113, 3;
	shr.b64 	%rhs, %rd10113, 61;
	add.u64 	%rd10128, %lhs, %rhs;
	}
	xor.b64  	%rd10129, %rd10127, %rd10128;
	shr.u64 	%rd10130, %rd10113, 6;
	xor.b64  	%rd10131, %rd10129, %rd10130;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9560, 63;
	shr.b64 	%rhs, %rd9560, 1;
	add.u64 	%rd10132, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9560, 56;
	shr.b64 	%rhs, %rd9560, 8;
	add.u64 	%rd10133, %lhs, %rhs;
	}
	xor.b64  	%rd10134, %rd10132, %rd10133;
	shr.u64 	%rd10135, %rd9560, 7;
	xor.b64  	%rd10136, %rd10134, %rd10135;
	add.s64 	%rd10137, %rd10136, %rd9547;
	add.s64 	%rd10138, %rd10137, %rd9664;
	add.s64 	%rd10139, %rd10138, %rd10131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10126, 45;
	shr.b64 	%rhs, %rd10126, 19;
	add.u64 	%rd10140, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10126, 3;
	shr.b64 	%rhs, %rd10126, 61;
	add.u64 	%rd10141, %lhs, %rhs;
	}
	xor.b64  	%rd10142, %rd10140, %rd10141;
	shr.u64 	%rd10143, %rd10126, 6;
	xor.b64  	%rd10144, %rd10142, %rd10143;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9573, 63;
	shr.b64 	%rhs, %rd9573, 1;
	add.u64 	%rd10145, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9573, 56;
	shr.b64 	%rhs, %rd9573, 8;
	add.u64 	%rd10146, %lhs, %rhs;
	}
	xor.b64  	%rd10147, %rd10145, %rd10146;
	shr.u64 	%rd10148, %rd9573, 7;
	xor.b64  	%rd10149, %rd10147, %rd10148;
	add.s64 	%rd10150, %rd10149, %rd9560;
	add.s64 	%rd10151, %rd10150, %rd9677;
	add.s64 	%rd10152, %rd10151, %rd10144;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10139, 45;
	shr.b64 	%rhs, %rd10139, 19;
	add.u64 	%rd10153, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10139, 3;
	shr.b64 	%rhs, %rd10139, 61;
	add.u64 	%rd10154, %lhs, %rhs;
	}
	xor.b64  	%rd10155, %rd10153, %rd10154;
	shr.u64 	%rd10156, %rd10139, 6;
	xor.b64  	%rd10157, %rd10155, %rd10156;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9586, 63;
	shr.b64 	%rhs, %rd9586, 1;
	add.u64 	%rd10158, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9586, 56;
	shr.b64 	%rhs, %rd9586, 8;
	add.u64 	%rd10159, %lhs, %rhs;
	}
	xor.b64  	%rd10160, %rd10158, %rd10159;
	shr.u64 	%rd10161, %rd9586, 7;
	xor.b64  	%rd10162, %rd10160, %rd10161;
	add.s64 	%rd10163, %rd10162, %rd9573;
	add.s64 	%rd10164, %rd10163, %rd10074;
	add.s64 	%rd10165, %rd10164, %rd10157;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10152, 45;
	shr.b64 	%rhs, %rd10152, 19;
	add.u64 	%rd10166, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10152, 3;
	shr.b64 	%rhs, %rd10152, 61;
	add.u64 	%rd10167, %lhs, %rhs;
	}
	xor.b64  	%rd10168, %rd10166, %rd10167;
	shr.u64 	%rd10169, %rd10152, 6;
	xor.b64  	%rd10170, %rd10168, %rd10169;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9599, 63;
	shr.b64 	%rhs, %rd9599, 1;
	add.u64 	%rd10171, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9599, 56;
	shr.b64 	%rhs, %rd9599, 8;
	add.u64 	%rd10172, %lhs, %rhs;
	}
	xor.b64  	%rd10173, %rd10171, %rd10172;
	shr.u64 	%rd10174, %rd9599, 7;
	xor.b64  	%rd10175, %rd10173, %rd10174;
	add.s64 	%rd10176, %rd10175, %rd9586;
	add.s64 	%rd10177, %rd10176, %rd10087;
	add.s64 	%rd10178, %rd10177, %rd10170;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10165, 45;
	shr.b64 	%rhs, %rd10165, 19;
	add.u64 	%rd10179, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10165, 3;
	shr.b64 	%rhs, %rd10165, 61;
	add.u64 	%rd10180, %lhs, %rhs;
	}
	xor.b64  	%rd10181, %rd10179, %rd10180;
	shr.u64 	%rd10182, %rd10165, 6;
	xor.b64  	%rd10183, %rd10181, %rd10182;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9612, 63;
	shr.b64 	%rhs, %rd9612, 1;
	add.u64 	%rd10184, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9612, 56;
	shr.b64 	%rhs, %rd9612, 8;
	add.u64 	%rd10185, %lhs, %rhs;
	}
	xor.b64  	%rd10186, %rd10184, %rd10185;
	shr.u64 	%rd10187, %rd9612, 7;
	xor.b64  	%rd10188, %rd10186, %rd10187;
	add.s64 	%rd10189, %rd10188, %rd9599;
	add.s64 	%rd10190, %rd10189, %rd10100;
	add.s64 	%rd10191, %rd10190, %rd10183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10178, 45;
	shr.b64 	%rhs, %rd10178, 19;
	add.u64 	%rd10192, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10178, 3;
	shr.b64 	%rhs, %rd10178, 61;
	add.u64 	%rd10193, %lhs, %rhs;
	}
	xor.b64  	%rd10194, %rd10192, %rd10193;
	shr.u64 	%rd10195, %rd10178, 6;
	xor.b64  	%rd10196, %rd10194, %rd10195;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9625, 63;
	shr.b64 	%rhs, %rd9625, 1;
	add.u64 	%rd10197, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9625, 56;
	shr.b64 	%rhs, %rd9625, 8;
	add.u64 	%rd10198, %lhs, %rhs;
	}
	xor.b64  	%rd10199, %rd10197, %rd10198;
	shr.u64 	%rd10200, %rd9625, 7;
	xor.b64  	%rd10201, %rd10199, %rd10200;
	add.s64 	%rd10202, %rd10201, %rd9612;
	add.s64 	%rd10203, %rd10202, %rd10113;
	add.s64 	%rd10204, %rd10203, %rd10196;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10191, 45;
	shr.b64 	%rhs, %rd10191, 19;
	add.u64 	%rd10205, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10191, 3;
	shr.b64 	%rhs, %rd10191, 61;
	add.u64 	%rd10206, %lhs, %rhs;
	}
	xor.b64  	%rd10207, %rd10205, %rd10206;
	shr.u64 	%rd10208, %rd10191, 6;
	xor.b64  	%rd10209, %rd10207, %rd10208;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9638, 63;
	shr.b64 	%rhs, %rd9638, 1;
	add.u64 	%rd10210, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9638, 56;
	shr.b64 	%rhs, %rd9638, 8;
	add.u64 	%rd10211, %lhs, %rhs;
	}
	xor.b64  	%rd10212, %rd10210, %rd10211;
	shr.u64 	%rd10213, %rd9638, 7;
	xor.b64  	%rd10214, %rd10212, %rd10213;
	add.s64 	%rd10215, %rd10214, %rd9625;
	add.s64 	%rd10216, %rd10215, %rd10126;
	add.s64 	%rd10217, %rd10216, %rd10209;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10204, 45;
	shr.b64 	%rhs, %rd10204, 19;
	add.u64 	%rd10218, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10204, 3;
	shr.b64 	%rhs, %rd10204, 61;
	add.u64 	%rd10219, %lhs, %rhs;
	}
	xor.b64  	%rd10220, %rd10218, %rd10219;
	shr.u64 	%rd10221, %rd10204, 6;
	xor.b64  	%rd10222, %rd10220, %rd10221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9651, 63;
	shr.b64 	%rhs, %rd9651, 1;
	add.u64 	%rd10223, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9651, 56;
	shr.b64 	%rhs, %rd9651, 8;
	add.u64 	%rd10224, %lhs, %rhs;
	}
	xor.b64  	%rd10225, %rd10223, %rd10224;
	shr.u64 	%rd10226, %rd9651, 7;
	xor.b64  	%rd10227, %rd10225, %rd10226;
	add.s64 	%rd10228, %rd10227, %rd9638;
	add.s64 	%rd10229, %rd10228, %rd10139;
	add.s64 	%rd10230, %rd10229, %rd10222;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10217, 45;
	shr.b64 	%rhs, %rd10217, 19;
	add.u64 	%rd10231, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10217, 3;
	shr.b64 	%rhs, %rd10217, 61;
	add.u64 	%rd10232, %lhs, %rhs;
	}
	xor.b64  	%rd10233, %rd10231, %rd10232;
	shr.u64 	%rd10234, %rd10217, 6;
	xor.b64  	%rd10235, %rd10233, %rd10234;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9664, 63;
	shr.b64 	%rhs, %rd9664, 1;
	add.u64 	%rd10236, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9664, 56;
	shr.b64 	%rhs, %rd9664, 8;
	add.u64 	%rd10237, %lhs, %rhs;
	}
	xor.b64  	%rd10238, %rd10236, %rd10237;
	shr.u64 	%rd10239, %rd9664, 7;
	xor.b64  	%rd10240, %rd10238, %rd10239;
	add.s64 	%rd10241, %rd10240, %rd9651;
	add.s64 	%rd10242, %rd10241, %rd10152;
	add.s64 	%rd10243, %rd10242, %rd10235;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10230, 45;
	shr.b64 	%rhs, %rd10230, 19;
	add.u64 	%rd10244, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10230, 3;
	shr.b64 	%rhs, %rd10230, 61;
	add.u64 	%rd10245, %lhs, %rhs;
	}
	xor.b64  	%rd10246, %rd10244, %rd10245;
	shr.u64 	%rd10247, %rd10230, 6;
	xor.b64  	%rd10248, %rd10246, %rd10247;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9677, 63;
	shr.b64 	%rhs, %rd9677, 1;
	add.u64 	%rd10249, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9677, 56;
	shr.b64 	%rhs, %rd9677, 8;
	add.u64 	%rd10250, %lhs, %rhs;
	}
	xor.b64  	%rd10251, %rd10249, %rd10250;
	shr.u64 	%rd10252, %rd9677, 7;
	xor.b64  	%rd10253, %rd10251, %rd10252;
	add.s64 	%rd10254, %rd10253, %rd9664;
	add.s64 	%rd10255, %rd10254, %rd10165;
	add.s64 	%rd10256, %rd10255, %rd10248;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10243, 45;
	shr.b64 	%rhs, %rd10243, 19;
	add.u64 	%rd10257, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10243, 3;
	shr.b64 	%rhs, %rd10243, 61;
	add.u64 	%rd10258, %lhs, %rhs;
	}
	xor.b64  	%rd10259, %rd10257, %rd10258;
	shr.u64 	%rd10260, %rd10243, 6;
	xor.b64  	%rd10261, %rd10259, %rd10260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10074, 63;
	shr.b64 	%rhs, %rd10074, 1;
	add.u64 	%rd10262, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10074, 56;
	shr.b64 	%rhs, %rd10074, 8;
	add.u64 	%rd10263, %lhs, %rhs;
	}
	xor.b64  	%rd10264, %rd10262, %rd10263;
	shr.u64 	%rd10265, %rd10074, 7;
	xor.b64  	%rd10266, %rd10264, %rd10265;
	add.s64 	%rd10267, %rd10266, %rd9677;
	add.s64 	%rd10268, %rd10267, %rd10178;
	add.s64 	%rd10269, %rd10268, %rd10261;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10050, 50;
	shr.b64 	%rhs, %rd10050, 14;
	add.u64 	%rd10270, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10050, 46;
	shr.b64 	%rhs, %rd10050, 18;
	add.u64 	%rd10271, %lhs, %rhs;
	}
	xor.b64  	%rd10272, %rd10270, %rd10271;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10050, 23;
	shr.b64 	%rhs, %rd10050, 41;
	add.u64 	%rd10273, %lhs, %rhs;
	}
	xor.b64  	%rd10274, %rd10272, %rd10273;
	xor.b64  	%rd10275, %rd10026, %rd10002;
	and.b64  	%rd10276, %rd10050, %rd10275;
	xor.b64  	%rd10277, %rd10276, %rd10002;
	add.s64 	%rd10278, %rd10277, %rd9978;
	add.s64 	%rd10279, %rd10278, %rd10274;
	add.s64 	%rd10280, %rd10279, %rd10074;
	add.s64 	%rd10281, %rd10280, 1847814050463011016;
	add.s64 	%rd10282, %rd10281, %rd9989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10061, 36;
	shr.b64 	%rhs, %rd10061, 28;
	add.u64 	%rd10283, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10061, 30;
	shr.b64 	%rhs, %rd10061, 34;
	add.u64 	%rd10284, %lhs, %rhs;
	}
	xor.b64  	%rd10285, %rd10283, %rd10284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10061, 25;
	shr.b64 	%rhs, %rd10061, 39;
	add.u64 	%rd10286, %lhs, %rhs;
	}
	xor.b64  	%rd10287, %rd10285, %rd10286;
	and.b64  	%rd10288, %rd10061, %rd10037;
	xor.b64  	%rd10289, %rd10061, %rd10037;
	and.b64  	%rd10290, %rd10289, %rd10013;
	or.b64  	%rd10291, %rd10290, %rd10288;
	add.s64 	%rd10292, %rd10291, %rd10287;
	add.s64 	%rd10293, %rd10292, %rd10281;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10282, 50;
	shr.b64 	%rhs, %rd10282, 14;
	add.u64 	%rd10294, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10282, 46;
	shr.b64 	%rhs, %rd10282, 18;
	add.u64 	%rd10295, %lhs, %rhs;
	}
	xor.b64  	%rd10296, %rd10294, %rd10295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10282, 23;
	shr.b64 	%rhs, %rd10282, 41;
	add.u64 	%rd10297, %lhs, %rhs;
	}
	xor.b64  	%rd10298, %rd10296, %rd10297;
	xor.b64  	%rd10299, %rd10050, %rd10026;
	and.b64  	%rd10300, %rd10282, %rd10299;
	xor.b64  	%rd10301, %rd10300, %rd10026;
	add.s64 	%rd10302, %rd10087, %rd10002;
	add.s64 	%rd10303, %rd10302, %rd10301;
	add.s64 	%rd10304, %rd10303, %rd10298;
	add.s64 	%rd10305, %rd10304, 2177327727835720531;
	add.s64 	%rd10306, %rd10305, %rd10013;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10293, 36;
	shr.b64 	%rhs, %rd10293, 28;
	add.u64 	%rd10307, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10293, 30;
	shr.b64 	%rhs, %rd10293, 34;
	add.u64 	%rd10308, %lhs, %rhs;
	}
	xor.b64  	%rd10309, %rd10307, %rd10308;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10293, 25;
	shr.b64 	%rhs, %rd10293, 39;
	add.u64 	%rd10310, %lhs, %rhs;
	}
	xor.b64  	%rd10311, %rd10309, %rd10310;
	and.b64  	%rd10312, %rd10293, %rd10061;
	xor.b64  	%rd10313, %rd10293, %rd10061;
	and.b64  	%rd10314, %rd10313, %rd10037;
	or.b64  	%rd10315, %rd10314, %rd10312;
	add.s64 	%rd10316, %rd10315, %rd10311;
	add.s64 	%rd10317, %rd10316, %rd10305;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10306, 50;
	shr.b64 	%rhs, %rd10306, 14;
	add.u64 	%rd10318, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10306, 46;
	shr.b64 	%rhs, %rd10306, 18;
	add.u64 	%rd10319, %lhs, %rhs;
	}
	xor.b64  	%rd10320, %rd10318, %rd10319;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10306, 23;
	shr.b64 	%rhs, %rd10306, 41;
	add.u64 	%rd10321, %lhs, %rhs;
	}
	xor.b64  	%rd10322, %rd10320, %rd10321;
	xor.b64  	%rd10323, %rd10282, %rd10050;
	and.b64  	%rd10324, %rd10306, %rd10323;
	xor.b64  	%rd10325, %rd10324, %rd10050;
	add.s64 	%rd10326, %rd10100, %rd10026;
	add.s64 	%rd10327, %rd10326, %rd10325;
	add.s64 	%rd10328, %rd10327, %rd10322;
	add.s64 	%rd10329, %rd10328, 2830643537854262169;
	add.s64 	%rd10330, %rd10329, %rd10037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10317, 36;
	shr.b64 	%rhs, %rd10317, 28;
	add.u64 	%rd10331, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10317, 30;
	shr.b64 	%rhs, %rd10317, 34;
	add.u64 	%rd10332, %lhs, %rhs;
	}
	xor.b64  	%rd10333, %rd10331, %rd10332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10317, 25;
	shr.b64 	%rhs, %rd10317, 39;
	add.u64 	%rd10334, %lhs, %rhs;
	}
	xor.b64  	%rd10335, %rd10333, %rd10334;
	and.b64  	%rd10336, %rd10317, %rd10293;
	xor.b64  	%rd10337, %rd10317, %rd10293;
	and.b64  	%rd10338, %rd10337, %rd10061;
	or.b64  	%rd10339, %rd10338, %rd10336;
	add.s64 	%rd10340, %rd10339, %rd10335;
	add.s64 	%rd10341, %rd10340, %rd10329;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10330, 50;
	shr.b64 	%rhs, %rd10330, 14;
	add.u64 	%rd10342, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10330, 46;
	shr.b64 	%rhs, %rd10330, 18;
	add.u64 	%rd10343, %lhs, %rhs;
	}
	xor.b64  	%rd10344, %rd10342, %rd10343;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10330, 23;
	shr.b64 	%rhs, %rd10330, 41;
	add.u64 	%rd10345, %lhs, %rhs;
	}
	xor.b64  	%rd10346, %rd10344, %rd10345;
	xor.b64  	%rd10347, %rd10306, %rd10282;
	and.b64  	%rd10348, %rd10330, %rd10347;
	xor.b64  	%rd10349, %rd10348, %rd10282;
	add.s64 	%rd10350, %rd10113, %rd10050;
	add.s64 	%rd10351, %rd10350, %rd10349;
	add.s64 	%rd10352, %rd10351, %rd10346;
	add.s64 	%rd10353, %rd10352, 3796741975233480872;
	add.s64 	%rd10354, %rd10353, %rd10061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10341, 36;
	shr.b64 	%rhs, %rd10341, 28;
	add.u64 	%rd10355, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10341, 30;
	shr.b64 	%rhs, %rd10341, 34;
	add.u64 	%rd10356, %lhs, %rhs;
	}
	xor.b64  	%rd10357, %rd10355, %rd10356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10341, 25;
	shr.b64 	%rhs, %rd10341, 39;
	add.u64 	%rd10358, %lhs, %rhs;
	}
	xor.b64  	%rd10359, %rd10357, %rd10358;
	and.b64  	%rd10360, %rd10341, %rd10317;
	xor.b64  	%rd10361, %rd10341, %rd10317;
	and.b64  	%rd10362, %rd10361, %rd10293;
	or.b64  	%rd10363, %rd10362, %rd10360;
	add.s64 	%rd10364, %rd10363, %rd10359;
	add.s64 	%rd10365, %rd10364, %rd10353;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10354, 50;
	shr.b64 	%rhs, %rd10354, 14;
	add.u64 	%rd10366, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10354, 46;
	shr.b64 	%rhs, %rd10354, 18;
	add.u64 	%rd10367, %lhs, %rhs;
	}
	xor.b64  	%rd10368, %rd10366, %rd10367;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10354, 23;
	shr.b64 	%rhs, %rd10354, 41;
	add.u64 	%rd10369, %lhs, %rhs;
	}
	xor.b64  	%rd10370, %rd10368, %rd10369;
	xor.b64  	%rd10371, %rd10330, %rd10306;
	and.b64  	%rd10372, %rd10354, %rd10371;
	xor.b64  	%rd10373, %rd10372, %rd10306;
	add.s64 	%rd10374, %rd10126, %rd10282;
	add.s64 	%rd10375, %rd10374, %rd10373;
	add.s64 	%rd10376, %rd10375, %rd10370;
	add.s64 	%rd10377, %rd10376, 4115178125766777443;
	add.s64 	%rd10378, %rd10377, %rd10293;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10365, 36;
	shr.b64 	%rhs, %rd10365, 28;
	add.u64 	%rd10379, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10365, 30;
	shr.b64 	%rhs, %rd10365, 34;
	add.u64 	%rd10380, %lhs, %rhs;
	}
	xor.b64  	%rd10381, %rd10379, %rd10380;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10365, 25;
	shr.b64 	%rhs, %rd10365, 39;
	add.u64 	%rd10382, %lhs, %rhs;
	}
	xor.b64  	%rd10383, %rd10381, %rd10382;
	and.b64  	%rd10384, %rd10365, %rd10341;
	xor.b64  	%rd10385, %rd10365, %rd10341;
	and.b64  	%rd10386, %rd10385, %rd10317;
	or.b64  	%rd10387, %rd10386, %rd10384;
	add.s64 	%rd10388, %rd10387, %rd10383;
	add.s64 	%rd10389, %rd10388, %rd10377;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10378, 50;
	shr.b64 	%rhs, %rd10378, 14;
	add.u64 	%rd10390, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10378, 46;
	shr.b64 	%rhs, %rd10378, 18;
	add.u64 	%rd10391, %lhs, %rhs;
	}
	xor.b64  	%rd10392, %rd10390, %rd10391;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10378, 23;
	shr.b64 	%rhs, %rd10378, 41;
	add.u64 	%rd10393, %lhs, %rhs;
	}
	xor.b64  	%rd10394, %rd10392, %rd10393;
	xor.b64  	%rd10395, %rd10354, %rd10330;
	and.b64  	%rd10396, %rd10378, %rd10395;
	xor.b64  	%rd10397, %rd10396, %rd10330;
	add.s64 	%rd10398, %rd10139, %rd10306;
	add.s64 	%rd10399, %rd10398, %rd10397;
	add.s64 	%rd10400, %rd10399, %rd10394;
	add.s64 	%rd10401, %rd10400, 5681478168544905931;
	add.s64 	%rd10402, %rd10401, %rd10317;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10389, 36;
	shr.b64 	%rhs, %rd10389, 28;
	add.u64 	%rd10403, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10389, 30;
	shr.b64 	%rhs, %rd10389, 34;
	add.u64 	%rd10404, %lhs, %rhs;
	}
	xor.b64  	%rd10405, %rd10403, %rd10404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10389, 25;
	shr.b64 	%rhs, %rd10389, 39;
	add.u64 	%rd10406, %lhs, %rhs;
	}
	xor.b64  	%rd10407, %rd10405, %rd10406;
	and.b64  	%rd10408, %rd10389, %rd10365;
	xor.b64  	%rd10409, %rd10389, %rd10365;
	and.b64  	%rd10410, %rd10409, %rd10341;
	or.b64  	%rd10411, %rd10410, %rd10408;
	add.s64 	%rd10412, %rd10411, %rd10407;
	add.s64 	%rd10413, %rd10412, %rd10401;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10402, 50;
	shr.b64 	%rhs, %rd10402, 14;
	add.u64 	%rd10414, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10402, 46;
	shr.b64 	%rhs, %rd10402, 18;
	add.u64 	%rd10415, %lhs, %rhs;
	}
	xor.b64  	%rd10416, %rd10414, %rd10415;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10402, 23;
	shr.b64 	%rhs, %rd10402, 41;
	add.u64 	%rd10417, %lhs, %rhs;
	}
	xor.b64  	%rd10418, %rd10416, %rd10417;
	xor.b64  	%rd10419, %rd10378, %rd10354;
	and.b64  	%rd10420, %rd10402, %rd10419;
	xor.b64  	%rd10421, %rd10420, %rd10354;
	add.s64 	%rd10422, %rd10152, %rd10330;
	add.s64 	%rd10423, %rd10422, %rd10421;
	add.s64 	%rd10424, %rd10423, %rd10418;
	add.s64 	%rd10425, %rd10424, 6601373596472566643;
	add.s64 	%rd10426, %rd10425, %rd10341;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10413, 36;
	shr.b64 	%rhs, %rd10413, 28;
	add.u64 	%rd10427, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10413, 30;
	shr.b64 	%rhs, %rd10413, 34;
	add.u64 	%rd10428, %lhs, %rhs;
	}
	xor.b64  	%rd10429, %rd10427, %rd10428;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10413, 25;
	shr.b64 	%rhs, %rd10413, 39;
	add.u64 	%rd10430, %lhs, %rhs;
	}
	xor.b64  	%rd10431, %rd10429, %rd10430;
	and.b64  	%rd10432, %rd10413, %rd10389;
	xor.b64  	%rd10433, %rd10413, %rd10389;
	and.b64  	%rd10434, %rd10433, %rd10365;
	or.b64  	%rd10435, %rd10434, %rd10432;
	add.s64 	%rd10436, %rd10435, %rd10431;
	add.s64 	%rd10437, %rd10436, %rd10425;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10426, 50;
	shr.b64 	%rhs, %rd10426, 14;
	add.u64 	%rd10438, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10426, 46;
	shr.b64 	%rhs, %rd10426, 18;
	add.u64 	%rd10439, %lhs, %rhs;
	}
	xor.b64  	%rd10440, %rd10438, %rd10439;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10426, 23;
	shr.b64 	%rhs, %rd10426, 41;
	add.u64 	%rd10441, %lhs, %rhs;
	}
	xor.b64  	%rd10442, %rd10440, %rd10441;
	xor.b64  	%rd10443, %rd10402, %rd10378;
	and.b64  	%rd10444, %rd10426, %rd10443;
	xor.b64  	%rd10445, %rd10444, %rd10378;
	add.s64 	%rd10446, %rd10165, %rd10354;
	add.s64 	%rd10447, %rd10446, %rd10445;
	add.s64 	%rd10448, %rd10447, %rd10442;
	add.s64 	%rd10449, %rd10448, 7507060721942968483;
	add.s64 	%rd10450, %rd10449, %rd10365;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10437, 36;
	shr.b64 	%rhs, %rd10437, 28;
	add.u64 	%rd10451, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10437, 30;
	shr.b64 	%rhs, %rd10437, 34;
	add.u64 	%rd10452, %lhs, %rhs;
	}
	xor.b64  	%rd10453, %rd10451, %rd10452;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10437, 25;
	shr.b64 	%rhs, %rd10437, 39;
	add.u64 	%rd10454, %lhs, %rhs;
	}
	xor.b64  	%rd10455, %rd10453, %rd10454;
	and.b64  	%rd10456, %rd10437, %rd10413;
	xor.b64  	%rd10457, %rd10437, %rd10413;
	and.b64  	%rd10458, %rd10457, %rd10389;
	or.b64  	%rd10459, %rd10458, %rd10456;
	add.s64 	%rd10460, %rd10459, %rd10455;
	add.s64 	%rd10461, %rd10460, %rd10449;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10450, 50;
	shr.b64 	%rhs, %rd10450, 14;
	add.u64 	%rd10462, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10450, 46;
	shr.b64 	%rhs, %rd10450, 18;
	add.u64 	%rd10463, %lhs, %rhs;
	}
	xor.b64  	%rd10464, %rd10462, %rd10463;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10450, 23;
	shr.b64 	%rhs, %rd10450, 41;
	add.u64 	%rd10465, %lhs, %rhs;
	}
	xor.b64  	%rd10466, %rd10464, %rd10465;
	xor.b64  	%rd10467, %rd10426, %rd10402;
	and.b64  	%rd10468, %rd10450, %rd10467;
	xor.b64  	%rd10469, %rd10468, %rd10402;
	add.s64 	%rd10470, %rd10178, %rd10378;
	add.s64 	%rd10471, %rd10470, %rd10469;
	add.s64 	%rd10472, %rd10471, %rd10466;
	add.s64 	%rd10473, %rd10472, 8399075790359081724;
	add.s64 	%rd10474, %rd10473, %rd10389;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10461, 36;
	shr.b64 	%rhs, %rd10461, 28;
	add.u64 	%rd10475, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10461, 30;
	shr.b64 	%rhs, %rd10461, 34;
	add.u64 	%rd10476, %lhs, %rhs;
	}
	xor.b64  	%rd10477, %rd10475, %rd10476;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10461, 25;
	shr.b64 	%rhs, %rd10461, 39;
	add.u64 	%rd10478, %lhs, %rhs;
	}
	xor.b64  	%rd10479, %rd10477, %rd10478;
	and.b64  	%rd10480, %rd10461, %rd10437;
	xor.b64  	%rd10481, %rd10461, %rd10437;
	and.b64  	%rd10482, %rd10481, %rd10413;
	or.b64  	%rd10483, %rd10482, %rd10480;
	add.s64 	%rd10484, %rd10483, %rd10479;
	add.s64 	%rd10485, %rd10484, %rd10473;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10474, 50;
	shr.b64 	%rhs, %rd10474, 14;
	add.u64 	%rd10486, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10474, 46;
	shr.b64 	%rhs, %rd10474, 18;
	add.u64 	%rd10487, %lhs, %rhs;
	}
	xor.b64  	%rd10488, %rd10486, %rd10487;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10474, 23;
	shr.b64 	%rhs, %rd10474, 41;
	add.u64 	%rd10489, %lhs, %rhs;
	}
	xor.b64  	%rd10490, %rd10488, %rd10489;
	xor.b64  	%rd10491, %rd10450, %rd10426;
	and.b64  	%rd10492, %rd10474, %rd10491;
	xor.b64  	%rd10493, %rd10492, %rd10426;
	add.s64 	%rd10494, %rd10191, %rd10402;
	add.s64 	%rd10495, %rd10494, %rd10493;
	add.s64 	%rd10496, %rd10495, %rd10490;
	add.s64 	%rd10497, %rd10496, 8693463985226723168;
	add.s64 	%rd10498, %rd10497, %rd10413;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10485, 36;
	shr.b64 	%rhs, %rd10485, 28;
	add.u64 	%rd10499, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10485, 30;
	shr.b64 	%rhs, %rd10485, 34;
	add.u64 	%rd10500, %lhs, %rhs;
	}
	xor.b64  	%rd10501, %rd10499, %rd10500;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10485, 25;
	shr.b64 	%rhs, %rd10485, 39;
	add.u64 	%rd10502, %lhs, %rhs;
	}
	xor.b64  	%rd10503, %rd10501, %rd10502;
	and.b64  	%rd10504, %rd10485, %rd10461;
	xor.b64  	%rd10505, %rd10485, %rd10461;
	and.b64  	%rd10506, %rd10505, %rd10437;
	or.b64  	%rd10507, %rd10506, %rd10504;
	add.s64 	%rd10508, %rd10507, %rd10503;
	add.s64 	%rd10509, %rd10508, %rd10497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10498, 50;
	shr.b64 	%rhs, %rd10498, 14;
	add.u64 	%rd10510, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10498, 46;
	shr.b64 	%rhs, %rd10498, 18;
	add.u64 	%rd10511, %lhs, %rhs;
	}
	xor.b64  	%rd10512, %rd10510, %rd10511;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10498, 23;
	shr.b64 	%rhs, %rd10498, 41;
	add.u64 	%rd10513, %lhs, %rhs;
	}
	xor.b64  	%rd10514, %rd10512, %rd10513;
	xor.b64  	%rd10515, %rd10474, %rd10450;
	and.b64  	%rd10516, %rd10498, %rd10515;
	xor.b64  	%rd10517, %rd10516, %rd10450;
	add.s64 	%rd10518, %rd10204, %rd10426;
	add.s64 	%rd10519, %rd10518, %rd10517;
	add.s64 	%rd10520, %rd10519, %rd10514;
	add.s64 	%rd10521, %rd10520, -8878714635349349518;
	add.s64 	%rd10522, %rd10521, %rd10437;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10509, 36;
	shr.b64 	%rhs, %rd10509, 28;
	add.u64 	%rd10523, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10509, 30;
	shr.b64 	%rhs, %rd10509, 34;
	add.u64 	%rd10524, %lhs, %rhs;
	}
	xor.b64  	%rd10525, %rd10523, %rd10524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10509, 25;
	shr.b64 	%rhs, %rd10509, 39;
	add.u64 	%rd10526, %lhs, %rhs;
	}
	xor.b64  	%rd10527, %rd10525, %rd10526;
	and.b64  	%rd10528, %rd10509, %rd10485;
	xor.b64  	%rd10529, %rd10509, %rd10485;
	and.b64  	%rd10530, %rd10529, %rd10461;
	or.b64  	%rd10531, %rd10530, %rd10528;
	add.s64 	%rd10532, %rd10531, %rd10527;
	add.s64 	%rd10533, %rd10532, %rd10521;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10522, 50;
	shr.b64 	%rhs, %rd10522, 14;
	add.u64 	%rd10534, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10522, 46;
	shr.b64 	%rhs, %rd10522, 18;
	add.u64 	%rd10535, %lhs, %rhs;
	}
	xor.b64  	%rd10536, %rd10534, %rd10535;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10522, 23;
	shr.b64 	%rhs, %rd10522, 41;
	add.u64 	%rd10537, %lhs, %rhs;
	}
	xor.b64  	%rd10538, %rd10536, %rd10537;
	xor.b64  	%rd10539, %rd10498, %rd10474;
	and.b64  	%rd10540, %rd10522, %rd10539;
	xor.b64  	%rd10541, %rd10540, %rd10474;
	add.s64 	%rd10542, %rd10217, %rd10450;
	add.s64 	%rd10543, %rd10542, %rd10541;
	add.s64 	%rd10544, %rd10543, %rd10538;
	add.s64 	%rd10545, %rd10544, -8302665154208450068;
	add.s64 	%rd10546, %rd10545, %rd10461;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10533, 36;
	shr.b64 	%rhs, %rd10533, 28;
	add.u64 	%rd10547, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10533, 30;
	shr.b64 	%rhs, %rd10533, 34;
	add.u64 	%rd10548, %lhs, %rhs;
	}
	xor.b64  	%rd10549, %rd10547, %rd10548;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10533, 25;
	shr.b64 	%rhs, %rd10533, 39;
	add.u64 	%rd10550, %lhs, %rhs;
	}
	xor.b64  	%rd10551, %rd10549, %rd10550;
	and.b64  	%rd10552, %rd10533, %rd10509;
	xor.b64  	%rd10553, %rd10533, %rd10509;
	and.b64  	%rd10554, %rd10553, %rd10485;
	or.b64  	%rd10555, %rd10554, %rd10552;
	add.s64 	%rd10556, %rd10555, %rd10551;
	add.s64 	%rd10557, %rd10556, %rd10545;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10546, 50;
	shr.b64 	%rhs, %rd10546, 14;
	add.u64 	%rd10558, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10546, 46;
	shr.b64 	%rhs, %rd10546, 18;
	add.u64 	%rd10559, %lhs, %rhs;
	}
	xor.b64  	%rd10560, %rd10558, %rd10559;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10546, 23;
	shr.b64 	%rhs, %rd10546, 41;
	add.u64 	%rd10561, %lhs, %rhs;
	}
	xor.b64  	%rd10562, %rd10560, %rd10561;
	xor.b64  	%rd10563, %rd10522, %rd10498;
	and.b64  	%rd10564, %rd10546, %rd10563;
	xor.b64  	%rd10565, %rd10564, %rd10498;
	add.s64 	%rd10566, %rd10230, %rd10474;
	add.s64 	%rd10567, %rd10566, %rd10565;
	add.s64 	%rd10568, %rd10567, %rd10562;
	add.s64 	%rd10569, %rd10568, -8016688836872298968;
	add.s64 	%rd10570, %rd10569, %rd10485;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10557, 36;
	shr.b64 	%rhs, %rd10557, 28;
	add.u64 	%rd10571, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10557, 30;
	shr.b64 	%rhs, %rd10557, 34;
	add.u64 	%rd10572, %lhs, %rhs;
	}
	xor.b64  	%rd10573, %rd10571, %rd10572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10557, 25;
	shr.b64 	%rhs, %rd10557, 39;
	add.u64 	%rd10574, %lhs, %rhs;
	}
	xor.b64  	%rd10575, %rd10573, %rd10574;
	and.b64  	%rd10576, %rd10557, %rd10533;
	xor.b64  	%rd10577, %rd10557, %rd10533;
	and.b64  	%rd10578, %rd10577, %rd10509;
	or.b64  	%rd10579, %rd10578, %rd10576;
	add.s64 	%rd10580, %rd10579, %rd10575;
	add.s64 	%rd10581, %rd10580, %rd10569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10570, 50;
	shr.b64 	%rhs, %rd10570, 14;
	add.u64 	%rd10582, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10570, 46;
	shr.b64 	%rhs, %rd10570, 18;
	add.u64 	%rd10583, %lhs, %rhs;
	}
	xor.b64  	%rd10584, %rd10582, %rd10583;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10570, 23;
	shr.b64 	%rhs, %rd10570, 41;
	add.u64 	%rd10585, %lhs, %rhs;
	}
	xor.b64  	%rd10586, %rd10584, %rd10585;
	xor.b64  	%rd10587, %rd10546, %rd10522;
	and.b64  	%rd10588, %rd10570, %rd10587;
	xor.b64  	%rd10589, %rd10588, %rd10522;
	add.s64 	%rd10590, %rd10243, %rd10498;
	add.s64 	%rd10591, %rd10590, %rd10589;
	add.s64 	%rd10592, %rd10591, %rd10586;
	add.s64 	%rd10593, %rd10592, -6606660893046293015;
	add.s64 	%rd10594, %rd10593, %rd10509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10581, 36;
	shr.b64 	%rhs, %rd10581, 28;
	add.u64 	%rd10595, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10581, 30;
	shr.b64 	%rhs, %rd10581, 34;
	add.u64 	%rd10596, %lhs, %rhs;
	}
	xor.b64  	%rd10597, %rd10595, %rd10596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10581, 25;
	shr.b64 	%rhs, %rd10581, 39;
	add.u64 	%rd10598, %lhs, %rhs;
	}
	xor.b64  	%rd10599, %rd10597, %rd10598;
	and.b64  	%rd10600, %rd10581, %rd10557;
	xor.b64  	%rd10601, %rd10581, %rd10557;
	and.b64  	%rd10602, %rd10601, %rd10533;
	or.b64  	%rd10603, %rd10602, %rd10600;
	add.s64 	%rd10604, %rd10603, %rd10599;
	add.s64 	%rd10605, %rd10604, %rd10593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10594, 50;
	shr.b64 	%rhs, %rd10594, 14;
	add.u64 	%rd10606, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10594, 46;
	shr.b64 	%rhs, %rd10594, 18;
	add.u64 	%rd10607, %lhs, %rhs;
	}
	xor.b64  	%rd10608, %rd10606, %rd10607;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10594, 23;
	shr.b64 	%rhs, %rd10594, 41;
	add.u64 	%rd10609, %lhs, %rhs;
	}
	xor.b64  	%rd10610, %rd10608, %rd10609;
	xor.b64  	%rd10611, %rd10570, %rd10546;
	and.b64  	%rd10612, %rd10594, %rd10611;
	xor.b64  	%rd10613, %rd10612, %rd10546;
	add.s64 	%rd10614, %rd10256, %rd10522;
	add.s64 	%rd10615, %rd10614, %rd10613;
	add.s64 	%rd10616, %rd10615, %rd10610;
	add.s64 	%rd10617, %rd10616, -4685533653050689259;
	add.s64 	%rd10618, %rd10617, %rd10533;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10605, 36;
	shr.b64 	%rhs, %rd10605, 28;
	add.u64 	%rd10619, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10605, 30;
	shr.b64 	%rhs, %rd10605, 34;
	add.u64 	%rd10620, %lhs, %rhs;
	}
	xor.b64  	%rd10621, %rd10619, %rd10620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10605, 25;
	shr.b64 	%rhs, %rd10605, 39;
	add.u64 	%rd10622, %lhs, %rhs;
	}
	xor.b64  	%rd10623, %rd10621, %rd10622;
	and.b64  	%rd10624, %rd10605, %rd10581;
	xor.b64  	%rd10625, %rd10605, %rd10581;
	and.b64  	%rd10626, %rd10625, %rd10557;
	or.b64  	%rd10627, %rd10626, %rd10624;
	add.s64 	%rd10628, %rd10627, %rd10623;
	add.s64 	%rd10629, %rd10628, %rd10617;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10618, 50;
	shr.b64 	%rhs, %rd10618, 14;
	add.u64 	%rd10630, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10618, 46;
	shr.b64 	%rhs, %rd10618, 18;
	add.u64 	%rd10631, %lhs, %rhs;
	}
	xor.b64  	%rd10632, %rd10630, %rd10631;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10618, 23;
	shr.b64 	%rhs, %rd10618, 41;
	add.u64 	%rd10633, %lhs, %rhs;
	}
	xor.b64  	%rd10634, %rd10632, %rd10633;
	xor.b64  	%rd10635, %rd10594, %rd10570;
	and.b64  	%rd10636, %rd10618, %rd10635;
	xor.b64  	%rd10637, %rd10636, %rd10570;
	add.s64 	%rd10638, %rd10269, %rd10546;
	add.s64 	%rd10639, %rd10638, %rd10637;
	add.s64 	%rd10640, %rd10639, %rd10634;
	add.s64 	%rd10641, %rd10640, -4147400797238176981;
	add.s64 	%rd10642, %rd10641, %rd10557;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10629, 36;
	shr.b64 	%rhs, %rd10629, 28;
	add.u64 	%rd10643, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10629, 30;
	shr.b64 	%rhs, %rd10629, 34;
	add.u64 	%rd10644, %lhs, %rhs;
	}
	xor.b64  	%rd10645, %rd10643, %rd10644;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10629, 25;
	shr.b64 	%rhs, %rd10629, 39;
	add.u64 	%rd10646, %lhs, %rhs;
	}
	xor.b64  	%rd10647, %rd10645, %rd10646;
	and.b64  	%rd10648, %rd10629, %rd10605;
	xor.b64  	%rd10649, %rd10629, %rd10605;
	and.b64  	%rd10650, %rd10649, %rd10581;
	or.b64  	%rd10651, %rd10650, %rd10648;
	add.s64 	%rd10652, %rd10651, %rd10647;
	add.s64 	%rd10653, %rd10652, %rd10641;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10256, 45;
	shr.b64 	%rhs, %rd10256, 19;
	add.u64 	%rd10654, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10256, 3;
	shr.b64 	%rhs, %rd10256, 61;
	add.u64 	%rd10655, %lhs, %rhs;
	}
	xor.b64  	%rd10656, %rd10654, %rd10655;
	shr.u64 	%rd10657, %rd10256, 6;
	xor.b64  	%rd10658, %rd10656, %rd10657;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10087, 63;
	shr.b64 	%rhs, %rd10087, 1;
	add.u64 	%rd10659, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10087, 56;
	shr.b64 	%rhs, %rd10087, 8;
	add.u64 	%rd10660, %lhs, %rhs;
	}
	xor.b64  	%rd10661, %rd10659, %rd10660;
	shr.u64 	%rd10662, %rd10087, 7;
	xor.b64  	%rd10663, %rd10661, %rd10662;
	add.s64 	%rd10664, %rd10663, %rd10074;
	add.s64 	%rd10665, %rd10664, %rd10191;
	add.s64 	%rd10666, %rd10665, %rd10658;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10269, 45;
	shr.b64 	%rhs, %rd10269, 19;
	add.u64 	%rd10667, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10269, 3;
	shr.b64 	%rhs, %rd10269, 61;
	add.u64 	%rd10668, %lhs, %rhs;
	}
	xor.b64  	%rd10669, %rd10667, %rd10668;
	shr.u64 	%rd10670, %rd10269, 6;
	xor.b64  	%rd10671, %rd10669, %rd10670;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10100, 63;
	shr.b64 	%rhs, %rd10100, 1;
	add.u64 	%rd10672, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10100, 56;
	shr.b64 	%rhs, %rd10100, 8;
	add.u64 	%rd10673, %lhs, %rhs;
	}
	xor.b64  	%rd10674, %rd10672, %rd10673;
	shr.u64 	%rd10675, %rd10100, 7;
	xor.b64  	%rd10676, %rd10674, %rd10675;
	add.s64 	%rd10677, %rd10676, %rd10087;
	add.s64 	%rd10678, %rd10677, %rd10204;
	add.s64 	%rd10679, %rd10678, %rd10671;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10666, 45;
	shr.b64 	%rhs, %rd10666, 19;
	add.u64 	%rd10680, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10666, 3;
	shr.b64 	%rhs, %rd10666, 61;
	add.u64 	%rd10681, %lhs, %rhs;
	}
	xor.b64  	%rd10682, %rd10680, %rd10681;
	shr.u64 	%rd10683, %rd10666, 6;
	xor.b64  	%rd10684, %rd10682, %rd10683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10113, 63;
	shr.b64 	%rhs, %rd10113, 1;
	add.u64 	%rd10685, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10113, 56;
	shr.b64 	%rhs, %rd10113, 8;
	add.u64 	%rd10686, %lhs, %rhs;
	}
	xor.b64  	%rd10687, %rd10685, %rd10686;
	shr.u64 	%rd10688, %rd10113, 7;
	xor.b64  	%rd10689, %rd10687, %rd10688;
	add.s64 	%rd10690, %rd10689, %rd10100;
	add.s64 	%rd10691, %rd10690, %rd10217;
	add.s64 	%rd10692, %rd10691, %rd10684;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10679, 45;
	shr.b64 	%rhs, %rd10679, 19;
	add.u64 	%rd10693, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10679, 3;
	shr.b64 	%rhs, %rd10679, 61;
	add.u64 	%rd10694, %lhs, %rhs;
	}
	xor.b64  	%rd10695, %rd10693, %rd10694;
	shr.u64 	%rd10696, %rd10679, 6;
	xor.b64  	%rd10697, %rd10695, %rd10696;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10126, 63;
	shr.b64 	%rhs, %rd10126, 1;
	add.u64 	%rd10698, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10126, 56;
	shr.b64 	%rhs, %rd10126, 8;
	add.u64 	%rd10699, %lhs, %rhs;
	}
	xor.b64  	%rd10700, %rd10698, %rd10699;
	shr.u64 	%rd10701, %rd10126, 7;
	xor.b64  	%rd10702, %rd10700, %rd10701;
	add.s64 	%rd10703, %rd10702, %rd10113;
	add.s64 	%rd10704, %rd10703, %rd10230;
	add.s64 	%rd10705, %rd10704, %rd10697;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10692, 45;
	shr.b64 	%rhs, %rd10692, 19;
	add.u64 	%rd10706, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10692, 3;
	shr.b64 	%rhs, %rd10692, 61;
	add.u64 	%rd10707, %lhs, %rhs;
	}
	xor.b64  	%rd10708, %rd10706, %rd10707;
	shr.u64 	%rd10709, %rd10692, 6;
	xor.b64  	%rd10710, %rd10708, %rd10709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10139, 63;
	shr.b64 	%rhs, %rd10139, 1;
	add.u64 	%rd10711, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10139, 56;
	shr.b64 	%rhs, %rd10139, 8;
	add.u64 	%rd10712, %lhs, %rhs;
	}
	xor.b64  	%rd10713, %rd10711, %rd10712;
	shr.u64 	%rd10714, %rd10139, 7;
	xor.b64  	%rd10715, %rd10713, %rd10714;
	add.s64 	%rd10716, %rd10715, %rd10126;
	add.s64 	%rd10717, %rd10716, %rd10243;
	add.s64 	%rd10718, %rd10717, %rd10710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10705, 45;
	shr.b64 	%rhs, %rd10705, 19;
	add.u64 	%rd10719, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10705, 3;
	shr.b64 	%rhs, %rd10705, 61;
	add.u64 	%rd10720, %lhs, %rhs;
	}
	xor.b64  	%rd10721, %rd10719, %rd10720;
	shr.u64 	%rd10722, %rd10705, 6;
	xor.b64  	%rd10723, %rd10721, %rd10722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10152, 63;
	shr.b64 	%rhs, %rd10152, 1;
	add.u64 	%rd10724, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10152, 56;
	shr.b64 	%rhs, %rd10152, 8;
	add.u64 	%rd10725, %lhs, %rhs;
	}
	xor.b64  	%rd10726, %rd10724, %rd10725;
	shr.u64 	%rd10727, %rd10152, 7;
	xor.b64  	%rd10728, %rd10726, %rd10727;
	add.s64 	%rd10729, %rd10728, %rd10139;
	add.s64 	%rd10730, %rd10729, %rd10256;
	add.s64 	%rd10731, %rd10730, %rd10723;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10718, 45;
	shr.b64 	%rhs, %rd10718, 19;
	add.u64 	%rd10732, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10718, 3;
	shr.b64 	%rhs, %rd10718, 61;
	add.u64 	%rd10733, %lhs, %rhs;
	}
	xor.b64  	%rd10734, %rd10732, %rd10733;
	shr.u64 	%rd10735, %rd10718, 6;
	xor.b64  	%rd10736, %rd10734, %rd10735;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10165, 63;
	shr.b64 	%rhs, %rd10165, 1;
	add.u64 	%rd10737, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10165, 56;
	shr.b64 	%rhs, %rd10165, 8;
	add.u64 	%rd10738, %lhs, %rhs;
	}
	xor.b64  	%rd10739, %rd10737, %rd10738;
	shr.u64 	%rd10740, %rd10165, 7;
	xor.b64  	%rd10741, %rd10739, %rd10740;
	add.s64 	%rd10742, %rd10741, %rd10152;
	add.s64 	%rd10743, %rd10742, %rd10269;
	add.s64 	%rd10744, %rd10743, %rd10736;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10731, 45;
	shr.b64 	%rhs, %rd10731, 19;
	add.u64 	%rd10745, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10731, 3;
	shr.b64 	%rhs, %rd10731, 61;
	add.u64 	%rd10746, %lhs, %rhs;
	}
	xor.b64  	%rd10747, %rd10745, %rd10746;
	shr.u64 	%rd10748, %rd10731, 6;
	xor.b64  	%rd10749, %rd10747, %rd10748;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10178, 63;
	shr.b64 	%rhs, %rd10178, 1;
	add.u64 	%rd10750, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10178, 56;
	shr.b64 	%rhs, %rd10178, 8;
	add.u64 	%rd10751, %lhs, %rhs;
	}
	xor.b64  	%rd10752, %rd10750, %rd10751;
	shr.u64 	%rd10753, %rd10178, 7;
	xor.b64  	%rd10754, %rd10752, %rd10753;
	add.s64 	%rd10755, %rd10754, %rd10165;
	add.s64 	%rd10756, %rd10755, %rd10666;
	add.s64 	%rd10757, %rd10756, %rd10749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10744, 45;
	shr.b64 	%rhs, %rd10744, 19;
	add.u64 	%rd10758, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10744, 3;
	shr.b64 	%rhs, %rd10744, 61;
	add.u64 	%rd10759, %lhs, %rhs;
	}
	xor.b64  	%rd10760, %rd10758, %rd10759;
	shr.u64 	%rd10761, %rd10744, 6;
	xor.b64  	%rd10762, %rd10760, %rd10761;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10191, 63;
	shr.b64 	%rhs, %rd10191, 1;
	add.u64 	%rd10763, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10191, 56;
	shr.b64 	%rhs, %rd10191, 8;
	add.u64 	%rd10764, %lhs, %rhs;
	}
	xor.b64  	%rd10765, %rd10763, %rd10764;
	shr.u64 	%rd10766, %rd10191, 7;
	xor.b64  	%rd10767, %rd10765, %rd10766;
	add.s64 	%rd10768, %rd10767, %rd10178;
	add.s64 	%rd10769, %rd10768, %rd10679;
	add.s64 	%rd10770, %rd10769, %rd10762;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10757, 45;
	shr.b64 	%rhs, %rd10757, 19;
	add.u64 	%rd10771, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10757, 3;
	shr.b64 	%rhs, %rd10757, 61;
	add.u64 	%rd10772, %lhs, %rhs;
	}
	xor.b64  	%rd10773, %rd10771, %rd10772;
	shr.u64 	%rd10774, %rd10757, 6;
	xor.b64  	%rd10775, %rd10773, %rd10774;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10204, 63;
	shr.b64 	%rhs, %rd10204, 1;
	add.u64 	%rd10776, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10204, 56;
	shr.b64 	%rhs, %rd10204, 8;
	add.u64 	%rd10777, %lhs, %rhs;
	}
	xor.b64  	%rd10778, %rd10776, %rd10777;
	shr.u64 	%rd10779, %rd10204, 7;
	xor.b64  	%rd10780, %rd10778, %rd10779;
	add.s64 	%rd10781, %rd10780, %rd10191;
	add.s64 	%rd10782, %rd10781, %rd10692;
	add.s64 	%rd10783, %rd10782, %rd10775;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10770, 45;
	shr.b64 	%rhs, %rd10770, 19;
	add.u64 	%rd10784, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10770, 3;
	shr.b64 	%rhs, %rd10770, 61;
	add.u64 	%rd10785, %lhs, %rhs;
	}
	xor.b64  	%rd10786, %rd10784, %rd10785;
	shr.u64 	%rd10787, %rd10770, 6;
	xor.b64  	%rd10788, %rd10786, %rd10787;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10217, 63;
	shr.b64 	%rhs, %rd10217, 1;
	add.u64 	%rd10789, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10217, 56;
	shr.b64 	%rhs, %rd10217, 8;
	add.u64 	%rd10790, %lhs, %rhs;
	}
	xor.b64  	%rd10791, %rd10789, %rd10790;
	shr.u64 	%rd10792, %rd10217, 7;
	xor.b64  	%rd10793, %rd10791, %rd10792;
	add.s64 	%rd10794, %rd10793, %rd10204;
	add.s64 	%rd10795, %rd10794, %rd10705;
	add.s64 	%rd10796, %rd10795, %rd10788;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10783, 45;
	shr.b64 	%rhs, %rd10783, 19;
	add.u64 	%rd10797, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10783, 3;
	shr.b64 	%rhs, %rd10783, 61;
	add.u64 	%rd10798, %lhs, %rhs;
	}
	xor.b64  	%rd10799, %rd10797, %rd10798;
	shr.u64 	%rd10800, %rd10783, 6;
	xor.b64  	%rd10801, %rd10799, %rd10800;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10230, 63;
	shr.b64 	%rhs, %rd10230, 1;
	add.u64 	%rd10802, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10230, 56;
	shr.b64 	%rhs, %rd10230, 8;
	add.u64 	%rd10803, %lhs, %rhs;
	}
	xor.b64  	%rd10804, %rd10802, %rd10803;
	shr.u64 	%rd10805, %rd10230, 7;
	xor.b64  	%rd10806, %rd10804, %rd10805;
	add.s64 	%rd10807, %rd10806, %rd10217;
	add.s64 	%rd10808, %rd10807, %rd10718;
	add.s64 	%rd10809, %rd10808, %rd10801;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10796, 45;
	shr.b64 	%rhs, %rd10796, 19;
	add.u64 	%rd10810, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10796, 3;
	shr.b64 	%rhs, %rd10796, 61;
	add.u64 	%rd10811, %lhs, %rhs;
	}
	xor.b64  	%rd10812, %rd10810, %rd10811;
	shr.u64 	%rd10813, %rd10796, 6;
	xor.b64  	%rd10814, %rd10812, %rd10813;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10243, 63;
	shr.b64 	%rhs, %rd10243, 1;
	add.u64 	%rd10815, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10243, 56;
	shr.b64 	%rhs, %rd10243, 8;
	add.u64 	%rd10816, %lhs, %rhs;
	}
	xor.b64  	%rd10817, %rd10815, %rd10816;
	shr.u64 	%rd10818, %rd10243, 7;
	xor.b64  	%rd10819, %rd10817, %rd10818;
	add.s64 	%rd10820, %rd10819, %rd10230;
	add.s64 	%rd10821, %rd10820, %rd10731;
	add.s64 	%rd10822, %rd10821, %rd10814;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10809, 45;
	shr.b64 	%rhs, %rd10809, 19;
	add.u64 	%rd10823, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10809, 3;
	shr.b64 	%rhs, %rd10809, 61;
	add.u64 	%rd10824, %lhs, %rhs;
	}
	xor.b64  	%rd10825, %rd10823, %rd10824;
	shr.u64 	%rd10826, %rd10809, 6;
	xor.b64  	%rd10827, %rd10825, %rd10826;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10256, 63;
	shr.b64 	%rhs, %rd10256, 1;
	add.u64 	%rd10828, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10256, 56;
	shr.b64 	%rhs, %rd10256, 8;
	add.u64 	%rd10829, %lhs, %rhs;
	}
	xor.b64  	%rd10830, %rd10828, %rd10829;
	shr.u64 	%rd10831, %rd10256, 7;
	xor.b64  	%rd10832, %rd10830, %rd10831;
	add.s64 	%rd10833, %rd10832, %rd10243;
	add.s64 	%rd10834, %rd10833, %rd10744;
	add.s64 	%rd10835, %rd10834, %rd10827;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10822, 45;
	shr.b64 	%rhs, %rd10822, 19;
	add.u64 	%rd10836, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10822, 3;
	shr.b64 	%rhs, %rd10822, 61;
	add.u64 	%rd10837, %lhs, %rhs;
	}
	xor.b64  	%rd10838, %rd10836, %rd10837;
	shr.u64 	%rd10839, %rd10822, 6;
	xor.b64  	%rd10840, %rd10838, %rd10839;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10269, 63;
	shr.b64 	%rhs, %rd10269, 1;
	add.u64 	%rd10841, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10269, 56;
	shr.b64 	%rhs, %rd10269, 8;
	add.u64 	%rd10842, %lhs, %rhs;
	}
	xor.b64  	%rd10843, %rd10841, %rd10842;
	shr.u64 	%rd10844, %rd10269, 7;
	xor.b64  	%rd10845, %rd10843, %rd10844;
	add.s64 	%rd10846, %rd10845, %rd10256;
	add.s64 	%rd10847, %rd10846, %rd10757;
	add.s64 	%rd10848, %rd10847, %rd10840;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10835, 45;
	shr.b64 	%rhs, %rd10835, 19;
	add.u64 	%rd10849, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10835, 3;
	shr.b64 	%rhs, %rd10835, 61;
	add.u64 	%rd10850, %lhs, %rhs;
	}
	xor.b64  	%rd10851, %rd10849, %rd10850;
	shr.u64 	%rd10852, %rd10835, 6;
	xor.b64  	%rd10853, %rd10851, %rd10852;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10666, 63;
	shr.b64 	%rhs, %rd10666, 1;
	add.u64 	%rd10854, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10666, 56;
	shr.b64 	%rhs, %rd10666, 8;
	add.u64 	%rd10855, %lhs, %rhs;
	}
	xor.b64  	%rd10856, %rd10854, %rd10855;
	shr.u64 	%rd10857, %rd10666, 7;
	xor.b64  	%rd10858, %rd10856, %rd10857;
	add.s64 	%rd10859, %rd10858, %rd10269;
	add.s64 	%rd10860, %rd10859, %rd10770;
	add.s64 	%rd10861, %rd10860, %rd10853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10642, 50;
	shr.b64 	%rhs, %rd10642, 14;
	add.u64 	%rd10862, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10642, 46;
	shr.b64 	%rhs, %rd10642, 18;
	add.u64 	%rd10863, %lhs, %rhs;
	}
	xor.b64  	%rd10864, %rd10862, %rd10863;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10642, 23;
	shr.b64 	%rhs, %rd10642, 41;
	add.u64 	%rd10865, %lhs, %rhs;
	}
	xor.b64  	%rd10866, %rd10864, %rd10865;
	xor.b64  	%rd10867, %rd10618, %rd10594;
	and.b64  	%rd10868, %rd10642, %rd10867;
	xor.b64  	%rd10869, %rd10868, %rd10594;
	add.s64 	%rd10870, %rd10869, %rd10570;
	add.s64 	%rd10871, %rd10870, %rd10866;
	add.s64 	%rd10872, %rd10871, %rd10666;
	add.s64 	%rd10873, %rd10872, -3880063495543823972;
	add.s64 	%rd10874, %rd10873, %rd10581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10653, 36;
	shr.b64 	%rhs, %rd10653, 28;
	add.u64 	%rd10875, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10653, 30;
	shr.b64 	%rhs, %rd10653, 34;
	add.u64 	%rd10876, %lhs, %rhs;
	}
	xor.b64  	%rd10877, %rd10875, %rd10876;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10653, 25;
	shr.b64 	%rhs, %rd10653, 39;
	add.u64 	%rd10878, %lhs, %rhs;
	}
	xor.b64  	%rd10879, %rd10877, %rd10878;
	and.b64  	%rd10880, %rd10653, %rd10629;
	xor.b64  	%rd10881, %rd10653, %rd10629;
	and.b64  	%rd10882, %rd10881, %rd10605;
	or.b64  	%rd10883, %rd10882, %rd10880;
	add.s64 	%rd10884, %rd10883, %rd10879;
	add.s64 	%rd10885, %rd10884, %rd10873;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10874, 50;
	shr.b64 	%rhs, %rd10874, 14;
	add.u64 	%rd10886, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10874, 46;
	shr.b64 	%rhs, %rd10874, 18;
	add.u64 	%rd10887, %lhs, %rhs;
	}
	xor.b64  	%rd10888, %rd10886, %rd10887;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10874, 23;
	shr.b64 	%rhs, %rd10874, 41;
	add.u64 	%rd10889, %lhs, %rhs;
	}
	xor.b64  	%rd10890, %rd10888, %rd10889;
	xor.b64  	%rd10891, %rd10642, %rd10618;
	and.b64  	%rd10892, %rd10874, %rd10891;
	xor.b64  	%rd10893, %rd10892, %rd10618;
	add.s64 	%rd10894, %rd10679, %rd10594;
	add.s64 	%rd10895, %rd10894, %rd10893;
	add.s64 	%rd10896, %rd10895, %rd10890;
	add.s64 	%rd10897, %rd10896, -3348786107499101689;
	add.s64 	%rd10898, %rd10897, %rd10605;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10885, 36;
	shr.b64 	%rhs, %rd10885, 28;
	add.u64 	%rd10899, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10885, 30;
	shr.b64 	%rhs, %rd10885, 34;
	add.u64 	%rd10900, %lhs, %rhs;
	}
	xor.b64  	%rd10901, %rd10899, %rd10900;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10885, 25;
	shr.b64 	%rhs, %rd10885, 39;
	add.u64 	%rd10902, %lhs, %rhs;
	}
	xor.b64  	%rd10903, %rd10901, %rd10902;
	and.b64  	%rd10904, %rd10885, %rd10653;
	xor.b64  	%rd10905, %rd10885, %rd10653;
	and.b64  	%rd10906, %rd10905, %rd10629;
	or.b64  	%rd10907, %rd10906, %rd10904;
	add.s64 	%rd10908, %rd10907, %rd10903;
	add.s64 	%rd10909, %rd10908, %rd10897;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10898, 50;
	shr.b64 	%rhs, %rd10898, 14;
	add.u64 	%rd10910, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10898, 46;
	shr.b64 	%rhs, %rd10898, 18;
	add.u64 	%rd10911, %lhs, %rhs;
	}
	xor.b64  	%rd10912, %rd10910, %rd10911;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10898, 23;
	shr.b64 	%rhs, %rd10898, 41;
	add.u64 	%rd10913, %lhs, %rhs;
	}
	xor.b64  	%rd10914, %rd10912, %rd10913;
	xor.b64  	%rd10915, %rd10874, %rd10642;
	and.b64  	%rd10916, %rd10898, %rd10915;
	xor.b64  	%rd10917, %rd10916, %rd10642;
	add.s64 	%rd10918, %rd10692, %rd10618;
	add.s64 	%rd10919, %rd10918, %rd10917;
	add.s64 	%rd10920, %rd10919, %rd10914;
	add.s64 	%rd10921, %rd10920, -1523767162380948706;
	add.s64 	%rd10922, %rd10921, %rd10629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10909, 36;
	shr.b64 	%rhs, %rd10909, 28;
	add.u64 	%rd10923, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10909, 30;
	shr.b64 	%rhs, %rd10909, 34;
	add.u64 	%rd10924, %lhs, %rhs;
	}
	xor.b64  	%rd10925, %rd10923, %rd10924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10909, 25;
	shr.b64 	%rhs, %rd10909, 39;
	add.u64 	%rd10926, %lhs, %rhs;
	}
	xor.b64  	%rd10927, %rd10925, %rd10926;
	and.b64  	%rd10928, %rd10909, %rd10885;
	xor.b64  	%rd10929, %rd10909, %rd10885;
	and.b64  	%rd10930, %rd10929, %rd10653;
	or.b64  	%rd10931, %rd10930, %rd10928;
	add.s64 	%rd10932, %rd10931, %rd10927;
	add.s64 	%rd10933, %rd10932, %rd10921;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10922, 50;
	shr.b64 	%rhs, %rd10922, 14;
	add.u64 	%rd10934, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10922, 46;
	shr.b64 	%rhs, %rd10922, 18;
	add.u64 	%rd10935, %lhs, %rhs;
	}
	xor.b64  	%rd10936, %rd10934, %rd10935;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10922, 23;
	shr.b64 	%rhs, %rd10922, 41;
	add.u64 	%rd10937, %lhs, %rhs;
	}
	xor.b64  	%rd10938, %rd10936, %rd10937;
	xor.b64  	%rd10939, %rd10898, %rd10874;
	and.b64  	%rd10940, %rd10922, %rd10939;
	xor.b64  	%rd10941, %rd10940, %rd10874;
	add.s64 	%rd10942, %rd10705, %rd10642;
	add.s64 	%rd10943, %rd10942, %rd10941;
	add.s64 	%rd10944, %rd10943, %rd10938;
	add.s64 	%rd10945, %rd10944, -757361751448694408;
	add.s64 	%rd10946, %rd10945, %rd10653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10933, 36;
	shr.b64 	%rhs, %rd10933, 28;
	add.u64 	%rd10947, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10933, 30;
	shr.b64 	%rhs, %rd10933, 34;
	add.u64 	%rd10948, %lhs, %rhs;
	}
	xor.b64  	%rd10949, %rd10947, %rd10948;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10933, 25;
	shr.b64 	%rhs, %rd10933, 39;
	add.u64 	%rd10950, %lhs, %rhs;
	}
	xor.b64  	%rd10951, %rd10949, %rd10950;
	and.b64  	%rd10952, %rd10933, %rd10909;
	xor.b64  	%rd10953, %rd10933, %rd10909;
	and.b64  	%rd10954, %rd10953, %rd10885;
	or.b64  	%rd10955, %rd10954, %rd10952;
	add.s64 	%rd10956, %rd10955, %rd10951;
	add.s64 	%rd10957, %rd10956, %rd10945;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10946, 50;
	shr.b64 	%rhs, %rd10946, 14;
	add.u64 	%rd10958, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10946, 46;
	shr.b64 	%rhs, %rd10946, 18;
	add.u64 	%rd10959, %lhs, %rhs;
	}
	xor.b64  	%rd10960, %rd10958, %rd10959;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10946, 23;
	shr.b64 	%rhs, %rd10946, 41;
	add.u64 	%rd10961, %lhs, %rhs;
	}
	xor.b64  	%rd10962, %rd10960, %rd10961;
	xor.b64  	%rd10963, %rd10922, %rd10898;
	and.b64  	%rd10964, %rd10946, %rd10963;
	xor.b64  	%rd10965, %rd10964, %rd10898;
	add.s64 	%rd10966, %rd10718, %rd10874;
	add.s64 	%rd10967, %rd10966, %rd10965;
	add.s64 	%rd10968, %rd10967, %rd10962;
	add.s64 	%rd10969, %rd10968, 500013540394364858;
	add.s64 	%rd10970, %rd10969, %rd10885;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10957, 36;
	shr.b64 	%rhs, %rd10957, 28;
	add.u64 	%rd10971, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10957, 30;
	shr.b64 	%rhs, %rd10957, 34;
	add.u64 	%rd10972, %lhs, %rhs;
	}
	xor.b64  	%rd10973, %rd10971, %rd10972;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10957, 25;
	shr.b64 	%rhs, %rd10957, 39;
	add.u64 	%rd10974, %lhs, %rhs;
	}
	xor.b64  	%rd10975, %rd10973, %rd10974;
	and.b64  	%rd10976, %rd10957, %rd10933;
	xor.b64  	%rd10977, %rd10957, %rd10933;
	and.b64  	%rd10978, %rd10977, %rd10909;
	or.b64  	%rd10979, %rd10978, %rd10976;
	add.s64 	%rd10980, %rd10979, %rd10975;
	add.s64 	%rd10981, %rd10980, %rd10969;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10970, 50;
	shr.b64 	%rhs, %rd10970, 14;
	add.u64 	%rd10982, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10970, 46;
	shr.b64 	%rhs, %rd10970, 18;
	add.u64 	%rd10983, %lhs, %rhs;
	}
	xor.b64  	%rd10984, %rd10982, %rd10983;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10970, 23;
	shr.b64 	%rhs, %rd10970, 41;
	add.u64 	%rd10985, %lhs, %rhs;
	}
	xor.b64  	%rd10986, %rd10984, %rd10985;
	xor.b64  	%rd10987, %rd10946, %rd10922;
	and.b64  	%rd10988, %rd10970, %rd10987;
	xor.b64  	%rd10989, %rd10988, %rd10922;
	add.s64 	%rd10990, %rd10731, %rd10898;
	add.s64 	%rd10991, %rd10990, %rd10989;
	add.s64 	%rd10992, %rd10991, %rd10986;
	add.s64 	%rd10993, %rd10992, 748580250866718886;
	add.s64 	%rd10994, %rd10993, %rd10909;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10981, 36;
	shr.b64 	%rhs, %rd10981, 28;
	add.u64 	%rd10995, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10981, 30;
	shr.b64 	%rhs, %rd10981, 34;
	add.u64 	%rd10996, %lhs, %rhs;
	}
	xor.b64  	%rd10997, %rd10995, %rd10996;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10981, 25;
	shr.b64 	%rhs, %rd10981, 39;
	add.u64 	%rd10998, %lhs, %rhs;
	}
	xor.b64  	%rd10999, %rd10997, %rd10998;
	and.b64  	%rd11000, %rd10981, %rd10957;
	xor.b64  	%rd11001, %rd10981, %rd10957;
	and.b64  	%rd11002, %rd11001, %rd10933;
	or.b64  	%rd11003, %rd11002, %rd11000;
	add.s64 	%rd11004, %rd11003, %rd10999;
	add.s64 	%rd11005, %rd11004, %rd10993;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10994, 50;
	shr.b64 	%rhs, %rd10994, 14;
	add.u64 	%rd11006, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10994, 46;
	shr.b64 	%rhs, %rd10994, 18;
	add.u64 	%rd11007, %lhs, %rhs;
	}
	xor.b64  	%rd11008, %rd11006, %rd11007;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10994, 23;
	shr.b64 	%rhs, %rd10994, 41;
	add.u64 	%rd11009, %lhs, %rhs;
	}
	xor.b64  	%rd11010, %rd11008, %rd11009;
	xor.b64  	%rd11011, %rd10970, %rd10946;
	and.b64  	%rd11012, %rd10994, %rd11011;
	xor.b64  	%rd11013, %rd11012, %rd10946;
	add.s64 	%rd11014, %rd10744, %rd10922;
	add.s64 	%rd11015, %rd11014, %rd11013;
	add.s64 	%rd11016, %rd11015, %rd11010;
	add.s64 	%rd11017, %rd11016, 1242879168328830382;
	add.s64 	%rd11018, %rd11017, %rd10933;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11005, 36;
	shr.b64 	%rhs, %rd11005, 28;
	add.u64 	%rd11019, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11005, 30;
	shr.b64 	%rhs, %rd11005, 34;
	add.u64 	%rd11020, %lhs, %rhs;
	}
	xor.b64  	%rd11021, %rd11019, %rd11020;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11005, 25;
	shr.b64 	%rhs, %rd11005, 39;
	add.u64 	%rd11022, %lhs, %rhs;
	}
	xor.b64  	%rd11023, %rd11021, %rd11022;
	and.b64  	%rd11024, %rd11005, %rd10981;
	xor.b64  	%rd11025, %rd11005, %rd10981;
	and.b64  	%rd11026, %rd11025, %rd10957;
	or.b64  	%rd11027, %rd11026, %rd11024;
	add.s64 	%rd11028, %rd11027, %rd11023;
	add.s64 	%rd11029, %rd11028, %rd11017;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11018, 50;
	shr.b64 	%rhs, %rd11018, 14;
	add.u64 	%rd11030, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11018, 46;
	shr.b64 	%rhs, %rd11018, 18;
	add.u64 	%rd11031, %lhs, %rhs;
	}
	xor.b64  	%rd11032, %rd11030, %rd11031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11018, 23;
	shr.b64 	%rhs, %rd11018, 41;
	add.u64 	%rd11033, %lhs, %rhs;
	}
	xor.b64  	%rd11034, %rd11032, %rd11033;
	xor.b64  	%rd11035, %rd10994, %rd10970;
	and.b64  	%rd11036, %rd11018, %rd11035;
	xor.b64  	%rd11037, %rd11036, %rd10970;
	add.s64 	%rd11038, %rd10757, %rd10946;
	add.s64 	%rd11039, %rd11038, %rd11037;
	add.s64 	%rd11040, %rd11039, %rd11034;
	add.s64 	%rd11041, %rd11040, 1977374033974150939;
	add.s64 	%rd11042, %rd11041, %rd10957;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11029, 36;
	shr.b64 	%rhs, %rd11029, 28;
	add.u64 	%rd11043, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11029, 30;
	shr.b64 	%rhs, %rd11029, 34;
	add.u64 	%rd11044, %lhs, %rhs;
	}
	xor.b64  	%rd11045, %rd11043, %rd11044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11029, 25;
	shr.b64 	%rhs, %rd11029, 39;
	add.u64 	%rd11046, %lhs, %rhs;
	}
	xor.b64  	%rd11047, %rd11045, %rd11046;
	and.b64  	%rd11048, %rd11029, %rd11005;
	xor.b64  	%rd11049, %rd11029, %rd11005;
	and.b64  	%rd11050, %rd11049, %rd10981;
	or.b64  	%rd11051, %rd11050, %rd11048;
	add.s64 	%rd11052, %rd11051, %rd11047;
	add.s64 	%rd11053, %rd11052, %rd11041;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11042, 50;
	shr.b64 	%rhs, %rd11042, 14;
	add.u64 	%rd11054, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11042, 46;
	shr.b64 	%rhs, %rd11042, 18;
	add.u64 	%rd11055, %lhs, %rhs;
	}
	xor.b64  	%rd11056, %rd11054, %rd11055;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11042, 23;
	shr.b64 	%rhs, %rd11042, 41;
	add.u64 	%rd11057, %lhs, %rhs;
	}
	xor.b64  	%rd11058, %rd11056, %rd11057;
	xor.b64  	%rd11059, %rd11018, %rd10994;
	and.b64  	%rd11060, %rd11042, %rd11059;
	xor.b64  	%rd11061, %rd11060, %rd10994;
	add.s64 	%rd11062, %rd10770, %rd10970;
	add.s64 	%rd11063, %rd11062, %rd11061;
	add.s64 	%rd11064, %rd11063, %rd11058;
	add.s64 	%rd11065, %rd11064, 2944078676154940804;
	add.s64 	%rd11066, %rd11065, %rd10981;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11053, 36;
	shr.b64 	%rhs, %rd11053, 28;
	add.u64 	%rd11067, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11053, 30;
	shr.b64 	%rhs, %rd11053, 34;
	add.u64 	%rd11068, %lhs, %rhs;
	}
	xor.b64  	%rd11069, %rd11067, %rd11068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11053, 25;
	shr.b64 	%rhs, %rd11053, 39;
	add.u64 	%rd11070, %lhs, %rhs;
	}
	xor.b64  	%rd11071, %rd11069, %rd11070;
	and.b64  	%rd11072, %rd11053, %rd11029;
	xor.b64  	%rd11073, %rd11053, %rd11029;
	and.b64  	%rd11074, %rd11073, %rd11005;
	or.b64  	%rd11075, %rd11074, %rd11072;
	add.s64 	%rd11076, %rd11075, %rd11071;
	add.s64 	%rd11077, %rd11076, %rd11065;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11066, 50;
	shr.b64 	%rhs, %rd11066, 14;
	add.u64 	%rd11078, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11066, 46;
	shr.b64 	%rhs, %rd11066, 18;
	add.u64 	%rd11079, %lhs, %rhs;
	}
	xor.b64  	%rd11080, %rd11078, %rd11079;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11066, 23;
	shr.b64 	%rhs, %rd11066, 41;
	add.u64 	%rd11081, %lhs, %rhs;
	}
	xor.b64  	%rd11082, %rd11080, %rd11081;
	xor.b64  	%rd11083, %rd11042, %rd11018;
	and.b64  	%rd11084, %rd11066, %rd11083;
	xor.b64  	%rd11085, %rd11084, %rd11018;
	add.s64 	%rd11086, %rd10783, %rd10994;
	add.s64 	%rd11087, %rd11086, %rd11085;
	add.s64 	%rd11088, %rd11087, %rd11082;
	add.s64 	%rd11089, %rd11088, 3659926193048069267;
	add.s64 	%rd11090, %rd11089, %rd11005;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11077, 36;
	shr.b64 	%rhs, %rd11077, 28;
	add.u64 	%rd11091, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11077, 30;
	shr.b64 	%rhs, %rd11077, 34;
	add.u64 	%rd11092, %lhs, %rhs;
	}
	xor.b64  	%rd11093, %rd11091, %rd11092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11077, 25;
	shr.b64 	%rhs, %rd11077, 39;
	add.u64 	%rd11094, %lhs, %rhs;
	}
	xor.b64  	%rd11095, %rd11093, %rd11094;
	and.b64  	%rd11096, %rd11077, %rd11053;
	xor.b64  	%rd11097, %rd11077, %rd11053;
	and.b64  	%rd11098, %rd11097, %rd11029;
	or.b64  	%rd11099, %rd11098, %rd11096;
	add.s64 	%rd11100, %rd11099, %rd11095;
	add.s64 	%rd11101, %rd11100, %rd11089;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11090, 50;
	shr.b64 	%rhs, %rd11090, 14;
	add.u64 	%rd11102, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11090, 46;
	shr.b64 	%rhs, %rd11090, 18;
	add.u64 	%rd11103, %lhs, %rhs;
	}
	xor.b64  	%rd11104, %rd11102, %rd11103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11090, 23;
	shr.b64 	%rhs, %rd11090, 41;
	add.u64 	%rd11105, %lhs, %rhs;
	}
	xor.b64  	%rd11106, %rd11104, %rd11105;
	xor.b64  	%rd11107, %rd11066, %rd11042;
	and.b64  	%rd11108, %rd11090, %rd11107;
	xor.b64  	%rd11109, %rd11108, %rd11042;
	add.s64 	%rd11110, %rd10796, %rd11018;
	add.s64 	%rd11111, %rd11110, %rd11109;
	add.s64 	%rd11112, %rd11111, %rd11106;
	add.s64 	%rd11113, %rd11112, 4368137639120453308;
	add.s64 	%rd11114, %rd11113, %rd11029;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11101, 36;
	shr.b64 	%rhs, %rd11101, 28;
	add.u64 	%rd11115, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11101, 30;
	shr.b64 	%rhs, %rd11101, 34;
	add.u64 	%rd11116, %lhs, %rhs;
	}
	xor.b64  	%rd11117, %rd11115, %rd11116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11101, 25;
	shr.b64 	%rhs, %rd11101, 39;
	add.u64 	%rd11118, %lhs, %rhs;
	}
	xor.b64  	%rd11119, %rd11117, %rd11118;
	and.b64  	%rd11120, %rd11101, %rd11077;
	xor.b64  	%rd11121, %rd11101, %rd11077;
	and.b64  	%rd11122, %rd11121, %rd11053;
	or.b64  	%rd11123, %rd11122, %rd11120;
	add.s64 	%rd11124, %rd11123, %rd11119;
	add.s64 	%rd11125, %rd11124, %rd11113;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11114, 50;
	shr.b64 	%rhs, %rd11114, 14;
	add.u64 	%rd11126, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11114, 46;
	shr.b64 	%rhs, %rd11114, 18;
	add.u64 	%rd11127, %lhs, %rhs;
	}
	xor.b64  	%rd11128, %rd11126, %rd11127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11114, 23;
	shr.b64 	%rhs, %rd11114, 41;
	add.u64 	%rd11129, %lhs, %rhs;
	}
	xor.b64  	%rd11130, %rd11128, %rd11129;
	xor.b64  	%rd11131, %rd11090, %rd11066;
	and.b64  	%rd11132, %rd11114, %rd11131;
	xor.b64  	%rd11133, %rd11132, %rd11066;
	add.s64 	%rd11134, %rd10809, %rd11042;
	add.s64 	%rd11135, %rd11134, %rd11133;
	add.s64 	%rd11136, %rd11135, %rd11130;
	add.s64 	%rd11137, %rd11136, 4836135668995329356;
	add.s64 	%rd11138, %rd11137, %rd11053;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11125, 36;
	shr.b64 	%rhs, %rd11125, 28;
	add.u64 	%rd11139, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11125, 30;
	shr.b64 	%rhs, %rd11125, 34;
	add.u64 	%rd11140, %lhs, %rhs;
	}
	xor.b64  	%rd11141, %rd11139, %rd11140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11125, 25;
	shr.b64 	%rhs, %rd11125, 39;
	add.u64 	%rd11142, %lhs, %rhs;
	}
	xor.b64  	%rd11143, %rd11141, %rd11142;
	and.b64  	%rd11144, %rd11125, %rd11101;
	xor.b64  	%rd11145, %rd11125, %rd11101;
	and.b64  	%rd11146, %rd11145, %rd11077;
	or.b64  	%rd11147, %rd11146, %rd11144;
	add.s64 	%rd11148, %rd11147, %rd11143;
	add.s64 	%rd11149, %rd11148, %rd11137;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11138, 50;
	shr.b64 	%rhs, %rd11138, 14;
	add.u64 	%rd11150, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11138, 46;
	shr.b64 	%rhs, %rd11138, 18;
	add.u64 	%rd11151, %lhs, %rhs;
	}
	xor.b64  	%rd11152, %rd11150, %rd11151;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11138, 23;
	shr.b64 	%rhs, %rd11138, 41;
	add.u64 	%rd11153, %lhs, %rhs;
	}
	xor.b64  	%rd11154, %rd11152, %rd11153;
	xor.b64  	%rd11155, %rd11114, %rd11090;
	and.b64  	%rd11156, %rd11138, %rd11155;
	xor.b64  	%rd11157, %rd11156, %rd11090;
	add.s64 	%rd11158, %rd10822, %rd11066;
	add.s64 	%rd11159, %rd11158, %rd11157;
	add.s64 	%rd11160, %rd11159, %rd11154;
	add.s64 	%rd11161, %rd11160, 5532061633213252278;
	add.s64 	%rd11162, %rd11161, %rd11077;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11149, 36;
	shr.b64 	%rhs, %rd11149, 28;
	add.u64 	%rd11163, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11149, 30;
	shr.b64 	%rhs, %rd11149, 34;
	add.u64 	%rd11164, %lhs, %rhs;
	}
	xor.b64  	%rd11165, %rd11163, %rd11164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11149, 25;
	shr.b64 	%rhs, %rd11149, 39;
	add.u64 	%rd11166, %lhs, %rhs;
	}
	xor.b64  	%rd11167, %rd11165, %rd11166;
	and.b64  	%rd11168, %rd11149, %rd11125;
	xor.b64  	%rd11169, %rd11149, %rd11125;
	and.b64  	%rd11170, %rd11169, %rd11101;
	or.b64  	%rd11171, %rd11170, %rd11168;
	add.s64 	%rd11172, %rd11171, %rd11167;
	add.s64 	%rd11173, %rd11172, %rd11161;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11162, 50;
	shr.b64 	%rhs, %rd11162, 14;
	add.u64 	%rd11174, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11162, 46;
	shr.b64 	%rhs, %rd11162, 18;
	add.u64 	%rd11175, %lhs, %rhs;
	}
	xor.b64  	%rd11176, %rd11174, %rd11175;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11162, 23;
	shr.b64 	%rhs, %rd11162, 41;
	add.u64 	%rd11177, %lhs, %rhs;
	}
	xor.b64  	%rd11178, %rd11176, %rd11177;
	xor.b64  	%rd11179, %rd11138, %rd11114;
	and.b64  	%rd11180, %rd11162, %rd11179;
	xor.b64  	%rd11181, %rd11180, %rd11114;
	add.s64 	%rd11182, %rd10835, %rd11090;
	add.s64 	%rd11183, %rd11182, %rd11181;
	add.s64 	%rd11184, %rd11183, %rd11178;
	add.s64 	%rd11185, %rd11184, 6448918945643986474;
	add.s64 	%rd11186, %rd11185, %rd11101;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11173, 36;
	shr.b64 	%rhs, %rd11173, 28;
	add.u64 	%rd11187, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11173, 30;
	shr.b64 	%rhs, %rd11173, 34;
	add.u64 	%rd11188, %lhs, %rhs;
	}
	xor.b64  	%rd11189, %rd11187, %rd11188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11173, 25;
	shr.b64 	%rhs, %rd11173, 39;
	add.u64 	%rd11190, %lhs, %rhs;
	}
	xor.b64  	%rd11191, %rd11189, %rd11190;
	and.b64  	%rd11192, %rd11173, %rd11149;
	xor.b64  	%rd11193, %rd11173, %rd11149;
	and.b64  	%rd11194, %rd11193, %rd11125;
	or.b64  	%rd11195, %rd11194, %rd11192;
	add.s64 	%rd11196, %rd11195, %rd11191;
	add.s64 	%rd11197, %rd11196, %rd11185;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11186, 50;
	shr.b64 	%rhs, %rd11186, 14;
	add.u64 	%rd11198, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11186, 46;
	shr.b64 	%rhs, %rd11186, 18;
	add.u64 	%rd11199, %lhs, %rhs;
	}
	xor.b64  	%rd11200, %rd11198, %rd11199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11186, 23;
	shr.b64 	%rhs, %rd11186, 41;
	add.u64 	%rd11201, %lhs, %rhs;
	}
	xor.b64  	%rd11202, %rd11200, %rd11201;
	xor.b64  	%rd11203, %rd11162, %rd11138;
	and.b64  	%rd11204, %rd11186, %rd11203;
	xor.b64  	%rd11205, %rd11204, %rd11138;
	add.s64 	%rd11206, %rd10848, %rd11114;
	add.s64 	%rd11207, %rd11206, %rd11205;
	add.s64 	%rd11208, %rd11207, %rd11202;
	add.s64 	%rd11209, %rd11208, 6902733635092675308;
	add.s64 	%rd11210, %rd11209, %rd11125;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11197, 36;
	shr.b64 	%rhs, %rd11197, 28;
	add.u64 	%rd11211, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11197, 30;
	shr.b64 	%rhs, %rd11197, 34;
	add.u64 	%rd11212, %lhs, %rhs;
	}
	xor.b64  	%rd11213, %rd11211, %rd11212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11197, 25;
	shr.b64 	%rhs, %rd11197, 39;
	add.u64 	%rd11214, %lhs, %rhs;
	}
	xor.b64  	%rd11215, %rd11213, %rd11214;
	and.b64  	%rd11216, %rd11197, %rd11173;
	xor.b64  	%rd11217, %rd11197, %rd11173;
	and.b64  	%rd11218, %rd11217, %rd11149;
	or.b64  	%rd11219, %rd11218, %rd11216;
	add.s64 	%rd11220, %rd11219, %rd11215;
	add.s64 	%rd11221, %rd11220, %rd11209;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11210, 50;
	shr.b64 	%rhs, %rd11210, 14;
	add.u64 	%rd11222, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11210, 46;
	shr.b64 	%rhs, %rd11210, 18;
	add.u64 	%rd11223, %lhs, %rhs;
	}
	xor.b64  	%rd11224, %rd11222, %rd11223;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11210, 23;
	shr.b64 	%rhs, %rd11210, 41;
	add.u64 	%rd11225, %lhs, %rhs;
	}
	xor.b64  	%rd11226, %rd11224, %rd11225;
	xor.b64  	%rd11227, %rd11186, %rd11162;
	and.b64  	%rd11228, %rd11210, %rd11227;
	xor.b64  	%rd11229, %rd11228, %rd11162;
	add.s64 	%rd11230, %rd10861, %rd11138;
	add.s64 	%rd11231, %rd11230, %rd11229;
	add.s64 	%rd11232, %rd11231, %rd11226;
	add.s64 	%rd11233, %rd11232, 7801388544844847127;
	add.s64 	%rd11234, %rd11233, %rd11149;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11221, 36;
	shr.b64 	%rhs, %rd11221, 28;
	add.u64 	%rd11235, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11221, 30;
	shr.b64 	%rhs, %rd11221, 34;
	add.u64 	%rd11236, %lhs, %rhs;
	}
	xor.b64  	%rd11237, %rd11235, %rd11236;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11221, 25;
	shr.b64 	%rhs, %rd11221, 39;
	add.u64 	%rd11238, %lhs, %rhs;
	}
	xor.b64  	%rd11239, %rd11237, %rd11238;
	and.b64  	%rd11240, %rd11221, %rd11197;
	xor.b64  	%rd11241, %rd11221, %rd11197;
	and.b64  	%rd11242, %rd11241, %rd11173;
	or.b64  	%rd11243, %rd11242, %rd11240;
	add.s64 	%rd11244, %rd11243, %rd11239;
	add.s64 	%rd11245, %rd11244, %rd11233;
	add.s64 	%rd11246, %rd8504, %rd11245;
	st.local.u64 	[%rd24+-192], %rd11246;
	add.s64 	%rd11247, %rd8510, %rd11221;
	st.local.u64 	[%rd24+-184], %rd11247;
	add.s64 	%rd11248, %rd8513, %rd11197;
	st.local.u64 	[%rd24+-176], %rd11248;
	add.s64 	%rd11249, %rd8502, %rd11173;
	st.local.u64 	[%rd24+-168], %rd11249;
	add.s64 	%rd11250, %rd8487, %rd11234;
	st.local.u64 	[%rd24+-160], %rd11250;
	add.s64 	%rd11251, %rd8495, %rd11210;
	st.local.u64 	[%rd24+-152], %rd11251;
	add.s64 	%rd11252, %rd8494, %rd11186;
	st.local.u64 	[%rd24+-144], %rd11252;
	add.s64 	%rd11253, %rd8486, %rd11162;
	st.local.u64 	[%rd24+-136], %rd11253;
	mov.u32 	%r19986, 0;
	st.local.v2.u32 	[%rd1+64], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+72], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+80], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+88], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+96], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+104], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+112], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+120], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+128], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+136], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+144], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+152], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+160], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+168], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+176], {%r19986, %r19986};
	st.local.v2.u32 	[%rd1+184], {%r19986, %r19986};
	bra.uni 	$L__BB1_402;

$L__BB1_244:
	setp.gt.s16 	%p187, %rs4, 15;
	@%p187 bra 	$L__BB1_273;
	bra.uni 	$L__BB1_245;

$L__BB1_273:
	setp.gt.s16 	%p188, %rs4, 23;
	@%p188 bra 	$L__BB1_289;

	setp.gt.s16 	%p200, %rs4, 19;
	@%p200 bra 	$L__BB1_282;

	setp.gt.s16 	%p206, %rs4, 17;
	@%p206 bra 	$L__BB1_279;

	setp.eq.s16 	%p209, %rs4, 16;
	@%p209 bra 	$L__BB1_311;

	setp.eq.s16 	%p210, %rs4, 17;
	@%p210 bra 	$L__BB1_278;
	bra.uni 	$L__BB1_320;

$L__BB1_278:
	mov.u32 	%r20322, 0;
	// begin inline asm
	prmt.b32 %r20357, %r20322, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11899, %r20322, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd7], {%r20322, %r20321};
	st.local.v4.u32 	[%rd6], {%r20322, %r20322, %r20322, %r20322};
	st.local.v4.u32 	[%rd5], {%r20322, %r20322, %r20322, %r20322};
	st.local.v4.u32 	[%rd4], {%r20322, %r20322, %r20322, %r20322};
	st.local.v4.u32 	[%rd3], {%r20322, %r20322, %r20322, %r20322};
	mov.u32 	%r20323, %r20322;
	mov.u32 	%r20324, %r20322;
	mov.u32 	%r20325, %r20322;
	mov.u32 	%r20326, %r20322;
	mov.u32 	%r20327, %r20322;
	mov.u32 	%r20328, %r20322;
	mov.u32 	%r20329, %r20322;
	mov.u32 	%r20330, %r20322;
	mov.u32 	%r20331, %r20322;
	mov.u32 	%r20332, %r20322;
	mov.u32 	%r20333, %r20322;
	mov.u32 	%r20334, %r20322;
	mov.u32 	%r20335, %r20322;
	mov.u32 	%r20336, %r20322;
	mov.u32 	%r20337, %r20322;
	mov.u32 	%r20338, %r20322;
	mov.u32 	%r20355, %r20322;
	mov.u32 	%r20356, %r20322;
	mov.u32 	%r20359, %r20322;
	mov.u32 	%r20360, %r20322;
	mov.u32 	%r20361, %r20322;
	mov.u32 	%r20362, %r20322;
	mov.u32 	%r20363, %r20322;
	mov.u32 	%r20364, %r20322;
	mov.u32 	%r20365, %r20322;
	mov.u32 	%r20366, %r20322;
	mov.u32 	%r20367, %r20322;
	mov.u32 	%r20368, %r20322;
	mov.u32 	%r20369, %r20322;
	mov.u32 	%r20370, %r20322;
	bra.uni 	$L__BB1_321;

$L__BB1_323:
	setp.gt.s16 	%p256, %rs4, 7;
	@%p256 bra 	$L__BB1_336;
	bra.uni 	$L__BB1_324;

$L__BB1_336:
	setp.gt.s16 	%p257, %rs4, 11;
	@%p257 bra 	$L__BB1_344;

	setp.gt.s16 	%p263, %rs4, 9;
	@%p263 bra 	$L__BB1_341;

	setp.eq.s16 	%p266, %rs4, 8;
	@%p266 bra 	$L__BB1_393;

	setp.eq.s16 	%p267, %rs4, 9;
	@%p267 bra 	$L__BB1_340;
	bra.uni 	$L__BB1_398;

$L__BB1_340:
	// begin inline asm
	prmt.b32 %r20371, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	// begin inline asm
	prmt.b32 %r20392, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	mov.u32 	%r20394, 0;
	// begin inline asm
	prmt.b32 %r20393, %r11899, %r20394, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd5], {%r20394, %r20393};
	st.local.v4.u32 	[%rd4], {%r20394, %r20394, %r20394, %r20394};
	st.local.v4.u32 	[%rd3], {%r20394, %r20394, %r20394, %r20394};
	mov.u32 	%r20395, %r20394;
	mov.u32 	%r20396, %r20394;
	mov.u32 	%r20397, %r20394;
	mov.u32 	%r20398, %r20394;
	mov.u32 	%r20399, %r20394;
	mov.u32 	%r20400, %r20394;
	mov.u32 	%r20401, %r20394;
	mov.u32 	%r20402, %r20394;
	bra.uni 	$L__BB1_399;

$L__BB1_245:
	setp.gt.s16 	%p211, %rs4, 7;
	@%p211 bra 	$L__BB1_258;
	bra.uni 	$L__BB1_246;

$L__BB1_258:
	setp.gt.s16 	%p212, %rs4, 11;
	@%p212 bra 	$L__BB1_266;

	setp.gt.s16 	%p218, %rs4, 9;
	@%p218 bra 	$L__BB1_263;

	setp.eq.s16 	%p221, %rs4, 8;
	@%p221 bra 	$L__BB1_315;

	setp.eq.s16 	%p222, %rs4, 9;
	@%p222 bra 	$L__BB1_262;
	bra.uni 	$L__BB1_320;

$L__BB1_262:
	mov.u32 	%r20330, 0;
	// begin inline asm
	prmt.b32 %r20349, %r20330, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	// begin inline asm
	prmt.b32 %r20329, %r11899, %r20330, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd5], {%r20330, %r20329};
	st.local.v4.u32 	[%rd4], {%r20330, %r20330, %r20330, %r20330};
	st.local.v4.u32 	[%rd3], {%r20330, %r20330, %r20330, %r20330};
	mov.u32 	%r20331, %r20330;
	mov.u32 	%r20332, %r20330;
	mov.u32 	%r20333, %r20330;
	mov.u32 	%r20334, %r20330;
	mov.u32 	%r20335, %r20330;
	mov.u32 	%r20336, %r20330;
	mov.u32 	%r20337, %r20330;
	mov.u32 	%r20338, %r20330;
	mov.u32 	%r20347, %r20330;
	mov.u32 	%r20348, %r20330;
	mov.u32 	%r20351, %r20330;
	mov.u32 	%r20352, %r20330;
	mov.u32 	%r20353, %r20330;
	mov.u32 	%r20354, %r20330;
	mov.u32 	%r20355, %r20330;
	mov.u32 	%r20356, %r20330;
	mov.u32 	%r20357, %r20330;
	mov.u32 	%r20358, %r20330;
	mov.u32 	%r20359, %r20330;
	mov.u32 	%r20360, %r20330;
	mov.u32 	%r20361, %r20330;
	mov.u32 	%r20362, %r20330;
	mov.u32 	%r20363, %r20330;
	mov.u32 	%r20364, %r20330;
	mov.u32 	%r20365, %r20330;
	mov.u32 	%r20366, %r20330;
	mov.u32 	%r20367, %r20330;
	mov.u32 	%r20368, %r20330;
	mov.u32 	%r20369, %r20330;
	mov.u32 	%r20370, %r20330;
	bra.uni 	$L__BB1_321;

$L__BB1_367:
	setp.gt.s16 	%p234, %rs4, 27;
	@%p234 bra 	$L__BB1_375;

	setp.gt.s16 	%p240, %rs4, 25;
	@%p240 bra 	$L__BB1_372;

	setp.eq.s16 	%p243, %rs4, 24;
	@%p243 bra 	$L__BB1_385;

	setp.eq.s16 	%p244, %rs4, 25;
	@%p244 bra 	$L__BB1_371;
	bra.uni 	$L__BB1_398;

$L__BB1_371:
	// begin inline asm
	prmt.b32 %r20371, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	mov.u32 	%r20378, 0;
	// begin inline asm
	prmt.b32 %r20377, %r11899, %r20378, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd9], {%r20378, %r20377};
	st.local.v4.u32 	[%rd8], {%r20378, %r20378, %r20378, %r20378};
	st.local.v4.u32 	[%rd7], {%r20378, %r20378, %r20378, %r20378};
	st.local.v4.u32 	[%rd6], {%r20378, %r20378, %r20378, %r20378};
	st.local.v4.u32 	[%rd5], {%r20378, %r20378, %r20378, %r20378};
	st.local.v4.u32 	[%rd4], {%r20378, %r20378, %r20378, %r20378};
	st.local.v4.u32 	[%rd3], {%r20378, %r20378, %r20378, %r20378};
	mov.u32 	%r20379, %r20378;
	mov.u32 	%r20380, %r20378;
	mov.u32 	%r20381, %r20378;
	mov.u32 	%r20382, %r20378;
	mov.u32 	%r20383, %r20378;
	mov.u32 	%r20384, %r20378;
	mov.u32 	%r20385, %r20378;
	mov.u32 	%r20386, %r20378;
	mov.u32 	%r20387, %r20378;
	mov.u32 	%r20388, %r20378;
	mov.u32 	%r20389, %r20378;
	mov.u32 	%r20390, %r20378;
	mov.u32 	%r20391, %r20378;
	mov.u32 	%r20392, %r20378;
	mov.u32 	%r20393, %r20378;
	mov.u32 	%r20394, %r20378;
	mov.u32 	%r20395, %r20378;
	mov.u32 	%r20396, %r20378;
	mov.u32 	%r20397, %r20378;
	mov.u32 	%r20398, %r20378;
	mov.u32 	%r20399, %r20378;
	mov.u32 	%r20400, %r20378;
	mov.u32 	%r20401, %r20378;
	mov.u32 	%r20402, %r20378;
	bra.uni 	$L__BB1_399;

$L__BB1_289:
	setp.gt.s16 	%p189, %rs4, 27;
	@%p189 bra 	$L__BB1_297;

	setp.gt.s16 	%p195, %rs4, 25;
	@%p195 bra 	$L__BB1_294;

	setp.eq.s16 	%p198, %rs4, 24;
	@%p198 bra 	$L__BB1_307;

	setp.eq.s16 	%p199, %rs4, 25;
	@%p199 bra 	$L__BB1_293;
	bra.uni 	$L__BB1_320;

$L__BB1_293:
	mov.u32 	%r20314, 0;
	// begin inline asm
	prmt.b32 %r20365, %r20314, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20366, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20359, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20360, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20361, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11919, %r11917, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11917, %r11915, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11915, %r11913, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11913, %r11911, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11899, %r20314, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd9], {%r20314, %r20313};
	st.local.v4.u32 	[%rd8], {%r20314, %r20314, %r20314, %r20314};
	st.local.v4.u32 	[%rd7], {%r20314, %r20314, %r20314, %r20314};
	st.local.v4.u32 	[%rd6], {%r20314, %r20314, %r20314, %r20314};
	st.local.v4.u32 	[%rd5], {%r20314, %r20314, %r20314, %r20314};
	st.local.v4.u32 	[%rd4], {%r20314, %r20314, %r20314, %r20314};
	st.local.v4.u32 	[%rd3], {%r20314, %r20314, %r20314, %r20314};
	mov.u32 	%r20315, %r20314;
	mov.u32 	%r20316, %r20314;
	mov.u32 	%r20317, %r20314;
	mov.u32 	%r20318, %r20314;
	mov.u32 	%r20319, %r20314;
	mov.u32 	%r20320, %r20314;
	mov.u32 	%r20321, %r20314;
	mov.u32 	%r20322, %r20314;
	mov.u32 	%r20323, %r20314;
	mov.u32 	%r20324, %r20314;
	mov.u32 	%r20325, %r20314;
	mov.u32 	%r20326, %r20314;
	mov.u32 	%r20327, %r20314;
	mov.u32 	%r20328, %r20314;
	mov.u32 	%r20329, %r20314;
	mov.u32 	%r20330, %r20314;
	mov.u32 	%r20331, %r20314;
	mov.u32 	%r20332, %r20314;
	mov.u32 	%r20333, %r20314;
	mov.u32 	%r20334, %r20314;
	mov.u32 	%r20335, %r20314;
	mov.u32 	%r20336, %r20314;
	mov.u32 	%r20337, %r20314;
	mov.u32 	%r20338, %r20314;
	mov.u32 	%r20363, %r20314;
	mov.u32 	%r20364, %r20314;
	mov.u32 	%r20367, %r20314;
	mov.u32 	%r20368, %r20314;
	mov.u32 	%r20369, %r20314;
	mov.u32 	%r20370, %r20314;
	bra.uni 	$L__BB1_321;

$L__BB1_324:
	setp.gt.s16 	%p268, %rs4, 3;
	@%p268 bra 	$L__BB1_329;
	bra.uni 	$L__BB1_325;

$L__BB1_329:
	setp.gt.s16 	%p269, %rs4, 5;
	@%p269 bra 	$L__BB1_333;

	setp.eq.s16 	%p272, %rs4, 4;
	@%p272 bra 	$L__BB1_395;

	setp.eq.s16 	%p273, %rs4, 5;
	@%p273 bra 	$L__BB1_332;
	bra.uni 	$L__BB1_398;

$L__BB1_332:
	// begin inline asm
	prmt.b32 %r20371, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	// begin inline asm
	prmt.b32 %r20392, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	// begin inline asm
	prmt.b32 %r20393, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20393;
	// begin inline asm
	prmt.b32 %r20394, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20394;
	// begin inline asm
	prmt.b32 %r20395, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20395;
	// begin inline asm
	prmt.b32 %r20396, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20396;
	mov.u32 	%r20398, 0;
	// begin inline asm
	prmt.b32 %r20397, %r11899, %r20398, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd4], {%r20398, %r20397};
	st.local.v4.u32 	[%rd3], {%r20398, %r20398, %r20398, %r20398};
	mov.u32 	%r20399, %r20398;
	mov.u32 	%r20400, %r20398;
	mov.u32 	%r20401, %r20398;
	mov.u32 	%r20402, %r20398;
	bra.uni 	$L__BB1_399;

$L__BB1_246:
	setp.gt.s16 	%p223, %rs4, 3;
	@%p223 bra 	$L__BB1_251;
	bra.uni 	$L__BB1_247;

$L__BB1_251:
	setp.gt.s16 	%p224, %rs4, 5;
	@%p224 bra 	$L__BB1_255;

	setp.eq.s16 	%p227, %rs4, 4;
	@%p227 bra 	$L__BB1_317;

	setp.eq.s16 	%p228, %rs4, 5;
	@%p228 bra 	$L__BB1_254;
	bra.uni 	$L__BB1_320;

$L__BB1_254:
	mov.u32 	%r20334, 0;
	// begin inline asm
	prmt.b32 %r20345, %r20334, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	// begin inline asm
	prmt.b32 %r20329, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20329;
	// begin inline asm
	prmt.b32 %r20330, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20330;
	// begin inline asm
	prmt.b32 %r20331, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20331;
	// begin inline asm
	prmt.b32 %r20332, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20332;
	// begin inline asm
	prmt.b32 %r20333, %r11899, %r20334, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd4], {%r20334, %r20333};
	st.local.v4.u32 	[%rd3], {%r20334, %r20334, %r20334, %r20334};
	mov.u32 	%r20335, %r20334;
	mov.u32 	%r20336, %r20334;
	mov.u32 	%r20337, %r20334;
	mov.u32 	%r20338, %r20334;
	mov.u32 	%r20343, %r20334;
	mov.u32 	%r20344, %r20334;
	mov.u32 	%r20347, %r20334;
	mov.u32 	%r20348, %r20334;
	mov.u32 	%r20349, %r20334;
	mov.u32 	%r20350, %r20334;
	mov.u32 	%r20351, %r20334;
	mov.u32 	%r20352, %r20334;
	mov.u32 	%r20353, %r20334;
	mov.u32 	%r20354, %r20334;
	mov.u32 	%r20355, %r20334;
	mov.u32 	%r20356, %r20334;
	mov.u32 	%r20357, %r20334;
	mov.u32 	%r20358, %r20334;
	mov.u32 	%r20359, %r20334;
	mov.u32 	%r20360, %r20334;
	mov.u32 	%r20361, %r20334;
	mov.u32 	%r20362, %r20334;
	mov.u32 	%r20363, %r20334;
	mov.u32 	%r20364, %r20334;
	mov.u32 	%r20365, %r20334;
	mov.u32 	%r20366, %r20334;
	mov.u32 	%r20367, %r20334;
	mov.u32 	%r20368, %r20334;
	mov.u32 	%r20369, %r20334;
	mov.u32 	%r20370, %r20334;
	bra.uni 	$L__BB1_321;

$L__BB1_360:
	setp.gt.s16 	%p246, %rs4, 21;
	@%p246 bra 	$L__BB1_364;

	setp.eq.s16 	%p249, %rs4, 20;
	@%p249 bra 	$L__BB1_387;

	setp.eq.s16 	%p250, %rs4, 21;
	@%p250 bra 	$L__BB1_363;
	bra.uni 	$L__BB1_398;

$L__BB1_363:
	// begin inline asm
	prmt.b32 %r20371, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	mov.u32 	%r20382, 0;
	// begin inline asm
	prmt.b32 %r20381, %r11899, %r20382, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd8], {%r20382, %r20381};
	st.local.v4.u32 	[%rd7], {%r20382, %r20382, %r20382, %r20382};
	st.local.v4.u32 	[%rd6], {%r20382, %r20382, %r20382, %r20382};
	st.local.v4.u32 	[%rd5], {%r20382, %r20382, %r20382, %r20382};
	st.local.v4.u32 	[%rd4], {%r20382, %r20382, %r20382, %r20382};
	st.local.v4.u32 	[%rd3], {%r20382, %r20382, %r20382, %r20382};
	mov.u32 	%r20383, %r20382;
	mov.u32 	%r20384, %r20382;
	mov.u32 	%r20385, %r20382;
	mov.u32 	%r20386, %r20382;
	mov.u32 	%r20387, %r20382;
	mov.u32 	%r20388, %r20382;
	mov.u32 	%r20389, %r20382;
	mov.u32 	%r20390, %r20382;
	mov.u32 	%r20391, %r20382;
	mov.u32 	%r20392, %r20382;
	mov.u32 	%r20393, %r20382;
	mov.u32 	%r20394, %r20382;
	mov.u32 	%r20395, %r20382;
	mov.u32 	%r20396, %r20382;
	mov.u32 	%r20397, %r20382;
	mov.u32 	%r20398, %r20382;
	mov.u32 	%r20399, %r20382;
	mov.u32 	%r20400, %r20382;
	mov.u32 	%r20401, %r20382;
	mov.u32 	%r20402, %r20382;
	bra.uni 	$L__BB1_399;

$L__BB1_282:
	setp.gt.s16 	%p201, %rs4, 21;
	@%p201 bra 	$L__BB1_286;

	setp.eq.s16 	%p204, %rs4, 20;
	@%p204 bra 	$L__BB1_309;

	setp.eq.s16 	%p205, %rs4, 21;
	@%p205 bra 	$L__BB1_285;
	bra.uni 	$L__BB1_320;

$L__BB1_285:
	mov.u32 	%r20318, 0;
	// begin inline asm
	prmt.b32 %r20361, %r20318, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11899, %r20318, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd8], {%r20318, %r20317};
	st.local.v4.u32 	[%rd7], {%r20318, %r20318, %r20318, %r20318};
	st.local.v4.u32 	[%rd6], {%r20318, %r20318, %r20318, %r20318};
	st.local.v4.u32 	[%rd5], {%r20318, %r20318, %r20318, %r20318};
	st.local.v4.u32 	[%rd4], {%r20318, %r20318, %r20318, %r20318};
	st.local.v4.u32 	[%rd3], {%r20318, %r20318, %r20318, %r20318};
	mov.u32 	%r20319, %r20318;
	mov.u32 	%r20320, %r20318;
	mov.u32 	%r20321, %r20318;
	mov.u32 	%r20322, %r20318;
	mov.u32 	%r20323, %r20318;
	mov.u32 	%r20324, %r20318;
	mov.u32 	%r20325, %r20318;
	mov.u32 	%r20326, %r20318;
	mov.u32 	%r20327, %r20318;
	mov.u32 	%r20328, %r20318;
	mov.u32 	%r20329, %r20318;
	mov.u32 	%r20330, %r20318;
	mov.u32 	%r20331, %r20318;
	mov.u32 	%r20332, %r20318;
	mov.u32 	%r20333, %r20318;
	mov.u32 	%r20334, %r20318;
	mov.u32 	%r20335, %r20318;
	mov.u32 	%r20336, %r20318;
	mov.u32 	%r20337, %r20318;
	mov.u32 	%r20338, %r20318;
	mov.u32 	%r20359, %r20318;
	mov.u32 	%r20360, %r20318;
	mov.u32 	%r20363, %r20318;
	mov.u32 	%r20364, %r20318;
	mov.u32 	%r20365, %r20318;
	mov.u32 	%r20366, %r20318;
	mov.u32 	%r20367, %r20318;
	mov.u32 	%r20368, %r20318;
	mov.u32 	%r20369, %r20318;
	mov.u32 	%r20370, %r20318;
	bra.uni 	$L__BB1_321;

$L__BB1_344:
	setp.gt.s16 	%p258, %rs4, 13;
	@%p258 bra 	$L__BB1_348;

	setp.eq.s16 	%p261, %rs4, 12;
	@%p261 bra 	$L__BB1_391;

	setp.eq.s16 	%p262, %rs4, 13;
	@%p262 bra 	$L__BB1_347;
	bra.uni 	$L__BB1_398;

$L__BB1_347:
	// begin inline asm
	prmt.b32 %r20371, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	mov.u32 	%r20390, 0;
	// begin inline asm
	prmt.b32 %r20389, %r11899, %r20390, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd6], {%r20390, %r20389};
	st.local.v4.u32 	[%rd5], {%r20390, %r20390, %r20390, %r20390};
	st.local.v4.u32 	[%rd4], {%r20390, %r20390, %r20390, %r20390};
	st.local.v4.u32 	[%rd3], {%r20390, %r20390, %r20390, %r20390};
	mov.u32 	%r20391, %r20390;
	mov.u32 	%r20392, %r20390;
	mov.u32 	%r20393, %r20390;
	mov.u32 	%r20394, %r20390;
	mov.u32 	%r20395, %r20390;
	mov.u32 	%r20396, %r20390;
	mov.u32 	%r20397, %r20390;
	mov.u32 	%r20398, %r20390;
	mov.u32 	%r20399, %r20390;
	mov.u32 	%r20400, %r20390;
	mov.u32 	%r20401, %r20390;
	mov.u32 	%r20402, %r20390;
	bra.uni 	$L__BB1_399;

$L__BB1_266:
	setp.gt.s16 	%p213, %rs4, 13;
	@%p213 bra 	$L__BB1_270;

	setp.eq.s16 	%p216, %rs4, 12;
	@%p216 bra 	$L__BB1_313;

	setp.eq.s16 	%p217, %rs4, 13;
	@%p217 bra 	$L__BB1_269;
	bra.uni 	$L__BB1_320;

$L__BB1_269:
	mov.u32 	%r20326, 0;
	// begin inline asm
	prmt.b32 %r20353, %r20326, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11899, %r20326, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd6], {%r20326, %r20325};
	st.local.v4.u32 	[%rd5], {%r20326, %r20326, %r20326, %r20326};
	st.local.v4.u32 	[%rd4], {%r20326, %r20326, %r20326, %r20326};
	st.local.v4.u32 	[%rd3], {%r20326, %r20326, %r20326, %r20326};
	mov.u32 	%r20327, %r20326;
	mov.u32 	%r20328, %r20326;
	mov.u32 	%r20329, %r20326;
	mov.u32 	%r20330, %r20326;
	mov.u32 	%r20331, %r20326;
	mov.u32 	%r20332, %r20326;
	mov.u32 	%r20333, %r20326;
	mov.u32 	%r20334, %r20326;
	mov.u32 	%r20335, %r20326;
	mov.u32 	%r20336, %r20326;
	mov.u32 	%r20337, %r20326;
	mov.u32 	%r20338, %r20326;
	mov.u32 	%r20351, %r20326;
	mov.u32 	%r20352, %r20326;
	mov.u32 	%r20355, %r20326;
	mov.u32 	%r20356, %r20326;
	mov.u32 	%r20357, %r20326;
	mov.u32 	%r20358, %r20326;
	mov.u32 	%r20359, %r20326;
	mov.u32 	%r20360, %r20326;
	mov.u32 	%r20361, %r20326;
	mov.u32 	%r20362, %r20326;
	mov.u32 	%r20363, %r20326;
	mov.u32 	%r20364, %r20326;
	mov.u32 	%r20365, %r20326;
	mov.u32 	%r20366, %r20326;
	mov.u32 	%r20367, %r20326;
	mov.u32 	%r20368, %r20326;
	mov.u32 	%r20369, %r20326;
	mov.u32 	%r20370, %r20326;
	bra.uni 	$L__BB1_321;

$L__BB1_375:
	setp.gt.s16 	%p235, %rs4, 29;
	@%p235 bra 	$L__BB1_379;

	setp.eq.s16 	%p238, %rs4, 28;
	@%p238 bra 	$L__BB1_383;

	setp.eq.s16 	%p239, %rs4, 29;
	@%p239 bra 	$L__BB1_378;
	bra.uni 	$L__BB1_398;

$L__BB1_378:
	// begin inline asm
	prmt.b32 %r20371, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	mov.u32 	%r20374, 0;
	// begin inline asm
	prmt.b32 %r20373, %r11899, %r20374, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd10], {%r20374, %r20373};
	st.local.v4.u32 	[%rd9], {%r20374, %r20374, %r20374, %r20374};
	st.local.v4.u32 	[%rd8], {%r20374, %r20374, %r20374, %r20374};
	st.local.v4.u32 	[%rd7], {%r20374, %r20374, %r20374, %r20374};
	st.local.v4.u32 	[%rd6], {%r20374, %r20374, %r20374, %r20374};
	st.local.v4.u32 	[%rd5], {%r20374, %r20374, %r20374, %r20374};
	st.local.v4.u32 	[%rd4], {%r20374, %r20374, %r20374, %r20374};
	st.local.v4.u32 	[%rd3], {%r20374, %r20374, %r20374, %r20374};
	mov.u32 	%r20375, %r20374;
	mov.u32 	%r20376, %r20374;
	mov.u32 	%r20377, %r20374;
	mov.u32 	%r20378, %r20374;
	mov.u32 	%r20379, %r20374;
	mov.u32 	%r20380, %r20374;
	mov.u32 	%r20381, %r20374;
	mov.u32 	%r20382, %r20374;
	mov.u32 	%r20383, %r20374;
	mov.u32 	%r20384, %r20374;
	mov.u32 	%r20385, %r20374;
	mov.u32 	%r20386, %r20374;
	mov.u32 	%r20387, %r20374;
	mov.u32 	%r20388, %r20374;
	mov.u32 	%r20389, %r20374;
	mov.u32 	%r20390, %r20374;
	mov.u32 	%r20391, %r20374;
	mov.u32 	%r20392, %r20374;
	mov.u32 	%r20393, %r20374;
	mov.u32 	%r20394, %r20374;
	mov.u32 	%r20395, %r20374;
	mov.u32 	%r20396, %r20374;
	mov.u32 	%r20397, %r20374;
	mov.u32 	%r20398, %r20374;
	mov.u32 	%r20399, %r20374;
	mov.u32 	%r20400, %r20374;
	mov.u32 	%r20401, %r20374;
	mov.u32 	%r20402, %r20374;
	bra.uni 	$L__BB1_399;

$L__BB1_297:
	setp.gt.s16 	%p190, %rs4, 29;
	@%p190 bra 	$L__BB1_301;

	setp.eq.s16 	%p193, %rs4, 28;
	@%p193 bra 	$L__BB1_305;

	setp.eq.s16 	%p194, %rs4, 29;
	@%p194 bra 	$L__BB1_300;
	bra.uni 	$L__BB1_320;

$L__BB1_300:
	mov.u32 	%r20310, 0;
	// begin inline asm
	prmt.b32 %r20369, %r20310, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20370, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20363, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20364, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20365, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20366, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20359, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20360, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20361, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11919, %r11917, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11917, %r11915, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11915, %r11913, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11913, %r11911, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11911, %r11909, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11909, %r11907, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11907, %r11905, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11905, %r11903, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11899, %r20310, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd10], {%r20310, %r20309};
	st.local.v4.u32 	[%rd9], {%r20310, %r20310, %r20310, %r20310};
	st.local.v4.u32 	[%rd8], {%r20310, %r20310, %r20310, %r20310};
	st.local.v4.u32 	[%rd7], {%r20310, %r20310, %r20310, %r20310};
	st.local.v4.u32 	[%rd6], {%r20310, %r20310, %r20310, %r20310};
	st.local.v4.u32 	[%rd5], {%r20310, %r20310, %r20310, %r20310};
	st.local.v4.u32 	[%rd4], {%r20310, %r20310, %r20310, %r20310};
	st.local.v4.u32 	[%rd3], {%r20310, %r20310, %r20310, %r20310};
	mov.u32 	%r20311, %r20310;
	mov.u32 	%r20312, %r20310;
	mov.u32 	%r20313, %r20310;
	mov.u32 	%r20314, %r20310;
	mov.u32 	%r20315, %r20310;
	mov.u32 	%r20316, %r20310;
	mov.u32 	%r20317, %r20310;
	mov.u32 	%r20318, %r20310;
	mov.u32 	%r20319, %r20310;
	mov.u32 	%r20320, %r20310;
	mov.u32 	%r20321, %r20310;
	mov.u32 	%r20322, %r20310;
	mov.u32 	%r20323, %r20310;
	mov.u32 	%r20324, %r20310;
	mov.u32 	%r20325, %r20310;
	mov.u32 	%r20326, %r20310;
	mov.u32 	%r20327, %r20310;
	mov.u32 	%r20328, %r20310;
	mov.u32 	%r20329, %r20310;
	mov.u32 	%r20330, %r20310;
	mov.u32 	%r20331, %r20310;
	mov.u32 	%r20332, %r20310;
	mov.u32 	%r20333, %r20310;
	mov.u32 	%r20334, %r20310;
	mov.u32 	%r20335, %r20310;
	mov.u32 	%r20336, %r20310;
	mov.u32 	%r20337, %r20310;
	mov.u32 	%r20338, %r20310;
	mov.u32 	%r20367, %r20310;
	mov.u32 	%r20368, %r20310;
	bra.uni 	$L__BB1_321;

$L__BB1_325:
	setp.eq.s16 	%p274, %rs4, 1;
	@%p274 bra 	$L__BB1_397;

	setp.eq.s16 	%p275, %rs4, 2;
	@%p275 bra 	$L__BB1_396;

	setp.eq.s16 	%p276, %rs4, 3;
	@%p276 bra 	$L__BB1_328;
	bra.uni 	$L__BB1_398;

$L__BB1_328:
	// begin inline asm
	prmt.b32 %r20371, %r11955, %r11953, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11953, %r11951, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	// begin inline asm
	prmt.b32 %r20392, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	// begin inline asm
	prmt.b32 %r20393, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20393;
	// begin inline asm
	prmt.b32 %r20394, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20394;
	// begin inline asm
	prmt.b32 %r20395, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20395;
	// begin inline asm
	prmt.b32 %r20396, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20396;
	// begin inline asm
	prmt.b32 %r20397, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20397;
	// begin inline asm
	prmt.b32 %r20398, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd4], %r20398;
	mov.u32 	%r20400, 0;
	// begin inline asm
	prmt.b32 %r20399, %r11899, %r20400, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd3], {%r20400, %r20400, %r20400, %r20399};
	mov.u32 	%r20401, %r20400;
	mov.u32 	%r20402, %r20400;
	bra.uni 	$L__BB1_399;

$L__BB1_247:
	setp.eq.s16 	%p229, %rs4, 1;
	@%p229 bra 	$L__BB1_319;

	setp.eq.s16 	%p230, %rs4, 2;
	@%p230 bra 	$L__BB1_318;

	setp.eq.s16 	%p231, %rs4, 3;
	@%p231 bra 	$L__BB1_250;
	bra.uni 	$L__BB1_320;

$L__BB1_250:
	mov.u32 	%r20336, 0;
	// begin inline asm
	prmt.b32 %r20339, %r20336, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11955, %r11953, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11953, %r11951, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	// begin inline asm
	prmt.b32 %r20329, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20329;
	// begin inline asm
	prmt.b32 %r20330, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20330;
	// begin inline asm
	prmt.b32 %r20331, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20331;
	// begin inline asm
	prmt.b32 %r20332, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20332;
	// begin inline asm
	prmt.b32 %r20333, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20333;
	// begin inline asm
	prmt.b32 %r20334, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd4], %r20334;
	// begin inline asm
	prmt.b32 %r20335, %r11899, %r20336, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd3], {%r20336, %r20336, %r20336, %r20335};
	mov.u32 	%r20337, %r20336;
	mov.u32 	%r20338, %r20336;
	mov.u32 	%r20343, %r20336;
	mov.u32 	%r20344, %r20336;
	mov.u32 	%r20345, %r20336;
	mov.u32 	%r20346, %r20336;
	mov.u32 	%r20347, %r20336;
	mov.u32 	%r20348, %r20336;
	mov.u32 	%r20349, %r20336;
	mov.u32 	%r20350, %r20336;
	mov.u32 	%r20351, %r20336;
	mov.u32 	%r20352, %r20336;
	mov.u32 	%r20353, %r20336;
	mov.u32 	%r20354, %r20336;
	mov.u32 	%r20355, %r20336;
	mov.u32 	%r20356, %r20336;
	mov.u32 	%r20357, %r20336;
	mov.u32 	%r20358, %r20336;
	mov.u32 	%r20359, %r20336;
	mov.u32 	%r20360, %r20336;
	mov.u32 	%r20361, %r20336;
	mov.u32 	%r20362, %r20336;
	mov.u32 	%r20363, %r20336;
	mov.u32 	%r20364, %r20336;
	mov.u32 	%r20365, %r20336;
	mov.u32 	%r20366, %r20336;
	mov.u32 	%r20367, %r20336;
	mov.u32 	%r20368, %r20336;
	mov.u32 	%r20369, %r20336;
	mov.u32 	%r20370, %r20336;
	bra.uni 	$L__BB1_321;

$L__BB1_357:
	setp.eq.s16 	%p252, %rs4, 18;
	@%p252 bra 	$L__BB1_388;

	setp.eq.s16 	%p253, %rs4, 19;
	@%p253 bra 	$L__BB1_359;
	bra.uni 	$L__BB1_398;

$L__BB1_359:
	// begin inline asm
	prmt.b32 %r20371, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	mov.u32 	%r20384, 0;
	// begin inline asm
	prmt.b32 %r20383, %r11899, %r20384, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd7], {%r20384, %r20384, %r20384, %r20383};
	st.local.v4.u32 	[%rd6], {%r20384, %r20384, %r20384, %r20384};
	st.local.v4.u32 	[%rd5], {%r20384, %r20384, %r20384, %r20384};
	st.local.v4.u32 	[%rd4], {%r20384, %r20384, %r20384, %r20384};
	st.local.v4.u32 	[%rd3], {%r20384, %r20384, %r20384, %r20384};
	mov.u32 	%r20385, %r20384;
	mov.u32 	%r20386, %r20384;
	mov.u32 	%r20387, %r20384;
	mov.u32 	%r20388, %r20384;
	mov.u32 	%r20389, %r20384;
	mov.u32 	%r20390, %r20384;
	mov.u32 	%r20391, %r20384;
	mov.u32 	%r20392, %r20384;
	mov.u32 	%r20393, %r20384;
	mov.u32 	%r20394, %r20384;
	mov.u32 	%r20395, %r20384;
	mov.u32 	%r20396, %r20384;
	mov.u32 	%r20397, %r20384;
	mov.u32 	%r20398, %r20384;
	mov.u32 	%r20399, %r20384;
	mov.u32 	%r20400, %r20384;
	mov.u32 	%r20401, %r20384;
	mov.u32 	%r20402, %r20384;
	bra.uni 	$L__BB1_399;

$L__BB1_279:
	setp.eq.s16 	%p207, %rs4, 18;
	@%p207 bra 	$L__BB1_310;

	setp.eq.s16 	%p208, %rs4, 19;
	@%p208 bra 	$L__BB1_281;
	bra.uni 	$L__BB1_320;

$L__BB1_281:
	mov.u32 	%r20320, 0;
	// begin inline asm
	prmt.b32 %r20355, %r20320, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11899, %r20320, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd7], {%r20320, %r20320, %r20320, %r20319};
	st.local.v4.u32 	[%rd6], {%r20320, %r20320, %r20320, %r20320};
	st.local.v4.u32 	[%rd5], {%r20320, %r20320, %r20320, %r20320};
	st.local.v4.u32 	[%rd4], {%r20320, %r20320, %r20320, %r20320};
	st.local.v4.u32 	[%rd3], {%r20320, %r20320, %r20320, %r20320};
	mov.u32 	%r20321, %r20320;
	mov.u32 	%r20322, %r20320;
	mov.u32 	%r20323, %r20320;
	mov.u32 	%r20324, %r20320;
	mov.u32 	%r20325, %r20320;
	mov.u32 	%r20326, %r20320;
	mov.u32 	%r20327, %r20320;
	mov.u32 	%r20328, %r20320;
	mov.u32 	%r20329, %r20320;
	mov.u32 	%r20330, %r20320;
	mov.u32 	%r20331, %r20320;
	mov.u32 	%r20332, %r20320;
	mov.u32 	%r20333, %r20320;
	mov.u32 	%r20334, %r20320;
	mov.u32 	%r20335, %r20320;
	mov.u32 	%r20336, %r20320;
	mov.u32 	%r20337, %r20320;
	mov.u32 	%r20338, %r20320;
	mov.u32 	%r20359, %r20320;
	mov.u32 	%r20360, %r20320;
	mov.u32 	%r20361, %r20320;
	mov.u32 	%r20362, %r20320;
	mov.u32 	%r20363, %r20320;
	mov.u32 	%r20364, %r20320;
	mov.u32 	%r20365, %r20320;
	mov.u32 	%r20366, %r20320;
	mov.u32 	%r20367, %r20320;
	mov.u32 	%r20368, %r20320;
	mov.u32 	%r20369, %r20320;
	mov.u32 	%r20370, %r20320;
	bra.uni 	$L__BB1_321;

$L__BB1_341:
	setp.eq.s16 	%p264, %rs4, 10;
	@%p264 bra 	$L__BB1_392;

	setp.eq.s16 	%p265, %rs4, 11;
	@%p265 bra 	$L__BB1_343;
	bra.uni 	$L__BB1_398;

$L__BB1_343:
	// begin inline asm
	prmt.b32 %r20371, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	mov.u32 	%r20392, 0;
	// begin inline asm
	prmt.b32 %r20391, %r11899, %r20392, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd5], {%r20392, %r20392, %r20392, %r20391};
	st.local.v4.u32 	[%rd4], {%r20392, %r20392, %r20392, %r20392};
	st.local.v4.u32 	[%rd3], {%r20392, %r20392, %r20392, %r20392};
	mov.u32 	%r20393, %r20392;
	mov.u32 	%r20394, %r20392;
	mov.u32 	%r20395, %r20392;
	mov.u32 	%r20396, %r20392;
	mov.u32 	%r20397, %r20392;
	mov.u32 	%r20398, %r20392;
	mov.u32 	%r20399, %r20392;
	mov.u32 	%r20400, %r20392;
	mov.u32 	%r20401, %r20392;
	mov.u32 	%r20402, %r20392;
	bra.uni 	$L__BB1_399;

$L__BB1_263:
	setp.eq.s16 	%p219, %rs4, 10;
	@%p219 bra 	$L__BB1_314;

	setp.eq.s16 	%p220, %rs4, 11;
	@%p220 bra 	$L__BB1_265;
	bra.uni 	$L__BB1_320;

$L__BB1_265:
	mov.u32 	%r20328, 0;
	// begin inline asm
	prmt.b32 %r20347, %r20328, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11899, %r20328, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd5], {%r20328, %r20328, %r20328, %r20327};
	st.local.v4.u32 	[%rd4], {%r20328, %r20328, %r20328, %r20328};
	st.local.v4.u32 	[%rd3], {%r20328, %r20328, %r20328, %r20328};
	mov.u32 	%r20329, %r20328;
	mov.u32 	%r20330, %r20328;
	mov.u32 	%r20331, %r20328;
	mov.u32 	%r20332, %r20328;
	mov.u32 	%r20333, %r20328;
	mov.u32 	%r20334, %r20328;
	mov.u32 	%r20335, %r20328;
	mov.u32 	%r20336, %r20328;
	mov.u32 	%r20337, %r20328;
	mov.u32 	%r20338, %r20328;
	mov.u32 	%r20351, %r20328;
	mov.u32 	%r20352, %r20328;
	mov.u32 	%r20353, %r20328;
	mov.u32 	%r20354, %r20328;
	mov.u32 	%r20355, %r20328;
	mov.u32 	%r20356, %r20328;
	mov.u32 	%r20357, %r20328;
	mov.u32 	%r20358, %r20328;
	mov.u32 	%r20359, %r20328;
	mov.u32 	%r20360, %r20328;
	mov.u32 	%r20361, %r20328;
	mov.u32 	%r20362, %r20328;
	mov.u32 	%r20363, %r20328;
	mov.u32 	%r20364, %r20328;
	mov.u32 	%r20365, %r20328;
	mov.u32 	%r20366, %r20328;
	mov.u32 	%r20367, %r20328;
	mov.u32 	%r20368, %r20328;
	mov.u32 	%r20369, %r20328;
	mov.u32 	%r20370, %r20328;
	bra.uni 	$L__BB1_321;

$L__BB1_372:
	setp.eq.s16 	%p241, %rs4, 26;
	@%p241 bra 	$L__BB1_384;

	setp.eq.s16 	%p242, %rs4, 27;
	@%p242 bra 	$L__BB1_374;
	bra.uni 	$L__BB1_398;

$L__BB1_374:
	// begin inline asm
	prmt.b32 %r20371, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	mov.u32 	%r20376, 0;
	// begin inline asm
	prmt.b32 %r20375, %r11899, %r20376, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd9], {%r20376, %r20376, %r20376, %r20375};
	st.local.v4.u32 	[%rd8], {%r20376, %r20376, %r20376, %r20376};
	st.local.v4.u32 	[%rd7], {%r20376, %r20376, %r20376, %r20376};
	st.local.v4.u32 	[%rd6], {%r20376, %r20376, %r20376, %r20376};
	st.local.v4.u32 	[%rd5], {%r20376, %r20376, %r20376, %r20376};
	st.local.v4.u32 	[%rd4], {%r20376, %r20376, %r20376, %r20376};
	st.local.v4.u32 	[%rd3], {%r20376, %r20376, %r20376, %r20376};
	mov.u32 	%r20377, %r20376;
	mov.u32 	%r20378, %r20376;
	mov.u32 	%r20379, %r20376;
	mov.u32 	%r20380, %r20376;
	mov.u32 	%r20381, %r20376;
	mov.u32 	%r20382, %r20376;
	mov.u32 	%r20383, %r20376;
	mov.u32 	%r20384, %r20376;
	mov.u32 	%r20385, %r20376;
	mov.u32 	%r20386, %r20376;
	mov.u32 	%r20387, %r20376;
	mov.u32 	%r20388, %r20376;
	mov.u32 	%r20389, %r20376;
	mov.u32 	%r20390, %r20376;
	mov.u32 	%r20391, %r20376;
	mov.u32 	%r20392, %r20376;
	mov.u32 	%r20393, %r20376;
	mov.u32 	%r20394, %r20376;
	mov.u32 	%r20395, %r20376;
	mov.u32 	%r20396, %r20376;
	mov.u32 	%r20397, %r20376;
	mov.u32 	%r20398, %r20376;
	mov.u32 	%r20399, %r20376;
	mov.u32 	%r20400, %r20376;
	mov.u32 	%r20401, %r20376;
	mov.u32 	%r20402, %r20376;
	bra.uni 	$L__BB1_399;

$L__BB1_294:
	setp.eq.s16 	%p196, %rs4, 26;
	@%p196 bra 	$L__BB1_306;

	setp.eq.s16 	%p197, %rs4, 27;
	@%p197 bra 	$L__BB1_296;
	bra.uni 	$L__BB1_320;

$L__BB1_296:
	mov.u32 	%r20312, 0;
	// begin inline asm
	prmt.b32 %r20363, %r20312, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20364, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20365, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20366, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20359, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20360, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20361, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11919, %r11917, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11917, %r11915, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11915, %r11913, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11913, %r11911, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11911, %r11909, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11909, %r11907, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11899, %r20312, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd9], {%r20312, %r20312, %r20312, %r20311};
	st.local.v4.u32 	[%rd8], {%r20312, %r20312, %r20312, %r20312};
	st.local.v4.u32 	[%rd7], {%r20312, %r20312, %r20312, %r20312};
	st.local.v4.u32 	[%rd6], {%r20312, %r20312, %r20312, %r20312};
	st.local.v4.u32 	[%rd5], {%r20312, %r20312, %r20312, %r20312};
	st.local.v4.u32 	[%rd4], {%r20312, %r20312, %r20312, %r20312};
	st.local.v4.u32 	[%rd3], {%r20312, %r20312, %r20312, %r20312};
	mov.u32 	%r20313, %r20312;
	mov.u32 	%r20314, %r20312;
	mov.u32 	%r20315, %r20312;
	mov.u32 	%r20316, %r20312;
	mov.u32 	%r20317, %r20312;
	mov.u32 	%r20318, %r20312;
	mov.u32 	%r20319, %r20312;
	mov.u32 	%r20320, %r20312;
	mov.u32 	%r20321, %r20312;
	mov.u32 	%r20322, %r20312;
	mov.u32 	%r20323, %r20312;
	mov.u32 	%r20324, %r20312;
	mov.u32 	%r20325, %r20312;
	mov.u32 	%r20326, %r20312;
	mov.u32 	%r20327, %r20312;
	mov.u32 	%r20328, %r20312;
	mov.u32 	%r20329, %r20312;
	mov.u32 	%r20330, %r20312;
	mov.u32 	%r20331, %r20312;
	mov.u32 	%r20332, %r20312;
	mov.u32 	%r20333, %r20312;
	mov.u32 	%r20334, %r20312;
	mov.u32 	%r20335, %r20312;
	mov.u32 	%r20336, %r20312;
	mov.u32 	%r20337, %r20312;
	mov.u32 	%r20338, %r20312;
	mov.u32 	%r20367, %r20312;
	mov.u32 	%r20368, %r20312;
	mov.u32 	%r20369, %r20312;
	mov.u32 	%r20370, %r20312;
	bra.uni 	$L__BB1_321;

$L__BB1_333:
	setp.eq.s16 	%p270, %rs4, 6;
	@%p270 bra 	$L__BB1_394;

	setp.eq.s16 	%p271, %rs4, 7;
	@%p271 bra 	$L__BB1_335;
	bra.uni 	$L__BB1_398;

$L__BB1_335:
	// begin inline asm
	prmt.b32 %r20371, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	// begin inline asm
	prmt.b32 %r20392, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	// begin inline asm
	prmt.b32 %r20393, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20393;
	// begin inline asm
	prmt.b32 %r20394, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20394;
	mov.u32 	%r20396, 0;
	// begin inline asm
	prmt.b32 %r20395, %r11899, %r20396, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd4], {%r20396, %r20396, %r20396, %r20395};
	st.local.v4.u32 	[%rd3], {%r20396, %r20396, %r20396, %r20396};
	mov.u32 	%r20397, %r20396;
	mov.u32 	%r20398, %r20396;
	mov.u32 	%r20399, %r20396;
	mov.u32 	%r20400, %r20396;
	mov.u32 	%r20401, %r20396;
	mov.u32 	%r20402, %r20396;
	bra.uni 	$L__BB1_399;

$L__BB1_255:
	setp.eq.s16 	%p225, %rs4, 6;
	@%p225 bra 	$L__BB1_316;

	setp.eq.s16 	%p226, %rs4, 7;
	@%p226 bra 	$L__BB1_257;
	bra.uni 	$L__BB1_320;

$L__BB1_257:
	mov.u32 	%r20332, 0;
	// begin inline asm
	prmt.b32 %r20343, %r20332, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	// begin inline asm
	prmt.b32 %r20329, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20329;
	// begin inline asm
	prmt.b32 %r20330, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20330;
	// begin inline asm
	prmt.b32 %r20331, %r11899, %r20332, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd4], {%r20332, %r20332, %r20332, %r20331};
	st.local.v4.u32 	[%rd3], {%r20332, %r20332, %r20332, %r20332};
	mov.u32 	%r20333, %r20332;
	mov.u32 	%r20334, %r20332;
	mov.u32 	%r20335, %r20332;
	mov.u32 	%r20336, %r20332;
	mov.u32 	%r20337, %r20332;
	mov.u32 	%r20338, %r20332;
	mov.u32 	%r20347, %r20332;
	mov.u32 	%r20348, %r20332;
	mov.u32 	%r20349, %r20332;
	mov.u32 	%r20350, %r20332;
	mov.u32 	%r20351, %r20332;
	mov.u32 	%r20352, %r20332;
	mov.u32 	%r20353, %r20332;
	mov.u32 	%r20354, %r20332;
	mov.u32 	%r20355, %r20332;
	mov.u32 	%r20356, %r20332;
	mov.u32 	%r20357, %r20332;
	mov.u32 	%r20358, %r20332;
	mov.u32 	%r20359, %r20332;
	mov.u32 	%r20360, %r20332;
	mov.u32 	%r20361, %r20332;
	mov.u32 	%r20362, %r20332;
	mov.u32 	%r20363, %r20332;
	mov.u32 	%r20364, %r20332;
	mov.u32 	%r20365, %r20332;
	mov.u32 	%r20366, %r20332;
	mov.u32 	%r20367, %r20332;
	mov.u32 	%r20368, %r20332;
	mov.u32 	%r20369, %r20332;
	mov.u32 	%r20370, %r20332;
	bra.uni 	$L__BB1_321;

$L__BB1_364:
	setp.eq.s16 	%p247, %rs4, 22;
	@%p247 bra 	$L__BB1_386;

	setp.eq.s16 	%p248, %rs4, 23;
	@%p248 bra 	$L__BB1_366;
	bra.uni 	$L__BB1_398;

$L__BB1_366:
	// begin inline asm
	prmt.b32 %r20371, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	mov.u32 	%r20380, 0;
	// begin inline asm
	prmt.b32 %r20379, %r11899, %r20380, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd8], {%r20380, %r20380, %r20380, %r20379};
	st.local.v4.u32 	[%rd7], {%r20380, %r20380, %r20380, %r20380};
	st.local.v4.u32 	[%rd6], {%r20380, %r20380, %r20380, %r20380};
	st.local.v4.u32 	[%rd5], {%r20380, %r20380, %r20380, %r20380};
	st.local.v4.u32 	[%rd4], {%r20380, %r20380, %r20380, %r20380};
	st.local.v4.u32 	[%rd3], {%r20380, %r20380, %r20380, %r20380};
	mov.u32 	%r20381, %r20380;
	mov.u32 	%r20382, %r20380;
	mov.u32 	%r20383, %r20380;
	mov.u32 	%r20384, %r20380;
	mov.u32 	%r20385, %r20380;
	mov.u32 	%r20386, %r20380;
	mov.u32 	%r20387, %r20380;
	mov.u32 	%r20388, %r20380;
	mov.u32 	%r20389, %r20380;
	mov.u32 	%r20390, %r20380;
	mov.u32 	%r20391, %r20380;
	mov.u32 	%r20392, %r20380;
	mov.u32 	%r20393, %r20380;
	mov.u32 	%r20394, %r20380;
	mov.u32 	%r20395, %r20380;
	mov.u32 	%r20396, %r20380;
	mov.u32 	%r20397, %r20380;
	mov.u32 	%r20398, %r20380;
	mov.u32 	%r20399, %r20380;
	mov.u32 	%r20400, %r20380;
	mov.u32 	%r20401, %r20380;
	mov.u32 	%r20402, %r20380;
	bra.uni 	$L__BB1_399;

$L__BB1_286:
	setp.eq.s16 	%p202, %rs4, 22;
	@%p202 bra 	$L__BB1_308;

	setp.eq.s16 	%p203, %rs4, 23;
	@%p203 bra 	$L__BB1_288;
	bra.uni 	$L__BB1_320;

$L__BB1_288:
	mov.u32 	%r20316, 0;
	// begin inline asm
	prmt.b32 %r20359, %r20316, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20360, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20361, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11919, %r11917, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11917, %r11915, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11899, %r20316, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd8], {%r20316, %r20316, %r20316, %r20315};
	st.local.v4.u32 	[%rd7], {%r20316, %r20316, %r20316, %r20316};
	st.local.v4.u32 	[%rd6], {%r20316, %r20316, %r20316, %r20316};
	st.local.v4.u32 	[%rd5], {%r20316, %r20316, %r20316, %r20316};
	st.local.v4.u32 	[%rd4], {%r20316, %r20316, %r20316, %r20316};
	st.local.v4.u32 	[%rd3], {%r20316, %r20316, %r20316, %r20316};
	mov.u32 	%r20317, %r20316;
	mov.u32 	%r20318, %r20316;
	mov.u32 	%r20319, %r20316;
	mov.u32 	%r20320, %r20316;
	mov.u32 	%r20321, %r20316;
	mov.u32 	%r20322, %r20316;
	mov.u32 	%r20323, %r20316;
	mov.u32 	%r20324, %r20316;
	mov.u32 	%r20325, %r20316;
	mov.u32 	%r20326, %r20316;
	mov.u32 	%r20327, %r20316;
	mov.u32 	%r20328, %r20316;
	mov.u32 	%r20329, %r20316;
	mov.u32 	%r20330, %r20316;
	mov.u32 	%r20331, %r20316;
	mov.u32 	%r20332, %r20316;
	mov.u32 	%r20333, %r20316;
	mov.u32 	%r20334, %r20316;
	mov.u32 	%r20335, %r20316;
	mov.u32 	%r20336, %r20316;
	mov.u32 	%r20337, %r20316;
	mov.u32 	%r20338, %r20316;
	mov.u32 	%r20363, %r20316;
	mov.u32 	%r20364, %r20316;
	mov.u32 	%r20365, %r20316;
	mov.u32 	%r20366, %r20316;
	mov.u32 	%r20367, %r20316;
	mov.u32 	%r20368, %r20316;
	mov.u32 	%r20369, %r20316;
	mov.u32 	%r20370, %r20316;
	bra.uni 	$L__BB1_321;

$L__BB1_348:
	setp.eq.s16 	%p259, %rs4, 14;
	@%p259 bra 	$L__BB1_390;

	setp.eq.s16 	%p260, %rs4, 15;
	@%p260 bra 	$L__BB1_350;
	bra.uni 	$L__BB1_398;

$L__BB1_350:
	// begin inline asm
	prmt.b32 %r20371, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	mov.u32 	%r20388, 0;
	// begin inline asm
	prmt.b32 %r20387, %r11899, %r20388, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd6], {%r20388, %r20388, %r20388, %r20387};
	st.local.v4.u32 	[%rd5], {%r20388, %r20388, %r20388, %r20388};
	st.local.v4.u32 	[%rd4], {%r20388, %r20388, %r20388, %r20388};
	st.local.v4.u32 	[%rd3], {%r20388, %r20388, %r20388, %r20388};
	mov.u32 	%r20389, %r20388;
	mov.u32 	%r20390, %r20388;
	mov.u32 	%r20391, %r20388;
	mov.u32 	%r20392, %r20388;
	mov.u32 	%r20393, %r20388;
	mov.u32 	%r20394, %r20388;
	mov.u32 	%r20395, %r20388;
	mov.u32 	%r20396, %r20388;
	mov.u32 	%r20397, %r20388;
	mov.u32 	%r20398, %r20388;
	mov.u32 	%r20399, %r20388;
	mov.u32 	%r20400, %r20388;
	mov.u32 	%r20401, %r20388;
	mov.u32 	%r20402, %r20388;
	bra.uni 	$L__BB1_399;

$L__BB1_270:
	setp.eq.s16 	%p214, %rs4, 14;
	@%p214 bra 	$L__BB1_312;

	setp.eq.s16 	%p215, %rs4, 15;
	@%p215 bra 	$L__BB1_272;
	bra.uni 	$L__BB1_320;

$L__BB1_272:
	mov.u32 	%r20324, 0;
	// begin inline asm
	prmt.b32 %r20351, %r20324, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11899, %r20324, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd6], {%r20324, %r20324, %r20324, %r20323};
	st.local.v4.u32 	[%rd5], {%r20324, %r20324, %r20324, %r20324};
	st.local.v4.u32 	[%rd4], {%r20324, %r20324, %r20324, %r20324};
	st.local.v4.u32 	[%rd3], {%r20324, %r20324, %r20324, %r20324};
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r20327, %r20324;
	mov.u32 	%r20328, %r20324;
	mov.u32 	%r20329, %r20324;
	mov.u32 	%r20330, %r20324;
	mov.u32 	%r20331, %r20324;
	mov.u32 	%r20332, %r20324;
	mov.u32 	%r20333, %r20324;
	mov.u32 	%r20334, %r20324;
	mov.u32 	%r20335, %r20324;
	mov.u32 	%r20336, %r20324;
	mov.u32 	%r20337, %r20324;
	mov.u32 	%r20338, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20356, %r20324;
	mov.u32 	%r20357, %r20324;
	mov.u32 	%r20358, %r20324;
	mov.u32 	%r20359, %r20324;
	mov.u32 	%r20360, %r20324;
	mov.u32 	%r20361, %r20324;
	mov.u32 	%r20362, %r20324;
	mov.u32 	%r20363, %r20324;
	mov.u32 	%r20364, %r20324;
	mov.u32 	%r20365, %r20324;
	mov.u32 	%r20366, %r20324;
	mov.u32 	%r20367, %r20324;
	mov.u32 	%r20368, %r20324;
	mov.u32 	%r20369, %r20324;
	mov.u32 	%r20370, %r20324;
	bra.uni 	$L__BB1_321;

$L__BB1_379:
	setp.eq.s16 	%p236, %rs4, 30;
	@%p236 bra 	$L__BB1_382;

	setp.ne.s16 	%p237, %rs4, 31;
	@%p237 bra 	$L__BB1_398;

	mov.u32 	%r20372, 0;
	// begin inline asm
	prmt.b32 %r20371, %r11899, %r20372, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd10], {%r20372, %r20372, %r20372, %r20371};
	st.local.v4.u32 	[%rd9], {%r20372, %r20372, %r20372, %r20372};
	st.local.v4.u32 	[%rd8], {%r20372, %r20372, %r20372, %r20372};
	st.local.v4.u32 	[%rd7], {%r20372, %r20372, %r20372, %r20372};
	st.local.v4.u32 	[%rd6], {%r20372, %r20372, %r20372, %r20372};
	st.local.v4.u32 	[%rd5], {%r20372, %r20372, %r20372, %r20372};
	st.local.v4.u32 	[%rd4], {%r20372, %r20372, %r20372, %r20372};
	st.local.v4.u32 	[%rd3], {%r20372, %r20372, %r20372, %r20372};
	mov.u32 	%r20373, %r20372;
	mov.u32 	%r20374, %r20372;
	mov.u32 	%r20375, %r20372;
	mov.u32 	%r20376, %r20372;
	mov.u32 	%r20377, %r20372;
	mov.u32 	%r20378, %r20372;
	mov.u32 	%r20379, %r20372;
	mov.u32 	%r20380, %r20372;
	mov.u32 	%r20381, %r20372;
	mov.u32 	%r20382, %r20372;
	mov.u32 	%r20383, %r20372;
	mov.u32 	%r20384, %r20372;
	mov.u32 	%r20385, %r20372;
	mov.u32 	%r20386, %r20372;
	mov.u32 	%r20387, %r20372;
	mov.u32 	%r20388, %r20372;
	mov.u32 	%r20389, %r20372;
	mov.u32 	%r20390, %r20372;
	mov.u32 	%r20391, %r20372;
	mov.u32 	%r20392, %r20372;
	mov.u32 	%r20393, %r20372;
	mov.u32 	%r20394, %r20372;
	mov.u32 	%r20395, %r20372;
	mov.u32 	%r20396, %r20372;
	mov.u32 	%r20397, %r20372;
	mov.u32 	%r20398, %r20372;
	mov.u32 	%r20399, %r20372;
	mov.u32 	%r20400, %r20372;
	mov.u32 	%r20401, %r20372;
	mov.u32 	%r20402, %r20372;
	bra.uni 	$L__BB1_399;

$L__BB1_301:
	setp.eq.s16 	%p191, %rs4, 30;
	@%p191 bra 	$L__BB1_304;

	setp.ne.s16 	%p192, %rs4, 31;
	@%p192 bra 	$L__BB1_320;

	mov.u32 	%r20308, 0;
	// begin inline asm
	prmt.b32 %r20367, %r20308, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20368, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20369, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20370, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20363, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20364, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20365, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20366, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20359, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20360, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20361, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11919, %r11917, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11917, %r11915, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11915, %r11913, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11913, %r11911, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11911, %r11909, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11909, %r11907, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11907, %r11905, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11905, %r11903, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11903, %r11901, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11901, %r11899, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11899, %r20308, %r1825;
	// end inline asm
	st.local.v4.u32 	[%rd10], {%r20308, %r20308, %r20308, %r20307};
	st.local.v4.u32 	[%rd9], {%r20308, %r20308, %r20308, %r20308};
	st.local.v4.u32 	[%rd8], {%r20308, %r20308, %r20308, %r20308};
	st.local.v4.u32 	[%rd7], {%r20308, %r20308, %r20308, %r20308};
	st.local.v4.u32 	[%rd6], {%r20308, %r20308, %r20308, %r20308};
	st.local.v4.u32 	[%rd5], {%r20308, %r20308, %r20308, %r20308};
	st.local.v4.u32 	[%rd4], {%r20308, %r20308, %r20308, %r20308};
	st.local.v4.u32 	[%rd3], {%r20308, %r20308, %r20308, %r20308};
	mov.u32 	%r20309, %r20308;
	mov.u32 	%r20310, %r20308;
	mov.u32 	%r20311, %r20308;
	mov.u32 	%r20312, %r20308;
	mov.u32 	%r20313, %r20308;
	mov.u32 	%r20314, %r20308;
	mov.u32 	%r20315, %r20308;
	mov.u32 	%r20316, %r20308;
	mov.u32 	%r20317, %r20308;
	mov.u32 	%r20318, %r20308;
	mov.u32 	%r20319, %r20308;
	mov.u32 	%r20320, %r20308;
	mov.u32 	%r20321, %r20308;
	mov.u32 	%r20322, %r20308;
	mov.u32 	%r20323, %r20308;
	mov.u32 	%r20324, %r20308;
	mov.u32 	%r20325, %r20308;
	mov.u32 	%r20326, %r20308;
	mov.u32 	%r20327, %r20308;
	mov.u32 	%r20328, %r20308;
	mov.u32 	%r20329, %r20308;
	mov.u32 	%r20330, %r20308;
	mov.u32 	%r20331, %r20308;
	mov.u32 	%r20332, %r20308;
	mov.u32 	%r20333, %r20308;
	mov.u32 	%r20334, %r20308;
	mov.u32 	%r20335, %r20308;
	mov.u32 	%r20336, %r20308;
	mov.u32 	%r20337, %r20308;
	mov.u32 	%r20338, %r20308;
	bra.uni 	$L__BB1_321;

$L__BB1_389:
	// begin inline asm
	prmt.b32 %r20371, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	mov.u32 	%r20387, 0;
	// begin inline asm
	prmt.b32 %r20386, %r11899, %r20387, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	st.local.v4.u32 	[%rd6], {%r20387, %r20387, %r20387, %r20387};
	st.local.v4.u32 	[%rd5], {%r20387, %r20387, %r20387, %r20387};
	st.local.v4.u32 	[%rd4], {%r20387, %r20387, %r20387, %r20387};
	st.local.v4.u32 	[%rd3], {%r20387, %r20387, %r20387, %r20387};
	mov.u32 	%r20388, %r20387;
	mov.u32 	%r20389, %r20387;
	mov.u32 	%r20390, %r20387;
	mov.u32 	%r20391, %r20387;
	mov.u32 	%r20392, %r20387;
	mov.u32 	%r20393, %r20387;
	mov.u32 	%r20394, %r20387;
	mov.u32 	%r20395, %r20387;
	mov.u32 	%r20396, %r20387;
	mov.u32 	%r20397, %r20387;
	mov.u32 	%r20398, %r20387;
	mov.u32 	%r20399, %r20387;
	mov.u32 	%r20400, %r20387;
	mov.u32 	%r20401, %r20387;
	mov.u32 	%r20402, %r20387;
	bra.uni 	$L__BB1_399;

$L__BB1_311:
	mov.u32 	%r20323, 0;
	// begin inline asm
	prmt.b32 %r20358, %r20323, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11899, %r20323, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	st.local.v4.u32 	[%rd6], {%r20323, %r20323, %r20323, %r20323};
	st.local.v4.u32 	[%rd5], {%r20323, %r20323, %r20323, %r20323};
	st.local.v4.u32 	[%rd4], {%r20323, %r20323, %r20323, %r20323};
	st.local.v4.u32 	[%rd3], {%r20323, %r20323, %r20323, %r20323};
	mov.u32 	%r20324, %r20323;
	mov.u32 	%r20325, %r20323;
	mov.u32 	%r20326, %r20323;
	mov.u32 	%r20327, %r20323;
	mov.u32 	%r20328, %r20323;
	mov.u32 	%r20329, %r20323;
	mov.u32 	%r20330, %r20323;
	mov.u32 	%r20331, %r20323;
	mov.u32 	%r20332, %r20323;
	mov.u32 	%r20333, %r20323;
	mov.u32 	%r20334, %r20323;
	mov.u32 	%r20335, %r20323;
	mov.u32 	%r20336, %r20323;
	mov.u32 	%r20337, %r20323;
	mov.u32 	%r20338, %r20323;
	mov.u32 	%r20355, %r20323;
	mov.u32 	%r20356, %r20323;
	mov.u32 	%r20357, %r20323;
	mov.u32 	%r20359, %r20323;
	mov.u32 	%r20360, %r20323;
	mov.u32 	%r20361, %r20323;
	mov.u32 	%r20362, %r20323;
	mov.u32 	%r20363, %r20323;
	mov.u32 	%r20364, %r20323;
	mov.u32 	%r20365, %r20323;
	mov.u32 	%r20366, %r20323;
	mov.u32 	%r20367, %r20323;
	mov.u32 	%r20368, %r20323;
	mov.u32 	%r20369, %r20323;
	mov.u32 	%r20370, %r20323;
	bra.uni 	$L__BB1_321;

$L__BB1_393:
	// begin inline asm
	prmt.b32 %r20371, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	// begin inline asm
	prmt.b32 %r20392, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	// begin inline asm
	prmt.b32 %r20393, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20393;
	mov.u32 	%r20395, 0;
	// begin inline asm
	prmt.b32 %r20394, %r11899, %r20395, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20394;
	st.local.v4.u32 	[%rd4], {%r20395, %r20395, %r20395, %r20395};
	st.local.v4.u32 	[%rd3], {%r20395, %r20395, %r20395, %r20395};
	mov.u32 	%r20396, %r20395;
	mov.u32 	%r20397, %r20395;
	mov.u32 	%r20398, %r20395;
	mov.u32 	%r20399, %r20395;
	mov.u32 	%r20400, %r20395;
	mov.u32 	%r20401, %r20395;
	mov.u32 	%r20402, %r20395;
	bra.uni 	$L__BB1_399;

$L__BB1_315:
	mov.u32 	%r20331, 0;
	// begin inline asm
	prmt.b32 %r20350, %r20331, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	// begin inline asm
	prmt.b32 %r20329, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20329;
	// begin inline asm
	prmt.b32 %r20330, %r11899, %r20331, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20330;
	st.local.v4.u32 	[%rd4], {%r20331, %r20331, %r20331, %r20331};
	st.local.v4.u32 	[%rd3], {%r20331, %r20331, %r20331, %r20331};
	mov.u32 	%r20332, %r20331;
	mov.u32 	%r20333, %r20331;
	mov.u32 	%r20334, %r20331;
	mov.u32 	%r20335, %r20331;
	mov.u32 	%r20336, %r20331;
	mov.u32 	%r20337, %r20331;
	mov.u32 	%r20338, %r20331;
	mov.u32 	%r20347, %r20331;
	mov.u32 	%r20348, %r20331;
	mov.u32 	%r20349, %r20331;
	mov.u32 	%r20351, %r20331;
	mov.u32 	%r20352, %r20331;
	mov.u32 	%r20353, %r20331;
	mov.u32 	%r20354, %r20331;
	mov.u32 	%r20355, %r20331;
	mov.u32 	%r20356, %r20331;
	mov.u32 	%r20357, %r20331;
	mov.u32 	%r20358, %r20331;
	mov.u32 	%r20359, %r20331;
	mov.u32 	%r20360, %r20331;
	mov.u32 	%r20361, %r20331;
	mov.u32 	%r20362, %r20331;
	mov.u32 	%r20363, %r20331;
	mov.u32 	%r20364, %r20331;
	mov.u32 	%r20365, %r20331;
	mov.u32 	%r20366, %r20331;
	mov.u32 	%r20367, %r20331;
	mov.u32 	%r20368, %r20331;
	mov.u32 	%r20369, %r20331;
	mov.u32 	%r20370, %r20331;
	bra.uni 	$L__BB1_321;

$L__BB1_385:
	// begin inline asm
	prmt.b32 %r20371, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	mov.u32 	%r20379, 0;
	// begin inline asm
	prmt.b32 %r20378, %r11899, %r20379, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	st.local.v4.u32 	[%rd8], {%r20379, %r20379, %r20379, %r20379};
	st.local.v4.u32 	[%rd7], {%r20379, %r20379, %r20379, %r20379};
	st.local.v4.u32 	[%rd6], {%r20379, %r20379, %r20379, %r20379};
	st.local.v4.u32 	[%rd5], {%r20379, %r20379, %r20379, %r20379};
	st.local.v4.u32 	[%rd4], {%r20379, %r20379, %r20379, %r20379};
	st.local.v4.u32 	[%rd3], {%r20379, %r20379, %r20379, %r20379};
	mov.u32 	%r20380, %r20379;
	mov.u32 	%r20381, %r20379;
	mov.u32 	%r20382, %r20379;
	mov.u32 	%r20383, %r20379;
	mov.u32 	%r20384, %r20379;
	mov.u32 	%r20385, %r20379;
	mov.u32 	%r20386, %r20379;
	mov.u32 	%r20387, %r20379;
	mov.u32 	%r20388, %r20379;
	mov.u32 	%r20389, %r20379;
	mov.u32 	%r20390, %r20379;
	mov.u32 	%r20391, %r20379;
	mov.u32 	%r20392, %r20379;
	mov.u32 	%r20393, %r20379;
	mov.u32 	%r20394, %r20379;
	mov.u32 	%r20395, %r20379;
	mov.u32 	%r20396, %r20379;
	mov.u32 	%r20397, %r20379;
	mov.u32 	%r20398, %r20379;
	mov.u32 	%r20399, %r20379;
	mov.u32 	%r20400, %r20379;
	mov.u32 	%r20401, %r20379;
	mov.u32 	%r20402, %r20379;
	bra.uni 	$L__BB1_399;

$L__BB1_307:
	mov.u32 	%r20315, 0;
	// begin inline asm
	prmt.b32 %r20366, %r20315, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20359, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20360, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20361, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11919, %r11917, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11917, %r11915, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11915, %r11913, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11899, %r20315, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	st.local.v4.u32 	[%rd8], {%r20315, %r20315, %r20315, %r20315};
	st.local.v4.u32 	[%rd7], {%r20315, %r20315, %r20315, %r20315};
	st.local.v4.u32 	[%rd6], {%r20315, %r20315, %r20315, %r20315};
	st.local.v4.u32 	[%rd5], {%r20315, %r20315, %r20315, %r20315};
	st.local.v4.u32 	[%rd4], {%r20315, %r20315, %r20315, %r20315};
	st.local.v4.u32 	[%rd3], {%r20315, %r20315, %r20315, %r20315};
	mov.u32 	%r20316, %r20315;
	mov.u32 	%r20317, %r20315;
	mov.u32 	%r20318, %r20315;
	mov.u32 	%r20319, %r20315;
	mov.u32 	%r20320, %r20315;
	mov.u32 	%r20321, %r20315;
	mov.u32 	%r20322, %r20315;
	mov.u32 	%r20323, %r20315;
	mov.u32 	%r20324, %r20315;
	mov.u32 	%r20325, %r20315;
	mov.u32 	%r20326, %r20315;
	mov.u32 	%r20327, %r20315;
	mov.u32 	%r20328, %r20315;
	mov.u32 	%r20329, %r20315;
	mov.u32 	%r20330, %r20315;
	mov.u32 	%r20331, %r20315;
	mov.u32 	%r20332, %r20315;
	mov.u32 	%r20333, %r20315;
	mov.u32 	%r20334, %r20315;
	mov.u32 	%r20335, %r20315;
	mov.u32 	%r20336, %r20315;
	mov.u32 	%r20337, %r20315;
	mov.u32 	%r20338, %r20315;
	mov.u32 	%r20363, %r20315;
	mov.u32 	%r20364, %r20315;
	mov.u32 	%r20365, %r20315;
	mov.u32 	%r20367, %r20315;
	mov.u32 	%r20368, %r20315;
	mov.u32 	%r20369, %r20315;
	mov.u32 	%r20370, %r20315;
	bra.uni 	$L__BB1_321;

$L__BB1_395:
	// begin inline asm
	prmt.b32 %r20371, %r11953, %r11951, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	// begin inline asm
	prmt.b32 %r20392, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	// begin inline asm
	prmt.b32 %r20393, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20393;
	// begin inline asm
	prmt.b32 %r20394, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20394;
	// begin inline asm
	prmt.b32 %r20395, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20395;
	// begin inline asm
	prmt.b32 %r20396, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20396;
	// begin inline asm
	prmt.b32 %r20397, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20397;
	mov.u32 	%r20399, 0;
	// begin inline asm
	prmt.b32 %r20398, %r11899, %r20399, %r1825;
	// end inline asm
	st.local.u32 	[%rd4], %r20398;
	st.local.v4.u32 	[%rd3], {%r20399, %r20399, %r20399, %r20399};
	mov.u32 	%r20400, %r20399;
	mov.u32 	%r20401, %r20399;
	mov.u32 	%r20402, %r20399;
	bra.uni 	$L__BB1_399;

$L__BB1_317:
	mov.u32 	%r20335, 0;
	// begin inline asm
	prmt.b32 %r20346, %r20335, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11953, %r11951, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	// begin inline asm
	prmt.b32 %r20329, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20329;
	// begin inline asm
	prmt.b32 %r20330, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20330;
	// begin inline asm
	prmt.b32 %r20331, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20331;
	// begin inline asm
	prmt.b32 %r20332, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20332;
	// begin inline asm
	prmt.b32 %r20333, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20333;
	// begin inline asm
	prmt.b32 %r20334, %r11899, %r20335, %r1825;
	// end inline asm
	st.local.u32 	[%rd4], %r20334;
	st.local.v4.u32 	[%rd3], {%r20335, %r20335, %r20335, %r20335};
	mov.u32 	%r20336, %r20335;
	mov.u32 	%r20337, %r20335;
	mov.u32 	%r20338, %r20335;
	mov.u32 	%r20343, %r20335;
	mov.u32 	%r20344, %r20335;
	mov.u32 	%r20345, %r20335;
	mov.u32 	%r20347, %r20335;
	mov.u32 	%r20348, %r20335;
	mov.u32 	%r20349, %r20335;
	mov.u32 	%r20350, %r20335;
	mov.u32 	%r20351, %r20335;
	mov.u32 	%r20352, %r20335;
	mov.u32 	%r20353, %r20335;
	mov.u32 	%r20354, %r20335;
	mov.u32 	%r20355, %r20335;
	mov.u32 	%r20356, %r20335;
	mov.u32 	%r20357, %r20335;
	mov.u32 	%r20358, %r20335;
	mov.u32 	%r20359, %r20335;
	mov.u32 	%r20360, %r20335;
	mov.u32 	%r20361, %r20335;
	mov.u32 	%r20362, %r20335;
	mov.u32 	%r20363, %r20335;
	mov.u32 	%r20364, %r20335;
	mov.u32 	%r20365, %r20335;
	mov.u32 	%r20366, %r20335;
	mov.u32 	%r20367, %r20335;
	mov.u32 	%r20368, %r20335;
	mov.u32 	%r20369, %r20335;
	mov.u32 	%r20370, %r20335;
	bra.uni 	$L__BB1_321;

$L__BB1_387:
	// begin inline asm
	prmt.b32 %r20371, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	mov.u32 	%r20383, 0;
	// begin inline asm
	prmt.b32 %r20382, %r11899, %r20383, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	st.local.v4.u32 	[%rd7], {%r20383, %r20383, %r20383, %r20383};
	st.local.v4.u32 	[%rd6], {%r20383, %r20383, %r20383, %r20383};
	st.local.v4.u32 	[%rd5], {%r20383, %r20383, %r20383, %r20383};
	st.local.v4.u32 	[%rd4], {%r20383, %r20383, %r20383, %r20383};
	st.local.v4.u32 	[%rd3], {%r20383, %r20383, %r20383, %r20383};
	mov.u32 	%r20384, %r20383;
	mov.u32 	%r20385, %r20383;
	mov.u32 	%r20386, %r20383;
	mov.u32 	%r20387, %r20383;
	mov.u32 	%r20388, %r20383;
	mov.u32 	%r20389, %r20383;
	mov.u32 	%r20390, %r20383;
	mov.u32 	%r20391, %r20383;
	mov.u32 	%r20392, %r20383;
	mov.u32 	%r20393, %r20383;
	mov.u32 	%r20394, %r20383;
	mov.u32 	%r20395, %r20383;
	mov.u32 	%r20396, %r20383;
	mov.u32 	%r20397, %r20383;
	mov.u32 	%r20398, %r20383;
	mov.u32 	%r20399, %r20383;
	mov.u32 	%r20400, %r20383;
	mov.u32 	%r20401, %r20383;
	mov.u32 	%r20402, %r20383;
	bra.uni 	$L__BB1_399;

$L__BB1_309:
	mov.u32 	%r20319, 0;
	// begin inline asm
	prmt.b32 %r20362, %r20319, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11899, %r20319, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	st.local.v4.u32 	[%rd7], {%r20319, %r20319, %r20319, %r20319};
	st.local.v4.u32 	[%rd6], {%r20319, %r20319, %r20319, %r20319};
	st.local.v4.u32 	[%rd5], {%r20319, %r20319, %r20319, %r20319};
	st.local.v4.u32 	[%rd4], {%r20319, %r20319, %r20319, %r20319};
	st.local.v4.u32 	[%rd3], {%r20319, %r20319, %r20319, %r20319};
	mov.u32 	%r20320, %r20319;
	mov.u32 	%r20321, %r20319;
	mov.u32 	%r20322, %r20319;
	mov.u32 	%r20323, %r20319;
	mov.u32 	%r20324, %r20319;
	mov.u32 	%r20325, %r20319;
	mov.u32 	%r20326, %r20319;
	mov.u32 	%r20327, %r20319;
	mov.u32 	%r20328, %r20319;
	mov.u32 	%r20329, %r20319;
	mov.u32 	%r20330, %r20319;
	mov.u32 	%r20331, %r20319;
	mov.u32 	%r20332, %r20319;
	mov.u32 	%r20333, %r20319;
	mov.u32 	%r20334, %r20319;
	mov.u32 	%r20335, %r20319;
	mov.u32 	%r20336, %r20319;
	mov.u32 	%r20337, %r20319;
	mov.u32 	%r20338, %r20319;
	mov.u32 	%r20359, %r20319;
	mov.u32 	%r20360, %r20319;
	mov.u32 	%r20361, %r20319;
	mov.u32 	%r20363, %r20319;
	mov.u32 	%r20364, %r20319;
	mov.u32 	%r20365, %r20319;
	mov.u32 	%r20366, %r20319;
	mov.u32 	%r20367, %r20319;
	mov.u32 	%r20368, %r20319;
	mov.u32 	%r20369, %r20319;
	mov.u32 	%r20370, %r20319;
	bra.uni 	$L__BB1_321;

$L__BB1_391:
	// begin inline asm
	prmt.b32 %r20371, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	mov.u32 	%r20391, 0;
	// begin inline asm
	prmt.b32 %r20390, %r11899, %r20391, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	st.local.v4.u32 	[%rd5], {%r20391, %r20391, %r20391, %r20391};
	st.local.v4.u32 	[%rd4], {%r20391, %r20391, %r20391, %r20391};
	st.local.v4.u32 	[%rd3], {%r20391, %r20391, %r20391, %r20391};
	mov.u32 	%r20392, %r20391;
	mov.u32 	%r20393, %r20391;
	mov.u32 	%r20394, %r20391;
	mov.u32 	%r20395, %r20391;
	mov.u32 	%r20396, %r20391;
	mov.u32 	%r20397, %r20391;
	mov.u32 	%r20398, %r20391;
	mov.u32 	%r20399, %r20391;
	mov.u32 	%r20400, %r20391;
	mov.u32 	%r20401, %r20391;
	mov.u32 	%r20402, %r20391;
	bra.uni 	$L__BB1_399;

$L__BB1_313:
	mov.u32 	%r20327, 0;
	// begin inline asm
	prmt.b32 %r20354, %r20327, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11899, %r20327, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	st.local.v4.u32 	[%rd5], {%r20327, %r20327, %r20327, %r20327};
	st.local.v4.u32 	[%rd4], {%r20327, %r20327, %r20327, %r20327};
	st.local.v4.u32 	[%rd3], {%r20327, %r20327, %r20327, %r20327};
	mov.u32 	%r20328, %r20327;
	mov.u32 	%r20329, %r20327;
	mov.u32 	%r20330, %r20327;
	mov.u32 	%r20331, %r20327;
	mov.u32 	%r20332, %r20327;
	mov.u32 	%r20333, %r20327;
	mov.u32 	%r20334, %r20327;
	mov.u32 	%r20335, %r20327;
	mov.u32 	%r20336, %r20327;
	mov.u32 	%r20337, %r20327;
	mov.u32 	%r20338, %r20327;
	mov.u32 	%r20351, %r20327;
	mov.u32 	%r20352, %r20327;
	mov.u32 	%r20353, %r20327;
	mov.u32 	%r20355, %r20327;
	mov.u32 	%r20356, %r20327;
	mov.u32 	%r20357, %r20327;
	mov.u32 	%r20358, %r20327;
	mov.u32 	%r20359, %r20327;
	mov.u32 	%r20360, %r20327;
	mov.u32 	%r20361, %r20327;
	mov.u32 	%r20362, %r20327;
	mov.u32 	%r20363, %r20327;
	mov.u32 	%r20364, %r20327;
	mov.u32 	%r20365, %r20327;
	mov.u32 	%r20366, %r20327;
	mov.u32 	%r20367, %r20327;
	mov.u32 	%r20368, %r20327;
	mov.u32 	%r20369, %r20327;
	mov.u32 	%r20370, %r20327;
	bra.uni 	$L__BB1_321;

$L__BB1_383:
	// begin inline asm
	prmt.b32 %r20371, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	mov.u32 	%r20375, 0;
	// begin inline asm
	prmt.b32 %r20374, %r11899, %r20375, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	st.local.v4.u32 	[%rd9], {%r20375, %r20375, %r20375, %r20375};
	st.local.v4.u32 	[%rd8], {%r20375, %r20375, %r20375, %r20375};
	st.local.v4.u32 	[%rd7], {%r20375, %r20375, %r20375, %r20375};
	st.local.v4.u32 	[%rd6], {%r20375, %r20375, %r20375, %r20375};
	st.local.v4.u32 	[%rd5], {%r20375, %r20375, %r20375, %r20375};
	st.local.v4.u32 	[%rd4], {%r20375, %r20375, %r20375, %r20375};
	st.local.v4.u32 	[%rd3], {%r20375, %r20375, %r20375, %r20375};
	mov.u32 	%r20376, %r20375;
	mov.u32 	%r20377, %r20375;
	mov.u32 	%r20378, %r20375;
	mov.u32 	%r20379, %r20375;
	mov.u32 	%r20380, %r20375;
	mov.u32 	%r20381, %r20375;
	mov.u32 	%r20382, %r20375;
	mov.u32 	%r20383, %r20375;
	mov.u32 	%r20384, %r20375;
	mov.u32 	%r20385, %r20375;
	mov.u32 	%r20386, %r20375;
	mov.u32 	%r20387, %r20375;
	mov.u32 	%r20388, %r20375;
	mov.u32 	%r20389, %r20375;
	mov.u32 	%r20390, %r20375;
	mov.u32 	%r20391, %r20375;
	mov.u32 	%r20392, %r20375;
	mov.u32 	%r20393, %r20375;
	mov.u32 	%r20394, %r20375;
	mov.u32 	%r20395, %r20375;
	mov.u32 	%r20396, %r20375;
	mov.u32 	%r20397, %r20375;
	mov.u32 	%r20398, %r20375;
	mov.u32 	%r20399, %r20375;
	mov.u32 	%r20400, %r20375;
	mov.u32 	%r20401, %r20375;
	mov.u32 	%r20402, %r20375;
	bra.uni 	$L__BB1_399;

$L__BB1_305:
	mov.u32 	%r20311, 0;
	// begin inline asm
	prmt.b32 %r20370, %r20311, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20363, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20364, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20365, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20366, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20359, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20360, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20361, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11919, %r11917, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11917, %r11915, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11915, %r11913, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11913, %r11911, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11911, %r11909, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11909, %r11907, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11907, %r11905, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11899, %r20311, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	st.local.v4.u32 	[%rd9], {%r20311, %r20311, %r20311, %r20311};
	st.local.v4.u32 	[%rd8], {%r20311, %r20311, %r20311, %r20311};
	st.local.v4.u32 	[%rd7], {%r20311, %r20311, %r20311, %r20311};
	st.local.v4.u32 	[%rd6], {%r20311, %r20311, %r20311, %r20311};
	st.local.v4.u32 	[%rd5], {%r20311, %r20311, %r20311, %r20311};
	st.local.v4.u32 	[%rd4], {%r20311, %r20311, %r20311, %r20311};
	st.local.v4.u32 	[%rd3], {%r20311, %r20311, %r20311, %r20311};
	mov.u32 	%r20312, %r20311;
	mov.u32 	%r20313, %r20311;
	mov.u32 	%r20314, %r20311;
	mov.u32 	%r20315, %r20311;
	mov.u32 	%r20316, %r20311;
	mov.u32 	%r20317, %r20311;
	mov.u32 	%r20318, %r20311;
	mov.u32 	%r20319, %r20311;
	mov.u32 	%r20320, %r20311;
	mov.u32 	%r20321, %r20311;
	mov.u32 	%r20322, %r20311;
	mov.u32 	%r20323, %r20311;
	mov.u32 	%r20324, %r20311;
	mov.u32 	%r20325, %r20311;
	mov.u32 	%r20326, %r20311;
	mov.u32 	%r20327, %r20311;
	mov.u32 	%r20328, %r20311;
	mov.u32 	%r20329, %r20311;
	mov.u32 	%r20330, %r20311;
	mov.u32 	%r20331, %r20311;
	mov.u32 	%r20332, %r20311;
	mov.u32 	%r20333, %r20311;
	mov.u32 	%r20334, %r20311;
	mov.u32 	%r20335, %r20311;
	mov.u32 	%r20336, %r20311;
	mov.u32 	%r20337, %r20311;
	mov.u32 	%r20338, %r20311;
	mov.u32 	%r20367, %r20311;
	mov.u32 	%r20368, %r20311;
	mov.u32 	%r20369, %r20311;
	bra.uni 	$L__BB1_321;

$L__BB1_397:
	// begin inline asm
	prmt.b32 %r20371, %r11959, %r11957, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11957, %r11955, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11955, %r11953, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11953, %r11951, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	// begin inline asm
	prmt.b32 %r20392, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	// begin inline asm
	prmt.b32 %r20393, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20393;
	// begin inline asm
	prmt.b32 %r20394, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20394;
	// begin inline asm
	prmt.b32 %r20395, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20395;
	// begin inline asm
	prmt.b32 %r20396, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20396;
	// begin inline asm
	prmt.b32 %r20397, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20397;
	// begin inline asm
	prmt.b32 %r20398, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd4], %r20398;
	// begin inline asm
	prmt.b32 %r20399, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+12], %r20399;
	// begin inline asm
	prmt.b32 %r20400, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+8], %r20400;
	mov.u32 	%r20402, 0;
	// begin inline asm
	prmt.b32 %r20401, %r11899, %r20402, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd3], {%r20402, %r20401};
	bra.uni 	$L__BB1_399;

$L__BB1_396:
	// begin inline asm
	prmt.b32 %r20371, %r11957, %r11955, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11955, %r11953, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11953, %r11951, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	// begin inline asm
	prmt.b32 %r20392, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	// begin inline asm
	prmt.b32 %r20393, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20393;
	// begin inline asm
	prmt.b32 %r20394, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20394;
	// begin inline asm
	prmt.b32 %r20395, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20395;
	// begin inline asm
	prmt.b32 %r20396, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20396;
	// begin inline asm
	prmt.b32 %r20397, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20397;
	// begin inline asm
	prmt.b32 %r20398, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd4], %r20398;
	// begin inline asm
	prmt.b32 %r20399, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+12], %r20399;
	mov.u32 	%r20401, 0;
	// begin inline asm
	prmt.b32 %r20400, %r11899, %r20401, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+8], %r20400;
	st.local.v2.u32 	[%rd3], {%r20401, %r20401};
	mov.u32 	%r20402, %r20401;
	bra.uni 	$L__BB1_399;

$L__BB1_319:
	mov.u32 	%r20338, 0;
	// begin inline asm
	prmt.b32 %r20341, %r20338, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11959, %r11957, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11957, %r11955, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11955, %r11953, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11953, %r11951, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	// begin inline asm
	prmt.b32 %r20329, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20329;
	// begin inline asm
	prmt.b32 %r20330, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20330;
	// begin inline asm
	prmt.b32 %r20331, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20331;
	// begin inline asm
	prmt.b32 %r20332, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20332;
	// begin inline asm
	prmt.b32 %r20333, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20333;
	// begin inline asm
	prmt.b32 %r20334, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd4], %r20334;
	// begin inline asm
	prmt.b32 %r20335, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+12], %r20335;
	// begin inline asm
	prmt.b32 %r20336, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+8], %r20336;
	// begin inline asm
	prmt.b32 %r20337, %r11899, %r20338, %r1825;
	// end inline asm
	st.local.v2.u32 	[%rd3], {%r20338, %r20337};
	mov.u32 	%r20339, %r20338;
	mov.u32 	%r20340, %r20338;
	mov.u32 	%r20343, %r20338;
	mov.u32 	%r20344, %r20338;
	mov.u32 	%r20345, %r20338;
	mov.u32 	%r20346, %r20338;
	mov.u32 	%r20347, %r20338;
	mov.u32 	%r20348, %r20338;
	mov.u32 	%r20349, %r20338;
	mov.u32 	%r20350, %r20338;
	mov.u32 	%r20351, %r20338;
	mov.u32 	%r20352, %r20338;
	mov.u32 	%r20353, %r20338;
	mov.u32 	%r20354, %r20338;
	mov.u32 	%r20355, %r20338;
	mov.u32 	%r20356, %r20338;
	mov.u32 	%r20357, %r20338;
	mov.u32 	%r20358, %r20338;
	mov.u32 	%r20359, %r20338;
	mov.u32 	%r20360, %r20338;
	mov.u32 	%r20361, %r20338;
	mov.u32 	%r20362, %r20338;
	mov.u32 	%r20363, %r20338;
	mov.u32 	%r20364, %r20338;
	mov.u32 	%r20365, %r20338;
	mov.u32 	%r20366, %r20338;
	mov.u32 	%r20367, %r20338;
	mov.u32 	%r20368, %r20338;
	mov.u32 	%r20369, %r20338;
	mov.u32 	%r20370, %r20338;
	bra.uni 	$L__BB1_321;

$L__BB1_318:
	mov.u32 	%r20337, 0;
	// begin inline asm
	prmt.b32 %r20340, %r20337, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11957, %r11955, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11955, %r11953, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11953, %r11951, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	// begin inline asm
	prmt.b32 %r20329, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20329;
	// begin inline asm
	prmt.b32 %r20330, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20330;
	// begin inline asm
	prmt.b32 %r20331, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20331;
	// begin inline asm
	prmt.b32 %r20332, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20332;
	// begin inline asm
	prmt.b32 %r20333, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20333;
	// begin inline asm
	prmt.b32 %r20334, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd4], %r20334;
	// begin inline asm
	prmt.b32 %r20335, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+12], %r20335;
	// begin inline asm
	prmt.b32 %r20336, %r11899, %r20337, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+8], %r20336;
	st.local.v2.u32 	[%rd3], {%r20337, %r20337};
	mov.u32 	%r20338, %r20337;
	mov.u32 	%r20339, %r20337;
	mov.u32 	%r20343, %r20337;
	mov.u32 	%r20344, %r20337;
	mov.u32 	%r20345, %r20337;
	mov.u32 	%r20346, %r20337;
	mov.u32 	%r20347, %r20337;
	mov.u32 	%r20348, %r20337;
	mov.u32 	%r20349, %r20337;
	mov.u32 	%r20350, %r20337;
	mov.u32 	%r20351, %r20337;
	mov.u32 	%r20352, %r20337;
	mov.u32 	%r20353, %r20337;
	mov.u32 	%r20354, %r20337;
	mov.u32 	%r20355, %r20337;
	mov.u32 	%r20356, %r20337;
	mov.u32 	%r20357, %r20337;
	mov.u32 	%r20358, %r20337;
	mov.u32 	%r20359, %r20337;
	mov.u32 	%r20360, %r20337;
	mov.u32 	%r20361, %r20337;
	mov.u32 	%r20362, %r20337;
	mov.u32 	%r20363, %r20337;
	mov.u32 	%r20364, %r20337;
	mov.u32 	%r20365, %r20337;
	mov.u32 	%r20366, %r20337;
	mov.u32 	%r20367, %r20337;
	mov.u32 	%r20368, %r20337;
	mov.u32 	%r20369, %r20337;
	mov.u32 	%r20370, %r20337;
	bra.uni 	$L__BB1_321;

$L__BB1_388:
	// begin inline asm
	prmt.b32 %r20371, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	mov.u32 	%r20385, 0;
	// begin inline asm
	prmt.b32 %r20384, %r11899, %r20385, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	st.local.v2.u32 	[%rd7], {%r20385, %r20385};
	st.local.v4.u32 	[%rd6], {%r20385, %r20385, %r20385, %r20385};
	st.local.v4.u32 	[%rd5], {%r20385, %r20385, %r20385, %r20385};
	st.local.v4.u32 	[%rd4], {%r20385, %r20385, %r20385, %r20385};
	st.local.v4.u32 	[%rd3], {%r20385, %r20385, %r20385, %r20385};
	mov.u32 	%r20386, %r20385;
	mov.u32 	%r20387, %r20385;
	mov.u32 	%r20388, %r20385;
	mov.u32 	%r20389, %r20385;
	mov.u32 	%r20390, %r20385;
	mov.u32 	%r20391, %r20385;
	mov.u32 	%r20392, %r20385;
	mov.u32 	%r20393, %r20385;
	mov.u32 	%r20394, %r20385;
	mov.u32 	%r20395, %r20385;
	mov.u32 	%r20396, %r20385;
	mov.u32 	%r20397, %r20385;
	mov.u32 	%r20398, %r20385;
	mov.u32 	%r20399, %r20385;
	mov.u32 	%r20400, %r20385;
	mov.u32 	%r20401, %r20385;
	mov.u32 	%r20402, %r20385;
	bra.uni 	$L__BB1_399;

$L__BB1_310:
	mov.u32 	%r20321, 0;
	// begin inline asm
	prmt.b32 %r20356, %r20321, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11899, %r20321, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	st.local.v2.u32 	[%rd7], {%r20321, %r20321};
	st.local.v4.u32 	[%rd6], {%r20321, %r20321, %r20321, %r20321};
	st.local.v4.u32 	[%rd5], {%r20321, %r20321, %r20321, %r20321};
	st.local.v4.u32 	[%rd4], {%r20321, %r20321, %r20321, %r20321};
	st.local.v4.u32 	[%rd3], {%r20321, %r20321, %r20321, %r20321};
	mov.u32 	%r20322, %r20321;
	mov.u32 	%r20323, %r20321;
	mov.u32 	%r20324, %r20321;
	mov.u32 	%r20325, %r20321;
	mov.u32 	%r20326, %r20321;
	mov.u32 	%r20327, %r20321;
	mov.u32 	%r20328, %r20321;
	mov.u32 	%r20329, %r20321;
	mov.u32 	%r20330, %r20321;
	mov.u32 	%r20331, %r20321;
	mov.u32 	%r20332, %r20321;
	mov.u32 	%r20333, %r20321;
	mov.u32 	%r20334, %r20321;
	mov.u32 	%r20335, %r20321;
	mov.u32 	%r20336, %r20321;
	mov.u32 	%r20337, %r20321;
	mov.u32 	%r20338, %r20321;
	mov.u32 	%r20355, %r20321;
	mov.u32 	%r20359, %r20321;
	mov.u32 	%r20360, %r20321;
	mov.u32 	%r20361, %r20321;
	mov.u32 	%r20362, %r20321;
	mov.u32 	%r20363, %r20321;
	mov.u32 	%r20364, %r20321;
	mov.u32 	%r20365, %r20321;
	mov.u32 	%r20366, %r20321;
	mov.u32 	%r20367, %r20321;
	mov.u32 	%r20368, %r20321;
	mov.u32 	%r20369, %r20321;
	mov.u32 	%r20370, %r20321;
	bra.uni 	$L__BB1_321;

$L__BB1_392:
	// begin inline asm
	prmt.b32 %r20371, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	mov.u32 	%r20393, 0;
	// begin inline asm
	prmt.b32 %r20392, %r11899, %r20393, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	st.local.v2.u32 	[%rd5], {%r20393, %r20393};
	st.local.v4.u32 	[%rd4], {%r20393, %r20393, %r20393, %r20393};
	st.local.v4.u32 	[%rd3], {%r20393, %r20393, %r20393, %r20393};
	mov.u32 	%r20394, %r20393;
	mov.u32 	%r20395, %r20393;
	mov.u32 	%r20396, %r20393;
	mov.u32 	%r20397, %r20393;
	mov.u32 	%r20398, %r20393;
	mov.u32 	%r20399, %r20393;
	mov.u32 	%r20400, %r20393;
	mov.u32 	%r20401, %r20393;
	mov.u32 	%r20402, %r20393;
	bra.uni 	$L__BB1_399;

$L__BB1_314:
	mov.u32 	%r20329, 0;
	// begin inline asm
	prmt.b32 %r20348, %r20329, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11899, %r20329, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	st.local.v2.u32 	[%rd5], {%r20329, %r20329};
	st.local.v4.u32 	[%rd4], {%r20329, %r20329, %r20329, %r20329};
	st.local.v4.u32 	[%rd3], {%r20329, %r20329, %r20329, %r20329};
	mov.u32 	%r20330, %r20329;
	mov.u32 	%r20331, %r20329;
	mov.u32 	%r20332, %r20329;
	mov.u32 	%r20333, %r20329;
	mov.u32 	%r20334, %r20329;
	mov.u32 	%r20335, %r20329;
	mov.u32 	%r20336, %r20329;
	mov.u32 	%r20337, %r20329;
	mov.u32 	%r20338, %r20329;
	mov.u32 	%r20347, %r20329;
	mov.u32 	%r20351, %r20329;
	mov.u32 	%r20352, %r20329;
	mov.u32 	%r20353, %r20329;
	mov.u32 	%r20354, %r20329;
	mov.u32 	%r20355, %r20329;
	mov.u32 	%r20356, %r20329;
	mov.u32 	%r20357, %r20329;
	mov.u32 	%r20358, %r20329;
	mov.u32 	%r20359, %r20329;
	mov.u32 	%r20360, %r20329;
	mov.u32 	%r20361, %r20329;
	mov.u32 	%r20362, %r20329;
	mov.u32 	%r20363, %r20329;
	mov.u32 	%r20364, %r20329;
	mov.u32 	%r20365, %r20329;
	mov.u32 	%r20366, %r20329;
	mov.u32 	%r20367, %r20329;
	mov.u32 	%r20368, %r20329;
	mov.u32 	%r20369, %r20329;
	mov.u32 	%r20370, %r20329;
	bra.uni 	$L__BB1_321;

$L__BB1_384:
	// begin inline asm
	prmt.b32 %r20371, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	mov.u32 	%r20377, 0;
	// begin inline asm
	prmt.b32 %r20376, %r11899, %r20377, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	st.local.v2.u32 	[%rd9], {%r20377, %r20377};
	st.local.v4.u32 	[%rd8], {%r20377, %r20377, %r20377, %r20377};
	st.local.v4.u32 	[%rd7], {%r20377, %r20377, %r20377, %r20377};
	st.local.v4.u32 	[%rd6], {%r20377, %r20377, %r20377, %r20377};
	st.local.v4.u32 	[%rd5], {%r20377, %r20377, %r20377, %r20377};
	st.local.v4.u32 	[%rd4], {%r20377, %r20377, %r20377, %r20377};
	st.local.v4.u32 	[%rd3], {%r20377, %r20377, %r20377, %r20377};
	mov.u32 	%r20378, %r20377;
	mov.u32 	%r20379, %r20377;
	mov.u32 	%r20380, %r20377;
	mov.u32 	%r20381, %r20377;
	mov.u32 	%r20382, %r20377;
	mov.u32 	%r20383, %r20377;
	mov.u32 	%r20384, %r20377;
	mov.u32 	%r20385, %r20377;
	mov.u32 	%r20386, %r20377;
	mov.u32 	%r20387, %r20377;
	mov.u32 	%r20388, %r20377;
	mov.u32 	%r20389, %r20377;
	mov.u32 	%r20390, %r20377;
	mov.u32 	%r20391, %r20377;
	mov.u32 	%r20392, %r20377;
	mov.u32 	%r20393, %r20377;
	mov.u32 	%r20394, %r20377;
	mov.u32 	%r20395, %r20377;
	mov.u32 	%r20396, %r20377;
	mov.u32 	%r20397, %r20377;
	mov.u32 	%r20398, %r20377;
	mov.u32 	%r20399, %r20377;
	mov.u32 	%r20400, %r20377;
	mov.u32 	%r20401, %r20377;
	mov.u32 	%r20402, %r20377;
	bra.uni 	$L__BB1_399;

$L__BB1_306:
	mov.u32 	%r20313, 0;
	// begin inline asm
	prmt.b32 %r20364, %r20313, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20365, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20366, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20359, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20360, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20361, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11919, %r11917, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11917, %r11915, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11915, %r11913, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11913, %r11911, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11911, %r11909, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11899, %r20313, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	st.local.v2.u32 	[%rd9], {%r20313, %r20313};
	st.local.v4.u32 	[%rd8], {%r20313, %r20313, %r20313, %r20313};
	st.local.v4.u32 	[%rd7], {%r20313, %r20313, %r20313, %r20313};
	st.local.v4.u32 	[%rd6], {%r20313, %r20313, %r20313, %r20313};
	st.local.v4.u32 	[%rd5], {%r20313, %r20313, %r20313, %r20313};
	st.local.v4.u32 	[%rd4], {%r20313, %r20313, %r20313, %r20313};
	st.local.v4.u32 	[%rd3], {%r20313, %r20313, %r20313, %r20313};
	mov.u32 	%r20314, %r20313;
	mov.u32 	%r20315, %r20313;
	mov.u32 	%r20316, %r20313;
	mov.u32 	%r20317, %r20313;
	mov.u32 	%r20318, %r20313;
	mov.u32 	%r20319, %r20313;
	mov.u32 	%r20320, %r20313;
	mov.u32 	%r20321, %r20313;
	mov.u32 	%r20322, %r20313;
	mov.u32 	%r20323, %r20313;
	mov.u32 	%r20324, %r20313;
	mov.u32 	%r20325, %r20313;
	mov.u32 	%r20326, %r20313;
	mov.u32 	%r20327, %r20313;
	mov.u32 	%r20328, %r20313;
	mov.u32 	%r20329, %r20313;
	mov.u32 	%r20330, %r20313;
	mov.u32 	%r20331, %r20313;
	mov.u32 	%r20332, %r20313;
	mov.u32 	%r20333, %r20313;
	mov.u32 	%r20334, %r20313;
	mov.u32 	%r20335, %r20313;
	mov.u32 	%r20336, %r20313;
	mov.u32 	%r20337, %r20313;
	mov.u32 	%r20338, %r20313;
	mov.u32 	%r20363, %r20313;
	mov.u32 	%r20367, %r20313;
	mov.u32 	%r20368, %r20313;
	mov.u32 	%r20369, %r20313;
	mov.u32 	%r20370, %r20313;
	bra.uni 	$L__BB1_321;

$L__BB1_394:
	// begin inline asm
	prmt.b32 %r20371, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	// begin inline asm
	prmt.b32 %r20392, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	// begin inline asm
	prmt.b32 %r20393, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20393;
	// begin inline asm
	prmt.b32 %r20394, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20394;
	// begin inline asm
	prmt.b32 %r20395, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20395;
	mov.u32 	%r20397, 0;
	// begin inline asm
	prmt.b32 %r20396, %r11899, %r20397, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20396;
	st.local.v2.u32 	[%rd4], {%r20397, %r20397};
	st.local.v4.u32 	[%rd3], {%r20397, %r20397, %r20397, %r20397};
	mov.u32 	%r20398, %r20397;
	mov.u32 	%r20399, %r20397;
	mov.u32 	%r20400, %r20397;
	mov.u32 	%r20401, %r20397;
	mov.u32 	%r20402, %r20397;
	bra.uni 	$L__BB1_399;

$L__BB1_316:
	mov.u32 	%r20333, 0;
	// begin inline asm
	prmt.b32 %r20344, %r20333, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	// begin inline asm
	prmt.b32 %r20329, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20329;
	// begin inline asm
	prmt.b32 %r20330, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20330;
	// begin inline asm
	prmt.b32 %r20331, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20331;
	// begin inline asm
	prmt.b32 %r20332, %r11899, %r20333, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20332;
	st.local.v2.u32 	[%rd4], {%r20333, %r20333};
	st.local.v4.u32 	[%rd3], {%r20333, %r20333, %r20333, %r20333};
	mov.u32 	%r20334, %r20333;
	mov.u32 	%r20335, %r20333;
	mov.u32 	%r20336, %r20333;
	mov.u32 	%r20337, %r20333;
	mov.u32 	%r20338, %r20333;
	mov.u32 	%r20343, %r20333;
	mov.u32 	%r20347, %r20333;
	mov.u32 	%r20348, %r20333;
	mov.u32 	%r20349, %r20333;
	mov.u32 	%r20350, %r20333;
	mov.u32 	%r20351, %r20333;
	mov.u32 	%r20352, %r20333;
	mov.u32 	%r20353, %r20333;
	mov.u32 	%r20354, %r20333;
	mov.u32 	%r20355, %r20333;
	mov.u32 	%r20356, %r20333;
	mov.u32 	%r20357, %r20333;
	mov.u32 	%r20358, %r20333;
	mov.u32 	%r20359, %r20333;
	mov.u32 	%r20360, %r20333;
	mov.u32 	%r20361, %r20333;
	mov.u32 	%r20362, %r20333;
	mov.u32 	%r20363, %r20333;
	mov.u32 	%r20364, %r20333;
	mov.u32 	%r20365, %r20333;
	mov.u32 	%r20366, %r20333;
	mov.u32 	%r20367, %r20333;
	mov.u32 	%r20368, %r20333;
	mov.u32 	%r20369, %r20333;
	mov.u32 	%r20370, %r20333;
	bra.uni 	$L__BB1_321;

$L__BB1_386:
	// begin inline asm
	prmt.b32 %r20371, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	mov.u32 	%r20381, 0;
	// begin inline asm
	prmt.b32 %r20380, %r11899, %r20381, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	st.local.v2.u32 	[%rd8], {%r20381, %r20381};
	st.local.v4.u32 	[%rd7], {%r20381, %r20381, %r20381, %r20381};
	st.local.v4.u32 	[%rd6], {%r20381, %r20381, %r20381, %r20381};
	st.local.v4.u32 	[%rd5], {%r20381, %r20381, %r20381, %r20381};
	st.local.v4.u32 	[%rd4], {%r20381, %r20381, %r20381, %r20381};
	st.local.v4.u32 	[%rd3], {%r20381, %r20381, %r20381, %r20381};
	mov.u32 	%r20382, %r20381;
	mov.u32 	%r20383, %r20381;
	mov.u32 	%r20384, %r20381;
	mov.u32 	%r20385, %r20381;
	mov.u32 	%r20386, %r20381;
	mov.u32 	%r20387, %r20381;
	mov.u32 	%r20388, %r20381;
	mov.u32 	%r20389, %r20381;
	mov.u32 	%r20390, %r20381;
	mov.u32 	%r20391, %r20381;
	mov.u32 	%r20392, %r20381;
	mov.u32 	%r20393, %r20381;
	mov.u32 	%r20394, %r20381;
	mov.u32 	%r20395, %r20381;
	mov.u32 	%r20396, %r20381;
	mov.u32 	%r20397, %r20381;
	mov.u32 	%r20398, %r20381;
	mov.u32 	%r20399, %r20381;
	mov.u32 	%r20400, %r20381;
	mov.u32 	%r20401, %r20381;
	mov.u32 	%r20402, %r20381;
	bra.uni 	$L__BB1_399;

$L__BB1_308:
	mov.u32 	%r20317, 0;
	// begin inline asm
	prmt.b32 %r20360, %r20317, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20361, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11919, %r11917, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11899, %r20317, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	st.local.v2.u32 	[%rd8], {%r20317, %r20317};
	st.local.v4.u32 	[%rd7], {%r20317, %r20317, %r20317, %r20317};
	st.local.v4.u32 	[%rd6], {%r20317, %r20317, %r20317, %r20317};
	st.local.v4.u32 	[%rd5], {%r20317, %r20317, %r20317, %r20317};
	st.local.v4.u32 	[%rd4], {%r20317, %r20317, %r20317, %r20317};
	st.local.v4.u32 	[%rd3], {%r20317, %r20317, %r20317, %r20317};
	mov.u32 	%r20318, %r20317;
	mov.u32 	%r20319, %r20317;
	mov.u32 	%r20320, %r20317;
	mov.u32 	%r20321, %r20317;
	mov.u32 	%r20322, %r20317;
	mov.u32 	%r20323, %r20317;
	mov.u32 	%r20324, %r20317;
	mov.u32 	%r20325, %r20317;
	mov.u32 	%r20326, %r20317;
	mov.u32 	%r20327, %r20317;
	mov.u32 	%r20328, %r20317;
	mov.u32 	%r20329, %r20317;
	mov.u32 	%r20330, %r20317;
	mov.u32 	%r20331, %r20317;
	mov.u32 	%r20332, %r20317;
	mov.u32 	%r20333, %r20317;
	mov.u32 	%r20334, %r20317;
	mov.u32 	%r20335, %r20317;
	mov.u32 	%r20336, %r20317;
	mov.u32 	%r20337, %r20317;
	mov.u32 	%r20338, %r20317;
	mov.u32 	%r20359, %r20317;
	mov.u32 	%r20363, %r20317;
	mov.u32 	%r20364, %r20317;
	mov.u32 	%r20365, %r20317;
	mov.u32 	%r20366, %r20317;
	mov.u32 	%r20367, %r20317;
	mov.u32 	%r20368, %r20317;
	mov.u32 	%r20369, %r20317;
	mov.u32 	%r20370, %r20317;
	bra.uni 	$L__BB1_321;

$L__BB1_390:
	// begin inline asm
	prmt.b32 %r20371, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	mov.u32 	%r20389, 0;
	// begin inline asm
	prmt.b32 %r20388, %r11899, %r20389, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	st.local.v2.u32 	[%rd6], {%r20389, %r20389};
	st.local.v4.u32 	[%rd5], {%r20389, %r20389, %r20389, %r20389};
	st.local.v4.u32 	[%rd4], {%r20389, %r20389, %r20389, %r20389};
	st.local.v4.u32 	[%rd3], {%r20389, %r20389, %r20389, %r20389};
	mov.u32 	%r20390, %r20389;
	mov.u32 	%r20391, %r20389;
	mov.u32 	%r20392, %r20389;
	mov.u32 	%r20393, %r20389;
	mov.u32 	%r20394, %r20389;
	mov.u32 	%r20395, %r20389;
	mov.u32 	%r20396, %r20389;
	mov.u32 	%r20397, %r20389;
	mov.u32 	%r20398, %r20389;
	mov.u32 	%r20399, %r20389;
	mov.u32 	%r20400, %r20389;
	mov.u32 	%r20401, %r20389;
	mov.u32 	%r20402, %r20389;
	bra.uni 	$L__BB1_399;

$L__BB1_312:
	mov.u32 	%r20325, 0;
	// begin inline asm
	prmt.b32 %r20352, %r20325, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11899, %r20325, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	st.local.v2.u32 	[%rd6], {%r20325, %r20325};
	st.local.v4.u32 	[%rd5], {%r20325, %r20325, %r20325, %r20325};
	st.local.v4.u32 	[%rd4], {%r20325, %r20325, %r20325, %r20325};
	st.local.v4.u32 	[%rd3], {%r20325, %r20325, %r20325, %r20325};
	mov.u32 	%r20326, %r20325;
	mov.u32 	%r20327, %r20325;
	mov.u32 	%r20328, %r20325;
	mov.u32 	%r20329, %r20325;
	mov.u32 	%r20330, %r20325;
	mov.u32 	%r20331, %r20325;
	mov.u32 	%r20332, %r20325;
	mov.u32 	%r20333, %r20325;
	mov.u32 	%r20334, %r20325;
	mov.u32 	%r20335, %r20325;
	mov.u32 	%r20336, %r20325;
	mov.u32 	%r20337, %r20325;
	mov.u32 	%r20338, %r20325;
	mov.u32 	%r20351, %r20325;
	mov.u32 	%r20355, %r20325;
	mov.u32 	%r20356, %r20325;
	mov.u32 	%r20357, %r20325;
	mov.u32 	%r20358, %r20325;
	mov.u32 	%r20359, %r20325;
	mov.u32 	%r20360, %r20325;
	mov.u32 	%r20361, %r20325;
	mov.u32 	%r20362, %r20325;
	mov.u32 	%r20363, %r20325;
	mov.u32 	%r20364, %r20325;
	mov.u32 	%r20365, %r20325;
	mov.u32 	%r20366, %r20325;
	mov.u32 	%r20367, %r20325;
	mov.u32 	%r20368, %r20325;
	mov.u32 	%r20369, %r20325;
	mov.u32 	%r20370, %r20325;
	bra.uni 	$L__BB1_321;

$L__BB1_382:
	// begin inline asm
	prmt.b32 %r20371, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	mov.u32 	%r20373, 0;
	// begin inline asm
	prmt.b32 %r20372, %r11899, %r20373, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	st.local.v2.u32 	[%rd10], {%r20373, %r20373};
	st.local.v4.u32 	[%rd9], {%r20373, %r20373, %r20373, %r20373};
	st.local.v4.u32 	[%rd8], {%r20373, %r20373, %r20373, %r20373};
	st.local.v4.u32 	[%rd7], {%r20373, %r20373, %r20373, %r20373};
	st.local.v4.u32 	[%rd6], {%r20373, %r20373, %r20373, %r20373};
	st.local.v4.u32 	[%rd5], {%r20373, %r20373, %r20373, %r20373};
	st.local.v4.u32 	[%rd4], {%r20373, %r20373, %r20373, %r20373};
	st.local.v4.u32 	[%rd3], {%r20373, %r20373, %r20373, %r20373};
	mov.u32 	%r20374, %r20373;
	mov.u32 	%r20375, %r20373;
	mov.u32 	%r20376, %r20373;
	mov.u32 	%r20377, %r20373;
	mov.u32 	%r20378, %r20373;
	mov.u32 	%r20379, %r20373;
	mov.u32 	%r20380, %r20373;
	mov.u32 	%r20381, %r20373;
	mov.u32 	%r20382, %r20373;
	mov.u32 	%r20383, %r20373;
	mov.u32 	%r20384, %r20373;
	mov.u32 	%r20385, %r20373;
	mov.u32 	%r20386, %r20373;
	mov.u32 	%r20387, %r20373;
	mov.u32 	%r20388, %r20373;
	mov.u32 	%r20389, %r20373;
	mov.u32 	%r20390, %r20373;
	mov.u32 	%r20391, %r20373;
	mov.u32 	%r20392, %r20373;
	mov.u32 	%r20393, %r20373;
	mov.u32 	%r20394, %r20373;
	mov.u32 	%r20395, %r20373;
	mov.u32 	%r20396, %r20373;
	mov.u32 	%r20397, %r20373;
	mov.u32 	%r20398, %r20373;
	mov.u32 	%r20399, %r20373;
	mov.u32 	%r20400, %r20373;
	mov.u32 	%r20401, %r20373;
	mov.u32 	%r20402, %r20373;
	bra.uni 	$L__BB1_399;

$L__BB1_398:
	// begin inline asm
	prmt.b32 %r20371, %r11961, %r11959, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20371;
	// begin inline asm
	prmt.b32 %r20372, %r11959, %r11957, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20372;
	// begin inline asm
	prmt.b32 %r20373, %r11957, %r11955, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20373;
	// begin inline asm
	prmt.b32 %r20374, %r11955, %r11953, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20374;
	// begin inline asm
	prmt.b32 %r20375, %r11953, %r11951, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20375;
	// begin inline asm
	prmt.b32 %r20376, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20376;
	// begin inline asm
	prmt.b32 %r20377, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20377;
	// begin inline asm
	prmt.b32 %r20378, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20378;
	// begin inline asm
	prmt.b32 %r20379, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20379;
	// begin inline asm
	prmt.b32 %r20380, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20380;
	// begin inline asm
	prmt.b32 %r20381, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20381;
	// begin inline asm
	prmt.b32 %r20382, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20382;
	// begin inline asm
	prmt.b32 %r20383, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20383;
	// begin inline asm
	prmt.b32 %r20384, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20384;
	// begin inline asm
	prmt.b32 %r20385, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20385;
	// begin inline asm
	prmt.b32 %r20386, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20386;
	// begin inline asm
	prmt.b32 %r20387, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20387;
	// begin inline asm
	prmt.b32 %r20388, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20388;
	// begin inline asm
	prmt.b32 %r20389, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20389;
	// begin inline asm
	prmt.b32 %r20390, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20390;
	// begin inline asm
	prmt.b32 %r20391, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20391;
	// begin inline asm
	prmt.b32 %r20392, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20392;
	// begin inline asm
	prmt.b32 %r20393, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20393;
	// begin inline asm
	prmt.b32 %r20394, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20394;
	// begin inline asm
	prmt.b32 %r20395, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20395;
	// begin inline asm
	prmt.b32 %r20396, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20396;
	// begin inline asm
	prmt.b32 %r20397, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20397;
	// begin inline asm
	prmt.b32 %r20398, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd4], %r20398;
	// begin inline asm
	prmt.b32 %r20399, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+12], %r20399;
	// begin inline asm
	prmt.b32 %r20400, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+8], %r20400;
	// begin inline asm
	prmt.b32 %r20401, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+4], %r20401;
	mov.u32 	%r19888, 0;
	// begin inline asm
	prmt.b32 %r20402, %r11899, %r19888, %r1825;
	// end inline asm
	st.local.u32 	[%rd3], %r20402;

$L__BB1_399:
	ld.local.v2.u32 	{%r19890, %r19891}, [%rd1+64];
	or.b32  	%r19894, %r19891, %r20401;
	or.b32  	%r19895, %r19890, %r20402;
	st.local.v2.u32 	[%rd1+64], {%r19895, %r19894};
	ld.local.v2.u32 	{%r19896, %r19897}, [%rd1+72];
	or.b32  	%r19900, %r19897, %r20399;
	or.b32  	%r19901, %r19896, %r20400;
	st.local.v2.u32 	[%rd1+72], {%r19901, %r19900};
	ld.local.v2.u32 	{%r19902, %r19903}, [%rd1+80];
	or.b32  	%r19906, %r19903, %r20397;
	or.b32  	%r19907, %r19902, %r20398;
	st.local.v2.u32 	[%rd1+80], {%r19907, %r19906};
	ld.local.v2.u32 	{%r19908, %r19909}, [%rd1+88];
	or.b32  	%r19912, %r19909, %r20395;
	or.b32  	%r19913, %r19908, %r20396;
	st.local.v2.u32 	[%rd1+88], {%r19913, %r19912};
	ld.local.v2.u32 	{%r19914, %r19915}, [%rd1+96];
	or.b32  	%r19918, %r19915, %r20393;
	or.b32  	%r19919, %r19914, %r20394;
	st.local.v2.u32 	[%rd1+96], {%r19919, %r19918};
	ld.local.v2.u32 	{%r19920, %r19921}, [%rd1+104];
	or.b32  	%r19924, %r19921, %r20391;
	or.b32  	%r19925, %r19920, %r20392;
	st.local.v2.u32 	[%rd1+104], {%r19925, %r19924};
	ld.local.v2.u32 	{%r19926, %r19927}, [%rd1+112];
	or.b32  	%r19930, %r19927, %r20389;
	or.b32  	%r19931, %r19926, %r20390;
	st.local.v2.u32 	[%rd1+112], {%r19931, %r19930};
	ld.local.v2.u32 	{%r19932, %r19933}, [%rd1+120];
	or.b32  	%r19936, %r19933, %r20387;
	or.b32  	%r19937, %r19932, %r20388;
	st.local.v2.u32 	[%rd1+120], {%r19937, %r19936};
	ld.local.v2.u32 	{%r19938, %r19939}, [%rd1+128];
	or.b32  	%r19942, %r19939, %r20385;
	or.b32  	%r19943, %r19938, %r20386;
	st.local.v2.u32 	[%rd1+128], {%r19943, %r19942};
	ld.local.v2.u32 	{%r19944, %r19945}, [%rd1+136];
	or.b32  	%r19948, %r19945, %r20383;
	or.b32  	%r19949, %r19944, %r20384;
	st.local.v2.u32 	[%rd1+136], {%r19949, %r19948};
	ld.local.v2.u32 	{%r19950, %r19951}, [%rd1+144];
	or.b32  	%r19954, %r19951, %r20381;
	or.b32  	%r19955, %r19950, %r20382;
	st.local.v2.u32 	[%rd1+144], {%r19955, %r19954};
	ld.local.v2.u32 	{%r19956, %r19957}, [%rd1+152];
	or.b32  	%r19960, %r19957, %r20379;
	or.b32  	%r19961, %r19956, %r20380;
	st.local.v2.u32 	[%rd1+152], {%r19961, %r19960};
	ld.local.v2.u32 	{%r19962, %r19963}, [%rd1+160];
	or.b32  	%r19966, %r19963, %r20377;
	or.b32  	%r19967, %r19962, %r20378;
	st.local.v2.u32 	[%rd1+160], {%r19967, %r19966};
	ld.local.v2.u32 	{%r19968, %r19969}, [%rd1+168];
	or.b32  	%r19972, %r19969, %r20375;
	or.b32  	%r19973, %r19968, %r20376;
	st.local.v2.u32 	[%rd1+168], {%r19973, %r19972};
	ld.local.v2.u32 	{%r19974, %r19975}, [%rd1+176];
	or.b32  	%r19978, %r19975, %r20373;
	or.b32  	%r19979, %r19974, %r20374;
	st.local.v2.u32 	[%rd1+176], {%r19979, %r19978};
	ld.local.v2.u32 	{%r19980, %r19981}, [%rd1+184];
	or.b32  	%r19984, %r19981, %r20371;
	or.b32  	%r19985, %r19980, %r20372;
	st.local.v2.u32 	[%rd1+184], {%r19985, %r19984};
	bra.uni 	$L__BB1_402;

$L__BB1_304:
	mov.u32 	%r20309, 0;
	// begin inline asm
	prmt.b32 %r20368, %r20309, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20369, %r11961, %r11959, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20370, %r11959, %r11957, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20363, %r11957, %r11955, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20364, %r11955, %r11953, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20365, %r11953, %r11951, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20366, %r11951, %r11949, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20359, %r11949, %r11947, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20360, %r11947, %r11945, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20361, %r11945, %r11943, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20362, %r11943, %r11941, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20355, %r11941, %r11939, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20356, %r11939, %r11937, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20357, %r11937, %r11935, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20358, %r11935, %r11933, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20351, %r11933, %r11931, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20352, %r11931, %r11929, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20353, %r11929, %r11927, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20354, %r11927, %r11925, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20347, %r11925, %r11923, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20348, %r11923, %r11921, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20349, %r11921, %r11919, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20350, %r11919, %r11917, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20343, %r11917, %r11915, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20344, %r11915, %r11913, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20345, %r11913, %r11911, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20346, %r11911, %r11909, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20339, %r11909, %r11907, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20340, %r11907, %r11905, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20341, %r11905, %r11903, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20342, %r11903, %r11901, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11899, %r20309, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	st.local.v2.u32 	[%rd10], {%r20309, %r20309};
	st.local.v4.u32 	[%rd9], {%r20309, %r20309, %r20309, %r20309};
	st.local.v4.u32 	[%rd8], {%r20309, %r20309, %r20309, %r20309};
	st.local.v4.u32 	[%rd7], {%r20309, %r20309, %r20309, %r20309};
	st.local.v4.u32 	[%rd6], {%r20309, %r20309, %r20309, %r20309};
	st.local.v4.u32 	[%rd5], {%r20309, %r20309, %r20309, %r20309};
	st.local.v4.u32 	[%rd4], {%r20309, %r20309, %r20309, %r20309};
	st.local.v4.u32 	[%rd3], {%r20309, %r20309, %r20309, %r20309};
	mov.u32 	%r20310, %r20309;
	mov.u32 	%r20311, %r20309;
	mov.u32 	%r20312, %r20309;
	mov.u32 	%r20313, %r20309;
	mov.u32 	%r20314, %r20309;
	mov.u32 	%r20315, %r20309;
	mov.u32 	%r20316, %r20309;
	mov.u32 	%r20317, %r20309;
	mov.u32 	%r20318, %r20309;
	mov.u32 	%r20319, %r20309;
	mov.u32 	%r20320, %r20309;
	mov.u32 	%r20321, %r20309;
	mov.u32 	%r20322, %r20309;
	mov.u32 	%r20323, %r20309;
	mov.u32 	%r20324, %r20309;
	mov.u32 	%r20325, %r20309;
	mov.u32 	%r20326, %r20309;
	mov.u32 	%r20327, %r20309;
	mov.u32 	%r20328, %r20309;
	mov.u32 	%r20329, %r20309;
	mov.u32 	%r20330, %r20309;
	mov.u32 	%r20331, %r20309;
	mov.u32 	%r20332, %r20309;
	mov.u32 	%r20333, %r20309;
	mov.u32 	%r20334, %r20309;
	mov.u32 	%r20335, %r20309;
	mov.u32 	%r20336, %r20309;
	mov.u32 	%r20337, %r20309;
	mov.u32 	%r20338, %r20309;
	mov.u32 	%r20367, %r20309;
	bra.uni 	$L__BB1_321;

$L__BB1_320:
	mov.u32 	%r20339, 0;
	// begin inline asm
	prmt.b32 %r20342, %r20339, %r11961, %r1825;
	// end inline asm
	// begin inline asm
	prmt.b32 %r20307, %r11961, %r11959, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+12], %r20307;
	// begin inline asm
	prmt.b32 %r20308, %r11959, %r11957, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+8], %r20308;
	// begin inline asm
	prmt.b32 %r20309, %r11957, %r11955, %r1825;
	// end inline asm
	st.local.u32 	[%rd10+4], %r20309;
	// begin inline asm
	prmt.b32 %r20310, %r11955, %r11953, %r1825;
	// end inline asm
	st.local.u32 	[%rd10], %r20310;
	// begin inline asm
	prmt.b32 %r20311, %r11953, %r11951, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+12], %r20311;
	// begin inline asm
	prmt.b32 %r20312, %r11951, %r11949, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+8], %r20312;
	// begin inline asm
	prmt.b32 %r20313, %r11949, %r11947, %r1825;
	// end inline asm
	st.local.u32 	[%rd9+4], %r20313;
	// begin inline asm
	prmt.b32 %r20314, %r11947, %r11945, %r1825;
	// end inline asm
	st.local.u32 	[%rd9], %r20314;
	// begin inline asm
	prmt.b32 %r20315, %r11945, %r11943, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+12], %r20315;
	// begin inline asm
	prmt.b32 %r20316, %r11943, %r11941, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+8], %r20316;
	// begin inline asm
	prmt.b32 %r20317, %r11941, %r11939, %r1825;
	// end inline asm
	st.local.u32 	[%rd8+4], %r20317;
	// begin inline asm
	prmt.b32 %r20318, %r11939, %r11937, %r1825;
	// end inline asm
	st.local.u32 	[%rd8], %r20318;
	// begin inline asm
	prmt.b32 %r20319, %r11937, %r11935, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+12], %r20319;
	// begin inline asm
	prmt.b32 %r20320, %r11935, %r11933, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+8], %r20320;
	// begin inline asm
	prmt.b32 %r20321, %r11933, %r11931, %r1825;
	// end inline asm
	st.local.u32 	[%rd7+4], %r20321;
	// begin inline asm
	prmt.b32 %r20322, %r11931, %r11929, %r1825;
	// end inline asm
	st.local.u32 	[%rd7], %r20322;
	// begin inline asm
	prmt.b32 %r20323, %r11929, %r11927, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+12], %r20323;
	// begin inline asm
	prmt.b32 %r20324, %r11927, %r11925, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+8], %r20324;
	// begin inline asm
	prmt.b32 %r20325, %r11925, %r11923, %r1825;
	// end inline asm
	st.local.u32 	[%rd6+4], %r20325;
	// begin inline asm
	prmt.b32 %r20326, %r11923, %r11921, %r1825;
	// end inline asm
	st.local.u32 	[%rd6], %r20326;
	// begin inline asm
	prmt.b32 %r20327, %r11921, %r11919, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+12], %r20327;
	// begin inline asm
	prmt.b32 %r20328, %r11919, %r11917, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+8], %r20328;
	// begin inline asm
	prmt.b32 %r20329, %r11917, %r11915, %r1825;
	// end inline asm
	st.local.u32 	[%rd5+4], %r20329;
	// begin inline asm
	prmt.b32 %r20330, %r11915, %r11913, %r1825;
	// end inline asm
	st.local.u32 	[%rd5], %r20330;
	// begin inline asm
	prmt.b32 %r20331, %r11913, %r11911, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+12], %r20331;
	// begin inline asm
	prmt.b32 %r20332, %r11911, %r11909, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+8], %r20332;
	// begin inline asm
	prmt.b32 %r20333, %r11909, %r11907, %r1825;
	// end inline asm
	st.local.u32 	[%rd4+4], %r20333;
	// begin inline asm
	prmt.b32 %r20334, %r11907, %r11905, %r1825;
	// end inline asm
	st.local.u32 	[%rd4], %r20334;
	// begin inline asm
	prmt.b32 %r20335, %r11905, %r11903, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+12], %r20335;
	// begin inline asm
	prmt.b32 %r20336, %r11903, %r11901, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+8], %r20336;
	// begin inline asm
	prmt.b32 %r20337, %r11901, %r11899, %r1825;
	// end inline asm
	st.local.u32 	[%rd3+4], %r20337;
	// begin inline asm
	prmt.b32 %r20338, %r11899, %r20339, %r1825;
	// end inline asm
	st.local.u32 	[%rd3], %r20338;
	mov.u32 	%r20340, %r20339;
	mov.u32 	%r20341, %r20339;
	mov.u32 	%r20343, %r20339;
	mov.u32 	%r20344, %r20339;
	mov.u32 	%r20345, %r20339;
	mov.u32 	%r20346, %r20339;
	mov.u32 	%r20347, %r20339;
	mov.u32 	%r20348, %r20339;
	mov.u32 	%r20349, %r20339;
	mov.u32 	%r20350, %r20339;
	mov.u32 	%r20351, %r20339;
	mov.u32 	%r20352, %r20339;
	mov.u32 	%r20353, %r20339;
	mov.u32 	%r20354, %r20339;
	mov.u32 	%r20355, %r20339;
	mov.u32 	%r20356, %r20339;
	mov.u32 	%r20357, %r20339;
	mov.u32 	%r20358, %r20339;
	mov.u32 	%r20359, %r20339;
	mov.u32 	%r20360, %r20339;
	mov.u32 	%r20361, %r20339;
	mov.u32 	%r20362, %r20339;
	mov.u32 	%r20363, %r20339;
	mov.u32 	%r20364, %r20339;
	mov.u32 	%r20365, %r20339;
	mov.u32 	%r20366, %r20339;
	mov.u32 	%r20367, %r20339;
	mov.u32 	%r20368, %r20339;
	mov.u32 	%r20369, %r20339;
	mov.u32 	%r20370, %r20339;

$L__BB1_321:
	ld.local.v2.u32 	{%r17186, %r17187}, [%rd1+64];
	ld.local.v2.u32 	{%r17190, %r17191}, [%rd1+72];
	ld.local.v2.u32 	{%r17194, %r17195}, [%rd1+80];
	ld.local.v2.u32 	{%r17198, %r17199}, [%rd1+88];
	ld.local.v2.u32 	{%r17202, %r17203}, [%rd1+96];
	ld.local.v2.u32 	{%r17206, %r17207}, [%rd1+104];
	ld.local.v2.u32 	{%r17210, %r17211}, [%rd1+112];
	ld.local.v2.u32 	{%r17214, %r17215}, [%rd1+120];
	ld.local.v2.u32 	{%r17218, %r17219}, [%rd1+128];
	ld.local.v2.u32 	{%r17222, %r17223}, [%rd1+136];
	ld.local.v2.u32 	{%r17226, %r17227}, [%rd1+144];
	ld.local.v2.u32 	{%r17230, %r17231}, [%rd1+152];
	ld.local.v2.u32 	{%r17234, %r17235}, [%rd1+160];
	ld.local.v2.u32 	{%r17238, %r17239}, [%rd1+168];
	ld.local.v2.u32 	{%r17242, %r17243}, [%rd1+176];
	ld.local.v2.u32 	{%r17246, %r17247}, [%rd1+184];
	or.b32  	%r17250, %r17186, %r20338;
	or.b32  	%r17251, %r17187, %r20337;
	mov.b64 	%rd5686, {%r17251, %r17250};
	or.b32  	%r17252, %r17190, %r20336;
	or.b32  	%r17253, %r17191, %r20335;
	mov.b64 	%rd5687, {%r17253, %r17252};
	or.b32  	%r17254, %r17194, %r20334;
	or.b32  	%r17255, %r17195, %r20333;
	mov.b64 	%rd5688, {%r17255, %r17254};
	or.b32  	%r17256, %r17198, %r20332;
	or.b32  	%r17257, %r17199, %r20331;
	mov.b64 	%rd5689, {%r17257, %r17256};
	or.b32  	%r17258, %r17202, %r20330;
	or.b32  	%r17259, %r17203, %r20329;
	mov.b64 	%rd5690, {%r17259, %r17258};
	or.b32  	%r17260, %r17206, %r20328;
	or.b32  	%r17261, %r17207, %r20327;
	mov.b64 	%rd5691, {%r17261, %r17260};
	or.b32  	%r17262, %r17210, %r20326;
	or.b32  	%r17263, %r17211, %r20325;
	mov.b64 	%rd5692, {%r17263, %r17262};
	or.b32  	%r17264, %r17214, %r20324;
	or.b32  	%r17265, %r17215, %r20323;
	mov.b64 	%rd5693, {%r17265, %r17264};
	or.b32  	%r17266, %r17218, %r20322;
	or.b32  	%r17267, %r17219, %r20321;
	mov.b64 	%rd5694, {%r17267, %r17266};
	or.b32  	%r17268, %r17222, %r20320;
	or.b32  	%r17269, %r17223, %r20319;
	mov.b64 	%rd5695, {%r17269, %r17268};
	or.b32  	%r17270, %r17226, %r20318;
	or.b32  	%r17271, %r17227, %r20317;
	mov.b64 	%rd5696, {%r17271, %r17270};
	or.b32  	%r17272, %r17230, %r20316;
	or.b32  	%r17273, %r17231, %r20315;
	mov.b64 	%rd5697, {%r17273, %r17272};
	or.b32  	%r17274, %r17234, %r20314;
	or.b32  	%r17275, %r17235, %r20313;
	mov.b64 	%rd5698, {%r17275, %r17274};
	or.b32  	%r17276, %r17238, %r20312;
	or.b32  	%r17277, %r17239, %r20311;
	mov.b64 	%rd5699, {%r17277, %r17276};
	or.b32  	%r17278, %r17242, %r20310;
	or.b32  	%r17279, %r17243, %r20309;
	mov.b64 	%rd5700, {%r17279, %r17278};
	or.b32  	%r17280, %r17246, %r20308;
	or.b32  	%r17281, %r17247, %r20307;
	mov.b64 	%rd5701, {%r17281, %r17280};
	ld.local.u64 	%rd5702, [%rd1+56];
	ld.local.u64 	%rd5703, [%rd1+32];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5703, 50;
	shr.b64 	%rhs, %rd5703, 14;
	add.u64 	%rd5704, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5703, 46;
	shr.b64 	%rhs, %rd5703, 18;
	add.u64 	%rd5705, %lhs, %rhs;
	}
	xor.b64  	%rd5706, %rd5704, %rd5705;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5703, 23;
	shr.b64 	%rhs, %rd5703, 41;
	add.u64 	%rd5707, %lhs, %rhs;
	}
	xor.b64  	%rd5708, %rd5706, %rd5707;
	add.s64 	%rd5709, %rd5702, %rd5708;
	ld.local.u64 	%rd5710, [%rd1+48];
	ld.local.u64 	%rd5711, [%rd1+40];
	xor.b64  	%rd5712, %rd5710, %rd5711;
	and.b64  	%rd5713, %rd5712, %rd5703;
	xor.b64  	%rd5714, %rd5713, %rd5710;
	add.s64 	%rd5715, %rd5709, %rd5714;
	add.s64 	%rd5716, %rd5715, %rd5686;
	add.s64 	%rd5717, %rd5716, 4794697086780616226;
	ld.local.u64 	%rd5718, [%rd1+24];
	add.s64 	%rd5719, %rd5717, %rd5718;
	ld.local.u64 	%rd5720, [%rd1];
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5720, 36;
	shr.b64 	%rhs, %rd5720, 28;
	add.u64 	%rd5721, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5720, 30;
	shr.b64 	%rhs, %rd5720, 34;
	add.u64 	%rd5722, %lhs, %rhs;
	}
	xor.b64  	%rd5723, %rd5721, %rd5722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5720, 25;
	shr.b64 	%rhs, %rd5720, 39;
	add.u64 	%rd5724, %lhs, %rhs;
	}
	xor.b64  	%rd5725, %rd5723, %rd5724;
	ld.local.u64 	%rd5726, [%rd1+8];
	and.b64  	%rd5727, %rd5726, %rd5720;
	xor.b64  	%rd5728, %rd5726, %rd5720;
	ld.local.u64 	%rd5729, [%rd1+16];
	and.b64  	%rd5730, %rd5729, %rd5728;
	or.b64  	%rd5731, %rd5730, %rd5727;
	add.s64 	%rd5732, %rd5731, %rd5725;
	add.s64 	%rd5733, %rd5732, %rd5717;
	add.s64 	%rd5734, %rd5710, %rd5687;
	xor.b64  	%rd5735, %rd5711, %rd5703;
	and.b64  	%rd5736, %rd5719, %rd5735;
	xor.b64  	%rd5737, %rd5736, %rd5711;
	add.s64 	%rd5738, %rd5734, %rd5737;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5719, 50;
	shr.b64 	%rhs, %rd5719, 14;
	add.u64 	%rd5739, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5719, 46;
	shr.b64 	%rhs, %rd5719, 18;
	add.u64 	%rd5740, %lhs, %rhs;
	}
	xor.b64  	%rd5741, %rd5739, %rd5740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5719, 23;
	shr.b64 	%rhs, %rd5719, 41;
	add.u64 	%rd5742, %lhs, %rhs;
	}
	xor.b64  	%rd5743, %rd5741, %rd5742;
	add.s64 	%rd5744, %rd5738, %rd5743;
	add.s64 	%rd5745, %rd5744, 8158064640168781261;
	add.s64 	%rd5746, %rd5745, %rd5729;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5733, 36;
	shr.b64 	%rhs, %rd5733, 28;
	add.u64 	%rd5747, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5733, 30;
	shr.b64 	%rhs, %rd5733, 34;
	add.u64 	%rd5748, %lhs, %rhs;
	}
	xor.b64  	%rd5749, %rd5747, %rd5748;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5733, 25;
	shr.b64 	%rhs, %rd5733, 39;
	add.u64 	%rd5750, %lhs, %rhs;
	}
	xor.b64  	%rd5751, %rd5749, %rd5750;
	and.b64  	%rd5752, %rd5733, %rd5720;
	xor.b64  	%rd5753, %rd5733, %rd5720;
	and.b64  	%rd5754, %rd5753, %rd5726;
	or.b64  	%rd5755, %rd5754, %rd5752;
	add.s64 	%rd5756, %rd5755, %rd5751;
	add.s64 	%rd5757, %rd5756, %rd5745;
	add.s64 	%rd5758, %rd5711, %rd5688;
	xor.b64  	%rd5759, %rd5719, %rd5703;
	and.b64  	%rd5760, %rd5746, %rd5759;
	xor.b64  	%rd5761, %rd5760, %rd5703;
	add.s64 	%rd5762, %rd5758, %rd5761;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5746, 50;
	shr.b64 	%rhs, %rd5746, 14;
	add.u64 	%rd5763, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5746, 46;
	shr.b64 	%rhs, %rd5746, 18;
	add.u64 	%rd5764, %lhs, %rhs;
	}
	xor.b64  	%rd5765, %rd5763, %rd5764;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5746, 23;
	shr.b64 	%rhs, %rd5746, 41;
	add.u64 	%rd5766, %lhs, %rhs;
	}
	xor.b64  	%rd5767, %rd5765, %rd5766;
	add.s64 	%rd5768, %rd5762, %rd5767;
	add.s64 	%rd5769, %rd5768, -5349999486874862801;
	add.s64 	%rd5770, %rd5769, %rd5726;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5757, 36;
	shr.b64 	%rhs, %rd5757, 28;
	add.u64 	%rd5771, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5757, 30;
	shr.b64 	%rhs, %rd5757, 34;
	add.u64 	%rd5772, %lhs, %rhs;
	}
	xor.b64  	%rd5773, %rd5771, %rd5772;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5757, 25;
	shr.b64 	%rhs, %rd5757, 39;
	add.u64 	%rd5774, %lhs, %rhs;
	}
	xor.b64  	%rd5775, %rd5773, %rd5774;
	and.b64  	%rd5776, %rd5757, %rd5733;
	xor.b64  	%rd5777, %rd5757, %rd5733;
	and.b64  	%rd5778, %rd5777, %rd5720;
	or.b64  	%rd5779, %rd5778, %rd5776;
	add.s64 	%rd5780, %rd5779, %rd5775;
	add.s64 	%rd5781, %rd5780, %rd5769;
	add.s64 	%rd5782, %rd5703, %rd5689;
	xor.b64  	%rd5783, %rd5746, %rd5719;
	and.b64  	%rd5784, %rd5770, %rd5783;
	xor.b64  	%rd5785, %rd5784, %rd5719;
	add.s64 	%rd5786, %rd5782, %rd5785;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5770, 50;
	shr.b64 	%rhs, %rd5770, 14;
	add.u64 	%rd5787, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5770, 46;
	shr.b64 	%rhs, %rd5770, 18;
	add.u64 	%rd5788, %lhs, %rhs;
	}
	xor.b64  	%rd5789, %rd5787, %rd5788;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5770, 23;
	shr.b64 	%rhs, %rd5770, 41;
	add.u64 	%rd5790, %lhs, %rhs;
	}
	xor.b64  	%rd5791, %rd5789, %rd5790;
	add.s64 	%rd5792, %rd5786, %rd5791;
	add.s64 	%rd5793, %rd5792, -1606136188198331460;
	add.s64 	%rd5794, %rd5793, %rd5720;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5781, 36;
	shr.b64 	%rhs, %rd5781, 28;
	add.u64 	%rd5795, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5781, 30;
	shr.b64 	%rhs, %rd5781, 34;
	add.u64 	%rd5796, %lhs, %rhs;
	}
	xor.b64  	%rd5797, %rd5795, %rd5796;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5781, 25;
	shr.b64 	%rhs, %rd5781, 39;
	add.u64 	%rd5798, %lhs, %rhs;
	}
	xor.b64  	%rd5799, %rd5797, %rd5798;
	and.b64  	%rd5800, %rd5781, %rd5757;
	xor.b64  	%rd5801, %rd5781, %rd5757;
	and.b64  	%rd5802, %rd5801, %rd5733;
	or.b64  	%rd5803, %rd5802, %rd5800;
	add.s64 	%rd5804, %rd5803, %rd5799;
	add.s64 	%rd5805, %rd5804, %rd5793;
	add.s64 	%rd5806, %rd5719, %rd5690;
	xor.b64  	%rd5807, %rd5770, %rd5746;
	and.b64  	%rd5808, %rd5794, %rd5807;
	xor.b64  	%rd5809, %rd5808, %rd5746;
	add.s64 	%rd5810, %rd5806, %rd5809;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5794, 50;
	shr.b64 	%rhs, %rd5794, 14;
	add.u64 	%rd5811, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5794, 46;
	shr.b64 	%rhs, %rd5794, 18;
	add.u64 	%rd5812, %lhs, %rhs;
	}
	xor.b64  	%rd5813, %rd5811, %rd5812;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5794, 23;
	shr.b64 	%rhs, %rd5794, 41;
	add.u64 	%rd5814, %lhs, %rhs;
	}
	xor.b64  	%rd5815, %rd5813, %rd5814;
	add.s64 	%rd5816, %rd5810, %rd5815;
	add.s64 	%rd5817, %rd5816, 4131703408338449720;
	add.s64 	%rd5818, %rd5817, %rd5733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5805, 36;
	shr.b64 	%rhs, %rd5805, 28;
	add.u64 	%rd5819, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5805, 30;
	shr.b64 	%rhs, %rd5805, 34;
	add.u64 	%rd5820, %lhs, %rhs;
	}
	xor.b64  	%rd5821, %rd5819, %rd5820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5805, 25;
	shr.b64 	%rhs, %rd5805, 39;
	add.u64 	%rd5822, %lhs, %rhs;
	}
	xor.b64  	%rd5823, %rd5821, %rd5822;
	and.b64  	%rd5824, %rd5805, %rd5781;
	xor.b64  	%rd5825, %rd5805, %rd5781;
	and.b64  	%rd5826, %rd5825, %rd5757;
	or.b64  	%rd5827, %rd5826, %rd5824;
	add.s64 	%rd5828, %rd5827, %rd5823;
	add.s64 	%rd5829, %rd5828, %rd5817;
	add.s64 	%rd5830, %rd5746, %rd5691;
	xor.b64  	%rd5831, %rd5794, %rd5770;
	and.b64  	%rd5832, %rd5818, %rd5831;
	xor.b64  	%rd5833, %rd5832, %rd5770;
	add.s64 	%rd5834, %rd5830, %rd5833;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5818, 50;
	shr.b64 	%rhs, %rd5818, 14;
	add.u64 	%rd5835, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5818, 46;
	shr.b64 	%rhs, %rd5818, 18;
	add.u64 	%rd5836, %lhs, %rhs;
	}
	xor.b64  	%rd5837, %rd5835, %rd5836;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5818, 23;
	shr.b64 	%rhs, %rd5818, 41;
	add.u64 	%rd5838, %lhs, %rhs;
	}
	xor.b64  	%rd5839, %rd5837, %rd5838;
	add.s64 	%rd5840, %rd5834, %rd5839;
	add.s64 	%rd5841, %rd5840, 6480981068601479193;
	add.s64 	%rd5842, %rd5841, %rd5757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5829, 36;
	shr.b64 	%rhs, %rd5829, 28;
	add.u64 	%rd5843, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5829, 30;
	shr.b64 	%rhs, %rd5829, 34;
	add.u64 	%rd5844, %lhs, %rhs;
	}
	xor.b64  	%rd5845, %rd5843, %rd5844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5829, 25;
	shr.b64 	%rhs, %rd5829, 39;
	add.u64 	%rd5846, %lhs, %rhs;
	}
	xor.b64  	%rd5847, %rd5845, %rd5846;
	and.b64  	%rd5848, %rd5829, %rd5805;
	xor.b64  	%rd5849, %rd5829, %rd5805;
	and.b64  	%rd5850, %rd5849, %rd5781;
	or.b64  	%rd5851, %rd5850, %rd5848;
	add.s64 	%rd5852, %rd5851, %rd5847;
	add.s64 	%rd5853, %rd5852, %rd5841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5842, 50;
	shr.b64 	%rhs, %rd5842, 14;
	add.u64 	%rd5854, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5842, 46;
	shr.b64 	%rhs, %rd5842, 18;
	add.u64 	%rd5855, %lhs, %rhs;
	}
	xor.b64  	%rd5856, %rd5854, %rd5855;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5842, 23;
	shr.b64 	%rhs, %rd5842, 41;
	add.u64 	%rd5857, %lhs, %rhs;
	}
	xor.b64  	%rd5858, %rd5856, %rd5857;
	xor.b64  	%rd5859, %rd5818, %rd5794;
	and.b64  	%rd5860, %rd5842, %rd5859;
	xor.b64  	%rd5861, %rd5860, %rd5794;
	add.s64 	%rd5862, %rd5692, %rd5770;
	add.s64 	%rd5863, %rd5862, %rd5861;
	add.s64 	%rd5864, %rd5863, %rd5858;
	add.s64 	%rd5865, %rd5864, -7908458776815382629;
	add.s64 	%rd5866, %rd5865, %rd5781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5853, 36;
	shr.b64 	%rhs, %rd5853, 28;
	add.u64 	%rd5867, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5853, 30;
	shr.b64 	%rhs, %rd5853, 34;
	add.u64 	%rd5868, %lhs, %rhs;
	}
	xor.b64  	%rd5869, %rd5867, %rd5868;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5853, 25;
	shr.b64 	%rhs, %rd5853, 39;
	add.u64 	%rd5870, %lhs, %rhs;
	}
	xor.b64  	%rd5871, %rd5869, %rd5870;
	and.b64  	%rd5872, %rd5853, %rd5829;
	xor.b64  	%rd5873, %rd5853, %rd5829;
	and.b64  	%rd5874, %rd5873, %rd5805;
	or.b64  	%rd5875, %rd5874, %rd5872;
	add.s64 	%rd5876, %rd5875, %rd5871;
	add.s64 	%rd5877, %rd5876, %rd5865;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5866, 50;
	shr.b64 	%rhs, %rd5866, 14;
	add.u64 	%rd5878, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5866, 46;
	shr.b64 	%rhs, %rd5866, 18;
	add.u64 	%rd5879, %lhs, %rhs;
	}
	xor.b64  	%rd5880, %rd5878, %rd5879;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5866, 23;
	shr.b64 	%rhs, %rd5866, 41;
	add.u64 	%rd5881, %lhs, %rhs;
	}
	xor.b64  	%rd5882, %rd5880, %rd5881;
	xor.b64  	%rd5883, %rd5842, %rd5818;
	and.b64  	%rd5884, %rd5866, %rd5883;
	xor.b64  	%rd5885, %rd5884, %rd5818;
	add.s64 	%rd5886, %rd5693, %rd5794;
	add.s64 	%rd5887, %rd5886, %rd5885;
	add.s64 	%rd5888, %rd5887, %rd5882;
	add.s64 	%rd5889, %rd5888, -6116909921290321640;
	add.s64 	%rd5890, %rd5889, %rd5805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5877, 36;
	shr.b64 	%rhs, %rd5877, 28;
	add.u64 	%rd5891, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5877, 30;
	shr.b64 	%rhs, %rd5877, 34;
	add.u64 	%rd5892, %lhs, %rhs;
	}
	xor.b64  	%rd5893, %rd5891, %rd5892;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5877, 25;
	shr.b64 	%rhs, %rd5877, 39;
	add.u64 	%rd5894, %lhs, %rhs;
	}
	xor.b64  	%rd5895, %rd5893, %rd5894;
	and.b64  	%rd5896, %rd5877, %rd5853;
	xor.b64  	%rd5897, %rd5877, %rd5853;
	and.b64  	%rd5898, %rd5897, %rd5829;
	or.b64  	%rd5899, %rd5898, %rd5896;
	add.s64 	%rd5900, %rd5899, %rd5895;
	add.s64 	%rd5901, %rd5900, %rd5889;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5890, 50;
	shr.b64 	%rhs, %rd5890, 14;
	add.u64 	%rd5902, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5890, 46;
	shr.b64 	%rhs, %rd5890, 18;
	add.u64 	%rd5903, %lhs, %rhs;
	}
	xor.b64  	%rd5904, %rd5902, %rd5903;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5890, 23;
	shr.b64 	%rhs, %rd5890, 41;
	add.u64 	%rd5905, %lhs, %rhs;
	}
	xor.b64  	%rd5906, %rd5904, %rd5905;
	xor.b64  	%rd5907, %rd5866, %rd5842;
	and.b64  	%rd5908, %rd5890, %rd5907;
	xor.b64  	%rd5909, %rd5908, %rd5842;
	add.s64 	%rd5910, %rd5694, %rd5818;
	add.s64 	%rd5911, %rd5910, %rd5909;
	add.s64 	%rd5912, %rd5911, %rd5906;
	add.s64 	%rd5913, %rd5912, -2880145864133508542;
	add.s64 	%rd5914, %rd5913, %rd5829;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5901, 36;
	shr.b64 	%rhs, %rd5901, 28;
	add.u64 	%rd5915, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5901, 30;
	shr.b64 	%rhs, %rd5901, 34;
	add.u64 	%rd5916, %lhs, %rhs;
	}
	xor.b64  	%rd5917, %rd5915, %rd5916;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5901, 25;
	shr.b64 	%rhs, %rd5901, 39;
	add.u64 	%rd5918, %lhs, %rhs;
	}
	xor.b64  	%rd5919, %rd5917, %rd5918;
	and.b64  	%rd5920, %rd5901, %rd5877;
	xor.b64  	%rd5921, %rd5901, %rd5877;
	and.b64  	%rd5922, %rd5921, %rd5853;
	or.b64  	%rd5923, %rd5922, %rd5920;
	add.s64 	%rd5924, %rd5923, %rd5919;
	add.s64 	%rd5925, %rd5924, %rd5913;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5914, 50;
	shr.b64 	%rhs, %rd5914, 14;
	add.u64 	%rd5926, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5914, 46;
	shr.b64 	%rhs, %rd5914, 18;
	add.u64 	%rd5927, %lhs, %rhs;
	}
	xor.b64  	%rd5928, %rd5926, %rd5927;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5914, 23;
	shr.b64 	%rhs, %rd5914, 41;
	add.u64 	%rd5929, %lhs, %rhs;
	}
	xor.b64  	%rd5930, %rd5928, %rd5929;
	xor.b64  	%rd5931, %rd5890, %rd5866;
	and.b64  	%rd5932, %rd5914, %rd5931;
	xor.b64  	%rd5933, %rd5932, %rd5866;
	add.s64 	%rd5934, %rd5695, %rd5842;
	add.s64 	%rd5935, %rd5934, %rd5933;
	add.s64 	%rd5936, %rd5935, %rd5930;
	add.s64 	%rd5937, %rd5936, 1334009975649890238;
	add.s64 	%rd5938, %rd5937, %rd5853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5925, 36;
	shr.b64 	%rhs, %rd5925, 28;
	add.u64 	%rd5939, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5925, 30;
	shr.b64 	%rhs, %rd5925, 34;
	add.u64 	%rd5940, %lhs, %rhs;
	}
	xor.b64  	%rd5941, %rd5939, %rd5940;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5925, 25;
	shr.b64 	%rhs, %rd5925, 39;
	add.u64 	%rd5942, %lhs, %rhs;
	}
	xor.b64  	%rd5943, %rd5941, %rd5942;
	and.b64  	%rd5944, %rd5925, %rd5901;
	xor.b64  	%rd5945, %rd5925, %rd5901;
	and.b64  	%rd5946, %rd5945, %rd5877;
	or.b64  	%rd5947, %rd5946, %rd5944;
	add.s64 	%rd5948, %rd5947, %rd5943;
	add.s64 	%rd5949, %rd5948, %rd5937;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5938, 50;
	shr.b64 	%rhs, %rd5938, 14;
	add.u64 	%rd5950, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5938, 46;
	shr.b64 	%rhs, %rd5938, 18;
	add.u64 	%rd5951, %lhs, %rhs;
	}
	xor.b64  	%rd5952, %rd5950, %rd5951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5938, 23;
	shr.b64 	%rhs, %rd5938, 41;
	add.u64 	%rd5953, %lhs, %rhs;
	}
	xor.b64  	%rd5954, %rd5952, %rd5953;
	xor.b64  	%rd5955, %rd5914, %rd5890;
	and.b64  	%rd5956, %rd5938, %rd5955;
	xor.b64  	%rd5957, %rd5956, %rd5890;
	add.s64 	%rd5958, %rd5696, %rd5866;
	add.s64 	%rd5959, %rd5958, %rd5957;
	add.s64 	%rd5960, %rd5959, %rd5954;
	add.s64 	%rd5961, %rd5960, 2608012711638119052;
	add.s64 	%rd5962, %rd5961, %rd5877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5949, 36;
	shr.b64 	%rhs, %rd5949, 28;
	add.u64 	%rd5963, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5949, 30;
	shr.b64 	%rhs, %rd5949, 34;
	add.u64 	%rd5964, %lhs, %rhs;
	}
	xor.b64  	%rd5965, %rd5963, %rd5964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5949, 25;
	shr.b64 	%rhs, %rd5949, 39;
	add.u64 	%rd5966, %lhs, %rhs;
	}
	xor.b64  	%rd5967, %rd5965, %rd5966;
	and.b64  	%rd5968, %rd5949, %rd5925;
	xor.b64  	%rd5969, %rd5949, %rd5925;
	and.b64  	%rd5970, %rd5969, %rd5901;
	or.b64  	%rd5971, %rd5970, %rd5968;
	add.s64 	%rd5972, %rd5971, %rd5967;
	add.s64 	%rd5973, %rd5972, %rd5961;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5962, 50;
	shr.b64 	%rhs, %rd5962, 14;
	add.u64 	%rd5974, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5962, 46;
	shr.b64 	%rhs, %rd5962, 18;
	add.u64 	%rd5975, %lhs, %rhs;
	}
	xor.b64  	%rd5976, %rd5974, %rd5975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5962, 23;
	shr.b64 	%rhs, %rd5962, 41;
	add.u64 	%rd5977, %lhs, %rhs;
	}
	xor.b64  	%rd5978, %rd5976, %rd5977;
	xor.b64  	%rd5979, %rd5938, %rd5914;
	and.b64  	%rd5980, %rd5962, %rd5979;
	xor.b64  	%rd5981, %rd5980, %rd5914;
	add.s64 	%rd5982, %rd5697, %rd5890;
	add.s64 	%rd5983, %rd5982, %rd5981;
	add.s64 	%rd5984, %rd5983, %rd5978;
	add.s64 	%rd5985, %rd5984, 6128411473006802146;
	add.s64 	%rd5986, %rd5985, %rd5901;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5973, 36;
	shr.b64 	%rhs, %rd5973, 28;
	add.u64 	%rd5987, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5973, 30;
	shr.b64 	%rhs, %rd5973, 34;
	add.u64 	%rd5988, %lhs, %rhs;
	}
	xor.b64  	%rd5989, %rd5987, %rd5988;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5973, 25;
	shr.b64 	%rhs, %rd5973, 39;
	add.u64 	%rd5990, %lhs, %rhs;
	}
	xor.b64  	%rd5991, %rd5989, %rd5990;
	and.b64  	%rd5992, %rd5973, %rd5949;
	xor.b64  	%rd5993, %rd5973, %rd5949;
	and.b64  	%rd5994, %rd5993, %rd5925;
	or.b64  	%rd5995, %rd5994, %rd5992;
	add.s64 	%rd5996, %rd5995, %rd5991;
	add.s64 	%rd5997, %rd5996, %rd5985;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5986, 50;
	shr.b64 	%rhs, %rd5986, 14;
	add.u64 	%rd5998, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5986, 46;
	shr.b64 	%rhs, %rd5986, 18;
	add.u64 	%rd5999, %lhs, %rhs;
	}
	xor.b64  	%rd6000, %rd5998, %rd5999;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5986, 23;
	shr.b64 	%rhs, %rd5986, 41;
	add.u64 	%rd6001, %lhs, %rhs;
	}
	xor.b64  	%rd6002, %rd6000, %rd6001;
	xor.b64  	%rd6003, %rd5962, %rd5938;
	and.b64  	%rd6004, %rd5986, %rd6003;
	xor.b64  	%rd6005, %rd6004, %rd5938;
	add.s64 	%rd6006, %rd5698, %rd5914;
	add.s64 	%rd6007, %rd6006, %rd6005;
	add.s64 	%rd6008, %rd6007, %rd6002;
	add.s64 	%rd6009, %rd6008, 8268148722764581231;
	add.s64 	%rd6010, %rd6009, %rd5925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5997, 36;
	shr.b64 	%rhs, %rd5997, 28;
	add.u64 	%rd6011, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5997, 30;
	shr.b64 	%rhs, %rd5997, 34;
	add.u64 	%rd6012, %lhs, %rhs;
	}
	xor.b64  	%rd6013, %rd6011, %rd6012;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5997, 25;
	shr.b64 	%rhs, %rd5997, 39;
	add.u64 	%rd6014, %lhs, %rhs;
	}
	xor.b64  	%rd6015, %rd6013, %rd6014;
	and.b64  	%rd6016, %rd5997, %rd5973;
	xor.b64  	%rd6017, %rd5997, %rd5973;
	and.b64  	%rd6018, %rd6017, %rd5949;
	or.b64  	%rd6019, %rd6018, %rd6016;
	add.s64 	%rd6020, %rd6019, %rd6015;
	add.s64 	%rd6021, %rd6020, %rd6009;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6010, 50;
	shr.b64 	%rhs, %rd6010, 14;
	add.u64 	%rd6022, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6010, 46;
	shr.b64 	%rhs, %rd6010, 18;
	add.u64 	%rd6023, %lhs, %rhs;
	}
	xor.b64  	%rd6024, %rd6022, %rd6023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6010, 23;
	shr.b64 	%rhs, %rd6010, 41;
	add.u64 	%rd6025, %lhs, %rhs;
	}
	xor.b64  	%rd6026, %rd6024, %rd6025;
	xor.b64  	%rd6027, %rd5986, %rd5962;
	and.b64  	%rd6028, %rd6010, %rd6027;
	xor.b64  	%rd6029, %rd6028, %rd5962;
	add.s64 	%rd6030, %rd5699, %rd5938;
	add.s64 	%rd6031, %rd6030, %rd6029;
	add.s64 	%rd6032, %rd6031, %rd6026;
	add.s64 	%rd6033, %rd6032, -9160688886553864527;
	add.s64 	%rd6034, %rd6033, %rd5949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6021, 36;
	shr.b64 	%rhs, %rd6021, 28;
	add.u64 	%rd6035, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6021, 30;
	shr.b64 	%rhs, %rd6021, 34;
	add.u64 	%rd6036, %lhs, %rhs;
	}
	xor.b64  	%rd6037, %rd6035, %rd6036;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6021, 25;
	shr.b64 	%rhs, %rd6021, 39;
	add.u64 	%rd6038, %lhs, %rhs;
	}
	xor.b64  	%rd6039, %rd6037, %rd6038;
	and.b64  	%rd6040, %rd6021, %rd5997;
	xor.b64  	%rd6041, %rd6021, %rd5997;
	and.b64  	%rd6042, %rd6041, %rd5973;
	or.b64  	%rd6043, %rd6042, %rd6040;
	add.s64 	%rd6044, %rd6043, %rd6039;
	add.s64 	%rd6045, %rd6044, %rd6033;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6034, 50;
	shr.b64 	%rhs, %rd6034, 14;
	add.u64 	%rd6046, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6034, 46;
	shr.b64 	%rhs, %rd6034, 18;
	add.u64 	%rd6047, %lhs, %rhs;
	}
	xor.b64  	%rd6048, %rd6046, %rd6047;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6034, 23;
	shr.b64 	%rhs, %rd6034, 41;
	add.u64 	%rd6049, %lhs, %rhs;
	}
	xor.b64  	%rd6050, %rd6048, %rd6049;
	xor.b64  	%rd6051, %rd6010, %rd5986;
	and.b64  	%rd6052, %rd6034, %rd6051;
	xor.b64  	%rd6053, %rd6052, %rd5986;
	add.s64 	%rd6054, %rd5700, %rd5962;
	add.s64 	%rd6055, %rd6054, %rd6053;
	add.s64 	%rd6056, %rd6055, %rd6050;
	add.s64 	%rd6057, %rd6056, -7215885187991268811;
	add.s64 	%rd6058, %rd6057, %rd5973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6045, 36;
	shr.b64 	%rhs, %rd6045, 28;
	add.u64 	%rd6059, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6045, 30;
	shr.b64 	%rhs, %rd6045, 34;
	add.u64 	%rd6060, %lhs, %rhs;
	}
	xor.b64  	%rd6061, %rd6059, %rd6060;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6045, 25;
	shr.b64 	%rhs, %rd6045, 39;
	add.u64 	%rd6062, %lhs, %rhs;
	}
	xor.b64  	%rd6063, %rd6061, %rd6062;
	and.b64  	%rd6064, %rd6045, %rd6021;
	xor.b64  	%rd6065, %rd6045, %rd6021;
	and.b64  	%rd6066, %rd6065, %rd5997;
	or.b64  	%rd6067, %rd6066, %rd6064;
	add.s64 	%rd6068, %rd6067, %rd6063;
	add.s64 	%rd6069, %rd6068, %rd6057;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6058, 50;
	shr.b64 	%rhs, %rd6058, 14;
	add.u64 	%rd6070, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6058, 46;
	shr.b64 	%rhs, %rd6058, 18;
	add.u64 	%rd6071, %lhs, %rhs;
	}
	xor.b64  	%rd6072, %rd6070, %rd6071;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6058, 23;
	shr.b64 	%rhs, %rd6058, 41;
	add.u64 	%rd6073, %lhs, %rhs;
	}
	xor.b64  	%rd6074, %rd6072, %rd6073;
	xor.b64  	%rd6075, %rd6034, %rd6010;
	and.b64  	%rd6076, %rd6058, %rd6075;
	xor.b64  	%rd6077, %rd6076, %rd6010;
	add.s64 	%rd6078, %rd5701, %rd5986;
	add.s64 	%rd6079, %rd6078, %rd6077;
	add.s64 	%rd6080, %rd6079, %rd6074;
	add.s64 	%rd6081, %rd6080, -4495734319001033068;
	add.s64 	%rd6082, %rd6081, %rd5997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6069, 36;
	shr.b64 	%rhs, %rd6069, 28;
	add.u64 	%rd6083, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6069, 30;
	shr.b64 	%rhs, %rd6069, 34;
	add.u64 	%rd6084, %lhs, %rhs;
	}
	xor.b64  	%rd6085, %rd6083, %rd6084;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6069, 25;
	shr.b64 	%rhs, %rd6069, 39;
	add.u64 	%rd6086, %lhs, %rhs;
	}
	xor.b64  	%rd6087, %rd6085, %rd6086;
	and.b64  	%rd6088, %rd6069, %rd6045;
	xor.b64  	%rd6089, %rd6069, %rd6045;
	and.b64  	%rd6090, %rd6089, %rd6021;
	or.b64  	%rd6091, %rd6090, %rd6088;
	add.s64 	%rd6092, %rd6091, %rd6087;
	add.s64 	%rd6093, %rd6092, %rd6081;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5700, 45;
	shr.b64 	%rhs, %rd5700, 19;
	add.u64 	%rd6094, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5700, 3;
	shr.b64 	%rhs, %rd5700, 61;
	add.u64 	%rd6095, %lhs, %rhs;
	}
	xor.b64  	%rd6096, %rd6094, %rd6095;
	shr.u64 	%rd6097, %rd5700, 6;
	xor.b64  	%rd6098, %rd6096, %rd6097;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5687, 63;
	shr.b64 	%rhs, %rd5687, 1;
	add.u64 	%rd6099, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5687, 56;
	shr.b64 	%rhs, %rd5687, 8;
	add.u64 	%rd6100, %lhs, %rhs;
	}
	xor.b64  	%rd6101, %rd6099, %rd6100;
	shr.u64 	%rd6102, %rd5687, 7;
	xor.b64  	%rd6103, %rd6101, %rd6102;
	add.s64 	%rd6104, %rd6103, %rd5686;
	add.s64 	%rd6105, %rd6104, %rd5695;
	add.s64 	%rd6106, %rd6105, %rd6098;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5701, 45;
	shr.b64 	%rhs, %rd5701, 19;
	add.u64 	%rd6107, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5701, 3;
	shr.b64 	%rhs, %rd5701, 61;
	add.u64 	%rd6108, %lhs, %rhs;
	}
	xor.b64  	%rd6109, %rd6107, %rd6108;
	shr.u64 	%rd6110, %rd5701, 6;
	xor.b64  	%rd6111, %rd6109, %rd6110;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5688, 63;
	shr.b64 	%rhs, %rd5688, 1;
	add.u64 	%rd6112, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5688, 56;
	shr.b64 	%rhs, %rd5688, 8;
	add.u64 	%rd6113, %lhs, %rhs;
	}
	xor.b64  	%rd6114, %rd6112, %rd6113;
	shr.u64 	%rd6115, %rd5688, 7;
	xor.b64  	%rd6116, %rd6114, %rd6115;
	add.s64 	%rd6117, %rd6116, %rd5687;
	add.s64 	%rd6118, %rd6117, %rd5696;
	add.s64 	%rd6119, %rd6118, %rd6111;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6106, 45;
	shr.b64 	%rhs, %rd6106, 19;
	add.u64 	%rd6120, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6106, 3;
	shr.b64 	%rhs, %rd6106, 61;
	add.u64 	%rd6121, %lhs, %rhs;
	}
	xor.b64  	%rd6122, %rd6120, %rd6121;
	shr.u64 	%rd6123, %rd6106, 6;
	xor.b64  	%rd6124, %rd6122, %rd6123;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5689, 63;
	shr.b64 	%rhs, %rd5689, 1;
	add.u64 	%rd6125, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5689, 56;
	shr.b64 	%rhs, %rd5689, 8;
	add.u64 	%rd6126, %lhs, %rhs;
	}
	xor.b64  	%rd6127, %rd6125, %rd6126;
	shr.u64 	%rd6128, %rd5689, 7;
	xor.b64  	%rd6129, %rd6127, %rd6128;
	add.s64 	%rd6130, %rd6129, %rd5688;
	add.s64 	%rd6131, %rd6130, %rd5697;
	add.s64 	%rd6132, %rd6131, %rd6124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6119, 45;
	shr.b64 	%rhs, %rd6119, 19;
	add.u64 	%rd6133, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6119, 3;
	shr.b64 	%rhs, %rd6119, 61;
	add.u64 	%rd6134, %lhs, %rhs;
	}
	xor.b64  	%rd6135, %rd6133, %rd6134;
	shr.u64 	%rd6136, %rd6119, 6;
	xor.b64  	%rd6137, %rd6135, %rd6136;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5690, 63;
	shr.b64 	%rhs, %rd5690, 1;
	add.u64 	%rd6138, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5690, 56;
	shr.b64 	%rhs, %rd5690, 8;
	add.u64 	%rd6139, %lhs, %rhs;
	}
	xor.b64  	%rd6140, %rd6138, %rd6139;
	shr.u64 	%rd6141, %rd5690, 7;
	xor.b64  	%rd6142, %rd6140, %rd6141;
	add.s64 	%rd6143, %rd6142, %rd5689;
	add.s64 	%rd6144, %rd6143, %rd5698;
	add.s64 	%rd6145, %rd6144, %rd6137;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6132, 45;
	shr.b64 	%rhs, %rd6132, 19;
	add.u64 	%rd6146, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6132, 3;
	shr.b64 	%rhs, %rd6132, 61;
	add.u64 	%rd6147, %lhs, %rhs;
	}
	xor.b64  	%rd6148, %rd6146, %rd6147;
	shr.u64 	%rd6149, %rd6132, 6;
	xor.b64  	%rd6150, %rd6148, %rd6149;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5691, 63;
	shr.b64 	%rhs, %rd5691, 1;
	add.u64 	%rd6151, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5691, 56;
	shr.b64 	%rhs, %rd5691, 8;
	add.u64 	%rd6152, %lhs, %rhs;
	}
	xor.b64  	%rd6153, %rd6151, %rd6152;
	shr.u64 	%rd6154, %rd5691, 7;
	xor.b64  	%rd6155, %rd6153, %rd6154;
	add.s64 	%rd6156, %rd6155, %rd5690;
	add.s64 	%rd6157, %rd6156, %rd5699;
	add.s64 	%rd6158, %rd6157, %rd6150;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6145, 45;
	shr.b64 	%rhs, %rd6145, 19;
	add.u64 	%rd6159, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6145, 3;
	shr.b64 	%rhs, %rd6145, 61;
	add.u64 	%rd6160, %lhs, %rhs;
	}
	xor.b64  	%rd6161, %rd6159, %rd6160;
	shr.u64 	%rd6162, %rd6145, 6;
	xor.b64  	%rd6163, %rd6161, %rd6162;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5692, 63;
	shr.b64 	%rhs, %rd5692, 1;
	add.u64 	%rd6164, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5692, 56;
	shr.b64 	%rhs, %rd5692, 8;
	add.u64 	%rd6165, %lhs, %rhs;
	}
	xor.b64  	%rd6166, %rd6164, %rd6165;
	shr.u64 	%rd6167, %rd5692, 7;
	xor.b64  	%rd6168, %rd6166, %rd6167;
	add.s64 	%rd6169, %rd6168, %rd5691;
	add.s64 	%rd6170, %rd6169, %rd5700;
	add.s64 	%rd6171, %rd6170, %rd6163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6158, 45;
	shr.b64 	%rhs, %rd6158, 19;
	add.u64 	%rd6172, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6158, 3;
	shr.b64 	%rhs, %rd6158, 61;
	add.u64 	%rd6173, %lhs, %rhs;
	}
	xor.b64  	%rd6174, %rd6172, %rd6173;
	shr.u64 	%rd6175, %rd6158, 6;
	xor.b64  	%rd6176, %rd6174, %rd6175;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5693, 63;
	shr.b64 	%rhs, %rd5693, 1;
	add.u64 	%rd6177, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5693, 56;
	shr.b64 	%rhs, %rd5693, 8;
	add.u64 	%rd6178, %lhs, %rhs;
	}
	xor.b64  	%rd6179, %rd6177, %rd6178;
	shr.u64 	%rd6180, %rd5693, 7;
	xor.b64  	%rd6181, %rd6179, %rd6180;
	add.s64 	%rd6182, %rd6181, %rd5692;
	add.s64 	%rd6183, %rd6182, %rd5701;
	add.s64 	%rd6184, %rd6183, %rd6176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6171, 45;
	shr.b64 	%rhs, %rd6171, 19;
	add.u64 	%rd6185, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6171, 3;
	shr.b64 	%rhs, %rd6171, 61;
	add.u64 	%rd6186, %lhs, %rhs;
	}
	xor.b64  	%rd6187, %rd6185, %rd6186;
	shr.u64 	%rd6188, %rd6171, 6;
	xor.b64  	%rd6189, %rd6187, %rd6188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5694, 63;
	shr.b64 	%rhs, %rd5694, 1;
	add.u64 	%rd6190, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5694, 56;
	shr.b64 	%rhs, %rd5694, 8;
	add.u64 	%rd6191, %lhs, %rhs;
	}
	xor.b64  	%rd6192, %rd6190, %rd6191;
	shr.u64 	%rd6193, %rd5694, 7;
	xor.b64  	%rd6194, %rd6192, %rd6193;
	add.s64 	%rd6195, %rd6194, %rd5693;
	add.s64 	%rd6196, %rd6195, %rd6106;
	add.s64 	%rd6197, %rd6196, %rd6189;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6184, 45;
	shr.b64 	%rhs, %rd6184, 19;
	add.u64 	%rd6198, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6184, 3;
	shr.b64 	%rhs, %rd6184, 61;
	add.u64 	%rd6199, %lhs, %rhs;
	}
	xor.b64  	%rd6200, %rd6198, %rd6199;
	shr.u64 	%rd6201, %rd6184, 6;
	xor.b64  	%rd6202, %rd6200, %rd6201;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5695, 63;
	shr.b64 	%rhs, %rd5695, 1;
	add.u64 	%rd6203, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5695, 56;
	shr.b64 	%rhs, %rd5695, 8;
	add.u64 	%rd6204, %lhs, %rhs;
	}
	xor.b64  	%rd6205, %rd6203, %rd6204;
	shr.u64 	%rd6206, %rd5695, 7;
	xor.b64  	%rd6207, %rd6205, %rd6206;
	add.s64 	%rd6208, %rd6207, %rd5694;
	add.s64 	%rd6209, %rd6208, %rd6119;
	add.s64 	%rd6210, %rd6209, %rd6202;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6197, 45;
	shr.b64 	%rhs, %rd6197, 19;
	add.u64 	%rd6211, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6197, 3;
	shr.b64 	%rhs, %rd6197, 61;
	add.u64 	%rd6212, %lhs, %rhs;
	}
	xor.b64  	%rd6213, %rd6211, %rd6212;
	shr.u64 	%rd6214, %rd6197, 6;
	xor.b64  	%rd6215, %rd6213, %rd6214;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5696, 63;
	shr.b64 	%rhs, %rd5696, 1;
	add.u64 	%rd6216, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5696, 56;
	shr.b64 	%rhs, %rd5696, 8;
	add.u64 	%rd6217, %lhs, %rhs;
	}
	xor.b64  	%rd6218, %rd6216, %rd6217;
	shr.u64 	%rd6219, %rd5696, 7;
	xor.b64  	%rd6220, %rd6218, %rd6219;
	add.s64 	%rd6221, %rd6220, %rd5695;
	add.s64 	%rd6222, %rd6221, %rd6132;
	add.s64 	%rd6223, %rd6222, %rd6215;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6210, 45;
	shr.b64 	%rhs, %rd6210, 19;
	add.u64 	%rd6224, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6210, 3;
	shr.b64 	%rhs, %rd6210, 61;
	add.u64 	%rd6225, %lhs, %rhs;
	}
	xor.b64  	%rd6226, %rd6224, %rd6225;
	shr.u64 	%rd6227, %rd6210, 6;
	xor.b64  	%rd6228, %rd6226, %rd6227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5697, 63;
	shr.b64 	%rhs, %rd5697, 1;
	add.u64 	%rd6229, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5697, 56;
	shr.b64 	%rhs, %rd5697, 8;
	add.u64 	%rd6230, %lhs, %rhs;
	}
	xor.b64  	%rd6231, %rd6229, %rd6230;
	shr.u64 	%rd6232, %rd5697, 7;
	xor.b64  	%rd6233, %rd6231, %rd6232;
	add.s64 	%rd6234, %rd6233, %rd5696;
	add.s64 	%rd6235, %rd6234, %rd6145;
	add.s64 	%rd6236, %rd6235, %rd6228;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6223, 45;
	shr.b64 	%rhs, %rd6223, 19;
	add.u64 	%rd6237, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6223, 3;
	shr.b64 	%rhs, %rd6223, 61;
	add.u64 	%rd6238, %lhs, %rhs;
	}
	xor.b64  	%rd6239, %rd6237, %rd6238;
	shr.u64 	%rd6240, %rd6223, 6;
	xor.b64  	%rd6241, %rd6239, %rd6240;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5698, 63;
	shr.b64 	%rhs, %rd5698, 1;
	add.u64 	%rd6242, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5698, 56;
	shr.b64 	%rhs, %rd5698, 8;
	add.u64 	%rd6243, %lhs, %rhs;
	}
	xor.b64  	%rd6244, %rd6242, %rd6243;
	shr.u64 	%rd6245, %rd5698, 7;
	xor.b64  	%rd6246, %rd6244, %rd6245;
	add.s64 	%rd6247, %rd6246, %rd5697;
	add.s64 	%rd6248, %rd6247, %rd6158;
	add.s64 	%rd6249, %rd6248, %rd6241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6236, 45;
	shr.b64 	%rhs, %rd6236, 19;
	add.u64 	%rd6250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6236, 3;
	shr.b64 	%rhs, %rd6236, 61;
	add.u64 	%rd6251, %lhs, %rhs;
	}
	xor.b64  	%rd6252, %rd6250, %rd6251;
	shr.u64 	%rd6253, %rd6236, 6;
	xor.b64  	%rd6254, %rd6252, %rd6253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5699, 63;
	shr.b64 	%rhs, %rd5699, 1;
	add.u64 	%rd6255, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5699, 56;
	shr.b64 	%rhs, %rd5699, 8;
	add.u64 	%rd6256, %lhs, %rhs;
	}
	xor.b64  	%rd6257, %rd6255, %rd6256;
	shr.u64 	%rd6258, %rd5699, 7;
	xor.b64  	%rd6259, %rd6257, %rd6258;
	add.s64 	%rd6260, %rd6259, %rd5698;
	add.s64 	%rd6261, %rd6260, %rd6171;
	add.s64 	%rd6262, %rd6261, %rd6254;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6249, 45;
	shr.b64 	%rhs, %rd6249, 19;
	add.u64 	%rd6263, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6249, 3;
	shr.b64 	%rhs, %rd6249, 61;
	add.u64 	%rd6264, %lhs, %rhs;
	}
	xor.b64  	%rd6265, %rd6263, %rd6264;
	shr.u64 	%rd6266, %rd6249, 6;
	xor.b64  	%rd6267, %rd6265, %rd6266;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5700, 63;
	shr.b64 	%rhs, %rd5700, 1;
	add.u64 	%rd6268, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5700, 56;
	shr.b64 	%rhs, %rd5700, 8;
	add.u64 	%rd6269, %lhs, %rhs;
	}
	xor.b64  	%rd6270, %rd6268, %rd6269;
	shr.u64 	%rd6271, %rd5700, 7;
	xor.b64  	%rd6272, %rd6270, %rd6271;
	add.s64 	%rd6273, %rd6272, %rd5699;
	add.s64 	%rd6274, %rd6273, %rd6184;
	add.s64 	%rd6275, %rd6274, %rd6267;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6262, 45;
	shr.b64 	%rhs, %rd6262, 19;
	add.u64 	%rd6276, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6262, 3;
	shr.b64 	%rhs, %rd6262, 61;
	add.u64 	%rd6277, %lhs, %rhs;
	}
	xor.b64  	%rd6278, %rd6276, %rd6277;
	shr.u64 	%rd6279, %rd6262, 6;
	xor.b64  	%rd6280, %rd6278, %rd6279;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5701, 63;
	shr.b64 	%rhs, %rd5701, 1;
	add.u64 	%rd6281, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5701, 56;
	shr.b64 	%rhs, %rd5701, 8;
	add.u64 	%rd6282, %lhs, %rhs;
	}
	xor.b64  	%rd6283, %rd6281, %rd6282;
	shr.u64 	%rd6284, %rd5701, 7;
	xor.b64  	%rd6285, %rd6283, %rd6284;
	add.s64 	%rd6286, %rd6285, %rd5700;
	add.s64 	%rd6287, %rd6286, %rd6197;
	add.s64 	%rd6288, %rd6287, %rd6280;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6275, 45;
	shr.b64 	%rhs, %rd6275, 19;
	add.u64 	%rd6289, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6275, 3;
	shr.b64 	%rhs, %rd6275, 61;
	add.u64 	%rd6290, %lhs, %rhs;
	}
	xor.b64  	%rd6291, %rd6289, %rd6290;
	shr.u64 	%rd6292, %rd6275, 6;
	xor.b64  	%rd6293, %rd6291, %rd6292;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6106, 63;
	shr.b64 	%rhs, %rd6106, 1;
	add.u64 	%rd6294, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6106, 56;
	shr.b64 	%rhs, %rd6106, 8;
	add.u64 	%rd6295, %lhs, %rhs;
	}
	xor.b64  	%rd6296, %rd6294, %rd6295;
	shr.u64 	%rd6297, %rd6106, 7;
	xor.b64  	%rd6298, %rd6296, %rd6297;
	add.s64 	%rd6299, %rd6298, %rd5701;
	add.s64 	%rd6300, %rd6299, %rd6210;
	add.s64 	%rd6301, %rd6300, %rd6293;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6082, 50;
	shr.b64 	%rhs, %rd6082, 14;
	add.u64 	%rd6302, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6082, 46;
	shr.b64 	%rhs, %rd6082, 18;
	add.u64 	%rd6303, %lhs, %rhs;
	}
	xor.b64  	%rd6304, %rd6302, %rd6303;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6082, 23;
	shr.b64 	%rhs, %rd6082, 41;
	add.u64 	%rd6305, %lhs, %rhs;
	}
	xor.b64  	%rd6306, %rd6304, %rd6305;
	xor.b64  	%rd6307, %rd6058, %rd6034;
	and.b64  	%rd6308, %rd6082, %rd6307;
	xor.b64  	%rd6309, %rd6308, %rd6034;
	add.s64 	%rd6310, %rd6309, %rd6010;
	add.s64 	%rd6311, %rd6310, %rd6306;
	add.s64 	%rd6312, %rd6311, %rd6106;
	add.s64 	%rd6313, %rd6312, -1973867731355612462;
	add.s64 	%rd6314, %rd6313, %rd6021;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6093, 36;
	shr.b64 	%rhs, %rd6093, 28;
	add.u64 	%rd6315, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6093, 30;
	shr.b64 	%rhs, %rd6093, 34;
	add.u64 	%rd6316, %lhs, %rhs;
	}
	xor.b64  	%rd6317, %rd6315, %rd6316;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6093, 25;
	shr.b64 	%rhs, %rd6093, 39;
	add.u64 	%rd6318, %lhs, %rhs;
	}
	xor.b64  	%rd6319, %rd6317, %rd6318;
	and.b64  	%rd6320, %rd6093, %rd6069;
	xor.b64  	%rd6321, %rd6093, %rd6069;
	and.b64  	%rd6322, %rd6321, %rd6045;
	or.b64  	%rd6323, %rd6322, %rd6320;
	add.s64 	%rd6324, %rd6323, %rd6319;
	add.s64 	%rd6325, %rd6324, %rd6313;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6314, 50;
	shr.b64 	%rhs, %rd6314, 14;
	add.u64 	%rd6326, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6314, 46;
	shr.b64 	%rhs, %rd6314, 18;
	add.u64 	%rd6327, %lhs, %rhs;
	}
	xor.b64  	%rd6328, %rd6326, %rd6327;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6314, 23;
	shr.b64 	%rhs, %rd6314, 41;
	add.u64 	%rd6329, %lhs, %rhs;
	}
	xor.b64  	%rd6330, %rd6328, %rd6329;
	xor.b64  	%rd6331, %rd6082, %rd6058;
	and.b64  	%rd6332, %rd6314, %rd6331;
	xor.b64  	%rd6333, %rd6332, %rd6058;
	add.s64 	%rd6334, %rd6119, %rd6034;
	add.s64 	%rd6335, %rd6334, %rd6333;
	add.s64 	%rd6336, %rd6335, %rd6330;
	add.s64 	%rd6337, %rd6336, -1171420211273849373;
	add.s64 	%rd6338, %rd6337, %rd6045;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6325, 36;
	shr.b64 	%rhs, %rd6325, 28;
	add.u64 	%rd6339, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6325, 30;
	shr.b64 	%rhs, %rd6325, 34;
	add.u64 	%rd6340, %lhs, %rhs;
	}
	xor.b64  	%rd6341, %rd6339, %rd6340;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6325, 25;
	shr.b64 	%rhs, %rd6325, 39;
	add.u64 	%rd6342, %lhs, %rhs;
	}
	xor.b64  	%rd6343, %rd6341, %rd6342;
	and.b64  	%rd6344, %rd6325, %rd6093;
	xor.b64  	%rd6345, %rd6325, %rd6093;
	and.b64  	%rd6346, %rd6345, %rd6069;
	or.b64  	%rd6347, %rd6346, %rd6344;
	add.s64 	%rd6348, %rd6347, %rd6343;
	add.s64 	%rd6349, %rd6348, %rd6337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6338, 50;
	shr.b64 	%rhs, %rd6338, 14;
	add.u64 	%rd6350, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6338, 46;
	shr.b64 	%rhs, %rd6338, 18;
	add.u64 	%rd6351, %lhs, %rhs;
	}
	xor.b64  	%rd6352, %rd6350, %rd6351;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6338, 23;
	shr.b64 	%rhs, %rd6338, 41;
	add.u64 	%rd6353, %lhs, %rhs;
	}
	xor.b64  	%rd6354, %rd6352, %rd6353;
	xor.b64  	%rd6355, %rd6314, %rd6082;
	and.b64  	%rd6356, %rd6338, %rd6355;
	xor.b64  	%rd6357, %rd6356, %rd6082;
	add.s64 	%rd6358, %rd6132, %rd6058;
	add.s64 	%rd6359, %rd6358, %rd6357;
	add.s64 	%rd6360, %rd6359, %rd6354;
	add.s64 	%rd6361, %rd6360, 1135362057144423861;
	add.s64 	%rd6362, %rd6361, %rd6069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6349, 36;
	shr.b64 	%rhs, %rd6349, 28;
	add.u64 	%rd6363, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6349, 30;
	shr.b64 	%rhs, %rd6349, 34;
	add.u64 	%rd6364, %lhs, %rhs;
	}
	xor.b64  	%rd6365, %rd6363, %rd6364;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6349, 25;
	shr.b64 	%rhs, %rd6349, 39;
	add.u64 	%rd6366, %lhs, %rhs;
	}
	xor.b64  	%rd6367, %rd6365, %rd6366;
	and.b64  	%rd6368, %rd6349, %rd6325;
	xor.b64  	%rd6369, %rd6349, %rd6325;
	and.b64  	%rd6370, %rd6369, %rd6093;
	or.b64  	%rd6371, %rd6370, %rd6368;
	add.s64 	%rd6372, %rd6371, %rd6367;
	add.s64 	%rd6373, %rd6372, %rd6361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6362, 50;
	shr.b64 	%rhs, %rd6362, 14;
	add.u64 	%rd6374, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6362, 46;
	shr.b64 	%rhs, %rd6362, 18;
	add.u64 	%rd6375, %lhs, %rhs;
	}
	xor.b64  	%rd6376, %rd6374, %rd6375;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6362, 23;
	shr.b64 	%rhs, %rd6362, 41;
	add.u64 	%rd6377, %lhs, %rhs;
	}
	xor.b64  	%rd6378, %rd6376, %rd6377;
	xor.b64  	%rd6379, %rd6338, %rd6314;
	and.b64  	%rd6380, %rd6362, %rd6379;
	xor.b64  	%rd6381, %rd6380, %rd6314;
	add.s64 	%rd6382, %rd6145, %rd6082;
	add.s64 	%rd6383, %rd6382, %rd6381;
	add.s64 	%rd6384, %rd6383, %rd6378;
	add.s64 	%rd6385, %rd6384, 2597628984639134821;
	add.s64 	%rd6386, %rd6385, %rd6093;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6373, 36;
	shr.b64 	%rhs, %rd6373, 28;
	add.u64 	%rd6387, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6373, 30;
	shr.b64 	%rhs, %rd6373, 34;
	add.u64 	%rd6388, %lhs, %rhs;
	}
	xor.b64  	%rd6389, %rd6387, %rd6388;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6373, 25;
	shr.b64 	%rhs, %rd6373, 39;
	add.u64 	%rd6390, %lhs, %rhs;
	}
	xor.b64  	%rd6391, %rd6389, %rd6390;
	and.b64  	%rd6392, %rd6373, %rd6349;
	xor.b64  	%rd6393, %rd6373, %rd6349;
	and.b64  	%rd6394, %rd6393, %rd6325;
	or.b64  	%rd6395, %rd6394, %rd6392;
	add.s64 	%rd6396, %rd6395, %rd6391;
	add.s64 	%rd6397, %rd6396, %rd6385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6386, 50;
	shr.b64 	%rhs, %rd6386, 14;
	add.u64 	%rd6398, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6386, 46;
	shr.b64 	%rhs, %rd6386, 18;
	add.u64 	%rd6399, %lhs, %rhs;
	}
	xor.b64  	%rd6400, %rd6398, %rd6399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6386, 23;
	shr.b64 	%rhs, %rd6386, 41;
	add.u64 	%rd6401, %lhs, %rhs;
	}
	xor.b64  	%rd6402, %rd6400, %rd6401;
	xor.b64  	%rd6403, %rd6362, %rd6338;
	and.b64  	%rd6404, %rd6386, %rd6403;
	xor.b64  	%rd6405, %rd6404, %rd6338;
	add.s64 	%rd6406, %rd6158, %rd6314;
	add.s64 	%rd6407, %rd6406, %rd6405;
	add.s64 	%rd6408, %rd6407, %rd6402;
	add.s64 	%rd6409, %rd6408, 3308224258029322869;
	add.s64 	%rd6410, %rd6409, %rd6325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6397, 36;
	shr.b64 	%rhs, %rd6397, 28;
	add.u64 	%rd6411, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6397, 30;
	shr.b64 	%rhs, %rd6397, 34;
	add.u64 	%rd6412, %lhs, %rhs;
	}
	xor.b64  	%rd6413, %rd6411, %rd6412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6397, 25;
	shr.b64 	%rhs, %rd6397, 39;
	add.u64 	%rd6414, %lhs, %rhs;
	}
	xor.b64  	%rd6415, %rd6413, %rd6414;
	and.b64  	%rd6416, %rd6397, %rd6373;
	xor.b64  	%rd6417, %rd6397, %rd6373;
	and.b64  	%rd6418, %rd6417, %rd6349;
	or.b64  	%rd6419, %rd6418, %rd6416;
	add.s64 	%rd6420, %rd6419, %rd6415;
	add.s64 	%rd6421, %rd6420, %rd6409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6410, 50;
	shr.b64 	%rhs, %rd6410, 14;
	add.u64 	%rd6422, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6410, 46;
	shr.b64 	%rhs, %rd6410, 18;
	add.u64 	%rd6423, %lhs, %rhs;
	}
	xor.b64  	%rd6424, %rd6422, %rd6423;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6410, 23;
	shr.b64 	%rhs, %rd6410, 41;
	add.u64 	%rd6425, %lhs, %rhs;
	}
	xor.b64  	%rd6426, %rd6424, %rd6425;
	xor.b64  	%rd6427, %rd6386, %rd6362;
	and.b64  	%rd6428, %rd6410, %rd6427;
	xor.b64  	%rd6429, %rd6428, %rd6362;
	add.s64 	%rd6430, %rd6171, %rd6338;
	add.s64 	%rd6431, %rd6430, %rd6429;
	add.s64 	%rd6432, %rd6431, %rd6426;
	add.s64 	%rd6433, %rd6432, 5365058923640841347;
	add.s64 	%rd6434, %rd6433, %rd6349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6421, 36;
	shr.b64 	%rhs, %rd6421, 28;
	add.u64 	%rd6435, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6421, 30;
	shr.b64 	%rhs, %rd6421, 34;
	add.u64 	%rd6436, %lhs, %rhs;
	}
	xor.b64  	%rd6437, %rd6435, %rd6436;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6421, 25;
	shr.b64 	%rhs, %rd6421, 39;
	add.u64 	%rd6438, %lhs, %rhs;
	}
	xor.b64  	%rd6439, %rd6437, %rd6438;
	and.b64  	%rd6440, %rd6421, %rd6397;
	xor.b64  	%rd6441, %rd6421, %rd6397;
	and.b64  	%rd6442, %rd6441, %rd6373;
	or.b64  	%rd6443, %rd6442, %rd6440;
	add.s64 	%rd6444, %rd6443, %rd6439;
	add.s64 	%rd6445, %rd6444, %rd6433;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6434, 50;
	shr.b64 	%rhs, %rd6434, 14;
	add.u64 	%rd6446, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6434, 46;
	shr.b64 	%rhs, %rd6434, 18;
	add.u64 	%rd6447, %lhs, %rhs;
	}
	xor.b64  	%rd6448, %rd6446, %rd6447;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6434, 23;
	shr.b64 	%rhs, %rd6434, 41;
	add.u64 	%rd6449, %lhs, %rhs;
	}
	xor.b64  	%rd6450, %rd6448, %rd6449;
	xor.b64  	%rd6451, %rd6410, %rd6386;
	and.b64  	%rd6452, %rd6434, %rd6451;
	xor.b64  	%rd6453, %rd6452, %rd6386;
	add.s64 	%rd6454, %rd6184, %rd6362;
	add.s64 	%rd6455, %rd6454, %rd6453;
	add.s64 	%rd6456, %rd6455, %rd6450;
	add.s64 	%rd6457, %rd6456, 6679025012923562964;
	add.s64 	%rd6458, %rd6457, %rd6373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6445, 36;
	shr.b64 	%rhs, %rd6445, 28;
	add.u64 	%rd6459, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6445, 30;
	shr.b64 	%rhs, %rd6445, 34;
	add.u64 	%rd6460, %lhs, %rhs;
	}
	xor.b64  	%rd6461, %rd6459, %rd6460;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6445, 25;
	shr.b64 	%rhs, %rd6445, 39;
	add.u64 	%rd6462, %lhs, %rhs;
	}
	xor.b64  	%rd6463, %rd6461, %rd6462;
	and.b64  	%rd6464, %rd6445, %rd6421;
	xor.b64  	%rd6465, %rd6445, %rd6421;
	and.b64  	%rd6466, %rd6465, %rd6397;
	or.b64  	%rd6467, %rd6466, %rd6464;
	add.s64 	%rd6468, %rd6467, %rd6463;
	add.s64 	%rd6469, %rd6468, %rd6457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6458, 50;
	shr.b64 	%rhs, %rd6458, 14;
	add.u64 	%rd6470, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6458, 46;
	shr.b64 	%rhs, %rd6458, 18;
	add.u64 	%rd6471, %lhs, %rhs;
	}
	xor.b64  	%rd6472, %rd6470, %rd6471;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6458, 23;
	shr.b64 	%rhs, %rd6458, 41;
	add.u64 	%rd6473, %lhs, %rhs;
	}
	xor.b64  	%rd6474, %rd6472, %rd6473;
	xor.b64  	%rd6475, %rd6434, %rd6410;
	and.b64  	%rd6476, %rd6458, %rd6475;
	xor.b64  	%rd6477, %rd6476, %rd6410;
	add.s64 	%rd6478, %rd6197, %rd6386;
	add.s64 	%rd6479, %rd6478, %rd6477;
	add.s64 	%rd6480, %rd6479, %rd6474;
	add.s64 	%rd6481, %rd6480, 8573033837759648693;
	add.s64 	%rd6482, %rd6481, %rd6397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6469, 36;
	shr.b64 	%rhs, %rd6469, 28;
	add.u64 	%rd6483, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6469, 30;
	shr.b64 	%rhs, %rd6469, 34;
	add.u64 	%rd6484, %lhs, %rhs;
	}
	xor.b64  	%rd6485, %rd6483, %rd6484;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6469, 25;
	shr.b64 	%rhs, %rd6469, 39;
	add.u64 	%rd6486, %lhs, %rhs;
	}
	xor.b64  	%rd6487, %rd6485, %rd6486;
	and.b64  	%rd6488, %rd6469, %rd6445;
	xor.b64  	%rd6489, %rd6469, %rd6445;
	and.b64  	%rd6490, %rd6489, %rd6421;
	or.b64  	%rd6491, %rd6490, %rd6488;
	add.s64 	%rd6492, %rd6491, %rd6487;
	add.s64 	%rd6493, %rd6492, %rd6481;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6482, 50;
	shr.b64 	%rhs, %rd6482, 14;
	add.u64 	%rd6494, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6482, 46;
	shr.b64 	%rhs, %rd6482, 18;
	add.u64 	%rd6495, %lhs, %rhs;
	}
	xor.b64  	%rd6496, %rd6494, %rd6495;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6482, 23;
	shr.b64 	%rhs, %rd6482, 41;
	add.u64 	%rd6497, %lhs, %rhs;
	}
	xor.b64  	%rd6498, %rd6496, %rd6497;
	xor.b64  	%rd6499, %rd6458, %rd6434;
	and.b64  	%rd6500, %rd6482, %rd6499;
	xor.b64  	%rd6501, %rd6500, %rd6434;
	add.s64 	%rd6502, %rd6210, %rd6410;
	add.s64 	%rd6503, %rd6502, %rd6501;
	add.s64 	%rd6504, %rd6503, %rd6498;
	add.s64 	%rd6505, %rd6504, -7476448914759557205;
	add.s64 	%rd6506, %rd6505, %rd6421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6493, 36;
	shr.b64 	%rhs, %rd6493, 28;
	add.u64 	%rd6507, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6493, 30;
	shr.b64 	%rhs, %rd6493, 34;
	add.u64 	%rd6508, %lhs, %rhs;
	}
	xor.b64  	%rd6509, %rd6507, %rd6508;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6493, 25;
	shr.b64 	%rhs, %rd6493, 39;
	add.u64 	%rd6510, %lhs, %rhs;
	}
	xor.b64  	%rd6511, %rd6509, %rd6510;
	and.b64  	%rd6512, %rd6493, %rd6469;
	xor.b64  	%rd6513, %rd6493, %rd6469;
	and.b64  	%rd6514, %rd6513, %rd6445;
	or.b64  	%rd6515, %rd6514, %rd6512;
	add.s64 	%rd6516, %rd6515, %rd6511;
	add.s64 	%rd6517, %rd6516, %rd6505;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6506, 50;
	shr.b64 	%rhs, %rd6506, 14;
	add.u64 	%rd6518, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6506, 46;
	shr.b64 	%rhs, %rd6506, 18;
	add.u64 	%rd6519, %lhs, %rhs;
	}
	xor.b64  	%rd6520, %rd6518, %rd6519;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6506, 23;
	shr.b64 	%rhs, %rd6506, 41;
	add.u64 	%rd6521, %lhs, %rhs;
	}
	xor.b64  	%rd6522, %rd6520, %rd6521;
	xor.b64  	%rd6523, %rd6482, %rd6458;
	and.b64  	%rd6524, %rd6506, %rd6523;
	xor.b64  	%rd6525, %rd6524, %rd6458;
	add.s64 	%rd6526, %rd6223, %rd6434;
	add.s64 	%rd6527, %rd6526, %rd6525;
	add.s64 	%rd6528, %rd6527, %rd6522;
	add.s64 	%rd6529, %rd6528, -6327057829258317296;
	add.s64 	%rd6530, %rd6529, %rd6445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6517, 36;
	shr.b64 	%rhs, %rd6517, 28;
	add.u64 	%rd6531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6517, 30;
	shr.b64 	%rhs, %rd6517, 34;
	add.u64 	%rd6532, %lhs, %rhs;
	}
	xor.b64  	%rd6533, %rd6531, %rd6532;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6517, 25;
	shr.b64 	%rhs, %rd6517, 39;
	add.u64 	%rd6534, %lhs, %rhs;
	}
	xor.b64  	%rd6535, %rd6533, %rd6534;
	and.b64  	%rd6536, %rd6517, %rd6493;
	xor.b64  	%rd6537, %rd6517, %rd6493;
	and.b64  	%rd6538, %rd6537, %rd6469;
	or.b64  	%rd6539, %rd6538, %rd6536;
	add.s64 	%rd6540, %rd6539, %rd6535;
	add.s64 	%rd6541, %rd6540, %rd6529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6530, 50;
	shr.b64 	%rhs, %rd6530, 14;
	add.u64 	%rd6542, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6530, 46;
	shr.b64 	%rhs, %rd6530, 18;
	add.u64 	%rd6543, %lhs, %rhs;
	}
	xor.b64  	%rd6544, %rd6542, %rd6543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6530, 23;
	shr.b64 	%rhs, %rd6530, 41;
	add.u64 	%rd6545, %lhs, %rhs;
	}
	xor.b64  	%rd6546, %rd6544, %rd6545;
	xor.b64  	%rd6547, %rd6506, %rd6482;
	and.b64  	%rd6548, %rd6530, %rd6547;
	xor.b64  	%rd6549, %rd6548, %rd6482;
	add.s64 	%rd6550, %rd6236, %rd6458;
	add.s64 	%rd6551, %rd6550, %rd6549;
	add.s64 	%rd6552, %rd6551, %rd6546;
	add.s64 	%rd6553, %rd6552, -5763719355590565569;
	add.s64 	%rd6554, %rd6553, %rd6469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6541, 36;
	shr.b64 	%rhs, %rd6541, 28;
	add.u64 	%rd6555, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6541, 30;
	shr.b64 	%rhs, %rd6541, 34;
	add.u64 	%rd6556, %lhs, %rhs;
	}
	xor.b64  	%rd6557, %rd6555, %rd6556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6541, 25;
	shr.b64 	%rhs, %rd6541, 39;
	add.u64 	%rd6558, %lhs, %rhs;
	}
	xor.b64  	%rd6559, %rd6557, %rd6558;
	and.b64  	%rd6560, %rd6541, %rd6517;
	xor.b64  	%rd6561, %rd6541, %rd6517;
	and.b64  	%rd6562, %rd6561, %rd6493;
	or.b64  	%rd6563, %rd6562, %rd6560;
	add.s64 	%rd6564, %rd6563, %rd6559;
	add.s64 	%rd6565, %rd6564, %rd6553;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6554, 50;
	shr.b64 	%rhs, %rd6554, 14;
	add.u64 	%rd6566, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6554, 46;
	shr.b64 	%rhs, %rd6554, 18;
	add.u64 	%rd6567, %lhs, %rhs;
	}
	xor.b64  	%rd6568, %rd6566, %rd6567;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6554, 23;
	shr.b64 	%rhs, %rd6554, 41;
	add.u64 	%rd6569, %lhs, %rhs;
	}
	xor.b64  	%rd6570, %rd6568, %rd6569;
	xor.b64  	%rd6571, %rd6530, %rd6506;
	and.b64  	%rd6572, %rd6554, %rd6571;
	xor.b64  	%rd6573, %rd6572, %rd6506;
	add.s64 	%rd6574, %rd6249, %rd6482;
	add.s64 	%rd6575, %rd6574, %rd6573;
	add.s64 	%rd6576, %rd6575, %rd6570;
	add.s64 	%rd6577, %rd6576, -4658551843659510044;
	add.s64 	%rd6578, %rd6577, %rd6493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6565, 36;
	shr.b64 	%rhs, %rd6565, 28;
	add.u64 	%rd6579, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6565, 30;
	shr.b64 	%rhs, %rd6565, 34;
	add.u64 	%rd6580, %lhs, %rhs;
	}
	xor.b64  	%rd6581, %rd6579, %rd6580;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6565, 25;
	shr.b64 	%rhs, %rd6565, 39;
	add.u64 	%rd6582, %lhs, %rhs;
	}
	xor.b64  	%rd6583, %rd6581, %rd6582;
	and.b64  	%rd6584, %rd6565, %rd6541;
	xor.b64  	%rd6585, %rd6565, %rd6541;
	and.b64  	%rd6586, %rd6585, %rd6517;
	or.b64  	%rd6587, %rd6586, %rd6584;
	add.s64 	%rd6588, %rd6587, %rd6583;
	add.s64 	%rd6589, %rd6588, %rd6577;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6578, 50;
	shr.b64 	%rhs, %rd6578, 14;
	add.u64 	%rd6590, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6578, 46;
	shr.b64 	%rhs, %rd6578, 18;
	add.u64 	%rd6591, %lhs, %rhs;
	}
	xor.b64  	%rd6592, %rd6590, %rd6591;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6578, 23;
	shr.b64 	%rhs, %rd6578, 41;
	add.u64 	%rd6593, %lhs, %rhs;
	}
	xor.b64  	%rd6594, %rd6592, %rd6593;
	xor.b64  	%rd6595, %rd6554, %rd6530;
	and.b64  	%rd6596, %rd6578, %rd6595;
	xor.b64  	%rd6597, %rd6596, %rd6530;
	add.s64 	%rd6598, %rd6262, %rd6506;
	add.s64 	%rd6599, %rd6598, %rd6597;
	add.s64 	%rd6600, %rd6599, %rd6594;
	add.s64 	%rd6601, %rd6600, -4116276920077217854;
	add.s64 	%rd6602, %rd6601, %rd6517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6589, 36;
	shr.b64 	%rhs, %rd6589, 28;
	add.u64 	%rd6603, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6589, 30;
	shr.b64 	%rhs, %rd6589, 34;
	add.u64 	%rd6604, %lhs, %rhs;
	}
	xor.b64  	%rd6605, %rd6603, %rd6604;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6589, 25;
	shr.b64 	%rhs, %rd6589, 39;
	add.u64 	%rd6606, %lhs, %rhs;
	}
	xor.b64  	%rd6607, %rd6605, %rd6606;
	and.b64  	%rd6608, %rd6589, %rd6565;
	xor.b64  	%rd6609, %rd6589, %rd6565;
	and.b64  	%rd6610, %rd6609, %rd6541;
	or.b64  	%rd6611, %rd6610, %rd6608;
	add.s64 	%rd6612, %rd6611, %rd6607;
	add.s64 	%rd6613, %rd6612, %rd6601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6602, 50;
	shr.b64 	%rhs, %rd6602, 14;
	add.u64 	%rd6614, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6602, 46;
	shr.b64 	%rhs, %rd6602, 18;
	add.u64 	%rd6615, %lhs, %rhs;
	}
	xor.b64  	%rd6616, %rd6614, %rd6615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6602, 23;
	shr.b64 	%rhs, %rd6602, 41;
	add.u64 	%rd6617, %lhs, %rhs;
	}
	xor.b64  	%rd6618, %rd6616, %rd6617;
	xor.b64  	%rd6619, %rd6578, %rd6554;
	and.b64  	%rd6620, %rd6602, %rd6619;
	xor.b64  	%rd6621, %rd6620, %rd6554;
	add.s64 	%rd6622, %rd6275, %rd6530;
	add.s64 	%rd6623, %rd6622, %rd6621;
	add.s64 	%rd6624, %rd6623, %rd6618;
	add.s64 	%rd6625, %rd6624, -3051310485924567259;
	add.s64 	%rd6626, %rd6625, %rd6541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6613, 36;
	shr.b64 	%rhs, %rd6613, 28;
	add.u64 	%rd6627, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6613, 30;
	shr.b64 	%rhs, %rd6613, 34;
	add.u64 	%rd6628, %lhs, %rhs;
	}
	xor.b64  	%rd6629, %rd6627, %rd6628;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6613, 25;
	shr.b64 	%rhs, %rd6613, 39;
	add.u64 	%rd6630, %lhs, %rhs;
	}
	xor.b64  	%rd6631, %rd6629, %rd6630;
	and.b64  	%rd6632, %rd6613, %rd6589;
	xor.b64  	%rd6633, %rd6613, %rd6589;
	and.b64  	%rd6634, %rd6633, %rd6565;
	or.b64  	%rd6635, %rd6634, %rd6632;
	add.s64 	%rd6636, %rd6635, %rd6631;
	add.s64 	%rd6637, %rd6636, %rd6625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6626, 50;
	shr.b64 	%rhs, %rd6626, 14;
	add.u64 	%rd6638, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6626, 46;
	shr.b64 	%rhs, %rd6626, 18;
	add.u64 	%rd6639, %lhs, %rhs;
	}
	xor.b64  	%rd6640, %rd6638, %rd6639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6626, 23;
	shr.b64 	%rhs, %rd6626, 41;
	add.u64 	%rd6641, %lhs, %rhs;
	}
	xor.b64  	%rd6642, %rd6640, %rd6641;
	xor.b64  	%rd6643, %rd6602, %rd6578;
	and.b64  	%rd6644, %rd6626, %rd6643;
	xor.b64  	%rd6645, %rd6644, %rd6578;
	add.s64 	%rd6646, %rd6288, %rd6554;
	add.s64 	%rd6647, %rd6646, %rd6645;
	add.s64 	%rd6648, %rd6647, %rd6642;
	add.s64 	%rd6649, %rd6648, 489312712824947311;
	add.s64 	%rd6650, %rd6649, %rd6565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6637, 36;
	shr.b64 	%rhs, %rd6637, 28;
	add.u64 	%rd6651, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6637, 30;
	shr.b64 	%rhs, %rd6637, 34;
	add.u64 	%rd6652, %lhs, %rhs;
	}
	xor.b64  	%rd6653, %rd6651, %rd6652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6637, 25;
	shr.b64 	%rhs, %rd6637, 39;
	add.u64 	%rd6654, %lhs, %rhs;
	}
	xor.b64  	%rd6655, %rd6653, %rd6654;
	and.b64  	%rd6656, %rd6637, %rd6613;
	xor.b64  	%rd6657, %rd6637, %rd6613;
	and.b64  	%rd6658, %rd6657, %rd6589;
	or.b64  	%rd6659, %rd6658, %rd6656;
	add.s64 	%rd6660, %rd6659, %rd6655;
	add.s64 	%rd6661, %rd6660, %rd6649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6650, 50;
	shr.b64 	%rhs, %rd6650, 14;
	add.u64 	%rd6662, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6650, 46;
	shr.b64 	%rhs, %rd6650, 18;
	add.u64 	%rd6663, %lhs, %rhs;
	}
	xor.b64  	%rd6664, %rd6662, %rd6663;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6650, 23;
	shr.b64 	%rhs, %rd6650, 41;
	add.u64 	%rd6665, %lhs, %rhs;
	}
	xor.b64  	%rd6666, %rd6664, %rd6665;
	xor.b64  	%rd6667, %rd6626, %rd6602;
	and.b64  	%rd6668, %rd6650, %rd6667;
	xor.b64  	%rd6669, %rd6668, %rd6602;
	add.s64 	%rd6670, %rd6301, %rd6578;
	add.s64 	%rd6671, %rd6670, %rd6669;
	add.s64 	%rd6672, %rd6671, %rd6666;
	add.s64 	%rd6673, %rd6672, 1452737877330783856;
	add.s64 	%rd6674, %rd6673, %rd6589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6661, 36;
	shr.b64 	%rhs, %rd6661, 28;
	add.u64 	%rd6675, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6661, 30;
	shr.b64 	%rhs, %rd6661, 34;
	add.u64 	%rd6676, %lhs, %rhs;
	}
	xor.b64  	%rd6677, %rd6675, %rd6676;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6661, 25;
	shr.b64 	%rhs, %rd6661, 39;
	add.u64 	%rd6678, %lhs, %rhs;
	}
	xor.b64  	%rd6679, %rd6677, %rd6678;
	and.b64  	%rd6680, %rd6661, %rd6637;
	xor.b64  	%rd6681, %rd6661, %rd6637;
	and.b64  	%rd6682, %rd6681, %rd6613;
	or.b64  	%rd6683, %rd6682, %rd6680;
	add.s64 	%rd6684, %rd6683, %rd6679;
	add.s64 	%rd6685, %rd6684, %rd6673;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6288, 45;
	shr.b64 	%rhs, %rd6288, 19;
	add.u64 	%rd6686, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6288, 3;
	shr.b64 	%rhs, %rd6288, 61;
	add.u64 	%rd6687, %lhs, %rhs;
	}
	xor.b64  	%rd6688, %rd6686, %rd6687;
	shr.u64 	%rd6689, %rd6288, 6;
	xor.b64  	%rd6690, %rd6688, %rd6689;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6119, 63;
	shr.b64 	%rhs, %rd6119, 1;
	add.u64 	%rd6691, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6119, 56;
	shr.b64 	%rhs, %rd6119, 8;
	add.u64 	%rd6692, %lhs, %rhs;
	}
	xor.b64  	%rd6693, %rd6691, %rd6692;
	shr.u64 	%rd6694, %rd6119, 7;
	xor.b64  	%rd6695, %rd6693, %rd6694;
	add.s64 	%rd6696, %rd6695, %rd6106;
	add.s64 	%rd6697, %rd6696, %rd6223;
	add.s64 	%rd6698, %rd6697, %rd6690;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6301, 45;
	shr.b64 	%rhs, %rd6301, 19;
	add.u64 	%rd6699, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6301, 3;
	shr.b64 	%rhs, %rd6301, 61;
	add.u64 	%rd6700, %lhs, %rhs;
	}
	xor.b64  	%rd6701, %rd6699, %rd6700;
	shr.u64 	%rd6702, %rd6301, 6;
	xor.b64  	%rd6703, %rd6701, %rd6702;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6132, 63;
	shr.b64 	%rhs, %rd6132, 1;
	add.u64 	%rd6704, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6132, 56;
	shr.b64 	%rhs, %rd6132, 8;
	add.u64 	%rd6705, %lhs, %rhs;
	}
	xor.b64  	%rd6706, %rd6704, %rd6705;
	shr.u64 	%rd6707, %rd6132, 7;
	xor.b64  	%rd6708, %rd6706, %rd6707;
	add.s64 	%rd6709, %rd6708, %rd6119;
	add.s64 	%rd6710, %rd6709, %rd6236;
	add.s64 	%rd6711, %rd6710, %rd6703;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6698, 45;
	shr.b64 	%rhs, %rd6698, 19;
	add.u64 	%rd6712, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6698, 3;
	shr.b64 	%rhs, %rd6698, 61;
	add.u64 	%rd6713, %lhs, %rhs;
	}
	xor.b64  	%rd6714, %rd6712, %rd6713;
	shr.u64 	%rd6715, %rd6698, 6;
	xor.b64  	%rd6716, %rd6714, %rd6715;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6145, 63;
	shr.b64 	%rhs, %rd6145, 1;
	add.u64 	%rd6717, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6145, 56;
	shr.b64 	%rhs, %rd6145, 8;
	add.u64 	%rd6718, %lhs, %rhs;
	}
	xor.b64  	%rd6719, %rd6717, %rd6718;
	shr.u64 	%rd6720, %rd6145, 7;
	xor.b64  	%rd6721, %rd6719, %rd6720;
	add.s64 	%rd6722, %rd6721, %rd6132;
	add.s64 	%rd6723, %rd6722, %rd6249;
	add.s64 	%rd6724, %rd6723, %rd6716;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6711, 45;
	shr.b64 	%rhs, %rd6711, 19;
	add.u64 	%rd6725, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6711, 3;
	shr.b64 	%rhs, %rd6711, 61;
	add.u64 	%rd6726, %lhs, %rhs;
	}
	xor.b64  	%rd6727, %rd6725, %rd6726;
	shr.u64 	%rd6728, %rd6711, 6;
	xor.b64  	%rd6729, %rd6727, %rd6728;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6158, 63;
	shr.b64 	%rhs, %rd6158, 1;
	add.u64 	%rd6730, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6158, 56;
	shr.b64 	%rhs, %rd6158, 8;
	add.u64 	%rd6731, %lhs, %rhs;
	}
	xor.b64  	%rd6732, %rd6730, %rd6731;
	shr.u64 	%rd6733, %rd6158, 7;
	xor.b64  	%rd6734, %rd6732, %rd6733;
	add.s64 	%rd6735, %rd6734, %rd6145;
	add.s64 	%rd6736, %rd6735, %rd6262;
	add.s64 	%rd6737, %rd6736, %rd6729;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6724, 45;
	shr.b64 	%rhs, %rd6724, 19;
	add.u64 	%rd6738, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6724, 3;
	shr.b64 	%rhs, %rd6724, 61;
	add.u64 	%rd6739, %lhs, %rhs;
	}
	xor.b64  	%rd6740, %rd6738, %rd6739;
	shr.u64 	%rd6741, %rd6724, 6;
	xor.b64  	%rd6742, %rd6740, %rd6741;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6171, 63;
	shr.b64 	%rhs, %rd6171, 1;
	add.u64 	%rd6743, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6171, 56;
	shr.b64 	%rhs, %rd6171, 8;
	add.u64 	%rd6744, %lhs, %rhs;
	}
	xor.b64  	%rd6745, %rd6743, %rd6744;
	shr.u64 	%rd6746, %rd6171, 7;
	xor.b64  	%rd6747, %rd6745, %rd6746;
	add.s64 	%rd6748, %rd6747, %rd6158;
	add.s64 	%rd6749, %rd6748, %rd6275;
	add.s64 	%rd6750, %rd6749, %rd6742;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6737, 45;
	shr.b64 	%rhs, %rd6737, 19;
	add.u64 	%rd6751, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6737, 3;
	shr.b64 	%rhs, %rd6737, 61;
	add.u64 	%rd6752, %lhs, %rhs;
	}
	xor.b64  	%rd6753, %rd6751, %rd6752;
	shr.u64 	%rd6754, %rd6737, 6;
	xor.b64  	%rd6755, %rd6753, %rd6754;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6184, 63;
	shr.b64 	%rhs, %rd6184, 1;
	add.u64 	%rd6756, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6184, 56;
	shr.b64 	%rhs, %rd6184, 8;
	add.u64 	%rd6757, %lhs, %rhs;
	}
	xor.b64  	%rd6758, %rd6756, %rd6757;
	shr.u64 	%rd6759, %rd6184, 7;
	xor.b64  	%rd6760, %rd6758, %rd6759;
	add.s64 	%rd6761, %rd6760, %rd6171;
	add.s64 	%rd6762, %rd6761, %rd6288;
	add.s64 	%rd6763, %rd6762, %rd6755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6750, 45;
	shr.b64 	%rhs, %rd6750, 19;
	add.u64 	%rd6764, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6750, 3;
	shr.b64 	%rhs, %rd6750, 61;
	add.u64 	%rd6765, %lhs, %rhs;
	}
	xor.b64  	%rd6766, %rd6764, %rd6765;
	shr.u64 	%rd6767, %rd6750, 6;
	xor.b64  	%rd6768, %rd6766, %rd6767;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6197, 63;
	shr.b64 	%rhs, %rd6197, 1;
	add.u64 	%rd6769, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6197, 56;
	shr.b64 	%rhs, %rd6197, 8;
	add.u64 	%rd6770, %lhs, %rhs;
	}
	xor.b64  	%rd6771, %rd6769, %rd6770;
	shr.u64 	%rd6772, %rd6197, 7;
	xor.b64  	%rd6773, %rd6771, %rd6772;
	add.s64 	%rd6774, %rd6773, %rd6184;
	add.s64 	%rd6775, %rd6774, %rd6301;
	add.s64 	%rd6776, %rd6775, %rd6768;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6763, 45;
	shr.b64 	%rhs, %rd6763, 19;
	add.u64 	%rd6777, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6763, 3;
	shr.b64 	%rhs, %rd6763, 61;
	add.u64 	%rd6778, %lhs, %rhs;
	}
	xor.b64  	%rd6779, %rd6777, %rd6778;
	shr.u64 	%rd6780, %rd6763, 6;
	xor.b64  	%rd6781, %rd6779, %rd6780;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6210, 63;
	shr.b64 	%rhs, %rd6210, 1;
	add.u64 	%rd6782, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6210, 56;
	shr.b64 	%rhs, %rd6210, 8;
	add.u64 	%rd6783, %lhs, %rhs;
	}
	xor.b64  	%rd6784, %rd6782, %rd6783;
	shr.u64 	%rd6785, %rd6210, 7;
	xor.b64  	%rd6786, %rd6784, %rd6785;
	add.s64 	%rd6787, %rd6786, %rd6197;
	add.s64 	%rd6788, %rd6787, %rd6698;
	add.s64 	%rd6789, %rd6788, %rd6781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6776, 45;
	shr.b64 	%rhs, %rd6776, 19;
	add.u64 	%rd6790, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6776, 3;
	shr.b64 	%rhs, %rd6776, 61;
	add.u64 	%rd6791, %lhs, %rhs;
	}
	xor.b64  	%rd6792, %rd6790, %rd6791;
	shr.u64 	%rd6793, %rd6776, 6;
	xor.b64  	%rd6794, %rd6792, %rd6793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6223, 63;
	shr.b64 	%rhs, %rd6223, 1;
	add.u64 	%rd6795, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6223, 56;
	shr.b64 	%rhs, %rd6223, 8;
	add.u64 	%rd6796, %lhs, %rhs;
	}
	xor.b64  	%rd6797, %rd6795, %rd6796;
	shr.u64 	%rd6798, %rd6223, 7;
	xor.b64  	%rd6799, %rd6797, %rd6798;
	add.s64 	%rd6800, %rd6799, %rd6210;
	add.s64 	%rd6801, %rd6800, %rd6711;
	add.s64 	%rd6802, %rd6801, %rd6794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6789, 45;
	shr.b64 	%rhs, %rd6789, 19;
	add.u64 	%rd6803, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6789, 3;
	shr.b64 	%rhs, %rd6789, 61;
	add.u64 	%rd6804, %lhs, %rhs;
	}
	xor.b64  	%rd6805, %rd6803, %rd6804;
	shr.u64 	%rd6806, %rd6789, 6;
	xor.b64  	%rd6807, %rd6805, %rd6806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6236, 63;
	shr.b64 	%rhs, %rd6236, 1;
	add.u64 	%rd6808, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6236, 56;
	shr.b64 	%rhs, %rd6236, 8;
	add.u64 	%rd6809, %lhs, %rhs;
	}
	xor.b64  	%rd6810, %rd6808, %rd6809;
	shr.u64 	%rd6811, %rd6236, 7;
	xor.b64  	%rd6812, %rd6810, %rd6811;
	add.s64 	%rd6813, %rd6812, %rd6223;
	add.s64 	%rd6814, %rd6813, %rd6724;
	add.s64 	%rd6815, %rd6814, %rd6807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6802, 45;
	shr.b64 	%rhs, %rd6802, 19;
	add.u64 	%rd6816, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6802, 3;
	shr.b64 	%rhs, %rd6802, 61;
	add.u64 	%rd6817, %lhs, %rhs;
	}
	xor.b64  	%rd6818, %rd6816, %rd6817;
	shr.u64 	%rd6819, %rd6802, 6;
	xor.b64  	%rd6820, %rd6818, %rd6819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6249, 63;
	shr.b64 	%rhs, %rd6249, 1;
	add.u64 	%rd6821, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6249, 56;
	shr.b64 	%rhs, %rd6249, 8;
	add.u64 	%rd6822, %lhs, %rhs;
	}
	xor.b64  	%rd6823, %rd6821, %rd6822;
	shr.u64 	%rd6824, %rd6249, 7;
	xor.b64  	%rd6825, %rd6823, %rd6824;
	add.s64 	%rd6826, %rd6825, %rd6236;
	add.s64 	%rd6827, %rd6826, %rd6737;
	add.s64 	%rd6828, %rd6827, %rd6820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6815, 45;
	shr.b64 	%rhs, %rd6815, 19;
	add.u64 	%rd6829, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6815, 3;
	shr.b64 	%rhs, %rd6815, 61;
	add.u64 	%rd6830, %lhs, %rhs;
	}
	xor.b64  	%rd6831, %rd6829, %rd6830;
	shr.u64 	%rd6832, %rd6815, 6;
	xor.b64  	%rd6833, %rd6831, %rd6832;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6262, 63;
	shr.b64 	%rhs, %rd6262, 1;
	add.u64 	%rd6834, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6262, 56;
	shr.b64 	%rhs, %rd6262, 8;
	add.u64 	%rd6835, %lhs, %rhs;
	}
	xor.b64  	%rd6836, %rd6834, %rd6835;
	shr.u64 	%rd6837, %rd6262, 7;
	xor.b64  	%rd6838, %rd6836, %rd6837;
	add.s64 	%rd6839, %rd6838, %rd6249;
	add.s64 	%rd6840, %rd6839, %rd6750;
	add.s64 	%rd6841, %rd6840, %rd6833;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6828, 45;
	shr.b64 	%rhs, %rd6828, 19;
	add.u64 	%rd6842, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6828, 3;
	shr.b64 	%rhs, %rd6828, 61;
	add.u64 	%rd6843, %lhs, %rhs;
	}
	xor.b64  	%rd6844, %rd6842, %rd6843;
	shr.u64 	%rd6845, %rd6828, 6;
	xor.b64  	%rd6846, %rd6844, %rd6845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6275, 63;
	shr.b64 	%rhs, %rd6275, 1;
	add.u64 	%rd6847, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6275, 56;
	shr.b64 	%rhs, %rd6275, 8;
	add.u64 	%rd6848, %lhs, %rhs;
	}
	xor.b64  	%rd6849, %rd6847, %rd6848;
	shr.u64 	%rd6850, %rd6275, 7;
	xor.b64  	%rd6851, %rd6849, %rd6850;
	add.s64 	%rd6852, %rd6851, %rd6262;
	add.s64 	%rd6853, %rd6852, %rd6763;
	add.s64 	%rd6854, %rd6853, %rd6846;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6841, 45;
	shr.b64 	%rhs, %rd6841, 19;
	add.u64 	%rd6855, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6841, 3;
	shr.b64 	%rhs, %rd6841, 61;
	add.u64 	%rd6856, %lhs, %rhs;
	}
	xor.b64  	%rd6857, %rd6855, %rd6856;
	shr.u64 	%rd6858, %rd6841, 6;
	xor.b64  	%rd6859, %rd6857, %rd6858;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6288, 63;
	shr.b64 	%rhs, %rd6288, 1;
	add.u64 	%rd6860, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6288, 56;
	shr.b64 	%rhs, %rd6288, 8;
	add.u64 	%rd6861, %lhs, %rhs;
	}
	xor.b64  	%rd6862, %rd6860, %rd6861;
	shr.u64 	%rd6863, %rd6288, 7;
	xor.b64  	%rd6864, %rd6862, %rd6863;
	add.s64 	%rd6865, %rd6864, %rd6275;
	add.s64 	%rd6866, %rd6865, %rd6776;
	add.s64 	%rd6867, %rd6866, %rd6859;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6854, 45;
	shr.b64 	%rhs, %rd6854, 19;
	add.u64 	%rd6868, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6854, 3;
	shr.b64 	%rhs, %rd6854, 61;
	add.u64 	%rd6869, %lhs, %rhs;
	}
	xor.b64  	%rd6870, %rd6868, %rd6869;
	shr.u64 	%rd6871, %rd6854, 6;
	xor.b64  	%rd6872, %rd6870, %rd6871;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6301, 63;
	shr.b64 	%rhs, %rd6301, 1;
	add.u64 	%rd6873, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6301, 56;
	shr.b64 	%rhs, %rd6301, 8;
	add.u64 	%rd6874, %lhs, %rhs;
	}
	xor.b64  	%rd6875, %rd6873, %rd6874;
	shr.u64 	%rd6876, %rd6301, 7;
	xor.b64  	%rd6877, %rd6875, %rd6876;
	add.s64 	%rd6878, %rd6877, %rd6288;
	add.s64 	%rd6879, %rd6878, %rd6789;
	add.s64 	%rd6880, %rd6879, %rd6872;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6867, 45;
	shr.b64 	%rhs, %rd6867, 19;
	add.u64 	%rd6881, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6867, 3;
	shr.b64 	%rhs, %rd6867, 61;
	add.u64 	%rd6882, %lhs, %rhs;
	}
	xor.b64  	%rd6883, %rd6881, %rd6882;
	shr.u64 	%rd6884, %rd6867, 6;
	xor.b64  	%rd6885, %rd6883, %rd6884;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6698, 63;
	shr.b64 	%rhs, %rd6698, 1;
	add.u64 	%rd6886, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6698, 56;
	shr.b64 	%rhs, %rd6698, 8;
	add.u64 	%rd6887, %lhs, %rhs;
	}
	xor.b64  	%rd6888, %rd6886, %rd6887;
	shr.u64 	%rd6889, %rd6698, 7;
	xor.b64  	%rd6890, %rd6888, %rd6889;
	add.s64 	%rd6891, %rd6890, %rd6301;
	add.s64 	%rd6892, %rd6891, %rd6802;
	add.s64 	%rd6893, %rd6892, %rd6885;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6674, 50;
	shr.b64 	%rhs, %rd6674, 14;
	add.u64 	%rd6894, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6674, 46;
	shr.b64 	%rhs, %rd6674, 18;
	add.u64 	%rd6895, %lhs, %rhs;
	}
	xor.b64  	%rd6896, %rd6894, %rd6895;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6674, 23;
	shr.b64 	%rhs, %rd6674, 41;
	add.u64 	%rd6897, %lhs, %rhs;
	}
	xor.b64  	%rd6898, %rd6896, %rd6897;
	xor.b64  	%rd6899, %rd6650, %rd6626;
	and.b64  	%rd6900, %rd6674, %rd6899;
	xor.b64  	%rd6901, %rd6900, %rd6626;
	add.s64 	%rd6902, %rd6901, %rd6602;
	add.s64 	%rd6903, %rd6902, %rd6898;
	add.s64 	%rd6904, %rd6903, %rd6698;
	add.s64 	%rd6905, %rd6904, 2861767655752347644;
	add.s64 	%rd6906, %rd6905, %rd6613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6685, 36;
	shr.b64 	%rhs, %rd6685, 28;
	add.u64 	%rd6907, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6685, 30;
	shr.b64 	%rhs, %rd6685, 34;
	add.u64 	%rd6908, %lhs, %rhs;
	}
	xor.b64  	%rd6909, %rd6907, %rd6908;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6685, 25;
	shr.b64 	%rhs, %rd6685, 39;
	add.u64 	%rd6910, %lhs, %rhs;
	}
	xor.b64  	%rd6911, %rd6909, %rd6910;
	and.b64  	%rd6912, %rd6685, %rd6661;
	xor.b64  	%rd6913, %rd6685, %rd6661;
	and.b64  	%rd6914, %rd6913, %rd6637;
	or.b64  	%rd6915, %rd6914, %rd6912;
	add.s64 	%rd6916, %rd6915, %rd6911;
	add.s64 	%rd6917, %rd6916, %rd6905;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6906, 50;
	shr.b64 	%rhs, %rd6906, 14;
	add.u64 	%rd6918, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6906, 46;
	shr.b64 	%rhs, %rd6906, 18;
	add.u64 	%rd6919, %lhs, %rhs;
	}
	xor.b64  	%rd6920, %rd6918, %rd6919;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6906, 23;
	shr.b64 	%rhs, %rd6906, 41;
	add.u64 	%rd6921, %lhs, %rhs;
	}
	xor.b64  	%rd6922, %rd6920, %rd6921;
	xor.b64  	%rd6923, %rd6674, %rd6650;
	and.b64  	%rd6924, %rd6906, %rd6923;
	xor.b64  	%rd6925, %rd6924, %rd6650;
	add.s64 	%rd6926, %rd6711, %rd6626;
	add.s64 	%rd6927, %rd6926, %rd6925;
	add.s64 	%rd6928, %rd6927, %rd6922;
	add.s64 	%rd6929, %rd6928, 3322285676063803686;
	add.s64 	%rd6930, %rd6929, %rd6637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6917, 36;
	shr.b64 	%rhs, %rd6917, 28;
	add.u64 	%rd6931, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6917, 30;
	shr.b64 	%rhs, %rd6917, 34;
	add.u64 	%rd6932, %lhs, %rhs;
	}
	xor.b64  	%rd6933, %rd6931, %rd6932;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6917, 25;
	shr.b64 	%rhs, %rd6917, 39;
	add.u64 	%rd6934, %lhs, %rhs;
	}
	xor.b64  	%rd6935, %rd6933, %rd6934;
	and.b64  	%rd6936, %rd6917, %rd6685;
	xor.b64  	%rd6937, %rd6917, %rd6685;
	and.b64  	%rd6938, %rd6937, %rd6661;
	or.b64  	%rd6939, %rd6938, %rd6936;
	add.s64 	%rd6940, %rd6939, %rd6935;
	add.s64 	%rd6941, %rd6940, %rd6929;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6930, 50;
	shr.b64 	%rhs, %rd6930, 14;
	add.u64 	%rd6942, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6930, 46;
	shr.b64 	%rhs, %rd6930, 18;
	add.u64 	%rd6943, %lhs, %rhs;
	}
	xor.b64  	%rd6944, %rd6942, %rd6943;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6930, 23;
	shr.b64 	%rhs, %rd6930, 41;
	add.u64 	%rd6945, %lhs, %rhs;
	}
	xor.b64  	%rd6946, %rd6944, %rd6945;
	xor.b64  	%rd6947, %rd6906, %rd6674;
	and.b64  	%rd6948, %rd6930, %rd6947;
	xor.b64  	%rd6949, %rd6948, %rd6674;
	add.s64 	%rd6950, %rd6724, %rd6650;
	add.s64 	%rd6951, %rd6950, %rd6949;
	add.s64 	%rd6952, %rd6951, %rd6946;
	add.s64 	%rd6953, %rd6952, 5560940570517711597;
	add.s64 	%rd6954, %rd6953, %rd6661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6941, 36;
	shr.b64 	%rhs, %rd6941, 28;
	add.u64 	%rd6955, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6941, 30;
	shr.b64 	%rhs, %rd6941, 34;
	add.u64 	%rd6956, %lhs, %rhs;
	}
	xor.b64  	%rd6957, %rd6955, %rd6956;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6941, 25;
	shr.b64 	%rhs, %rd6941, 39;
	add.u64 	%rd6958, %lhs, %rhs;
	}
	xor.b64  	%rd6959, %rd6957, %rd6958;
	and.b64  	%rd6960, %rd6941, %rd6917;
	xor.b64  	%rd6961, %rd6941, %rd6917;
	and.b64  	%rd6962, %rd6961, %rd6685;
	or.b64  	%rd6963, %rd6962, %rd6960;
	add.s64 	%rd6964, %rd6963, %rd6959;
	add.s64 	%rd6965, %rd6964, %rd6953;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6954, 50;
	shr.b64 	%rhs, %rd6954, 14;
	add.u64 	%rd6966, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6954, 46;
	shr.b64 	%rhs, %rd6954, 18;
	add.u64 	%rd6967, %lhs, %rhs;
	}
	xor.b64  	%rd6968, %rd6966, %rd6967;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6954, 23;
	shr.b64 	%rhs, %rd6954, 41;
	add.u64 	%rd6969, %lhs, %rhs;
	}
	xor.b64  	%rd6970, %rd6968, %rd6969;
	xor.b64  	%rd6971, %rd6930, %rd6906;
	and.b64  	%rd6972, %rd6954, %rd6971;
	xor.b64  	%rd6973, %rd6972, %rd6906;
	add.s64 	%rd6974, %rd6737, %rd6674;
	add.s64 	%rd6975, %rd6974, %rd6973;
	add.s64 	%rd6976, %rd6975, %rd6970;
	add.s64 	%rd6977, %rd6976, 5996557281743188959;
	add.s64 	%rd6978, %rd6977, %rd6685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6965, 36;
	shr.b64 	%rhs, %rd6965, 28;
	add.u64 	%rd6979, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6965, 30;
	shr.b64 	%rhs, %rd6965, 34;
	add.u64 	%rd6980, %lhs, %rhs;
	}
	xor.b64  	%rd6981, %rd6979, %rd6980;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6965, 25;
	shr.b64 	%rhs, %rd6965, 39;
	add.u64 	%rd6982, %lhs, %rhs;
	}
	xor.b64  	%rd6983, %rd6981, %rd6982;
	and.b64  	%rd6984, %rd6965, %rd6941;
	xor.b64  	%rd6985, %rd6965, %rd6941;
	and.b64  	%rd6986, %rd6985, %rd6917;
	or.b64  	%rd6987, %rd6986, %rd6984;
	add.s64 	%rd6988, %rd6987, %rd6983;
	add.s64 	%rd6989, %rd6988, %rd6977;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6978, 50;
	shr.b64 	%rhs, %rd6978, 14;
	add.u64 	%rd6990, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6978, 46;
	shr.b64 	%rhs, %rd6978, 18;
	add.u64 	%rd6991, %lhs, %rhs;
	}
	xor.b64  	%rd6992, %rd6990, %rd6991;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6978, 23;
	shr.b64 	%rhs, %rd6978, 41;
	add.u64 	%rd6993, %lhs, %rhs;
	}
	xor.b64  	%rd6994, %rd6992, %rd6993;
	xor.b64  	%rd6995, %rd6954, %rd6930;
	and.b64  	%rd6996, %rd6978, %rd6995;
	xor.b64  	%rd6997, %rd6996, %rd6930;
	add.s64 	%rd6998, %rd6750, %rd6906;
	add.s64 	%rd6999, %rd6998, %rd6997;
	add.s64 	%rd7000, %rd6999, %rd6994;
	add.s64 	%rd7001, %rd7000, 7280758554555802590;
	add.s64 	%rd7002, %rd7001, %rd6917;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6989, 36;
	shr.b64 	%rhs, %rd6989, 28;
	add.u64 	%rd7003, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6989, 30;
	shr.b64 	%rhs, %rd6989, 34;
	add.u64 	%rd7004, %lhs, %rhs;
	}
	xor.b64  	%rd7005, %rd7003, %rd7004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6989, 25;
	shr.b64 	%rhs, %rd6989, 39;
	add.u64 	%rd7006, %lhs, %rhs;
	}
	xor.b64  	%rd7007, %rd7005, %rd7006;
	and.b64  	%rd7008, %rd6989, %rd6965;
	xor.b64  	%rd7009, %rd6989, %rd6965;
	and.b64  	%rd7010, %rd7009, %rd6941;
	or.b64  	%rd7011, %rd7010, %rd7008;
	add.s64 	%rd7012, %rd7011, %rd7007;
	add.s64 	%rd7013, %rd7012, %rd7001;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7002, 50;
	shr.b64 	%rhs, %rd7002, 14;
	add.u64 	%rd7014, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7002, 46;
	shr.b64 	%rhs, %rd7002, 18;
	add.u64 	%rd7015, %lhs, %rhs;
	}
	xor.b64  	%rd7016, %rd7014, %rd7015;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7002, 23;
	shr.b64 	%rhs, %rd7002, 41;
	add.u64 	%rd7017, %lhs, %rhs;
	}
	xor.b64  	%rd7018, %rd7016, %rd7017;
	xor.b64  	%rd7019, %rd6978, %rd6954;
	and.b64  	%rd7020, %rd7002, %rd7019;
	xor.b64  	%rd7021, %rd7020, %rd6954;
	add.s64 	%rd7022, %rd6763, %rd6930;
	add.s64 	%rd7023, %rd7022, %rd7021;
	add.s64 	%rd7024, %rd7023, %rd7018;
	add.s64 	%rd7025, %rd7024, 8532644243296465576;
	add.s64 	%rd7026, %rd7025, %rd6941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7013, 36;
	shr.b64 	%rhs, %rd7013, 28;
	add.u64 	%rd7027, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7013, 30;
	shr.b64 	%rhs, %rd7013, 34;
	add.u64 	%rd7028, %lhs, %rhs;
	}
	xor.b64  	%rd7029, %rd7027, %rd7028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7013, 25;
	shr.b64 	%rhs, %rd7013, 39;
	add.u64 	%rd7030, %lhs, %rhs;
	}
	xor.b64  	%rd7031, %rd7029, %rd7030;
	and.b64  	%rd7032, %rd7013, %rd6989;
	xor.b64  	%rd7033, %rd7013, %rd6989;
	and.b64  	%rd7034, %rd7033, %rd6965;
	or.b64  	%rd7035, %rd7034, %rd7032;
	add.s64 	%rd7036, %rd7035, %rd7031;
	add.s64 	%rd7037, %rd7036, %rd7025;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7026, 50;
	shr.b64 	%rhs, %rd7026, 14;
	add.u64 	%rd7038, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7026, 46;
	shr.b64 	%rhs, %rd7026, 18;
	add.u64 	%rd7039, %lhs, %rhs;
	}
	xor.b64  	%rd7040, %rd7038, %rd7039;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7026, 23;
	shr.b64 	%rhs, %rd7026, 41;
	add.u64 	%rd7041, %lhs, %rhs;
	}
	xor.b64  	%rd7042, %rd7040, %rd7041;
	xor.b64  	%rd7043, %rd7002, %rd6978;
	and.b64  	%rd7044, %rd7026, %rd7043;
	xor.b64  	%rd7045, %rd7044, %rd6978;
	add.s64 	%rd7046, %rd6776, %rd6954;
	add.s64 	%rd7047, %rd7046, %rd7045;
	add.s64 	%rd7048, %rd7047, %rd7042;
	add.s64 	%rd7049, %rd7048, -9096487096722542874;
	add.s64 	%rd7050, %rd7049, %rd6965;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7037, 36;
	shr.b64 	%rhs, %rd7037, 28;
	add.u64 	%rd7051, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7037, 30;
	shr.b64 	%rhs, %rd7037, 34;
	add.u64 	%rd7052, %lhs, %rhs;
	}
	xor.b64  	%rd7053, %rd7051, %rd7052;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7037, 25;
	shr.b64 	%rhs, %rd7037, 39;
	add.u64 	%rd7054, %lhs, %rhs;
	}
	xor.b64  	%rd7055, %rd7053, %rd7054;
	and.b64  	%rd7056, %rd7037, %rd7013;
	xor.b64  	%rd7057, %rd7037, %rd7013;
	and.b64  	%rd7058, %rd7057, %rd6989;
	or.b64  	%rd7059, %rd7058, %rd7056;
	add.s64 	%rd7060, %rd7059, %rd7055;
	add.s64 	%rd7061, %rd7060, %rd7049;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7050, 50;
	shr.b64 	%rhs, %rd7050, 14;
	add.u64 	%rd7062, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7050, 46;
	shr.b64 	%rhs, %rd7050, 18;
	add.u64 	%rd7063, %lhs, %rhs;
	}
	xor.b64  	%rd7064, %rd7062, %rd7063;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7050, 23;
	shr.b64 	%rhs, %rd7050, 41;
	add.u64 	%rd7065, %lhs, %rhs;
	}
	xor.b64  	%rd7066, %rd7064, %rd7065;
	xor.b64  	%rd7067, %rd7026, %rd7002;
	and.b64  	%rd7068, %rd7050, %rd7067;
	xor.b64  	%rd7069, %rd7068, %rd7002;
	add.s64 	%rd7070, %rd6789, %rd6978;
	add.s64 	%rd7071, %rd7070, %rd7069;
	add.s64 	%rd7072, %rd7071, %rd7066;
	add.s64 	%rd7073, %rd7072, -7894198246740708037;
	add.s64 	%rd7074, %rd7073, %rd6989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7061, 36;
	shr.b64 	%rhs, %rd7061, 28;
	add.u64 	%rd7075, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7061, 30;
	shr.b64 	%rhs, %rd7061, 34;
	add.u64 	%rd7076, %lhs, %rhs;
	}
	xor.b64  	%rd7077, %rd7075, %rd7076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7061, 25;
	shr.b64 	%rhs, %rd7061, 39;
	add.u64 	%rd7078, %lhs, %rhs;
	}
	xor.b64  	%rd7079, %rd7077, %rd7078;
	and.b64  	%rd7080, %rd7061, %rd7037;
	xor.b64  	%rd7081, %rd7061, %rd7037;
	and.b64  	%rd7082, %rd7081, %rd7013;
	or.b64  	%rd7083, %rd7082, %rd7080;
	add.s64 	%rd7084, %rd7083, %rd7079;
	add.s64 	%rd7085, %rd7084, %rd7073;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7074, 50;
	shr.b64 	%rhs, %rd7074, 14;
	add.u64 	%rd7086, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7074, 46;
	shr.b64 	%rhs, %rd7074, 18;
	add.u64 	%rd7087, %lhs, %rhs;
	}
	xor.b64  	%rd7088, %rd7086, %rd7087;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7074, 23;
	shr.b64 	%rhs, %rd7074, 41;
	add.u64 	%rd7089, %lhs, %rhs;
	}
	xor.b64  	%rd7090, %rd7088, %rd7089;
	xor.b64  	%rd7091, %rd7050, %rd7026;
	and.b64  	%rd7092, %rd7074, %rd7091;
	xor.b64  	%rd7093, %rd7092, %rd7026;
	add.s64 	%rd7094, %rd6802, %rd7002;
	add.s64 	%rd7095, %rd7094, %rd7093;
	add.s64 	%rd7096, %rd7095, %rd7090;
	add.s64 	%rd7097, %rd7096, -6719396339535248540;
	add.s64 	%rd7098, %rd7097, %rd7013;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7085, 36;
	shr.b64 	%rhs, %rd7085, 28;
	add.u64 	%rd7099, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7085, 30;
	shr.b64 	%rhs, %rd7085, 34;
	add.u64 	%rd7100, %lhs, %rhs;
	}
	xor.b64  	%rd7101, %rd7099, %rd7100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7085, 25;
	shr.b64 	%rhs, %rd7085, 39;
	add.u64 	%rd7102, %lhs, %rhs;
	}
	xor.b64  	%rd7103, %rd7101, %rd7102;
	and.b64  	%rd7104, %rd7085, %rd7061;
	xor.b64  	%rd7105, %rd7085, %rd7061;
	and.b64  	%rd7106, %rd7105, %rd7037;
	or.b64  	%rd7107, %rd7106, %rd7104;
	add.s64 	%rd7108, %rd7107, %rd7103;
	add.s64 	%rd7109, %rd7108, %rd7097;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7098, 50;
	shr.b64 	%rhs, %rd7098, 14;
	add.u64 	%rd7110, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7098, 46;
	shr.b64 	%rhs, %rd7098, 18;
	add.u64 	%rd7111, %lhs, %rhs;
	}
	xor.b64  	%rd7112, %rd7110, %rd7111;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7098, 23;
	shr.b64 	%rhs, %rd7098, 41;
	add.u64 	%rd7113, %lhs, %rhs;
	}
	xor.b64  	%rd7114, %rd7112, %rd7113;
	xor.b64  	%rd7115, %rd7074, %rd7050;
	and.b64  	%rd7116, %rd7098, %rd7115;
	xor.b64  	%rd7117, %rd7116, %rd7050;
	add.s64 	%rd7118, %rd6815, %rd7026;
	add.s64 	%rd7119, %rd7118, %rd7117;
	add.s64 	%rd7120, %rd7119, %rd7114;
	add.s64 	%rd7121, %rd7120, -6333637450476146687;
	add.s64 	%rd7122, %rd7121, %rd7037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7109, 36;
	shr.b64 	%rhs, %rd7109, 28;
	add.u64 	%rd7123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7109, 30;
	shr.b64 	%rhs, %rd7109, 34;
	add.u64 	%rd7124, %lhs, %rhs;
	}
	xor.b64  	%rd7125, %rd7123, %rd7124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7109, 25;
	shr.b64 	%rhs, %rd7109, 39;
	add.u64 	%rd7126, %lhs, %rhs;
	}
	xor.b64  	%rd7127, %rd7125, %rd7126;
	and.b64  	%rd7128, %rd7109, %rd7085;
	xor.b64  	%rd7129, %rd7109, %rd7085;
	and.b64  	%rd7130, %rd7129, %rd7061;
	or.b64  	%rd7131, %rd7130, %rd7128;
	add.s64 	%rd7132, %rd7131, %rd7127;
	add.s64 	%rd7133, %rd7132, %rd7121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7122, 50;
	shr.b64 	%rhs, %rd7122, 14;
	add.u64 	%rd7134, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7122, 46;
	shr.b64 	%rhs, %rd7122, 18;
	add.u64 	%rd7135, %lhs, %rhs;
	}
	xor.b64  	%rd7136, %rd7134, %rd7135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7122, 23;
	shr.b64 	%rhs, %rd7122, 41;
	add.u64 	%rd7137, %lhs, %rhs;
	}
	xor.b64  	%rd7138, %rd7136, %rd7137;
	xor.b64  	%rd7139, %rd7098, %rd7074;
	and.b64  	%rd7140, %rd7122, %rd7139;
	xor.b64  	%rd7141, %rd7140, %rd7074;
	add.s64 	%rd7142, %rd6828, %rd7050;
	add.s64 	%rd7143, %rd7142, %rd7141;
	add.s64 	%rd7144, %rd7143, %rd7138;
	add.s64 	%rd7145, %rd7144, -4446306890439682159;
	add.s64 	%rd7146, %rd7145, %rd7061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7133, 36;
	shr.b64 	%rhs, %rd7133, 28;
	add.u64 	%rd7147, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7133, 30;
	shr.b64 	%rhs, %rd7133, 34;
	add.u64 	%rd7148, %lhs, %rhs;
	}
	xor.b64  	%rd7149, %rd7147, %rd7148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7133, 25;
	shr.b64 	%rhs, %rd7133, 39;
	add.u64 	%rd7150, %lhs, %rhs;
	}
	xor.b64  	%rd7151, %rd7149, %rd7150;
	and.b64  	%rd7152, %rd7133, %rd7109;
	xor.b64  	%rd7153, %rd7133, %rd7109;
	and.b64  	%rd7154, %rd7153, %rd7085;
	or.b64  	%rd7155, %rd7154, %rd7152;
	add.s64 	%rd7156, %rd7155, %rd7151;
	add.s64 	%rd7157, %rd7156, %rd7145;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7146, 50;
	shr.b64 	%rhs, %rd7146, 14;
	add.u64 	%rd7158, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7146, 46;
	shr.b64 	%rhs, %rd7146, 18;
	add.u64 	%rd7159, %lhs, %rhs;
	}
	xor.b64  	%rd7160, %rd7158, %rd7159;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7146, 23;
	shr.b64 	%rhs, %rd7146, 41;
	add.u64 	%rd7161, %lhs, %rhs;
	}
	xor.b64  	%rd7162, %rd7160, %rd7161;
	xor.b64  	%rd7163, %rd7122, %rd7098;
	and.b64  	%rd7164, %rd7146, %rd7163;
	xor.b64  	%rd7165, %rd7164, %rd7098;
	add.s64 	%rd7166, %rd6841, %rd7074;
	add.s64 	%rd7167, %rd7166, %rd7165;
	add.s64 	%rd7168, %rd7167, %rd7162;
	add.s64 	%rd7169, %rd7168, -4076793802049405392;
	add.s64 	%rd7170, %rd7169, %rd7085;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7157, 36;
	shr.b64 	%rhs, %rd7157, 28;
	add.u64 	%rd7171, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7157, 30;
	shr.b64 	%rhs, %rd7157, 34;
	add.u64 	%rd7172, %lhs, %rhs;
	}
	xor.b64  	%rd7173, %rd7171, %rd7172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7157, 25;
	shr.b64 	%rhs, %rd7157, 39;
	add.u64 	%rd7174, %lhs, %rhs;
	}
	xor.b64  	%rd7175, %rd7173, %rd7174;
	and.b64  	%rd7176, %rd7157, %rd7133;
	xor.b64  	%rd7177, %rd7157, %rd7133;
	and.b64  	%rd7178, %rd7177, %rd7109;
	or.b64  	%rd7179, %rd7178, %rd7176;
	add.s64 	%rd7180, %rd7179, %rd7175;
	add.s64 	%rd7181, %rd7180, %rd7169;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7170, 50;
	shr.b64 	%rhs, %rd7170, 14;
	add.u64 	%rd7182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7170, 46;
	shr.b64 	%rhs, %rd7170, 18;
	add.u64 	%rd7183, %lhs, %rhs;
	}
	xor.b64  	%rd7184, %rd7182, %rd7183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7170, 23;
	shr.b64 	%rhs, %rd7170, 41;
	add.u64 	%rd7185, %lhs, %rhs;
	}
	xor.b64  	%rd7186, %rd7184, %rd7185;
	xor.b64  	%rd7187, %rd7146, %rd7122;
	and.b64  	%rd7188, %rd7170, %rd7187;
	xor.b64  	%rd7189, %rd7188, %rd7122;
	add.s64 	%rd7190, %rd6854, %rd7098;
	add.s64 	%rd7191, %rd7190, %rd7189;
	add.s64 	%rd7192, %rd7191, %rd7186;
	add.s64 	%rd7193, %rd7192, -3345356375505022440;
	add.s64 	%rd7194, %rd7193, %rd7109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7181, 36;
	shr.b64 	%rhs, %rd7181, 28;
	add.u64 	%rd7195, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7181, 30;
	shr.b64 	%rhs, %rd7181, 34;
	add.u64 	%rd7196, %lhs, %rhs;
	}
	xor.b64  	%rd7197, %rd7195, %rd7196;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7181, 25;
	shr.b64 	%rhs, %rd7181, 39;
	add.u64 	%rd7198, %lhs, %rhs;
	}
	xor.b64  	%rd7199, %rd7197, %rd7198;
	and.b64  	%rd7200, %rd7181, %rd7157;
	xor.b64  	%rd7201, %rd7181, %rd7157;
	and.b64  	%rd7202, %rd7201, %rd7133;
	or.b64  	%rd7203, %rd7202, %rd7200;
	add.s64 	%rd7204, %rd7203, %rd7199;
	add.s64 	%rd7205, %rd7204, %rd7193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7194, 50;
	shr.b64 	%rhs, %rd7194, 14;
	add.u64 	%rd7206, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7194, 46;
	shr.b64 	%rhs, %rd7194, 18;
	add.u64 	%rd7207, %lhs, %rhs;
	}
	xor.b64  	%rd7208, %rd7206, %rd7207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7194, 23;
	shr.b64 	%rhs, %rd7194, 41;
	add.u64 	%rd7209, %lhs, %rhs;
	}
	xor.b64  	%rd7210, %rd7208, %rd7209;
	xor.b64  	%rd7211, %rd7170, %rd7146;
	and.b64  	%rd7212, %rd7194, %rd7211;
	xor.b64  	%rd7213, %rd7212, %rd7146;
	add.s64 	%rd7214, %rd6867, %rd7122;
	add.s64 	%rd7215, %rd7214, %rd7213;
	add.s64 	%rd7216, %rd7215, %rd7210;
	add.s64 	%rd7217, %rd7216, -2983346525034927856;
	add.s64 	%rd7218, %rd7217, %rd7133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7205, 36;
	shr.b64 	%rhs, %rd7205, 28;
	add.u64 	%rd7219, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7205, 30;
	shr.b64 	%rhs, %rd7205, 34;
	add.u64 	%rd7220, %lhs, %rhs;
	}
	xor.b64  	%rd7221, %rd7219, %rd7220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7205, 25;
	shr.b64 	%rhs, %rd7205, 39;
	add.u64 	%rd7222, %lhs, %rhs;
	}
	xor.b64  	%rd7223, %rd7221, %rd7222;
	and.b64  	%rd7224, %rd7205, %rd7181;
	xor.b64  	%rd7225, %rd7205, %rd7181;
	and.b64  	%rd7226, %rd7225, %rd7157;
	or.b64  	%rd7227, %rd7226, %rd7224;
	add.s64 	%rd7228, %rd7227, %rd7223;
	add.s64 	%rd7229, %rd7228, %rd7217;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7218, 50;
	shr.b64 	%rhs, %rd7218, 14;
	add.u64 	%rd7230, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7218, 46;
	shr.b64 	%rhs, %rd7218, 18;
	add.u64 	%rd7231, %lhs, %rhs;
	}
	xor.b64  	%rd7232, %rd7230, %rd7231;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7218, 23;
	shr.b64 	%rhs, %rd7218, 41;
	add.u64 	%rd7233, %lhs, %rhs;
	}
	xor.b64  	%rd7234, %rd7232, %rd7233;
	xor.b64  	%rd7235, %rd7194, %rd7170;
	and.b64  	%rd7236, %rd7218, %rd7235;
	xor.b64  	%rd7237, %rd7236, %rd7170;
	add.s64 	%rd7238, %rd6880, %rd7146;
	add.s64 	%rd7239, %rd7238, %rd7237;
	add.s64 	%rd7240, %rd7239, %rd7234;
	add.s64 	%rd7241, %rd7240, -860691631967231958;
	add.s64 	%rd7242, %rd7241, %rd7157;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7229, 36;
	shr.b64 	%rhs, %rd7229, 28;
	add.u64 	%rd7243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7229, 30;
	shr.b64 	%rhs, %rd7229, 34;
	add.u64 	%rd7244, %lhs, %rhs;
	}
	xor.b64  	%rd7245, %rd7243, %rd7244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7229, 25;
	shr.b64 	%rhs, %rd7229, 39;
	add.u64 	%rd7246, %lhs, %rhs;
	}
	xor.b64  	%rd7247, %rd7245, %rd7246;
	and.b64  	%rd7248, %rd7229, %rd7205;
	xor.b64  	%rd7249, %rd7229, %rd7205;
	and.b64  	%rd7250, %rd7249, %rd7181;
	or.b64  	%rd7251, %rd7250, %rd7248;
	add.s64 	%rd7252, %rd7251, %rd7247;
	add.s64 	%rd7253, %rd7252, %rd7241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7242, 50;
	shr.b64 	%rhs, %rd7242, 14;
	add.u64 	%rd7254, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7242, 46;
	shr.b64 	%rhs, %rd7242, 18;
	add.u64 	%rd7255, %lhs, %rhs;
	}
	xor.b64  	%rd7256, %rd7254, %rd7255;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7242, 23;
	shr.b64 	%rhs, %rd7242, 41;
	add.u64 	%rd7257, %lhs, %rhs;
	}
	xor.b64  	%rd7258, %rd7256, %rd7257;
	xor.b64  	%rd7259, %rd7218, %rd7194;
	and.b64  	%rd7260, %rd7242, %rd7259;
	xor.b64  	%rd7261, %rd7260, %rd7194;
	add.s64 	%rd7262, %rd6893, %rd7170;
	add.s64 	%rd7263, %rd7262, %rd7261;
	add.s64 	%rd7264, %rd7263, %rd7258;
	add.s64 	%rd7265, %rd7264, 1182934255886127544;
	add.s64 	%rd7266, %rd7265, %rd7181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7253, 36;
	shr.b64 	%rhs, %rd7253, 28;
	add.u64 	%rd7267, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7253, 30;
	shr.b64 	%rhs, %rd7253, 34;
	add.u64 	%rd7268, %lhs, %rhs;
	}
	xor.b64  	%rd7269, %rd7267, %rd7268;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7253, 25;
	shr.b64 	%rhs, %rd7253, 39;
	add.u64 	%rd7270, %lhs, %rhs;
	}
	xor.b64  	%rd7271, %rd7269, %rd7270;
	and.b64  	%rd7272, %rd7253, %rd7229;
	xor.b64  	%rd7273, %rd7253, %rd7229;
	and.b64  	%rd7274, %rd7273, %rd7205;
	or.b64  	%rd7275, %rd7274, %rd7272;
	add.s64 	%rd7276, %rd7275, %rd7271;
	add.s64 	%rd7277, %rd7276, %rd7265;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6880, 45;
	shr.b64 	%rhs, %rd6880, 19;
	add.u64 	%rd7278, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6880, 3;
	shr.b64 	%rhs, %rd6880, 61;
	add.u64 	%rd7279, %lhs, %rhs;
	}
	xor.b64  	%rd7280, %rd7278, %rd7279;
	shr.u64 	%rd7281, %rd6880, 6;
	xor.b64  	%rd7282, %rd7280, %rd7281;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6711, 63;
	shr.b64 	%rhs, %rd6711, 1;
	add.u64 	%rd7283, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6711, 56;
	shr.b64 	%rhs, %rd6711, 8;
	add.u64 	%rd7284, %lhs, %rhs;
	}
	xor.b64  	%rd7285, %rd7283, %rd7284;
	shr.u64 	%rd7286, %rd6711, 7;
	xor.b64  	%rd7287, %rd7285, %rd7286;
	add.s64 	%rd7288, %rd7287, %rd6698;
	add.s64 	%rd7289, %rd7288, %rd6815;
	add.s64 	%rd7290, %rd7289, %rd7282;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6893, 45;
	shr.b64 	%rhs, %rd6893, 19;
	add.u64 	%rd7291, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6893, 3;
	shr.b64 	%rhs, %rd6893, 61;
	add.u64 	%rd7292, %lhs, %rhs;
	}
	xor.b64  	%rd7293, %rd7291, %rd7292;
	shr.u64 	%rd7294, %rd6893, 6;
	xor.b64  	%rd7295, %rd7293, %rd7294;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6724, 63;
	shr.b64 	%rhs, %rd6724, 1;
	add.u64 	%rd7296, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6724, 56;
	shr.b64 	%rhs, %rd6724, 8;
	add.u64 	%rd7297, %lhs, %rhs;
	}
	xor.b64  	%rd7298, %rd7296, %rd7297;
	shr.u64 	%rd7299, %rd6724, 7;
	xor.b64  	%rd7300, %rd7298, %rd7299;
	add.s64 	%rd7301, %rd7300, %rd6711;
	add.s64 	%rd7302, %rd7301, %rd6828;
	add.s64 	%rd7303, %rd7302, %rd7295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7290, 45;
	shr.b64 	%rhs, %rd7290, 19;
	add.u64 	%rd7304, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7290, 3;
	shr.b64 	%rhs, %rd7290, 61;
	add.u64 	%rd7305, %lhs, %rhs;
	}
	xor.b64  	%rd7306, %rd7304, %rd7305;
	shr.u64 	%rd7307, %rd7290, 6;
	xor.b64  	%rd7308, %rd7306, %rd7307;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6737, 63;
	shr.b64 	%rhs, %rd6737, 1;
	add.u64 	%rd7309, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6737, 56;
	shr.b64 	%rhs, %rd6737, 8;
	add.u64 	%rd7310, %lhs, %rhs;
	}
	xor.b64  	%rd7311, %rd7309, %rd7310;
	shr.u64 	%rd7312, %rd6737, 7;
	xor.b64  	%rd7313, %rd7311, %rd7312;
	add.s64 	%rd7314, %rd7313, %rd6724;
	add.s64 	%rd7315, %rd7314, %rd6841;
	add.s64 	%rd7316, %rd7315, %rd7308;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7303, 45;
	shr.b64 	%rhs, %rd7303, 19;
	add.u64 	%rd7317, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7303, 3;
	shr.b64 	%rhs, %rd7303, 61;
	add.u64 	%rd7318, %lhs, %rhs;
	}
	xor.b64  	%rd7319, %rd7317, %rd7318;
	shr.u64 	%rd7320, %rd7303, 6;
	xor.b64  	%rd7321, %rd7319, %rd7320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6750, 63;
	shr.b64 	%rhs, %rd6750, 1;
	add.u64 	%rd7322, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6750, 56;
	shr.b64 	%rhs, %rd6750, 8;
	add.u64 	%rd7323, %lhs, %rhs;
	}
	xor.b64  	%rd7324, %rd7322, %rd7323;
	shr.u64 	%rd7325, %rd6750, 7;
	xor.b64  	%rd7326, %rd7324, %rd7325;
	add.s64 	%rd7327, %rd7326, %rd6737;
	add.s64 	%rd7328, %rd7327, %rd6854;
	add.s64 	%rd7329, %rd7328, %rd7321;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7316, 45;
	shr.b64 	%rhs, %rd7316, 19;
	add.u64 	%rd7330, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7316, 3;
	shr.b64 	%rhs, %rd7316, 61;
	add.u64 	%rd7331, %lhs, %rhs;
	}
	xor.b64  	%rd7332, %rd7330, %rd7331;
	shr.u64 	%rd7333, %rd7316, 6;
	xor.b64  	%rd7334, %rd7332, %rd7333;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6763, 63;
	shr.b64 	%rhs, %rd6763, 1;
	add.u64 	%rd7335, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6763, 56;
	shr.b64 	%rhs, %rd6763, 8;
	add.u64 	%rd7336, %lhs, %rhs;
	}
	xor.b64  	%rd7337, %rd7335, %rd7336;
	shr.u64 	%rd7338, %rd6763, 7;
	xor.b64  	%rd7339, %rd7337, %rd7338;
	add.s64 	%rd7340, %rd7339, %rd6750;
	add.s64 	%rd7341, %rd7340, %rd6867;
	add.s64 	%rd7342, %rd7341, %rd7334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7329, 45;
	shr.b64 	%rhs, %rd7329, 19;
	add.u64 	%rd7343, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7329, 3;
	shr.b64 	%rhs, %rd7329, 61;
	add.u64 	%rd7344, %lhs, %rhs;
	}
	xor.b64  	%rd7345, %rd7343, %rd7344;
	shr.u64 	%rd7346, %rd7329, 6;
	xor.b64  	%rd7347, %rd7345, %rd7346;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6776, 63;
	shr.b64 	%rhs, %rd6776, 1;
	add.u64 	%rd7348, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6776, 56;
	shr.b64 	%rhs, %rd6776, 8;
	add.u64 	%rd7349, %lhs, %rhs;
	}
	xor.b64  	%rd7350, %rd7348, %rd7349;
	shr.u64 	%rd7351, %rd6776, 7;
	xor.b64  	%rd7352, %rd7350, %rd7351;
	add.s64 	%rd7353, %rd7352, %rd6763;
	add.s64 	%rd7354, %rd7353, %rd6880;
	add.s64 	%rd7355, %rd7354, %rd7347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7342, 45;
	shr.b64 	%rhs, %rd7342, 19;
	add.u64 	%rd7356, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7342, 3;
	shr.b64 	%rhs, %rd7342, 61;
	add.u64 	%rd7357, %lhs, %rhs;
	}
	xor.b64  	%rd7358, %rd7356, %rd7357;
	shr.u64 	%rd7359, %rd7342, 6;
	xor.b64  	%rd7360, %rd7358, %rd7359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6789, 63;
	shr.b64 	%rhs, %rd6789, 1;
	add.u64 	%rd7361, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6789, 56;
	shr.b64 	%rhs, %rd6789, 8;
	add.u64 	%rd7362, %lhs, %rhs;
	}
	xor.b64  	%rd7363, %rd7361, %rd7362;
	shr.u64 	%rd7364, %rd6789, 7;
	xor.b64  	%rd7365, %rd7363, %rd7364;
	add.s64 	%rd7366, %rd7365, %rd6776;
	add.s64 	%rd7367, %rd7366, %rd6893;
	add.s64 	%rd7368, %rd7367, %rd7360;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7355, 45;
	shr.b64 	%rhs, %rd7355, 19;
	add.u64 	%rd7369, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7355, 3;
	shr.b64 	%rhs, %rd7355, 61;
	add.u64 	%rd7370, %lhs, %rhs;
	}
	xor.b64  	%rd7371, %rd7369, %rd7370;
	shr.u64 	%rd7372, %rd7355, 6;
	xor.b64  	%rd7373, %rd7371, %rd7372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6802, 63;
	shr.b64 	%rhs, %rd6802, 1;
	add.u64 	%rd7374, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6802, 56;
	shr.b64 	%rhs, %rd6802, 8;
	add.u64 	%rd7375, %lhs, %rhs;
	}
	xor.b64  	%rd7376, %rd7374, %rd7375;
	shr.u64 	%rd7377, %rd6802, 7;
	xor.b64  	%rd7378, %rd7376, %rd7377;
	add.s64 	%rd7379, %rd7378, %rd6789;
	add.s64 	%rd7380, %rd7379, %rd7290;
	add.s64 	%rd7381, %rd7380, %rd7373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7368, 45;
	shr.b64 	%rhs, %rd7368, 19;
	add.u64 	%rd7382, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7368, 3;
	shr.b64 	%rhs, %rd7368, 61;
	add.u64 	%rd7383, %lhs, %rhs;
	}
	xor.b64  	%rd7384, %rd7382, %rd7383;
	shr.u64 	%rd7385, %rd7368, 6;
	xor.b64  	%rd7386, %rd7384, %rd7385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6815, 63;
	shr.b64 	%rhs, %rd6815, 1;
	add.u64 	%rd7387, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6815, 56;
	shr.b64 	%rhs, %rd6815, 8;
	add.u64 	%rd7388, %lhs, %rhs;
	}
	xor.b64  	%rd7389, %rd7387, %rd7388;
	shr.u64 	%rd7390, %rd6815, 7;
	xor.b64  	%rd7391, %rd7389, %rd7390;
	add.s64 	%rd7392, %rd7391, %rd6802;
	add.s64 	%rd7393, %rd7392, %rd7303;
	add.s64 	%rd7394, %rd7393, %rd7386;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7381, 45;
	shr.b64 	%rhs, %rd7381, 19;
	add.u64 	%rd7395, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7381, 3;
	shr.b64 	%rhs, %rd7381, 61;
	add.u64 	%rd7396, %lhs, %rhs;
	}
	xor.b64  	%rd7397, %rd7395, %rd7396;
	shr.u64 	%rd7398, %rd7381, 6;
	xor.b64  	%rd7399, %rd7397, %rd7398;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6828, 63;
	shr.b64 	%rhs, %rd6828, 1;
	add.u64 	%rd7400, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6828, 56;
	shr.b64 	%rhs, %rd6828, 8;
	add.u64 	%rd7401, %lhs, %rhs;
	}
	xor.b64  	%rd7402, %rd7400, %rd7401;
	shr.u64 	%rd7403, %rd6828, 7;
	xor.b64  	%rd7404, %rd7402, %rd7403;
	add.s64 	%rd7405, %rd7404, %rd6815;
	add.s64 	%rd7406, %rd7405, %rd7316;
	add.s64 	%rd7407, %rd7406, %rd7399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7394, 45;
	shr.b64 	%rhs, %rd7394, 19;
	add.u64 	%rd7408, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7394, 3;
	shr.b64 	%rhs, %rd7394, 61;
	add.u64 	%rd7409, %lhs, %rhs;
	}
	xor.b64  	%rd7410, %rd7408, %rd7409;
	shr.u64 	%rd7411, %rd7394, 6;
	xor.b64  	%rd7412, %rd7410, %rd7411;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6841, 63;
	shr.b64 	%rhs, %rd6841, 1;
	add.u64 	%rd7413, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6841, 56;
	shr.b64 	%rhs, %rd6841, 8;
	add.u64 	%rd7414, %lhs, %rhs;
	}
	xor.b64  	%rd7415, %rd7413, %rd7414;
	shr.u64 	%rd7416, %rd6841, 7;
	xor.b64  	%rd7417, %rd7415, %rd7416;
	add.s64 	%rd7418, %rd7417, %rd6828;
	add.s64 	%rd7419, %rd7418, %rd7329;
	add.s64 	%rd7420, %rd7419, %rd7412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7407, 45;
	shr.b64 	%rhs, %rd7407, 19;
	add.u64 	%rd7421, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7407, 3;
	shr.b64 	%rhs, %rd7407, 61;
	add.u64 	%rd7422, %lhs, %rhs;
	}
	xor.b64  	%rd7423, %rd7421, %rd7422;
	shr.u64 	%rd7424, %rd7407, 6;
	xor.b64  	%rd7425, %rd7423, %rd7424;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6854, 63;
	shr.b64 	%rhs, %rd6854, 1;
	add.u64 	%rd7426, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6854, 56;
	shr.b64 	%rhs, %rd6854, 8;
	add.u64 	%rd7427, %lhs, %rhs;
	}
	xor.b64  	%rd7428, %rd7426, %rd7427;
	shr.u64 	%rd7429, %rd6854, 7;
	xor.b64  	%rd7430, %rd7428, %rd7429;
	add.s64 	%rd7431, %rd7430, %rd6841;
	add.s64 	%rd7432, %rd7431, %rd7342;
	add.s64 	%rd7433, %rd7432, %rd7425;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7420, 45;
	shr.b64 	%rhs, %rd7420, 19;
	add.u64 	%rd7434, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7420, 3;
	shr.b64 	%rhs, %rd7420, 61;
	add.u64 	%rd7435, %lhs, %rhs;
	}
	xor.b64  	%rd7436, %rd7434, %rd7435;
	shr.u64 	%rd7437, %rd7420, 6;
	xor.b64  	%rd7438, %rd7436, %rd7437;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6867, 63;
	shr.b64 	%rhs, %rd6867, 1;
	add.u64 	%rd7439, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6867, 56;
	shr.b64 	%rhs, %rd6867, 8;
	add.u64 	%rd7440, %lhs, %rhs;
	}
	xor.b64  	%rd7441, %rd7439, %rd7440;
	shr.u64 	%rd7442, %rd6867, 7;
	xor.b64  	%rd7443, %rd7441, %rd7442;
	add.s64 	%rd7444, %rd7443, %rd6854;
	add.s64 	%rd7445, %rd7444, %rd7355;
	add.s64 	%rd7446, %rd7445, %rd7438;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7433, 45;
	shr.b64 	%rhs, %rd7433, 19;
	add.u64 	%rd7447, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7433, 3;
	shr.b64 	%rhs, %rd7433, 61;
	add.u64 	%rd7448, %lhs, %rhs;
	}
	xor.b64  	%rd7449, %rd7447, %rd7448;
	shr.u64 	%rd7450, %rd7433, 6;
	xor.b64  	%rd7451, %rd7449, %rd7450;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6880, 63;
	shr.b64 	%rhs, %rd6880, 1;
	add.u64 	%rd7452, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6880, 56;
	shr.b64 	%rhs, %rd6880, 8;
	add.u64 	%rd7453, %lhs, %rhs;
	}
	xor.b64  	%rd7454, %rd7452, %rd7453;
	shr.u64 	%rd7455, %rd6880, 7;
	xor.b64  	%rd7456, %rd7454, %rd7455;
	add.s64 	%rd7457, %rd7456, %rd6867;
	add.s64 	%rd7458, %rd7457, %rd7368;
	add.s64 	%rd7459, %rd7458, %rd7451;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7446, 45;
	shr.b64 	%rhs, %rd7446, 19;
	add.u64 	%rd7460, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7446, 3;
	shr.b64 	%rhs, %rd7446, 61;
	add.u64 	%rd7461, %lhs, %rhs;
	}
	xor.b64  	%rd7462, %rd7460, %rd7461;
	shr.u64 	%rd7463, %rd7446, 6;
	xor.b64  	%rd7464, %rd7462, %rd7463;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6893, 63;
	shr.b64 	%rhs, %rd6893, 1;
	add.u64 	%rd7465, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6893, 56;
	shr.b64 	%rhs, %rd6893, 8;
	add.u64 	%rd7466, %lhs, %rhs;
	}
	xor.b64  	%rd7467, %rd7465, %rd7466;
	shr.u64 	%rd7468, %rd6893, 7;
	xor.b64  	%rd7469, %rd7467, %rd7468;
	add.s64 	%rd7470, %rd7469, %rd6880;
	add.s64 	%rd7471, %rd7470, %rd7381;
	add.s64 	%rd7472, %rd7471, %rd7464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7459, 45;
	shr.b64 	%rhs, %rd7459, 19;
	add.u64 	%rd7473, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7459, 3;
	shr.b64 	%rhs, %rd7459, 61;
	add.u64 	%rd7474, %lhs, %rhs;
	}
	xor.b64  	%rd7475, %rd7473, %rd7474;
	shr.u64 	%rd7476, %rd7459, 6;
	xor.b64  	%rd7477, %rd7475, %rd7476;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7290, 63;
	shr.b64 	%rhs, %rd7290, 1;
	add.u64 	%rd7478, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7290, 56;
	shr.b64 	%rhs, %rd7290, 8;
	add.u64 	%rd7479, %lhs, %rhs;
	}
	xor.b64  	%rd7480, %rd7478, %rd7479;
	shr.u64 	%rd7481, %rd7290, 7;
	xor.b64  	%rd7482, %rd7480, %rd7481;
	add.s64 	%rd7483, %rd7482, %rd6893;
	add.s64 	%rd7484, %rd7483, %rd7394;
	add.s64 	%rd7485, %rd7484, %rd7477;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7266, 50;
	shr.b64 	%rhs, %rd7266, 14;
	add.u64 	%rd7486, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7266, 46;
	shr.b64 	%rhs, %rd7266, 18;
	add.u64 	%rd7487, %lhs, %rhs;
	}
	xor.b64  	%rd7488, %rd7486, %rd7487;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7266, 23;
	shr.b64 	%rhs, %rd7266, 41;
	add.u64 	%rd7489, %lhs, %rhs;
	}
	xor.b64  	%rd7490, %rd7488, %rd7489;
	xor.b64  	%rd7491, %rd7242, %rd7218;
	and.b64  	%rd7492, %rd7266, %rd7491;
	xor.b64  	%rd7493, %rd7492, %rd7218;
	add.s64 	%rd7494, %rd7493, %rd7194;
	add.s64 	%rd7495, %rd7494, %rd7490;
	add.s64 	%rd7496, %rd7495, %rd7290;
	add.s64 	%rd7497, %rd7496, 1847814050463011016;
	add.s64 	%rd7498, %rd7497, %rd7205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7277, 36;
	shr.b64 	%rhs, %rd7277, 28;
	add.u64 	%rd7499, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7277, 30;
	shr.b64 	%rhs, %rd7277, 34;
	add.u64 	%rd7500, %lhs, %rhs;
	}
	xor.b64  	%rd7501, %rd7499, %rd7500;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7277, 25;
	shr.b64 	%rhs, %rd7277, 39;
	add.u64 	%rd7502, %lhs, %rhs;
	}
	xor.b64  	%rd7503, %rd7501, %rd7502;
	and.b64  	%rd7504, %rd7277, %rd7253;
	xor.b64  	%rd7505, %rd7277, %rd7253;
	and.b64  	%rd7506, %rd7505, %rd7229;
	or.b64  	%rd7507, %rd7506, %rd7504;
	add.s64 	%rd7508, %rd7507, %rd7503;
	add.s64 	%rd7509, %rd7508, %rd7497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7498, 50;
	shr.b64 	%rhs, %rd7498, 14;
	add.u64 	%rd7510, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7498, 46;
	shr.b64 	%rhs, %rd7498, 18;
	add.u64 	%rd7511, %lhs, %rhs;
	}
	xor.b64  	%rd7512, %rd7510, %rd7511;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7498, 23;
	shr.b64 	%rhs, %rd7498, 41;
	add.u64 	%rd7513, %lhs, %rhs;
	}
	xor.b64  	%rd7514, %rd7512, %rd7513;
	xor.b64  	%rd7515, %rd7266, %rd7242;
	and.b64  	%rd7516, %rd7498, %rd7515;
	xor.b64  	%rd7517, %rd7516, %rd7242;
	add.s64 	%rd7518, %rd7303, %rd7218;
	add.s64 	%rd7519, %rd7518, %rd7517;
	add.s64 	%rd7520, %rd7519, %rd7514;
	add.s64 	%rd7521, %rd7520, 2177327727835720531;
	add.s64 	%rd7522, %rd7521, %rd7229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7509, 36;
	shr.b64 	%rhs, %rd7509, 28;
	add.u64 	%rd7523, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7509, 30;
	shr.b64 	%rhs, %rd7509, 34;
	add.u64 	%rd7524, %lhs, %rhs;
	}
	xor.b64  	%rd7525, %rd7523, %rd7524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7509, 25;
	shr.b64 	%rhs, %rd7509, 39;
	add.u64 	%rd7526, %lhs, %rhs;
	}
	xor.b64  	%rd7527, %rd7525, %rd7526;
	and.b64  	%rd7528, %rd7509, %rd7277;
	xor.b64  	%rd7529, %rd7509, %rd7277;
	and.b64  	%rd7530, %rd7529, %rd7253;
	or.b64  	%rd7531, %rd7530, %rd7528;
	add.s64 	%rd7532, %rd7531, %rd7527;
	add.s64 	%rd7533, %rd7532, %rd7521;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7522, 50;
	shr.b64 	%rhs, %rd7522, 14;
	add.u64 	%rd7534, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7522, 46;
	shr.b64 	%rhs, %rd7522, 18;
	add.u64 	%rd7535, %lhs, %rhs;
	}
	xor.b64  	%rd7536, %rd7534, %rd7535;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7522, 23;
	shr.b64 	%rhs, %rd7522, 41;
	add.u64 	%rd7537, %lhs, %rhs;
	}
	xor.b64  	%rd7538, %rd7536, %rd7537;
	xor.b64  	%rd7539, %rd7498, %rd7266;
	and.b64  	%rd7540, %rd7522, %rd7539;
	xor.b64  	%rd7541, %rd7540, %rd7266;
	add.s64 	%rd7542, %rd7316, %rd7242;
	add.s64 	%rd7543, %rd7542, %rd7541;
	add.s64 	%rd7544, %rd7543, %rd7538;
	add.s64 	%rd7545, %rd7544, 2830643537854262169;
	add.s64 	%rd7546, %rd7545, %rd7253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7533, 36;
	shr.b64 	%rhs, %rd7533, 28;
	add.u64 	%rd7547, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7533, 30;
	shr.b64 	%rhs, %rd7533, 34;
	add.u64 	%rd7548, %lhs, %rhs;
	}
	xor.b64  	%rd7549, %rd7547, %rd7548;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7533, 25;
	shr.b64 	%rhs, %rd7533, 39;
	add.u64 	%rd7550, %lhs, %rhs;
	}
	xor.b64  	%rd7551, %rd7549, %rd7550;
	and.b64  	%rd7552, %rd7533, %rd7509;
	xor.b64  	%rd7553, %rd7533, %rd7509;
	and.b64  	%rd7554, %rd7553, %rd7277;
	or.b64  	%rd7555, %rd7554, %rd7552;
	add.s64 	%rd7556, %rd7555, %rd7551;
	add.s64 	%rd7557, %rd7556, %rd7545;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7546, 50;
	shr.b64 	%rhs, %rd7546, 14;
	add.u64 	%rd7558, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7546, 46;
	shr.b64 	%rhs, %rd7546, 18;
	add.u64 	%rd7559, %lhs, %rhs;
	}
	xor.b64  	%rd7560, %rd7558, %rd7559;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7546, 23;
	shr.b64 	%rhs, %rd7546, 41;
	add.u64 	%rd7561, %lhs, %rhs;
	}
	xor.b64  	%rd7562, %rd7560, %rd7561;
	xor.b64  	%rd7563, %rd7522, %rd7498;
	and.b64  	%rd7564, %rd7546, %rd7563;
	xor.b64  	%rd7565, %rd7564, %rd7498;
	add.s64 	%rd7566, %rd7329, %rd7266;
	add.s64 	%rd7567, %rd7566, %rd7565;
	add.s64 	%rd7568, %rd7567, %rd7562;
	add.s64 	%rd7569, %rd7568, 3796741975233480872;
	add.s64 	%rd7570, %rd7569, %rd7277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7557, 36;
	shr.b64 	%rhs, %rd7557, 28;
	add.u64 	%rd7571, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7557, 30;
	shr.b64 	%rhs, %rd7557, 34;
	add.u64 	%rd7572, %lhs, %rhs;
	}
	xor.b64  	%rd7573, %rd7571, %rd7572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7557, 25;
	shr.b64 	%rhs, %rd7557, 39;
	add.u64 	%rd7574, %lhs, %rhs;
	}
	xor.b64  	%rd7575, %rd7573, %rd7574;
	and.b64  	%rd7576, %rd7557, %rd7533;
	xor.b64  	%rd7577, %rd7557, %rd7533;
	and.b64  	%rd7578, %rd7577, %rd7509;
	or.b64  	%rd7579, %rd7578, %rd7576;
	add.s64 	%rd7580, %rd7579, %rd7575;
	add.s64 	%rd7581, %rd7580, %rd7569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7570, 50;
	shr.b64 	%rhs, %rd7570, 14;
	add.u64 	%rd7582, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7570, 46;
	shr.b64 	%rhs, %rd7570, 18;
	add.u64 	%rd7583, %lhs, %rhs;
	}
	xor.b64  	%rd7584, %rd7582, %rd7583;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7570, 23;
	shr.b64 	%rhs, %rd7570, 41;
	add.u64 	%rd7585, %lhs, %rhs;
	}
	xor.b64  	%rd7586, %rd7584, %rd7585;
	xor.b64  	%rd7587, %rd7546, %rd7522;
	and.b64  	%rd7588, %rd7570, %rd7587;
	xor.b64  	%rd7589, %rd7588, %rd7522;
	add.s64 	%rd7590, %rd7342, %rd7498;
	add.s64 	%rd7591, %rd7590, %rd7589;
	add.s64 	%rd7592, %rd7591, %rd7586;
	add.s64 	%rd7593, %rd7592, 4115178125766777443;
	add.s64 	%rd7594, %rd7593, %rd7509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7581, 36;
	shr.b64 	%rhs, %rd7581, 28;
	add.u64 	%rd7595, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7581, 30;
	shr.b64 	%rhs, %rd7581, 34;
	add.u64 	%rd7596, %lhs, %rhs;
	}
	xor.b64  	%rd7597, %rd7595, %rd7596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7581, 25;
	shr.b64 	%rhs, %rd7581, 39;
	add.u64 	%rd7598, %lhs, %rhs;
	}
	xor.b64  	%rd7599, %rd7597, %rd7598;
	and.b64  	%rd7600, %rd7581, %rd7557;
	xor.b64  	%rd7601, %rd7581, %rd7557;
	and.b64  	%rd7602, %rd7601, %rd7533;
	or.b64  	%rd7603, %rd7602, %rd7600;
	add.s64 	%rd7604, %rd7603, %rd7599;
	add.s64 	%rd7605, %rd7604, %rd7593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7594, 50;
	shr.b64 	%rhs, %rd7594, 14;
	add.u64 	%rd7606, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7594, 46;
	shr.b64 	%rhs, %rd7594, 18;
	add.u64 	%rd7607, %lhs, %rhs;
	}
	xor.b64  	%rd7608, %rd7606, %rd7607;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7594, 23;
	shr.b64 	%rhs, %rd7594, 41;
	add.u64 	%rd7609, %lhs, %rhs;
	}
	xor.b64  	%rd7610, %rd7608, %rd7609;
	xor.b64  	%rd7611, %rd7570, %rd7546;
	and.b64  	%rd7612, %rd7594, %rd7611;
	xor.b64  	%rd7613, %rd7612, %rd7546;
	add.s64 	%rd7614, %rd7355, %rd7522;
	add.s64 	%rd7615, %rd7614, %rd7613;
	add.s64 	%rd7616, %rd7615, %rd7610;
	add.s64 	%rd7617, %rd7616, 5681478168544905931;
	add.s64 	%rd7618, %rd7617, %rd7533;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7605, 36;
	shr.b64 	%rhs, %rd7605, 28;
	add.u64 	%rd7619, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7605, 30;
	shr.b64 	%rhs, %rd7605, 34;
	add.u64 	%rd7620, %lhs, %rhs;
	}
	xor.b64  	%rd7621, %rd7619, %rd7620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7605, 25;
	shr.b64 	%rhs, %rd7605, 39;
	add.u64 	%rd7622, %lhs, %rhs;
	}
	xor.b64  	%rd7623, %rd7621, %rd7622;
	and.b64  	%rd7624, %rd7605, %rd7581;
	xor.b64  	%rd7625, %rd7605, %rd7581;
	and.b64  	%rd7626, %rd7625, %rd7557;
	or.b64  	%rd7627, %rd7626, %rd7624;
	add.s64 	%rd7628, %rd7627, %rd7623;
	add.s64 	%rd7629, %rd7628, %rd7617;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7618, 50;
	shr.b64 	%rhs, %rd7618, 14;
	add.u64 	%rd7630, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7618, 46;
	shr.b64 	%rhs, %rd7618, 18;
	add.u64 	%rd7631, %lhs, %rhs;
	}
	xor.b64  	%rd7632, %rd7630, %rd7631;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7618, 23;
	shr.b64 	%rhs, %rd7618, 41;
	add.u64 	%rd7633, %lhs, %rhs;
	}
	xor.b64  	%rd7634, %rd7632, %rd7633;
	xor.b64  	%rd7635, %rd7594, %rd7570;
	and.b64  	%rd7636, %rd7618, %rd7635;
	xor.b64  	%rd7637, %rd7636, %rd7570;
	add.s64 	%rd7638, %rd7368, %rd7546;
	add.s64 	%rd7639, %rd7638, %rd7637;
	add.s64 	%rd7640, %rd7639, %rd7634;
	add.s64 	%rd7641, %rd7640, 6601373596472566643;
	add.s64 	%rd7642, %rd7641, %rd7557;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7629, 36;
	shr.b64 	%rhs, %rd7629, 28;
	add.u64 	%rd7643, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7629, 30;
	shr.b64 	%rhs, %rd7629, 34;
	add.u64 	%rd7644, %lhs, %rhs;
	}
	xor.b64  	%rd7645, %rd7643, %rd7644;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7629, 25;
	shr.b64 	%rhs, %rd7629, 39;
	add.u64 	%rd7646, %lhs, %rhs;
	}
	xor.b64  	%rd7647, %rd7645, %rd7646;
	and.b64  	%rd7648, %rd7629, %rd7605;
	xor.b64  	%rd7649, %rd7629, %rd7605;
	and.b64  	%rd7650, %rd7649, %rd7581;
	or.b64  	%rd7651, %rd7650, %rd7648;
	add.s64 	%rd7652, %rd7651, %rd7647;
	add.s64 	%rd7653, %rd7652, %rd7641;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7642, 50;
	shr.b64 	%rhs, %rd7642, 14;
	add.u64 	%rd7654, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7642, 46;
	shr.b64 	%rhs, %rd7642, 18;
	add.u64 	%rd7655, %lhs, %rhs;
	}
	xor.b64  	%rd7656, %rd7654, %rd7655;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7642, 23;
	shr.b64 	%rhs, %rd7642, 41;
	add.u64 	%rd7657, %lhs, %rhs;
	}
	xor.b64  	%rd7658, %rd7656, %rd7657;
	xor.b64  	%rd7659, %rd7618, %rd7594;
	and.b64  	%rd7660, %rd7642, %rd7659;
	xor.b64  	%rd7661, %rd7660, %rd7594;
	add.s64 	%rd7662, %rd7381, %rd7570;
	add.s64 	%rd7663, %rd7662, %rd7661;
	add.s64 	%rd7664, %rd7663, %rd7658;
	add.s64 	%rd7665, %rd7664, 7507060721942968483;
	add.s64 	%rd7666, %rd7665, %rd7581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7653, 36;
	shr.b64 	%rhs, %rd7653, 28;
	add.u64 	%rd7667, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7653, 30;
	shr.b64 	%rhs, %rd7653, 34;
	add.u64 	%rd7668, %lhs, %rhs;
	}
	xor.b64  	%rd7669, %rd7667, %rd7668;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7653, 25;
	shr.b64 	%rhs, %rd7653, 39;
	add.u64 	%rd7670, %lhs, %rhs;
	}
	xor.b64  	%rd7671, %rd7669, %rd7670;
	and.b64  	%rd7672, %rd7653, %rd7629;
	xor.b64  	%rd7673, %rd7653, %rd7629;
	and.b64  	%rd7674, %rd7673, %rd7605;
	or.b64  	%rd7675, %rd7674, %rd7672;
	add.s64 	%rd7676, %rd7675, %rd7671;
	add.s64 	%rd7677, %rd7676, %rd7665;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7666, 50;
	shr.b64 	%rhs, %rd7666, 14;
	add.u64 	%rd7678, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7666, 46;
	shr.b64 	%rhs, %rd7666, 18;
	add.u64 	%rd7679, %lhs, %rhs;
	}
	xor.b64  	%rd7680, %rd7678, %rd7679;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7666, 23;
	shr.b64 	%rhs, %rd7666, 41;
	add.u64 	%rd7681, %lhs, %rhs;
	}
	xor.b64  	%rd7682, %rd7680, %rd7681;
	xor.b64  	%rd7683, %rd7642, %rd7618;
	and.b64  	%rd7684, %rd7666, %rd7683;
	xor.b64  	%rd7685, %rd7684, %rd7618;
	add.s64 	%rd7686, %rd7394, %rd7594;
	add.s64 	%rd7687, %rd7686, %rd7685;
	add.s64 	%rd7688, %rd7687, %rd7682;
	add.s64 	%rd7689, %rd7688, 8399075790359081724;
	add.s64 	%rd7690, %rd7689, %rd7605;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7677, 36;
	shr.b64 	%rhs, %rd7677, 28;
	add.u64 	%rd7691, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7677, 30;
	shr.b64 	%rhs, %rd7677, 34;
	add.u64 	%rd7692, %lhs, %rhs;
	}
	xor.b64  	%rd7693, %rd7691, %rd7692;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7677, 25;
	shr.b64 	%rhs, %rd7677, 39;
	add.u64 	%rd7694, %lhs, %rhs;
	}
	xor.b64  	%rd7695, %rd7693, %rd7694;
	and.b64  	%rd7696, %rd7677, %rd7653;
	xor.b64  	%rd7697, %rd7677, %rd7653;
	and.b64  	%rd7698, %rd7697, %rd7629;
	or.b64  	%rd7699, %rd7698, %rd7696;
	add.s64 	%rd7700, %rd7699, %rd7695;
	add.s64 	%rd7701, %rd7700, %rd7689;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7690, 50;
	shr.b64 	%rhs, %rd7690, 14;
	add.u64 	%rd7702, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7690, 46;
	shr.b64 	%rhs, %rd7690, 18;
	add.u64 	%rd7703, %lhs, %rhs;
	}
	xor.b64  	%rd7704, %rd7702, %rd7703;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7690, 23;
	shr.b64 	%rhs, %rd7690, 41;
	add.u64 	%rd7705, %lhs, %rhs;
	}
	xor.b64  	%rd7706, %rd7704, %rd7705;
	xor.b64  	%rd7707, %rd7666, %rd7642;
	and.b64  	%rd7708, %rd7690, %rd7707;
	xor.b64  	%rd7709, %rd7708, %rd7642;
	add.s64 	%rd7710, %rd7407, %rd7618;
	add.s64 	%rd7711, %rd7710, %rd7709;
	add.s64 	%rd7712, %rd7711, %rd7706;
	add.s64 	%rd7713, %rd7712, 8693463985226723168;
	add.s64 	%rd7714, %rd7713, %rd7629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7701, 36;
	shr.b64 	%rhs, %rd7701, 28;
	add.u64 	%rd7715, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7701, 30;
	shr.b64 	%rhs, %rd7701, 34;
	add.u64 	%rd7716, %lhs, %rhs;
	}
	xor.b64  	%rd7717, %rd7715, %rd7716;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7701, 25;
	shr.b64 	%rhs, %rd7701, 39;
	add.u64 	%rd7718, %lhs, %rhs;
	}
	xor.b64  	%rd7719, %rd7717, %rd7718;
	and.b64  	%rd7720, %rd7701, %rd7677;
	xor.b64  	%rd7721, %rd7701, %rd7677;
	and.b64  	%rd7722, %rd7721, %rd7653;
	or.b64  	%rd7723, %rd7722, %rd7720;
	add.s64 	%rd7724, %rd7723, %rd7719;
	add.s64 	%rd7725, %rd7724, %rd7713;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7714, 50;
	shr.b64 	%rhs, %rd7714, 14;
	add.u64 	%rd7726, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7714, 46;
	shr.b64 	%rhs, %rd7714, 18;
	add.u64 	%rd7727, %lhs, %rhs;
	}
	xor.b64  	%rd7728, %rd7726, %rd7727;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7714, 23;
	shr.b64 	%rhs, %rd7714, 41;
	add.u64 	%rd7729, %lhs, %rhs;
	}
	xor.b64  	%rd7730, %rd7728, %rd7729;
	xor.b64  	%rd7731, %rd7690, %rd7666;
	and.b64  	%rd7732, %rd7714, %rd7731;
	xor.b64  	%rd7733, %rd7732, %rd7666;
	add.s64 	%rd7734, %rd7420, %rd7642;
	add.s64 	%rd7735, %rd7734, %rd7733;
	add.s64 	%rd7736, %rd7735, %rd7730;
	add.s64 	%rd7737, %rd7736, -8878714635349349518;
	add.s64 	%rd7738, %rd7737, %rd7653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7725, 36;
	shr.b64 	%rhs, %rd7725, 28;
	add.u64 	%rd7739, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7725, 30;
	shr.b64 	%rhs, %rd7725, 34;
	add.u64 	%rd7740, %lhs, %rhs;
	}
	xor.b64  	%rd7741, %rd7739, %rd7740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7725, 25;
	shr.b64 	%rhs, %rd7725, 39;
	add.u64 	%rd7742, %lhs, %rhs;
	}
	xor.b64  	%rd7743, %rd7741, %rd7742;
	and.b64  	%rd7744, %rd7725, %rd7701;
	xor.b64  	%rd7745, %rd7725, %rd7701;
	and.b64  	%rd7746, %rd7745, %rd7677;
	or.b64  	%rd7747, %rd7746, %rd7744;
	add.s64 	%rd7748, %rd7747, %rd7743;
	add.s64 	%rd7749, %rd7748, %rd7737;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7738, 50;
	shr.b64 	%rhs, %rd7738, 14;
	add.u64 	%rd7750, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7738, 46;
	shr.b64 	%rhs, %rd7738, 18;
	add.u64 	%rd7751, %lhs, %rhs;
	}
	xor.b64  	%rd7752, %rd7750, %rd7751;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7738, 23;
	shr.b64 	%rhs, %rd7738, 41;
	add.u64 	%rd7753, %lhs, %rhs;
	}
	xor.b64  	%rd7754, %rd7752, %rd7753;
	xor.b64  	%rd7755, %rd7714, %rd7690;
	and.b64  	%rd7756, %rd7738, %rd7755;
	xor.b64  	%rd7757, %rd7756, %rd7690;
	add.s64 	%rd7758, %rd7433, %rd7666;
	add.s64 	%rd7759, %rd7758, %rd7757;
	add.s64 	%rd7760, %rd7759, %rd7754;
	add.s64 	%rd7761, %rd7760, -8302665154208450068;
	add.s64 	%rd7762, %rd7761, %rd7677;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7749, 36;
	shr.b64 	%rhs, %rd7749, 28;
	add.u64 	%rd7763, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7749, 30;
	shr.b64 	%rhs, %rd7749, 34;
	add.u64 	%rd7764, %lhs, %rhs;
	}
	xor.b64  	%rd7765, %rd7763, %rd7764;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7749, 25;
	shr.b64 	%rhs, %rd7749, 39;
	add.u64 	%rd7766, %lhs, %rhs;
	}
	xor.b64  	%rd7767, %rd7765, %rd7766;
	and.b64  	%rd7768, %rd7749, %rd7725;
	xor.b64  	%rd7769, %rd7749, %rd7725;
	and.b64  	%rd7770, %rd7769, %rd7701;
	or.b64  	%rd7771, %rd7770, %rd7768;
	add.s64 	%rd7772, %rd7771, %rd7767;
	add.s64 	%rd7773, %rd7772, %rd7761;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7762, 50;
	shr.b64 	%rhs, %rd7762, 14;
	add.u64 	%rd7774, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7762, 46;
	shr.b64 	%rhs, %rd7762, 18;
	add.u64 	%rd7775, %lhs, %rhs;
	}
	xor.b64  	%rd7776, %rd7774, %rd7775;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7762, 23;
	shr.b64 	%rhs, %rd7762, 41;
	add.u64 	%rd7777, %lhs, %rhs;
	}
	xor.b64  	%rd7778, %rd7776, %rd7777;
	xor.b64  	%rd7779, %rd7738, %rd7714;
	and.b64  	%rd7780, %rd7762, %rd7779;
	xor.b64  	%rd7781, %rd7780, %rd7714;
	add.s64 	%rd7782, %rd7446, %rd7690;
	add.s64 	%rd7783, %rd7782, %rd7781;
	add.s64 	%rd7784, %rd7783, %rd7778;
	add.s64 	%rd7785, %rd7784, -8016688836872298968;
	add.s64 	%rd7786, %rd7785, %rd7701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7773, 36;
	shr.b64 	%rhs, %rd7773, 28;
	add.u64 	%rd7787, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7773, 30;
	shr.b64 	%rhs, %rd7773, 34;
	add.u64 	%rd7788, %lhs, %rhs;
	}
	xor.b64  	%rd7789, %rd7787, %rd7788;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7773, 25;
	shr.b64 	%rhs, %rd7773, 39;
	add.u64 	%rd7790, %lhs, %rhs;
	}
	xor.b64  	%rd7791, %rd7789, %rd7790;
	and.b64  	%rd7792, %rd7773, %rd7749;
	xor.b64  	%rd7793, %rd7773, %rd7749;
	and.b64  	%rd7794, %rd7793, %rd7725;
	or.b64  	%rd7795, %rd7794, %rd7792;
	add.s64 	%rd7796, %rd7795, %rd7791;
	add.s64 	%rd7797, %rd7796, %rd7785;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7786, 50;
	shr.b64 	%rhs, %rd7786, 14;
	add.u64 	%rd7798, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7786, 46;
	shr.b64 	%rhs, %rd7786, 18;
	add.u64 	%rd7799, %lhs, %rhs;
	}
	xor.b64  	%rd7800, %rd7798, %rd7799;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7786, 23;
	shr.b64 	%rhs, %rd7786, 41;
	add.u64 	%rd7801, %lhs, %rhs;
	}
	xor.b64  	%rd7802, %rd7800, %rd7801;
	xor.b64  	%rd7803, %rd7762, %rd7738;
	and.b64  	%rd7804, %rd7786, %rd7803;
	xor.b64  	%rd7805, %rd7804, %rd7738;
	add.s64 	%rd7806, %rd7459, %rd7714;
	add.s64 	%rd7807, %rd7806, %rd7805;
	add.s64 	%rd7808, %rd7807, %rd7802;
	add.s64 	%rd7809, %rd7808, -6606660893046293015;
	add.s64 	%rd7810, %rd7809, %rd7725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7797, 36;
	shr.b64 	%rhs, %rd7797, 28;
	add.u64 	%rd7811, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7797, 30;
	shr.b64 	%rhs, %rd7797, 34;
	add.u64 	%rd7812, %lhs, %rhs;
	}
	xor.b64  	%rd7813, %rd7811, %rd7812;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7797, 25;
	shr.b64 	%rhs, %rd7797, 39;
	add.u64 	%rd7814, %lhs, %rhs;
	}
	xor.b64  	%rd7815, %rd7813, %rd7814;
	and.b64  	%rd7816, %rd7797, %rd7773;
	xor.b64  	%rd7817, %rd7797, %rd7773;
	and.b64  	%rd7818, %rd7817, %rd7749;
	or.b64  	%rd7819, %rd7818, %rd7816;
	add.s64 	%rd7820, %rd7819, %rd7815;
	add.s64 	%rd7821, %rd7820, %rd7809;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7810, 50;
	shr.b64 	%rhs, %rd7810, 14;
	add.u64 	%rd7822, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7810, 46;
	shr.b64 	%rhs, %rd7810, 18;
	add.u64 	%rd7823, %lhs, %rhs;
	}
	xor.b64  	%rd7824, %rd7822, %rd7823;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7810, 23;
	shr.b64 	%rhs, %rd7810, 41;
	add.u64 	%rd7825, %lhs, %rhs;
	}
	xor.b64  	%rd7826, %rd7824, %rd7825;
	xor.b64  	%rd7827, %rd7786, %rd7762;
	and.b64  	%rd7828, %rd7810, %rd7827;
	xor.b64  	%rd7829, %rd7828, %rd7762;
	add.s64 	%rd7830, %rd7472, %rd7738;
	add.s64 	%rd7831, %rd7830, %rd7829;
	add.s64 	%rd7832, %rd7831, %rd7826;
	add.s64 	%rd7833, %rd7832, -4685533653050689259;
	add.s64 	%rd7834, %rd7833, %rd7749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7821, 36;
	shr.b64 	%rhs, %rd7821, 28;
	add.u64 	%rd7835, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7821, 30;
	shr.b64 	%rhs, %rd7821, 34;
	add.u64 	%rd7836, %lhs, %rhs;
	}
	xor.b64  	%rd7837, %rd7835, %rd7836;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7821, 25;
	shr.b64 	%rhs, %rd7821, 39;
	add.u64 	%rd7838, %lhs, %rhs;
	}
	xor.b64  	%rd7839, %rd7837, %rd7838;
	and.b64  	%rd7840, %rd7821, %rd7797;
	xor.b64  	%rd7841, %rd7821, %rd7797;
	and.b64  	%rd7842, %rd7841, %rd7773;
	or.b64  	%rd7843, %rd7842, %rd7840;
	add.s64 	%rd7844, %rd7843, %rd7839;
	add.s64 	%rd7845, %rd7844, %rd7833;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7834, 50;
	shr.b64 	%rhs, %rd7834, 14;
	add.u64 	%rd7846, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7834, 46;
	shr.b64 	%rhs, %rd7834, 18;
	add.u64 	%rd7847, %lhs, %rhs;
	}
	xor.b64  	%rd7848, %rd7846, %rd7847;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7834, 23;
	shr.b64 	%rhs, %rd7834, 41;
	add.u64 	%rd7849, %lhs, %rhs;
	}
	xor.b64  	%rd7850, %rd7848, %rd7849;
	xor.b64  	%rd7851, %rd7810, %rd7786;
	and.b64  	%rd7852, %rd7834, %rd7851;
	xor.b64  	%rd7853, %rd7852, %rd7786;
	add.s64 	%rd7854, %rd7485, %rd7762;
	add.s64 	%rd7855, %rd7854, %rd7853;
	add.s64 	%rd7856, %rd7855, %rd7850;
	add.s64 	%rd7857, %rd7856, -4147400797238176981;
	add.s64 	%rd7858, %rd7857, %rd7773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7845, 36;
	shr.b64 	%rhs, %rd7845, 28;
	add.u64 	%rd7859, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7845, 30;
	shr.b64 	%rhs, %rd7845, 34;
	add.u64 	%rd7860, %lhs, %rhs;
	}
	xor.b64  	%rd7861, %rd7859, %rd7860;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7845, 25;
	shr.b64 	%rhs, %rd7845, 39;
	add.u64 	%rd7862, %lhs, %rhs;
	}
	xor.b64  	%rd7863, %rd7861, %rd7862;
	and.b64  	%rd7864, %rd7845, %rd7821;
	xor.b64  	%rd7865, %rd7845, %rd7821;
	and.b64  	%rd7866, %rd7865, %rd7797;
	or.b64  	%rd7867, %rd7866, %rd7864;
	add.s64 	%rd7868, %rd7867, %rd7863;
	add.s64 	%rd7869, %rd7868, %rd7857;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7472, 45;
	shr.b64 	%rhs, %rd7472, 19;
	add.u64 	%rd7870, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7472, 3;
	shr.b64 	%rhs, %rd7472, 61;
	add.u64 	%rd7871, %lhs, %rhs;
	}
	xor.b64  	%rd7872, %rd7870, %rd7871;
	shr.u64 	%rd7873, %rd7472, 6;
	xor.b64  	%rd7874, %rd7872, %rd7873;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7303, 63;
	shr.b64 	%rhs, %rd7303, 1;
	add.u64 	%rd7875, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7303, 56;
	shr.b64 	%rhs, %rd7303, 8;
	add.u64 	%rd7876, %lhs, %rhs;
	}
	xor.b64  	%rd7877, %rd7875, %rd7876;
	shr.u64 	%rd7878, %rd7303, 7;
	xor.b64  	%rd7879, %rd7877, %rd7878;
	add.s64 	%rd7880, %rd7879, %rd7290;
	add.s64 	%rd7881, %rd7880, %rd7407;
	add.s64 	%rd7882, %rd7881, %rd7874;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7485, 45;
	shr.b64 	%rhs, %rd7485, 19;
	add.u64 	%rd7883, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7485, 3;
	shr.b64 	%rhs, %rd7485, 61;
	add.u64 	%rd7884, %lhs, %rhs;
	}
	xor.b64  	%rd7885, %rd7883, %rd7884;
	shr.u64 	%rd7886, %rd7485, 6;
	xor.b64  	%rd7887, %rd7885, %rd7886;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7316, 63;
	shr.b64 	%rhs, %rd7316, 1;
	add.u64 	%rd7888, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7316, 56;
	shr.b64 	%rhs, %rd7316, 8;
	add.u64 	%rd7889, %lhs, %rhs;
	}
	xor.b64  	%rd7890, %rd7888, %rd7889;
	shr.u64 	%rd7891, %rd7316, 7;
	xor.b64  	%rd7892, %rd7890, %rd7891;
	add.s64 	%rd7893, %rd7892, %rd7303;
	add.s64 	%rd7894, %rd7893, %rd7420;
	add.s64 	%rd7895, %rd7894, %rd7887;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7882, 45;
	shr.b64 	%rhs, %rd7882, 19;
	add.u64 	%rd7896, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7882, 3;
	shr.b64 	%rhs, %rd7882, 61;
	add.u64 	%rd7897, %lhs, %rhs;
	}
	xor.b64  	%rd7898, %rd7896, %rd7897;
	shr.u64 	%rd7899, %rd7882, 6;
	xor.b64  	%rd7900, %rd7898, %rd7899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7329, 63;
	shr.b64 	%rhs, %rd7329, 1;
	add.u64 	%rd7901, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7329, 56;
	shr.b64 	%rhs, %rd7329, 8;
	add.u64 	%rd7902, %lhs, %rhs;
	}
	xor.b64  	%rd7903, %rd7901, %rd7902;
	shr.u64 	%rd7904, %rd7329, 7;
	xor.b64  	%rd7905, %rd7903, %rd7904;
	add.s64 	%rd7906, %rd7905, %rd7316;
	add.s64 	%rd7907, %rd7906, %rd7433;
	add.s64 	%rd7908, %rd7907, %rd7900;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7895, 45;
	shr.b64 	%rhs, %rd7895, 19;
	add.u64 	%rd7909, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7895, 3;
	shr.b64 	%rhs, %rd7895, 61;
	add.u64 	%rd7910, %lhs, %rhs;
	}
	xor.b64  	%rd7911, %rd7909, %rd7910;
	shr.u64 	%rd7912, %rd7895, 6;
	xor.b64  	%rd7913, %rd7911, %rd7912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7342, 63;
	shr.b64 	%rhs, %rd7342, 1;
	add.u64 	%rd7914, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7342, 56;
	shr.b64 	%rhs, %rd7342, 8;
	add.u64 	%rd7915, %lhs, %rhs;
	}
	xor.b64  	%rd7916, %rd7914, %rd7915;
	shr.u64 	%rd7917, %rd7342, 7;
	xor.b64  	%rd7918, %rd7916, %rd7917;
	add.s64 	%rd7919, %rd7918, %rd7329;
	add.s64 	%rd7920, %rd7919, %rd7446;
	add.s64 	%rd7921, %rd7920, %rd7913;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7908, 45;
	shr.b64 	%rhs, %rd7908, 19;
	add.u64 	%rd7922, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7908, 3;
	shr.b64 	%rhs, %rd7908, 61;
	add.u64 	%rd7923, %lhs, %rhs;
	}
	xor.b64  	%rd7924, %rd7922, %rd7923;
	shr.u64 	%rd7925, %rd7908, 6;
	xor.b64  	%rd7926, %rd7924, %rd7925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7355, 63;
	shr.b64 	%rhs, %rd7355, 1;
	add.u64 	%rd7927, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7355, 56;
	shr.b64 	%rhs, %rd7355, 8;
	add.u64 	%rd7928, %lhs, %rhs;
	}
	xor.b64  	%rd7929, %rd7927, %rd7928;
	shr.u64 	%rd7930, %rd7355, 7;
	xor.b64  	%rd7931, %rd7929, %rd7930;
	add.s64 	%rd7932, %rd7931, %rd7342;
	add.s64 	%rd7933, %rd7932, %rd7459;
	add.s64 	%rd7934, %rd7933, %rd7926;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7921, 45;
	shr.b64 	%rhs, %rd7921, 19;
	add.u64 	%rd7935, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7921, 3;
	shr.b64 	%rhs, %rd7921, 61;
	add.u64 	%rd7936, %lhs, %rhs;
	}
	xor.b64  	%rd7937, %rd7935, %rd7936;
	shr.u64 	%rd7938, %rd7921, 6;
	xor.b64  	%rd7939, %rd7937, %rd7938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7368, 63;
	shr.b64 	%rhs, %rd7368, 1;
	add.u64 	%rd7940, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7368, 56;
	shr.b64 	%rhs, %rd7368, 8;
	add.u64 	%rd7941, %lhs, %rhs;
	}
	xor.b64  	%rd7942, %rd7940, %rd7941;
	shr.u64 	%rd7943, %rd7368, 7;
	xor.b64  	%rd7944, %rd7942, %rd7943;
	add.s64 	%rd7945, %rd7944, %rd7355;
	add.s64 	%rd7946, %rd7945, %rd7472;
	add.s64 	%rd7947, %rd7946, %rd7939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7934, 45;
	shr.b64 	%rhs, %rd7934, 19;
	add.u64 	%rd7948, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7934, 3;
	shr.b64 	%rhs, %rd7934, 61;
	add.u64 	%rd7949, %lhs, %rhs;
	}
	xor.b64  	%rd7950, %rd7948, %rd7949;
	shr.u64 	%rd7951, %rd7934, 6;
	xor.b64  	%rd7952, %rd7950, %rd7951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7381, 63;
	shr.b64 	%rhs, %rd7381, 1;
	add.u64 	%rd7953, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7381, 56;
	shr.b64 	%rhs, %rd7381, 8;
	add.u64 	%rd7954, %lhs, %rhs;
	}
	xor.b64  	%rd7955, %rd7953, %rd7954;
	shr.u64 	%rd7956, %rd7381, 7;
	xor.b64  	%rd7957, %rd7955, %rd7956;
	add.s64 	%rd7958, %rd7957, %rd7368;
	add.s64 	%rd7959, %rd7958, %rd7485;
	add.s64 	%rd7960, %rd7959, %rd7952;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7947, 45;
	shr.b64 	%rhs, %rd7947, 19;
	add.u64 	%rd7961, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7947, 3;
	shr.b64 	%rhs, %rd7947, 61;
	add.u64 	%rd7962, %lhs, %rhs;
	}
	xor.b64  	%rd7963, %rd7961, %rd7962;
	shr.u64 	%rd7964, %rd7947, 6;
	xor.b64  	%rd7965, %rd7963, %rd7964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7394, 63;
	shr.b64 	%rhs, %rd7394, 1;
	add.u64 	%rd7966, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7394, 56;
	shr.b64 	%rhs, %rd7394, 8;
	add.u64 	%rd7967, %lhs, %rhs;
	}
	xor.b64  	%rd7968, %rd7966, %rd7967;
	shr.u64 	%rd7969, %rd7394, 7;
	xor.b64  	%rd7970, %rd7968, %rd7969;
	add.s64 	%rd7971, %rd7970, %rd7381;
	add.s64 	%rd7972, %rd7971, %rd7882;
	add.s64 	%rd7973, %rd7972, %rd7965;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7960, 45;
	shr.b64 	%rhs, %rd7960, 19;
	add.u64 	%rd7974, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7960, 3;
	shr.b64 	%rhs, %rd7960, 61;
	add.u64 	%rd7975, %lhs, %rhs;
	}
	xor.b64  	%rd7976, %rd7974, %rd7975;
	shr.u64 	%rd7977, %rd7960, 6;
	xor.b64  	%rd7978, %rd7976, %rd7977;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7407, 63;
	shr.b64 	%rhs, %rd7407, 1;
	add.u64 	%rd7979, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7407, 56;
	shr.b64 	%rhs, %rd7407, 8;
	add.u64 	%rd7980, %lhs, %rhs;
	}
	xor.b64  	%rd7981, %rd7979, %rd7980;
	shr.u64 	%rd7982, %rd7407, 7;
	xor.b64  	%rd7983, %rd7981, %rd7982;
	add.s64 	%rd7984, %rd7983, %rd7394;
	add.s64 	%rd7985, %rd7984, %rd7895;
	add.s64 	%rd7986, %rd7985, %rd7978;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7973, 45;
	shr.b64 	%rhs, %rd7973, 19;
	add.u64 	%rd7987, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7973, 3;
	shr.b64 	%rhs, %rd7973, 61;
	add.u64 	%rd7988, %lhs, %rhs;
	}
	xor.b64  	%rd7989, %rd7987, %rd7988;
	shr.u64 	%rd7990, %rd7973, 6;
	xor.b64  	%rd7991, %rd7989, %rd7990;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7420, 63;
	shr.b64 	%rhs, %rd7420, 1;
	add.u64 	%rd7992, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7420, 56;
	shr.b64 	%rhs, %rd7420, 8;
	add.u64 	%rd7993, %lhs, %rhs;
	}
	xor.b64  	%rd7994, %rd7992, %rd7993;
	shr.u64 	%rd7995, %rd7420, 7;
	xor.b64  	%rd7996, %rd7994, %rd7995;
	add.s64 	%rd7997, %rd7996, %rd7407;
	add.s64 	%rd7998, %rd7997, %rd7908;
	add.s64 	%rd7999, %rd7998, %rd7991;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7986, 45;
	shr.b64 	%rhs, %rd7986, 19;
	add.u64 	%rd8000, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7986, 3;
	shr.b64 	%rhs, %rd7986, 61;
	add.u64 	%rd8001, %lhs, %rhs;
	}
	xor.b64  	%rd8002, %rd8000, %rd8001;
	shr.u64 	%rd8003, %rd7986, 6;
	xor.b64  	%rd8004, %rd8002, %rd8003;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7433, 63;
	shr.b64 	%rhs, %rd7433, 1;
	add.u64 	%rd8005, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7433, 56;
	shr.b64 	%rhs, %rd7433, 8;
	add.u64 	%rd8006, %lhs, %rhs;
	}
	xor.b64  	%rd8007, %rd8005, %rd8006;
	shr.u64 	%rd8008, %rd7433, 7;
	xor.b64  	%rd8009, %rd8007, %rd8008;
	add.s64 	%rd8010, %rd8009, %rd7420;
	add.s64 	%rd8011, %rd8010, %rd7921;
	add.s64 	%rd8012, %rd8011, %rd8004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7999, 45;
	shr.b64 	%rhs, %rd7999, 19;
	add.u64 	%rd8013, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7999, 3;
	shr.b64 	%rhs, %rd7999, 61;
	add.u64 	%rd8014, %lhs, %rhs;
	}
	xor.b64  	%rd8015, %rd8013, %rd8014;
	shr.u64 	%rd8016, %rd7999, 6;
	xor.b64  	%rd8017, %rd8015, %rd8016;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7446, 63;
	shr.b64 	%rhs, %rd7446, 1;
	add.u64 	%rd8018, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7446, 56;
	shr.b64 	%rhs, %rd7446, 8;
	add.u64 	%rd8019, %lhs, %rhs;
	}
	xor.b64  	%rd8020, %rd8018, %rd8019;
	shr.u64 	%rd8021, %rd7446, 7;
	xor.b64  	%rd8022, %rd8020, %rd8021;
	add.s64 	%rd8023, %rd8022, %rd7433;
	add.s64 	%rd8024, %rd8023, %rd7934;
	add.s64 	%rd8025, %rd8024, %rd8017;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8012, 45;
	shr.b64 	%rhs, %rd8012, 19;
	add.u64 	%rd8026, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8012, 3;
	shr.b64 	%rhs, %rd8012, 61;
	add.u64 	%rd8027, %lhs, %rhs;
	}
	xor.b64  	%rd8028, %rd8026, %rd8027;
	shr.u64 	%rd8029, %rd8012, 6;
	xor.b64  	%rd8030, %rd8028, %rd8029;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7459, 63;
	shr.b64 	%rhs, %rd7459, 1;
	add.u64 	%rd8031, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7459, 56;
	shr.b64 	%rhs, %rd7459, 8;
	add.u64 	%rd8032, %lhs, %rhs;
	}
	xor.b64  	%rd8033, %rd8031, %rd8032;
	shr.u64 	%rd8034, %rd7459, 7;
	xor.b64  	%rd8035, %rd8033, %rd8034;
	add.s64 	%rd8036, %rd8035, %rd7446;
	add.s64 	%rd8037, %rd8036, %rd7947;
	add.s64 	%rd8038, %rd8037, %rd8030;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8025, 45;
	shr.b64 	%rhs, %rd8025, 19;
	add.u64 	%rd8039, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8025, 3;
	shr.b64 	%rhs, %rd8025, 61;
	add.u64 	%rd8040, %lhs, %rhs;
	}
	xor.b64  	%rd8041, %rd8039, %rd8040;
	shr.u64 	%rd8042, %rd8025, 6;
	xor.b64  	%rd8043, %rd8041, %rd8042;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7472, 63;
	shr.b64 	%rhs, %rd7472, 1;
	add.u64 	%rd8044, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7472, 56;
	shr.b64 	%rhs, %rd7472, 8;
	add.u64 	%rd8045, %lhs, %rhs;
	}
	xor.b64  	%rd8046, %rd8044, %rd8045;
	shr.u64 	%rd8047, %rd7472, 7;
	xor.b64  	%rd8048, %rd8046, %rd8047;
	add.s64 	%rd8049, %rd8048, %rd7459;
	add.s64 	%rd8050, %rd8049, %rd7960;
	add.s64 	%rd8051, %rd8050, %rd8043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8038, 45;
	shr.b64 	%rhs, %rd8038, 19;
	add.u64 	%rd8052, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8038, 3;
	shr.b64 	%rhs, %rd8038, 61;
	add.u64 	%rd8053, %lhs, %rhs;
	}
	xor.b64  	%rd8054, %rd8052, %rd8053;
	shr.u64 	%rd8055, %rd8038, 6;
	xor.b64  	%rd8056, %rd8054, %rd8055;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7485, 63;
	shr.b64 	%rhs, %rd7485, 1;
	add.u64 	%rd8057, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7485, 56;
	shr.b64 	%rhs, %rd7485, 8;
	add.u64 	%rd8058, %lhs, %rhs;
	}
	xor.b64  	%rd8059, %rd8057, %rd8058;
	shr.u64 	%rd8060, %rd7485, 7;
	xor.b64  	%rd8061, %rd8059, %rd8060;
	add.s64 	%rd8062, %rd8061, %rd7472;
	add.s64 	%rd8063, %rd8062, %rd7973;
	add.s64 	%rd8064, %rd8063, %rd8056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8051, 45;
	shr.b64 	%rhs, %rd8051, 19;
	add.u64 	%rd8065, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8051, 3;
	shr.b64 	%rhs, %rd8051, 61;
	add.u64 	%rd8066, %lhs, %rhs;
	}
	xor.b64  	%rd8067, %rd8065, %rd8066;
	shr.u64 	%rd8068, %rd8051, 6;
	xor.b64  	%rd8069, %rd8067, %rd8068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7882, 63;
	shr.b64 	%rhs, %rd7882, 1;
	add.u64 	%rd8070, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7882, 56;
	shr.b64 	%rhs, %rd7882, 8;
	add.u64 	%rd8071, %lhs, %rhs;
	}
	xor.b64  	%rd8072, %rd8070, %rd8071;
	shr.u64 	%rd8073, %rd7882, 7;
	xor.b64  	%rd8074, %rd8072, %rd8073;
	add.s64 	%rd8075, %rd8074, %rd7485;
	add.s64 	%rd8076, %rd8075, %rd7986;
	add.s64 	%rd8077, %rd8076, %rd8069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7858, 50;
	shr.b64 	%rhs, %rd7858, 14;
	add.u64 	%rd8078, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7858, 46;
	shr.b64 	%rhs, %rd7858, 18;
	add.u64 	%rd8079, %lhs, %rhs;
	}
	xor.b64  	%rd8080, %rd8078, %rd8079;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7858, 23;
	shr.b64 	%rhs, %rd7858, 41;
	add.u64 	%rd8081, %lhs, %rhs;
	}
	xor.b64  	%rd8082, %rd8080, %rd8081;
	xor.b64  	%rd8083, %rd7834, %rd7810;
	and.b64  	%rd8084, %rd7858, %rd8083;
	xor.b64  	%rd8085, %rd8084, %rd7810;
	add.s64 	%rd8086, %rd8085, %rd7786;
	add.s64 	%rd8087, %rd8086, %rd8082;
	add.s64 	%rd8088, %rd8087, %rd7882;
	add.s64 	%rd8089, %rd8088, -3880063495543823972;
	add.s64 	%rd8090, %rd8089, %rd7797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7869, 36;
	shr.b64 	%rhs, %rd7869, 28;
	add.u64 	%rd8091, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7869, 30;
	shr.b64 	%rhs, %rd7869, 34;
	add.u64 	%rd8092, %lhs, %rhs;
	}
	xor.b64  	%rd8093, %rd8091, %rd8092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7869, 25;
	shr.b64 	%rhs, %rd7869, 39;
	add.u64 	%rd8094, %lhs, %rhs;
	}
	xor.b64  	%rd8095, %rd8093, %rd8094;
	and.b64  	%rd8096, %rd7869, %rd7845;
	xor.b64  	%rd8097, %rd7869, %rd7845;
	and.b64  	%rd8098, %rd8097, %rd7821;
	or.b64  	%rd8099, %rd8098, %rd8096;
	add.s64 	%rd8100, %rd8099, %rd8095;
	add.s64 	%rd8101, %rd8100, %rd8089;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8090, 50;
	shr.b64 	%rhs, %rd8090, 14;
	add.u64 	%rd8102, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8090, 46;
	shr.b64 	%rhs, %rd8090, 18;
	add.u64 	%rd8103, %lhs, %rhs;
	}
	xor.b64  	%rd8104, %rd8102, %rd8103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8090, 23;
	shr.b64 	%rhs, %rd8090, 41;
	add.u64 	%rd8105, %lhs, %rhs;
	}
	xor.b64  	%rd8106, %rd8104, %rd8105;
	xor.b64  	%rd8107, %rd7858, %rd7834;
	and.b64  	%rd8108, %rd8090, %rd8107;
	xor.b64  	%rd8109, %rd8108, %rd7834;
	add.s64 	%rd8110, %rd7895, %rd7810;
	add.s64 	%rd8111, %rd8110, %rd8109;
	add.s64 	%rd8112, %rd8111, %rd8106;
	add.s64 	%rd8113, %rd8112, -3348786107499101689;
	add.s64 	%rd8114, %rd8113, %rd7821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8101, 36;
	shr.b64 	%rhs, %rd8101, 28;
	add.u64 	%rd8115, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8101, 30;
	shr.b64 	%rhs, %rd8101, 34;
	add.u64 	%rd8116, %lhs, %rhs;
	}
	xor.b64  	%rd8117, %rd8115, %rd8116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8101, 25;
	shr.b64 	%rhs, %rd8101, 39;
	add.u64 	%rd8118, %lhs, %rhs;
	}
	xor.b64  	%rd8119, %rd8117, %rd8118;
	and.b64  	%rd8120, %rd8101, %rd7869;
	xor.b64  	%rd8121, %rd8101, %rd7869;
	and.b64  	%rd8122, %rd8121, %rd7845;
	or.b64  	%rd8123, %rd8122, %rd8120;
	add.s64 	%rd8124, %rd8123, %rd8119;
	add.s64 	%rd8125, %rd8124, %rd8113;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8114, 50;
	shr.b64 	%rhs, %rd8114, 14;
	add.u64 	%rd8126, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8114, 46;
	shr.b64 	%rhs, %rd8114, 18;
	add.u64 	%rd8127, %lhs, %rhs;
	}
	xor.b64  	%rd8128, %rd8126, %rd8127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8114, 23;
	shr.b64 	%rhs, %rd8114, 41;
	add.u64 	%rd8129, %lhs, %rhs;
	}
	xor.b64  	%rd8130, %rd8128, %rd8129;
	xor.b64  	%rd8131, %rd8090, %rd7858;
	and.b64  	%rd8132, %rd8114, %rd8131;
	xor.b64  	%rd8133, %rd8132, %rd7858;
	add.s64 	%rd8134, %rd7908, %rd7834;
	add.s64 	%rd8135, %rd8134, %rd8133;
	add.s64 	%rd8136, %rd8135, %rd8130;
	add.s64 	%rd8137, %rd8136, -1523767162380948706;
	add.s64 	%rd8138, %rd8137, %rd7845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8125, 36;
	shr.b64 	%rhs, %rd8125, 28;
	add.u64 	%rd8139, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8125, 30;
	shr.b64 	%rhs, %rd8125, 34;
	add.u64 	%rd8140, %lhs, %rhs;
	}
	xor.b64  	%rd8141, %rd8139, %rd8140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8125, 25;
	shr.b64 	%rhs, %rd8125, 39;
	add.u64 	%rd8142, %lhs, %rhs;
	}
	xor.b64  	%rd8143, %rd8141, %rd8142;
	and.b64  	%rd8144, %rd8125, %rd8101;
	xor.b64  	%rd8145, %rd8125, %rd8101;
	and.b64  	%rd8146, %rd8145, %rd7869;
	or.b64  	%rd8147, %rd8146, %rd8144;
	add.s64 	%rd8148, %rd8147, %rd8143;
	add.s64 	%rd8149, %rd8148, %rd8137;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8138, 50;
	shr.b64 	%rhs, %rd8138, 14;
	add.u64 	%rd8150, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8138, 46;
	shr.b64 	%rhs, %rd8138, 18;
	add.u64 	%rd8151, %lhs, %rhs;
	}
	xor.b64  	%rd8152, %rd8150, %rd8151;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8138, 23;
	shr.b64 	%rhs, %rd8138, 41;
	add.u64 	%rd8153, %lhs, %rhs;
	}
	xor.b64  	%rd8154, %rd8152, %rd8153;
	xor.b64  	%rd8155, %rd8114, %rd8090;
	and.b64  	%rd8156, %rd8138, %rd8155;
	xor.b64  	%rd8157, %rd8156, %rd8090;
	add.s64 	%rd8158, %rd7921, %rd7858;
	add.s64 	%rd8159, %rd8158, %rd8157;
	add.s64 	%rd8160, %rd8159, %rd8154;
	add.s64 	%rd8161, %rd8160, -757361751448694408;
	add.s64 	%rd8162, %rd8161, %rd7869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8149, 36;
	shr.b64 	%rhs, %rd8149, 28;
	add.u64 	%rd8163, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8149, 30;
	shr.b64 	%rhs, %rd8149, 34;
	add.u64 	%rd8164, %lhs, %rhs;
	}
	xor.b64  	%rd8165, %rd8163, %rd8164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8149, 25;
	shr.b64 	%rhs, %rd8149, 39;
	add.u64 	%rd8166, %lhs, %rhs;
	}
	xor.b64  	%rd8167, %rd8165, %rd8166;
	and.b64  	%rd8168, %rd8149, %rd8125;
	xor.b64  	%rd8169, %rd8149, %rd8125;
	and.b64  	%rd8170, %rd8169, %rd8101;
	or.b64  	%rd8171, %rd8170, %rd8168;
	add.s64 	%rd8172, %rd8171, %rd8167;
	add.s64 	%rd8173, %rd8172, %rd8161;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8162, 50;
	shr.b64 	%rhs, %rd8162, 14;
	add.u64 	%rd8174, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8162, 46;
	shr.b64 	%rhs, %rd8162, 18;
	add.u64 	%rd8175, %lhs, %rhs;
	}
	xor.b64  	%rd8176, %rd8174, %rd8175;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8162, 23;
	shr.b64 	%rhs, %rd8162, 41;
	add.u64 	%rd8177, %lhs, %rhs;
	}
	xor.b64  	%rd8178, %rd8176, %rd8177;
	xor.b64  	%rd8179, %rd8138, %rd8114;
	and.b64  	%rd8180, %rd8162, %rd8179;
	xor.b64  	%rd8181, %rd8180, %rd8114;
	add.s64 	%rd8182, %rd7934, %rd8090;
	add.s64 	%rd8183, %rd8182, %rd8181;
	add.s64 	%rd8184, %rd8183, %rd8178;
	add.s64 	%rd8185, %rd8184, 500013540394364858;
	add.s64 	%rd8186, %rd8185, %rd8101;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8173, 36;
	shr.b64 	%rhs, %rd8173, 28;
	add.u64 	%rd8187, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8173, 30;
	shr.b64 	%rhs, %rd8173, 34;
	add.u64 	%rd8188, %lhs, %rhs;
	}
	xor.b64  	%rd8189, %rd8187, %rd8188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8173, 25;
	shr.b64 	%rhs, %rd8173, 39;
	add.u64 	%rd8190, %lhs, %rhs;
	}
	xor.b64  	%rd8191, %rd8189, %rd8190;
	and.b64  	%rd8192, %rd8173, %rd8149;
	xor.b64  	%rd8193, %rd8173, %rd8149;
	and.b64  	%rd8194, %rd8193, %rd8125;
	or.b64  	%rd8195, %rd8194, %rd8192;
	add.s64 	%rd8196, %rd8195, %rd8191;
	add.s64 	%rd8197, %rd8196, %rd8185;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8186, 50;
	shr.b64 	%rhs, %rd8186, 14;
	add.u64 	%rd8198, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8186, 46;
	shr.b64 	%rhs, %rd8186, 18;
	add.u64 	%rd8199, %lhs, %rhs;
	}
	xor.b64  	%rd8200, %rd8198, %rd8199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8186, 23;
	shr.b64 	%rhs, %rd8186, 41;
	add.u64 	%rd8201, %lhs, %rhs;
	}
	xor.b64  	%rd8202, %rd8200, %rd8201;
	xor.b64  	%rd8203, %rd8162, %rd8138;
	and.b64  	%rd8204, %rd8186, %rd8203;
	xor.b64  	%rd8205, %rd8204, %rd8138;
	add.s64 	%rd8206, %rd7947, %rd8114;
	add.s64 	%rd8207, %rd8206, %rd8205;
	add.s64 	%rd8208, %rd8207, %rd8202;
	add.s64 	%rd8209, %rd8208, 748580250866718886;
	add.s64 	%rd8210, %rd8209, %rd8125;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8197, 36;
	shr.b64 	%rhs, %rd8197, 28;
	add.u64 	%rd8211, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8197, 30;
	shr.b64 	%rhs, %rd8197, 34;
	add.u64 	%rd8212, %lhs, %rhs;
	}
	xor.b64  	%rd8213, %rd8211, %rd8212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8197, 25;
	shr.b64 	%rhs, %rd8197, 39;
	add.u64 	%rd8214, %lhs, %rhs;
	}
	xor.b64  	%rd8215, %rd8213, %rd8214;
	and.b64  	%rd8216, %rd8197, %rd8173;
	xor.b64  	%rd8217, %rd8197, %rd8173;
	and.b64  	%rd8218, %rd8217, %rd8149;
	or.b64  	%rd8219, %rd8218, %rd8216;
	add.s64 	%rd8220, %rd8219, %rd8215;
	add.s64 	%rd8221, %rd8220, %rd8209;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8210, 50;
	shr.b64 	%rhs, %rd8210, 14;
	add.u64 	%rd8222, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8210, 46;
	shr.b64 	%rhs, %rd8210, 18;
	add.u64 	%rd8223, %lhs, %rhs;
	}
	xor.b64  	%rd8224, %rd8222, %rd8223;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8210, 23;
	shr.b64 	%rhs, %rd8210, 41;
	add.u64 	%rd8225, %lhs, %rhs;
	}
	xor.b64  	%rd8226, %rd8224, %rd8225;
	xor.b64  	%rd8227, %rd8186, %rd8162;
	and.b64  	%rd8228, %rd8210, %rd8227;
	xor.b64  	%rd8229, %rd8228, %rd8162;
	add.s64 	%rd8230, %rd7960, %rd8138;
	add.s64 	%rd8231, %rd8230, %rd8229;
	add.s64 	%rd8232, %rd8231, %rd8226;
	add.s64 	%rd8233, %rd8232, 1242879168328830382;
	add.s64 	%rd8234, %rd8233, %rd8149;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8221, 36;
	shr.b64 	%rhs, %rd8221, 28;
	add.u64 	%rd8235, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8221, 30;
	shr.b64 	%rhs, %rd8221, 34;
	add.u64 	%rd8236, %lhs, %rhs;
	}
	xor.b64  	%rd8237, %rd8235, %rd8236;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8221, 25;
	shr.b64 	%rhs, %rd8221, 39;
	add.u64 	%rd8238, %lhs, %rhs;
	}
	xor.b64  	%rd8239, %rd8237, %rd8238;
	and.b64  	%rd8240, %rd8221, %rd8197;
	xor.b64  	%rd8241, %rd8221, %rd8197;
	and.b64  	%rd8242, %rd8241, %rd8173;
	or.b64  	%rd8243, %rd8242, %rd8240;
	add.s64 	%rd8244, %rd8243, %rd8239;
	add.s64 	%rd8245, %rd8244, %rd8233;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8234, 50;
	shr.b64 	%rhs, %rd8234, 14;
	add.u64 	%rd8246, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8234, 46;
	shr.b64 	%rhs, %rd8234, 18;
	add.u64 	%rd8247, %lhs, %rhs;
	}
	xor.b64  	%rd8248, %rd8246, %rd8247;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8234, 23;
	shr.b64 	%rhs, %rd8234, 41;
	add.u64 	%rd8249, %lhs, %rhs;
	}
	xor.b64  	%rd8250, %rd8248, %rd8249;
	xor.b64  	%rd8251, %rd8210, %rd8186;
	and.b64  	%rd8252, %rd8234, %rd8251;
	xor.b64  	%rd8253, %rd8252, %rd8186;
	add.s64 	%rd8254, %rd7973, %rd8162;
	add.s64 	%rd8255, %rd8254, %rd8253;
	add.s64 	%rd8256, %rd8255, %rd8250;
	add.s64 	%rd8257, %rd8256, 1977374033974150939;
	add.s64 	%rd8258, %rd8257, %rd8173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8245, 36;
	shr.b64 	%rhs, %rd8245, 28;
	add.u64 	%rd8259, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8245, 30;
	shr.b64 	%rhs, %rd8245, 34;
	add.u64 	%rd8260, %lhs, %rhs;
	}
	xor.b64  	%rd8261, %rd8259, %rd8260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8245, 25;
	shr.b64 	%rhs, %rd8245, 39;
	add.u64 	%rd8262, %lhs, %rhs;
	}
	xor.b64  	%rd8263, %rd8261, %rd8262;
	and.b64  	%rd8264, %rd8245, %rd8221;
	xor.b64  	%rd8265, %rd8245, %rd8221;
	and.b64  	%rd8266, %rd8265, %rd8197;
	or.b64  	%rd8267, %rd8266, %rd8264;
	add.s64 	%rd8268, %rd8267, %rd8263;
	add.s64 	%rd8269, %rd8268, %rd8257;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8258, 50;
	shr.b64 	%rhs, %rd8258, 14;
	add.u64 	%rd8270, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8258, 46;
	shr.b64 	%rhs, %rd8258, 18;
	add.u64 	%rd8271, %lhs, %rhs;
	}
	xor.b64  	%rd8272, %rd8270, %rd8271;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8258, 23;
	shr.b64 	%rhs, %rd8258, 41;
	add.u64 	%rd8273, %lhs, %rhs;
	}
	xor.b64  	%rd8274, %rd8272, %rd8273;
	xor.b64  	%rd8275, %rd8234, %rd8210;
	and.b64  	%rd8276, %rd8258, %rd8275;
	xor.b64  	%rd8277, %rd8276, %rd8210;
	add.s64 	%rd8278, %rd7986, %rd8186;
	add.s64 	%rd8279, %rd8278, %rd8277;
	add.s64 	%rd8280, %rd8279, %rd8274;
	add.s64 	%rd8281, %rd8280, 2944078676154940804;
	add.s64 	%rd8282, %rd8281, %rd8197;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8269, 36;
	shr.b64 	%rhs, %rd8269, 28;
	add.u64 	%rd8283, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8269, 30;
	shr.b64 	%rhs, %rd8269, 34;
	add.u64 	%rd8284, %lhs, %rhs;
	}
	xor.b64  	%rd8285, %rd8283, %rd8284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8269, 25;
	shr.b64 	%rhs, %rd8269, 39;
	add.u64 	%rd8286, %lhs, %rhs;
	}
	xor.b64  	%rd8287, %rd8285, %rd8286;
	and.b64  	%rd8288, %rd8269, %rd8245;
	xor.b64  	%rd8289, %rd8269, %rd8245;
	and.b64  	%rd8290, %rd8289, %rd8221;
	or.b64  	%rd8291, %rd8290, %rd8288;
	add.s64 	%rd8292, %rd8291, %rd8287;
	add.s64 	%rd8293, %rd8292, %rd8281;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8282, 50;
	shr.b64 	%rhs, %rd8282, 14;
	add.u64 	%rd8294, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8282, 46;
	shr.b64 	%rhs, %rd8282, 18;
	add.u64 	%rd8295, %lhs, %rhs;
	}
	xor.b64  	%rd8296, %rd8294, %rd8295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8282, 23;
	shr.b64 	%rhs, %rd8282, 41;
	add.u64 	%rd8297, %lhs, %rhs;
	}
	xor.b64  	%rd8298, %rd8296, %rd8297;
	xor.b64  	%rd8299, %rd8258, %rd8234;
	and.b64  	%rd8300, %rd8282, %rd8299;
	xor.b64  	%rd8301, %rd8300, %rd8234;
	add.s64 	%rd8302, %rd7999, %rd8210;
	add.s64 	%rd8303, %rd8302, %rd8301;
	add.s64 	%rd8304, %rd8303, %rd8298;
	add.s64 	%rd8305, %rd8304, 3659926193048069267;
	add.s64 	%rd8306, %rd8305, %rd8221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8293, 36;
	shr.b64 	%rhs, %rd8293, 28;
	add.u64 	%rd8307, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8293, 30;
	shr.b64 	%rhs, %rd8293, 34;
	add.u64 	%rd8308, %lhs, %rhs;
	}
	xor.b64  	%rd8309, %rd8307, %rd8308;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8293, 25;
	shr.b64 	%rhs, %rd8293, 39;
	add.u64 	%rd8310, %lhs, %rhs;
	}
	xor.b64  	%rd8311, %rd8309, %rd8310;
	and.b64  	%rd8312, %rd8293, %rd8269;
	xor.b64  	%rd8313, %rd8293, %rd8269;
	and.b64  	%rd8314, %rd8313, %rd8245;
	or.b64  	%rd8315, %rd8314, %rd8312;
	add.s64 	%rd8316, %rd8315, %rd8311;
	add.s64 	%rd8317, %rd8316, %rd8305;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8306, 50;
	shr.b64 	%rhs, %rd8306, 14;
	add.u64 	%rd8318, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8306, 46;
	shr.b64 	%rhs, %rd8306, 18;
	add.u64 	%rd8319, %lhs, %rhs;
	}
	xor.b64  	%rd8320, %rd8318, %rd8319;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8306, 23;
	shr.b64 	%rhs, %rd8306, 41;
	add.u64 	%rd8321, %lhs, %rhs;
	}
	xor.b64  	%rd8322, %rd8320, %rd8321;
	xor.b64  	%rd8323, %rd8282, %rd8258;
	and.b64  	%rd8324, %rd8306, %rd8323;
	xor.b64  	%rd8325, %rd8324, %rd8258;
	add.s64 	%rd8326, %rd8012, %rd8234;
	add.s64 	%rd8327, %rd8326, %rd8325;
	add.s64 	%rd8328, %rd8327, %rd8322;
	add.s64 	%rd8329, %rd8328, 4368137639120453308;
	add.s64 	%rd8330, %rd8329, %rd8245;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8317, 36;
	shr.b64 	%rhs, %rd8317, 28;
	add.u64 	%rd8331, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8317, 30;
	shr.b64 	%rhs, %rd8317, 34;
	add.u64 	%rd8332, %lhs, %rhs;
	}
	xor.b64  	%rd8333, %rd8331, %rd8332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8317, 25;
	shr.b64 	%rhs, %rd8317, 39;
	add.u64 	%rd8334, %lhs, %rhs;
	}
	xor.b64  	%rd8335, %rd8333, %rd8334;
	and.b64  	%rd8336, %rd8317, %rd8293;
	xor.b64  	%rd8337, %rd8317, %rd8293;
	and.b64  	%rd8338, %rd8337, %rd8269;
	or.b64  	%rd8339, %rd8338, %rd8336;
	add.s64 	%rd8340, %rd8339, %rd8335;
	add.s64 	%rd8341, %rd8340, %rd8329;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8330, 50;
	shr.b64 	%rhs, %rd8330, 14;
	add.u64 	%rd8342, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8330, 46;
	shr.b64 	%rhs, %rd8330, 18;
	add.u64 	%rd8343, %lhs, %rhs;
	}
	xor.b64  	%rd8344, %rd8342, %rd8343;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8330, 23;
	shr.b64 	%rhs, %rd8330, 41;
	add.u64 	%rd8345, %lhs, %rhs;
	}
	xor.b64  	%rd8346, %rd8344, %rd8345;
	xor.b64  	%rd8347, %rd8306, %rd8282;
	and.b64  	%rd8348, %rd8330, %rd8347;
	xor.b64  	%rd8349, %rd8348, %rd8282;
	add.s64 	%rd8350, %rd8025, %rd8258;
	add.s64 	%rd8351, %rd8350, %rd8349;
	add.s64 	%rd8352, %rd8351, %rd8346;
	add.s64 	%rd8353, %rd8352, 4836135668995329356;
	add.s64 	%rd8354, %rd8353, %rd8269;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8341, 36;
	shr.b64 	%rhs, %rd8341, 28;
	add.u64 	%rd8355, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8341, 30;
	shr.b64 	%rhs, %rd8341, 34;
	add.u64 	%rd8356, %lhs, %rhs;
	}
	xor.b64  	%rd8357, %rd8355, %rd8356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8341, 25;
	shr.b64 	%rhs, %rd8341, 39;
	add.u64 	%rd8358, %lhs, %rhs;
	}
	xor.b64  	%rd8359, %rd8357, %rd8358;
	and.b64  	%rd8360, %rd8341, %rd8317;
	xor.b64  	%rd8361, %rd8341, %rd8317;
	and.b64  	%rd8362, %rd8361, %rd8293;
	or.b64  	%rd8363, %rd8362, %rd8360;
	add.s64 	%rd8364, %rd8363, %rd8359;
	add.s64 	%rd8365, %rd8364, %rd8353;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8354, 50;
	shr.b64 	%rhs, %rd8354, 14;
	add.u64 	%rd8366, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8354, 46;
	shr.b64 	%rhs, %rd8354, 18;
	add.u64 	%rd8367, %lhs, %rhs;
	}
	xor.b64  	%rd8368, %rd8366, %rd8367;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8354, 23;
	shr.b64 	%rhs, %rd8354, 41;
	add.u64 	%rd8369, %lhs, %rhs;
	}
	xor.b64  	%rd8370, %rd8368, %rd8369;
	xor.b64  	%rd8371, %rd8330, %rd8306;
	and.b64  	%rd8372, %rd8354, %rd8371;
	xor.b64  	%rd8373, %rd8372, %rd8306;
	add.s64 	%rd8374, %rd8038, %rd8282;
	add.s64 	%rd8375, %rd8374, %rd8373;
	add.s64 	%rd8376, %rd8375, %rd8370;
	add.s64 	%rd8377, %rd8376, 5532061633213252278;
	add.s64 	%rd8378, %rd8377, %rd8293;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8365, 36;
	shr.b64 	%rhs, %rd8365, 28;
	add.u64 	%rd8379, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8365, 30;
	shr.b64 	%rhs, %rd8365, 34;
	add.u64 	%rd8380, %lhs, %rhs;
	}
	xor.b64  	%rd8381, %rd8379, %rd8380;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8365, 25;
	shr.b64 	%rhs, %rd8365, 39;
	add.u64 	%rd8382, %lhs, %rhs;
	}
	xor.b64  	%rd8383, %rd8381, %rd8382;
	and.b64  	%rd8384, %rd8365, %rd8341;
	xor.b64  	%rd8385, %rd8365, %rd8341;
	and.b64  	%rd8386, %rd8385, %rd8317;
	or.b64  	%rd8387, %rd8386, %rd8384;
	add.s64 	%rd8388, %rd8387, %rd8383;
	add.s64 	%rd8389, %rd8388, %rd8377;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8378, 50;
	shr.b64 	%rhs, %rd8378, 14;
	add.u64 	%rd8390, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8378, 46;
	shr.b64 	%rhs, %rd8378, 18;
	add.u64 	%rd8391, %lhs, %rhs;
	}
	xor.b64  	%rd8392, %rd8390, %rd8391;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8378, 23;
	shr.b64 	%rhs, %rd8378, 41;
	add.u64 	%rd8393, %lhs, %rhs;
	}
	xor.b64  	%rd8394, %rd8392, %rd8393;
	xor.b64  	%rd8395, %rd8354, %rd8330;
	and.b64  	%rd8396, %rd8378, %rd8395;
	xor.b64  	%rd8397, %rd8396, %rd8330;
	add.s64 	%rd8398, %rd8051, %rd8306;
	add.s64 	%rd8399, %rd8398, %rd8397;
	add.s64 	%rd8400, %rd8399, %rd8394;
	add.s64 	%rd8401, %rd8400, 6448918945643986474;
	add.s64 	%rd8402, %rd8401, %rd8317;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8389, 36;
	shr.b64 	%rhs, %rd8389, 28;
	add.u64 	%rd8403, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8389, 30;
	shr.b64 	%rhs, %rd8389, 34;
	add.u64 	%rd8404, %lhs, %rhs;
	}
	xor.b64  	%rd8405, %rd8403, %rd8404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8389, 25;
	shr.b64 	%rhs, %rd8389, 39;
	add.u64 	%rd8406, %lhs, %rhs;
	}
	xor.b64  	%rd8407, %rd8405, %rd8406;
	and.b64  	%rd8408, %rd8389, %rd8365;
	xor.b64  	%rd8409, %rd8389, %rd8365;
	and.b64  	%rd8410, %rd8409, %rd8341;
	or.b64  	%rd8411, %rd8410, %rd8408;
	add.s64 	%rd8412, %rd8411, %rd8407;
	add.s64 	%rd8413, %rd8412, %rd8401;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8402, 50;
	shr.b64 	%rhs, %rd8402, 14;
	add.u64 	%rd8414, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8402, 46;
	shr.b64 	%rhs, %rd8402, 18;
	add.u64 	%rd8415, %lhs, %rhs;
	}
	xor.b64  	%rd8416, %rd8414, %rd8415;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8402, 23;
	shr.b64 	%rhs, %rd8402, 41;
	add.u64 	%rd8417, %lhs, %rhs;
	}
	xor.b64  	%rd8418, %rd8416, %rd8417;
	xor.b64  	%rd8419, %rd8378, %rd8354;
	and.b64  	%rd8420, %rd8402, %rd8419;
	xor.b64  	%rd8421, %rd8420, %rd8354;
	add.s64 	%rd8422, %rd8064, %rd8330;
	add.s64 	%rd8423, %rd8422, %rd8421;
	add.s64 	%rd8424, %rd8423, %rd8418;
	add.s64 	%rd8425, %rd8424, 6902733635092675308;
	add.s64 	%rd8426, %rd8425, %rd8341;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8413, 36;
	shr.b64 	%rhs, %rd8413, 28;
	add.u64 	%rd8427, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8413, 30;
	shr.b64 	%rhs, %rd8413, 34;
	add.u64 	%rd8428, %lhs, %rhs;
	}
	xor.b64  	%rd8429, %rd8427, %rd8428;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8413, 25;
	shr.b64 	%rhs, %rd8413, 39;
	add.u64 	%rd8430, %lhs, %rhs;
	}
	xor.b64  	%rd8431, %rd8429, %rd8430;
	and.b64  	%rd8432, %rd8413, %rd8389;
	xor.b64  	%rd8433, %rd8413, %rd8389;
	and.b64  	%rd8434, %rd8433, %rd8365;
	or.b64  	%rd8435, %rd8434, %rd8432;
	add.s64 	%rd8436, %rd8435, %rd8431;
	add.s64 	%rd8437, %rd8436, %rd8425;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8426, 50;
	shr.b64 	%rhs, %rd8426, 14;
	add.u64 	%rd8438, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8426, 46;
	shr.b64 	%rhs, %rd8426, 18;
	add.u64 	%rd8439, %lhs, %rhs;
	}
	xor.b64  	%rd8440, %rd8438, %rd8439;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8426, 23;
	shr.b64 	%rhs, %rd8426, 41;
	add.u64 	%rd8441, %lhs, %rhs;
	}
	xor.b64  	%rd8442, %rd8440, %rd8441;
	xor.b64  	%rd8443, %rd8402, %rd8378;
	and.b64  	%rd8444, %rd8426, %rd8443;
	xor.b64  	%rd8445, %rd8444, %rd8378;
	add.s64 	%rd8446, %rd8077, %rd8354;
	add.s64 	%rd8447, %rd8446, %rd8445;
	add.s64 	%rd8448, %rd8447, %rd8442;
	add.s64 	%rd8449, %rd8448, 7801388544844847127;
	add.s64 	%rd8450, %rd8449, %rd8365;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8437, 36;
	shr.b64 	%rhs, %rd8437, 28;
	add.u64 	%rd8451, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8437, 30;
	shr.b64 	%rhs, %rd8437, 34;
	add.u64 	%rd8452, %lhs, %rhs;
	}
	xor.b64  	%rd8453, %rd8451, %rd8452;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8437, 25;
	shr.b64 	%rhs, %rd8437, 39;
	add.u64 	%rd8454, %lhs, %rhs;
	}
	xor.b64  	%rd8455, %rd8453, %rd8454;
	and.b64  	%rd8456, %rd8437, %rd8413;
	xor.b64  	%rd8457, %rd8437, %rd8413;
	and.b64  	%rd8458, %rd8457, %rd8389;
	or.b64  	%rd8459, %rd8458, %rd8456;
	add.s64 	%rd8460, %rd8459, %rd8455;
	add.s64 	%rd8461, %rd8460, %rd8449;
	add.s64 	%rd8462, %rd5720, %rd8461;
	st.local.u64 	[%rd1], %rd8462;
	add.s64 	%rd8463, %rd5726, %rd8437;
	st.local.u64 	[%rd1+8], %rd8463;
	add.s64 	%rd8464, %rd5729, %rd8413;
	st.local.u64 	[%rd1+16], %rd8464;
	add.s64 	%rd8465, %rd5718, %rd8389;
	st.local.u64 	[%rd1+24], %rd8465;
	add.s64 	%rd8466, %rd5703, %rd8450;
	st.local.u64 	[%rd1+32], %rd8466;
	add.s64 	%rd8467, %rd5711, %rd8426;
	st.local.u64 	[%rd1+40], %rd8467;
	add.s64 	%rd8468, %rd5710, %rd8402;
	st.local.u64 	[%rd1+48], %rd8468;
	add.s64 	%rd8469, %rd5702, %rd8378;
	st.local.u64 	[%rd1+56], %rd8469;
	st.local.v2.u32 	[%rd1+64], {%r20342, %r20341};
	st.local.v2.u32 	[%rd1+72], {%r20340, %r20339};
	st.local.v2.u32 	[%rd1+80], {%r20346, %r20345};
	st.local.v2.u32 	[%rd1+88], {%r20344, %r20343};
	st.local.v2.u32 	[%rd1+96], {%r20350, %r20349};
	st.local.v2.u32 	[%rd1+104], {%r20348, %r20347};
	st.local.v2.u32 	[%rd1+112], {%r20354, %r20353};
	st.local.v2.u32 	[%rd1+120], {%r20352, %r20351};
	st.local.v2.u32 	[%rd1+128], {%r20358, %r20357};
	st.local.v2.u32 	[%rd1+136], {%r20356, %r20355};
	st.local.v2.u32 	[%rd1+144], {%r20362, %r20361};
	st.local.v2.u32 	[%rd1+152], {%r20360, %r20359};
	st.local.v2.u32 	[%rd1+160], {%r20366, %r20365};
	st.local.v2.u32 	[%rd1+168], {%r20364, %r20363};
	st.local.v2.u32 	[%rd1+176], {%r20370, %r20369};
	st.local.v2.u32 	[%rd1+184], {%r20368, %r20367};
	bra.uni 	$L__BB1_402;

}
	// .globl	m09600_init
.entry m09600_init(
	.param .u64 .ptr .global .align 4 m09600_init_param_0,
	.param .u64 .ptr .global .align 4 m09600_init_param_1,
	.param .u64 .ptr .global .align 4 m09600_init_param_2,
	.param .u64 .ptr .const .align 4 m09600_init_param_3,
	.param .u64 .ptr .global .align 8 m09600_init_param_4,
	.param .u64 .ptr .global .align 1 m09600_init_param_5,
	.param .u64 .ptr .global .align 4 m09600_init_param_6,
	.param .u64 .ptr .global .align 4 m09600_init_param_7,
	.param .u64 .ptr .global .align 4 m09600_init_param_8,
	.param .u64 .ptr .global .align 4 m09600_init_param_9,
	.param .u64 .ptr .global .align 4 m09600_init_param_10,
	.param .u64 .ptr .global .align 4 m09600_init_param_11,
	.param .u64 .ptr .global .align 4 m09600_init_param_12,
	.param .u64 .ptr .global .align 4 m09600_init_param_13,
	.param .u64 .ptr .global .align 8 m09600_init_param_14,
	.param .u64 .ptr .global .align 4 m09600_init_param_15,
	.param .u64 .ptr .global .align 4 m09600_init_param_16,
	.param .u64 .ptr .global .align 4 m09600_init_param_17,
	.param .u64 .ptr .global .align 4 m09600_init_param_18,
	.param .u64 .ptr .global .align 4 m09600_init_param_19,
	.param .u64 .ptr .global .align 1 m09600_init_param_20,
	.param .u64 .ptr .global .align 1 m09600_init_param_21,
	.param .u64 .ptr .global .align 1 m09600_init_param_22,
	.param .u64 .ptr .global .align 1 m09600_init_param_23,
	.param .u64 .ptr .global .align 8 m09600_init_param_24
)
{
	.local .align 8 .b8 	__local_depot2[200];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .b32 	%r<296>;
	.reg .b64 	%rd<11188>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd48, [m09600_init_param_17];
	ld.param.u64 	%rd49, [m09600_init_param_24];
	mov.u32 	%r103, %ctaid.x;
	mov.u32 	%r104, %ntid.x;
	mov.u32 	%r105, %tid.x;
	mov.b32 	%r106, %envreg3;
	add.s32 	%r107, %r105, %r106;
	mad.lo.s32 	%r108, %r104, %r103, %r107;
	cvt.s64.s32 	%rd1, %r108;
	add.s64 	%rd2, %rd49, 56;
	ld.global.u64 	%rd50, [%rd49+56];
	setp.le.u64 	%p1, %rd50, %rd1;
	@%p1 bra 	$L__BB2_9;

	add.u64 	%rd3, %SPL, 0;
	mov.u64 	%rd11179, 7640891576956012808;
	st.local.u64 	[%rd3], %rd11179;
	mov.u64 	%rd11178, -4942790177534073029;
	st.local.u64 	[%rd3+8], %rd11178;
	mov.u64 	%rd11177, 4354685564936845355;
	st.local.u64 	[%rd3+16], %rd11177;
	mov.u64 	%rd11176, -6534734903238641935;
	st.local.u64 	[%rd3+24], %rd11176;
	mov.u64 	%rd11175, 5840696475078001361;
	st.local.u64 	[%rd3+32], %rd11175;
	mov.u64 	%rd11174, -7276294671716946913;
	st.local.u64 	[%rd3+40], %rd11174;
	mov.u64 	%rd11173, 2270897969802886507;
	st.local.u64 	[%rd3+48], %rd11173;
	mov.u64 	%rd11172, 6620516959819538809;
	st.local.u64 	[%rd3+56], %rd11172;
	mov.u32 	%r264, 0;
	st.local.v2.u32 	[%rd3+64], {%r264, %r264};
	st.local.v2.u32 	[%rd3+72], {%r264, %r264};
	st.local.v2.u32 	[%rd3+80], {%r264, %r264};
	st.local.v2.u32 	[%rd3+88], {%r264, %r264};
	st.local.v2.u32 	[%rd3+96], {%r264, %r264};
	st.local.v2.u32 	[%rd3+104], {%r264, %r264};
	st.local.v2.u32 	[%rd3+112], {%r264, %r264};
	st.local.v2.u32 	[%rd3+120], {%r264, %r264};
	st.local.v2.u32 	[%rd3+128], {%r264, %r264};
	st.local.v2.u32 	[%rd3+136], {%r264, %r264};
	st.local.v2.u32 	[%rd3+144], {%r264, %r264};
	st.local.v2.u32 	[%rd3+152], {%r264, %r264};
	st.local.v2.u32 	[%rd3+160], {%r264, %r264};
	st.local.v2.u32 	[%rd3+168], {%r264, %r264};
	st.local.v2.u32 	[%rd3+176], {%r264, %r264};
	st.local.v2.u32 	[%rd3+184], {%r264, %r264};
	st.local.u32 	[%rd3+192], %r264;
	ld.global.u32 	%r111, [%rd2+-44];
	cvt.u64.u32 	%rd4, %r111;
	mul.wide.u32 	%rd60, %r111, 568;
	add.s64 	%rd61, %rd48, %rd60;
	ld.global.u32 	%r1, [%rd61+512];
	add.s32 	%r2, %r1, -128;
	mul.lo.s64 	%rd62, %rd4, 568;
	add.s64 	%rd63, %rd48, %rd62;
	mov.u32 	%r265, %r264;
	bra.uni 	$L__BB2_2;

$L__BB2_10:
	add.s32 	%r264, %r264, 128;
	mov.b64 	%rd8391, {%r6, %r5};
	mov.b64 	%rd8392, {%r8, %r7};
	mov.b64 	%rd8393, {%r10, %r9};
	mov.b64 	%rd8394, {%r12, %r11};
	mov.b64 	%rd8395, {%r14, %r13};
	mov.b64 	%rd8396, {%r16, %r15};
	mov.b64 	%rd8397, {%r18, %r17};
	mov.b64 	%rd8398, {%r20, %r19};
	mov.b64 	%rd8399, {%r22, %r21};
	mov.b64 	%rd8400, {%r24, %r23};
	mov.b64 	%rd8401, {%r26, %r25};
	mov.b64 	%rd8402, {%r28, %r27};
	mov.b64 	%rd8403, {%r30, %r29};
	mov.b64 	%rd8404, {%r32, %r31};
	mov.b64 	%rd8405, {%r34, %r33};
	mov.b64 	%rd8406, {%r36, %r35};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11175, 46;
	shr.b64 	%rhs, %rd11175, 18;
	add.u64 	%rd8407, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11175, 50;
	shr.b64 	%rhs, %rd11175, 14;
	add.u64 	%rd8408, %lhs, %rhs;
	}
	xor.b64  	%rd8409, %rd8408, %rd8407;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11175, 23;
	shr.b64 	%rhs, %rd11175, 41;
	add.u64 	%rd8410, %lhs, %rhs;
	}
	xor.b64  	%rd8411, %rd8409, %rd8410;
	xor.b64  	%rd8412, %rd11173, %rd11174;
	and.b64  	%rd8413, %rd8412, %rd11175;
	xor.b64  	%rd8414, %rd8413, %rd11173;
	add.s64 	%rd8415, %rd11172, %rd8411;
	add.s64 	%rd8416, %rd8415, %rd8414;
	add.s64 	%rd8417, %rd8416, %rd8391;
	add.s64 	%rd8418, %rd8417, 4794697086780616226;
	add.s64 	%rd8419, %rd8418, %rd11176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11179, 30;
	shr.b64 	%rhs, %rd11179, 34;
	add.u64 	%rd8420, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11179, 36;
	shr.b64 	%rhs, %rd11179, 28;
	add.u64 	%rd8421, %lhs, %rhs;
	}
	xor.b64  	%rd8422, %rd8421, %rd8420;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11179, 25;
	shr.b64 	%rhs, %rd11179, 39;
	add.u64 	%rd8423, %lhs, %rhs;
	}
	xor.b64  	%rd8424, %rd8422, %rd8423;
	xor.b64  	%rd8425, %rd11178, %rd11179;
	and.b64  	%rd8426, %rd11177, %rd8425;
	and.b64  	%rd8427, %rd11178, %rd11179;
	or.b64  	%rd8428, %rd8426, %rd8427;
	add.s64 	%rd8429, %rd8428, %rd8424;
	add.s64 	%rd8430, %rd8429, %rd8418;
	add.s64 	%rd8431, %rd11173, %rd8392;
	xor.b64  	%rd8432, %rd11174, %rd11175;
	and.b64  	%rd8433, %rd8419, %rd8432;
	xor.b64  	%rd8434, %rd8433, %rd11174;
	add.s64 	%rd8435, %rd8431, %rd8434;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8419, 50;
	shr.b64 	%rhs, %rd8419, 14;
	add.u64 	%rd8436, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8419, 46;
	shr.b64 	%rhs, %rd8419, 18;
	add.u64 	%rd8437, %lhs, %rhs;
	}
	xor.b64  	%rd8438, %rd8436, %rd8437;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8419, 23;
	shr.b64 	%rhs, %rd8419, 41;
	add.u64 	%rd8439, %lhs, %rhs;
	}
	xor.b64  	%rd8440, %rd8438, %rd8439;
	add.s64 	%rd8441, %rd8435, %rd8440;
	add.s64 	%rd8442, %rd8441, 8158064640168781261;
	add.s64 	%rd8443, %rd8442, %rd11177;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8430, 36;
	shr.b64 	%rhs, %rd8430, 28;
	add.u64 	%rd8444, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8430, 30;
	shr.b64 	%rhs, %rd8430, 34;
	add.u64 	%rd8445, %lhs, %rhs;
	}
	xor.b64  	%rd8446, %rd8444, %rd8445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8430, 25;
	shr.b64 	%rhs, %rd8430, 39;
	add.u64 	%rd8447, %lhs, %rhs;
	}
	xor.b64  	%rd8448, %rd8446, %rd8447;
	and.b64  	%rd8449, %rd8430, %rd11179;
	xor.b64  	%rd8450, %rd8430, %rd11179;
	and.b64  	%rd8451, %rd8450, %rd11178;
	or.b64  	%rd8452, %rd8451, %rd8449;
	add.s64 	%rd8453, %rd8452, %rd8448;
	add.s64 	%rd8454, %rd8453, %rd8442;
	add.s64 	%rd8455, %rd11174, %rd8393;
	xor.b64  	%rd8456, %rd8419, %rd11175;
	and.b64  	%rd8457, %rd8443, %rd8456;
	xor.b64  	%rd8458, %rd8457, %rd11175;
	add.s64 	%rd8459, %rd8455, %rd8458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8443, 50;
	shr.b64 	%rhs, %rd8443, 14;
	add.u64 	%rd8460, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8443, 46;
	shr.b64 	%rhs, %rd8443, 18;
	add.u64 	%rd8461, %lhs, %rhs;
	}
	xor.b64  	%rd8462, %rd8460, %rd8461;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8443, 23;
	shr.b64 	%rhs, %rd8443, 41;
	add.u64 	%rd8463, %lhs, %rhs;
	}
	xor.b64  	%rd8464, %rd8462, %rd8463;
	add.s64 	%rd8465, %rd8459, %rd8464;
	add.s64 	%rd8466, %rd8465, -5349999486874862801;
	add.s64 	%rd8467, %rd8466, %rd11178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8454, 36;
	shr.b64 	%rhs, %rd8454, 28;
	add.u64 	%rd8468, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8454, 30;
	shr.b64 	%rhs, %rd8454, 34;
	add.u64 	%rd8469, %lhs, %rhs;
	}
	xor.b64  	%rd8470, %rd8468, %rd8469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8454, 25;
	shr.b64 	%rhs, %rd8454, 39;
	add.u64 	%rd8471, %lhs, %rhs;
	}
	xor.b64  	%rd8472, %rd8470, %rd8471;
	and.b64  	%rd8473, %rd8454, %rd8430;
	xor.b64  	%rd8474, %rd8454, %rd8430;
	and.b64  	%rd8475, %rd8474, %rd11179;
	or.b64  	%rd8476, %rd8475, %rd8473;
	add.s64 	%rd8477, %rd8476, %rd8472;
	add.s64 	%rd8478, %rd8477, %rd8466;
	add.s64 	%rd8479, %rd11175, %rd8394;
	xor.b64  	%rd8480, %rd8443, %rd8419;
	and.b64  	%rd8481, %rd8467, %rd8480;
	xor.b64  	%rd8482, %rd8481, %rd8419;
	add.s64 	%rd8483, %rd8479, %rd8482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8467, 50;
	shr.b64 	%rhs, %rd8467, 14;
	add.u64 	%rd8484, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8467, 46;
	shr.b64 	%rhs, %rd8467, 18;
	add.u64 	%rd8485, %lhs, %rhs;
	}
	xor.b64  	%rd8486, %rd8484, %rd8485;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8467, 23;
	shr.b64 	%rhs, %rd8467, 41;
	add.u64 	%rd8487, %lhs, %rhs;
	}
	xor.b64  	%rd8488, %rd8486, %rd8487;
	add.s64 	%rd8489, %rd8483, %rd8488;
	add.s64 	%rd8490, %rd8489, -1606136188198331460;
	add.s64 	%rd8491, %rd8490, %rd11179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8478, 36;
	shr.b64 	%rhs, %rd8478, 28;
	add.u64 	%rd8492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8478, 30;
	shr.b64 	%rhs, %rd8478, 34;
	add.u64 	%rd8493, %lhs, %rhs;
	}
	xor.b64  	%rd8494, %rd8492, %rd8493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8478, 25;
	shr.b64 	%rhs, %rd8478, 39;
	add.u64 	%rd8495, %lhs, %rhs;
	}
	xor.b64  	%rd8496, %rd8494, %rd8495;
	and.b64  	%rd8497, %rd8478, %rd8454;
	xor.b64  	%rd8498, %rd8478, %rd8454;
	and.b64  	%rd8499, %rd8498, %rd8430;
	or.b64  	%rd8500, %rd8499, %rd8497;
	add.s64 	%rd8501, %rd8500, %rd8496;
	add.s64 	%rd8502, %rd8501, %rd8490;
	add.s64 	%rd8503, %rd8419, %rd8395;
	xor.b64  	%rd8504, %rd8467, %rd8443;
	and.b64  	%rd8505, %rd8491, %rd8504;
	xor.b64  	%rd8506, %rd8505, %rd8443;
	add.s64 	%rd8507, %rd8503, %rd8506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8491, 50;
	shr.b64 	%rhs, %rd8491, 14;
	add.u64 	%rd8508, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8491, 46;
	shr.b64 	%rhs, %rd8491, 18;
	add.u64 	%rd8509, %lhs, %rhs;
	}
	xor.b64  	%rd8510, %rd8508, %rd8509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8491, 23;
	shr.b64 	%rhs, %rd8491, 41;
	add.u64 	%rd8511, %lhs, %rhs;
	}
	xor.b64  	%rd8512, %rd8510, %rd8511;
	add.s64 	%rd8513, %rd8507, %rd8512;
	add.s64 	%rd8514, %rd8513, 4131703408338449720;
	add.s64 	%rd8515, %rd8514, %rd8430;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8502, 36;
	shr.b64 	%rhs, %rd8502, 28;
	add.u64 	%rd8516, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8502, 30;
	shr.b64 	%rhs, %rd8502, 34;
	add.u64 	%rd8517, %lhs, %rhs;
	}
	xor.b64  	%rd8518, %rd8516, %rd8517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8502, 25;
	shr.b64 	%rhs, %rd8502, 39;
	add.u64 	%rd8519, %lhs, %rhs;
	}
	xor.b64  	%rd8520, %rd8518, %rd8519;
	and.b64  	%rd8521, %rd8502, %rd8478;
	xor.b64  	%rd8522, %rd8502, %rd8478;
	and.b64  	%rd8523, %rd8522, %rd8454;
	or.b64  	%rd8524, %rd8523, %rd8521;
	add.s64 	%rd8525, %rd8524, %rd8520;
	add.s64 	%rd8526, %rd8525, %rd8514;
	add.s64 	%rd8527, %rd8443, %rd8396;
	xor.b64  	%rd8528, %rd8491, %rd8467;
	and.b64  	%rd8529, %rd8515, %rd8528;
	xor.b64  	%rd8530, %rd8529, %rd8467;
	add.s64 	%rd8531, %rd8527, %rd8530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8515, 50;
	shr.b64 	%rhs, %rd8515, 14;
	add.u64 	%rd8532, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8515, 46;
	shr.b64 	%rhs, %rd8515, 18;
	add.u64 	%rd8533, %lhs, %rhs;
	}
	xor.b64  	%rd8534, %rd8532, %rd8533;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8515, 23;
	shr.b64 	%rhs, %rd8515, 41;
	add.u64 	%rd8535, %lhs, %rhs;
	}
	xor.b64  	%rd8536, %rd8534, %rd8535;
	add.s64 	%rd8537, %rd8531, %rd8536;
	add.s64 	%rd8538, %rd8537, 6480981068601479193;
	add.s64 	%rd8539, %rd8538, %rd8454;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8526, 36;
	shr.b64 	%rhs, %rd8526, 28;
	add.u64 	%rd8540, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8526, 30;
	shr.b64 	%rhs, %rd8526, 34;
	add.u64 	%rd8541, %lhs, %rhs;
	}
	xor.b64  	%rd8542, %rd8540, %rd8541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8526, 25;
	shr.b64 	%rhs, %rd8526, 39;
	add.u64 	%rd8543, %lhs, %rhs;
	}
	xor.b64  	%rd8544, %rd8542, %rd8543;
	and.b64  	%rd8545, %rd8526, %rd8502;
	xor.b64  	%rd8546, %rd8526, %rd8502;
	and.b64  	%rd8547, %rd8546, %rd8478;
	or.b64  	%rd8548, %rd8547, %rd8545;
	add.s64 	%rd8549, %rd8548, %rd8544;
	add.s64 	%rd8550, %rd8549, %rd8538;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8539, 50;
	shr.b64 	%rhs, %rd8539, 14;
	add.u64 	%rd8551, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8539, 46;
	shr.b64 	%rhs, %rd8539, 18;
	add.u64 	%rd8552, %lhs, %rhs;
	}
	xor.b64  	%rd8553, %rd8551, %rd8552;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8539, 23;
	shr.b64 	%rhs, %rd8539, 41;
	add.u64 	%rd8554, %lhs, %rhs;
	}
	xor.b64  	%rd8555, %rd8553, %rd8554;
	xor.b64  	%rd8556, %rd8515, %rd8491;
	and.b64  	%rd8557, %rd8539, %rd8556;
	xor.b64  	%rd8558, %rd8557, %rd8491;
	add.s64 	%rd8559, %rd8397, %rd8467;
	add.s64 	%rd8560, %rd8559, %rd8558;
	add.s64 	%rd8561, %rd8560, %rd8555;
	add.s64 	%rd8562, %rd8561, -7908458776815382629;
	add.s64 	%rd8563, %rd8562, %rd8478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8550, 36;
	shr.b64 	%rhs, %rd8550, 28;
	add.u64 	%rd8564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8550, 30;
	shr.b64 	%rhs, %rd8550, 34;
	add.u64 	%rd8565, %lhs, %rhs;
	}
	xor.b64  	%rd8566, %rd8564, %rd8565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8550, 25;
	shr.b64 	%rhs, %rd8550, 39;
	add.u64 	%rd8567, %lhs, %rhs;
	}
	xor.b64  	%rd8568, %rd8566, %rd8567;
	and.b64  	%rd8569, %rd8550, %rd8526;
	xor.b64  	%rd8570, %rd8550, %rd8526;
	and.b64  	%rd8571, %rd8570, %rd8502;
	or.b64  	%rd8572, %rd8571, %rd8569;
	add.s64 	%rd8573, %rd8572, %rd8568;
	add.s64 	%rd8574, %rd8573, %rd8562;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8563, 50;
	shr.b64 	%rhs, %rd8563, 14;
	add.u64 	%rd8575, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8563, 46;
	shr.b64 	%rhs, %rd8563, 18;
	add.u64 	%rd8576, %lhs, %rhs;
	}
	xor.b64  	%rd8577, %rd8575, %rd8576;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8563, 23;
	shr.b64 	%rhs, %rd8563, 41;
	add.u64 	%rd8578, %lhs, %rhs;
	}
	xor.b64  	%rd8579, %rd8577, %rd8578;
	xor.b64  	%rd8580, %rd8539, %rd8515;
	and.b64  	%rd8581, %rd8563, %rd8580;
	xor.b64  	%rd8582, %rd8581, %rd8515;
	add.s64 	%rd8583, %rd8398, %rd8491;
	add.s64 	%rd8584, %rd8583, %rd8582;
	add.s64 	%rd8585, %rd8584, %rd8579;
	add.s64 	%rd8586, %rd8585, -6116909921290321640;
	add.s64 	%rd8587, %rd8586, %rd8502;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8574, 36;
	shr.b64 	%rhs, %rd8574, 28;
	add.u64 	%rd8588, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8574, 30;
	shr.b64 	%rhs, %rd8574, 34;
	add.u64 	%rd8589, %lhs, %rhs;
	}
	xor.b64  	%rd8590, %rd8588, %rd8589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8574, 25;
	shr.b64 	%rhs, %rd8574, 39;
	add.u64 	%rd8591, %lhs, %rhs;
	}
	xor.b64  	%rd8592, %rd8590, %rd8591;
	and.b64  	%rd8593, %rd8574, %rd8550;
	xor.b64  	%rd8594, %rd8574, %rd8550;
	and.b64  	%rd8595, %rd8594, %rd8526;
	or.b64  	%rd8596, %rd8595, %rd8593;
	add.s64 	%rd8597, %rd8596, %rd8592;
	add.s64 	%rd8598, %rd8597, %rd8586;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8587, 50;
	shr.b64 	%rhs, %rd8587, 14;
	add.u64 	%rd8599, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8587, 46;
	shr.b64 	%rhs, %rd8587, 18;
	add.u64 	%rd8600, %lhs, %rhs;
	}
	xor.b64  	%rd8601, %rd8599, %rd8600;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8587, 23;
	shr.b64 	%rhs, %rd8587, 41;
	add.u64 	%rd8602, %lhs, %rhs;
	}
	xor.b64  	%rd8603, %rd8601, %rd8602;
	xor.b64  	%rd8604, %rd8563, %rd8539;
	and.b64  	%rd8605, %rd8587, %rd8604;
	xor.b64  	%rd8606, %rd8605, %rd8539;
	add.s64 	%rd8607, %rd8399, %rd8515;
	add.s64 	%rd8608, %rd8607, %rd8606;
	add.s64 	%rd8609, %rd8608, %rd8603;
	add.s64 	%rd8610, %rd8609, -2880145864133508542;
	add.s64 	%rd8611, %rd8610, %rd8526;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8598, 36;
	shr.b64 	%rhs, %rd8598, 28;
	add.u64 	%rd8612, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8598, 30;
	shr.b64 	%rhs, %rd8598, 34;
	add.u64 	%rd8613, %lhs, %rhs;
	}
	xor.b64  	%rd8614, %rd8612, %rd8613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8598, 25;
	shr.b64 	%rhs, %rd8598, 39;
	add.u64 	%rd8615, %lhs, %rhs;
	}
	xor.b64  	%rd8616, %rd8614, %rd8615;
	and.b64  	%rd8617, %rd8598, %rd8574;
	xor.b64  	%rd8618, %rd8598, %rd8574;
	and.b64  	%rd8619, %rd8618, %rd8550;
	or.b64  	%rd8620, %rd8619, %rd8617;
	add.s64 	%rd8621, %rd8620, %rd8616;
	add.s64 	%rd8622, %rd8621, %rd8610;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8611, 50;
	shr.b64 	%rhs, %rd8611, 14;
	add.u64 	%rd8623, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8611, 46;
	shr.b64 	%rhs, %rd8611, 18;
	add.u64 	%rd8624, %lhs, %rhs;
	}
	xor.b64  	%rd8625, %rd8623, %rd8624;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8611, 23;
	shr.b64 	%rhs, %rd8611, 41;
	add.u64 	%rd8626, %lhs, %rhs;
	}
	xor.b64  	%rd8627, %rd8625, %rd8626;
	xor.b64  	%rd8628, %rd8587, %rd8563;
	and.b64  	%rd8629, %rd8611, %rd8628;
	xor.b64  	%rd8630, %rd8629, %rd8563;
	add.s64 	%rd8631, %rd8400, %rd8539;
	add.s64 	%rd8632, %rd8631, %rd8630;
	add.s64 	%rd8633, %rd8632, %rd8627;
	add.s64 	%rd8634, %rd8633, 1334009975649890238;
	add.s64 	%rd8635, %rd8634, %rd8550;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8622, 36;
	shr.b64 	%rhs, %rd8622, 28;
	add.u64 	%rd8636, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8622, 30;
	shr.b64 	%rhs, %rd8622, 34;
	add.u64 	%rd8637, %lhs, %rhs;
	}
	xor.b64  	%rd8638, %rd8636, %rd8637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8622, 25;
	shr.b64 	%rhs, %rd8622, 39;
	add.u64 	%rd8639, %lhs, %rhs;
	}
	xor.b64  	%rd8640, %rd8638, %rd8639;
	and.b64  	%rd8641, %rd8622, %rd8598;
	xor.b64  	%rd8642, %rd8622, %rd8598;
	and.b64  	%rd8643, %rd8642, %rd8574;
	or.b64  	%rd8644, %rd8643, %rd8641;
	add.s64 	%rd8645, %rd8644, %rd8640;
	add.s64 	%rd8646, %rd8645, %rd8634;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8635, 50;
	shr.b64 	%rhs, %rd8635, 14;
	add.u64 	%rd8647, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8635, 46;
	shr.b64 	%rhs, %rd8635, 18;
	add.u64 	%rd8648, %lhs, %rhs;
	}
	xor.b64  	%rd8649, %rd8647, %rd8648;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8635, 23;
	shr.b64 	%rhs, %rd8635, 41;
	add.u64 	%rd8650, %lhs, %rhs;
	}
	xor.b64  	%rd8651, %rd8649, %rd8650;
	xor.b64  	%rd8652, %rd8611, %rd8587;
	and.b64  	%rd8653, %rd8635, %rd8652;
	xor.b64  	%rd8654, %rd8653, %rd8587;
	add.s64 	%rd8655, %rd8401, %rd8563;
	add.s64 	%rd8656, %rd8655, %rd8654;
	add.s64 	%rd8657, %rd8656, %rd8651;
	add.s64 	%rd8658, %rd8657, 2608012711638119052;
	add.s64 	%rd8659, %rd8658, %rd8574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8646, 36;
	shr.b64 	%rhs, %rd8646, 28;
	add.u64 	%rd8660, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8646, 30;
	shr.b64 	%rhs, %rd8646, 34;
	add.u64 	%rd8661, %lhs, %rhs;
	}
	xor.b64  	%rd8662, %rd8660, %rd8661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8646, 25;
	shr.b64 	%rhs, %rd8646, 39;
	add.u64 	%rd8663, %lhs, %rhs;
	}
	xor.b64  	%rd8664, %rd8662, %rd8663;
	and.b64  	%rd8665, %rd8646, %rd8622;
	xor.b64  	%rd8666, %rd8646, %rd8622;
	and.b64  	%rd8667, %rd8666, %rd8598;
	or.b64  	%rd8668, %rd8667, %rd8665;
	add.s64 	%rd8669, %rd8668, %rd8664;
	add.s64 	%rd8670, %rd8669, %rd8658;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8659, 50;
	shr.b64 	%rhs, %rd8659, 14;
	add.u64 	%rd8671, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8659, 46;
	shr.b64 	%rhs, %rd8659, 18;
	add.u64 	%rd8672, %lhs, %rhs;
	}
	xor.b64  	%rd8673, %rd8671, %rd8672;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8659, 23;
	shr.b64 	%rhs, %rd8659, 41;
	add.u64 	%rd8674, %lhs, %rhs;
	}
	xor.b64  	%rd8675, %rd8673, %rd8674;
	xor.b64  	%rd8676, %rd8635, %rd8611;
	and.b64  	%rd8677, %rd8659, %rd8676;
	xor.b64  	%rd8678, %rd8677, %rd8611;
	add.s64 	%rd8679, %rd8402, %rd8587;
	add.s64 	%rd8680, %rd8679, %rd8678;
	add.s64 	%rd8681, %rd8680, %rd8675;
	add.s64 	%rd8682, %rd8681, 6128411473006802146;
	add.s64 	%rd8683, %rd8682, %rd8598;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8670, 36;
	shr.b64 	%rhs, %rd8670, 28;
	add.u64 	%rd8684, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8670, 30;
	shr.b64 	%rhs, %rd8670, 34;
	add.u64 	%rd8685, %lhs, %rhs;
	}
	xor.b64  	%rd8686, %rd8684, %rd8685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8670, 25;
	shr.b64 	%rhs, %rd8670, 39;
	add.u64 	%rd8687, %lhs, %rhs;
	}
	xor.b64  	%rd8688, %rd8686, %rd8687;
	and.b64  	%rd8689, %rd8670, %rd8646;
	xor.b64  	%rd8690, %rd8670, %rd8646;
	and.b64  	%rd8691, %rd8690, %rd8622;
	or.b64  	%rd8692, %rd8691, %rd8689;
	add.s64 	%rd8693, %rd8692, %rd8688;
	add.s64 	%rd8694, %rd8693, %rd8682;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8683, 50;
	shr.b64 	%rhs, %rd8683, 14;
	add.u64 	%rd8695, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8683, 46;
	shr.b64 	%rhs, %rd8683, 18;
	add.u64 	%rd8696, %lhs, %rhs;
	}
	xor.b64  	%rd8697, %rd8695, %rd8696;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8683, 23;
	shr.b64 	%rhs, %rd8683, 41;
	add.u64 	%rd8698, %lhs, %rhs;
	}
	xor.b64  	%rd8699, %rd8697, %rd8698;
	xor.b64  	%rd8700, %rd8659, %rd8635;
	and.b64  	%rd8701, %rd8683, %rd8700;
	xor.b64  	%rd8702, %rd8701, %rd8635;
	add.s64 	%rd8703, %rd8403, %rd8611;
	add.s64 	%rd8704, %rd8703, %rd8702;
	add.s64 	%rd8705, %rd8704, %rd8699;
	add.s64 	%rd8706, %rd8705, 8268148722764581231;
	add.s64 	%rd8707, %rd8706, %rd8622;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8694, 36;
	shr.b64 	%rhs, %rd8694, 28;
	add.u64 	%rd8708, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8694, 30;
	shr.b64 	%rhs, %rd8694, 34;
	add.u64 	%rd8709, %lhs, %rhs;
	}
	xor.b64  	%rd8710, %rd8708, %rd8709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8694, 25;
	shr.b64 	%rhs, %rd8694, 39;
	add.u64 	%rd8711, %lhs, %rhs;
	}
	xor.b64  	%rd8712, %rd8710, %rd8711;
	and.b64  	%rd8713, %rd8694, %rd8670;
	xor.b64  	%rd8714, %rd8694, %rd8670;
	and.b64  	%rd8715, %rd8714, %rd8646;
	or.b64  	%rd8716, %rd8715, %rd8713;
	add.s64 	%rd8717, %rd8716, %rd8712;
	add.s64 	%rd8718, %rd8717, %rd8706;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8707, 50;
	shr.b64 	%rhs, %rd8707, 14;
	add.u64 	%rd8719, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8707, 46;
	shr.b64 	%rhs, %rd8707, 18;
	add.u64 	%rd8720, %lhs, %rhs;
	}
	xor.b64  	%rd8721, %rd8719, %rd8720;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8707, 23;
	shr.b64 	%rhs, %rd8707, 41;
	add.u64 	%rd8722, %lhs, %rhs;
	}
	xor.b64  	%rd8723, %rd8721, %rd8722;
	xor.b64  	%rd8724, %rd8683, %rd8659;
	and.b64  	%rd8725, %rd8707, %rd8724;
	xor.b64  	%rd8726, %rd8725, %rd8659;
	add.s64 	%rd8727, %rd8404, %rd8635;
	add.s64 	%rd8728, %rd8727, %rd8726;
	add.s64 	%rd8729, %rd8728, %rd8723;
	add.s64 	%rd8730, %rd8729, -9160688886553864527;
	add.s64 	%rd8731, %rd8730, %rd8646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8718, 36;
	shr.b64 	%rhs, %rd8718, 28;
	add.u64 	%rd8732, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8718, 30;
	shr.b64 	%rhs, %rd8718, 34;
	add.u64 	%rd8733, %lhs, %rhs;
	}
	xor.b64  	%rd8734, %rd8732, %rd8733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8718, 25;
	shr.b64 	%rhs, %rd8718, 39;
	add.u64 	%rd8735, %lhs, %rhs;
	}
	xor.b64  	%rd8736, %rd8734, %rd8735;
	and.b64  	%rd8737, %rd8718, %rd8694;
	xor.b64  	%rd8738, %rd8718, %rd8694;
	and.b64  	%rd8739, %rd8738, %rd8670;
	or.b64  	%rd8740, %rd8739, %rd8737;
	add.s64 	%rd8741, %rd8740, %rd8736;
	add.s64 	%rd8742, %rd8741, %rd8730;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8731, 50;
	shr.b64 	%rhs, %rd8731, 14;
	add.u64 	%rd8743, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8731, 46;
	shr.b64 	%rhs, %rd8731, 18;
	add.u64 	%rd8744, %lhs, %rhs;
	}
	xor.b64  	%rd8745, %rd8743, %rd8744;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8731, 23;
	shr.b64 	%rhs, %rd8731, 41;
	add.u64 	%rd8746, %lhs, %rhs;
	}
	xor.b64  	%rd8747, %rd8745, %rd8746;
	xor.b64  	%rd8748, %rd8707, %rd8683;
	and.b64  	%rd8749, %rd8731, %rd8748;
	xor.b64  	%rd8750, %rd8749, %rd8683;
	add.s64 	%rd8751, %rd8405, %rd8659;
	add.s64 	%rd8752, %rd8751, %rd8750;
	add.s64 	%rd8753, %rd8752, %rd8747;
	add.s64 	%rd8754, %rd8753, -7215885187991268811;
	add.s64 	%rd8755, %rd8754, %rd8670;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8742, 36;
	shr.b64 	%rhs, %rd8742, 28;
	add.u64 	%rd8756, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8742, 30;
	shr.b64 	%rhs, %rd8742, 34;
	add.u64 	%rd8757, %lhs, %rhs;
	}
	xor.b64  	%rd8758, %rd8756, %rd8757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8742, 25;
	shr.b64 	%rhs, %rd8742, 39;
	add.u64 	%rd8759, %lhs, %rhs;
	}
	xor.b64  	%rd8760, %rd8758, %rd8759;
	and.b64  	%rd8761, %rd8742, %rd8718;
	xor.b64  	%rd8762, %rd8742, %rd8718;
	and.b64  	%rd8763, %rd8762, %rd8694;
	or.b64  	%rd8764, %rd8763, %rd8761;
	add.s64 	%rd8765, %rd8764, %rd8760;
	add.s64 	%rd8766, %rd8765, %rd8754;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8755, 50;
	shr.b64 	%rhs, %rd8755, 14;
	add.u64 	%rd8767, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8755, 46;
	shr.b64 	%rhs, %rd8755, 18;
	add.u64 	%rd8768, %lhs, %rhs;
	}
	xor.b64  	%rd8769, %rd8767, %rd8768;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8755, 23;
	shr.b64 	%rhs, %rd8755, 41;
	add.u64 	%rd8770, %lhs, %rhs;
	}
	xor.b64  	%rd8771, %rd8769, %rd8770;
	xor.b64  	%rd8772, %rd8731, %rd8707;
	and.b64  	%rd8773, %rd8755, %rd8772;
	xor.b64  	%rd8774, %rd8773, %rd8707;
	add.s64 	%rd8775, %rd8406, %rd8683;
	add.s64 	%rd8776, %rd8775, %rd8774;
	add.s64 	%rd8777, %rd8776, %rd8771;
	add.s64 	%rd8778, %rd8777, -4495734319001033068;
	add.s64 	%rd8779, %rd8778, %rd8694;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8766, 36;
	shr.b64 	%rhs, %rd8766, 28;
	add.u64 	%rd8780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8766, 30;
	shr.b64 	%rhs, %rd8766, 34;
	add.u64 	%rd8781, %lhs, %rhs;
	}
	xor.b64  	%rd8782, %rd8780, %rd8781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8766, 25;
	shr.b64 	%rhs, %rd8766, 39;
	add.u64 	%rd8783, %lhs, %rhs;
	}
	xor.b64  	%rd8784, %rd8782, %rd8783;
	and.b64  	%rd8785, %rd8766, %rd8742;
	xor.b64  	%rd8786, %rd8766, %rd8742;
	and.b64  	%rd8787, %rd8786, %rd8718;
	or.b64  	%rd8788, %rd8787, %rd8785;
	add.s64 	%rd8789, %rd8788, %rd8784;
	add.s64 	%rd8790, %rd8789, %rd8778;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8405, 45;
	shr.b64 	%rhs, %rd8405, 19;
	add.u64 	%rd8791, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8405, 3;
	shr.b64 	%rhs, %rd8405, 61;
	add.u64 	%rd8792, %lhs, %rhs;
	}
	xor.b64  	%rd8793, %rd8791, %rd8792;
	shr.u64 	%rd8794, %rd8405, 6;
	xor.b64  	%rd8795, %rd8793, %rd8794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8392, 63;
	shr.b64 	%rhs, %rd8392, 1;
	add.u64 	%rd8796, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8392, 56;
	shr.b64 	%rhs, %rd8392, 8;
	add.u64 	%rd8797, %lhs, %rhs;
	}
	xor.b64  	%rd8798, %rd8796, %rd8797;
	shr.u64 	%rd8799, %rd8392, 7;
	xor.b64  	%rd8800, %rd8798, %rd8799;
	add.s64 	%rd8801, %rd8800, %rd8391;
	add.s64 	%rd8802, %rd8801, %rd8400;
	add.s64 	%rd8803, %rd8802, %rd8795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8406, 45;
	shr.b64 	%rhs, %rd8406, 19;
	add.u64 	%rd8804, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8406, 3;
	shr.b64 	%rhs, %rd8406, 61;
	add.u64 	%rd8805, %lhs, %rhs;
	}
	xor.b64  	%rd8806, %rd8804, %rd8805;
	shr.u64 	%rd8807, %rd8406, 6;
	xor.b64  	%rd8808, %rd8806, %rd8807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8393, 63;
	shr.b64 	%rhs, %rd8393, 1;
	add.u64 	%rd8809, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8393, 56;
	shr.b64 	%rhs, %rd8393, 8;
	add.u64 	%rd8810, %lhs, %rhs;
	}
	xor.b64  	%rd8811, %rd8809, %rd8810;
	shr.u64 	%rd8812, %rd8393, 7;
	xor.b64  	%rd8813, %rd8811, %rd8812;
	add.s64 	%rd8814, %rd8813, %rd8392;
	add.s64 	%rd8815, %rd8814, %rd8401;
	add.s64 	%rd8816, %rd8815, %rd8808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8803, 45;
	shr.b64 	%rhs, %rd8803, 19;
	add.u64 	%rd8817, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8803, 3;
	shr.b64 	%rhs, %rd8803, 61;
	add.u64 	%rd8818, %lhs, %rhs;
	}
	xor.b64  	%rd8819, %rd8817, %rd8818;
	shr.u64 	%rd8820, %rd8803, 6;
	xor.b64  	%rd8821, %rd8819, %rd8820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8394, 63;
	shr.b64 	%rhs, %rd8394, 1;
	add.u64 	%rd8822, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8394, 56;
	shr.b64 	%rhs, %rd8394, 8;
	add.u64 	%rd8823, %lhs, %rhs;
	}
	xor.b64  	%rd8824, %rd8822, %rd8823;
	shr.u64 	%rd8825, %rd8394, 7;
	xor.b64  	%rd8826, %rd8824, %rd8825;
	add.s64 	%rd8827, %rd8826, %rd8393;
	add.s64 	%rd8828, %rd8827, %rd8402;
	add.s64 	%rd8829, %rd8828, %rd8821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8816, 45;
	shr.b64 	%rhs, %rd8816, 19;
	add.u64 	%rd8830, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8816, 3;
	shr.b64 	%rhs, %rd8816, 61;
	add.u64 	%rd8831, %lhs, %rhs;
	}
	xor.b64  	%rd8832, %rd8830, %rd8831;
	shr.u64 	%rd8833, %rd8816, 6;
	xor.b64  	%rd8834, %rd8832, %rd8833;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8395, 63;
	shr.b64 	%rhs, %rd8395, 1;
	add.u64 	%rd8835, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8395, 56;
	shr.b64 	%rhs, %rd8395, 8;
	add.u64 	%rd8836, %lhs, %rhs;
	}
	xor.b64  	%rd8837, %rd8835, %rd8836;
	shr.u64 	%rd8838, %rd8395, 7;
	xor.b64  	%rd8839, %rd8837, %rd8838;
	add.s64 	%rd8840, %rd8839, %rd8394;
	add.s64 	%rd8841, %rd8840, %rd8403;
	add.s64 	%rd8842, %rd8841, %rd8834;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8829, 45;
	shr.b64 	%rhs, %rd8829, 19;
	add.u64 	%rd8843, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8829, 3;
	shr.b64 	%rhs, %rd8829, 61;
	add.u64 	%rd8844, %lhs, %rhs;
	}
	xor.b64  	%rd8845, %rd8843, %rd8844;
	shr.u64 	%rd8846, %rd8829, 6;
	xor.b64  	%rd8847, %rd8845, %rd8846;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8396, 63;
	shr.b64 	%rhs, %rd8396, 1;
	add.u64 	%rd8848, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8396, 56;
	shr.b64 	%rhs, %rd8396, 8;
	add.u64 	%rd8849, %lhs, %rhs;
	}
	xor.b64  	%rd8850, %rd8848, %rd8849;
	shr.u64 	%rd8851, %rd8396, 7;
	xor.b64  	%rd8852, %rd8850, %rd8851;
	add.s64 	%rd8853, %rd8852, %rd8395;
	add.s64 	%rd8854, %rd8853, %rd8404;
	add.s64 	%rd8855, %rd8854, %rd8847;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8842, 45;
	shr.b64 	%rhs, %rd8842, 19;
	add.u64 	%rd8856, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8842, 3;
	shr.b64 	%rhs, %rd8842, 61;
	add.u64 	%rd8857, %lhs, %rhs;
	}
	xor.b64  	%rd8858, %rd8856, %rd8857;
	shr.u64 	%rd8859, %rd8842, 6;
	xor.b64  	%rd8860, %rd8858, %rd8859;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8397, 63;
	shr.b64 	%rhs, %rd8397, 1;
	add.u64 	%rd8861, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8397, 56;
	shr.b64 	%rhs, %rd8397, 8;
	add.u64 	%rd8862, %lhs, %rhs;
	}
	xor.b64  	%rd8863, %rd8861, %rd8862;
	shr.u64 	%rd8864, %rd8397, 7;
	xor.b64  	%rd8865, %rd8863, %rd8864;
	add.s64 	%rd8866, %rd8865, %rd8396;
	add.s64 	%rd8867, %rd8866, %rd8405;
	add.s64 	%rd8868, %rd8867, %rd8860;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8855, 45;
	shr.b64 	%rhs, %rd8855, 19;
	add.u64 	%rd8869, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8855, 3;
	shr.b64 	%rhs, %rd8855, 61;
	add.u64 	%rd8870, %lhs, %rhs;
	}
	xor.b64  	%rd8871, %rd8869, %rd8870;
	shr.u64 	%rd8872, %rd8855, 6;
	xor.b64  	%rd8873, %rd8871, %rd8872;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8398, 63;
	shr.b64 	%rhs, %rd8398, 1;
	add.u64 	%rd8874, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8398, 56;
	shr.b64 	%rhs, %rd8398, 8;
	add.u64 	%rd8875, %lhs, %rhs;
	}
	xor.b64  	%rd8876, %rd8874, %rd8875;
	shr.u64 	%rd8877, %rd8398, 7;
	xor.b64  	%rd8878, %rd8876, %rd8877;
	add.s64 	%rd8879, %rd8878, %rd8397;
	add.s64 	%rd8880, %rd8879, %rd8406;
	add.s64 	%rd8881, %rd8880, %rd8873;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8868, 45;
	shr.b64 	%rhs, %rd8868, 19;
	add.u64 	%rd8882, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8868, 3;
	shr.b64 	%rhs, %rd8868, 61;
	add.u64 	%rd8883, %lhs, %rhs;
	}
	xor.b64  	%rd8884, %rd8882, %rd8883;
	shr.u64 	%rd8885, %rd8868, 6;
	xor.b64  	%rd8886, %rd8884, %rd8885;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8399, 63;
	shr.b64 	%rhs, %rd8399, 1;
	add.u64 	%rd8887, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8399, 56;
	shr.b64 	%rhs, %rd8399, 8;
	add.u64 	%rd8888, %lhs, %rhs;
	}
	xor.b64  	%rd8889, %rd8887, %rd8888;
	shr.u64 	%rd8890, %rd8399, 7;
	xor.b64  	%rd8891, %rd8889, %rd8890;
	add.s64 	%rd8892, %rd8891, %rd8398;
	add.s64 	%rd8893, %rd8892, %rd8803;
	add.s64 	%rd8894, %rd8893, %rd8886;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8881, 45;
	shr.b64 	%rhs, %rd8881, 19;
	add.u64 	%rd8895, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8881, 3;
	shr.b64 	%rhs, %rd8881, 61;
	add.u64 	%rd8896, %lhs, %rhs;
	}
	xor.b64  	%rd8897, %rd8895, %rd8896;
	shr.u64 	%rd8898, %rd8881, 6;
	xor.b64  	%rd8899, %rd8897, %rd8898;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8400, 63;
	shr.b64 	%rhs, %rd8400, 1;
	add.u64 	%rd8900, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8400, 56;
	shr.b64 	%rhs, %rd8400, 8;
	add.u64 	%rd8901, %lhs, %rhs;
	}
	xor.b64  	%rd8902, %rd8900, %rd8901;
	shr.u64 	%rd8903, %rd8400, 7;
	xor.b64  	%rd8904, %rd8902, %rd8903;
	add.s64 	%rd8905, %rd8904, %rd8399;
	add.s64 	%rd8906, %rd8905, %rd8816;
	add.s64 	%rd8907, %rd8906, %rd8899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8894, 45;
	shr.b64 	%rhs, %rd8894, 19;
	add.u64 	%rd8908, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8894, 3;
	shr.b64 	%rhs, %rd8894, 61;
	add.u64 	%rd8909, %lhs, %rhs;
	}
	xor.b64  	%rd8910, %rd8908, %rd8909;
	shr.u64 	%rd8911, %rd8894, 6;
	xor.b64  	%rd8912, %rd8910, %rd8911;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8401, 63;
	shr.b64 	%rhs, %rd8401, 1;
	add.u64 	%rd8913, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8401, 56;
	shr.b64 	%rhs, %rd8401, 8;
	add.u64 	%rd8914, %lhs, %rhs;
	}
	xor.b64  	%rd8915, %rd8913, %rd8914;
	shr.u64 	%rd8916, %rd8401, 7;
	xor.b64  	%rd8917, %rd8915, %rd8916;
	add.s64 	%rd8918, %rd8917, %rd8400;
	add.s64 	%rd8919, %rd8918, %rd8829;
	add.s64 	%rd8920, %rd8919, %rd8912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8907, 45;
	shr.b64 	%rhs, %rd8907, 19;
	add.u64 	%rd8921, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8907, 3;
	shr.b64 	%rhs, %rd8907, 61;
	add.u64 	%rd8922, %lhs, %rhs;
	}
	xor.b64  	%rd8923, %rd8921, %rd8922;
	shr.u64 	%rd8924, %rd8907, 6;
	xor.b64  	%rd8925, %rd8923, %rd8924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8402, 63;
	shr.b64 	%rhs, %rd8402, 1;
	add.u64 	%rd8926, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8402, 56;
	shr.b64 	%rhs, %rd8402, 8;
	add.u64 	%rd8927, %lhs, %rhs;
	}
	xor.b64  	%rd8928, %rd8926, %rd8927;
	shr.u64 	%rd8929, %rd8402, 7;
	xor.b64  	%rd8930, %rd8928, %rd8929;
	add.s64 	%rd8931, %rd8930, %rd8401;
	add.s64 	%rd8932, %rd8931, %rd8842;
	add.s64 	%rd8933, %rd8932, %rd8925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8920, 45;
	shr.b64 	%rhs, %rd8920, 19;
	add.u64 	%rd8934, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8920, 3;
	shr.b64 	%rhs, %rd8920, 61;
	add.u64 	%rd8935, %lhs, %rhs;
	}
	xor.b64  	%rd8936, %rd8934, %rd8935;
	shr.u64 	%rd8937, %rd8920, 6;
	xor.b64  	%rd8938, %rd8936, %rd8937;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8403, 63;
	shr.b64 	%rhs, %rd8403, 1;
	add.u64 	%rd8939, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8403, 56;
	shr.b64 	%rhs, %rd8403, 8;
	add.u64 	%rd8940, %lhs, %rhs;
	}
	xor.b64  	%rd8941, %rd8939, %rd8940;
	shr.u64 	%rd8942, %rd8403, 7;
	xor.b64  	%rd8943, %rd8941, %rd8942;
	add.s64 	%rd8944, %rd8943, %rd8402;
	add.s64 	%rd8945, %rd8944, %rd8855;
	add.s64 	%rd8946, %rd8945, %rd8938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8933, 45;
	shr.b64 	%rhs, %rd8933, 19;
	add.u64 	%rd8947, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8933, 3;
	shr.b64 	%rhs, %rd8933, 61;
	add.u64 	%rd8948, %lhs, %rhs;
	}
	xor.b64  	%rd8949, %rd8947, %rd8948;
	shr.u64 	%rd8950, %rd8933, 6;
	xor.b64  	%rd8951, %rd8949, %rd8950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8404, 63;
	shr.b64 	%rhs, %rd8404, 1;
	add.u64 	%rd8952, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8404, 56;
	shr.b64 	%rhs, %rd8404, 8;
	add.u64 	%rd8953, %lhs, %rhs;
	}
	xor.b64  	%rd8954, %rd8952, %rd8953;
	shr.u64 	%rd8955, %rd8404, 7;
	xor.b64  	%rd8956, %rd8954, %rd8955;
	add.s64 	%rd8957, %rd8956, %rd8403;
	add.s64 	%rd8958, %rd8957, %rd8868;
	add.s64 	%rd8959, %rd8958, %rd8951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8946, 45;
	shr.b64 	%rhs, %rd8946, 19;
	add.u64 	%rd8960, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8946, 3;
	shr.b64 	%rhs, %rd8946, 61;
	add.u64 	%rd8961, %lhs, %rhs;
	}
	xor.b64  	%rd8962, %rd8960, %rd8961;
	shr.u64 	%rd8963, %rd8946, 6;
	xor.b64  	%rd8964, %rd8962, %rd8963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8405, 63;
	shr.b64 	%rhs, %rd8405, 1;
	add.u64 	%rd8965, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8405, 56;
	shr.b64 	%rhs, %rd8405, 8;
	add.u64 	%rd8966, %lhs, %rhs;
	}
	xor.b64  	%rd8967, %rd8965, %rd8966;
	shr.u64 	%rd8968, %rd8405, 7;
	xor.b64  	%rd8969, %rd8967, %rd8968;
	add.s64 	%rd8970, %rd8969, %rd8404;
	add.s64 	%rd8971, %rd8970, %rd8881;
	add.s64 	%rd8972, %rd8971, %rd8964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8959, 45;
	shr.b64 	%rhs, %rd8959, 19;
	add.u64 	%rd8973, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8959, 3;
	shr.b64 	%rhs, %rd8959, 61;
	add.u64 	%rd8974, %lhs, %rhs;
	}
	xor.b64  	%rd8975, %rd8973, %rd8974;
	shr.u64 	%rd8976, %rd8959, 6;
	xor.b64  	%rd8977, %rd8975, %rd8976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8406, 63;
	shr.b64 	%rhs, %rd8406, 1;
	add.u64 	%rd8978, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8406, 56;
	shr.b64 	%rhs, %rd8406, 8;
	add.u64 	%rd8979, %lhs, %rhs;
	}
	xor.b64  	%rd8980, %rd8978, %rd8979;
	shr.u64 	%rd8981, %rd8406, 7;
	xor.b64  	%rd8982, %rd8980, %rd8981;
	add.s64 	%rd8983, %rd8982, %rd8405;
	add.s64 	%rd8984, %rd8983, %rd8894;
	add.s64 	%rd8985, %rd8984, %rd8977;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8972, 45;
	shr.b64 	%rhs, %rd8972, 19;
	add.u64 	%rd8986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8972, 3;
	shr.b64 	%rhs, %rd8972, 61;
	add.u64 	%rd8987, %lhs, %rhs;
	}
	xor.b64  	%rd8988, %rd8986, %rd8987;
	shr.u64 	%rd8989, %rd8972, 6;
	xor.b64  	%rd8990, %rd8988, %rd8989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8803, 63;
	shr.b64 	%rhs, %rd8803, 1;
	add.u64 	%rd8991, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8803, 56;
	shr.b64 	%rhs, %rd8803, 8;
	add.u64 	%rd8992, %lhs, %rhs;
	}
	xor.b64  	%rd8993, %rd8991, %rd8992;
	shr.u64 	%rd8994, %rd8803, 7;
	xor.b64  	%rd8995, %rd8993, %rd8994;
	add.s64 	%rd8996, %rd8995, %rd8406;
	add.s64 	%rd8997, %rd8996, %rd8907;
	add.s64 	%rd8998, %rd8997, %rd8990;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8779, 50;
	shr.b64 	%rhs, %rd8779, 14;
	add.u64 	%rd8999, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8779, 46;
	shr.b64 	%rhs, %rd8779, 18;
	add.u64 	%rd9000, %lhs, %rhs;
	}
	xor.b64  	%rd9001, %rd8999, %rd9000;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8779, 23;
	shr.b64 	%rhs, %rd8779, 41;
	add.u64 	%rd9002, %lhs, %rhs;
	}
	xor.b64  	%rd9003, %rd9001, %rd9002;
	xor.b64  	%rd9004, %rd8755, %rd8731;
	and.b64  	%rd9005, %rd8779, %rd9004;
	xor.b64  	%rd9006, %rd9005, %rd8731;
	add.s64 	%rd9007, %rd9006, %rd8707;
	add.s64 	%rd9008, %rd9007, %rd9003;
	add.s64 	%rd9009, %rd9008, %rd8803;
	add.s64 	%rd9010, %rd9009, -1973867731355612462;
	add.s64 	%rd9011, %rd9010, %rd8718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8790, 36;
	shr.b64 	%rhs, %rd8790, 28;
	add.u64 	%rd9012, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8790, 30;
	shr.b64 	%rhs, %rd8790, 34;
	add.u64 	%rd9013, %lhs, %rhs;
	}
	xor.b64  	%rd9014, %rd9012, %rd9013;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8790, 25;
	shr.b64 	%rhs, %rd8790, 39;
	add.u64 	%rd9015, %lhs, %rhs;
	}
	xor.b64  	%rd9016, %rd9014, %rd9015;
	and.b64  	%rd9017, %rd8790, %rd8766;
	xor.b64  	%rd9018, %rd8790, %rd8766;
	and.b64  	%rd9019, %rd9018, %rd8742;
	or.b64  	%rd9020, %rd9019, %rd9017;
	add.s64 	%rd9021, %rd9020, %rd9016;
	add.s64 	%rd9022, %rd9021, %rd9010;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9011, 50;
	shr.b64 	%rhs, %rd9011, 14;
	add.u64 	%rd9023, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9011, 46;
	shr.b64 	%rhs, %rd9011, 18;
	add.u64 	%rd9024, %lhs, %rhs;
	}
	xor.b64  	%rd9025, %rd9023, %rd9024;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9011, 23;
	shr.b64 	%rhs, %rd9011, 41;
	add.u64 	%rd9026, %lhs, %rhs;
	}
	xor.b64  	%rd9027, %rd9025, %rd9026;
	xor.b64  	%rd9028, %rd8779, %rd8755;
	and.b64  	%rd9029, %rd9011, %rd9028;
	xor.b64  	%rd9030, %rd9029, %rd8755;
	add.s64 	%rd9031, %rd8816, %rd8731;
	add.s64 	%rd9032, %rd9031, %rd9030;
	add.s64 	%rd9033, %rd9032, %rd9027;
	add.s64 	%rd9034, %rd9033, -1171420211273849373;
	add.s64 	%rd9035, %rd9034, %rd8742;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9022, 36;
	shr.b64 	%rhs, %rd9022, 28;
	add.u64 	%rd9036, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9022, 30;
	shr.b64 	%rhs, %rd9022, 34;
	add.u64 	%rd9037, %lhs, %rhs;
	}
	xor.b64  	%rd9038, %rd9036, %rd9037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9022, 25;
	shr.b64 	%rhs, %rd9022, 39;
	add.u64 	%rd9039, %lhs, %rhs;
	}
	xor.b64  	%rd9040, %rd9038, %rd9039;
	and.b64  	%rd9041, %rd9022, %rd8790;
	xor.b64  	%rd9042, %rd9022, %rd8790;
	and.b64  	%rd9043, %rd9042, %rd8766;
	or.b64  	%rd9044, %rd9043, %rd9041;
	add.s64 	%rd9045, %rd9044, %rd9040;
	add.s64 	%rd9046, %rd9045, %rd9034;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9035, 50;
	shr.b64 	%rhs, %rd9035, 14;
	add.u64 	%rd9047, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9035, 46;
	shr.b64 	%rhs, %rd9035, 18;
	add.u64 	%rd9048, %lhs, %rhs;
	}
	xor.b64  	%rd9049, %rd9047, %rd9048;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9035, 23;
	shr.b64 	%rhs, %rd9035, 41;
	add.u64 	%rd9050, %lhs, %rhs;
	}
	xor.b64  	%rd9051, %rd9049, %rd9050;
	xor.b64  	%rd9052, %rd9011, %rd8779;
	and.b64  	%rd9053, %rd9035, %rd9052;
	xor.b64  	%rd9054, %rd9053, %rd8779;
	add.s64 	%rd9055, %rd8829, %rd8755;
	add.s64 	%rd9056, %rd9055, %rd9054;
	add.s64 	%rd9057, %rd9056, %rd9051;
	add.s64 	%rd9058, %rd9057, 1135362057144423861;
	add.s64 	%rd9059, %rd9058, %rd8766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9046, 36;
	shr.b64 	%rhs, %rd9046, 28;
	add.u64 	%rd9060, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9046, 30;
	shr.b64 	%rhs, %rd9046, 34;
	add.u64 	%rd9061, %lhs, %rhs;
	}
	xor.b64  	%rd9062, %rd9060, %rd9061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9046, 25;
	shr.b64 	%rhs, %rd9046, 39;
	add.u64 	%rd9063, %lhs, %rhs;
	}
	xor.b64  	%rd9064, %rd9062, %rd9063;
	and.b64  	%rd9065, %rd9046, %rd9022;
	xor.b64  	%rd9066, %rd9046, %rd9022;
	and.b64  	%rd9067, %rd9066, %rd8790;
	or.b64  	%rd9068, %rd9067, %rd9065;
	add.s64 	%rd9069, %rd9068, %rd9064;
	add.s64 	%rd9070, %rd9069, %rd9058;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9059, 50;
	shr.b64 	%rhs, %rd9059, 14;
	add.u64 	%rd9071, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9059, 46;
	shr.b64 	%rhs, %rd9059, 18;
	add.u64 	%rd9072, %lhs, %rhs;
	}
	xor.b64  	%rd9073, %rd9071, %rd9072;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9059, 23;
	shr.b64 	%rhs, %rd9059, 41;
	add.u64 	%rd9074, %lhs, %rhs;
	}
	xor.b64  	%rd9075, %rd9073, %rd9074;
	xor.b64  	%rd9076, %rd9035, %rd9011;
	and.b64  	%rd9077, %rd9059, %rd9076;
	xor.b64  	%rd9078, %rd9077, %rd9011;
	add.s64 	%rd9079, %rd8842, %rd8779;
	add.s64 	%rd9080, %rd9079, %rd9078;
	add.s64 	%rd9081, %rd9080, %rd9075;
	add.s64 	%rd9082, %rd9081, 2597628984639134821;
	add.s64 	%rd9083, %rd9082, %rd8790;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9070, 36;
	shr.b64 	%rhs, %rd9070, 28;
	add.u64 	%rd9084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9070, 30;
	shr.b64 	%rhs, %rd9070, 34;
	add.u64 	%rd9085, %lhs, %rhs;
	}
	xor.b64  	%rd9086, %rd9084, %rd9085;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9070, 25;
	shr.b64 	%rhs, %rd9070, 39;
	add.u64 	%rd9087, %lhs, %rhs;
	}
	xor.b64  	%rd9088, %rd9086, %rd9087;
	and.b64  	%rd9089, %rd9070, %rd9046;
	xor.b64  	%rd9090, %rd9070, %rd9046;
	and.b64  	%rd9091, %rd9090, %rd9022;
	or.b64  	%rd9092, %rd9091, %rd9089;
	add.s64 	%rd9093, %rd9092, %rd9088;
	add.s64 	%rd9094, %rd9093, %rd9082;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9083, 50;
	shr.b64 	%rhs, %rd9083, 14;
	add.u64 	%rd9095, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9083, 46;
	shr.b64 	%rhs, %rd9083, 18;
	add.u64 	%rd9096, %lhs, %rhs;
	}
	xor.b64  	%rd9097, %rd9095, %rd9096;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9083, 23;
	shr.b64 	%rhs, %rd9083, 41;
	add.u64 	%rd9098, %lhs, %rhs;
	}
	xor.b64  	%rd9099, %rd9097, %rd9098;
	xor.b64  	%rd9100, %rd9059, %rd9035;
	and.b64  	%rd9101, %rd9083, %rd9100;
	xor.b64  	%rd9102, %rd9101, %rd9035;
	add.s64 	%rd9103, %rd8855, %rd9011;
	add.s64 	%rd9104, %rd9103, %rd9102;
	add.s64 	%rd9105, %rd9104, %rd9099;
	add.s64 	%rd9106, %rd9105, 3308224258029322869;
	add.s64 	%rd9107, %rd9106, %rd9022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9094, 36;
	shr.b64 	%rhs, %rd9094, 28;
	add.u64 	%rd9108, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9094, 30;
	shr.b64 	%rhs, %rd9094, 34;
	add.u64 	%rd9109, %lhs, %rhs;
	}
	xor.b64  	%rd9110, %rd9108, %rd9109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9094, 25;
	shr.b64 	%rhs, %rd9094, 39;
	add.u64 	%rd9111, %lhs, %rhs;
	}
	xor.b64  	%rd9112, %rd9110, %rd9111;
	and.b64  	%rd9113, %rd9094, %rd9070;
	xor.b64  	%rd9114, %rd9094, %rd9070;
	and.b64  	%rd9115, %rd9114, %rd9046;
	or.b64  	%rd9116, %rd9115, %rd9113;
	add.s64 	%rd9117, %rd9116, %rd9112;
	add.s64 	%rd9118, %rd9117, %rd9106;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9107, 50;
	shr.b64 	%rhs, %rd9107, 14;
	add.u64 	%rd9119, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9107, 46;
	shr.b64 	%rhs, %rd9107, 18;
	add.u64 	%rd9120, %lhs, %rhs;
	}
	xor.b64  	%rd9121, %rd9119, %rd9120;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9107, 23;
	shr.b64 	%rhs, %rd9107, 41;
	add.u64 	%rd9122, %lhs, %rhs;
	}
	xor.b64  	%rd9123, %rd9121, %rd9122;
	xor.b64  	%rd9124, %rd9083, %rd9059;
	and.b64  	%rd9125, %rd9107, %rd9124;
	xor.b64  	%rd9126, %rd9125, %rd9059;
	add.s64 	%rd9127, %rd8868, %rd9035;
	add.s64 	%rd9128, %rd9127, %rd9126;
	add.s64 	%rd9129, %rd9128, %rd9123;
	add.s64 	%rd9130, %rd9129, 5365058923640841347;
	add.s64 	%rd9131, %rd9130, %rd9046;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9118, 36;
	shr.b64 	%rhs, %rd9118, 28;
	add.u64 	%rd9132, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9118, 30;
	shr.b64 	%rhs, %rd9118, 34;
	add.u64 	%rd9133, %lhs, %rhs;
	}
	xor.b64  	%rd9134, %rd9132, %rd9133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9118, 25;
	shr.b64 	%rhs, %rd9118, 39;
	add.u64 	%rd9135, %lhs, %rhs;
	}
	xor.b64  	%rd9136, %rd9134, %rd9135;
	and.b64  	%rd9137, %rd9118, %rd9094;
	xor.b64  	%rd9138, %rd9118, %rd9094;
	and.b64  	%rd9139, %rd9138, %rd9070;
	or.b64  	%rd9140, %rd9139, %rd9137;
	add.s64 	%rd9141, %rd9140, %rd9136;
	add.s64 	%rd9142, %rd9141, %rd9130;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9131, 50;
	shr.b64 	%rhs, %rd9131, 14;
	add.u64 	%rd9143, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9131, 46;
	shr.b64 	%rhs, %rd9131, 18;
	add.u64 	%rd9144, %lhs, %rhs;
	}
	xor.b64  	%rd9145, %rd9143, %rd9144;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9131, 23;
	shr.b64 	%rhs, %rd9131, 41;
	add.u64 	%rd9146, %lhs, %rhs;
	}
	xor.b64  	%rd9147, %rd9145, %rd9146;
	xor.b64  	%rd9148, %rd9107, %rd9083;
	and.b64  	%rd9149, %rd9131, %rd9148;
	xor.b64  	%rd9150, %rd9149, %rd9083;
	add.s64 	%rd9151, %rd8881, %rd9059;
	add.s64 	%rd9152, %rd9151, %rd9150;
	add.s64 	%rd9153, %rd9152, %rd9147;
	add.s64 	%rd9154, %rd9153, 6679025012923562964;
	add.s64 	%rd9155, %rd9154, %rd9070;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9142, 36;
	shr.b64 	%rhs, %rd9142, 28;
	add.u64 	%rd9156, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9142, 30;
	shr.b64 	%rhs, %rd9142, 34;
	add.u64 	%rd9157, %lhs, %rhs;
	}
	xor.b64  	%rd9158, %rd9156, %rd9157;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9142, 25;
	shr.b64 	%rhs, %rd9142, 39;
	add.u64 	%rd9159, %lhs, %rhs;
	}
	xor.b64  	%rd9160, %rd9158, %rd9159;
	and.b64  	%rd9161, %rd9142, %rd9118;
	xor.b64  	%rd9162, %rd9142, %rd9118;
	and.b64  	%rd9163, %rd9162, %rd9094;
	or.b64  	%rd9164, %rd9163, %rd9161;
	add.s64 	%rd9165, %rd9164, %rd9160;
	add.s64 	%rd9166, %rd9165, %rd9154;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9155, 50;
	shr.b64 	%rhs, %rd9155, 14;
	add.u64 	%rd9167, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9155, 46;
	shr.b64 	%rhs, %rd9155, 18;
	add.u64 	%rd9168, %lhs, %rhs;
	}
	xor.b64  	%rd9169, %rd9167, %rd9168;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9155, 23;
	shr.b64 	%rhs, %rd9155, 41;
	add.u64 	%rd9170, %lhs, %rhs;
	}
	xor.b64  	%rd9171, %rd9169, %rd9170;
	xor.b64  	%rd9172, %rd9131, %rd9107;
	and.b64  	%rd9173, %rd9155, %rd9172;
	xor.b64  	%rd9174, %rd9173, %rd9107;
	add.s64 	%rd9175, %rd8894, %rd9083;
	add.s64 	%rd9176, %rd9175, %rd9174;
	add.s64 	%rd9177, %rd9176, %rd9171;
	add.s64 	%rd9178, %rd9177, 8573033837759648693;
	add.s64 	%rd9179, %rd9178, %rd9094;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9166, 36;
	shr.b64 	%rhs, %rd9166, 28;
	add.u64 	%rd9180, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9166, 30;
	shr.b64 	%rhs, %rd9166, 34;
	add.u64 	%rd9181, %lhs, %rhs;
	}
	xor.b64  	%rd9182, %rd9180, %rd9181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9166, 25;
	shr.b64 	%rhs, %rd9166, 39;
	add.u64 	%rd9183, %lhs, %rhs;
	}
	xor.b64  	%rd9184, %rd9182, %rd9183;
	and.b64  	%rd9185, %rd9166, %rd9142;
	xor.b64  	%rd9186, %rd9166, %rd9142;
	and.b64  	%rd9187, %rd9186, %rd9118;
	or.b64  	%rd9188, %rd9187, %rd9185;
	add.s64 	%rd9189, %rd9188, %rd9184;
	add.s64 	%rd9190, %rd9189, %rd9178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9179, 50;
	shr.b64 	%rhs, %rd9179, 14;
	add.u64 	%rd9191, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9179, 46;
	shr.b64 	%rhs, %rd9179, 18;
	add.u64 	%rd9192, %lhs, %rhs;
	}
	xor.b64  	%rd9193, %rd9191, %rd9192;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9179, 23;
	shr.b64 	%rhs, %rd9179, 41;
	add.u64 	%rd9194, %lhs, %rhs;
	}
	xor.b64  	%rd9195, %rd9193, %rd9194;
	xor.b64  	%rd9196, %rd9155, %rd9131;
	and.b64  	%rd9197, %rd9179, %rd9196;
	xor.b64  	%rd9198, %rd9197, %rd9131;
	add.s64 	%rd9199, %rd8907, %rd9107;
	add.s64 	%rd9200, %rd9199, %rd9198;
	add.s64 	%rd9201, %rd9200, %rd9195;
	add.s64 	%rd9202, %rd9201, -7476448914759557205;
	add.s64 	%rd9203, %rd9202, %rd9118;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9190, 36;
	shr.b64 	%rhs, %rd9190, 28;
	add.u64 	%rd9204, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9190, 30;
	shr.b64 	%rhs, %rd9190, 34;
	add.u64 	%rd9205, %lhs, %rhs;
	}
	xor.b64  	%rd9206, %rd9204, %rd9205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9190, 25;
	shr.b64 	%rhs, %rd9190, 39;
	add.u64 	%rd9207, %lhs, %rhs;
	}
	xor.b64  	%rd9208, %rd9206, %rd9207;
	and.b64  	%rd9209, %rd9190, %rd9166;
	xor.b64  	%rd9210, %rd9190, %rd9166;
	and.b64  	%rd9211, %rd9210, %rd9142;
	or.b64  	%rd9212, %rd9211, %rd9209;
	add.s64 	%rd9213, %rd9212, %rd9208;
	add.s64 	%rd9214, %rd9213, %rd9202;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9203, 50;
	shr.b64 	%rhs, %rd9203, 14;
	add.u64 	%rd9215, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9203, 46;
	shr.b64 	%rhs, %rd9203, 18;
	add.u64 	%rd9216, %lhs, %rhs;
	}
	xor.b64  	%rd9217, %rd9215, %rd9216;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9203, 23;
	shr.b64 	%rhs, %rd9203, 41;
	add.u64 	%rd9218, %lhs, %rhs;
	}
	xor.b64  	%rd9219, %rd9217, %rd9218;
	xor.b64  	%rd9220, %rd9179, %rd9155;
	and.b64  	%rd9221, %rd9203, %rd9220;
	xor.b64  	%rd9222, %rd9221, %rd9155;
	add.s64 	%rd9223, %rd8920, %rd9131;
	add.s64 	%rd9224, %rd9223, %rd9222;
	add.s64 	%rd9225, %rd9224, %rd9219;
	add.s64 	%rd9226, %rd9225, -6327057829258317296;
	add.s64 	%rd9227, %rd9226, %rd9142;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9214, 36;
	shr.b64 	%rhs, %rd9214, 28;
	add.u64 	%rd9228, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9214, 30;
	shr.b64 	%rhs, %rd9214, 34;
	add.u64 	%rd9229, %lhs, %rhs;
	}
	xor.b64  	%rd9230, %rd9228, %rd9229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9214, 25;
	shr.b64 	%rhs, %rd9214, 39;
	add.u64 	%rd9231, %lhs, %rhs;
	}
	xor.b64  	%rd9232, %rd9230, %rd9231;
	and.b64  	%rd9233, %rd9214, %rd9190;
	xor.b64  	%rd9234, %rd9214, %rd9190;
	and.b64  	%rd9235, %rd9234, %rd9166;
	or.b64  	%rd9236, %rd9235, %rd9233;
	add.s64 	%rd9237, %rd9236, %rd9232;
	add.s64 	%rd9238, %rd9237, %rd9226;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9227, 50;
	shr.b64 	%rhs, %rd9227, 14;
	add.u64 	%rd9239, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9227, 46;
	shr.b64 	%rhs, %rd9227, 18;
	add.u64 	%rd9240, %lhs, %rhs;
	}
	xor.b64  	%rd9241, %rd9239, %rd9240;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9227, 23;
	shr.b64 	%rhs, %rd9227, 41;
	add.u64 	%rd9242, %lhs, %rhs;
	}
	xor.b64  	%rd9243, %rd9241, %rd9242;
	xor.b64  	%rd9244, %rd9203, %rd9179;
	and.b64  	%rd9245, %rd9227, %rd9244;
	xor.b64  	%rd9246, %rd9245, %rd9179;
	add.s64 	%rd9247, %rd8933, %rd9155;
	add.s64 	%rd9248, %rd9247, %rd9246;
	add.s64 	%rd9249, %rd9248, %rd9243;
	add.s64 	%rd9250, %rd9249, -5763719355590565569;
	add.s64 	%rd9251, %rd9250, %rd9166;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9238, 36;
	shr.b64 	%rhs, %rd9238, 28;
	add.u64 	%rd9252, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9238, 30;
	shr.b64 	%rhs, %rd9238, 34;
	add.u64 	%rd9253, %lhs, %rhs;
	}
	xor.b64  	%rd9254, %rd9252, %rd9253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9238, 25;
	shr.b64 	%rhs, %rd9238, 39;
	add.u64 	%rd9255, %lhs, %rhs;
	}
	xor.b64  	%rd9256, %rd9254, %rd9255;
	and.b64  	%rd9257, %rd9238, %rd9214;
	xor.b64  	%rd9258, %rd9238, %rd9214;
	and.b64  	%rd9259, %rd9258, %rd9190;
	or.b64  	%rd9260, %rd9259, %rd9257;
	add.s64 	%rd9261, %rd9260, %rd9256;
	add.s64 	%rd9262, %rd9261, %rd9250;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9251, 50;
	shr.b64 	%rhs, %rd9251, 14;
	add.u64 	%rd9263, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9251, 46;
	shr.b64 	%rhs, %rd9251, 18;
	add.u64 	%rd9264, %lhs, %rhs;
	}
	xor.b64  	%rd9265, %rd9263, %rd9264;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9251, 23;
	shr.b64 	%rhs, %rd9251, 41;
	add.u64 	%rd9266, %lhs, %rhs;
	}
	xor.b64  	%rd9267, %rd9265, %rd9266;
	xor.b64  	%rd9268, %rd9227, %rd9203;
	and.b64  	%rd9269, %rd9251, %rd9268;
	xor.b64  	%rd9270, %rd9269, %rd9203;
	add.s64 	%rd9271, %rd8946, %rd9179;
	add.s64 	%rd9272, %rd9271, %rd9270;
	add.s64 	%rd9273, %rd9272, %rd9267;
	add.s64 	%rd9274, %rd9273, -4658551843659510044;
	add.s64 	%rd9275, %rd9274, %rd9190;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9262, 36;
	shr.b64 	%rhs, %rd9262, 28;
	add.u64 	%rd9276, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9262, 30;
	shr.b64 	%rhs, %rd9262, 34;
	add.u64 	%rd9277, %lhs, %rhs;
	}
	xor.b64  	%rd9278, %rd9276, %rd9277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9262, 25;
	shr.b64 	%rhs, %rd9262, 39;
	add.u64 	%rd9279, %lhs, %rhs;
	}
	xor.b64  	%rd9280, %rd9278, %rd9279;
	and.b64  	%rd9281, %rd9262, %rd9238;
	xor.b64  	%rd9282, %rd9262, %rd9238;
	and.b64  	%rd9283, %rd9282, %rd9214;
	or.b64  	%rd9284, %rd9283, %rd9281;
	add.s64 	%rd9285, %rd9284, %rd9280;
	add.s64 	%rd9286, %rd9285, %rd9274;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9275, 50;
	shr.b64 	%rhs, %rd9275, 14;
	add.u64 	%rd9287, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9275, 46;
	shr.b64 	%rhs, %rd9275, 18;
	add.u64 	%rd9288, %lhs, %rhs;
	}
	xor.b64  	%rd9289, %rd9287, %rd9288;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9275, 23;
	shr.b64 	%rhs, %rd9275, 41;
	add.u64 	%rd9290, %lhs, %rhs;
	}
	xor.b64  	%rd9291, %rd9289, %rd9290;
	xor.b64  	%rd9292, %rd9251, %rd9227;
	and.b64  	%rd9293, %rd9275, %rd9292;
	xor.b64  	%rd9294, %rd9293, %rd9227;
	add.s64 	%rd9295, %rd8959, %rd9203;
	add.s64 	%rd9296, %rd9295, %rd9294;
	add.s64 	%rd9297, %rd9296, %rd9291;
	add.s64 	%rd9298, %rd9297, -4116276920077217854;
	add.s64 	%rd9299, %rd9298, %rd9214;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9286, 36;
	shr.b64 	%rhs, %rd9286, 28;
	add.u64 	%rd9300, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9286, 30;
	shr.b64 	%rhs, %rd9286, 34;
	add.u64 	%rd9301, %lhs, %rhs;
	}
	xor.b64  	%rd9302, %rd9300, %rd9301;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9286, 25;
	shr.b64 	%rhs, %rd9286, 39;
	add.u64 	%rd9303, %lhs, %rhs;
	}
	xor.b64  	%rd9304, %rd9302, %rd9303;
	and.b64  	%rd9305, %rd9286, %rd9262;
	xor.b64  	%rd9306, %rd9286, %rd9262;
	and.b64  	%rd9307, %rd9306, %rd9238;
	or.b64  	%rd9308, %rd9307, %rd9305;
	add.s64 	%rd9309, %rd9308, %rd9304;
	add.s64 	%rd9310, %rd9309, %rd9298;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9299, 50;
	shr.b64 	%rhs, %rd9299, 14;
	add.u64 	%rd9311, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9299, 46;
	shr.b64 	%rhs, %rd9299, 18;
	add.u64 	%rd9312, %lhs, %rhs;
	}
	xor.b64  	%rd9313, %rd9311, %rd9312;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9299, 23;
	shr.b64 	%rhs, %rd9299, 41;
	add.u64 	%rd9314, %lhs, %rhs;
	}
	xor.b64  	%rd9315, %rd9313, %rd9314;
	xor.b64  	%rd9316, %rd9275, %rd9251;
	and.b64  	%rd9317, %rd9299, %rd9316;
	xor.b64  	%rd9318, %rd9317, %rd9251;
	add.s64 	%rd9319, %rd8972, %rd9227;
	add.s64 	%rd9320, %rd9319, %rd9318;
	add.s64 	%rd9321, %rd9320, %rd9315;
	add.s64 	%rd9322, %rd9321, -3051310485924567259;
	add.s64 	%rd9323, %rd9322, %rd9238;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9310, 36;
	shr.b64 	%rhs, %rd9310, 28;
	add.u64 	%rd9324, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9310, 30;
	shr.b64 	%rhs, %rd9310, 34;
	add.u64 	%rd9325, %lhs, %rhs;
	}
	xor.b64  	%rd9326, %rd9324, %rd9325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9310, 25;
	shr.b64 	%rhs, %rd9310, 39;
	add.u64 	%rd9327, %lhs, %rhs;
	}
	xor.b64  	%rd9328, %rd9326, %rd9327;
	and.b64  	%rd9329, %rd9310, %rd9286;
	xor.b64  	%rd9330, %rd9310, %rd9286;
	and.b64  	%rd9331, %rd9330, %rd9262;
	or.b64  	%rd9332, %rd9331, %rd9329;
	add.s64 	%rd9333, %rd9332, %rd9328;
	add.s64 	%rd9334, %rd9333, %rd9322;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9323, 50;
	shr.b64 	%rhs, %rd9323, 14;
	add.u64 	%rd9335, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9323, 46;
	shr.b64 	%rhs, %rd9323, 18;
	add.u64 	%rd9336, %lhs, %rhs;
	}
	xor.b64  	%rd9337, %rd9335, %rd9336;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9323, 23;
	shr.b64 	%rhs, %rd9323, 41;
	add.u64 	%rd9338, %lhs, %rhs;
	}
	xor.b64  	%rd9339, %rd9337, %rd9338;
	xor.b64  	%rd9340, %rd9299, %rd9275;
	and.b64  	%rd9341, %rd9323, %rd9340;
	xor.b64  	%rd9342, %rd9341, %rd9275;
	add.s64 	%rd9343, %rd8985, %rd9251;
	add.s64 	%rd9344, %rd9343, %rd9342;
	add.s64 	%rd9345, %rd9344, %rd9339;
	add.s64 	%rd9346, %rd9345, 489312712824947311;
	add.s64 	%rd9347, %rd9346, %rd9262;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9334, 36;
	shr.b64 	%rhs, %rd9334, 28;
	add.u64 	%rd9348, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9334, 30;
	shr.b64 	%rhs, %rd9334, 34;
	add.u64 	%rd9349, %lhs, %rhs;
	}
	xor.b64  	%rd9350, %rd9348, %rd9349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9334, 25;
	shr.b64 	%rhs, %rd9334, 39;
	add.u64 	%rd9351, %lhs, %rhs;
	}
	xor.b64  	%rd9352, %rd9350, %rd9351;
	and.b64  	%rd9353, %rd9334, %rd9310;
	xor.b64  	%rd9354, %rd9334, %rd9310;
	and.b64  	%rd9355, %rd9354, %rd9286;
	or.b64  	%rd9356, %rd9355, %rd9353;
	add.s64 	%rd9357, %rd9356, %rd9352;
	add.s64 	%rd9358, %rd9357, %rd9346;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9347, 50;
	shr.b64 	%rhs, %rd9347, 14;
	add.u64 	%rd9359, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9347, 46;
	shr.b64 	%rhs, %rd9347, 18;
	add.u64 	%rd9360, %lhs, %rhs;
	}
	xor.b64  	%rd9361, %rd9359, %rd9360;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9347, 23;
	shr.b64 	%rhs, %rd9347, 41;
	add.u64 	%rd9362, %lhs, %rhs;
	}
	xor.b64  	%rd9363, %rd9361, %rd9362;
	xor.b64  	%rd9364, %rd9323, %rd9299;
	and.b64  	%rd9365, %rd9347, %rd9364;
	xor.b64  	%rd9366, %rd9365, %rd9299;
	add.s64 	%rd9367, %rd8998, %rd9275;
	add.s64 	%rd9368, %rd9367, %rd9366;
	add.s64 	%rd9369, %rd9368, %rd9363;
	add.s64 	%rd9370, %rd9369, 1452737877330783856;
	add.s64 	%rd9371, %rd9370, %rd9286;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9358, 36;
	shr.b64 	%rhs, %rd9358, 28;
	add.u64 	%rd9372, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9358, 30;
	shr.b64 	%rhs, %rd9358, 34;
	add.u64 	%rd9373, %lhs, %rhs;
	}
	xor.b64  	%rd9374, %rd9372, %rd9373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9358, 25;
	shr.b64 	%rhs, %rd9358, 39;
	add.u64 	%rd9375, %lhs, %rhs;
	}
	xor.b64  	%rd9376, %rd9374, %rd9375;
	and.b64  	%rd9377, %rd9358, %rd9334;
	xor.b64  	%rd9378, %rd9358, %rd9334;
	and.b64  	%rd9379, %rd9378, %rd9310;
	or.b64  	%rd9380, %rd9379, %rd9377;
	add.s64 	%rd9381, %rd9380, %rd9376;
	add.s64 	%rd9382, %rd9381, %rd9370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8985, 45;
	shr.b64 	%rhs, %rd8985, 19;
	add.u64 	%rd9383, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8985, 3;
	shr.b64 	%rhs, %rd8985, 61;
	add.u64 	%rd9384, %lhs, %rhs;
	}
	xor.b64  	%rd9385, %rd9383, %rd9384;
	shr.u64 	%rd9386, %rd8985, 6;
	xor.b64  	%rd9387, %rd9385, %rd9386;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8816, 63;
	shr.b64 	%rhs, %rd8816, 1;
	add.u64 	%rd9388, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8816, 56;
	shr.b64 	%rhs, %rd8816, 8;
	add.u64 	%rd9389, %lhs, %rhs;
	}
	xor.b64  	%rd9390, %rd9388, %rd9389;
	shr.u64 	%rd9391, %rd8816, 7;
	xor.b64  	%rd9392, %rd9390, %rd9391;
	add.s64 	%rd9393, %rd9392, %rd8803;
	add.s64 	%rd9394, %rd9393, %rd8920;
	add.s64 	%rd9395, %rd9394, %rd9387;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8998, 45;
	shr.b64 	%rhs, %rd8998, 19;
	add.u64 	%rd9396, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8998, 3;
	shr.b64 	%rhs, %rd8998, 61;
	add.u64 	%rd9397, %lhs, %rhs;
	}
	xor.b64  	%rd9398, %rd9396, %rd9397;
	shr.u64 	%rd9399, %rd8998, 6;
	xor.b64  	%rd9400, %rd9398, %rd9399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8829, 63;
	shr.b64 	%rhs, %rd8829, 1;
	add.u64 	%rd9401, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8829, 56;
	shr.b64 	%rhs, %rd8829, 8;
	add.u64 	%rd9402, %lhs, %rhs;
	}
	xor.b64  	%rd9403, %rd9401, %rd9402;
	shr.u64 	%rd9404, %rd8829, 7;
	xor.b64  	%rd9405, %rd9403, %rd9404;
	add.s64 	%rd9406, %rd9405, %rd8816;
	add.s64 	%rd9407, %rd9406, %rd8933;
	add.s64 	%rd9408, %rd9407, %rd9400;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9395, 45;
	shr.b64 	%rhs, %rd9395, 19;
	add.u64 	%rd9409, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9395, 3;
	shr.b64 	%rhs, %rd9395, 61;
	add.u64 	%rd9410, %lhs, %rhs;
	}
	xor.b64  	%rd9411, %rd9409, %rd9410;
	shr.u64 	%rd9412, %rd9395, 6;
	xor.b64  	%rd9413, %rd9411, %rd9412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8842, 63;
	shr.b64 	%rhs, %rd8842, 1;
	add.u64 	%rd9414, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8842, 56;
	shr.b64 	%rhs, %rd8842, 8;
	add.u64 	%rd9415, %lhs, %rhs;
	}
	xor.b64  	%rd9416, %rd9414, %rd9415;
	shr.u64 	%rd9417, %rd8842, 7;
	xor.b64  	%rd9418, %rd9416, %rd9417;
	add.s64 	%rd9419, %rd9418, %rd8829;
	add.s64 	%rd9420, %rd9419, %rd8946;
	add.s64 	%rd9421, %rd9420, %rd9413;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9408, 45;
	shr.b64 	%rhs, %rd9408, 19;
	add.u64 	%rd9422, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9408, 3;
	shr.b64 	%rhs, %rd9408, 61;
	add.u64 	%rd9423, %lhs, %rhs;
	}
	xor.b64  	%rd9424, %rd9422, %rd9423;
	shr.u64 	%rd9425, %rd9408, 6;
	xor.b64  	%rd9426, %rd9424, %rd9425;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8855, 63;
	shr.b64 	%rhs, %rd8855, 1;
	add.u64 	%rd9427, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8855, 56;
	shr.b64 	%rhs, %rd8855, 8;
	add.u64 	%rd9428, %lhs, %rhs;
	}
	xor.b64  	%rd9429, %rd9427, %rd9428;
	shr.u64 	%rd9430, %rd8855, 7;
	xor.b64  	%rd9431, %rd9429, %rd9430;
	add.s64 	%rd9432, %rd9431, %rd8842;
	add.s64 	%rd9433, %rd9432, %rd8959;
	add.s64 	%rd9434, %rd9433, %rd9426;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9421, 45;
	shr.b64 	%rhs, %rd9421, 19;
	add.u64 	%rd9435, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9421, 3;
	shr.b64 	%rhs, %rd9421, 61;
	add.u64 	%rd9436, %lhs, %rhs;
	}
	xor.b64  	%rd9437, %rd9435, %rd9436;
	shr.u64 	%rd9438, %rd9421, 6;
	xor.b64  	%rd9439, %rd9437, %rd9438;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8868, 63;
	shr.b64 	%rhs, %rd8868, 1;
	add.u64 	%rd9440, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8868, 56;
	shr.b64 	%rhs, %rd8868, 8;
	add.u64 	%rd9441, %lhs, %rhs;
	}
	xor.b64  	%rd9442, %rd9440, %rd9441;
	shr.u64 	%rd9443, %rd8868, 7;
	xor.b64  	%rd9444, %rd9442, %rd9443;
	add.s64 	%rd9445, %rd9444, %rd8855;
	add.s64 	%rd9446, %rd9445, %rd8972;
	add.s64 	%rd9447, %rd9446, %rd9439;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9434, 45;
	shr.b64 	%rhs, %rd9434, 19;
	add.u64 	%rd9448, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9434, 3;
	shr.b64 	%rhs, %rd9434, 61;
	add.u64 	%rd9449, %lhs, %rhs;
	}
	xor.b64  	%rd9450, %rd9448, %rd9449;
	shr.u64 	%rd9451, %rd9434, 6;
	xor.b64  	%rd9452, %rd9450, %rd9451;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8881, 63;
	shr.b64 	%rhs, %rd8881, 1;
	add.u64 	%rd9453, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8881, 56;
	shr.b64 	%rhs, %rd8881, 8;
	add.u64 	%rd9454, %lhs, %rhs;
	}
	xor.b64  	%rd9455, %rd9453, %rd9454;
	shr.u64 	%rd9456, %rd8881, 7;
	xor.b64  	%rd9457, %rd9455, %rd9456;
	add.s64 	%rd9458, %rd9457, %rd8868;
	add.s64 	%rd9459, %rd9458, %rd8985;
	add.s64 	%rd9460, %rd9459, %rd9452;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9447, 45;
	shr.b64 	%rhs, %rd9447, 19;
	add.u64 	%rd9461, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9447, 3;
	shr.b64 	%rhs, %rd9447, 61;
	add.u64 	%rd9462, %lhs, %rhs;
	}
	xor.b64  	%rd9463, %rd9461, %rd9462;
	shr.u64 	%rd9464, %rd9447, 6;
	xor.b64  	%rd9465, %rd9463, %rd9464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8894, 63;
	shr.b64 	%rhs, %rd8894, 1;
	add.u64 	%rd9466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8894, 56;
	shr.b64 	%rhs, %rd8894, 8;
	add.u64 	%rd9467, %lhs, %rhs;
	}
	xor.b64  	%rd9468, %rd9466, %rd9467;
	shr.u64 	%rd9469, %rd8894, 7;
	xor.b64  	%rd9470, %rd9468, %rd9469;
	add.s64 	%rd9471, %rd9470, %rd8881;
	add.s64 	%rd9472, %rd9471, %rd8998;
	add.s64 	%rd9473, %rd9472, %rd9465;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9460, 45;
	shr.b64 	%rhs, %rd9460, 19;
	add.u64 	%rd9474, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9460, 3;
	shr.b64 	%rhs, %rd9460, 61;
	add.u64 	%rd9475, %lhs, %rhs;
	}
	xor.b64  	%rd9476, %rd9474, %rd9475;
	shr.u64 	%rd9477, %rd9460, 6;
	xor.b64  	%rd9478, %rd9476, %rd9477;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8907, 63;
	shr.b64 	%rhs, %rd8907, 1;
	add.u64 	%rd9479, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8907, 56;
	shr.b64 	%rhs, %rd8907, 8;
	add.u64 	%rd9480, %lhs, %rhs;
	}
	xor.b64  	%rd9481, %rd9479, %rd9480;
	shr.u64 	%rd9482, %rd8907, 7;
	xor.b64  	%rd9483, %rd9481, %rd9482;
	add.s64 	%rd9484, %rd9483, %rd8894;
	add.s64 	%rd9485, %rd9484, %rd9395;
	add.s64 	%rd9486, %rd9485, %rd9478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9473, 45;
	shr.b64 	%rhs, %rd9473, 19;
	add.u64 	%rd9487, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9473, 3;
	shr.b64 	%rhs, %rd9473, 61;
	add.u64 	%rd9488, %lhs, %rhs;
	}
	xor.b64  	%rd9489, %rd9487, %rd9488;
	shr.u64 	%rd9490, %rd9473, 6;
	xor.b64  	%rd9491, %rd9489, %rd9490;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8920, 63;
	shr.b64 	%rhs, %rd8920, 1;
	add.u64 	%rd9492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8920, 56;
	shr.b64 	%rhs, %rd8920, 8;
	add.u64 	%rd9493, %lhs, %rhs;
	}
	xor.b64  	%rd9494, %rd9492, %rd9493;
	shr.u64 	%rd9495, %rd8920, 7;
	xor.b64  	%rd9496, %rd9494, %rd9495;
	add.s64 	%rd9497, %rd9496, %rd8907;
	add.s64 	%rd9498, %rd9497, %rd9408;
	add.s64 	%rd9499, %rd9498, %rd9491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9486, 45;
	shr.b64 	%rhs, %rd9486, 19;
	add.u64 	%rd9500, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9486, 3;
	shr.b64 	%rhs, %rd9486, 61;
	add.u64 	%rd9501, %lhs, %rhs;
	}
	xor.b64  	%rd9502, %rd9500, %rd9501;
	shr.u64 	%rd9503, %rd9486, 6;
	xor.b64  	%rd9504, %rd9502, %rd9503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8933, 63;
	shr.b64 	%rhs, %rd8933, 1;
	add.u64 	%rd9505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8933, 56;
	shr.b64 	%rhs, %rd8933, 8;
	add.u64 	%rd9506, %lhs, %rhs;
	}
	xor.b64  	%rd9507, %rd9505, %rd9506;
	shr.u64 	%rd9508, %rd8933, 7;
	xor.b64  	%rd9509, %rd9507, %rd9508;
	add.s64 	%rd9510, %rd9509, %rd8920;
	add.s64 	%rd9511, %rd9510, %rd9421;
	add.s64 	%rd9512, %rd9511, %rd9504;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9499, 45;
	shr.b64 	%rhs, %rd9499, 19;
	add.u64 	%rd9513, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9499, 3;
	shr.b64 	%rhs, %rd9499, 61;
	add.u64 	%rd9514, %lhs, %rhs;
	}
	xor.b64  	%rd9515, %rd9513, %rd9514;
	shr.u64 	%rd9516, %rd9499, 6;
	xor.b64  	%rd9517, %rd9515, %rd9516;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8946, 63;
	shr.b64 	%rhs, %rd8946, 1;
	add.u64 	%rd9518, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8946, 56;
	shr.b64 	%rhs, %rd8946, 8;
	add.u64 	%rd9519, %lhs, %rhs;
	}
	xor.b64  	%rd9520, %rd9518, %rd9519;
	shr.u64 	%rd9521, %rd8946, 7;
	xor.b64  	%rd9522, %rd9520, %rd9521;
	add.s64 	%rd9523, %rd9522, %rd8933;
	add.s64 	%rd9524, %rd9523, %rd9434;
	add.s64 	%rd9525, %rd9524, %rd9517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9512, 45;
	shr.b64 	%rhs, %rd9512, 19;
	add.u64 	%rd9526, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9512, 3;
	shr.b64 	%rhs, %rd9512, 61;
	add.u64 	%rd9527, %lhs, %rhs;
	}
	xor.b64  	%rd9528, %rd9526, %rd9527;
	shr.u64 	%rd9529, %rd9512, 6;
	xor.b64  	%rd9530, %rd9528, %rd9529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8959, 63;
	shr.b64 	%rhs, %rd8959, 1;
	add.u64 	%rd9531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8959, 56;
	shr.b64 	%rhs, %rd8959, 8;
	add.u64 	%rd9532, %lhs, %rhs;
	}
	xor.b64  	%rd9533, %rd9531, %rd9532;
	shr.u64 	%rd9534, %rd8959, 7;
	xor.b64  	%rd9535, %rd9533, %rd9534;
	add.s64 	%rd9536, %rd9535, %rd8946;
	add.s64 	%rd9537, %rd9536, %rd9447;
	add.s64 	%rd9538, %rd9537, %rd9530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9525, 45;
	shr.b64 	%rhs, %rd9525, 19;
	add.u64 	%rd9539, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9525, 3;
	shr.b64 	%rhs, %rd9525, 61;
	add.u64 	%rd9540, %lhs, %rhs;
	}
	xor.b64  	%rd9541, %rd9539, %rd9540;
	shr.u64 	%rd9542, %rd9525, 6;
	xor.b64  	%rd9543, %rd9541, %rd9542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8972, 63;
	shr.b64 	%rhs, %rd8972, 1;
	add.u64 	%rd9544, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8972, 56;
	shr.b64 	%rhs, %rd8972, 8;
	add.u64 	%rd9545, %lhs, %rhs;
	}
	xor.b64  	%rd9546, %rd9544, %rd9545;
	shr.u64 	%rd9547, %rd8972, 7;
	xor.b64  	%rd9548, %rd9546, %rd9547;
	add.s64 	%rd9549, %rd9548, %rd8959;
	add.s64 	%rd9550, %rd9549, %rd9460;
	add.s64 	%rd9551, %rd9550, %rd9543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9538, 45;
	shr.b64 	%rhs, %rd9538, 19;
	add.u64 	%rd9552, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9538, 3;
	shr.b64 	%rhs, %rd9538, 61;
	add.u64 	%rd9553, %lhs, %rhs;
	}
	xor.b64  	%rd9554, %rd9552, %rd9553;
	shr.u64 	%rd9555, %rd9538, 6;
	xor.b64  	%rd9556, %rd9554, %rd9555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8985, 63;
	shr.b64 	%rhs, %rd8985, 1;
	add.u64 	%rd9557, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8985, 56;
	shr.b64 	%rhs, %rd8985, 8;
	add.u64 	%rd9558, %lhs, %rhs;
	}
	xor.b64  	%rd9559, %rd9557, %rd9558;
	shr.u64 	%rd9560, %rd8985, 7;
	xor.b64  	%rd9561, %rd9559, %rd9560;
	add.s64 	%rd9562, %rd9561, %rd8972;
	add.s64 	%rd9563, %rd9562, %rd9473;
	add.s64 	%rd9564, %rd9563, %rd9556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9551, 45;
	shr.b64 	%rhs, %rd9551, 19;
	add.u64 	%rd9565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9551, 3;
	shr.b64 	%rhs, %rd9551, 61;
	add.u64 	%rd9566, %lhs, %rhs;
	}
	xor.b64  	%rd9567, %rd9565, %rd9566;
	shr.u64 	%rd9568, %rd9551, 6;
	xor.b64  	%rd9569, %rd9567, %rd9568;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8998, 63;
	shr.b64 	%rhs, %rd8998, 1;
	add.u64 	%rd9570, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8998, 56;
	shr.b64 	%rhs, %rd8998, 8;
	add.u64 	%rd9571, %lhs, %rhs;
	}
	xor.b64  	%rd9572, %rd9570, %rd9571;
	shr.u64 	%rd9573, %rd8998, 7;
	xor.b64  	%rd9574, %rd9572, %rd9573;
	add.s64 	%rd9575, %rd9574, %rd8985;
	add.s64 	%rd9576, %rd9575, %rd9486;
	add.s64 	%rd9577, %rd9576, %rd9569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9564, 45;
	shr.b64 	%rhs, %rd9564, 19;
	add.u64 	%rd9578, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9564, 3;
	shr.b64 	%rhs, %rd9564, 61;
	add.u64 	%rd9579, %lhs, %rhs;
	}
	xor.b64  	%rd9580, %rd9578, %rd9579;
	shr.u64 	%rd9581, %rd9564, 6;
	xor.b64  	%rd9582, %rd9580, %rd9581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9395, 63;
	shr.b64 	%rhs, %rd9395, 1;
	add.u64 	%rd9583, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9395, 56;
	shr.b64 	%rhs, %rd9395, 8;
	add.u64 	%rd9584, %lhs, %rhs;
	}
	xor.b64  	%rd9585, %rd9583, %rd9584;
	shr.u64 	%rd9586, %rd9395, 7;
	xor.b64  	%rd9587, %rd9585, %rd9586;
	add.s64 	%rd9588, %rd9587, %rd8998;
	add.s64 	%rd9589, %rd9588, %rd9499;
	add.s64 	%rd9590, %rd9589, %rd9582;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9371, 50;
	shr.b64 	%rhs, %rd9371, 14;
	add.u64 	%rd9591, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9371, 46;
	shr.b64 	%rhs, %rd9371, 18;
	add.u64 	%rd9592, %lhs, %rhs;
	}
	xor.b64  	%rd9593, %rd9591, %rd9592;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9371, 23;
	shr.b64 	%rhs, %rd9371, 41;
	add.u64 	%rd9594, %lhs, %rhs;
	}
	xor.b64  	%rd9595, %rd9593, %rd9594;
	xor.b64  	%rd9596, %rd9347, %rd9323;
	and.b64  	%rd9597, %rd9371, %rd9596;
	xor.b64  	%rd9598, %rd9597, %rd9323;
	add.s64 	%rd9599, %rd9598, %rd9299;
	add.s64 	%rd9600, %rd9599, %rd9595;
	add.s64 	%rd9601, %rd9600, %rd9395;
	add.s64 	%rd9602, %rd9601, 2861767655752347644;
	add.s64 	%rd9603, %rd9602, %rd9310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9382, 36;
	shr.b64 	%rhs, %rd9382, 28;
	add.u64 	%rd9604, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9382, 30;
	shr.b64 	%rhs, %rd9382, 34;
	add.u64 	%rd9605, %lhs, %rhs;
	}
	xor.b64  	%rd9606, %rd9604, %rd9605;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9382, 25;
	shr.b64 	%rhs, %rd9382, 39;
	add.u64 	%rd9607, %lhs, %rhs;
	}
	xor.b64  	%rd9608, %rd9606, %rd9607;
	and.b64  	%rd9609, %rd9382, %rd9358;
	xor.b64  	%rd9610, %rd9382, %rd9358;
	and.b64  	%rd9611, %rd9610, %rd9334;
	or.b64  	%rd9612, %rd9611, %rd9609;
	add.s64 	%rd9613, %rd9612, %rd9608;
	add.s64 	%rd9614, %rd9613, %rd9602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9603, 50;
	shr.b64 	%rhs, %rd9603, 14;
	add.u64 	%rd9615, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9603, 46;
	shr.b64 	%rhs, %rd9603, 18;
	add.u64 	%rd9616, %lhs, %rhs;
	}
	xor.b64  	%rd9617, %rd9615, %rd9616;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9603, 23;
	shr.b64 	%rhs, %rd9603, 41;
	add.u64 	%rd9618, %lhs, %rhs;
	}
	xor.b64  	%rd9619, %rd9617, %rd9618;
	xor.b64  	%rd9620, %rd9371, %rd9347;
	and.b64  	%rd9621, %rd9603, %rd9620;
	xor.b64  	%rd9622, %rd9621, %rd9347;
	add.s64 	%rd9623, %rd9408, %rd9323;
	add.s64 	%rd9624, %rd9623, %rd9622;
	add.s64 	%rd9625, %rd9624, %rd9619;
	add.s64 	%rd9626, %rd9625, 3322285676063803686;
	add.s64 	%rd9627, %rd9626, %rd9334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9614, 36;
	shr.b64 	%rhs, %rd9614, 28;
	add.u64 	%rd9628, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9614, 30;
	shr.b64 	%rhs, %rd9614, 34;
	add.u64 	%rd9629, %lhs, %rhs;
	}
	xor.b64  	%rd9630, %rd9628, %rd9629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9614, 25;
	shr.b64 	%rhs, %rd9614, 39;
	add.u64 	%rd9631, %lhs, %rhs;
	}
	xor.b64  	%rd9632, %rd9630, %rd9631;
	and.b64  	%rd9633, %rd9614, %rd9382;
	xor.b64  	%rd9634, %rd9614, %rd9382;
	and.b64  	%rd9635, %rd9634, %rd9358;
	or.b64  	%rd9636, %rd9635, %rd9633;
	add.s64 	%rd9637, %rd9636, %rd9632;
	add.s64 	%rd9638, %rd9637, %rd9626;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9627, 50;
	shr.b64 	%rhs, %rd9627, 14;
	add.u64 	%rd9639, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9627, 46;
	shr.b64 	%rhs, %rd9627, 18;
	add.u64 	%rd9640, %lhs, %rhs;
	}
	xor.b64  	%rd9641, %rd9639, %rd9640;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9627, 23;
	shr.b64 	%rhs, %rd9627, 41;
	add.u64 	%rd9642, %lhs, %rhs;
	}
	xor.b64  	%rd9643, %rd9641, %rd9642;
	xor.b64  	%rd9644, %rd9603, %rd9371;
	and.b64  	%rd9645, %rd9627, %rd9644;
	xor.b64  	%rd9646, %rd9645, %rd9371;
	add.s64 	%rd9647, %rd9421, %rd9347;
	add.s64 	%rd9648, %rd9647, %rd9646;
	add.s64 	%rd9649, %rd9648, %rd9643;
	add.s64 	%rd9650, %rd9649, 5560940570517711597;
	add.s64 	%rd9651, %rd9650, %rd9358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9638, 36;
	shr.b64 	%rhs, %rd9638, 28;
	add.u64 	%rd9652, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9638, 30;
	shr.b64 	%rhs, %rd9638, 34;
	add.u64 	%rd9653, %lhs, %rhs;
	}
	xor.b64  	%rd9654, %rd9652, %rd9653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9638, 25;
	shr.b64 	%rhs, %rd9638, 39;
	add.u64 	%rd9655, %lhs, %rhs;
	}
	xor.b64  	%rd9656, %rd9654, %rd9655;
	and.b64  	%rd9657, %rd9638, %rd9614;
	xor.b64  	%rd9658, %rd9638, %rd9614;
	and.b64  	%rd9659, %rd9658, %rd9382;
	or.b64  	%rd9660, %rd9659, %rd9657;
	add.s64 	%rd9661, %rd9660, %rd9656;
	add.s64 	%rd9662, %rd9661, %rd9650;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9651, 50;
	shr.b64 	%rhs, %rd9651, 14;
	add.u64 	%rd9663, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9651, 46;
	shr.b64 	%rhs, %rd9651, 18;
	add.u64 	%rd9664, %lhs, %rhs;
	}
	xor.b64  	%rd9665, %rd9663, %rd9664;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9651, 23;
	shr.b64 	%rhs, %rd9651, 41;
	add.u64 	%rd9666, %lhs, %rhs;
	}
	xor.b64  	%rd9667, %rd9665, %rd9666;
	xor.b64  	%rd9668, %rd9627, %rd9603;
	and.b64  	%rd9669, %rd9651, %rd9668;
	xor.b64  	%rd9670, %rd9669, %rd9603;
	add.s64 	%rd9671, %rd9434, %rd9371;
	add.s64 	%rd9672, %rd9671, %rd9670;
	add.s64 	%rd9673, %rd9672, %rd9667;
	add.s64 	%rd9674, %rd9673, 5996557281743188959;
	add.s64 	%rd9675, %rd9674, %rd9382;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9662, 36;
	shr.b64 	%rhs, %rd9662, 28;
	add.u64 	%rd9676, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9662, 30;
	shr.b64 	%rhs, %rd9662, 34;
	add.u64 	%rd9677, %lhs, %rhs;
	}
	xor.b64  	%rd9678, %rd9676, %rd9677;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9662, 25;
	shr.b64 	%rhs, %rd9662, 39;
	add.u64 	%rd9679, %lhs, %rhs;
	}
	xor.b64  	%rd9680, %rd9678, %rd9679;
	and.b64  	%rd9681, %rd9662, %rd9638;
	xor.b64  	%rd9682, %rd9662, %rd9638;
	and.b64  	%rd9683, %rd9682, %rd9614;
	or.b64  	%rd9684, %rd9683, %rd9681;
	add.s64 	%rd9685, %rd9684, %rd9680;
	add.s64 	%rd9686, %rd9685, %rd9674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9675, 50;
	shr.b64 	%rhs, %rd9675, 14;
	add.u64 	%rd9687, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9675, 46;
	shr.b64 	%rhs, %rd9675, 18;
	add.u64 	%rd9688, %lhs, %rhs;
	}
	xor.b64  	%rd9689, %rd9687, %rd9688;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9675, 23;
	shr.b64 	%rhs, %rd9675, 41;
	add.u64 	%rd9690, %lhs, %rhs;
	}
	xor.b64  	%rd9691, %rd9689, %rd9690;
	xor.b64  	%rd9692, %rd9651, %rd9627;
	and.b64  	%rd9693, %rd9675, %rd9692;
	xor.b64  	%rd9694, %rd9693, %rd9627;
	add.s64 	%rd9695, %rd9447, %rd9603;
	add.s64 	%rd9696, %rd9695, %rd9694;
	add.s64 	%rd9697, %rd9696, %rd9691;
	add.s64 	%rd9698, %rd9697, 7280758554555802590;
	add.s64 	%rd9699, %rd9698, %rd9614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9686, 36;
	shr.b64 	%rhs, %rd9686, 28;
	add.u64 	%rd9700, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9686, 30;
	shr.b64 	%rhs, %rd9686, 34;
	add.u64 	%rd9701, %lhs, %rhs;
	}
	xor.b64  	%rd9702, %rd9700, %rd9701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9686, 25;
	shr.b64 	%rhs, %rd9686, 39;
	add.u64 	%rd9703, %lhs, %rhs;
	}
	xor.b64  	%rd9704, %rd9702, %rd9703;
	and.b64  	%rd9705, %rd9686, %rd9662;
	xor.b64  	%rd9706, %rd9686, %rd9662;
	and.b64  	%rd9707, %rd9706, %rd9638;
	or.b64  	%rd9708, %rd9707, %rd9705;
	add.s64 	%rd9709, %rd9708, %rd9704;
	add.s64 	%rd9710, %rd9709, %rd9698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9699, 50;
	shr.b64 	%rhs, %rd9699, 14;
	add.u64 	%rd9711, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9699, 46;
	shr.b64 	%rhs, %rd9699, 18;
	add.u64 	%rd9712, %lhs, %rhs;
	}
	xor.b64  	%rd9713, %rd9711, %rd9712;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9699, 23;
	shr.b64 	%rhs, %rd9699, 41;
	add.u64 	%rd9714, %lhs, %rhs;
	}
	xor.b64  	%rd9715, %rd9713, %rd9714;
	xor.b64  	%rd9716, %rd9675, %rd9651;
	and.b64  	%rd9717, %rd9699, %rd9716;
	xor.b64  	%rd9718, %rd9717, %rd9651;
	add.s64 	%rd9719, %rd9460, %rd9627;
	add.s64 	%rd9720, %rd9719, %rd9718;
	add.s64 	%rd9721, %rd9720, %rd9715;
	add.s64 	%rd9722, %rd9721, 8532644243296465576;
	add.s64 	%rd9723, %rd9722, %rd9638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9710, 36;
	shr.b64 	%rhs, %rd9710, 28;
	add.u64 	%rd9724, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9710, 30;
	shr.b64 	%rhs, %rd9710, 34;
	add.u64 	%rd9725, %lhs, %rhs;
	}
	xor.b64  	%rd9726, %rd9724, %rd9725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9710, 25;
	shr.b64 	%rhs, %rd9710, 39;
	add.u64 	%rd9727, %lhs, %rhs;
	}
	xor.b64  	%rd9728, %rd9726, %rd9727;
	and.b64  	%rd9729, %rd9710, %rd9686;
	xor.b64  	%rd9730, %rd9710, %rd9686;
	and.b64  	%rd9731, %rd9730, %rd9662;
	or.b64  	%rd9732, %rd9731, %rd9729;
	add.s64 	%rd9733, %rd9732, %rd9728;
	add.s64 	%rd9734, %rd9733, %rd9722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9723, 50;
	shr.b64 	%rhs, %rd9723, 14;
	add.u64 	%rd9735, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9723, 46;
	shr.b64 	%rhs, %rd9723, 18;
	add.u64 	%rd9736, %lhs, %rhs;
	}
	xor.b64  	%rd9737, %rd9735, %rd9736;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9723, 23;
	shr.b64 	%rhs, %rd9723, 41;
	add.u64 	%rd9738, %lhs, %rhs;
	}
	xor.b64  	%rd9739, %rd9737, %rd9738;
	xor.b64  	%rd9740, %rd9699, %rd9675;
	and.b64  	%rd9741, %rd9723, %rd9740;
	xor.b64  	%rd9742, %rd9741, %rd9675;
	add.s64 	%rd9743, %rd9473, %rd9651;
	add.s64 	%rd9744, %rd9743, %rd9742;
	add.s64 	%rd9745, %rd9744, %rd9739;
	add.s64 	%rd9746, %rd9745, -9096487096722542874;
	add.s64 	%rd9747, %rd9746, %rd9662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9734, 36;
	shr.b64 	%rhs, %rd9734, 28;
	add.u64 	%rd9748, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9734, 30;
	shr.b64 	%rhs, %rd9734, 34;
	add.u64 	%rd9749, %lhs, %rhs;
	}
	xor.b64  	%rd9750, %rd9748, %rd9749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9734, 25;
	shr.b64 	%rhs, %rd9734, 39;
	add.u64 	%rd9751, %lhs, %rhs;
	}
	xor.b64  	%rd9752, %rd9750, %rd9751;
	and.b64  	%rd9753, %rd9734, %rd9710;
	xor.b64  	%rd9754, %rd9734, %rd9710;
	and.b64  	%rd9755, %rd9754, %rd9686;
	or.b64  	%rd9756, %rd9755, %rd9753;
	add.s64 	%rd9757, %rd9756, %rd9752;
	add.s64 	%rd9758, %rd9757, %rd9746;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9747, 50;
	shr.b64 	%rhs, %rd9747, 14;
	add.u64 	%rd9759, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9747, 46;
	shr.b64 	%rhs, %rd9747, 18;
	add.u64 	%rd9760, %lhs, %rhs;
	}
	xor.b64  	%rd9761, %rd9759, %rd9760;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9747, 23;
	shr.b64 	%rhs, %rd9747, 41;
	add.u64 	%rd9762, %lhs, %rhs;
	}
	xor.b64  	%rd9763, %rd9761, %rd9762;
	xor.b64  	%rd9764, %rd9723, %rd9699;
	and.b64  	%rd9765, %rd9747, %rd9764;
	xor.b64  	%rd9766, %rd9765, %rd9699;
	add.s64 	%rd9767, %rd9486, %rd9675;
	add.s64 	%rd9768, %rd9767, %rd9766;
	add.s64 	%rd9769, %rd9768, %rd9763;
	add.s64 	%rd9770, %rd9769, -7894198246740708037;
	add.s64 	%rd9771, %rd9770, %rd9686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9758, 36;
	shr.b64 	%rhs, %rd9758, 28;
	add.u64 	%rd9772, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9758, 30;
	shr.b64 	%rhs, %rd9758, 34;
	add.u64 	%rd9773, %lhs, %rhs;
	}
	xor.b64  	%rd9774, %rd9772, %rd9773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9758, 25;
	shr.b64 	%rhs, %rd9758, 39;
	add.u64 	%rd9775, %lhs, %rhs;
	}
	xor.b64  	%rd9776, %rd9774, %rd9775;
	and.b64  	%rd9777, %rd9758, %rd9734;
	xor.b64  	%rd9778, %rd9758, %rd9734;
	and.b64  	%rd9779, %rd9778, %rd9710;
	or.b64  	%rd9780, %rd9779, %rd9777;
	add.s64 	%rd9781, %rd9780, %rd9776;
	add.s64 	%rd9782, %rd9781, %rd9770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9771, 50;
	shr.b64 	%rhs, %rd9771, 14;
	add.u64 	%rd9783, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9771, 46;
	shr.b64 	%rhs, %rd9771, 18;
	add.u64 	%rd9784, %lhs, %rhs;
	}
	xor.b64  	%rd9785, %rd9783, %rd9784;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9771, 23;
	shr.b64 	%rhs, %rd9771, 41;
	add.u64 	%rd9786, %lhs, %rhs;
	}
	xor.b64  	%rd9787, %rd9785, %rd9786;
	xor.b64  	%rd9788, %rd9747, %rd9723;
	and.b64  	%rd9789, %rd9771, %rd9788;
	xor.b64  	%rd9790, %rd9789, %rd9723;
	add.s64 	%rd9791, %rd9499, %rd9699;
	add.s64 	%rd9792, %rd9791, %rd9790;
	add.s64 	%rd9793, %rd9792, %rd9787;
	add.s64 	%rd9794, %rd9793, -6719396339535248540;
	add.s64 	%rd9795, %rd9794, %rd9710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9782, 36;
	shr.b64 	%rhs, %rd9782, 28;
	add.u64 	%rd9796, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9782, 30;
	shr.b64 	%rhs, %rd9782, 34;
	add.u64 	%rd9797, %lhs, %rhs;
	}
	xor.b64  	%rd9798, %rd9796, %rd9797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9782, 25;
	shr.b64 	%rhs, %rd9782, 39;
	add.u64 	%rd9799, %lhs, %rhs;
	}
	xor.b64  	%rd9800, %rd9798, %rd9799;
	and.b64  	%rd9801, %rd9782, %rd9758;
	xor.b64  	%rd9802, %rd9782, %rd9758;
	and.b64  	%rd9803, %rd9802, %rd9734;
	or.b64  	%rd9804, %rd9803, %rd9801;
	add.s64 	%rd9805, %rd9804, %rd9800;
	add.s64 	%rd9806, %rd9805, %rd9794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9795, 50;
	shr.b64 	%rhs, %rd9795, 14;
	add.u64 	%rd9807, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9795, 46;
	shr.b64 	%rhs, %rd9795, 18;
	add.u64 	%rd9808, %lhs, %rhs;
	}
	xor.b64  	%rd9809, %rd9807, %rd9808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9795, 23;
	shr.b64 	%rhs, %rd9795, 41;
	add.u64 	%rd9810, %lhs, %rhs;
	}
	xor.b64  	%rd9811, %rd9809, %rd9810;
	xor.b64  	%rd9812, %rd9771, %rd9747;
	and.b64  	%rd9813, %rd9795, %rd9812;
	xor.b64  	%rd9814, %rd9813, %rd9747;
	add.s64 	%rd9815, %rd9512, %rd9723;
	add.s64 	%rd9816, %rd9815, %rd9814;
	add.s64 	%rd9817, %rd9816, %rd9811;
	add.s64 	%rd9818, %rd9817, -6333637450476146687;
	add.s64 	%rd9819, %rd9818, %rd9734;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9806, 36;
	shr.b64 	%rhs, %rd9806, 28;
	add.u64 	%rd9820, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9806, 30;
	shr.b64 	%rhs, %rd9806, 34;
	add.u64 	%rd9821, %lhs, %rhs;
	}
	xor.b64  	%rd9822, %rd9820, %rd9821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9806, 25;
	shr.b64 	%rhs, %rd9806, 39;
	add.u64 	%rd9823, %lhs, %rhs;
	}
	xor.b64  	%rd9824, %rd9822, %rd9823;
	and.b64  	%rd9825, %rd9806, %rd9782;
	xor.b64  	%rd9826, %rd9806, %rd9782;
	and.b64  	%rd9827, %rd9826, %rd9758;
	or.b64  	%rd9828, %rd9827, %rd9825;
	add.s64 	%rd9829, %rd9828, %rd9824;
	add.s64 	%rd9830, %rd9829, %rd9818;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9819, 50;
	shr.b64 	%rhs, %rd9819, 14;
	add.u64 	%rd9831, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9819, 46;
	shr.b64 	%rhs, %rd9819, 18;
	add.u64 	%rd9832, %lhs, %rhs;
	}
	xor.b64  	%rd9833, %rd9831, %rd9832;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9819, 23;
	shr.b64 	%rhs, %rd9819, 41;
	add.u64 	%rd9834, %lhs, %rhs;
	}
	xor.b64  	%rd9835, %rd9833, %rd9834;
	xor.b64  	%rd9836, %rd9795, %rd9771;
	and.b64  	%rd9837, %rd9819, %rd9836;
	xor.b64  	%rd9838, %rd9837, %rd9771;
	add.s64 	%rd9839, %rd9525, %rd9747;
	add.s64 	%rd9840, %rd9839, %rd9838;
	add.s64 	%rd9841, %rd9840, %rd9835;
	add.s64 	%rd9842, %rd9841, -4446306890439682159;
	add.s64 	%rd9843, %rd9842, %rd9758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9830, 36;
	shr.b64 	%rhs, %rd9830, 28;
	add.u64 	%rd9844, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9830, 30;
	shr.b64 	%rhs, %rd9830, 34;
	add.u64 	%rd9845, %lhs, %rhs;
	}
	xor.b64  	%rd9846, %rd9844, %rd9845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9830, 25;
	shr.b64 	%rhs, %rd9830, 39;
	add.u64 	%rd9847, %lhs, %rhs;
	}
	xor.b64  	%rd9848, %rd9846, %rd9847;
	and.b64  	%rd9849, %rd9830, %rd9806;
	xor.b64  	%rd9850, %rd9830, %rd9806;
	and.b64  	%rd9851, %rd9850, %rd9782;
	or.b64  	%rd9852, %rd9851, %rd9849;
	add.s64 	%rd9853, %rd9852, %rd9848;
	add.s64 	%rd9854, %rd9853, %rd9842;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9843, 50;
	shr.b64 	%rhs, %rd9843, 14;
	add.u64 	%rd9855, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9843, 46;
	shr.b64 	%rhs, %rd9843, 18;
	add.u64 	%rd9856, %lhs, %rhs;
	}
	xor.b64  	%rd9857, %rd9855, %rd9856;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9843, 23;
	shr.b64 	%rhs, %rd9843, 41;
	add.u64 	%rd9858, %lhs, %rhs;
	}
	xor.b64  	%rd9859, %rd9857, %rd9858;
	xor.b64  	%rd9860, %rd9819, %rd9795;
	and.b64  	%rd9861, %rd9843, %rd9860;
	xor.b64  	%rd9862, %rd9861, %rd9795;
	add.s64 	%rd9863, %rd9538, %rd9771;
	add.s64 	%rd9864, %rd9863, %rd9862;
	add.s64 	%rd9865, %rd9864, %rd9859;
	add.s64 	%rd9866, %rd9865, -4076793802049405392;
	add.s64 	%rd9867, %rd9866, %rd9782;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9854, 36;
	shr.b64 	%rhs, %rd9854, 28;
	add.u64 	%rd9868, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9854, 30;
	shr.b64 	%rhs, %rd9854, 34;
	add.u64 	%rd9869, %lhs, %rhs;
	}
	xor.b64  	%rd9870, %rd9868, %rd9869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9854, 25;
	shr.b64 	%rhs, %rd9854, 39;
	add.u64 	%rd9871, %lhs, %rhs;
	}
	xor.b64  	%rd9872, %rd9870, %rd9871;
	and.b64  	%rd9873, %rd9854, %rd9830;
	xor.b64  	%rd9874, %rd9854, %rd9830;
	and.b64  	%rd9875, %rd9874, %rd9806;
	or.b64  	%rd9876, %rd9875, %rd9873;
	add.s64 	%rd9877, %rd9876, %rd9872;
	add.s64 	%rd9878, %rd9877, %rd9866;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9867, 50;
	shr.b64 	%rhs, %rd9867, 14;
	add.u64 	%rd9879, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9867, 46;
	shr.b64 	%rhs, %rd9867, 18;
	add.u64 	%rd9880, %lhs, %rhs;
	}
	xor.b64  	%rd9881, %rd9879, %rd9880;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9867, 23;
	shr.b64 	%rhs, %rd9867, 41;
	add.u64 	%rd9882, %lhs, %rhs;
	}
	xor.b64  	%rd9883, %rd9881, %rd9882;
	xor.b64  	%rd9884, %rd9843, %rd9819;
	and.b64  	%rd9885, %rd9867, %rd9884;
	xor.b64  	%rd9886, %rd9885, %rd9819;
	add.s64 	%rd9887, %rd9551, %rd9795;
	add.s64 	%rd9888, %rd9887, %rd9886;
	add.s64 	%rd9889, %rd9888, %rd9883;
	add.s64 	%rd9890, %rd9889, -3345356375505022440;
	add.s64 	%rd9891, %rd9890, %rd9806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9878, 36;
	shr.b64 	%rhs, %rd9878, 28;
	add.u64 	%rd9892, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9878, 30;
	shr.b64 	%rhs, %rd9878, 34;
	add.u64 	%rd9893, %lhs, %rhs;
	}
	xor.b64  	%rd9894, %rd9892, %rd9893;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9878, 25;
	shr.b64 	%rhs, %rd9878, 39;
	add.u64 	%rd9895, %lhs, %rhs;
	}
	xor.b64  	%rd9896, %rd9894, %rd9895;
	and.b64  	%rd9897, %rd9878, %rd9854;
	xor.b64  	%rd9898, %rd9878, %rd9854;
	and.b64  	%rd9899, %rd9898, %rd9830;
	or.b64  	%rd9900, %rd9899, %rd9897;
	add.s64 	%rd9901, %rd9900, %rd9896;
	add.s64 	%rd9902, %rd9901, %rd9890;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9891, 50;
	shr.b64 	%rhs, %rd9891, 14;
	add.u64 	%rd9903, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9891, 46;
	shr.b64 	%rhs, %rd9891, 18;
	add.u64 	%rd9904, %lhs, %rhs;
	}
	xor.b64  	%rd9905, %rd9903, %rd9904;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9891, 23;
	shr.b64 	%rhs, %rd9891, 41;
	add.u64 	%rd9906, %lhs, %rhs;
	}
	xor.b64  	%rd9907, %rd9905, %rd9906;
	xor.b64  	%rd9908, %rd9867, %rd9843;
	and.b64  	%rd9909, %rd9891, %rd9908;
	xor.b64  	%rd9910, %rd9909, %rd9843;
	add.s64 	%rd9911, %rd9564, %rd9819;
	add.s64 	%rd9912, %rd9911, %rd9910;
	add.s64 	%rd9913, %rd9912, %rd9907;
	add.s64 	%rd9914, %rd9913, -2983346525034927856;
	add.s64 	%rd9915, %rd9914, %rd9830;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9902, 36;
	shr.b64 	%rhs, %rd9902, 28;
	add.u64 	%rd9916, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9902, 30;
	shr.b64 	%rhs, %rd9902, 34;
	add.u64 	%rd9917, %lhs, %rhs;
	}
	xor.b64  	%rd9918, %rd9916, %rd9917;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9902, 25;
	shr.b64 	%rhs, %rd9902, 39;
	add.u64 	%rd9919, %lhs, %rhs;
	}
	xor.b64  	%rd9920, %rd9918, %rd9919;
	and.b64  	%rd9921, %rd9902, %rd9878;
	xor.b64  	%rd9922, %rd9902, %rd9878;
	and.b64  	%rd9923, %rd9922, %rd9854;
	or.b64  	%rd9924, %rd9923, %rd9921;
	add.s64 	%rd9925, %rd9924, %rd9920;
	add.s64 	%rd9926, %rd9925, %rd9914;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9915, 50;
	shr.b64 	%rhs, %rd9915, 14;
	add.u64 	%rd9927, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9915, 46;
	shr.b64 	%rhs, %rd9915, 18;
	add.u64 	%rd9928, %lhs, %rhs;
	}
	xor.b64  	%rd9929, %rd9927, %rd9928;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9915, 23;
	shr.b64 	%rhs, %rd9915, 41;
	add.u64 	%rd9930, %lhs, %rhs;
	}
	xor.b64  	%rd9931, %rd9929, %rd9930;
	xor.b64  	%rd9932, %rd9891, %rd9867;
	and.b64  	%rd9933, %rd9915, %rd9932;
	xor.b64  	%rd9934, %rd9933, %rd9867;
	add.s64 	%rd9935, %rd9577, %rd9843;
	add.s64 	%rd9936, %rd9935, %rd9934;
	add.s64 	%rd9937, %rd9936, %rd9931;
	add.s64 	%rd9938, %rd9937, -860691631967231958;
	add.s64 	%rd9939, %rd9938, %rd9854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9926, 36;
	shr.b64 	%rhs, %rd9926, 28;
	add.u64 	%rd9940, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9926, 30;
	shr.b64 	%rhs, %rd9926, 34;
	add.u64 	%rd9941, %lhs, %rhs;
	}
	xor.b64  	%rd9942, %rd9940, %rd9941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9926, 25;
	shr.b64 	%rhs, %rd9926, 39;
	add.u64 	%rd9943, %lhs, %rhs;
	}
	xor.b64  	%rd9944, %rd9942, %rd9943;
	and.b64  	%rd9945, %rd9926, %rd9902;
	xor.b64  	%rd9946, %rd9926, %rd9902;
	and.b64  	%rd9947, %rd9946, %rd9878;
	or.b64  	%rd9948, %rd9947, %rd9945;
	add.s64 	%rd9949, %rd9948, %rd9944;
	add.s64 	%rd9950, %rd9949, %rd9938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9939, 50;
	shr.b64 	%rhs, %rd9939, 14;
	add.u64 	%rd9951, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9939, 46;
	shr.b64 	%rhs, %rd9939, 18;
	add.u64 	%rd9952, %lhs, %rhs;
	}
	xor.b64  	%rd9953, %rd9951, %rd9952;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9939, 23;
	shr.b64 	%rhs, %rd9939, 41;
	add.u64 	%rd9954, %lhs, %rhs;
	}
	xor.b64  	%rd9955, %rd9953, %rd9954;
	xor.b64  	%rd9956, %rd9915, %rd9891;
	and.b64  	%rd9957, %rd9939, %rd9956;
	xor.b64  	%rd9958, %rd9957, %rd9891;
	add.s64 	%rd9959, %rd9590, %rd9867;
	add.s64 	%rd9960, %rd9959, %rd9958;
	add.s64 	%rd9961, %rd9960, %rd9955;
	add.s64 	%rd9962, %rd9961, 1182934255886127544;
	add.s64 	%rd9963, %rd9962, %rd9878;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9950, 36;
	shr.b64 	%rhs, %rd9950, 28;
	add.u64 	%rd9964, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9950, 30;
	shr.b64 	%rhs, %rd9950, 34;
	add.u64 	%rd9965, %lhs, %rhs;
	}
	xor.b64  	%rd9966, %rd9964, %rd9965;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9950, 25;
	shr.b64 	%rhs, %rd9950, 39;
	add.u64 	%rd9967, %lhs, %rhs;
	}
	xor.b64  	%rd9968, %rd9966, %rd9967;
	and.b64  	%rd9969, %rd9950, %rd9926;
	xor.b64  	%rd9970, %rd9950, %rd9926;
	and.b64  	%rd9971, %rd9970, %rd9902;
	or.b64  	%rd9972, %rd9971, %rd9969;
	add.s64 	%rd9973, %rd9972, %rd9968;
	add.s64 	%rd9974, %rd9973, %rd9962;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9577, 45;
	shr.b64 	%rhs, %rd9577, 19;
	add.u64 	%rd9975, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9577, 3;
	shr.b64 	%rhs, %rd9577, 61;
	add.u64 	%rd9976, %lhs, %rhs;
	}
	xor.b64  	%rd9977, %rd9975, %rd9976;
	shr.u64 	%rd9978, %rd9577, 6;
	xor.b64  	%rd9979, %rd9977, %rd9978;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9408, 63;
	shr.b64 	%rhs, %rd9408, 1;
	add.u64 	%rd9980, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9408, 56;
	shr.b64 	%rhs, %rd9408, 8;
	add.u64 	%rd9981, %lhs, %rhs;
	}
	xor.b64  	%rd9982, %rd9980, %rd9981;
	shr.u64 	%rd9983, %rd9408, 7;
	xor.b64  	%rd9984, %rd9982, %rd9983;
	add.s64 	%rd9985, %rd9984, %rd9395;
	add.s64 	%rd9986, %rd9985, %rd9512;
	add.s64 	%rd9987, %rd9986, %rd9979;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9590, 45;
	shr.b64 	%rhs, %rd9590, 19;
	add.u64 	%rd9988, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9590, 3;
	shr.b64 	%rhs, %rd9590, 61;
	add.u64 	%rd9989, %lhs, %rhs;
	}
	xor.b64  	%rd9990, %rd9988, %rd9989;
	shr.u64 	%rd9991, %rd9590, 6;
	xor.b64  	%rd9992, %rd9990, %rd9991;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9421, 63;
	shr.b64 	%rhs, %rd9421, 1;
	add.u64 	%rd9993, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9421, 56;
	shr.b64 	%rhs, %rd9421, 8;
	add.u64 	%rd9994, %lhs, %rhs;
	}
	xor.b64  	%rd9995, %rd9993, %rd9994;
	shr.u64 	%rd9996, %rd9421, 7;
	xor.b64  	%rd9997, %rd9995, %rd9996;
	add.s64 	%rd9998, %rd9997, %rd9408;
	add.s64 	%rd9999, %rd9998, %rd9525;
	add.s64 	%rd10000, %rd9999, %rd9992;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9987, 45;
	shr.b64 	%rhs, %rd9987, 19;
	add.u64 	%rd10001, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9987, 3;
	shr.b64 	%rhs, %rd9987, 61;
	add.u64 	%rd10002, %lhs, %rhs;
	}
	xor.b64  	%rd10003, %rd10001, %rd10002;
	shr.u64 	%rd10004, %rd9987, 6;
	xor.b64  	%rd10005, %rd10003, %rd10004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9434, 63;
	shr.b64 	%rhs, %rd9434, 1;
	add.u64 	%rd10006, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9434, 56;
	shr.b64 	%rhs, %rd9434, 8;
	add.u64 	%rd10007, %lhs, %rhs;
	}
	xor.b64  	%rd10008, %rd10006, %rd10007;
	shr.u64 	%rd10009, %rd9434, 7;
	xor.b64  	%rd10010, %rd10008, %rd10009;
	add.s64 	%rd10011, %rd10010, %rd9421;
	add.s64 	%rd10012, %rd10011, %rd9538;
	add.s64 	%rd10013, %rd10012, %rd10005;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10000, 45;
	shr.b64 	%rhs, %rd10000, 19;
	add.u64 	%rd10014, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10000, 3;
	shr.b64 	%rhs, %rd10000, 61;
	add.u64 	%rd10015, %lhs, %rhs;
	}
	xor.b64  	%rd10016, %rd10014, %rd10015;
	shr.u64 	%rd10017, %rd10000, 6;
	xor.b64  	%rd10018, %rd10016, %rd10017;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9447, 63;
	shr.b64 	%rhs, %rd9447, 1;
	add.u64 	%rd10019, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9447, 56;
	shr.b64 	%rhs, %rd9447, 8;
	add.u64 	%rd10020, %lhs, %rhs;
	}
	xor.b64  	%rd10021, %rd10019, %rd10020;
	shr.u64 	%rd10022, %rd9447, 7;
	xor.b64  	%rd10023, %rd10021, %rd10022;
	add.s64 	%rd10024, %rd10023, %rd9434;
	add.s64 	%rd10025, %rd10024, %rd9551;
	add.s64 	%rd10026, %rd10025, %rd10018;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10013, 45;
	shr.b64 	%rhs, %rd10013, 19;
	add.u64 	%rd10027, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10013, 3;
	shr.b64 	%rhs, %rd10013, 61;
	add.u64 	%rd10028, %lhs, %rhs;
	}
	xor.b64  	%rd10029, %rd10027, %rd10028;
	shr.u64 	%rd10030, %rd10013, 6;
	xor.b64  	%rd10031, %rd10029, %rd10030;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9460, 63;
	shr.b64 	%rhs, %rd9460, 1;
	add.u64 	%rd10032, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9460, 56;
	shr.b64 	%rhs, %rd9460, 8;
	add.u64 	%rd10033, %lhs, %rhs;
	}
	xor.b64  	%rd10034, %rd10032, %rd10033;
	shr.u64 	%rd10035, %rd9460, 7;
	xor.b64  	%rd10036, %rd10034, %rd10035;
	add.s64 	%rd10037, %rd10036, %rd9447;
	add.s64 	%rd10038, %rd10037, %rd9564;
	add.s64 	%rd10039, %rd10038, %rd10031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10026, 45;
	shr.b64 	%rhs, %rd10026, 19;
	add.u64 	%rd10040, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10026, 3;
	shr.b64 	%rhs, %rd10026, 61;
	add.u64 	%rd10041, %lhs, %rhs;
	}
	xor.b64  	%rd10042, %rd10040, %rd10041;
	shr.u64 	%rd10043, %rd10026, 6;
	xor.b64  	%rd10044, %rd10042, %rd10043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9473, 63;
	shr.b64 	%rhs, %rd9473, 1;
	add.u64 	%rd10045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9473, 56;
	shr.b64 	%rhs, %rd9473, 8;
	add.u64 	%rd10046, %lhs, %rhs;
	}
	xor.b64  	%rd10047, %rd10045, %rd10046;
	shr.u64 	%rd10048, %rd9473, 7;
	xor.b64  	%rd10049, %rd10047, %rd10048;
	add.s64 	%rd10050, %rd10049, %rd9460;
	add.s64 	%rd10051, %rd10050, %rd9577;
	add.s64 	%rd10052, %rd10051, %rd10044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10039, 45;
	shr.b64 	%rhs, %rd10039, 19;
	add.u64 	%rd10053, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10039, 3;
	shr.b64 	%rhs, %rd10039, 61;
	add.u64 	%rd10054, %lhs, %rhs;
	}
	xor.b64  	%rd10055, %rd10053, %rd10054;
	shr.u64 	%rd10056, %rd10039, 6;
	xor.b64  	%rd10057, %rd10055, %rd10056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9486, 63;
	shr.b64 	%rhs, %rd9486, 1;
	add.u64 	%rd10058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9486, 56;
	shr.b64 	%rhs, %rd9486, 8;
	add.u64 	%rd10059, %lhs, %rhs;
	}
	xor.b64  	%rd10060, %rd10058, %rd10059;
	shr.u64 	%rd10061, %rd9486, 7;
	xor.b64  	%rd10062, %rd10060, %rd10061;
	add.s64 	%rd10063, %rd10062, %rd9473;
	add.s64 	%rd10064, %rd10063, %rd9590;
	add.s64 	%rd10065, %rd10064, %rd10057;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10052, 45;
	shr.b64 	%rhs, %rd10052, 19;
	add.u64 	%rd10066, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10052, 3;
	shr.b64 	%rhs, %rd10052, 61;
	add.u64 	%rd10067, %lhs, %rhs;
	}
	xor.b64  	%rd10068, %rd10066, %rd10067;
	shr.u64 	%rd10069, %rd10052, 6;
	xor.b64  	%rd10070, %rd10068, %rd10069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9499, 63;
	shr.b64 	%rhs, %rd9499, 1;
	add.u64 	%rd10071, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9499, 56;
	shr.b64 	%rhs, %rd9499, 8;
	add.u64 	%rd10072, %lhs, %rhs;
	}
	xor.b64  	%rd10073, %rd10071, %rd10072;
	shr.u64 	%rd10074, %rd9499, 7;
	xor.b64  	%rd10075, %rd10073, %rd10074;
	add.s64 	%rd10076, %rd10075, %rd9486;
	add.s64 	%rd10077, %rd10076, %rd9987;
	add.s64 	%rd10078, %rd10077, %rd10070;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10065, 45;
	shr.b64 	%rhs, %rd10065, 19;
	add.u64 	%rd10079, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10065, 3;
	shr.b64 	%rhs, %rd10065, 61;
	add.u64 	%rd10080, %lhs, %rhs;
	}
	xor.b64  	%rd10081, %rd10079, %rd10080;
	shr.u64 	%rd10082, %rd10065, 6;
	xor.b64  	%rd10083, %rd10081, %rd10082;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9512, 63;
	shr.b64 	%rhs, %rd9512, 1;
	add.u64 	%rd10084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9512, 56;
	shr.b64 	%rhs, %rd9512, 8;
	add.u64 	%rd10085, %lhs, %rhs;
	}
	xor.b64  	%rd10086, %rd10084, %rd10085;
	shr.u64 	%rd10087, %rd9512, 7;
	xor.b64  	%rd10088, %rd10086, %rd10087;
	add.s64 	%rd10089, %rd10088, %rd9499;
	add.s64 	%rd10090, %rd10089, %rd10000;
	add.s64 	%rd10091, %rd10090, %rd10083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10078, 45;
	shr.b64 	%rhs, %rd10078, 19;
	add.u64 	%rd10092, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10078, 3;
	shr.b64 	%rhs, %rd10078, 61;
	add.u64 	%rd10093, %lhs, %rhs;
	}
	xor.b64  	%rd10094, %rd10092, %rd10093;
	shr.u64 	%rd10095, %rd10078, 6;
	xor.b64  	%rd10096, %rd10094, %rd10095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9525, 63;
	shr.b64 	%rhs, %rd9525, 1;
	add.u64 	%rd10097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9525, 56;
	shr.b64 	%rhs, %rd9525, 8;
	add.u64 	%rd10098, %lhs, %rhs;
	}
	xor.b64  	%rd10099, %rd10097, %rd10098;
	shr.u64 	%rd10100, %rd9525, 7;
	xor.b64  	%rd10101, %rd10099, %rd10100;
	add.s64 	%rd10102, %rd10101, %rd9512;
	add.s64 	%rd10103, %rd10102, %rd10013;
	add.s64 	%rd10104, %rd10103, %rd10096;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10091, 45;
	shr.b64 	%rhs, %rd10091, 19;
	add.u64 	%rd10105, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10091, 3;
	shr.b64 	%rhs, %rd10091, 61;
	add.u64 	%rd10106, %lhs, %rhs;
	}
	xor.b64  	%rd10107, %rd10105, %rd10106;
	shr.u64 	%rd10108, %rd10091, 6;
	xor.b64  	%rd10109, %rd10107, %rd10108;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9538, 63;
	shr.b64 	%rhs, %rd9538, 1;
	add.u64 	%rd10110, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9538, 56;
	shr.b64 	%rhs, %rd9538, 8;
	add.u64 	%rd10111, %lhs, %rhs;
	}
	xor.b64  	%rd10112, %rd10110, %rd10111;
	shr.u64 	%rd10113, %rd9538, 7;
	xor.b64  	%rd10114, %rd10112, %rd10113;
	add.s64 	%rd10115, %rd10114, %rd9525;
	add.s64 	%rd10116, %rd10115, %rd10026;
	add.s64 	%rd10117, %rd10116, %rd10109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10104, 45;
	shr.b64 	%rhs, %rd10104, 19;
	add.u64 	%rd10118, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10104, 3;
	shr.b64 	%rhs, %rd10104, 61;
	add.u64 	%rd10119, %lhs, %rhs;
	}
	xor.b64  	%rd10120, %rd10118, %rd10119;
	shr.u64 	%rd10121, %rd10104, 6;
	xor.b64  	%rd10122, %rd10120, %rd10121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9551, 63;
	shr.b64 	%rhs, %rd9551, 1;
	add.u64 	%rd10123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9551, 56;
	shr.b64 	%rhs, %rd9551, 8;
	add.u64 	%rd10124, %lhs, %rhs;
	}
	xor.b64  	%rd10125, %rd10123, %rd10124;
	shr.u64 	%rd10126, %rd9551, 7;
	xor.b64  	%rd10127, %rd10125, %rd10126;
	add.s64 	%rd10128, %rd10127, %rd9538;
	add.s64 	%rd10129, %rd10128, %rd10039;
	add.s64 	%rd10130, %rd10129, %rd10122;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10117, 45;
	shr.b64 	%rhs, %rd10117, 19;
	add.u64 	%rd10131, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10117, 3;
	shr.b64 	%rhs, %rd10117, 61;
	add.u64 	%rd10132, %lhs, %rhs;
	}
	xor.b64  	%rd10133, %rd10131, %rd10132;
	shr.u64 	%rd10134, %rd10117, 6;
	xor.b64  	%rd10135, %rd10133, %rd10134;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9564, 63;
	shr.b64 	%rhs, %rd9564, 1;
	add.u64 	%rd10136, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9564, 56;
	shr.b64 	%rhs, %rd9564, 8;
	add.u64 	%rd10137, %lhs, %rhs;
	}
	xor.b64  	%rd10138, %rd10136, %rd10137;
	shr.u64 	%rd10139, %rd9564, 7;
	xor.b64  	%rd10140, %rd10138, %rd10139;
	add.s64 	%rd10141, %rd10140, %rd9551;
	add.s64 	%rd10142, %rd10141, %rd10052;
	add.s64 	%rd10143, %rd10142, %rd10135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10130, 45;
	shr.b64 	%rhs, %rd10130, 19;
	add.u64 	%rd10144, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10130, 3;
	shr.b64 	%rhs, %rd10130, 61;
	add.u64 	%rd10145, %lhs, %rhs;
	}
	xor.b64  	%rd10146, %rd10144, %rd10145;
	shr.u64 	%rd10147, %rd10130, 6;
	xor.b64  	%rd10148, %rd10146, %rd10147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9577, 63;
	shr.b64 	%rhs, %rd9577, 1;
	add.u64 	%rd10149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9577, 56;
	shr.b64 	%rhs, %rd9577, 8;
	add.u64 	%rd10150, %lhs, %rhs;
	}
	xor.b64  	%rd10151, %rd10149, %rd10150;
	shr.u64 	%rd10152, %rd9577, 7;
	xor.b64  	%rd10153, %rd10151, %rd10152;
	add.s64 	%rd10154, %rd10153, %rd9564;
	add.s64 	%rd10155, %rd10154, %rd10065;
	add.s64 	%rd10156, %rd10155, %rd10148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10143, 45;
	shr.b64 	%rhs, %rd10143, 19;
	add.u64 	%rd10157, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10143, 3;
	shr.b64 	%rhs, %rd10143, 61;
	add.u64 	%rd10158, %lhs, %rhs;
	}
	xor.b64  	%rd10159, %rd10157, %rd10158;
	shr.u64 	%rd10160, %rd10143, 6;
	xor.b64  	%rd10161, %rd10159, %rd10160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9590, 63;
	shr.b64 	%rhs, %rd9590, 1;
	add.u64 	%rd10162, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9590, 56;
	shr.b64 	%rhs, %rd9590, 8;
	add.u64 	%rd10163, %lhs, %rhs;
	}
	xor.b64  	%rd10164, %rd10162, %rd10163;
	shr.u64 	%rd10165, %rd9590, 7;
	xor.b64  	%rd10166, %rd10164, %rd10165;
	add.s64 	%rd10167, %rd10166, %rd9577;
	add.s64 	%rd10168, %rd10167, %rd10078;
	add.s64 	%rd10169, %rd10168, %rd10161;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10156, 45;
	shr.b64 	%rhs, %rd10156, 19;
	add.u64 	%rd10170, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10156, 3;
	shr.b64 	%rhs, %rd10156, 61;
	add.u64 	%rd10171, %lhs, %rhs;
	}
	xor.b64  	%rd10172, %rd10170, %rd10171;
	shr.u64 	%rd10173, %rd10156, 6;
	xor.b64  	%rd10174, %rd10172, %rd10173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9987, 63;
	shr.b64 	%rhs, %rd9987, 1;
	add.u64 	%rd10175, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9987, 56;
	shr.b64 	%rhs, %rd9987, 8;
	add.u64 	%rd10176, %lhs, %rhs;
	}
	xor.b64  	%rd10177, %rd10175, %rd10176;
	shr.u64 	%rd10178, %rd9987, 7;
	xor.b64  	%rd10179, %rd10177, %rd10178;
	add.s64 	%rd10180, %rd10179, %rd9590;
	add.s64 	%rd10181, %rd10180, %rd10091;
	add.s64 	%rd10182, %rd10181, %rd10174;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9963, 50;
	shr.b64 	%rhs, %rd9963, 14;
	add.u64 	%rd10183, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9963, 46;
	shr.b64 	%rhs, %rd9963, 18;
	add.u64 	%rd10184, %lhs, %rhs;
	}
	xor.b64  	%rd10185, %rd10183, %rd10184;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9963, 23;
	shr.b64 	%rhs, %rd9963, 41;
	add.u64 	%rd10186, %lhs, %rhs;
	}
	xor.b64  	%rd10187, %rd10185, %rd10186;
	xor.b64  	%rd10188, %rd9939, %rd9915;
	and.b64  	%rd10189, %rd9963, %rd10188;
	xor.b64  	%rd10190, %rd10189, %rd9915;
	add.s64 	%rd10191, %rd10190, %rd9891;
	add.s64 	%rd10192, %rd10191, %rd10187;
	add.s64 	%rd10193, %rd10192, %rd9987;
	add.s64 	%rd10194, %rd10193, 1847814050463011016;
	add.s64 	%rd10195, %rd10194, %rd9902;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9974, 36;
	shr.b64 	%rhs, %rd9974, 28;
	add.u64 	%rd10196, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9974, 30;
	shr.b64 	%rhs, %rd9974, 34;
	add.u64 	%rd10197, %lhs, %rhs;
	}
	xor.b64  	%rd10198, %rd10196, %rd10197;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd9974, 25;
	shr.b64 	%rhs, %rd9974, 39;
	add.u64 	%rd10199, %lhs, %rhs;
	}
	xor.b64  	%rd10200, %rd10198, %rd10199;
	and.b64  	%rd10201, %rd9974, %rd9950;
	xor.b64  	%rd10202, %rd9974, %rd9950;
	and.b64  	%rd10203, %rd10202, %rd9926;
	or.b64  	%rd10204, %rd10203, %rd10201;
	add.s64 	%rd10205, %rd10204, %rd10200;
	add.s64 	%rd10206, %rd10205, %rd10194;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10195, 50;
	shr.b64 	%rhs, %rd10195, 14;
	add.u64 	%rd10207, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10195, 46;
	shr.b64 	%rhs, %rd10195, 18;
	add.u64 	%rd10208, %lhs, %rhs;
	}
	xor.b64  	%rd10209, %rd10207, %rd10208;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10195, 23;
	shr.b64 	%rhs, %rd10195, 41;
	add.u64 	%rd10210, %lhs, %rhs;
	}
	xor.b64  	%rd10211, %rd10209, %rd10210;
	xor.b64  	%rd10212, %rd9963, %rd9939;
	and.b64  	%rd10213, %rd10195, %rd10212;
	xor.b64  	%rd10214, %rd10213, %rd9939;
	add.s64 	%rd10215, %rd10000, %rd9915;
	add.s64 	%rd10216, %rd10215, %rd10214;
	add.s64 	%rd10217, %rd10216, %rd10211;
	add.s64 	%rd10218, %rd10217, 2177327727835720531;
	add.s64 	%rd10219, %rd10218, %rd9926;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10206, 36;
	shr.b64 	%rhs, %rd10206, 28;
	add.u64 	%rd10220, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10206, 30;
	shr.b64 	%rhs, %rd10206, 34;
	add.u64 	%rd10221, %lhs, %rhs;
	}
	xor.b64  	%rd10222, %rd10220, %rd10221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10206, 25;
	shr.b64 	%rhs, %rd10206, 39;
	add.u64 	%rd10223, %lhs, %rhs;
	}
	xor.b64  	%rd10224, %rd10222, %rd10223;
	and.b64  	%rd10225, %rd10206, %rd9974;
	xor.b64  	%rd10226, %rd10206, %rd9974;
	and.b64  	%rd10227, %rd10226, %rd9950;
	or.b64  	%rd10228, %rd10227, %rd10225;
	add.s64 	%rd10229, %rd10228, %rd10224;
	add.s64 	%rd10230, %rd10229, %rd10218;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10219, 50;
	shr.b64 	%rhs, %rd10219, 14;
	add.u64 	%rd10231, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10219, 46;
	shr.b64 	%rhs, %rd10219, 18;
	add.u64 	%rd10232, %lhs, %rhs;
	}
	xor.b64  	%rd10233, %rd10231, %rd10232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10219, 23;
	shr.b64 	%rhs, %rd10219, 41;
	add.u64 	%rd10234, %lhs, %rhs;
	}
	xor.b64  	%rd10235, %rd10233, %rd10234;
	xor.b64  	%rd10236, %rd10195, %rd9963;
	and.b64  	%rd10237, %rd10219, %rd10236;
	xor.b64  	%rd10238, %rd10237, %rd9963;
	add.s64 	%rd10239, %rd10013, %rd9939;
	add.s64 	%rd10240, %rd10239, %rd10238;
	add.s64 	%rd10241, %rd10240, %rd10235;
	add.s64 	%rd10242, %rd10241, 2830643537854262169;
	add.s64 	%rd10243, %rd10242, %rd9950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10230, 36;
	shr.b64 	%rhs, %rd10230, 28;
	add.u64 	%rd10244, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10230, 30;
	shr.b64 	%rhs, %rd10230, 34;
	add.u64 	%rd10245, %lhs, %rhs;
	}
	xor.b64  	%rd10246, %rd10244, %rd10245;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10230, 25;
	shr.b64 	%rhs, %rd10230, 39;
	add.u64 	%rd10247, %lhs, %rhs;
	}
	xor.b64  	%rd10248, %rd10246, %rd10247;
	and.b64  	%rd10249, %rd10230, %rd10206;
	xor.b64  	%rd10250, %rd10230, %rd10206;
	and.b64  	%rd10251, %rd10250, %rd9974;
	or.b64  	%rd10252, %rd10251, %rd10249;
	add.s64 	%rd10253, %rd10252, %rd10248;
	add.s64 	%rd10254, %rd10253, %rd10242;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10243, 50;
	shr.b64 	%rhs, %rd10243, 14;
	add.u64 	%rd10255, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10243, 46;
	shr.b64 	%rhs, %rd10243, 18;
	add.u64 	%rd10256, %lhs, %rhs;
	}
	xor.b64  	%rd10257, %rd10255, %rd10256;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10243, 23;
	shr.b64 	%rhs, %rd10243, 41;
	add.u64 	%rd10258, %lhs, %rhs;
	}
	xor.b64  	%rd10259, %rd10257, %rd10258;
	xor.b64  	%rd10260, %rd10219, %rd10195;
	and.b64  	%rd10261, %rd10243, %rd10260;
	xor.b64  	%rd10262, %rd10261, %rd10195;
	add.s64 	%rd10263, %rd10026, %rd9963;
	add.s64 	%rd10264, %rd10263, %rd10262;
	add.s64 	%rd10265, %rd10264, %rd10259;
	add.s64 	%rd10266, %rd10265, 3796741975233480872;
	add.s64 	%rd10267, %rd10266, %rd9974;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10254, 36;
	shr.b64 	%rhs, %rd10254, 28;
	add.u64 	%rd10268, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10254, 30;
	shr.b64 	%rhs, %rd10254, 34;
	add.u64 	%rd10269, %lhs, %rhs;
	}
	xor.b64  	%rd10270, %rd10268, %rd10269;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10254, 25;
	shr.b64 	%rhs, %rd10254, 39;
	add.u64 	%rd10271, %lhs, %rhs;
	}
	xor.b64  	%rd10272, %rd10270, %rd10271;
	and.b64  	%rd10273, %rd10254, %rd10230;
	xor.b64  	%rd10274, %rd10254, %rd10230;
	and.b64  	%rd10275, %rd10274, %rd10206;
	or.b64  	%rd10276, %rd10275, %rd10273;
	add.s64 	%rd10277, %rd10276, %rd10272;
	add.s64 	%rd10278, %rd10277, %rd10266;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10267, 50;
	shr.b64 	%rhs, %rd10267, 14;
	add.u64 	%rd10279, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10267, 46;
	shr.b64 	%rhs, %rd10267, 18;
	add.u64 	%rd10280, %lhs, %rhs;
	}
	xor.b64  	%rd10281, %rd10279, %rd10280;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10267, 23;
	shr.b64 	%rhs, %rd10267, 41;
	add.u64 	%rd10282, %lhs, %rhs;
	}
	xor.b64  	%rd10283, %rd10281, %rd10282;
	xor.b64  	%rd10284, %rd10243, %rd10219;
	and.b64  	%rd10285, %rd10267, %rd10284;
	xor.b64  	%rd10286, %rd10285, %rd10219;
	add.s64 	%rd10287, %rd10039, %rd10195;
	add.s64 	%rd10288, %rd10287, %rd10286;
	add.s64 	%rd10289, %rd10288, %rd10283;
	add.s64 	%rd10290, %rd10289, 4115178125766777443;
	add.s64 	%rd10291, %rd10290, %rd10206;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10278, 36;
	shr.b64 	%rhs, %rd10278, 28;
	add.u64 	%rd10292, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10278, 30;
	shr.b64 	%rhs, %rd10278, 34;
	add.u64 	%rd10293, %lhs, %rhs;
	}
	xor.b64  	%rd10294, %rd10292, %rd10293;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10278, 25;
	shr.b64 	%rhs, %rd10278, 39;
	add.u64 	%rd10295, %lhs, %rhs;
	}
	xor.b64  	%rd10296, %rd10294, %rd10295;
	and.b64  	%rd10297, %rd10278, %rd10254;
	xor.b64  	%rd10298, %rd10278, %rd10254;
	and.b64  	%rd10299, %rd10298, %rd10230;
	or.b64  	%rd10300, %rd10299, %rd10297;
	add.s64 	%rd10301, %rd10300, %rd10296;
	add.s64 	%rd10302, %rd10301, %rd10290;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10291, 50;
	shr.b64 	%rhs, %rd10291, 14;
	add.u64 	%rd10303, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10291, 46;
	shr.b64 	%rhs, %rd10291, 18;
	add.u64 	%rd10304, %lhs, %rhs;
	}
	xor.b64  	%rd10305, %rd10303, %rd10304;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10291, 23;
	shr.b64 	%rhs, %rd10291, 41;
	add.u64 	%rd10306, %lhs, %rhs;
	}
	xor.b64  	%rd10307, %rd10305, %rd10306;
	xor.b64  	%rd10308, %rd10267, %rd10243;
	and.b64  	%rd10309, %rd10291, %rd10308;
	xor.b64  	%rd10310, %rd10309, %rd10243;
	add.s64 	%rd10311, %rd10052, %rd10219;
	add.s64 	%rd10312, %rd10311, %rd10310;
	add.s64 	%rd10313, %rd10312, %rd10307;
	add.s64 	%rd10314, %rd10313, 5681478168544905931;
	add.s64 	%rd10315, %rd10314, %rd10230;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10302, 36;
	shr.b64 	%rhs, %rd10302, 28;
	add.u64 	%rd10316, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10302, 30;
	shr.b64 	%rhs, %rd10302, 34;
	add.u64 	%rd10317, %lhs, %rhs;
	}
	xor.b64  	%rd10318, %rd10316, %rd10317;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10302, 25;
	shr.b64 	%rhs, %rd10302, 39;
	add.u64 	%rd10319, %lhs, %rhs;
	}
	xor.b64  	%rd10320, %rd10318, %rd10319;
	and.b64  	%rd10321, %rd10302, %rd10278;
	xor.b64  	%rd10322, %rd10302, %rd10278;
	and.b64  	%rd10323, %rd10322, %rd10254;
	or.b64  	%rd10324, %rd10323, %rd10321;
	add.s64 	%rd10325, %rd10324, %rd10320;
	add.s64 	%rd10326, %rd10325, %rd10314;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10315, 50;
	shr.b64 	%rhs, %rd10315, 14;
	add.u64 	%rd10327, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10315, 46;
	shr.b64 	%rhs, %rd10315, 18;
	add.u64 	%rd10328, %lhs, %rhs;
	}
	xor.b64  	%rd10329, %rd10327, %rd10328;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10315, 23;
	shr.b64 	%rhs, %rd10315, 41;
	add.u64 	%rd10330, %lhs, %rhs;
	}
	xor.b64  	%rd10331, %rd10329, %rd10330;
	xor.b64  	%rd10332, %rd10291, %rd10267;
	and.b64  	%rd10333, %rd10315, %rd10332;
	xor.b64  	%rd10334, %rd10333, %rd10267;
	add.s64 	%rd10335, %rd10065, %rd10243;
	add.s64 	%rd10336, %rd10335, %rd10334;
	add.s64 	%rd10337, %rd10336, %rd10331;
	add.s64 	%rd10338, %rd10337, 6601373596472566643;
	add.s64 	%rd10339, %rd10338, %rd10254;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10326, 36;
	shr.b64 	%rhs, %rd10326, 28;
	add.u64 	%rd10340, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10326, 30;
	shr.b64 	%rhs, %rd10326, 34;
	add.u64 	%rd10341, %lhs, %rhs;
	}
	xor.b64  	%rd10342, %rd10340, %rd10341;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10326, 25;
	shr.b64 	%rhs, %rd10326, 39;
	add.u64 	%rd10343, %lhs, %rhs;
	}
	xor.b64  	%rd10344, %rd10342, %rd10343;
	and.b64  	%rd10345, %rd10326, %rd10302;
	xor.b64  	%rd10346, %rd10326, %rd10302;
	and.b64  	%rd10347, %rd10346, %rd10278;
	or.b64  	%rd10348, %rd10347, %rd10345;
	add.s64 	%rd10349, %rd10348, %rd10344;
	add.s64 	%rd10350, %rd10349, %rd10338;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10339, 50;
	shr.b64 	%rhs, %rd10339, 14;
	add.u64 	%rd10351, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10339, 46;
	shr.b64 	%rhs, %rd10339, 18;
	add.u64 	%rd10352, %lhs, %rhs;
	}
	xor.b64  	%rd10353, %rd10351, %rd10352;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10339, 23;
	shr.b64 	%rhs, %rd10339, 41;
	add.u64 	%rd10354, %lhs, %rhs;
	}
	xor.b64  	%rd10355, %rd10353, %rd10354;
	xor.b64  	%rd10356, %rd10315, %rd10291;
	and.b64  	%rd10357, %rd10339, %rd10356;
	xor.b64  	%rd10358, %rd10357, %rd10291;
	add.s64 	%rd10359, %rd10078, %rd10267;
	add.s64 	%rd10360, %rd10359, %rd10358;
	add.s64 	%rd10361, %rd10360, %rd10355;
	add.s64 	%rd10362, %rd10361, 7507060721942968483;
	add.s64 	%rd10363, %rd10362, %rd10278;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10350, 36;
	shr.b64 	%rhs, %rd10350, 28;
	add.u64 	%rd10364, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10350, 30;
	shr.b64 	%rhs, %rd10350, 34;
	add.u64 	%rd10365, %lhs, %rhs;
	}
	xor.b64  	%rd10366, %rd10364, %rd10365;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10350, 25;
	shr.b64 	%rhs, %rd10350, 39;
	add.u64 	%rd10367, %lhs, %rhs;
	}
	xor.b64  	%rd10368, %rd10366, %rd10367;
	and.b64  	%rd10369, %rd10350, %rd10326;
	xor.b64  	%rd10370, %rd10350, %rd10326;
	and.b64  	%rd10371, %rd10370, %rd10302;
	or.b64  	%rd10372, %rd10371, %rd10369;
	add.s64 	%rd10373, %rd10372, %rd10368;
	add.s64 	%rd10374, %rd10373, %rd10362;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10363, 50;
	shr.b64 	%rhs, %rd10363, 14;
	add.u64 	%rd10375, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10363, 46;
	shr.b64 	%rhs, %rd10363, 18;
	add.u64 	%rd10376, %lhs, %rhs;
	}
	xor.b64  	%rd10377, %rd10375, %rd10376;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10363, 23;
	shr.b64 	%rhs, %rd10363, 41;
	add.u64 	%rd10378, %lhs, %rhs;
	}
	xor.b64  	%rd10379, %rd10377, %rd10378;
	xor.b64  	%rd10380, %rd10339, %rd10315;
	and.b64  	%rd10381, %rd10363, %rd10380;
	xor.b64  	%rd10382, %rd10381, %rd10315;
	add.s64 	%rd10383, %rd10091, %rd10291;
	add.s64 	%rd10384, %rd10383, %rd10382;
	add.s64 	%rd10385, %rd10384, %rd10379;
	add.s64 	%rd10386, %rd10385, 8399075790359081724;
	add.s64 	%rd10387, %rd10386, %rd10302;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10374, 36;
	shr.b64 	%rhs, %rd10374, 28;
	add.u64 	%rd10388, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10374, 30;
	shr.b64 	%rhs, %rd10374, 34;
	add.u64 	%rd10389, %lhs, %rhs;
	}
	xor.b64  	%rd10390, %rd10388, %rd10389;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10374, 25;
	shr.b64 	%rhs, %rd10374, 39;
	add.u64 	%rd10391, %lhs, %rhs;
	}
	xor.b64  	%rd10392, %rd10390, %rd10391;
	and.b64  	%rd10393, %rd10374, %rd10350;
	xor.b64  	%rd10394, %rd10374, %rd10350;
	and.b64  	%rd10395, %rd10394, %rd10326;
	or.b64  	%rd10396, %rd10395, %rd10393;
	add.s64 	%rd10397, %rd10396, %rd10392;
	add.s64 	%rd10398, %rd10397, %rd10386;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10387, 50;
	shr.b64 	%rhs, %rd10387, 14;
	add.u64 	%rd10399, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10387, 46;
	shr.b64 	%rhs, %rd10387, 18;
	add.u64 	%rd10400, %lhs, %rhs;
	}
	xor.b64  	%rd10401, %rd10399, %rd10400;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10387, 23;
	shr.b64 	%rhs, %rd10387, 41;
	add.u64 	%rd10402, %lhs, %rhs;
	}
	xor.b64  	%rd10403, %rd10401, %rd10402;
	xor.b64  	%rd10404, %rd10363, %rd10339;
	and.b64  	%rd10405, %rd10387, %rd10404;
	xor.b64  	%rd10406, %rd10405, %rd10339;
	add.s64 	%rd10407, %rd10104, %rd10315;
	add.s64 	%rd10408, %rd10407, %rd10406;
	add.s64 	%rd10409, %rd10408, %rd10403;
	add.s64 	%rd10410, %rd10409, 8693463985226723168;
	add.s64 	%rd10411, %rd10410, %rd10326;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10398, 36;
	shr.b64 	%rhs, %rd10398, 28;
	add.u64 	%rd10412, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10398, 30;
	shr.b64 	%rhs, %rd10398, 34;
	add.u64 	%rd10413, %lhs, %rhs;
	}
	xor.b64  	%rd10414, %rd10412, %rd10413;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10398, 25;
	shr.b64 	%rhs, %rd10398, 39;
	add.u64 	%rd10415, %lhs, %rhs;
	}
	xor.b64  	%rd10416, %rd10414, %rd10415;
	and.b64  	%rd10417, %rd10398, %rd10374;
	xor.b64  	%rd10418, %rd10398, %rd10374;
	and.b64  	%rd10419, %rd10418, %rd10350;
	or.b64  	%rd10420, %rd10419, %rd10417;
	add.s64 	%rd10421, %rd10420, %rd10416;
	add.s64 	%rd10422, %rd10421, %rd10410;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10411, 50;
	shr.b64 	%rhs, %rd10411, 14;
	add.u64 	%rd10423, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10411, 46;
	shr.b64 	%rhs, %rd10411, 18;
	add.u64 	%rd10424, %lhs, %rhs;
	}
	xor.b64  	%rd10425, %rd10423, %rd10424;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10411, 23;
	shr.b64 	%rhs, %rd10411, 41;
	add.u64 	%rd10426, %lhs, %rhs;
	}
	xor.b64  	%rd10427, %rd10425, %rd10426;
	xor.b64  	%rd10428, %rd10387, %rd10363;
	and.b64  	%rd10429, %rd10411, %rd10428;
	xor.b64  	%rd10430, %rd10429, %rd10363;
	add.s64 	%rd10431, %rd10117, %rd10339;
	add.s64 	%rd10432, %rd10431, %rd10430;
	add.s64 	%rd10433, %rd10432, %rd10427;
	add.s64 	%rd10434, %rd10433, -8878714635349349518;
	add.s64 	%rd10435, %rd10434, %rd10350;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10422, 36;
	shr.b64 	%rhs, %rd10422, 28;
	add.u64 	%rd10436, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10422, 30;
	shr.b64 	%rhs, %rd10422, 34;
	add.u64 	%rd10437, %lhs, %rhs;
	}
	xor.b64  	%rd10438, %rd10436, %rd10437;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10422, 25;
	shr.b64 	%rhs, %rd10422, 39;
	add.u64 	%rd10439, %lhs, %rhs;
	}
	xor.b64  	%rd10440, %rd10438, %rd10439;
	and.b64  	%rd10441, %rd10422, %rd10398;
	xor.b64  	%rd10442, %rd10422, %rd10398;
	and.b64  	%rd10443, %rd10442, %rd10374;
	or.b64  	%rd10444, %rd10443, %rd10441;
	add.s64 	%rd10445, %rd10444, %rd10440;
	add.s64 	%rd10446, %rd10445, %rd10434;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10435, 50;
	shr.b64 	%rhs, %rd10435, 14;
	add.u64 	%rd10447, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10435, 46;
	shr.b64 	%rhs, %rd10435, 18;
	add.u64 	%rd10448, %lhs, %rhs;
	}
	xor.b64  	%rd10449, %rd10447, %rd10448;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10435, 23;
	shr.b64 	%rhs, %rd10435, 41;
	add.u64 	%rd10450, %lhs, %rhs;
	}
	xor.b64  	%rd10451, %rd10449, %rd10450;
	xor.b64  	%rd10452, %rd10411, %rd10387;
	and.b64  	%rd10453, %rd10435, %rd10452;
	xor.b64  	%rd10454, %rd10453, %rd10387;
	add.s64 	%rd10455, %rd10130, %rd10363;
	add.s64 	%rd10456, %rd10455, %rd10454;
	add.s64 	%rd10457, %rd10456, %rd10451;
	add.s64 	%rd10458, %rd10457, -8302665154208450068;
	add.s64 	%rd10459, %rd10458, %rd10374;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10446, 36;
	shr.b64 	%rhs, %rd10446, 28;
	add.u64 	%rd10460, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10446, 30;
	shr.b64 	%rhs, %rd10446, 34;
	add.u64 	%rd10461, %lhs, %rhs;
	}
	xor.b64  	%rd10462, %rd10460, %rd10461;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10446, 25;
	shr.b64 	%rhs, %rd10446, 39;
	add.u64 	%rd10463, %lhs, %rhs;
	}
	xor.b64  	%rd10464, %rd10462, %rd10463;
	and.b64  	%rd10465, %rd10446, %rd10422;
	xor.b64  	%rd10466, %rd10446, %rd10422;
	and.b64  	%rd10467, %rd10466, %rd10398;
	or.b64  	%rd10468, %rd10467, %rd10465;
	add.s64 	%rd10469, %rd10468, %rd10464;
	add.s64 	%rd10470, %rd10469, %rd10458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10459, 50;
	shr.b64 	%rhs, %rd10459, 14;
	add.u64 	%rd10471, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10459, 46;
	shr.b64 	%rhs, %rd10459, 18;
	add.u64 	%rd10472, %lhs, %rhs;
	}
	xor.b64  	%rd10473, %rd10471, %rd10472;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10459, 23;
	shr.b64 	%rhs, %rd10459, 41;
	add.u64 	%rd10474, %lhs, %rhs;
	}
	xor.b64  	%rd10475, %rd10473, %rd10474;
	xor.b64  	%rd10476, %rd10435, %rd10411;
	and.b64  	%rd10477, %rd10459, %rd10476;
	xor.b64  	%rd10478, %rd10477, %rd10411;
	add.s64 	%rd10479, %rd10143, %rd10387;
	add.s64 	%rd10480, %rd10479, %rd10478;
	add.s64 	%rd10481, %rd10480, %rd10475;
	add.s64 	%rd10482, %rd10481, -8016688836872298968;
	add.s64 	%rd10483, %rd10482, %rd10398;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10470, 36;
	shr.b64 	%rhs, %rd10470, 28;
	add.u64 	%rd10484, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10470, 30;
	shr.b64 	%rhs, %rd10470, 34;
	add.u64 	%rd10485, %lhs, %rhs;
	}
	xor.b64  	%rd10486, %rd10484, %rd10485;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10470, 25;
	shr.b64 	%rhs, %rd10470, 39;
	add.u64 	%rd10487, %lhs, %rhs;
	}
	xor.b64  	%rd10488, %rd10486, %rd10487;
	and.b64  	%rd10489, %rd10470, %rd10446;
	xor.b64  	%rd10490, %rd10470, %rd10446;
	and.b64  	%rd10491, %rd10490, %rd10422;
	or.b64  	%rd10492, %rd10491, %rd10489;
	add.s64 	%rd10493, %rd10492, %rd10488;
	add.s64 	%rd10494, %rd10493, %rd10482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10483, 50;
	shr.b64 	%rhs, %rd10483, 14;
	add.u64 	%rd10495, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10483, 46;
	shr.b64 	%rhs, %rd10483, 18;
	add.u64 	%rd10496, %lhs, %rhs;
	}
	xor.b64  	%rd10497, %rd10495, %rd10496;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10483, 23;
	shr.b64 	%rhs, %rd10483, 41;
	add.u64 	%rd10498, %lhs, %rhs;
	}
	xor.b64  	%rd10499, %rd10497, %rd10498;
	xor.b64  	%rd10500, %rd10459, %rd10435;
	and.b64  	%rd10501, %rd10483, %rd10500;
	xor.b64  	%rd10502, %rd10501, %rd10435;
	add.s64 	%rd10503, %rd10156, %rd10411;
	add.s64 	%rd10504, %rd10503, %rd10502;
	add.s64 	%rd10505, %rd10504, %rd10499;
	add.s64 	%rd10506, %rd10505, -6606660893046293015;
	add.s64 	%rd10507, %rd10506, %rd10422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10494, 36;
	shr.b64 	%rhs, %rd10494, 28;
	add.u64 	%rd10508, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10494, 30;
	shr.b64 	%rhs, %rd10494, 34;
	add.u64 	%rd10509, %lhs, %rhs;
	}
	xor.b64  	%rd10510, %rd10508, %rd10509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10494, 25;
	shr.b64 	%rhs, %rd10494, 39;
	add.u64 	%rd10511, %lhs, %rhs;
	}
	xor.b64  	%rd10512, %rd10510, %rd10511;
	and.b64  	%rd10513, %rd10494, %rd10470;
	xor.b64  	%rd10514, %rd10494, %rd10470;
	and.b64  	%rd10515, %rd10514, %rd10446;
	or.b64  	%rd10516, %rd10515, %rd10513;
	add.s64 	%rd10517, %rd10516, %rd10512;
	add.s64 	%rd10518, %rd10517, %rd10506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10507, 50;
	shr.b64 	%rhs, %rd10507, 14;
	add.u64 	%rd10519, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10507, 46;
	shr.b64 	%rhs, %rd10507, 18;
	add.u64 	%rd10520, %lhs, %rhs;
	}
	xor.b64  	%rd10521, %rd10519, %rd10520;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10507, 23;
	shr.b64 	%rhs, %rd10507, 41;
	add.u64 	%rd10522, %lhs, %rhs;
	}
	xor.b64  	%rd10523, %rd10521, %rd10522;
	xor.b64  	%rd10524, %rd10483, %rd10459;
	and.b64  	%rd10525, %rd10507, %rd10524;
	xor.b64  	%rd10526, %rd10525, %rd10459;
	add.s64 	%rd10527, %rd10169, %rd10435;
	add.s64 	%rd10528, %rd10527, %rd10526;
	add.s64 	%rd10529, %rd10528, %rd10523;
	add.s64 	%rd10530, %rd10529, -4685533653050689259;
	add.s64 	%rd10531, %rd10530, %rd10446;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10518, 36;
	shr.b64 	%rhs, %rd10518, 28;
	add.u64 	%rd10532, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10518, 30;
	shr.b64 	%rhs, %rd10518, 34;
	add.u64 	%rd10533, %lhs, %rhs;
	}
	xor.b64  	%rd10534, %rd10532, %rd10533;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10518, 25;
	shr.b64 	%rhs, %rd10518, 39;
	add.u64 	%rd10535, %lhs, %rhs;
	}
	xor.b64  	%rd10536, %rd10534, %rd10535;
	and.b64  	%rd10537, %rd10518, %rd10494;
	xor.b64  	%rd10538, %rd10518, %rd10494;
	and.b64  	%rd10539, %rd10538, %rd10470;
	or.b64  	%rd10540, %rd10539, %rd10537;
	add.s64 	%rd10541, %rd10540, %rd10536;
	add.s64 	%rd10542, %rd10541, %rd10530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10531, 50;
	shr.b64 	%rhs, %rd10531, 14;
	add.u64 	%rd10543, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10531, 46;
	shr.b64 	%rhs, %rd10531, 18;
	add.u64 	%rd10544, %lhs, %rhs;
	}
	xor.b64  	%rd10545, %rd10543, %rd10544;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10531, 23;
	shr.b64 	%rhs, %rd10531, 41;
	add.u64 	%rd10546, %lhs, %rhs;
	}
	xor.b64  	%rd10547, %rd10545, %rd10546;
	xor.b64  	%rd10548, %rd10507, %rd10483;
	and.b64  	%rd10549, %rd10531, %rd10548;
	xor.b64  	%rd10550, %rd10549, %rd10483;
	add.s64 	%rd10551, %rd10182, %rd10459;
	add.s64 	%rd10552, %rd10551, %rd10550;
	add.s64 	%rd10553, %rd10552, %rd10547;
	add.s64 	%rd10554, %rd10553, -4147400797238176981;
	add.s64 	%rd10555, %rd10554, %rd10470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10542, 36;
	shr.b64 	%rhs, %rd10542, 28;
	add.u64 	%rd10556, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10542, 30;
	shr.b64 	%rhs, %rd10542, 34;
	add.u64 	%rd10557, %lhs, %rhs;
	}
	xor.b64  	%rd10558, %rd10556, %rd10557;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10542, 25;
	shr.b64 	%rhs, %rd10542, 39;
	add.u64 	%rd10559, %lhs, %rhs;
	}
	xor.b64  	%rd10560, %rd10558, %rd10559;
	and.b64  	%rd10561, %rd10542, %rd10518;
	xor.b64  	%rd10562, %rd10542, %rd10518;
	and.b64  	%rd10563, %rd10562, %rd10494;
	or.b64  	%rd10564, %rd10563, %rd10561;
	add.s64 	%rd10565, %rd10564, %rd10560;
	add.s64 	%rd10566, %rd10565, %rd10554;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10169, 45;
	shr.b64 	%rhs, %rd10169, 19;
	add.u64 	%rd10567, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10169, 3;
	shr.b64 	%rhs, %rd10169, 61;
	add.u64 	%rd10568, %lhs, %rhs;
	}
	xor.b64  	%rd10569, %rd10567, %rd10568;
	shr.u64 	%rd10570, %rd10169, 6;
	xor.b64  	%rd10571, %rd10569, %rd10570;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10000, 63;
	shr.b64 	%rhs, %rd10000, 1;
	add.u64 	%rd10572, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10000, 56;
	shr.b64 	%rhs, %rd10000, 8;
	add.u64 	%rd10573, %lhs, %rhs;
	}
	xor.b64  	%rd10574, %rd10572, %rd10573;
	shr.u64 	%rd10575, %rd10000, 7;
	xor.b64  	%rd10576, %rd10574, %rd10575;
	add.s64 	%rd10577, %rd10576, %rd9987;
	add.s64 	%rd10578, %rd10577, %rd10104;
	add.s64 	%rd10579, %rd10578, %rd10571;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10182, 45;
	shr.b64 	%rhs, %rd10182, 19;
	add.u64 	%rd10580, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10182, 3;
	shr.b64 	%rhs, %rd10182, 61;
	add.u64 	%rd10581, %lhs, %rhs;
	}
	xor.b64  	%rd10582, %rd10580, %rd10581;
	shr.u64 	%rd10583, %rd10182, 6;
	xor.b64  	%rd10584, %rd10582, %rd10583;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10013, 63;
	shr.b64 	%rhs, %rd10013, 1;
	add.u64 	%rd10585, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10013, 56;
	shr.b64 	%rhs, %rd10013, 8;
	add.u64 	%rd10586, %lhs, %rhs;
	}
	xor.b64  	%rd10587, %rd10585, %rd10586;
	shr.u64 	%rd10588, %rd10013, 7;
	xor.b64  	%rd10589, %rd10587, %rd10588;
	add.s64 	%rd10590, %rd10589, %rd10000;
	add.s64 	%rd10591, %rd10590, %rd10117;
	add.s64 	%rd10592, %rd10591, %rd10584;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10579, 45;
	shr.b64 	%rhs, %rd10579, 19;
	add.u64 	%rd10593, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10579, 3;
	shr.b64 	%rhs, %rd10579, 61;
	add.u64 	%rd10594, %lhs, %rhs;
	}
	xor.b64  	%rd10595, %rd10593, %rd10594;
	shr.u64 	%rd10596, %rd10579, 6;
	xor.b64  	%rd10597, %rd10595, %rd10596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10026, 63;
	shr.b64 	%rhs, %rd10026, 1;
	add.u64 	%rd10598, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10026, 56;
	shr.b64 	%rhs, %rd10026, 8;
	add.u64 	%rd10599, %lhs, %rhs;
	}
	xor.b64  	%rd10600, %rd10598, %rd10599;
	shr.u64 	%rd10601, %rd10026, 7;
	xor.b64  	%rd10602, %rd10600, %rd10601;
	add.s64 	%rd10603, %rd10602, %rd10013;
	add.s64 	%rd10604, %rd10603, %rd10130;
	add.s64 	%rd10605, %rd10604, %rd10597;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10592, 45;
	shr.b64 	%rhs, %rd10592, 19;
	add.u64 	%rd10606, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10592, 3;
	shr.b64 	%rhs, %rd10592, 61;
	add.u64 	%rd10607, %lhs, %rhs;
	}
	xor.b64  	%rd10608, %rd10606, %rd10607;
	shr.u64 	%rd10609, %rd10592, 6;
	xor.b64  	%rd10610, %rd10608, %rd10609;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10039, 63;
	shr.b64 	%rhs, %rd10039, 1;
	add.u64 	%rd10611, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10039, 56;
	shr.b64 	%rhs, %rd10039, 8;
	add.u64 	%rd10612, %lhs, %rhs;
	}
	xor.b64  	%rd10613, %rd10611, %rd10612;
	shr.u64 	%rd10614, %rd10039, 7;
	xor.b64  	%rd10615, %rd10613, %rd10614;
	add.s64 	%rd10616, %rd10615, %rd10026;
	add.s64 	%rd10617, %rd10616, %rd10143;
	add.s64 	%rd10618, %rd10617, %rd10610;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10605, 45;
	shr.b64 	%rhs, %rd10605, 19;
	add.u64 	%rd10619, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10605, 3;
	shr.b64 	%rhs, %rd10605, 61;
	add.u64 	%rd10620, %lhs, %rhs;
	}
	xor.b64  	%rd10621, %rd10619, %rd10620;
	shr.u64 	%rd10622, %rd10605, 6;
	xor.b64  	%rd10623, %rd10621, %rd10622;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10052, 63;
	shr.b64 	%rhs, %rd10052, 1;
	add.u64 	%rd10624, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10052, 56;
	shr.b64 	%rhs, %rd10052, 8;
	add.u64 	%rd10625, %lhs, %rhs;
	}
	xor.b64  	%rd10626, %rd10624, %rd10625;
	shr.u64 	%rd10627, %rd10052, 7;
	xor.b64  	%rd10628, %rd10626, %rd10627;
	add.s64 	%rd10629, %rd10628, %rd10039;
	add.s64 	%rd10630, %rd10629, %rd10156;
	add.s64 	%rd10631, %rd10630, %rd10623;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10618, 45;
	shr.b64 	%rhs, %rd10618, 19;
	add.u64 	%rd10632, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10618, 3;
	shr.b64 	%rhs, %rd10618, 61;
	add.u64 	%rd10633, %lhs, %rhs;
	}
	xor.b64  	%rd10634, %rd10632, %rd10633;
	shr.u64 	%rd10635, %rd10618, 6;
	xor.b64  	%rd10636, %rd10634, %rd10635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10065, 63;
	shr.b64 	%rhs, %rd10065, 1;
	add.u64 	%rd10637, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10065, 56;
	shr.b64 	%rhs, %rd10065, 8;
	add.u64 	%rd10638, %lhs, %rhs;
	}
	xor.b64  	%rd10639, %rd10637, %rd10638;
	shr.u64 	%rd10640, %rd10065, 7;
	xor.b64  	%rd10641, %rd10639, %rd10640;
	add.s64 	%rd10642, %rd10641, %rd10052;
	add.s64 	%rd10643, %rd10642, %rd10169;
	add.s64 	%rd10644, %rd10643, %rd10636;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10631, 45;
	shr.b64 	%rhs, %rd10631, 19;
	add.u64 	%rd10645, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10631, 3;
	shr.b64 	%rhs, %rd10631, 61;
	add.u64 	%rd10646, %lhs, %rhs;
	}
	xor.b64  	%rd10647, %rd10645, %rd10646;
	shr.u64 	%rd10648, %rd10631, 6;
	xor.b64  	%rd10649, %rd10647, %rd10648;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10078, 63;
	shr.b64 	%rhs, %rd10078, 1;
	add.u64 	%rd10650, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10078, 56;
	shr.b64 	%rhs, %rd10078, 8;
	add.u64 	%rd10651, %lhs, %rhs;
	}
	xor.b64  	%rd10652, %rd10650, %rd10651;
	shr.u64 	%rd10653, %rd10078, 7;
	xor.b64  	%rd10654, %rd10652, %rd10653;
	add.s64 	%rd10655, %rd10654, %rd10065;
	add.s64 	%rd10656, %rd10655, %rd10182;
	add.s64 	%rd10657, %rd10656, %rd10649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10644, 45;
	shr.b64 	%rhs, %rd10644, 19;
	add.u64 	%rd10658, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10644, 3;
	shr.b64 	%rhs, %rd10644, 61;
	add.u64 	%rd10659, %lhs, %rhs;
	}
	xor.b64  	%rd10660, %rd10658, %rd10659;
	shr.u64 	%rd10661, %rd10644, 6;
	xor.b64  	%rd10662, %rd10660, %rd10661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10091, 63;
	shr.b64 	%rhs, %rd10091, 1;
	add.u64 	%rd10663, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10091, 56;
	shr.b64 	%rhs, %rd10091, 8;
	add.u64 	%rd10664, %lhs, %rhs;
	}
	xor.b64  	%rd10665, %rd10663, %rd10664;
	shr.u64 	%rd10666, %rd10091, 7;
	xor.b64  	%rd10667, %rd10665, %rd10666;
	add.s64 	%rd10668, %rd10667, %rd10078;
	add.s64 	%rd10669, %rd10668, %rd10579;
	add.s64 	%rd10670, %rd10669, %rd10662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10657, 45;
	shr.b64 	%rhs, %rd10657, 19;
	add.u64 	%rd10671, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10657, 3;
	shr.b64 	%rhs, %rd10657, 61;
	add.u64 	%rd10672, %lhs, %rhs;
	}
	xor.b64  	%rd10673, %rd10671, %rd10672;
	shr.u64 	%rd10674, %rd10657, 6;
	xor.b64  	%rd10675, %rd10673, %rd10674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10104, 63;
	shr.b64 	%rhs, %rd10104, 1;
	add.u64 	%rd10676, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10104, 56;
	shr.b64 	%rhs, %rd10104, 8;
	add.u64 	%rd10677, %lhs, %rhs;
	}
	xor.b64  	%rd10678, %rd10676, %rd10677;
	shr.u64 	%rd10679, %rd10104, 7;
	xor.b64  	%rd10680, %rd10678, %rd10679;
	add.s64 	%rd10681, %rd10680, %rd10091;
	add.s64 	%rd10682, %rd10681, %rd10592;
	add.s64 	%rd10683, %rd10682, %rd10675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10670, 45;
	shr.b64 	%rhs, %rd10670, 19;
	add.u64 	%rd10684, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10670, 3;
	shr.b64 	%rhs, %rd10670, 61;
	add.u64 	%rd10685, %lhs, %rhs;
	}
	xor.b64  	%rd10686, %rd10684, %rd10685;
	shr.u64 	%rd10687, %rd10670, 6;
	xor.b64  	%rd10688, %rd10686, %rd10687;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10117, 63;
	shr.b64 	%rhs, %rd10117, 1;
	add.u64 	%rd10689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10117, 56;
	shr.b64 	%rhs, %rd10117, 8;
	add.u64 	%rd10690, %lhs, %rhs;
	}
	xor.b64  	%rd10691, %rd10689, %rd10690;
	shr.u64 	%rd10692, %rd10117, 7;
	xor.b64  	%rd10693, %rd10691, %rd10692;
	add.s64 	%rd10694, %rd10693, %rd10104;
	add.s64 	%rd10695, %rd10694, %rd10605;
	add.s64 	%rd10696, %rd10695, %rd10688;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10683, 45;
	shr.b64 	%rhs, %rd10683, 19;
	add.u64 	%rd10697, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10683, 3;
	shr.b64 	%rhs, %rd10683, 61;
	add.u64 	%rd10698, %lhs, %rhs;
	}
	xor.b64  	%rd10699, %rd10697, %rd10698;
	shr.u64 	%rd10700, %rd10683, 6;
	xor.b64  	%rd10701, %rd10699, %rd10700;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10130, 63;
	shr.b64 	%rhs, %rd10130, 1;
	add.u64 	%rd10702, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10130, 56;
	shr.b64 	%rhs, %rd10130, 8;
	add.u64 	%rd10703, %lhs, %rhs;
	}
	xor.b64  	%rd10704, %rd10702, %rd10703;
	shr.u64 	%rd10705, %rd10130, 7;
	xor.b64  	%rd10706, %rd10704, %rd10705;
	add.s64 	%rd10707, %rd10706, %rd10117;
	add.s64 	%rd10708, %rd10707, %rd10618;
	add.s64 	%rd10709, %rd10708, %rd10701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10696, 45;
	shr.b64 	%rhs, %rd10696, 19;
	add.u64 	%rd10710, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10696, 3;
	shr.b64 	%rhs, %rd10696, 61;
	add.u64 	%rd10711, %lhs, %rhs;
	}
	xor.b64  	%rd10712, %rd10710, %rd10711;
	shr.u64 	%rd10713, %rd10696, 6;
	xor.b64  	%rd10714, %rd10712, %rd10713;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10143, 63;
	shr.b64 	%rhs, %rd10143, 1;
	add.u64 	%rd10715, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10143, 56;
	shr.b64 	%rhs, %rd10143, 8;
	add.u64 	%rd10716, %lhs, %rhs;
	}
	xor.b64  	%rd10717, %rd10715, %rd10716;
	shr.u64 	%rd10718, %rd10143, 7;
	xor.b64  	%rd10719, %rd10717, %rd10718;
	add.s64 	%rd10720, %rd10719, %rd10130;
	add.s64 	%rd10721, %rd10720, %rd10631;
	add.s64 	%rd10722, %rd10721, %rd10714;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10709, 45;
	shr.b64 	%rhs, %rd10709, 19;
	add.u64 	%rd10723, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10709, 3;
	shr.b64 	%rhs, %rd10709, 61;
	add.u64 	%rd10724, %lhs, %rhs;
	}
	xor.b64  	%rd10725, %rd10723, %rd10724;
	shr.u64 	%rd10726, %rd10709, 6;
	xor.b64  	%rd10727, %rd10725, %rd10726;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10156, 63;
	shr.b64 	%rhs, %rd10156, 1;
	add.u64 	%rd10728, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10156, 56;
	shr.b64 	%rhs, %rd10156, 8;
	add.u64 	%rd10729, %lhs, %rhs;
	}
	xor.b64  	%rd10730, %rd10728, %rd10729;
	shr.u64 	%rd10731, %rd10156, 7;
	xor.b64  	%rd10732, %rd10730, %rd10731;
	add.s64 	%rd10733, %rd10732, %rd10143;
	add.s64 	%rd10734, %rd10733, %rd10644;
	add.s64 	%rd10735, %rd10734, %rd10727;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10722, 45;
	shr.b64 	%rhs, %rd10722, 19;
	add.u64 	%rd10736, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10722, 3;
	shr.b64 	%rhs, %rd10722, 61;
	add.u64 	%rd10737, %lhs, %rhs;
	}
	xor.b64  	%rd10738, %rd10736, %rd10737;
	shr.u64 	%rd10739, %rd10722, 6;
	xor.b64  	%rd10740, %rd10738, %rd10739;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10169, 63;
	shr.b64 	%rhs, %rd10169, 1;
	add.u64 	%rd10741, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10169, 56;
	shr.b64 	%rhs, %rd10169, 8;
	add.u64 	%rd10742, %lhs, %rhs;
	}
	xor.b64  	%rd10743, %rd10741, %rd10742;
	shr.u64 	%rd10744, %rd10169, 7;
	xor.b64  	%rd10745, %rd10743, %rd10744;
	add.s64 	%rd10746, %rd10745, %rd10156;
	add.s64 	%rd10747, %rd10746, %rd10657;
	add.s64 	%rd10748, %rd10747, %rd10740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10735, 45;
	shr.b64 	%rhs, %rd10735, 19;
	add.u64 	%rd10749, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10735, 3;
	shr.b64 	%rhs, %rd10735, 61;
	add.u64 	%rd10750, %lhs, %rhs;
	}
	xor.b64  	%rd10751, %rd10749, %rd10750;
	shr.u64 	%rd10752, %rd10735, 6;
	xor.b64  	%rd10753, %rd10751, %rd10752;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10182, 63;
	shr.b64 	%rhs, %rd10182, 1;
	add.u64 	%rd10754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10182, 56;
	shr.b64 	%rhs, %rd10182, 8;
	add.u64 	%rd10755, %lhs, %rhs;
	}
	xor.b64  	%rd10756, %rd10754, %rd10755;
	shr.u64 	%rd10757, %rd10182, 7;
	xor.b64  	%rd10758, %rd10756, %rd10757;
	add.s64 	%rd10759, %rd10758, %rd10169;
	add.s64 	%rd10760, %rd10759, %rd10670;
	add.s64 	%rd10761, %rd10760, %rd10753;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10748, 45;
	shr.b64 	%rhs, %rd10748, 19;
	add.u64 	%rd10762, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10748, 3;
	shr.b64 	%rhs, %rd10748, 61;
	add.u64 	%rd10763, %lhs, %rhs;
	}
	xor.b64  	%rd10764, %rd10762, %rd10763;
	shr.u64 	%rd10765, %rd10748, 6;
	xor.b64  	%rd10766, %rd10764, %rd10765;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10579, 63;
	shr.b64 	%rhs, %rd10579, 1;
	add.u64 	%rd10767, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10579, 56;
	shr.b64 	%rhs, %rd10579, 8;
	add.u64 	%rd10768, %lhs, %rhs;
	}
	xor.b64  	%rd10769, %rd10767, %rd10768;
	shr.u64 	%rd10770, %rd10579, 7;
	xor.b64  	%rd10771, %rd10769, %rd10770;
	add.s64 	%rd10772, %rd10771, %rd10182;
	add.s64 	%rd10773, %rd10772, %rd10683;
	add.s64 	%rd10774, %rd10773, %rd10766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10555, 50;
	shr.b64 	%rhs, %rd10555, 14;
	add.u64 	%rd10775, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10555, 46;
	shr.b64 	%rhs, %rd10555, 18;
	add.u64 	%rd10776, %lhs, %rhs;
	}
	xor.b64  	%rd10777, %rd10775, %rd10776;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10555, 23;
	shr.b64 	%rhs, %rd10555, 41;
	add.u64 	%rd10778, %lhs, %rhs;
	}
	xor.b64  	%rd10779, %rd10777, %rd10778;
	xor.b64  	%rd10780, %rd10531, %rd10507;
	and.b64  	%rd10781, %rd10555, %rd10780;
	xor.b64  	%rd10782, %rd10781, %rd10507;
	add.s64 	%rd10783, %rd10782, %rd10483;
	add.s64 	%rd10784, %rd10783, %rd10779;
	add.s64 	%rd10785, %rd10784, %rd10579;
	add.s64 	%rd10786, %rd10785, -3880063495543823972;
	add.s64 	%rd10787, %rd10786, %rd10494;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10566, 36;
	shr.b64 	%rhs, %rd10566, 28;
	add.u64 	%rd10788, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10566, 30;
	shr.b64 	%rhs, %rd10566, 34;
	add.u64 	%rd10789, %lhs, %rhs;
	}
	xor.b64  	%rd10790, %rd10788, %rd10789;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10566, 25;
	shr.b64 	%rhs, %rd10566, 39;
	add.u64 	%rd10791, %lhs, %rhs;
	}
	xor.b64  	%rd10792, %rd10790, %rd10791;
	and.b64  	%rd10793, %rd10566, %rd10542;
	xor.b64  	%rd10794, %rd10566, %rd10542;
	and.b64  	%rd10795, %rd10794, %rd10518;
	or.b64  	%rd10796, %rd10795, %rd10793;
	add.s64 	%rd10797, %rd10796, %rd10792;
	add.s64 	%rd10798, %rd10797, %rd10786;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10787, 50;
	shr.b64 	%rhs, %rd10787, 14;
	add.u64 	%rd10799, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10787, 46;
	shr.b64 	%rhs, %rd10787, 18;
	add.u64 	%rd10800, %lhs, %rhs;
	}
	xor.b64  	%rd10801, %rd10799, %rd10800;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10787, 23;
	shr.b64 	%rhs, %rd10787, 41;
	add.u64 	%rd10802, %lhs, %rhs;
	}
	xor.b64  	%rd10803, %rd10801, %rd10802;
	xor.b64  	%rd10804, %rd10555, %rd10531;
	and.b64  	%rd10805, %rd10787, %rd10804;
	xor.b64  	%rd10806, %rd10805, %rd10531;
	add.s64 	%rd10807, %rd10592, %rd10507;
	add.s64 	%rd10808, %rd10807, %rd10806;
	add.s64 	%rd10809, %rd10808, %rd10803;
	add.s64 	%rd10810, %rd10809, -3348786107499101689;
	add.s64 	%rd10811, %rd10810, %rd10518;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10798, 36;
	shr.b64 	%rhs, %rd10798, 28;
	add.u64 	%rd10812, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10798, 30;
	shr.b64 	%rhs, %rd10798, 34;
	add.u64 	%rd10813, %lhs, %rhs;
	}
	xor.b64  	%rd10814, %rd10812, %rd10813;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10798, 25;
	shr.b64 	%rhs, %rd10798, 39;
	add.u64 	%rd10815, %lhs, %rhs;
	}
	xor.b64  	%rd10816, %rd10814, %rd10815;
	and.b64  	%rd10817, %rd10798, %rd10566;
	xor.b64  	%rd10818, %rd10798, %rd10566;
	and.b64  	%rd10819, %rd10818, %rd10542;
	or.b64  	%rd10820, %rd10819, %rd10817;
	add.s64 	%rd10821, %rd10820, %rd10816;
	add.s64 	%rd10822, %rd10821, %rd10810;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10811, 50;
	shr.b64 	%rhs, %rd10811, 14;
	add.u64 	%rd10823, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10811, 46;
	shr.b64 	%rhs, %rd10811, 18;
	add.u64 	%rd10824, %lhs, %rhs;
	}
	xor.b64  	%rd10825, %rd10823, %rd10824;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10811, 23;
	shr.b64 	%rhs, %rd10811, 41;
	add.u64 	%rd10826, %lhs, %rhs;
	}
	xor.b64  	%rd10827, %rd10825, %rd10826;
	xor.b64  	%rd10828, %rd10787, %rd10555;
	and.b64  	%rd10829, %rd10811, %rd10828;
	xor.b64  	%rd10830, %rd10829, %rd10555;
	add.s64 	%rd10831, %rd10605, %rd10531;
	add.s64 	%rd10832, %rd10831, %rd10830;
	add.s64 	%rd10833, %rd10832, %rd10827;
	add.s64 	%rd10834, %rd10833, -1523767162380948706;
	add.s64 	%rd10835, %rd10834, %rd10542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10822, 36;
	shr.b64 	%rhs, %rd10822, 28;
	add.u64 	%rd10836, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10822, 30;
	shr.b64 	%rhs, %rd10822, 34;
	add.u64 	%rd10837, %lhs, %rhs;
	}
	xor.b64  	%rd10838, %rd10836, %rd10837;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10822, 25;
	shr.b64 	%rhs, %rd10822, 39;
	add.u64 	%rd10839, %lhs, %rhs;
	}
	xor.b64  	%rd10840, %rd10838, %rd10839;
	and.b64  	%rd10841, %rd10822, %rd10798;
	xor.b64  	%rd10842, %rd10822, %rd10798;
	and.b64  	%rd10843, %rd10842, %rd10566;
	or.b64  	%rd10844, %rd10843, %rd10841;
	add.s64 	%rd10845, %rd10844, %rd10840;
	add.s64 	%rd10846, %rd10845, %rd10834;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10835, 50;
	shr.b64 	%rhs, %rd10835, 14;
	add.u64 	%rd10847, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10835, 46;
	shr.b64 	%rhs, %rd10835, 18;
	add.u64 	%rd10848, %lhs, %rhs;
	}
	xor.b64  	%rd10849, %rd10847, %rd10848;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10835, 23;
	shr.b64 	%rhs, %rd10835, 41;
	add.u64 	%rd10850, %lhs, %rhs;
	}
	xor.b64  	%rd10851, %rd10849, %rd10850;
	xor.b64  	%rd10852, %rd10811, %rd10787;
	and.b64  	%rd10853, %rd10835, %rd10852;
	xor.b64  	%rd10854, %rd10853, %rd10787;
	add.s64 	%rd10855, %rd10618, %rd10555;
	add.s64 	%rd10856, %rd10855, %rd10854;
	add.s64 	%rd10857, %rd10856, %rd10851;
	add.s64 	%rd10858, %rd10857, -757361751448694408;
	add.s64 	%rd10859, %rd10858, %rd10566;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10846, 36;
	shr.b64 	%rhs, %rd10846, 28;
	add.u64 	%rd10860, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10846, 30;
	shr.b64 	%rhs, %rd10846, 34;
	add.u64 	%rd10861, %lhs, %rhs;
	}
	xor.b64  	%rd10862, %rd10860, %rd10861;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10846, 25;
	shr.b64 	%rhs, %rd10846, 39;
	add.u64 	%rd10863, %lhs, %rhs;
	}
	xor.b64  	%rd10864, %rd10862, %rd10863;
	and.b64  	%rd10865, %rd10846, %rd10822;
	xor.b64  	%rd10866, %rd10846, %rd10822;
	and.b64  	%rd10867, %rd10866, %rd10798;
	or.b64  	%rd10868, %rd10867, %rd10865;
	add.s64 	%rd10869, %rd10868, %rd10864;
	add.s64 	%rd10870, %rd10869, %rd10858;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10859, 50;
	shr.b64 	%rhs, %rd10859, 14;
	add.u64 	%rd10871, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10859, 46;
	shr.b64 	%rhs, %rd10859, 18;
	add.u64 	%rd10872, %lhs, %rhs;
	}
	xor.b64  	%rd10873, %rd10871, %rd10872;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10859, 23;
	shr.b64 	%rhs, %rd10859, 41;
	add.u64 	%rd10874, %lhs, %rhs;
	}
	xor.b64  	%rd10875, %rd10873, %rd10874;
	xor.b64  	%rd10876, %rd10835, %rd10811;
	and.b64  	%rd10877, %rd10859, %rd10876;
	xor.b64  	%rd10878, %rd10877, %rd10811;
	add.s64 	%rd10879, %rd10631, %rd10787;
	add.s64 	%rd10880, %rd10879, %rd10878;
	add.s64 	%rd10881, %rd10880, %rd10875;
	add.s64 	%rd10882, %rd10881, 500013540394364858;
	add.s64 	%rd10883, %rd10882, %rd10798;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10870, 36;
	shr.b64 	%rhs, %rd10870, 28;
	add.u64 	%rd10884, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10870, 30;
	shr.b64 	%rhs, %rd10870, 34;
	add.u64 	%rd10885, %lhs, %rhs;
	}
	xor.b64  	%rd10886, %rd10884, %rd10885;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10870, 25;
	shr.b64 	%rhs, %rd10870, 39;
	add.u64 	%rd10887, %lhs, %rhs;
	}
	xor.b64  	%rd10888, %rd10886, %rd10887;
	and.b64  	%rd10889, %rd10870, %rd10846;
	xor.b64  	%rd10890, %rd10870, %rd10846;
	and.b64  	%rd10891, %rd10890, %rd10822;
	or.b64  	%rd10892, %rd10891, %rd10889;
	add.s64 	%rd10893, %rd10892, %rd10888;
	add.s64 	%rd10894, %rd10893, %rd10882;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10883, 50;
	shr.b64 	%rhs, %rd10883, 14;
	add.u64 	%rd10895, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10883, 46;
	shr.b64 	%rhs, %rd10883, 18;
	add.u64 	%rd10896, %lhs, %rhs;
	}
	xor.b64  	%rd10897, %rd10895, %rd10896;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10883, 23;
	shr.b64 	%rhs, %rd10883, 41;
	add.u64 	%rd10898, %lhs, %rhs;
	}
	xor.b64  	%rd10899, %rd10897, %rd10898;
	xor.b64  	%rd10900, %rd10859, %rd10835;
	and.b64  	%rd10901, %rd10883, %rd10900;
	xor.b64  	%rd10902, %rd10901, %rd10835;
	add.s64 	%rd10903, %rd10644, %rd10811;
	add.s64 	%rd10904, %rd10903, %rd10902;
	add.s64 	%rd10905, %rd10904, %rd10899;
	add.s64 	%rd10906, %rd10905, 748580250866718886;
	add.s64 	%rd10907, %rd10906, %rd10822;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10894, 36;
	shr.b64 	%rhs, %rd10894, 28;
	add.u64 	%rd10908, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10894, 30;
	shr.b64 	%rhs, %rd10894, 34;
	add.u64 	%rd10909, %lhs, %rhs;
	}
	xor.b64  	%rd10910, %rd10908, %rd10909;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10894, 25;
	shr.b64 	%rhs, %rd10894, 39;
	add.u64 	%rd10911, %lhs, %rhs;
	}
	xor.b64  	%rd10912, %rd10910, %rd10911;
	and.b64  	%rd10913, %rd10894, %rd10870;
	xor.b64  	%rd10914, %rd10894, %rd10870;
	and.b64  	%rd10915, %rd10914, %rd10846;
	or.b64  	%rd10916, %rd10915, %rd10913;
	add.s64 	%rd10917, %rd10916, %rd10912;
	add.s64 	%rd10918, %rd10917, %rd10906;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10907, 50;
	shr.b64 	%rhs, %rd10907, 14;
	add.u64 	%rd10919, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10907, 46;
	shr.b64 	%rhs, %rd10907, 18;
	add.u64 	%rd10920, %lhs, %rhs;
	}
	xor.b64  	%rd10921, %rd10919, %rd10920;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10907, 23;
	shr.b64 	%rhs, %rd10907, 41;
	add.u64 	%rd10922, %lhs, %rhs;
	}
	xor.b64  	%rd10923, %rd10921, %rd10922;
	xor.b64  	%rd10924, %rd10883, %rd10859;
	and.b64  	%rd10925, %rd10907, %rd10924;
	xor.b64  	%rd10926, %rd10925, %rd10859;
	add.s64 	%rd10927, %rd10657, %rd10835;
	add.s64 	%rd10928, %rd10927, %rd10926;
	add.s64 	%rd10929, %rd10928, %rd10923;
	add.s64 	%rd10930, %rd10929, 1242879168328830382;
	add.s64 	%rd10931, %rd10930, %rd10846;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10918, 36;
	shr.b64 	%rhs, %rd10918, 28;
	add.u64 	%rd10932, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10918, 30;
	shr.b64 	%rhs, %rd10918, 34;
	add.u64 	%rd10933, %lhs, %rhs;
	}
	xor.b64  	%rd10934, %rd10932, %rd10933;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10918, 25;
	shr.b64 	%rhs, %rd10918, 39;
	add.u64 	%rd10935, %lhs, %rhs;
	}
	xor.b64  	%rd10936, %rd10934, %rd10935;
	and.b64  	%rd10937, %rd10918, %rd10894;
	xor.b64  	%rd10938, %rd10918, %rd10894;
	and.b64  	%rd10939, %rd10938, %rd10870;
	or.b64  	%rd10940, %rd10939, %rd10937;
	add.s64 	%rd10941, %rd10940, %rd10936;
	add.s64 	%rd10942, %rd10941, %rd10930;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10931, 50;
	shr.b64 	%rhs, %rd10931, 14;
	add.u64 	%rd10943, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10931, 46;
	shr.b64 	%rhs, %rd10931, 18;
	add.u64 	%rd10944, %lhs, %rhs;
	}
	xor.b64  	%rd10945, %rd10943, %rd10944;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10931, 23;
	shr.b64 	%rhs, %rd10931, 41;
	add.u64 	%rd10946, %lhs, %rhs;
	}
	xor.b64  	%rd10947, %rd10945, %rd10946;
	xor.b64  	%rd10948, %rd10907, %rd10883;
	and.b64  	%rd10949, %rd10931, %rd10948;
	xor.b64  	%rd10950, %rd10949, %rd10883;
	add.s64 	%rd10951, %rd10670, %rd10859;
	add.s64 	%rd10952, %rd10951, %rd10950;
	add.s64 	%rd10953, %rd10952, %rd10947;
	add.s64 	%rd10954, %rd10953, 1977374033974150939;
	add.s64 	%rd10955, %rd10954, %rd10870;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10942, 36;
	shr.b64 	%rhs, %rd10942, 28;
	add.u64 	%rd10956, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10942, 30;
	shr.b64 	%rhs, %rd10942, 34;
	add.u64 	%rd10957, %lhs, %rhs;
	}
	xor.b64  	%rd10958, %rd10956, %rd10957;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10942, 25;
	shr.b64 	%rhs, %rd10942, 39;
	add.u64 	%rd10959, %lhs, %rhs;
	}
	xor.b64  	%rd10960, %rd10958, %rd10959;
	and.b64  	%rd10961, %rd10942, %rd10918;
	xor.b64  	%rd10962, %rd10942, %rd10918;
	and.b64  	%rd10963, %rd10962, %rd10894;
	or.b64  	%rd10964, %rd10963, %rd10961;
	add.s64 	%rd10965, %rd10964, %rd10960;
	add.s64 	%rd10966, %rd10965, %rd10954;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10955, 50;
	shr.b64 	%rhs, %rd10955, 14;
	add.u64 	%rd10967, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10955, 46;
	shr.b64 	%rhs, %rd10955, 18;
	add.u64 	%rd10968, %lhs, %rhs;
	}
	xor.b64  	%rd10969, %rd10967, %rd10968;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10955, 23;
	shr.b64 	%rhs, %rd10955, 41;
	add.u64 	%rd10970, %lhs, %rhs;
	}
	xor.b64  	%rd10971, %rd10969, %rd10970;
	xor.b64  	%rd10972, %rd10931, %rd10907;
	and.b64  	%rd10973, %rd10955, %rd10972;
	xor.b64  	%rd10974, %rd10973, %rd10907;
	add.s64 	%rd10975, %rd10683, %rd10883;
	add.s64 	%rd10976, %rd10975, %rd10974;
	add.s64 	%rd10977, %rd10976, %rd10971;
	add.s64 	%rd10978, %rd10977, 2944078676154940804;
	add.s64 	%rd10979, %rd10978, %rd10894;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10966, 36;
	shr.b64 	%rhs, %rd10966, 28;
	add.u64 	%rd10980, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10966, 30;
	shr.b64 	%rhs, %rd10966, 34;
	add.u64 	%rd10981, %lhs, %rhs;
	}
	xor.b64  	%rd10982, %rd10980, %rd10981;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10966, 25;
	shr.b64 	%rhs, %rd10966, 39;
	add.u64 	%rd10983, %lhs, %rhs;
	}
	xor.b64  	%rd10984, %rd10982, %rd10983;
	and.b64  	%rd10985, %rd10966, %rd10942;
	xor.b64  	%rd10986, %rd10966, %rd10942;
	and.b64  	%rd10987, %rd10986, %rd10918;
	or.b64  	%rd10988, %rd10987, %rd10985;
	add.s64 	%rd10989, %rd10988, %rd10984;
	add.s64 	%rd10990, %rd10989, %rd10978;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10979, 50;
	shr.b64 	%rhs, %rd10979, 14;
	add.u64 	%rd10991, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10979, 46;
	shr.b64 	%rhs, %rd10979, 18;
	add.u64 	%rd10992, %lhs, %rhs;
	}
	xor.b64  	%rd10993, %rd10991, %rd10992;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10979, 23;
	shr.b64 	%rhs, %rd10979, 41;
	add.u64 	%rd10994, %lhs, %rhs;
	}
	xor.b64  	%rd10995, %rd10993, %rd10994;
	xor.b64  	%rd10996, %rd10955, %rd10931;
	and.b64  	%rd10997, %rd10979, %rd10996;
	xor.b64  	%rd10998, %rd10997, %rd10931;
	add.s64 	%rd10999, %rd10696, %rd10907;
	add.s64 	%rd11000, %rd10999, %rd10998;
	add.s64 	%rd11001, %rd11000, %rd10995;
	add.s64 	%rd11002, %rd11001, 3659926193048069267;
	add.s64 	%rd11003, %rd11002, %rd10918;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10990, 36;
	shr.b64 	%rhs, %rd10990, 28;
	add.u64 	%rd11004, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10990, 30;
	shr.b64 	%rhs, %rd10990, 34;
	add.u64 	%rd11005, %lhs, %rhs;
	}
	xor.b64  	%rd11006, %rd11004, %rd11005;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10990, 25;
	shr.b64 	%rhs, %rd10990, 39;
	add.u64 	%rd11007, %lhs, %rhs;
	}
	xor.b64  	%rd11008, %rd11006, %rd11007;
	and.b64  	%rd11009, %rd10990, %rd10966;
	xor.b64  	%rd11010, %rd10990, %rd10966;
	and.b64  	%rd11011, %rd11010, %rd10942;
	or.b64  	%rd11012, %rd11011, %rd11009;
	add.s64 	%rd11013, %rd11012, %rd11008;
	add.s64 	%rd11014, %rd11013, %rd11002;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11003, 50;
	shr.b64 	%rhs, %rd11003, 14;
	add.u64 	%rd11015, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11003, 46;
	shr.b64 	%rhs, %rd11003, 18;
	add.u64 	%rd11016, %lhs, %rhs;
	}
	xor.b64  	%rd11017, %rd11015, %rd11016;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11003, 23;
	shr.b64 	%rhs, %rd11003, 41;
	add.u64 	%rd11018, %lhs, %rhs;
	}
	xor.b64  	%rd11019, %rd11017, %rd11018;
	xor.b64  	%rd11020, %rd10979, %rd10955;
	and.b64  	%rd11021, %rd11003, %rd11020;
	xor.b64  	%rd11022, %rd11021, %rd10955;
	add.s64 	%rd11023, %rd10709, %rd10931;
	add.s64 	%rd11024, %rd11023, %rd11022;
	add.s64 	%rd11025, %rd11024, %rd11019;
	add.s64 	%rd11026, %rd11025, 4368137639120453308;
	add.s64 	%rd11027, %rd11026, %rd10942;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11014, 36;
	shr.b64 	%rhs, %rd11014, 28;
	add.u64 	%rd11028, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11014, 30;
	shr.b64 	%rhs, %rd11014, 34;
	add.u64 	%rd11029, %lhs, %rhs;
	}
	xor.b64  	%rd11030, %rd11028, %rd11029;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11014, 25;
	shr.b64 	%rhs, %rd11014, 39;
	add.u64 	%rd11031, %lhs, %rhs;
	}
	xor.b64  	%rd11032, %rd11030, %rd11031;
	and.b64  	%rd11033, %rd11014, %rd10990;
	xor.b64  	%rd11034, %rd11014, %rd10990;
	and.b64  	%rd11035, %rd11034, %rd10966;
	or.b64  	%rd11036, %rd11035, %rd11033;
	add.s64 	%rd11037, %rd11036, %rd11032;
	add.s64 	%rd11038, %rd11037, %rd11026;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11027, 50;
	shr.b64 	%rhs, %rd11027, 14;
	add.u64 	%rd11039, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11027, 46;
	shr.b64 	%rhs, %rd11027, 18;
	add.u64 	%rd11040, %lhs, %rhs;
	}
	xor.b64  	%rd11041, %rd11039, %rd11040;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11027, 23;
	shr.b64 	%rhs, %rd11027, 41;
	add.u64 	%rd11042, %lhs, %rhs;
	}
	xor.b64  	%rd11043, %rd11041, %rd11042;
	xor.b64  	%rd11044, %rd11003, %rd10979;
	and.b64  	%rd11045, %rd11027, %rd11044;
	xor.b64  	%rd11046, %rd11045, %rd10979;
	add.s64 	%rd11047, %rd10722, %rd10955;
	add.s64 	%rd11048, %rd11047, %rd11046;
	add.s64 	%rd11049, %rd11048, %rd11043;
	add.s64 	%rd11050, %rd11049, 4836135668995329356;
	add.s64 	%rd11051, %rd11050, %rd10966;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11038, 36;
	shr.b64 	%rhs, %rd11038, 28;
	add.u64 	%rd11052, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11038, 30;
	shr.b64 	%rhs, %rd11038, 34;
	add.u64 	%rd11053, %lhs, %rhs;
	}
	xor.b64  	%rd11054, %rd11052, %rd11053;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11038, 25;
	shr.b64 	%rhs, %rd11038, 39;
	add.u64 	%rd11055, %lhs, %rhs;
	}
	xor.b64  	%rd11056, %rd11054, %rd11055;
	and.b64  	%rd11057, %rd11038, %rd11014;
	xor.b64  	%rd11058, %rd11038, %rd11014;
	and.b64  	%rd11059, %rd11058, %rd10990;
	or.b64  	%rd11060, %rd11059, %rd11057;
	add.s64 	%rd11061, %rd11060, %rd11056;
	add.s64 	%rd11062, %rd11061, %rd11050;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11051, 50;
	shr.b64 	%rhs, %rd11051, 14;
	add.u64 	%rd11063, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11051, 46;
	shr.b64 	%rhs, %rd11051, 18;
	add.u64 	%rd11064, %lhs, %rhs;
	}
	xor.b64  	%rd11065, %rd11063, %rd11064;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11051, 23;
	shr.b64 	%rhs, %rd11051, 41;
	add.u64 	%rd11066, %lhs, %rhs;
	}
	xor.b64  	%rd11067, %rd11065, %rd11066;
	xor.b64  	%rd11068, %rd11027, %rd11003;
	and.b64  	%rd11069, %rd11051, %rd11068;
	xor.b64  	%rd11070, %rd11069, %rd11003;
	add.s64 	%rd11071, %rd10735, %rd10979;
	add.s64 	%rd11072, %rd11071, %rd11070;
	add.s64 	%rd11073, %rd11072, %rd11067;
	add.s64 	%rd11074, %rd11073, 5532061633213252278;
	add.s64 	%rd11075, %rd11074, %rd10990;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11062, 36;
	shr.b64 	%rhs, %rd11062, 28;
	add.u64 	%rd11076, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11062, 30;
	shr.b64 	%rhs, %rd11062, 34;
	add.u64 	%rd11077, %lhs, %rhs;
	}
	xor.b64  	%rd11078, %rd11076, %rd11077;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11062, 25;
	shr.b64 	%rhs, %rd11062, 39;
	add.u64 	%rd11079, %lhs, %rhs;
	}
	xor.b64  	%rd11080, %rd11078, %rd11079;
	and.b64  	%rd11081, %rd11062, %rd11038;
	xor.b64  	%rd11082, %rd11062, %rd11038;
	and.b64  	%rd11083, %rd11082, %rd11014;
	or.b64  	%rd11084, %rd11083, %rd11081;
	add.s64 	%rd11085, %rd11084, %rd11080;
	add.s64 	%rd11086, %rd11085, %rd11074;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11075, 50;
	shr.b64 	%rhs, %rd11075, 14;
	add.u64 	%rd11087, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11075, 46;
	shr.b64 	%rhs, %rd11075, 18;
	add.u64 	%rd11088, %lhs, %rhs;
	}
	xor.b64  	%rd11089, %rd11087, %rd11088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11075, 23;
	shr.b64 	%rhs, %rd11075, 41;
	add.u64 	%rd11090, %lhs, %rhs;
	}
	xor.b64  	%rd11091, %rd11089, %rd11090;
	xor.b64  	%rd11092, %rd11051, %rd11027;
	and.b64  	%rd11093, %rd11075, %rd11092;
	xor.b64  	%rd11094, %rd11093, %rd11027;
	add.s64 	%rd11095, %rd10748, %rd11003;
	add.s64 	%rd11096, %rd11095, %rd11094;
	add.s64 	%rd11097, %rd11096, %rd11091;
	add.s64 	%rd11098, %rd11097, 6448918945643986474;
	add.s64 	%rd11099, %rd11098, %rd11014;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11086, 36;
	shr.b64 	%rhs, %rd11086, 28;
	add.u64 	%rd11100, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11086, 30;
	shr.b64 	%rhs, %rd11086, 34;
	add.u64 	%rd11101, %lhs, %rhs;
	}
	xor.b64  	%rd11102, %rd11100, %rd11101;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11086, 25;
	shr.b64 	%rhs, %rd11086, 39;
	add.u64 	%rd11103, %lhs, %rhs;
	}
	xor.b64  	%rd11104, %rd11102, %rd11103;
	and.b64  	%rd11105, %rd11086, %rd11062;
	xor.b64  	%rd11106, %rd11086, %rd11062;
	and.b64  	%rd11107, %rd11106, %rd11038;
	or.b64  	%rd11108, %rd11107, %rd11105;
	add.s64 	%rd11109, %rd11108, %rd11104;
	add.s64 	%rd11110, %rd11109, %rd11098;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11099, 50;
	shr.b64 	%rhs, %rd11099, 14;
	add.u64 	%rd11111, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11099, 46;
	shr.b64 	%rhs, %rd11099, 18;
	add.u64 	%rd11112, %lhs, %rhs;
	}
	xor.b64  	%rd11113, %rd11111, %rd11112;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11099, 23;
	shr.b64 	%rhs, %rd11099, 41;
	add.u64 	%rd11114, %lhs, %rhs;
	}
	xor.b64  	%rd11115, %rd11113, %rd11114;
	xor.b64  	%rd11116, %rd11075, %rd11051;
	and.b64  	%rd11117, %rd11099, %rd11116;
	xor.b64  	%rd11118, %rd11117, %rd11051;
	add.s64 	%rd11119, %rd10761, %rd11027;
	add.s64 	%rd11120, %rd11119, %rd11118;
	add.s64 	%rd11121, %rd11120, %rd11115;
	add.s64 	%rd11122, %rd11121, 6902733635092675308;
	add.s64 	%rd11123, %rd11122, %rd11038;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11110, 36;
	shr.b64 	%rhs, %rd11110, 28;
	add.u64 	%rd11124, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11110, 30;
	shr.b64 	%rhs, %rd11110, 34;
	add.u64 	%rd11125, %lhs, %rhs;
	}
	xor.b64  	%rd11126, %rd11124, %rd11125;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11110, 25;
	shr.b64 	%rhs, %rd11110, 39;
	add.u64 	%rd11127, %lhs, %rhs;
	}
	xor.b64  	%rd11128, %rd11126, %rd11127;
	and.b64  	%rd11129, %rd11110, %rd11086;
	xor.b64  	%rd11130, %rd11110, %rd11086;
	and.b64  	%rd11131, %rd11130, %rd11062;
	or.b64  	%rd11132, %rd11131, %rd11129;
	add.s64 	%rd11133, %rd11132, %rd11128;
	add.s64 	%rd11134, %rd11133, %rd11122;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11123, 50;
	shr.b64 	%rhs, %rd11123, 14;
	add.u64 	%rd11135, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11123, 46;
	shr.b64 	%rhs, %rd11123, 18;
	add.u64 	%rd11136, %lhs, %rhs;
	}
	xor.b64  	%rd11137, %rd11135, %rd11136;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11123, 23;
	shr.b64 	%rhs, %rd11123, 41;
	add.u64 	%rd11138, %lhs, %rhs;
	}
	xor.b64  	%rd11139, %rd11137, %rd11138;
	xor.b64  	%rd11140, %rd11099, %rd11075;
	and.b64  	%rd11141, %rd11123, %rd11140;
	xor.b64  	%rd11142, %rd11141, %rd11075;
	add.s64 	%rd11143, %rd10774, %rd11051;
	add.s64 	%rd11144, %rd11143, %rd11142;
	add.s64 	%rd11145, %rd11144, %rd11139;
	add.s64 	%rd11146, %rd11145, 7801388544844847127;
	add.s64 	%rd11147, %rd11146, %rd11062;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11134, 36;
	shr.b64 	%rhs, %rd11134, 28;
	add.u64 	%rd11148, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11134, 30;
	shr.b64 	%rhs, %rd11134, 34;
	add.u64 	%rd11149, %lhs, %rhs;
	}
	xor.b64  	%rd11150, %rd11148, %rd11149;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11134, 25;
	shr.b64 	%rhs, %rd11134, 39;
	add.u64 	%rd11151, %lhs, %rhs;
	}
	xor.b64  	%rd11152, %rd11150, %rd11151;
	and.b64  	%rd11153, %rd11134, %rd11110;
	xor.b64  	%rd11154, %rd11134, %rd11110;
	and.b64  	%rd11155, %rd11154, %rd11086;
	or.b64  	%rd11156, %rd11155, %rd11153;
	add.s64 	%rd11157, %rd11156, %rd11152;
	add.s64 	%rd11158, %rd11157, %rd11146;
	add.s64 	%rd11172, %rd11172, %rd11075;
	add.s64 	%rd11179, %rd11179, %rd11158;
	add.s64 	%rd11178, %rd11178, %rd11134;
	add.s64 	%rd11177, %rd11177, %rd11110;
	add.s64 	%rd11176, %rd11176, %rd11086;
	add.s64 	%rd11175, %rd11175, %rd11147;
	add.s64 	%rd11174, %rd11174, %rd11123;
	add.s64 	%rd11173, %rd11173, %rd11099;
	add.s32 	%r265, %r265, 32;

$L__BB2_2:
	mul.wide.s32 	%rd64, %r265, 4;
	add.s64 	%rd65, %rd63, %rd64;
	ld.global.u32 	%r5, [%rd65];
	ld.global.u32 	%r6, [%rd65+4];
	ld.global.u32 	%r7, [%rd65+8];
	ld.global.u32 	%r8, [%rd65+12];
	ld.global.u32 	%r9, [%rd65+16];
	ld.global.u32 	%r10, [%rd65+20];
	ld.global.u32 	%r11, [%rd65+24];
	ld.global.u32 	%r12, [%rd65+28];
	ld.global.u32 	%r13, [%rd65+32];
	ld.global.u32 	%r14, [%rd65+36];
	ld.global.u32 	%r15, [%rd65+40];
	ld.global.u32 	%r16, [%rd65+44];
	ld.global.u32 	%r17, [%rd65+48];
	ld.global.u32 	%r18, [%rd65+52];
	ld.global.u32 	%r19, [%rd65+56];
	ld.global.u32 	%r20, [%rd65+60];
	ld.global.u32 	%r21, [%rd65+64];
	ld.global.u32 	%r22, [%rd65+68];
	ld.global.u32 	%r23, [%rd65+72];
	ld.global.u32 	%r24, [%rd65+76];
	ld.global.u32 	%r25, [%rd65+80];
	ld.global.u32 	%r26, [%rd65+84];
	ld.global.u32 	%r27, [%rd65+88];
	ld.global.u32 	%r28, [%rd65+92];
	ld.global.u32 	%r29, [%rd65+96];
	ld.global.u32 	%r30, [%rd65+100];
	ld.global.u32 	%r31, [%rd65+104];
	ld.global.u32 	%r32, [%rd65+108];
	ld.global.u32 	%r33, [%rd65+112];
	ld.global.u32 	%r34, [%rd65+116];
	ld.global.u32 	%r35, [%rd65+120];
	ld.global.u32 	%r36, [%rd65+124];
	setp.lt.s32 	%p2, %r264, %r2;
	@%p2 bra 	$L__BB2_10;

	add.u64 	%rd11166, %SPL, 0;
	st.local.u32 	[%rd11166+192], %r264;
	mov.u32 	%r112, 0;
	st.local.v2.u32 	[%rd11166+64], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+72], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+80], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+88], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+96], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+104], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+112], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+120], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+128], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+136], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+144], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+152], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+160], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+168], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+176], {%r112, %r112};
	st.local.v2.u32 	[%rd11166+184], {%r112, %r112};
	st.local.u64 	[%rd11166], %rd11179;
	st.local.u64 	[%rd11166+8], %rd11178;
	st.local.u64 	[%rd11166+16], %rd11177;
	st.local.u64 	[%rd11166+24], %rd11176;
	st.local.u64 	[%rd11166+32], %rd11175;
	st.local.u64 	[%rd11166+40], %rd11174;
	st.local.u64 	[%rd11166+48], %rd11173;
	st.local.u64 	[%rd11166+56], %rd11172;
	sub.s32 	%r37, %r1, %r264;
	setp.eq.s32 	%p3, %r37, 0;
	@%p3 bra 	$L__BB2_6;

	add.u64 	%rd11168, %SPL, 0;
	add.s32 	%r113, %r264, %r37;
	st.local.u32 	[%rd11168+192], %r113;
	st.local.v2.u32 	[%rd11168+64], {%r5, %r6};
	st.local.v2.u32 	[%rd11168+72], {%r7, %r8};
	st.local.v2.u32 	[%rd11168+80], {%r9, %r10};
	st.local.v2.u32 	[%rd11168+88], {%r11, %r12};
	st.local.v2.u32 	[%rd11168+96], {%r13, %r14};
	st.local.v2.u32 	[%rd11168+104], {%r15, %r16};
	st.local.v2.u32 	[%rd11168+112], {%r17, %r18};
	st.local.v2.u32 	[%rd11168+120], {%r19, %r20};
	st.local.v2.u32 	[%rd11168+128], {%r21, %r22};
	st.local.v2.u32 	[%rd11168+136], {%r23, %r24};
	st.local.v2.u32 	[%rd11168+144], {%r25, %r26};
	st.local.v2.u32 	[%rd11168+152], {%r27, %r28};
	st.local.v2.u32 	[%rd11168+160], {%r29, %r30};
	st.local.v2.u32 	[%rd11168+168], {%r31, %r32};
	st.local.v2.u32 	[%rd11168+176], {%r33, %r34};
	st.local.v2.u32 	[%rd11168+184], {%r35, %r36};
	setp.ne.s32 	%p4, %r37, 128;
	@%p4 bra 	$L__BB2_6;

	add.u64 	%rd11170, %SPL, 0;
	mov.b64 	%rd66, {%r6, %r5};
	mov.b64 	%rd67, {%r8, %r7};
	mov.b64 	%rd68, {%r10, %r9};
	mov.b64 	%rd69, {%r12, %r11};
	mov.b64 	%rd70, {%r14, %r13};
	mov.b64 	%rd71, {%r16, %r15};
	mov.b64 	%rd72, {%r18, %r17};
	mov.b64 	%rd73, {%r20, %r19};
	mov.b64 	%rd74, {%r22, %r21};
	mov.b64 	%rd75, {%r24, %r23};
	mov.b64 	%rd76, {%r26, %r25};
	mov.b64 	%rd77, {%r28, %r27};
	mov.b64 	%rd78, {%r30, %r29};
	mov.b64 	%rd79, {%r32, %r31};
	mov.b64 	%rd80, {%r34, %r33};
	mov.b64 	%rd81, {%r36, %r35};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11175, 46;
	shr.b64 	%rhs, %rd11175, 18;
	add.u64 	%rd82, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11175, 50;
	shr.b64 	%rhs, %rd11175, 14;
	add.u64 	%rd83, %lhs, %rhs;
	}
	xor.b64  	%rd84, %rd83, %rd82;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11175, 23;
	shr.b64 	%rhs, %rd11175, 41;
	add.u64 	%rd85, %lhs, %rhs;
	}
	xor.b64  	%rd86, %rd84, %rd85;
	xor.b64  	%rd87, %rd11173, %rd11174;
	and.b64  	%rd88, %rd87, %rd11175;
	xor.b64  	%rd89, %rd88, %rd11173;
	add.s64 	%rd90, %rd66, %rd11172;
	add.s64 	%rd91, %rd90, %rd86;
	add.s64 	%rd92, %rd91, %rd89;
	add.s64 	%rd93, %rd92, 4794697086780616226;
	add.s64 	%rd94, %rd93, %rd11176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11179, 30;
	shr.b64 	%rhs, %rd11179, 34;
	add.u64 	%rd95, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11179, 36;
	shr.b64 	%rhs, %rd11179, 28;
	add.u64 	%rd96, %lhs, %rhs;
	}
	xor.b64  	%rd97, %rd96, %rd95;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11179, 25;
	shr.b64 	%rhs, %rd11179, 39;
	add.u64 	%rd98, %lhs, %rhs;
	}
	xor.b64  	%rd99, %rd97, %rd98;
	xor.b64  	%rd100, %rd11178, %rd11179;
	and.b64  	%rd101, %rd11177, %rd100;
	and.b64  	%rd102, %rd11178, %rd11179;
	or.b64  	%rd103, %rd101, %rd102;
	add.s64 	%rd104, %rd103, %rd99;
	add.s64 	%rd105, %rd104, %rd93;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd94, 50;
	shr.b64 	%rhs, %rd94, 14;
	add.u64 	%rd106, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd94, 46;
	shr.b64 	%rhs, %rd94, 18;
	add.u64 	%rd107, %lhs, %rhs;
	}
	xor.b64  	%rd108, %rd106, %rd107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd94, 23;
	shr.b64 	%rhs, %rd94, 41;
	add.u64 	%rd109, %lhs, %rhs;
	}
	xor.b64  	%rd110, %rd108, %rd109;
	xor.b64  	%rd111, %rd11174, %rd11175;
	and.b64  	%rd112, %rd94, %rd111;
	xor.b64  	%rd113, %rd112, %rd11174;
	add.s64 	%rd114, %rd67, %rd11173;
	add.s64 	%rd115, %rd114, %rd113;
	add.s64 	%rd116, %rd115, %rd110;
	add.s64 	%rd117, %rd116, 8158064640168781261;
	add.s64 	%rd118, %rd117, %rd11177;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd105, 36;
	shr.b64 	%rhs, %rd105, 28;
	add.u64 	%rd119, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd105, 30;
	shr.b64 	%rhs, %rd105, 34;
	add.u64 	%rd120, %lhs, %rhs;
	}
	xor.b64  	%rd121, %rd119, %rd120;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd105, 25;
	shr.b64 	%rhs, %rd105, 39;
	add.u64 	%rd122, %lhs, %rhs;
	}
	xor.b64  	%rd123, %rd121, %rd122;
	and.b64  	%rd124, %rd105, %rd11179;
	xor.b64  	%rd125, %rd105, %rd11179;
	and.b64  	%rd126, %rd125, %rd11178;
	or.b64  	%rd127, %rd126, %rd124;
	add.s64 	%rd128, %rd127, %rd123;
	add.s64 	%rd129, %rd128, %rd117;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd118, 50;
	shr.b64 	%rhs, %rd118, 14;
	add.u64 	%rd130, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd118, 46;
	shr.b64 	%rhs, %rd118, 18;
	add.u64 	%rd131, %lhs, %rhs;
	}
	xor.b64  	%rd132, %rd130, %rd131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd118, 23;
	shr.b64 	%rhs, %rd118, 41;
	add.u64 	%rd133, %lhs, %rhs;
	}
	xor.b64  	%rd134, %rd132, %rd133;
	xor.b64  	%rd135, %rd94, %rd11175;
	and.b64  	%rd136, %rd118, %rd135;
	xor.b64  	%rd137, %rd136, %rd11175;
	add.s64 	%rd138, %rd68, %rd11174;
	add.s64 	%rd139, %rd138, %rd137;
	add.s64 	%rd140, %rd139, %rd134;
	add.s64 	%rd141, %rd140, -5349999486874862801;
	add.s64 	%rd142, %rd141, %rd11178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd129, 36;
	shr.b64 	%rhs, %rd129, 28;
	add.u64 	%rd143, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd129, 30;
	shr.b64 	%rhs, %rd129, 34;
	add.u64 	%rd144, %lhs, %rhs;
	}
	xor.b64  	%rd145, %rd143, %rd144;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd129, 25;
	shr.b64 	%rhs, %rd129, 39;
	add.u64 	%rd146, %lhs, %rhs;
	}
	xor.b64  	%rd147, %rd145, %rd146;
	and.b64  	%rd148, %rd129, %rd105;
	xor.b64  	%rd149, %rd129, %rd105;
	and.b64  	%rd150, %rd149, %rd11179;
	or.b64  	%rd151, %rd150, %rd148;
	add.s64 	%rd152, %rd151, %rd147;
	add.s64 	%rd153, %rd152, %rd141;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd142, 50;
	shr.b64 	%rhs, %rd142, 14;
	add.u64 	%rd154, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd142, 46;
	shr.b64 	%rhs, %rd142, 18;
	add.u64 	%rd155, %lhs, %rhs;
	}
	xor.b64  	%rd156, %rd154, %rd155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd142, 23;
	shr.b64 	%rhs, %rd142, 41;
	add.u64 	%rd157, %lhs, %rhs;
	}
	xor.b64  	%rd158, %rd156, %rd157;
	xor.b64  	%rd159, %rd118, %rd94;
	and.b64  	%rd160, %rd142, %rd159;
	xor.b64  	%rd161, %rd160, %rd94;
	add.s64 	%rd162, %rd69, %rd11175;
	add.s64 	%rd163, %rd162, %rd161;
	add.s64 	%rd164, %rd163, %rd158;
	add.s64 	%rd165, %rd164, -1606136188198331460;
	add.s64 	%rd166, %rd165, %rd11179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd153, 36;
	shr.b64 	%rhs, %rd153, 28;
	add.u64 	%rd167, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd153, 30;
	shr.b64 	%rhs, %rd153, 34;
	add.u64 	%rd168, %lhs, %rhs;
	}
	xor.b64  	%rd169, %rd167, %rd168;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd153, 25;
	shr.b64 	%rhs, %rd153, 39;
	add.u64 	%rd170, %lhs, %rhs;
	}
	xor.b64  	%rd171, %rd169, %rd170;
	and.b64  	%rd172, %rd153, %rd129;
	xor.b64  	%rd173, %rd153, %rd129;
	and.b64  	%rd174, %rd173, %rd105;
	or.b64  	%rd175, %rd174, %rd172;
	add.s64 	%rd176, %rd175, %rd171;
	add.s64 	%rd177, %rd176, %rd165;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd166, 50;
	shr.b64 	%rhs, %rd166, 14;
	add.u64 	%rd178, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd166, 46;
	shr.b64 	%rhs, %rd166, 18;
	add.u64 	%rd179, %lhs, %rhs;
	}
	xor.b64  	%rd180, %rd178, %rd179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd166, 23;
	shr.b64 	%rhs, %rd166, 41;
	add.u64 	%rd181, %lhs, %rhs;
	}
	xor.b64  	%rd182, %rd180, %rd181;
	xor.b64  	%rd183, %rd142, %rd118;
	and.b64  	%rd184, %rd166, %rd183;
	xor.b64  	%rd185, %rd184, %rd118;
	add.s64 	%rd186, %rd70, %rd94;
	add.s64 	%rd187, %rd186, %rd185;
	add.s64 	%rd188, %rd187, %rd182;
	add.s64 	%rd189, %rd188, 4131703408338449720;
	add.s64 	%rd190, %rd189, %rd105;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd177, 36;
	shr.b64 	%rhs, %rd177, 28;
	add.u64 	%rd191, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd177, 30;
	shr.b64 	%rhs, %rd177, 34;
	add.u64 	%rd192, %lhs, %rhs;
	}
	xor.b64  	%rd193, %rd191, %rd192;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd177, 25;
	shr.b64 	%rhs, %rd177, 39;
	add.u64 	%rd194, %lhs, %rhs;
	}
	xor.b64  	%rd195, %rd193, %rd194;
	and.b64  	%rd196, %rd177, %rd153;
	xor.b64  	%rd197, %rd177, %rd153;
	and.b64  	%rd198, %rd197, %rd129;
	or.b64  	%rd199, %rd198, %rd196;
	add.s64 	%rd200, %rd199, %rd195;
	add.s64 	%rd201, %rd200, %rd189;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd190, 50;
	shr.b64 	%rhs, %rd190, 14;
	add.u64 	%rd202, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd190, 46;
	shr.b64 	%rhs, %rd190, 18;
	add.u64 	%rd203, %lhs, %rhs;
	}
	xor.b64  	%rd204, %rd202, %rd203;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd190, 23;
	shr.b64 	%rhs, %rd190, 41;
	add.u64 	%rd205, %lhs, %rhs;
	}
	xor.b64  	%rd206, %rd204, %rd205;
	xor.b64  	%rd207, %rd166, %rd142;
	and.b64  	%rd208, %rd190, %rd207;
	xor.b64  	%rd209, %rd208, %rd142;
	add.s64 	%rd210, %rd71, %rd118;
	add.s64 	%rd211, %rd210, %rd209;
	add.s64 	%rd212, %rd211, %rd206;
	add.s64 	%rd213, %rd212, 6480981068601479193;
	add.s64 	%rd214, %rd213, %rd129;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd201, 36;
	shr.b64 	%rhs, %rd201, 28;
	add.u64 	%rd215, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd201, 30;
	shr.b64 	%rhs, %rd201, 34;
	add.u64 	%rd216, %lhs, %rhs;
	}
	xor.b64  	%rd217, %rd215, %rd216;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd201, 25;
	shr.b64 	%rhs, %rd201, 39;
	add.u64 	%rd218, %lhs, %rhs;
	}
	xor.b64  	%rd219, %rd217, %rd218;
	and.b64  	%rd220, %rd201, %rd177;
	xor.b64  	%rd221, %rd201, %rd177;
	and.b64  	%rd222, %rd221, %rd153;
	or.b64  	%rd223, %rd222, %rd220;
	add.s64 	%rd224, %rd223, %rd219;
	add.s64 	%rd225, %rd224, %rd213;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd214, 50;
	shr.b64 	%rhs, %rd214, 14;
	add.u64 	%rd226, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd214, 46;
	shr.b64 	%rhs, %rd214, 18;
	add.u64 	%rd227, %lhs, %rhs;
	}
	xor.b64  	%rd228, %rd226, %rd227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd214, 23;
	shr.b64 	%rhs, %rd214, 41;
	add.u64 	%rd229, %lhs, %rhs;
	}
	xor.b64  	%rd230, %rd228, %rd229;
	xor.b64  	%rd231, %rd190, %rd166;
	and.b64  	%rd232, %rd214, %rd231;
	xor.b64  	%rd233, %rd232, %rd166;
	add.s64 	%rd234, %rd72, %rd142;
	add.s64 	%rd235, %rd234, %rd233;
	add.s64 	%rd236, %rd235, %rd230;
	add.s64 	%rd237, %rd236, -7908458776815382629;
	add.s64 	%rd238, %rd237, %rd153;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd225, 36;
	shr.b64 	%rhs, %rd225, 28;
	add.u64 	%rd239, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd225, 30;
	shr.b64 	%rhs, %rd225, 34;
	add.u64 	%rd240, %lhs, %rhs;
	}
	xor.b64  	%rd241, %rd239, %rd240;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd225, 25;
	shr.b64 	%rhs, %rd225, 39;
	add.u64 	%rd242, %lhs, %rhs;
	}
	xor.b64  	%rd243, %rd241, %rd242;
	and.b64  	%rd244, %rd225, %rd201;
	xor.b64  	%rd245, %rd225, %rd201;
	and.b64  	%rd246, %rd245, %rd177;
	or.b64  	%rd247, %rd246, %rd244;
	add.s64 	%rd248, %rd247, %rd243;
	add.s64 	%rd249, %rd248, %rd237;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd238, 50;
	shr.b64 	%rhs, %rd238, 14;
	add.u64 	%rd250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd238, 46;
	shr.b64 	%rhs, %rd238, 18;
	add.u64 	%rd251, %lhs, %rhs;
	}
	xor.b64  	%rd252, %rd250, %rd251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd238, 23;
	shr.b64 	%rhs, %rd238, 41;
	add.u64 	%rd253, %lhs, %rhs;
	}
	xor.b64  	%rd254, %rd252, %rd253;
	xor.b64  	%rd255, %rd214, %rd190;
	and.b64  	%rd256, %rd238, %rd255;
	xor.b64  	%rd257, %rd256, %rd190;
	add.s64 	%rd258, %rd73, %rd166;
	add.s64 	%rd259, %rd258, %rd257;
	add.s64 	%rd260, %rd259, %rd254;
	add.s64 	%rd261, %rd260, -6116909921290321640;
	add.s64 	%rd262, %rd261, %rd177;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd249, 36;
	shr.b64 	%rhs, %rd249, 28;
	add.u64 	%rd263, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd249, 30;
	shr.b64 	%rhs, %rd249, 34;
	add.u64 	%rd264, %lhs, %rhs;
	}
	xor.b64  	%rd265, %rd263, %rd264;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd249, 25;
	shr.b64 	%rhs, %rd249, 39;
	add.u64 	%rd266, %lhs, %rhs;
	}
	xor.b64  	%rd267, %rd265, %rd266;
	and.b64  	%rd268, %rd249, %rd225;
	xor.b64  	%rd269, %rd249, %rd225;
	and.b64  	%rd270, %rd269, %rd201;
	or.b64  	%rd271, %rd270, %rd268;
	add.s64 	%rd272, %rd271, %rd267;
	add.s64 	%rd273, %rd272, %rd261;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd262, 50;
	shr.b64 	%rhs, %rd262, 14;
	add.u64 	%rd274, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd262, 46;
	shr.b64 	%rhs, %rd262, 18;
	add.u64 	%rd275, %lhs, %rhs;
	}
	xor.b64  	%rd276, %rd274, %rd275;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd262, 23;
	shr.b64 	%rhs, %rd262, 41;
	add.u64 	%rd277, %lhs, %rhs;
	}
	xor.b64  	%rd278, %rd276, %rd277;
	xor.b64  	%rd279, %rd238, %rd214;
	and.b64  	%rd280, %rd262, %rd279;
	xor.b64  	%rd281, %rd280, %rd214;
	add.s64 	%rd282, %rd74, %rd190;
	add.s64 	%rd283, %rd282, %rd281;
	add.s64 	%rd284, %rd283, %rd278;
	add.s64 	%rd285, %rd284, -2880145864133508542;
	add.s64 	%rd286, %rd285, %rd201;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd273, 36;
	shr.b64 	%rhs, %rd273, 28;
	add.u64 	%rd287, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd273, 30;
	shr.b64 	%rhs, %rd273, 34;
	add.u64 	%rd288, %lhs, %rhs;
	}
	xor.b64  	%rd289, %rd287, %rd288;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd273, 25;
	shr.b64 	%rhs, %rd273, 39;
	add.u64 	%rd290, %lhs, %rhs;
	}
	xor.b64  	%rd291, %rd289, %rd290;
	and.b64  	%rd292, %rd273, %rd249;
	xor.b64  	%rd293, %rd273, %rd249;
	and.b64  	%rd294, %rd293, %rd225;
	or.b64  	%rd295, %rd294, %rd292;
	add.s64 	%rd296, %rd295, %rd291;
	add.s64 	%rd297, %rd296, %rd285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd286, 50;
	shr.b64 	%rhs, %rd286, 14;
	add.u64 	%rd298, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd286, 46;
	shr.b64 	%rhs, %rd286, 18;
	add.u64 	%rd299, %lhs, %rhs;
	}
	xor.b64  	%rd300, %rd298, %rd299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd286, 23;
	shr.b64 	%rhs, %rd286, 41;
	add.u64 	%rd301, %lhs, %rhs;
	}
	xor.b64  	%rd302, %rd300, %rd301;
	xor.b64  	%rd303, %rd262, %rd238;
	and.b64  	%rd304, %rd286, %rd303;
	xor.b64  	%rd305, %rd304, %rd238;
	add.s64 	%rd306, %rd75, %rd214;
	add.s64 	%rd307, %rd306, %rd305;
	add.s64 	%rd308, %rd307, %rd302;
	add.s64 	%rd309, %rd308, 1334009975649890238;
	add.s64 	%rd310, %rd309, %rd225;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd297, 36;
	shr.b64 	%rhs, %rd297, 28;
	add.u64 	%rd311, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd297, 30;
	shr.b64 	%rhs, %rd297, 34;
	add.u64 	%rd312, %lhs, %rhs;
	}
	xor.b64  	%rd313, %rd311, %rd312;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd297, 25;
	shr.b64 	%rhs, %rd297, 39;
	add.u64 	%rd314, %lhs, %rhs;
	}
	xor.b64  	%rd315, %rd313, %rd314;
	and.b64  	%rd316, %rd297, %rd273;
	xor.b64  	%rd317, %rd297, %rd273;
	and.b64  	%rd318, %rd317, %rd249;
	or.b64  	%rd319, %rd318, %rd316;
	add.s64 	%rd320, %rd319, %rd315;
	add.s64 	%rd321, %rd320, %rd309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd310, 50;
	shr.b64 	%rhs, %rd310, 14;
	add.u64 	%rd322, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd310, 46;
	shr.b64 	%rhs, %rd310, 18;
	add.u64 	%rd323, %lhs, %rhs;
	}
	xor.b64  	%rd324, %rd322, %rd323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd310, 23;
	shr.b64 	%rhs, %rd310, 41;
	add.u64 	%rd325, %lhs, %rhs;
	}
	xor.b64  	%rd326, %rd324, %rd325;
	xor.b64  	%rd327, %rd286, %rd262;
	and.b64  	%rd328, %rd310, %rd327;
	xor.b64  	%rd329, %rd328, %rd262;
	add.s64 	%rd330, %rd76, %rd238;
	add.s64 	%rd331, %rd330, %rd329;
	add.s64 	%rd332, %rd331, %rd326;
	add.s64 	%rd333, %rd332, 2608012711638119052;
	add.s64 	%rd334, %rd333, %rd249;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd321, 36;
	shr.b64 	%rhs, %rd321, 28;
	add.u64 	%rd335, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd321, 30;
	shr.b64 	%rhs, %rd321, 34;
	add.u64 	%rd336, %lhs, %rhs;
	}
	xor.b64  	%rd337, %rd335, %rd336;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd321, 25;
	shr.b64 	%rhs, %rd321, 39;
	add.u64 	%rd338, %lhs, %rhs;
	}
	xor.b64  	%rd339, %rd337, %rd338;
	and.b64  	%rd340, %rd321, %rd297;
	xor.b64  	%rd341, %rd321, %rd297;
	and.b64  	%rd342, %rd341, %rd273;
	or.b64  	%rd343, %rd342, %rd340;
	add.s64 	%rd344, %rd343, %rd339;
	add.s64 	%rd345, %rd344, %rd333;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd334, 50;
	shr.b64 	%rhs, %rd334, 14;
	add.u64 	%rd346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd334, 46;
	shr.b64 	%rhs, %rd334, 18;
	add.u64 	%rd347, %lhs, %rhs;
	}
	xor.b64  	%rd348, %rd346, %rd347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd334, 23;
	shr.b64 	%rhs, %rd334, 41;
	add.u64 	%rd349, %lhs, %rhs;
	}
	xor.b64  	%rd350, %rd348, %rd349;
	xor.b64  	%rd351, %rd310, %rd286;
	and.b64  	%rd352, %rd334, %rd351;
	xor.b64  	%rd353, %rd352, %rd286;
	add.s64 	%rd354, %rd77, %rd262;
	add.s64 	%rd355, %rd354, %rd353;
	add.s64 	%rd356, %rd355, %rd350;
	add.s64 	%rd357, %rd356, 6128411473006802146;
	add.s64 	%rd358, %rd357, %rd273;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd345, 36;
	shr.b64 	%rhs, %rd345, 28;
	add.u64 	%rd359, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd345, 30;
	shr.b64 	%rhs, %rd345, 34;
	add.u64 	%rd360, %lhs, %rhs;
	}
	xor.b64  	%rd361, %rd359, %rd360;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd345, 25;
	shr.b64 	%rhs, %rd345, 39;
	add.u64 	%rd362, %lhs, %rhs;
	}
	xor.b64  	%rd363, %rd361, %rd362;
	and.b64  	%rd364, %rd345, %rd321;
	xor.b64  	%rd365, %rd345, %rd321;
	and.b64  	%rd366, %rd365, %rd297;
	or.b64  	%rd367, %rd366, %rd364;
	add.s64 	%rd368, %rd367, %rd363;
	add.s64 	%rd369, %rd368, %rd357;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd358, 50;
	shr.b64 	%rhs, %rd358, 14;
	add.u64 	%rd370, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd358, 46;
	shr.b64 	%rhs, %rd358, 18;
	add.u64 	%rd371, %lhs, %rhs;
	}
	xor.b64  	%rd372, %rd370, %rd371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd358, 23;
	shr.b64 	%rhs, %rd358, 41;
	add.u64 	%rd373, %lhs, %rhs;
	}
	xor.b64  	%rd374, %rd372, %rd373;
	xor.b64  	%rd375, %rd334, %rd310;
	and.b64  	%rd376, %rd358, %rd375;
	xor.b64  	%rd377, %rd376, %rd310;
	add.s64 	%rd378, %rd78, %rd286;
	add.s64 	%rd379, %rd378, %rd377;
	add.s64 	%rd380, %rd379, %rd374;
	add.s64 	%rd381, %rd380, 8268148722764581231;
	add.s64 	%rd382, %rd381, %rd297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd369, 36;
	shr.b64 	%rhs, %rd369, 28;
	add.u64 	%rd383, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd369, 30;
	shr.b64 	%rhs, %rd369, 34;
	add.u64 	%rd384, %lhs, %rhs;
	}
	xor.b64  	%rd385, %rd383, %rd384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd369, 25;
	shr.b64 	%rhs, %rd369, 39;
	add.u64 	%rd386, %lhs, %rhs;
	}
	xor.b64  	%rd387, %rd385, %rd386;
	and.b64  	%rd388, %rd369, %rd345;
	xor.b64  	%rd389, %rd369, %rd345;
	and.b64  	%rd390, %rd389, %rd321;
	or.b64  	%rd391, %rd390, %rd388;
	add.s64 	%rd392, %rd391, %rd387;
	add.s64 	%rd393, %rd392, %rd381;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd382, 50;
	shr.b64 	%rhs, %rd382, 14;
	add.u64 	%rd394, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd382, 46;
	shr.b64 	%rhs, %rd382, 18;
	add.u64 	%rd395, %lhs, %rhs;
	}
	xor.b64  	%rd396, %rd394, %rd395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd382, 23;
	shr.b64 	%rhs, %rd382, 41;
	add.u64 	%rd397, %lhs, %rhs;
	}
	xor.b64  	%rd398, %rd396, %rd397;
	xor.b64  	%rd399, %rd358, %rd334;
	and.b64  	%rd400, %rd382, %rd399;
	xor.b64  	%rd401, %rd400, %rd334;
	add.s64 	%rd402, %rd79, %rd310;
	add.s64 	%rd403, %rd402, %rd401;
	add.s64 	%rd404, %rd403, %rd398;
	add.s64 	%rd405, %rd404, -9160688886553864527;
	add.s64 	%rd406, %rd405, %rd321;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd393, 36;
	shr.b64 	%rhs, %rd393, 28;
	add.u64 	%rd407, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd393, 30;
	shr.b64 	%rhs, %rd393, 34;
	add.u64 	%rd408, %lhs, %rhs;
	}
	xor.b64  	%rd409, %rd407, %rd408;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd393, 25;
	shr.b64 	%rhs, %rd393, 39;
	add.u64 	%rd410, %lhs, %rhs;
	}
	xor.b64  	%rd411, %rd409, %rd410;
	and.b64  	%rd412, %rd393, %rd369;
	xor.b64  	%rd413, %rd393, %rd369;
	and.b64  	%rd414, %rd413, %rd345;
	or.b64  	%rd415, %rd414, %rd412;
	add.s64 	%rd416, %rd415, %rd411;
	add.s64 	%rd417, %rd416, %rd405;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd406, 50;
	shr.b64 	%rhs, %rd406, 14;
	add.u64 	%rd418, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd406, 46;
	shr.b64 	%rhs, %rd406, 18;
	add.u64 	%rd419, %lhs, %rhs;
	}
	xor.b64  	%rd420, %rd418, %rd419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd406, 23;
	shr.b64 	%rhs, %rd406, 41;
	add.u64 	%rd421, %lhs, %rhs;
	}
	xor.b64  	%rd422, %rd420, %rd421;
	xor.b64  	%rd423, %rd382, %rd358;
	and.b64  	%rd424, %rd406, %rd423;
	xor.b64  	%rd425, %rd424, %rd358;
	add.s64 	%rd426, %rd80, %rd334;
	add.s64 	%rd427, %rd426, %rd425;
	add.s64 	%rd428, %rd427, %rd422;
	add.s64 	%rd429, %rd428, -7215885187991268811;
	add.s64 	%rd430, %rd429, %rd345;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd417, 36;
	shr.b64 	%rhs, %rd417, 28;
	add.u64 	%rd431, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd417, 30;
	shr.b64 	%rhs, %rd417, 34;
	add.u64 	%rd432, %lhs, %rhs;
	}
	xor.b64  	%rd433, %rd431, %rd432;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd417, 25;
	shr.b64 	%rhs, %rd417, 39;
	add.u64 	%rd434, %lhs, %rhs;
	}
	xor.b64  	%rd435, %rd433, %rd434;
	and.b64  	%rd436, %rd417, %rd393;
	xor.b64  	%rd437, %rd417, %rd393;
	and.b64  	%rd438, %rd437, %rd369;
	or.b64  	%rd439, %rd438, %rd436;
	add.s64 	%rd440, %rd439, %rd435;
	add.s64 	%rd441, %rd440, %rd429;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd430, 50;
	shr.b64 	%rhs, %rd430, 14;
	add.u64 	%rd442, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd430, 46;
	shr.b64 	%rhs, %rd430, 18;
	add.u64 	%rd443, %lhs, %rhs;
	}
	xor.b64  	%rd444, %rd442, %rd443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd430, 23;
	shr.b64 	%rhs, %rd430, 41;
	add.u64 	%rd445, %lhs, %rhs;
	}
	xor.b64  	%rd446, %rd444, %rd445;
	xor.b64  	%rd447, %rd406, %rd382;
	and.b64  	%rd448, %rd430, %rd447;
	xor.b64  	%rd449, %rd448, %rd382;
	add.s64 	%rd450, %rd81, %rd358;
	add.s64 	%rd451, %rd450, %rd449;
	add.s64 	%rd452, %rd451, %rd446;
	add.s64 	%rd453, %rd452, -4495734319001033068;
	add.s64 	%rd454, %rd453, %rd369;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd441, 36;
	shr.b64 	%rhs, %rd441, 28;
	add.u64 	%rd455, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd441, 30;
	shr.b64 	%rhs, %rd441, 34;
	add.u64 	%rd456, %lhs, %rhs;
	}
	xor.b64  	%rd457, %rd455, %rd456;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd441, 25;
	shr.b64 	%rhs, %rd441, 39;
	add.u64 	%rd458, %lhs, %rhs;
	}
	xor.b64  	%rd459, %rd457, %rd458;
	and.b64  	%rd460, %rd441, %rd417;
	xor.b64  	%rd461, %rd441, %rd417;
	and.b64  	%rd462, %rd461, %rd393;
	or.b64  	%rd463, %rd462, %rd460;
	add.s64 	%rd464, %rd463, %rd459;
	add.s64 	%rd465, %rd464, %rd453;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd80, 45;
	shr.b64 	%rhs, %rd80, 19;
	add.u64 	%rd466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd80, 3;
	shr.b64 	%rhs, %rd80, 61;
	add.u64 	%rd467, %lhs, %rhs;
	}
	xor.b64  	%rd468, %rd466, %rd467;
	shr.u64 	%rd469, %rd80, 6;
	xor.b64  	%rd470, %rd468, %rd469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd67, 63;
	shr.b64 	%rhs, %rd67, 1;
	add.u64 	%rd471, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd67, 56;
	shr.b64 	%rhs, %rd67, 8;
	add.u64 	%rd472, %lhs, %rhs;
	}
	xor.b64  	%rd473, %rd471, %rd472;
	shr.u64 	%rd474, %rd67, 7;
	xor.b64  	%rd475, %rd473, %rd474;
	add.s64 	%rd476, %rd475, %rd66;
	add.s64 	%rd477, %rd476, %rd75;
	add.s64 	%rd478, %rd477, %rd470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd81, 45;
	shr.b64 	%rhs, %rd81, 19;
	add.u64 	%rd479, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd81, 3;
	shr.b64 	%rhs, %rd81, 61;
	add.u64 	%rd480, %lhs, %rhs;
	}
	xor.b64  	%rd481, %rd479, %rd480;
	shr.u64 	%rd482, %rd81, 6;
	xor.b64  	%rd483, %rd481, %rd482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd68, 63;
	shr.b64 	%rhs, %rd68, 1;
	add.u64 	%rd484, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd68, 56;
	shr.b64 	%rhs, %rd68, 8;
	add.u64 	%rd485, %lhs, %rhs;
	}
	xor.b64  	%rd486, %rd484, %rd485;
	shr.u64 	%rd487, %rd68, 7;
	xor.b64  	%rd488, %rd486, %rd487;
	add.s64 	%rd489, %rd488, %rd67;
	add.s64 	%rd490, %rd489, %rd76;
	add.s64 	%rd491, %rd490, %rd483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd478, 45;
	shr.b64 	%rhs, %rd478, 19;
	add.u64 	%rd492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd478, 3;
	shr.b64 	%rhs, %rd478, 61;
	add.u64 	%rd493, %lhs, %rhs;
	}
	xor.b64  	%rd494, %rd492, %rd493;
	shr.u64 	%rd495, %rd478, 6;
	xor.b64  	%rd496, %rd494, %rd495;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd69, 63;
	shr.b64 	%rhs, %rd69, 1;
	add.u64 	%rd497, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd69, 56;
	shr.b64 	%rhs, %rd69, 8;
	add.u64 	%rd498, %lhs, %rhs;
	}
	xor.b64  	%rd499, %rd497, %rd498;
	shr.u64 	%rd500, %rd69, 7;
	xor.b64  	%rd501, %rd499, %rd500;
	add.s64 	%rd502, %rd501, %rd68;
	add.s64 	%rd503, %rd502, %rd77;
	add.s64 	%rd504, %rd503, %rd496;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd491, 45;
	shr.b64 	%rhs, %rd491, 19;
	add.u64 	%rd505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd491, 3;
	shr.b64 	%rhs, %rd491, 61;
	add.u64 	%rd506, %lhs, %rhs;
	}
	xor.b64  	%rd507, %rd505, %rd506;
	shr.u64 	%rd508, %rd491, 6;
	xor.b64  	%rd509, %rd507, %rd508;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd70, 63;
	shr.b64 	%rhs, %rd70, 1;
	add.u64 	%rd510, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd70, 56;
	shr.b64 	%rhs, %rd70, 8;
	add.u64 	%rd511, %lhs, %rhs;
	}
	xor.b64  	%rd512, %rd510, %rd511;
	shr.u64 	%rd513, %rd70, 7;
	xor.b64  	%rd514, %rd512, %rd513;
	add.s64 	%rd515, %rd514, %rd69;
	add.s64 	%rd516, %rd515, %rd78;
	add.s64 	%rd517, %rd516, %rd509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd504, 45;
	shr.b64 	%rhs, %rd504, 19;
	add.u64 	%rd518, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd504, 3;
	shr.b64 	%rhs, %rd504, 61;
	add.u64 	%rd519, %lhs, %rhs;
	}
	xor.b64  	%rd520, %rd518, %rd519;
	shr.u64 	%rd521, %rd504, 6;
	xor.b64  	%rd522, %rd520, %rd521;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd71, 63;
	shr.b64 	%rhs, %rd71, 1;
	add.u64 	%rd523, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd71, 56;
	shr.b64 	%rhs, %rd71, 8;
	add.u64 	%rd524, %lhs, %rhs;
	}
	xor.b64  	%rd525, %rd523, %rd524;
	shr.u64 	%rd526, %rd71, 7;
	xor.b64  	%rd527, %rd525, %rd526;
	add.s64 	%rd528, %rd527, %rd70;
	add.s64 	%rd529, %rd528, %rd79;
	add.s64 	%rd530, %rd529, %rd522;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd517, 45;
	shr.b64 	%rhs, %rd517, 19;
	add.u64 	%rd531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd517, 3;
	shr.b64 	%rhs, %rd517, 61;
	add.u64 	%rd532, %lhs, %rhs;
	}
	xor.b64  	%rd533, %rd531, %rd532;
	shr.u64 	%rd534, %rd517, 6;
	xor.b64  	%rd535, %rd533, %rd534;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd72, 63;
	shr.b64 	%rhs, %rd72, 1;
	add.u64 	%rd536, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd72, 56;
	shr.b64 	%rhs, %rd72, 8;
	add.u64 	%rd537, %lhs, %rhs;
	}
	xor.b64  	%rd538, %rd536, %rd537;
	shr.u64 	%rd539, %rd72, 7;
	xor.b64  	%rd540, %rd538, %rd539;
	add.s64 	%rd541, %rd540, %rd71;
	add.s64 	%rd542, %rd541, %rd80;
	add.s64 	%rd543, %rd542, %rd535;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd530, 45;
	shr.b64 	%rhs, %rd530, 19;
	add.u64 	%rd544, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd530, 3;
	shr.b64 	%rhs, %rd530, 61;
	add.u64 	%rd545, %lhs, %rhs;
	}
	xor.b64  	%rd546, %rd544, %rd545;
	shr.u64 	%rd547, %rd530, 6;
	xor.b64  	%rd548, %rd546, %rd547;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd73, 63;
	shr.b64 	%rhs, %rd73, 1;
	add.u64 	%rd549, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd73, 56;
	shr.b64 	%rhs, %rd73, 8;
	add.u64 	%rd550, %lhs, %rhs;
	}
	xor.b64  	%rd551, %rd549, %rd550;
	shr.u64 	%rd552, %rd73, 7;
	xor.b64  	%rd553, %rd551, %rd552;
	add.s64 	%rd554, %rd553, %rd72;
	add.s64 	%rd555, %rd554, %rd81;
	add.s64 	%rd556, %rd555, %rd548;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd543, 45;
	shr.b64 	%rhs, %rd543, 19;
	add.u64 	%rd557, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd543, 3;
	shr.b64 	%rhs, %rd543, 61;
	add.u64 	%rd558, %lhs, %rhs;
	}
	xor.b64  	%rd559, %rd557, %rd558;
	shr.u64 	%rd560, %rd543, 6;
	xor.b64  	%rd561, %rd559, %rd560;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd74, 63;
	shr.b64 	%rhs, %rd74, 1;
	add.u64 	%rd562, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd74, 56;
	shr.b64 	%rhs, %rd74, 8;
	add.u64 	%rd563, %lhs, %rhs;
	}
	xor.b64  	%rd564, %rd562, %rd563;
	shr.u64 	%rd565, %rd74, 7;
	xor.b64  	%rd566, %rd564, %rd565;
	add.s64 	%rd567, %rd566, %rd73;
	add.s64 	%rd568, %rd567, %rd478;
	add.s64 	%rd569, %rd568, %rd561;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd556, 45;
	shr.b64 	%rhs, %rd556, 19;
	add.u64 	%rd570, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd556, 3;
	shr.b64 	%rhs, %rd556, 61;
	add.u64 	%rd571, %lhs, %rhs;
	}
	xor.b64  	%rd572, %rd570, %rd571;
	shr.u64 	%rd573, %rd556, 6;
	xor.b64  	%rd574, %rd572, %rd573;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd75, 63;
	shr.b64 	%rhs, %rd75, 1;
	add.u64 	%rd575, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd75, 56;
	shr.b64 	%rhs, %rd75, 8;
	add.u64 	%rd576, %lhs, %rhs;
	}
	xor.b64  	%rd577, %rd575, %rd576;
	shr.u64 	%rd578, %rd75, 7;
	xor.b64  	%rd579, %rd577, %rd578;
	add.s64 	%rd580, %rd579, %rd74;
	add.s64 	%rd581, %rd580, %rd491;
	add.s64 	%rd582, %rd581, %rd574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd569, 45;
	shr.b64 	%rhs, %rd569, 19;
	add.u64 	%rd583, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd569, 3;
	shr.b64 	%rhs, %rd569, 61;
	add.u64 	%rd584, %lhs, %rhs;
	}
	xor.b64  	%rd585, %rd583, %rd584;
	shr.u64 	%rd586, %rd569, 6;
	xor.b64  	%rd587, %rd585, %rd586;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd76, 63;
	shr.b64 	%rhs, %rd76, 1;
	add.u64 	%rd588, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd76, 56;
	shr.b64 	%rhs, %rd76, 8;
	add.u64 	%rd589, %lhs, %rhs;
	}
	xor.b64  	%rd590, %rd588, %rd589;
	shr.u64 	%rd591, %rd76, 7;
	xor.b64  	%rd592, %rd590, %rd591;
	add.s64 	%rd593, %rd592, %rd75;
	add.s64 	%rd594, %rd593, %rd504;
	add.s64 	%rd595, %rd594, %rd587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd582, 45;
	shr.b64 	%rhs, %rd582, 19;
	add.u64 	%rd596, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd582, 3;
	shr.b64 	%rhs, %rd582, 61;
	add.u64 	%rd597, %lhs, %rhs;
	}
	xor.b64  	%rd598, %rd596, %rd597;
	shr.u64 	%rd599, %rd582, 6;
	xor.b64  	%rd600, %rd598, %rd599;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd77, 63;
	shr.b64 	%rhs, %rd77, 1;
	add.u64 	%rd601, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd77, 56;
	shr.b64 	%rhs, %rd77, 8;
	add.u64 	%rd602, %lhs, %rhs;
	}
	xor.b64  	%rd603, %rd601, %rd602;
	shr.u64 	%rd604, %rd77, 7;
	xor.b64  	%rd605, %rd603, %rd604;
	add.s64 	%rd606, %rd605, %rd76;
	add.s64 	%rd607, %rd606, %rd517;
	add.s64 	%rd608, %rd607, %rd600;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd595, 45;
	shr.b64 	%rhs, %rd595, 19;
	add.u64 	%rd609, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd595, 3;
	shr.b64 	%rhs, %rd595, 61;
	add.u64 	%rd610, %lhs, %rhs;
	}
	xor.b64  	%rd611, %rd609, %rd610;
	shr.u64 	%rd612, %rd595, 6;
	xor.b64  	%rd613, %rd611, %rd612;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd78, 63;
	shr.b64 	%rhs, %rd78, 1;
	add.u64 	%rd614, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd78, 56;
	shr.b64 	%rhs, %rd78, 8;
	add.u64 	%rd615, %lhs, %rhs;
	}
	xor.b64  	%rd616, %rd614, %rd615;
	shr.u64 	%rd617, %rd78, 7;
	xor.b64  	%rd618, %rd616, %rd617;
	add.s64 	%rd619, %rd618, %rd77;
	add.s64 	%rd620, %rd619, %rd530;
	add.s64 	%rd621, %rd620, %rd613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd608, 45;
	shr.b64 	%rhs, %rd608, 19;
	add.u64 	%rd622, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd608, 3;
	shr.b64 	%rhs, %rd608, 61;
	add.u64 	%rd623, %lhs, %rhs;
	}
	xor.b64  	%rd624, %rd622, %rd623;
	shr.u64 	%rd625, %rd608, 6;
	xor.b64  	%rd626, %rd624, %rd625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd79, 63;
	shr.b64 	%rhs, %rd79, 1;
	add.u64 	%rd627, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd79, 56;
	shr.b64 	%rhs, %rd79, 8;
	add.u64 	%rd628, %lhs, %rhs;
	}
	xor.b64  	%rd629, %rd627, %rd628;
	shr.u64 	%rd630, %rd79, 7;
	xor.b64  	%rd631, %rd629, %rd630;
	add.s64 	%rd632, %rd631, %rd78;
	add.s64 	%rd633, %rd632, %rd543;
	add.s64 	%rd634, %rd633, %rd626;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd621, 45;
	shr.b64 	%rhs, %rd621, 19;
	add.u64 	%rd635, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd621, 3;
	shr.b64 	%rhs, %rd621, 61;
	add.u64 	%rd636, %lhs, %rhs;
	}
	xor.b64  	%rd637, %rd635, %rd636;
	shr.u64 	%rd638, %rd621, 6;
	xor.b64  	%rd639, %rd637, %rd638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd80, 63;
	shr.b64 	%rhs, %rd80, 1;
	add.u64 	%rd640, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd80, 56;
	shr.b64 	%rhs, %rd80, 8;
	add.u64 	%rd641, %lhs, %rhs;
	}
	xor.b64  	%rd642, %rd640, %rd641;
	shr.u64 	%rd643, %rd80, 7;
	xor.b64  	%rd644, %rd642, %rd643;
	add.s64 	%rd645, %rd644, %rd79;
	add.s64 	%rd646, %rd645, %rd556;
	add.s64 	%rd647, %rd646, %rd639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd634, 45;
	shr.b64 	%rhs, %rd634, 19;
	add.u64 	%rd648, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd634, 3;
	shr.b64 	%rhs, %rd634, 61;
	add.u64 	%rd649, %lhs, %rhs;
	}
	xor.b64  	%rd650, %rd648, %rd649;
	shr.u64 	%rd651, %rd634, 6;
	xor.b64  	%rd652, %rd650, %rd651;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd81, 63;
	shr.b64 	%rhs, %rd81, 1;
	add.u64 	%rd653, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd81, 56;
	shr.b64 	%rhs, %rd81, 8;
	add.u64 	%rd654, %lhs, %rhs;
	}
	xor.b64  	%rd655, %rd653, %rd654;
	shr.u64 	%rd656, %rd81, 7;
	xor.b64  	%rd657, %rd655, %rd656;
	add.s64 	%rd658, %rd657, %rd80;
	add.s64 	%rd659, %rd658, %rd569;
	add.s64 	%rd660, %rd659, %rd652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd647, 45;
	shr.b64 	%rhs, %rd647, 19;
	add.u64 	%rd661, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd647, 3;
	shr.b64 	%rhs, %rd647, 61;
	add.u64 	%rd662, %lhs, %rhs;
	}
	xor.b64  	%rd663, %rd661, %rd662;
	shr.u64 	%rd664, %rd647, 6;
	xor.b64  	%rd665, %rd663, %rd664;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd478, 63;
	shr.b64 	%rhs, %rd478, 1;
	add.u64 	%rd666, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd478, 56;
	shr.b64 	%rhs, %rd478, 8;
	add.u64 	%rd667, %lhs, %rhs;
	}
	xor.b64  	%rd668, %rd666, %rd667;
	shr.u64 	%rd669, %rd478, 7;
	xor.b64  	%rd670, %rd668, %rd669;
	add.s64 	%rd671, %rd670, %rd81;
	add.s64 	%rd672, %rd671, %rd582;
	add.s64 	%rd673, %rd672, %rd665;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd454, 50;
	shr.b64 	%rhs, %rd454, 14;
	add.u64 	%rd674, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd454, 46;
	shr.b64 	%rhs, %rd454, 18;
	add.u64 	%rd675, %lhs, %rhs;
	}
	xor.b64  	%rd676, %rd674, %rd675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd454, 23;
	shr.b64 	%rhs, %rd454, 41;
	add.u64 	%rd677, %lhs, %rhs;
	}
	xor.b64  	%rd678, %rd676, %rd677;
	xor.b64  	%rd679, %rd430, %rd406;
	and.b64  	%rd680, %rd454, %rd679;
	xor.b64  	%rd681, %rd680, %rd406;
	add.s64 	%rd682, %rd478, %rd382;
	add.s64 	%rd683, %rd682, %rd681;
	add.s64 	%rd684, %rd683, %rd678;
	add.s64 	%rd685, %rd684, -1973867731355612462;
	add.s64 	%rd686, %rd685, %rd393;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd465, 36;
	shr.b64 	%rhs, %rd465, 28;
	add.u64 	%rd687, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd465, 30;
	shr.b64 	%rhs, %rd465, 34;
	add.u64 	%rd688, %lhs, %rhs;
	}
	xor.b64  	%rd689, %rd687, %rd688;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd465, 25;
	shr.b64 	%rhs, %rd465, 39;
	add.u64 	%rd690, %lhs, %rhs;
	}
	xor.b64  	%rd691, %rd689, %rd690;
	and.b64  	%rd692, %rd465, %rd441;
	xor.b64  	%rd693, %rd465, %rd441;
	and.b64  	%rd694, %rd693, %rd417;
	or.b64  	%rd695, %rd694, %rd692;
	add.s64 	%rd696, %rd695, %rd691;
	add.s64 	%rd697, %rd696, %rd685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd686, 50;
	shr.b64 	%rhs, %rd686, 14;
	add.u64 	%rd698, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd686, 46;
	shr.b64 	%rhs, %rd686, 18;
	add.u64 	%rd699, %lhs, %rhs;
	}
	xor.b64  	%rd700, %rd698, %rd699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd686, 23;
	shr.b64 	%rhs, %rd686, 41;
	add.u64 	%rd701, %lhs, %rhs;
	}
	xor.b64  	%rd702, %rd700, %rd701;
	xor.b64  	%rd703, %rd454, %rd430;
	and.b64  	%rd704, %rd686, %rd703;
	xor.b64  	%rd705, %rd704, %rd430;
	add.s64 	%rd706, %rd491, %rd406;
	add.s64 	%rd707, %rd706, %rd705;
	add.s64 	%rd708, %rd707, %rd702;
	add.s64 	%rd709, %rd708, -1171420211273849373;
	add.s64 	%rd710, %rd709, %rd417;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd697, 36;
	shr.b64 	%rhs, %rd697, 28;
	add.u64 	%rd711, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd697, 30;
	shr.b64 	%rhs, %rd697, 34;
	add.u64 	%rd712, %lhs, %rhs;
	}
	xor.b64  	%rd713, %rd711, %rd712;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd697, 25;
	shr.b64 	%rhs, %rd697, 39;
	add.u64 	%rd714, %lhs, %rhs;
	}
	xor.b64  	%rd715, %rd713, %rd714;
	and.b64  	%rd716, %rd697, %rd465;
	xor.b64  	%rd717, %rd697, %rd465;
	and.b64  	%rd718, %rd717, %rd441;
	or.b64  	%rd719, %rd718, %rd716;
	add.s64 	%rd720, %rd719, %rd715;
	add.s64 	%rd721, %rd720, %rd709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd710, 50;
	shr.b64 	%rhs, %rd710, 14;
	add.u64 	%rd722, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd710, 46;
	shr.b64 	%rhs, %rd710, 18;
	add.u64 	%rd723, %lhs, %rhs;
	}
	xor.b64  	%rd724, %rd722, %rd723;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd710, 23;
	shr.b64 	%rhs, %rd710, 41;
	add.u64 	%rd725, %lhs, %rhs;
	}
	xor.b64  	%rd726, %rd724, %rd725;
	xor.b64  	%rd727, %rd686, %rd454;
	and.b64  	%rd728, %rd710, %rd727;
	xor.b64  	%rd729, %rd728, %rd454;
	add.s64 	%rd730, %rd504, %rd430;
	add.s64 	%rd731, %rd730, %rd729;
	add.s64 	%rd732, %rd731, %rd726;
	add.s64 	%rd733, %rd732, 1135362057144423861;
	add.s64 	%rd734, %rd733, %rd441;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd721, 36;
	shr.b64 	%rhs, %rd721, 28;
	add.u64 	%rd735, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd721, 30;
	shr.b64 	%rhs, %rd721, 34;
	add.u64 	%rd736, %lhs, %rhs;
	}
	xor.b64  	%rd737, %rd735, %rd736;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd721, 25;
	shr.b64 	%rhs, %rd721, 39;
	add.u64 	%rd738, %lhs, %rhs;
	}
	xor.b64  	%rd739, %rd737, %rd738;
	and.b64  	%rd740, %rd721, %rd697;
	xor.b64  	%rd741, %rd721, %rd697;
	and.b64  	%rd742, %rd741, %rd465;
	or.b64  	%rd743, %rd742, %rd740;
	add.s64 	%rd744, %rd743, %rd739;
	add.s64 	%rd745, %rd744, %rd733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd734, 50;
	shr.b64 	%rhs, %rd734, 14;
	add.u64 	%rd746, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd734, 46;
	shr.b64 	%rhs, %rd734, 18;
	add.u64 	%rd747, %lhs, %rhs;
	}
	xor.b64  	%rd748, %rd746, %rd747;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd734, 23;
	shr.b64 	%rhs, %rd734, 41;
	add.u64 	%rd749, %lhs, %rhs;
	}
	xor.b64  	%rd750, %rd748, %rd749;
	xor.b64  	%rd751, %rd710, %rd686;
	and.b64  	%rd752, %rd734, %rd751;
	xor.b64  	%rd753, %rd752, %rd686;
	add.s64 	%rd754, %rd517, %rd454;
	add.s64 	%rd755, %rd754, %rd753;
	add.s64 	%rd756, %rd755, %rd750;
	add.s64 	%rd757, %rd756, 2597628984639134821;
	add.s64 	%rd758, %rd757, %rd465;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd745, 36;
	shr.b64 	%rhs, %rd745, 28;
	add.u64 	%rd759, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd745, 30;
	shr.b64 	%rhs, %rd745, 34;
	add.u64 	%rd760, %lhs, %rhs;
	}
	xor.b64  	%rd761, %rd759, %rd760;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd745, 25;
	shr.b64 	%rhs, %rd745, 39;
	add.u64 	%rd762, %lhs, %rhs;
	}
	xor.b64  	%rd763, %rd761, %rd762;
	and.b64  	%rd764, %rd745, %rd721;
	xor.b64  	%rd765, %rd745, %rd721;
	and.b64  	%rd766, %rd765, %rd697;
	or.b64  	%rd767, %rd766, %rd764;
	add.s64 	%rd768, %rd767, %rd763;
	add.s64 	%rd769, %rd768, %rd757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd758, 50;
	shr.b64 	%rhs, %rd758, 14;
	add.u64 	%rd770, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd758, 46;
	shr.b64 	%rhs, %rd758, 18;
	add.u64 	%rd771, %lhs, %rhs;
	}
	xor.b64  	%rd772, %rd770, %rd771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd758, 23;
	shr.b64 	%rhs, %rd758, 41;
	add.u64 	%rd773, %lhs, %rhs;
	}
	xor.b64  	%rd774, %rd772, %rd773;
	xor.b64  	%rd775, %rd734, %rd710;
	and.b64  	%rd776, %rd758, %rd775;
	xor.b64  	%rd777, %rd776, %rd710;
	add.s64 	%rd778, %rd530, %rd686;
	add.s64 	%rd779, %rd778, %rd777;
	add.s64 	%rd780, %rd779, %rd774;
	add.s64 	%rd781, %rd780, 3308224258029322869;
	add.s64 	%rd782, %rd781, %rd697;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd769, 36;
	shr.b64 	%rhs, %rd769, 28;
	add.u64 	%rd783, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd769, 30;
	shr.b64 	%rhs, %rd769, 34;
	add.u64 	%rd784, %lhs, %rhs;
	}
	xor.b64  	%rd785, %rd783, %rd784;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd769, 25;
	shr.b64 	%rhs, %rd769, 39;
	add.u64 	%rd786, %lhs, %rhs;
	}
	xor.b64  	%rd787, %rd785, %rd786;
	and.b64  	%rd788, %rd769, %rd745;
	xor.b64  	%rd789, %rd769, %rd745;
	and.b64  	%rd790, %rd789, %rd721;
	or.b64  	%rd791, %rd790, %rd788;
	add.s64 	%rd792, %rd791, %rd787;
	add.s64 	%rd793, %rd792, %rd781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd782, 50;
	shr.b64 	%rhs, %rd782, 14;
	add.u64 	%rd794, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd782, 46;
	shr.b64 	%rhs, %rd782, 18;
	add.u64 	%rd795, %lhs, %rhs;
	}
	xor.b64  	%rd796, %rd794, %rd795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd782, 23;
	shr.b64 	%rhs, %rd782, 41;
	add.u64 	%rd797, %lhs, %rhs;
	}
	xor.b64  	%rd798, %rd796, %rd797;
	xor.b64  	%rd799, %rd758, %rd734;
	and.b64  	%rd800, %rd782, %rd799;
	xor.b64  	%rd801, %rd800, %rd734;
	add.s64 	%rd802, %rd543, %rd710;
	add.s64 	%rd803, %rd802, %rd801;
	add.s64 	%rd804, %rd803, %rd798;
	add.s64 	%rd805, %rd804, 5365058923640841347;
	add.s64 	%rd806, %rd805, %rd721;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd793, 36;
	shr.b64 	%rhs, %rd793, 28;
	add.u64 	%rd807, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd793, 30;
	shr.b64 	%rhs, %rd793, 34;
	add.u64 	%rd808, %lhs, %rhs;
	}
	xor.b64  	%rd809, %rd807, %rd808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd793, 25;
	shr.b64 	%rhs, %rd793, 39;
	add.u64 	%rd810, %lhs, %rhs;
	}
	xor.b64  	%rd811, %rd809, %rd810;
	and.b64  	%rd812, %rd793, %rd769;
	xor.b64  	%rd813, %rd793, %rd769;
	and.b64  	%rd814, %rd813, %rd745;
	or.b64  	%rd815, %rd814, %rd812;
	add.s64 	%rd816, %rd815, %rd811;
	add.s64 	%rd817, %rd816, %rd805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd806, 50;
	shr.b64 	%rhs, %rd806, 14;
	add.u64 	%rd818, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd806, 46;
	shr.b64 	%rhs, %rd806, 18;
	add.u64 	%rd819, %lhs, %rhs;
	}
	xor.b64  	%rd820, %rd818, %rd819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd806, 23;
	shr.b64 	%rhs, %rd806, 41;
	add.u64 	%rd821, %lhs, %rhs;
	}
	xor.b64  	%rd822, %rd820, %rd821;
	xor.b64  	%rd823, %rd782, %rd758;
	and.b64  	%rd824, %rd806, %rd823;
	xor.b64  	%rd825, %rd824, %rd758;
	add.s64 	%rd826, %rd556, %rd734;
	add.s64 	%rd827, %rd826, %rd825;
	add.s64 	%rd828, %rd827, %rd822;
	add.s64 	%rd829, %rd828, 6679025012923562964;
	add.s64 	%rd830, %rd829, %rd745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd817, 36;
	shr.b64 	%rhs, %rd817, 28;
	add.u64 	%rd831, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd817, 30;
	shr.b64 	%rhs, %rd817, 34;
	add.u64 	%rd832, %lhs, %rhs;
	}
	xor.b64  	%rd833, %rd831, %rd832;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd817, 25;
	shr.b64 	%rhs, %rd817, 39;
	add.u64 	%rd834, %lhs, %rhs;
	}
	xor.b64  	%rd835, %rd833, %rd834;
	and.b64  	%rd836, %rd817, %rd793;
	xor.b64  	%rd837, %rd817, %rd793;
	and.b64  	%rd838, %rd837, %rd769;
	or.b64  	%rd839, %rd838, %rd836;
	add.s64 	%rd840, %rd839, %rd835;
	add.s64 	%rd841, %rd840, %rd829;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd830, 50;
	shr.b64 	%rhs, %rd830, 14;
	add.u64 	%rd842, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd830, 46;
	shr.b64 	%rhs, %rd830, 18;
	add.u64 	%rd843, %lhs, %rhs;
	}
	xor.b64  	%rd844, %rd842, %rd843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd830, 23;
	shr.b64 	%rhs, %rd830, 41;
	add.u64 	%rd845, %lhs, %rhs;
	}
	xor.b64  	%rd846, %rd844, %rd845;
	xor.b64  	%rd847, %rd806, %rd782;
	and.b64  	%rd848, %rd830, %rd847;
	xor.b64  	%rd849, %rd848, %rd782;
	add.s64 	%rd850, %rd569, %rd758;
	add.s64 	%rd851, %rd850, %rd849;
	add.s64 	%rd852, %rd851, %rd846;
	add.s64 	%rd853, %rd852, 8573033837759648693;
	add.s64 	%rd854, %rd853, %rd769;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd841, 36;
	shr.b64 	%rhs, %rd841, 28;
	add.u64 	%rd855, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd841, 30;
	shr.b64 	%rhs, %rd841, 34;
	add.u64 	%rd856, %lhs, %rhs;
	}
	xor.b64  	%rd857, %rd855, %rd856;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd841, 25;
	shr.b64 	%rhs, %rd841, 39;
	add.u64 	%rd858, %lhs, %rhs;
	}
	xor.b64  	%rd859, %rd857, %rd858;
	and.b64  	%rd860, %rd841, %rd817;
	xor.b64  	%rd861, %rd841, %rd817;
	and.b64  	%rd862, %rd861, %rd793;
	or.b64  	%rd863, %rd862, %rd860;
	add.s64 	%rd864, %rd863, %rd859;
	add.s64 	%rd865, %rd864, %rd853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd854, 50;
	shr.b64 	%rhs, %rd854, 14;
	add.u64 	%rd866, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd854, 46;
	shr.b64 	%rhs, %rd854, 18;
	add.u64 	%rd867, %lhs, %rhs;
	}
	xor.b64  	%rd868, %rd866, %rd867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd854, 23;
	shr.b64 	%rhs, %rd854, 41;
	add.u64 	%rd869, %lhs, %rhs;
	}
	xor.b64  	%rd870, %rd868, %rd869;
	xor.b64  	%rd871, %rd830, %rd806;
	and.b64  	%rd872, %rd854, %rd871;
	xor.b64  	%rd873, %rd872, %rd806;
	add.s64 	%rd874, %rd582, %rd782;
	add.s64 	%rd875, %rd874, %rd873;
	add.s64 	%rd876, %rd875, %rd870;
	add.s64 	%rd877, %rd876, -7476448914759557205;
	add.s64 	%rd878, %rd877, %rd793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd865, 36;
	shr.b64 	%rhs, %rd865, 28;
	add.u64 	%rd879, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd865, 30;
	shr.b64 	%rhs, %rd865, 34;
	add.u64 	%rd880, %lhs, %rhs;
	}
	xor.b64  	%rd881, %rd879, %rd880;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd865, 25;
	shr.b64 	%rhs, %rd865, 39;
	add.u64 	%rd882, %lhs, %rhs;
	}
	xor.b64  	%rd883, %rd881, %rd882;
	and.b64  	%rd884, %rd865, %rd841;
	xor.b64  	%rd885, %rd865, %rd841;
	and.b64  	%rd886, %rd885, %rd817;
	or.b64  	%rd887, %rd886, %rd884;
	add.s64 	%rd888, %rd887, %rd883;
	add.s64 	%rd889, %rd888, %rd877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd878, 50;
	shr.b64 	%rhs, %rd878, 14;
	add.u64 	%rd890, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd878, 46;
	shr.b64 	%rhs, %rd878, 18;
	add.u64 	%rd891, %lhs, %rhs;
	}
	xor.b64  	%rd892, %rd890, %rd891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd878, 23;
	shr.b64 	%rhs, %rd878, 41;
	add.u64 	%rd893, %lhs, %rhs;
	}
	xor.b64  	%rd894, %rd892, %rd893;
	xor.b64  	%rd895, %rd854, %rd830;
	and.b64  	%rd896, %rd878, %rd895;
	xor.b64  	%rd897, %rd896, %rd830;
	add.s64 	%rd898, %rd595, %rd806;
	add.s64 	%rd899, %rd898, %rd897;
	add.s64 	%rd900, %rd899, %rd894;
	add.s64 	%rd901, %rd900, -6327057829258317296;
	add.s64 	%rd902, %rd901, %rd817;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd889, 36;
	shr.b64 	%rhs, %rd889, 28;
	add.u64 	%rd903, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd889, 30;
	shr.b64 	%rhs, %rd889, 34;
	add.u64 	%rd904, %lhs, %rhs;
	}
	xor.b64  	%rd905, %rd903, %rd904;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd889, 25;
	shr.b64 	%rhs, %rd889, 39;
	add.u64 	%rd906, %lhs, %rhs;
	}
	xor.b64  	%rd907, %rd905, %rd906;
	and.b64  	%rd908, %rd889, %rd865;
	xor.b64  	%rd909, %rd889, %rd865;
	and.b64  	%rd910, %rd909, %rd841;
	or.b64  	%rd911, %rd910, %rd908;
	add.s64 	%rd912, %rd911, %rd907;
	add.s64 	%rd913, %rd912, %rd901;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd902, 50;
	shr.b64 	%rhs, %rd902, 14;
	add.u64 	%rd914, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd902, 46;
	shr.b64 	%rhs, %rd902, 18;
	add.u64 	%rd915, %lhs, %rhs;
	}
	xor.b64  	%rd916, %rd914, %rd915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd902, 23;
	shr.b64 	%rhs, %rd902, 41;
	add.u64 	%rd917, %lhs, %rhs;
	}
	xor.b64  	%rd918, %rd916, %rd917;
	xor.b64  	%rd919, %rd878, %rd854;
	and.b64  	%rd920, %rd902, %rd919;
	xor.b64  	%rd921, %rd920, %rd854;
	add.s64 	%rd922, %rd608, %rd830;
	add.s64 	%rd923, %rd922, %rd921;
	add.s64 	%rd924, %rd923, %rd918;
	add.s64 	%rd925, %rd924, -5763719355590565569;
	add.s64 	%rd926, %rd925, %rd841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd913, 36;
	shr.b64 	%rhs, %rd913, 28;
	add.u64 	%rd927, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd913, 30;
	shr.b64 	%rhs, %rd913, 34;
	add.u64 	%rd928, %lhs, %rhs;
	}
	xor.b64  	%rd929, %rd927, %rd928;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd913, 25;
	shr.b64 	%rhs, %rd913, 39;
	add.u64 	%rd930, %lhs, %rhs;
	}
	xor.b64  	%rd931, %rd929, %rd930;
	and.b64  	%rd932, %rd913, %rd889;
	xor.b64  	%rd933, %rd913, %rd889;
	and.b64  	%rd934, %rd933, %rd865;
	or.b64  	%rd935, %rd934, %rd932;
	add.s64 	%rd936, %rd935, %rd931;
	add.s64 	%rd937, %rd936, %rd925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd926, 50;
	shr.b64 	%rhs, %rd926, 14;
	add.u64 	%rd938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd926, 46;
	shr.b64 	%rhs, %rd926, 18;
	add.u64 	%rd939, %lhs, %rhs;
	}
	xor.b64  	%rd940, %rd938, %rd939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd926, 23;
	shr.b64 	%rhs, %rd926, 41;
	add.u64 	%rd941, %lhs, %rhs;
	}
	xor.b64  	%rd942, %rd940, %rd941;
	xor.b64  	%rd943, %rd902, %rd878;
	and.b64  	%rd944, %rd926, %rd943;
	xor.b64  	%rd945, %rd944, %rd878;
	add.s64 	%rd946, %rd621, %rd854;
	add.s64 	%rd947, %rd946, %rd945;
	add.s64 	%rd948, %rd947, %rd942;
	add.s64 	%rd949, %rd948, -4658551843659510044;
	add.s64 	%rd950, %rd949, %rd865;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd937, 36;
	shr.b64 	%rhs, %rd937, 28;
	add.u64 	%rd951, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd937, 30;
	shr.b64 	%rhs, %rd937, 34;
	add.u64 	%rd952, %lhs, %rhs;
	}
	xor.b64  	%rd953, %rd951, %rd952;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd937, 25;
	shr.b64 	%rhs, %rd937, 39;
	add.u64 	%rd954, %lhs, %rhs;
	}
	xor.b64  	%rd955, %rd953, %rd954;
	and.b64  	%rd956, %rd937, %rd913;
	xor.b64  	%rd957, %rd937, %rd913;
	and.b64  	%rd958, %rd957, %rd889;
	or.b64  	%rd959, %rd958, %rd956;
	add.s64 	%rd960, %rd959, %rd955;
	add.s64 	%rd961, %rd960, %rd949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd950, 50;
	shr.b64 	%rhs, %rd950, 14;
	add.u64 	%rd962, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd950, 46;
	shr.b64 	%rhs, %rd950, 18;
	add.u64 	%rd963, %lhs, %rhs;
	}
	xor.b64  	%rd964, %rd962, %rd963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd950, 23;
	shr.b64 	%rhs, %rd950, 41;
	add.u64 	%rd965, %lhs, %rhs;
	}
	xor.b64  	%rd966, %rd964, %rd965;
	xor.b64  	%rd967, %rd926, %rd902;
	and.b64  	%rd968, %rd950, %rd967;
	xor.b64  	%rd969, %rd968, %rd902;
	add.s64 	%rd970, %rd634, %rd878;
	add.s64 	%rd971, %rd970, %rd969;
	add.s64 	%rd972, %rd971, %rd966;
	add.s64 	%rd973, %rd972, -4116276920077217854;
	add.s64 	%rd974, %rd973, %rd889;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd961, 36;
	shr.b64 	%rhs, %rd961, 28;
	add.u64 	%rd975, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd961, 30;
	shr.b64 	%rhs, %rd961, 34;
	add.u64 	%rd976, %lhs, %rhs;
	}
	xor.b64  	%rd977, %rd975, %rd976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd961, 25;
	shr.b64 	%rhs, %rd961, 39;
	add.u64 	%rd978, %lhs, %rhs;
	}
	xor.b64  	%rd979, %rd977, %rd978;
	and.b64  	%rd980, %rd961, %rd937;
	xor.b64  	%rd981, %rd961, %rd937;
	and.b64  	%rd982, %rd981, %rd913;
	or.b64  	%rd983, %rd982, %rd980;
	add.s64 	%rd984, %rd983, %rd979;
	add.s64 	%rd985, %rd984, %rd973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd974, 50;
	shr.b64 	%rhs, %rd974, 14;
	add.u64 	%rd986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd974, 46;
	shr.b64 	%rhs, %rd974, 18;
	add.u64 	%rd987, %lhs, %rhs;
	}
	xor.b64  	%rd988, %rd986, %rd987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd974, 23;
	shr.b64 	%rhs, %rd974, 41;
	add.u64 	%rd989, %lhs, %rhs;
	}
	xor.b64  	%rd990, %rd988, %rd989;
	xor.b64  	%rd991, %rd950, %rd926;
	and.b64  	%rd992, %rd974, %rd991;
	xor.b64  	%rd993, %rd992, %rd926;
	add.s64 	%rd994, %rd647, %rd902;
	add.s64 	%rd995, %rd994, %rd993;
	add.s64 	%rd996, %rd995, %rd990;
	add.s64 	%rd997, %rd996, -3051310485924567259;
	add.s64 	%rd998, %rd997, %rd913;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd985, 36;
	shr.b64 	%rhs, %rd985, 28;
	add.u64 	%rd999, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd985, 30;
	shr.b64 	%rhs, %rd985, 34;
	add.u64 	%rd1000, %lhs, %rhs;
	}
	xor.b64  	%rd1001, %rd999, %rd1000;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd985, 25;
	shr.b64 	%rhs, %rd985, 39;
	add.u64 	%rd1002, %lhs, %rhs;
	}
	xor.b64  	%rd1003, %rd1001, %rd1002;
	and.b64  	%rd1004, %rd985, %rd961;
	xor.b64  	%rd1005, %rd985, %rd961;
	and.b64  	%rd1006, %rd1005, %rd937;
	or.b64  	%rd1007, %rd1006, %rd1004;
	add.s64 	%rd1008, %rd1007, %rd1003;
	add.s64 	%rd1009, %rd1008, %rd997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd998, 50;
	shr.b64 	%rhs, %rd998, 14;
	add.u64 	%rd1010, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd998, 46;
	shr.b64 	%rhs, %rd998, 18;
	add.u64 	%rd1011, %lhs, %rhs;
	}
	xor.b64  	%rd1012, %rd1010, %rd1011;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd998, 23;
	shr.b64 	%rhs, %rd998, 41;
	add.u64 	%rd1013, %lhs, %rhs;
	}
	xor.b64  	%rd1014, %rd1012, %rd1013;
	xor.b64  	%rd1015, %rd974, %rd950;
	and.b64  	%rd1016, %rd998, %rd1015;
	xor.b64  	%rd1017, %rd1016, %rd950;
	add.s64 	%rd1018, %rd660, %rd926;
	add.s64 	%rd1019, %rd1018, %rd1017;
	add.s64 	%rd1020, %rd1019, %rd1014;
	add.s64 	%rd1021, %rd1020, 489312712824947311;
	add.s64 	%rd1022, %rd1021, %rd937;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1009, 36;
	shr.b64 	%rhs, %rd1009, 28;
	add.u64 	%rd1023, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1009, 30;
	shr.b64 	%rhs, %rd1009, 34;
	add.u64 	%rd1024, %lhs, %rhs;
	}
	xor.b64  	%rd1025, %rd1023, %rd1024;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1009, 25;
	shr.b64 	%rhs, %rd1009, 39;
	add.u64 	%rd1026, %lhs, %rhs;
	}
	xor.b64  	%rd1027, %rd1025, %rd1026;
	and.b64  	%rd1028, %rd1009, %rd985;
	xor.b64  	%rd1029, %rd1009, %rd985;
	and.b64  	%rd1030, %rd1029, %rd961;
	or.b64  	%rd1031, %rd1030, %rd1028;
	add.s64 	%rd1032, %rd1031, %rd1027;
	add.s64 	%rd1033, %rd1032, %rd1021;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1022, 50;
	shr.b64 	%rhs, %rd1022, 14;
	add.u64 	%rd1034, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1022, 46;
	shr.b64 	%rhs, %rd1022, 18;
	add.u64 	%rd1035, %lhs, %rhs;
	}
	xor.b64  	%rd1036, %rd1034, %rd1035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1022, 23;
	shr.b64 	%rhs, %rd1022, 41;
	add.u64 	%rd1037, %lhs, %rhs;
	}
	xor.b64  	%rd1038, %rd1036, %rd1037;
	xor.b64  	%rd1039, %rd998, %rd974;
	and.b64  	%rd1040, %rd1022, %rd1039;
	xor.b64  	%rd1041, %rd1040, %rd974;
	add.s64 	%rd1042, %rd673, %rd950;
	add.s64 	%rd1043, %rd1042, %rd1041;
	add.s64 	%rd1044, %rd1043, %rd1038;
	add.s64 	%rd1045, %rd1044, 1452737877330783856;
	add.s64 	%rd1046, %rd1045, %rd961;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1033, 36;
	shr.b64 	%rhs, %rd1033, 28;
	add.u64 	%rd1047, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1033, 30;
	shr.b64 	%rhs, %rd1033, 34;
	add.u64 	%rd1048, %lhs, %rhs;
	}
	xor.b64  	%rd1049, %rd1047, %rd1048;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1033, 25;
	shr.b64 	%rhs, %rd1033, 39;
	add.u64 	%rd1050, %lhs, %rhs;
	}
	xor.b64  	%rd1051, %rd1049, %rd1050;
	and.b64  	%rd1052, %rd1033, %rd1009;
	xor.b64  	%rd1053, %rd1033, %rd1009;
	and.b64  	%rd1054, %rd1053, %rd985;
	or.b64  	%rd1055, %rd1054, %rd1052;
	add.s64 	%rd1056, %rd1055, %rd1051;
	add.s64 	%rd1057, %rd1056, %rd1045;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd660, 45;
	shr.b64 	%rhs, %rd660, 19;
	add.u64 	%rd1058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd660, 3;
	shr.b64 	%rhs, %rd660, 61;
	add.u64 	%rd1059, %lhs, %rhs;
	}
	xor.b64  	%rd1060, %rd1058, %rd1059;
	shr.u64 	%rd1061, %rd660, 6;
	xor.b64  	%rd1062, %rd1060, %rd1061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd491, 63;
	shr.b64 	%rhs, %rd491, 1;
	add.u64 	%rd1063, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd491, 56;
	shr.b64 	%rhs, %rd491, 8;
	add.u64 	%rd1064, %lhs, %rhs;
	}
	xor.b64  	%rd1065, %rd1063, %rd1064;
	shr.u64 	%rd1066, %rd491, 7;
	xor.b64  	%rd1067, %rd1065, %rd1066;
	add.s64 	%rd1068, %rd1067, %rd478;
	add.s64 	%rd1069, %rd1068, %rd595;
	add.s64 	%rd1070, %rd1069, %rd1062;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd673, 45;
	shr.b64 	%rhs, %rd673, 19;
	add.u64 	%rd1071, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd673, 3;
	shr.b64 	%rhs, %rd673, 61;
	add.u64 	%rd1072, %lhs, %rhs;
	}
	xor.b64  	%rd1073, %rd1071, %rd1072;
	shr.u64 	%rd1074, %rd673, 6;
	xor.b64  	%rd1075, %rd1073, %rd1074;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd504, 63;
	shr.b64 	%rhs, %rd504, 1;
	add.u64 	%rd1076, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd504, 56;
	shr.b64 	%rhs, %rd504, 8;
	add.u64 	%rd1077, %lhs, %rhs;
	}
	xor.b64  	%rd1078, %rd1076, %rd1077;
	shr.u64 	%rd1079, %rd504, 7;
	xor.b64  	%rd1080, %rd1078, %rd1079;
	add.s64 	%rd1081, %rd1080, %rd491;
	add.s64 	%rd1082, %rd1081, %rd608;
	add.s64 	%rd1083, %rd1082, %rd1075;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1070, 45;
	shr.b64 	%rhs, %rd1070, 19;
	add.u64 	%rd1084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1070, 3;
	shr.b64 	%rhs, %rd1070, 61;
	add.u64 	%rd1085, %lhs, %rhs;
	}
	xor.b64  	%rd1086, %rd1084, %rd1085;
	shr.u64 	%rd1087, %rd1070, 6;
	xor.b64  	%rd1088, %rd1086, %rd1087;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd517, 63;
	shr.b64 	%rhs, %rd517, 1;
	add.u64 	%rd1089, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd517, 56;
	shr.b64 	%rhs, %rd517, 8;
	add.u64 	%rd1090, %lhs, %rhs;
	}
	xor.b64  	%rd1091, %rd1089, %rd1090;
	shr.u64 	%rd1092, %rd517, 7;
	xor.b64  	%rd1093, %rd1091, %rd1092;
	add.s64 	%rd1094, %rd1093, %rd504;
	add.s64 	%rd1095, %rd1094, %rd621;
	add.s64 	%rd1096, %rd1095, %rd1088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1083, 45;
	shr.b64 	%rhs, %rd1083, 19;
	add.u64 	%rd1097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1083, 3;
	shr.b64 	%rhs, %rd1083, 61;
	add.u64 	%rd1098, %lhs, %rhs;
	}
	xor.b64  	%rd1099, %rd1097, %rd1098;
	shr.u64 	%rd1100, %rd1083, 6;
	xor.b64  	%rd1101, %rd1099, %rd1100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd530, 63;
	shr.b64 	%rhs, %rd530, 1;
	add.u64 	%rd1102, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd530, 56;
	shr.b64 	%rhs, %rd530, 8;
	add.u64 	%rd1103, %lhs, %rhs;
	}
	xor.b64  	%rd1104, %rd1102, %rd1103;
	shr.u64 	%rd1105, %rd530, 7;
	xor.b64  	%rd1106, %rd1104, %rd1105;
	add.s64 	%rd1107, %rd1106, %rd517;
	add.s64 	%rd1108, %rd1107, %rd634;
	add.s64 	%rd1109, %rd1108, %rd1101;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1096, 45;
	shr.b64 	%rhs, %rd1096, 19;
	add.u64 	%rd1110, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1096, 3;
	shr.b64 	%rhs, %rd1096, 61;
	add.u64 	%rd1111, %lhs, %rhs;
	}
	xor.b64  	%rd1112, %rd1110, %rd1111;
	shr.u64 	%rd1113, %rd1096, 6;
	xor.b64  	%rd1114, %rd1112, %rd1113;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd543, 63;
	shr.b64 	%rhs, %rd543, 1;
	add.u64 	%rd1115, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd543, 56;
	shr.b64 	%rhs, %rd543, 8;
	add.u64 	%rd1116, %lhs, %rhs;
	}
	xor.b64  	%rd1117, %rd1115, %rd1116;
	shr.u64 	%rd1118, %rd543, 7;
	xor.b64  	%rd1119, %rd1117, %rd1118;
	add.s64 	%rd1120, %rd1119, %rd530;
	add.s64 	%rd1121, %rd1120, %rd647;
	add.s64 	%rd1122, %rd1121, %rd1114;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1109, 45;
	shr.b64 	%rhs, %rd1109, 19;
	add.u64 	%rd1123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1109, 3;
	shr.b64 	%rhs, %rd1109, 61;
	add.u64 	%rd1124, %lhs, %rhs;
	}
	xor.b64  	%rd1125, %rd1123, %rd1124;
	shr.u64 	%rd1126, %rd1109, 6;
	xor.b64  	%rd1127, %rd1125, %rd1126;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd556, 63;
	shr.b64 	%rhs, %rd556, 1;
	add.u64 	%rd1128, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd556, 56;
	shr.b64 	%rhs, %rd556, 8;
	add.u64 	%rd1129, %lhs, %rhs;
	}
	xor.b64  	%rd1130, %rd1128, %rd1129;
	shr.u64 	%rd1131, %rd556, 7;
	xor.b64  	%rd1132, %rd1130, %rd1131;
	add.s64 	%rd1133, %rd1132, %rd543;
	add.s64 	%rd1134, %rd1133, %rd660;
	add.s64 	%rd1135, %rd1134, %rd1127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1122, 45;
	shr.b64 	%rhs, %rd1122, 19;
	add.u64 	%rd1136, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1122, 3;
	shr.b64 	%rhs, %rd1122, 61;
	add.u64 	%rd1137, %lhs, %rhs;
	}
	xor.b64  	%rd1138, %rd1136, %rd1137;
	shr.u64 	%rd1139, %rd1122, 6;
	xor.b64  	%rd1140, %rd1138, %rd1139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd569, 63;
	shr.b64 	%rhs, %rd569, 1;
	add.u64 	%rd1141, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd569, 56;
	shr.b64 	%rhs, %rd569, 8;
	add.u64 	%rd1142, %lhs, %rhs;
	}
	xor.b64  	%rd1143, %rd1141, %rd1142;
	shr.u64 	%rd1144, %rd569, 7;
	xor.b64  	%rd1145, %rd1143, %rd1144;
	add.s64 	%rd1146, %rd1145, %rd556;
	add.s64 	%rd1147, %rd1146, %rd673;
	add.s64 	%rd1148, %rd1147, %rd1140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1135, 45;
	shr.b64 	%rhs, %rd1135, 19;
	add.u64 	%rd1149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1135, 3;
	shr.b64 	%rhs, %rd1135, 61;
	add.u64 	%rd1150, %lhs, %rhs;
	}
	xor.b64  	%rd1151, %rd1149, %rd1150;
	shr.u64 	%rd1152, %rd1135, 6;
	xor.b64  	%rd1153, %rd1151, %rd1152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd582, 63;
	shr.b64 	%rhs, %rd582, 1;
	add.u64 	%rd1154, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd582, 56;
	shr.b64 	%rhs, %rd582, 8;
	add.u64 	%rd1155, %lhs, %rhs;
	}
	xor.b64  	%rd1156, %rd1154, %rd1155;
	shr.u64 	%rd1157, %rd582, 7;
	xor.b64  	%rd1158, %rd1156, %rd1157;
	add.s64 	%rd1159, %rd1158, %rd569;
	add.s64 	%rd1160, %rd1159, %rd1070;
	add.s64 	%rd1161, %rd1160, %rd1153;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1148, 45;
	shr.b64 	%rhs, %rd1148, 19;
	add.u64 	%rd1162, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1148, 3;
	shr.b64 	%rhs, %rd1148, 61;
	add.u64 	%rd1163, %lhs, %rhs;
	}
	xor.b64  	%rd1164, %rd1162, %rd1163;
	shr.u64 	%rd1165, %rd1148, 6;
	xor.b64  	%rd1166, %rd1164, %rd1165;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd595, 63;
	shr.b64 	%rhs, %rd595, 1;
	add.u64 	%rd1167, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd595, 56;
	shr.b64 	%rhs, %rd595, 8;
	add.u64 	%rd1168, %lhs, %rhs;
	}
	xor.b64  	%rd1169, %rd1167, %rd1168;
	shr.u64 	%rd1170, %rd595, 7;
	xor.b64  	%rd1171, %rd1169, %rd1170;
	add.s64 	%rd1172, %rd1171, %rd582;
	add.s64 	%rd1173, %rd1172, %rd1083;
	add.s64 	%rd1174, %rd1173, %rd1166;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1161, 45;
	shr.b64 	%rhs, %rd1161, 19;
	add.u64 	%rd1175, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1161, 3;
	shr.b64 	%rhs, %rd1161, 61;
	add.u64 	%rd1176, %lhs, %rhs;
	}
	xor.b64  	%rd1177, %rd1175, %rd1176;
	shr.u64 	%rd1178, %rd1161, 6;
	xor.b64  	%rd1179, %rd1177, %rd1178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd608, 63;
	shr.b64 	%rhs, %rd608, 1;
	add.u64 	%rd1180, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd608, 56;
	shr.b64 	%rhs, %rd608, 8;
	add.u64 	%rd1181, %lhs, %rhs;
	}
	xor.b64  	%rd1182, %rd1180, %rd1181;
	shr.u64 	%rd1183, %rd608, 7;
	xor.b64  	%rd1184, %rd1182, %rd1183;
	add.s64 	%rd1185, %rd1184, %rd595;
	add.s64 	%rd1186, %rd1185, %rd1096;
	add.s64 	%rd1187, %rd1186, %rd1179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1174, 45;
	shr.b64 	%rhs, %rd1174, 19;
	add.u64 	%rd1188, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1174, 3;
	shr.b64 	%rhs, %rd1174, 61;
	add.u64 	%rd1189, %lhs, %rhs;
	}
	xor.b64  	%rd1190, %rd1188, %rd1189;
	shr.u64 	%rd1191, %rd1174, 6;
	xor.b64  	%rd1192, %rd1190, %rd1191;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd621, 63;
	shr.b64 	%rhs, %rd621, 1;
	add.u64 	%rd1193, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd621, 56;
	shr.b64 	%rhs, %rd621, 8;
	add.u64 	%rd1194, %lhs, %rhs;
	}
	xor.b64  	%rd1195, %rd1193, %rd1194;
	shr.u64 	%rd1196, %rd621, 7;
	xor.b64  	%rd1197, %rd1195, %rd1196;
	add.s64 	%rd1198, %rd1197, %rd608;
	add.s64 	%rd1199, %rd1198, %rd1109;
	add.s64 	%rd1200, %rd1199, %rd1192;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1187, 45;
	shr.b64 	%rhs, %rd1187, 19;
	add.u64 	%rd1201, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1187, 3;
	shr.b64 	%rhs, %rd1187, 61;
	add.u64 	%rd1202, %lhs, %rhs;
	}
	xor.b64  	%rd1203, %rd1201, %rd1202;
	shr.u64 	%rd1204, %rd1187, 6;
	xor.b64  	%rd1205, %rd1203, %rd1204;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd634, 63;
	shr.b64 	%rhs, %rd634, 1;
	add.u64 	%rd1206, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd634, 56;
	shr.b64 	%rhs, %rd634, 8;
	add.u64 	%rd1207, %lhs, %rhs;
	}
	xor.b64  	%rd1208, %rd1206, %rd1207;
	shr.u64 	%rd1209, %rd634, 7;
	xor.b64  	%rd1210, %rd1208, %rd1209;
	add.s64 	%rd1211, %rd1210, %rd621;
	add.s64 	%rd1212, %rd1211, %rd1122;
	add.s64 	%rd1213, %rd1212, %rd1205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1200, 45;
	shr.b64 	%rhs, %rd1200, 19;
	add.u64 	%rd1214, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1200, 3;
	shr.b64 	%rhs, %rd1200, 61;
	add.u64 	%rd1215, %lhs, %rhs;
	}
	xor.b64  	%rd1216, %rd1214, %rd1215;
	shr.u64 	%rd1217, %rd1200, 6;
	xor.b64  	%rd1218, %rd1216, %rd1217;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd647, 63;
	shr.b64 	%rhs, %rd647, 1;
	add.u64 	%rd1219, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd647, 56;
	shr.b64 	%rhs, %rd647, 8;
	add.u64 	%rd1220, %lhs, %rhs;
	}
	xor.b64  	%rd1221, %rd1219, %rd1220;
	shr.u64 	%rd1222, %rd647, 7;
	xor.b64  	%rd1223, %rd1221, %rd1222;
	add.s64 	%rd1224, %rd1223, %rd634;
	add.s64 	%rd1225, %rd1224, %rd1135;
	add.s64 	%rd1226, %rd1225, %rd1218;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1213, 45;
	shr.b64 	%rhs, %rd1213, 19;
	add.u64 	%rd1227, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1213, 3;
	shr.b64 	%rhs, %rd1213, 61;
	add.u64 	%rd1228, %lhs, %rhs;
	}
	xor.b64  	%rd1229, %rd1227, %rd1228;
	shr.u64 	%rd1230, %rd1213, 6;
	xor.b64  	%rd1231, %rd1229, %rd1230;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd660, 63;
	shr.b64 	%rhs, %rd660, 1;
	add.u64 	%rd1232, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd660, 56;
	shr.b64 	%rhs, %rd660, 8;
	add.u64 	%rd1233, %lhs, %rhs;
	}
	xor.b64  	%rd1234, %rd1232, %rd1233;
	shr.u64 	%rd1235, %rd660, 7;
	xor.b64  	%rd1236, %rd1234, %rd1235;
	add.s64 	%rd1237, %rd1236, %rd647;
	add.s64 	%rd1238, %rd1237, %rd1148;
	add.s64 	%rd1239, %rd1238, %rd1231;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1226, 45;
	shr.b64 	%rhs, %rd1226, 19;
	add.u64 	%rd1240, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1226, 3;
	shr.b64 	%rhs, %rd1226, 61;
	add.u64 	%rd1241, %lhs, %rhs;
	}
	xor.b64  	%rd1242, %rd1240, %rd1241;
	shr.u64 	%rd1243, %rd1226, 6;
	xor.b64  	%rd1244, %rd1242, %rd1243;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd673, 63;
	shr.b64 	%rhs, %rd673, 1;
	add.u64 	%rd1245, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd673, 56;
	shr.b64 	%rhs, %rd673, 8;
	add.u64 	%rd1246, %lhs, %rhs;
	}
	xor.b64  	%rd1247, %rd1245, %rd1246;
	shr.u64 	%rd1248, %rd673, 7;
	xor.b64  	%rd1249, %rd1247, %rd1248;
	add.s64 	%rd1250, %rd1249, %rd660;
	add.s64 	%rd1251, %rd1250, %rd1161;
	add.s64 	%rd1252, %rd1251, %rd1244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1239, 45;
	shr.b64 	%rhs, %rd1239, 19;
	add.u64 	%rd1253, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1239, 3;
	shr.b64 	%rhs, %rd1239, 61;
	add.u64 	%rd1254, %lhs, %rhs;
	}
	xor.b64  	%rd1255, %rd1253, %rd1254;
	shr.u64 	%rd1256, %rd1239, 6;
	xor.b64  	%rd1257, %rd1255, %rd1256;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1070, 63;
	shr.b64 	%rhs, %rd1070, 1;
	add.u64 	%rd1258, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1070, 56;
	shr.b64 	%rhs, %rd1070, 8;
	add.u64 	%rd1259, %lhs, %rhs;
	}
	xor.b64  	%rd1260, %rd1258, %rd1259;
	shr.u64 	%rd1261, %rd1070, 7;
	xor.b64  	%rd1262, %rd1260, %rd1261;
	add.s64 	%rd1263, %rd1262, %rd673;
	add.s64 	%rd1264, %rd1263, %rd1174;
	add.s64 	%rd1265, %rd1264, %rd1257;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1046, 50;
	shr.b64 	%rhs, %rd1046, 14;
	add.u64 	%rd1266, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1046, 46;
	shr.b64 	%rhs, %rd1046, 18;
	add.u64 	%rd1267, %lhs, %rhs;
	}
	xor.b64  	%rd1268, %rd1266, %rd1267;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1046, 23;
	shr.b64 	%rhs, %rd1046, 41;
	add.u64 	%rd1269, %lhs, %rhs;
	}
	xor.b64  	%rd1270, %rd1268, %rd1269;
	xor.b64  	%rd1271, %rd1022, %rd998;
	and.b64  	%rd1272, %rd1046, %rd1271;
	xor.b64  	%rd1273, %rd1272, %rd998;
	add.s64 	%rd1274, %rd1070, %rd974;
	add.s64 	%rd1275, %rd1274, %rd1273;
	add.s64 	%rd1276, %rd1275, %rd1270;
	add.s64 	%rd1277, %rd1276, 2861767655752347644;
	add.s64 	%rd1278, %rd1277, %rd985;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1057, 36;
	shr.b64 	%rhs, %rd1057, 28;
	add.u64 	%rd1279, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1057, 30;
	shr.b64 	%rhs, %rd1057, 34;
	add.u64 	%rd1280, %lhs, %rhs;
	}
	xor.b64  	%rd1281, %rd1279, %rd1280;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1057, 25;
	shr.b64 	%rhs, %rd1057, 39;
	add.u64 	%rd1282, %lhs, %rhs;
	}
	xor.b64  	%rd1283, %rd1281, %rd1282;
	and.b64  	%rd1284, %rd1057, %rd1033;
	xor.b64  	%rd1285, %rd1057, %rd1033;
	and.b64  	%rd1286, %rd1285, %rd1009;
	or.b64  	%rd1287, %rd1286, %rd1284;
	add.s64 	%rd1288, %rd1287, %rd1283;
	add.s64 	%rd1289, %rd1288, %rd1277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1278, 50;
	shr.b64 	%rhs, %rd1278, 14;
	add.u64 	%rd1290, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1278, 46;
	shr.b64 	%rhs, %rd1278, 18;
	add.u64 	%rd1291, %lhs, %rhs;
	}
	xor.b64  	%rd1292, %rd1290, %rd1291;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1278, 23;
	shr.b64 	%rhs, %rd1278, 41;
	add.u64 	%rd1293, %lhs, %rhs;
	}
	xor.b64  	%rd1294, %rd1292, %rd1293;
	xor.b64  	%rd1295, %rd1046, %rd1022;
	and.b64  	%rd1296, %rd1278, %rd1295;
	xor.b64  	%rd1297, %rd1296, %rd1022;
	add.s64 	%rd1298, %rd1083, %rd998;
	add.s64 	%rd1299, %rd1298, %rd1297;
	add.s64 	%rd1300, %rd1299, %rd1294;
	add.s64 	%rd1301, %rd1300, 3322285676063803686;
	add.s64 	%rd1302, %rd1301, %rd1009;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1289, 36;
	shr.b64 	%rhs, %rd1289, 28;
	add.u64 	%rd1303, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1289, 30;
	shr.b64 	%rhs, %rd1289, 34;
	add.u64 	%rd1304, %lhs, %rhs;
	}
	xor.b64  	%rd1305, %rd1303, %rd1304;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1289, 25;
	shr.b64 	%rhs, %rd1289, 39;
	add.u64 	%rd1306, %lhs, %rhs;
	}
	xor.b64  	%rd1307, %rd1305, %rd1306;
	and.b64  	%rd1308, %rd1289, %rd1057;
	xor.b64  	%rd1309, %rd1289, %rd1057;
	and.b64  	%rd1310, %rd1309, %rd1033;
	or.b64  	%rd1311, %rd1310, %rd1308;
	add.s64 	%rd1312, %rd1311, %rd1307;
	add.s64 	%rd1313, %rd1312, %rd1301;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1302, 50;
	shr.b64 	%rhs, %rd1302, 14;
	add.u64 	%rd1314, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1302, 46;
	shr.b64 	%rhs, %rd1302, 18;
	add.u64 	%rd1315, %lhs, %rhs;
	}
	xor.b64  	%rd1316, %rd1314, %rd1315;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1302, 23;
	shr.b64 	%rhs, %rd1302, 41;
	add.u64 	%rd1317, %lhs, %rhs;
	}
	xor.b64  	%rd1318, %rd1316, %rd1317;
	xor.b64  	%rd1319, %rd1278, %rd1046;
	and.b64  	%rd1320, %rd1302, %rd1319;
	xor.b64  	%rd1321, %rd1320, %rd1046;
	add.s64 	%rd1322, %rd1096, %rd1022;
	add.s64 	%rd1323, %rd1322, %rd1321;
	add.s64 	%rd1324, %rd1323, %rd1318;
	add.s64 	%rd1325, %rd1324, 5560940570517711597;
	add.s64 	%rd1326, %rd1325, %rd1033;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1313, 36;
	shr.b64 	%rhs, %rd1313, 28;
	add.u64 	%rd1327, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1313, 30;
	shr.b64 	%rhs, %rd1313, 34;
	add.u64 	%rd1328, %lhs, %rhs;
	}
	xor.b64  	%rd1329, %rd1327, %rd1328;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1313, 25;
	shr.b64 	%rhs, %rd1313, 39;
	add.u64 	%rd1330, %lhs, %rhs;
	}
	xor.b64  	%rd1331, %rd1329, %rd1330;
	and.b64  	%rd1332, %rd1313, %rd1289;
	xor.b64  	%rd1333, %rd1313, %rd1289;
	and.b64  	%rd1334, %rd1333, %rd1057;
	or.b64  	%rd1335, %rd1334, %rd1332;
	add.s64 	%rd1336, %rd1335, %rd1331;
	add.s64 	%rd1337, %rd1336, %rd1325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1326, 50;
	shr.b64 	%rhs, %rd1326, 14;
	add.u64 	%rd1338, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1326, 46;
	shr.b64 	%rhs, %rd1326, 18;
	add.u64 	%rd1339, %lhs, %rhs;
	}
	xor.b64  	%rd1340, %rd1338, %rd1339;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1326, 23;
	shr.b64 	%rhs, %rd1326, 41;
	add.u64 	%rd1341, %lhs, %rhs;
	}
	xor.b64  	%rd1342, %rd1340, %rd1341;
	xor.b64  	%rd1343, %rd1302, %rd1278;
	and.b64  	%rd1344, %rd1326, %rd1343;
	xor.b64  	%rd1345, %rd1344, %rd1278;
	add.s64 	%rd1346, %rd1109, %rd1046;
	add.s64 	%rd1347, %rd1346, %rd1345;
	add.s64 	%rd1348, %rd1347, %rd1342;
	add.s64 	%rd1349, %rd1348, 5996557281743188959;
	add.s64 	%rd1350, %rd1349, %rd1057;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1337, 36;
	shr.b64 	%rhs, %rd1337, 28;
	add.u64 	%rd1351, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1337, 30;
	shr.b64 	%rhs, %rd1337, 34;
	add.u64 	%rd1352, %lhs, %rhs;
	}
	xor.b64  	%rd1353, %rd1351, %rd1352;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1337, 25;
	shr.b64 	%rhs, %rd1337, 39;
	add.u64 	%rd1354, %lhs, %rhs;
	}
	xor.b64  	%rd1355, %rd1353, %rd1354;
	and.b64  	%rd1356, %rd1337, %rd1313;
	xor.b64  	%rd1357, %rd1337, %rd1313;
	and.b64  	%rd1358, %rd1357, %rd1289;
	or.b64  	%rd1359, %rd1358, %rd1356;
	add.s64 	%rd1360, %rd1359, %rd1355;
	add.s64 	%rd1361, %rd1360, %rd1349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1350, 50;
	shr.b64 	%rhs, %rd1350, 14;
	add.u64 	%rd1362, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1350, 46;
	shr.b64 	%rhs, %rd1350, 18;
	add.u64 	%rd1363, %lhs, %rhs;
	}
	xor.b64  	%rd1364, %rd1362, %rd1363;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1350, 23;
	shr.b64 	%rhs, %rd1350, 41;
	add.u64 	%rd1365, %lhs, %rhs;
	}
	xor.b64  	%rd1366, %rd1364, %rd1365;
	xor.b64  	%rd1367, %rd1326, %rd1302;
	and.b64  	%rd1368, %rd1350, %rd1367;
	xor.b64  	%rd1369, %rd1368, %rd1302;
	add.s64 	%rd1370, %rd1122, %rd1278;
	add.s64 	%rd1371, %rd1370, %rd1369;
	add.s64 	%rd1372, %rd1371, %rd1366;
	add.s64 	%rd1373, %rd1372, 7280758554555802590;
	add.s64 	%rd1374, %rd1373, %rd1289;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1361, 36;
	shr.b64 	%rhs, %rd1361, 28;
	add.u64 	%rd1375, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1361, 30;
	shr.b64 	%rhs, %rd1361, 34;
	add.u64 	%rd1376, %lhs, %rhs;
	}
	xor.b64  	%rd1377, %rd1375, %rd1376;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1361, 25;
	shr.b64 	%rhs, %rd1361, 39;
	add.u64 	%rd1378, %lhs, %rhs;
	}
	xor.b64  	%rd1379, %rd1377, %rd1378;
	and.b64  	%rd1380, %rd1361, %rd1337;
	xor.b64  	%rd1381, %rd1361, %rd1337;
	and.b64  	%rd1382, %rd1381, %rd1313;
	or.b64  	%rd1383, %rd1382, %rd1380;
	add.s64 	%rd1384, %rd1383, %rd1379;
	add.s64 	%rd1385, %rd1384, %rd1373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1374, 50;
	shr.b64 	%rhs, %rd1374, 14;
	add.u64 	%rd1386, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1374, 46;
	shr.b64 	%rhs, %rd1374, 18;
	add.u64 	%rd1387, %lhs, %rhs;
	}
	xor.b64  	%rd1388, %rd1386, %rd1387;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1374, 23;
	shr.b64 	%rhs, %rd1374, 41;
	add.u64 	%rd1389, %lhs, %rhs;
	}
	xor.b64  	%rd1390, %rd1388, %rd1389;
	xor.b64  	%rd1391, %rd1350, %rd1326;
	and.b64  	%rd1392, %rd1374, %rd1391;
	xor.b64  	%rd1393, %rd1392, %rd1326;
	add.s64 	%rd1394, %rd1135, %rd1302;
	add.s64 	%rd1395, %rd1394, %rd1393;
	add.s64 	%rd1396, %rd1395, %rd1390;
	add.s64 	%rd1397, %rd1396, 8532644243296465576;
	add.s64 	%rd1398, %rd1397, %rd1313;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1385, 36;
	shr.b64 	%rhs, %rd1385, 28;
	add.u64 	%rd1399, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1385, 30;
	shr.b64 	%rhs, %rd1385, 34;
	add.u64 	%rd1400, %lhs, %rhs;
	}
	xor.b64  	%rd1401, %rd1399, %rd1400;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1385, 25;
	shr.b64 	%rhs, %rd1385, 39;
	add.u64 	%rd1402, %lhs, %rhs;
	}
	xor.b64  	%rd1403, %rd1401, %rd1402;
	and.b64  	%rd1404, %rd1385, %rd1361;
	xor.b64  	%rd1405, %rd1385, %rd1361;
	and.b64  	%rd1406, %rd1405, %rd1337;
	or.b64  	%rd1407, %rd1406, %rd1404;
	add.s64 	%rd1408, %rd1407, %rd1403;
	add.s64 	%rd1409, %rd1408, %rd1397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1398, 50;
	shr.b64 	%rhs, %rd1398, 14;
	add.u64 	%rd1410, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1398, 46;
	shr.b64 	%rhs, %rd1398, 18;
	add.u64 	%rd1411, %lhs, %rhs;
	}
	xor.b64  	%rd1412, %rd1410, %rd1411;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1398, 23;
	shr.b64 	%rhs, %rd1398, 41;
	add.u64 	%rd1413, %lhs, %rhs;
	}
	xor.b64  	%rd1414, %rd1412, %rd1413;
	xor.b64  	%rd1415, %rd1374, %rd1350;
	and.b64  	%rd1416, %rd1398, %rd1415;
	xor.b64  	%rd1417, %rd1416, %rd1350;
	add.s64 	%rd1418, %rd1148, %rd1326;
	add.s64 	%rd1419, %rd1418, %rd1417;
	add.s64 	%rd1420, %rd1419, %rd1414;
	add.s64 	%rd1421, %rd1420, -9096487096722542874;
	add.s64 	%rd1422, %rd1421, %rd1337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1409, 36;
	shr.b64 	%rhs, %rd1409, 28;
	add.u64 	%rd1423, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1409, 30;
	shr.b64 	%rhs, %rd1409, 34;
	add.u64 	%rd1424, %lhs, %rhs;
	}
	xor.b64  	%rd1425, %rd1423, %rd1424;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1409, 25;
	shr.b64 	%rhs, %rd1409, 39;
	add.u64 	%rd1426, %lhs, %rhs;
	}
	xor.b64  	%rd1427, %rd1425, %rd1426;
	and.b64  	%rd1428, %rd1409, %rd1385;
	xor.b64  	%rd1429, %rd1409, %rd1385;
	and.b64  	%rd1430, %rd1429, %rd1361;
	or.b64  	%rd1431, %rd1430, %rd1428;
	add.s64 	%rd1432, %rd1431, %rd1427;
	add.s64 	%rd1433, %rd1432, %rd1421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1422, 50;
	shr.b64 	%rhs, %rd1422, 14;
	add.u64 	%rd1434, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1422, 46;
	shr.b64 	%rhs, %rd1422, 18;
	add.u64 	%rd1435, %lhs, %rhs;
	}
	xor.b64  	%rd1436, %rd1434, %rd1435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1422, 23;
	shr.b64 	%rhs, %rd1422, 41;
	add.u64 	%rd1437, %lhs, %rhs;
	}
	xor.b64  	%rd1438, %rd1436, %rd1437;
	xor.b64  	%rd1439, %rd1398, %rd1374;
	and.b64  	%rd1440, %rd1422, %rd1439;
	xor.b64  	%rd1441, %rd1440, %rd1374;
	add.s64 	%rd1442, %rd1161, %rd1350;
	add.s64 	%rd1443, %rd1442, %rd1441;
	add.s64 	%rd1444, %rd1443, %rd1438;
	add.s64 	%rd1445, %rd1444, -7894198246740708037;
	add.s64 	%rd1446, %rd1445, %rd1361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1433, 36;
	shr.b64 	%rhs, %rd1433, 28;
	add.u64 	%rd1447, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1433, 30;
	shr.b64 	%rhs, %rd1433, 34;
	add.u64 	%rd1448, %lhs, %rhs;
	}
	xor.b64  	%rd1449, %rd1447, %rd1448;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1433, 25;
	shr.b64 	%rhs, %rd1433, 39;
	add.u64 	%rd1450, %lhs, %rhs;
	}
	xor.b64  	%rd1451, %rd1449, %rd1450;
	and.b64  	%rd1452, %rd1433, %rd1409;
	xor.b64  	%rd1453, %rd1433, %rd1409;
	and.b64  	%rd1454, %rd1453, %rd1385;
	or.b64  	%rd1455, %rd1454, %rd1452;
	add.s64 	%rd1456, %rd1455, %rd1451;
	add.s64 	%rd1457, %rd1456, %rd1445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1446, 50;
	shr.b64 	%rhs, %rd1446, 14;
	add.u64 	%rd1458, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1446, 46;
	shr.b64 	%rhs, %rd1446, 18;
	add.u64 	%rd1459, %lhs, %rhs;
	}
	xor.b64  	%rd1460, %rd1458, %rd1459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1446, 23;
	shr.b64 	%rhs, %rd1446, 41;
	add.u64 	%rd1461, %lhs, %rhs;
	}
	xor.b64  	%rd1462, %rd1460, %rd1461;
	xor.b64  	%rd1463, %rd1422, %rd1398;
	and.b64  	%rd1464, %rd1446, %rd1463;
	xor.b64  	%rd1465, %rd1464, %rd1398;
	add.s64 	%rd1466, %rd1174, %rd1374;
	add.s64 	%rd1467, %rd1466, %rd1465;
	add.s64 	%rd1468, %rd1467, %rd1462;
	add.s64 	%rd1469, %rd1468, -6719396339535248540;
	add.s64 	%rd1470, %rd1469, %rd1385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1457, 36;
	shr.b64 	%rhs, %rd1457, 28;
	add.u64 	%rd1471, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1457, 30;
	shr.b64 	%rhs, %rd1457, 34;
	add.u64 	%rd1472, %lhs, %rhs;
	}
	xor.b64  	%rd1473, %rd1471, %rd1472;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1457, 25;
	shr.b64 	%rhs, %rd1457, 39;
	add.u64 	%rd1474, %lhs, %rhs;
	}
	xor.b64  	%rd1475, %rd1473, %rd1474;
	and.b64  	%rd1476, %rd1457, %rd1433;
	xor.b64  	%rd1477, %rd1457, %rd1433;
	and.b64  	%rd1478, %rd1477, %rd1409;
	or.b64  	%rd1479, %rd1478, %rd1476;
	add.s64 	%rd1480, %rd1479, %rd1475;
	add.s64 	%rd1481, %rd1480, %rd1469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1470, 50;
	shr.b64 	%rhs, %rd1470, 14;
	add.u64 	%rd1482, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1470, 46;
	shr.b64 	%rhs, %rd1470, 18;
	add.u64 	%rd1483, %lhs, %rhs;
	}
	xor.b64  	%rd1484, %rd1482, %rd1483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1470, 23;
	shr.b64 	%rhs, %rd1470, 41;
	add.u64 	%rd1485, %lhs, %rhs;
	}
	xor.b64  	%rd1486, %rd1484, %rd1485;
	xor.b64  	%rd1487, %rd1446, %rd1422;
	and.b64  	%rd1488, %rd1470, %rd1487;
	xor.b64  	%rd1489, %rd1488, %rd1422;
	add.s64 	%rd1490, %rd1187, %rd1398;
	add.s64 	%rd1491, %rd1490, %rd1489;
	add.s64 	%rd1492, %rd1491, %rd1486;
	add.s64 	%rd1493, %rd1492, -6333637450476146687;
	add.s64 	%rd1494, %rd1493, %rd1409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1481, 36;
	shr.b64 	%rhs, %rd1481, 28;
	add.u64 	%rd1495, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1481, 30;
	shr.b64 	%rhs, %rd1481, 34;
	add.u64 	%rd1496, %lhs, %rhs;
	}
	xor.b64  	%rd1497, %rd1495, %rd1496;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1481, 25;
	shr.b64 	%rhs, %rd1481, 39;
	add.u64 	%rd1498, %lhs, %rhs;
	}
	xor.b64  	%rd1499, %rd1497, %rd1498;
	and.b64  	%rd1500, %rd1481, %rd1457;
	xor.b64  	%rd1501, %rd1481, %rd1457;
	and.b64  	%rd1502, %rd1501, %rd1433;
	or.b64  	%rd1503, %rd1502, %rd1500;
	add.s64 	%rd1504, %rd1503, %rd1499;
	add.s64 	%rd1505, %rd1504, %rd1493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1494, 50;
	shr.b64 	%rhs, %rd1494, 14;
	add.u64 	%rd1506, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1494, 46;
	shr.b64 	%rhs, %rd1494, 18;
	add.u64 	%rd1507, %lhs, %rhs;
	}
	xor.b64  	%rd1508, %rd1506, %rd1507;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1494, 23;
	shr.b64 	%rhs, %rd1494, 41;
	add.u64 	%rd1509, %lhs, %rhs;
	}
	xor.b64  	%rd1510, %rd1508, %rd1509;
	xor.b64  	%rd1511, %rd1470, %rd1446;
	and.b64  	%rd1512, %rd1494, %rd1511;
	xor.b64  	%rd1513, %rd1512, %rd1446;
	add.s64 	%rd1514, %rd1200, %rd1422;
	add.s64 	%rd1515, %rd1514, %rd1513;
	add.s64 	%rd1516, %rd1515, %rd1510;
	add.s64 	%rd1517, %rd1516, -4446306890439682159;
	add.s64 	%rd1518, %rd1517, %rd1433;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1505, 36;
	shr.b64 	%rhs, %rd1505, 28;
	add.u64 	%rd1519, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1505, 30;
	shr.b64 	%rhs, %rd1505, 34;
	add.u64 	%rd1520, %lhs, %rhs;
	}
	xor.b64  	%rd1521, %rd1519, %rd1520;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1505, 25;
	shr.b64 	%rhs, %rd1505, 39;
	add.u64 	%rd1522, %lhs, %rhs;
	}
	xor.b64  	%rd1523, %rd1521, %rd1522;
	and.b64  	%rd1524, %rd1505, %rd1481;
	xor.b64  	%rd1525, %rd1505, %rd1481;
	and.b64  	%rd1526, %rd1525, %rd1457;
	or.b64  	%rd1527, %rd1526, %rd1524;
	add.s64 	%rd1528, %rd1527, %rd1523;
	add.s64 	%rd1529, %rd1528, %rd1517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1518, 50;
	shr.b64 	%rhs, %rd1518, 14;
	add.u64 	%rd1530, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1518, 46;
	shr.b64 	%rhs, %rd1518, 18;
	add.u64 	%rd1531, %lhs, %rhs;
	}
	xor.b64  	%rd1532, %rd1530, %rd1531;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1518, 23;
	shr.b64 	%rhs, %rd1518, 41;
	add.u64 	%rd1533, %lhs, %rhs;
	}
	xor.b64  	%rd1534, %rd1532, %rd1533;
	xor.b64  	%rd1535, %rd1494, %rd1470;
	and.b64  	%rd1536, %rd1518, %rd1535;
	xor.b64  	%rd1537, %rd1536, %rd1470;
	add.s64 	%rd1538, %rd1213, %rd1446;
	add.s64 	%rd1539, %rd1538, %rd1537;
	add.s64 	%rd1540, %rd1539, %rd1534;
	add.s64 	%rd1541, %rd1540, -4076793802049405392;
	add.s64 	%rd1542, %rd1541, %rd1457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1529, 36;
	shr.b64 	%rhs, %rd1529, 28;
	add.u64 	%rd1543, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1529, 30;
	shr.b64 	%rhs, %rd1529, 34;
	add.u64 	%rd1544, %lhs, %rhs;
	}
	xor.b64  	%rd1545, %rd1543, %rd1544;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1529, 25;
	shr.b64 	%rhs, %rd1529, 39;
	add.u64 	%rd1546, %lhs, %rhs;
	}
	xor.b64  	%rd1547, %rd1545, %rd1546;
	and.b64  	%rd1548, %rd1529, %rd1505;
	xor.b64  	%rd1549, %rd1529, %rd1505;
	and.b64  	%rd1550, %rd1549, %rd1481;
	or.b64  	%rd1551, %rd1550, %rd1548;
	add.s64 	%rd1552, %rd1551, %rd1547;
	add.s64 	%rd1553, %rd1552, %rd1541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1542, 50;
	shr.b64 	%rhs, %rd1542, 14;
	add.u64 	%rd1554, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1542, 46;
	shr.b64 	%rhs, %rd1542, 18;
	add.u64 	%rd1555, %lhs, %rhs;
	}
	xor.b64  	%rd1556, %rd1554, %rd1555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1542, 23;
	shr.b64 	%rhs, %rd1542, 41;
	add.u64 	%rd1557, %lhs, %rhs;
	}
	xor.b64  	%rd1558, %rd1556, %rd1557;
	xor.b64  	%rd1559, %rd1518, %rd1494;
	and.b64  	%rd1560, %rd1542, %rd1559;
	xor.b64  	%rd1561, %rd1560, %rd1494;
	add.s64 	%rd1562, %rd1226, %rd1470;
	add.s64 	%rd1563, %rd1562, %rd1561;
	add.s64 	%rd1564, %rd1563, %rd1558;
	add.s64 	%rd1565, %rd1564, -3345356375505022440;
	add.s64 	%rd1566, %rd1565, %rd1481;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1553, 36;
	shr.b64 	%rhs, %rd1553, 28;
	add.u64 	%rd1567, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1553, 30;
	shr.b64 	%rhs, %rd1553, 34;
	add.u64 	%rd1568, %lhs, %rhs;
	}
	xor.b64  	%rd1569, %rd1567, %rd1568;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1553, 25;
	shr.b64 	%rhs, %rd1553, 39;
	add.u64 	%rd1570, %lhs, %rhs;
	}
	xor.b64  	%rd1571, %rd1569, %rd1570;
	and.b64  	%rd1572, %rd1553, %rd1529;
	xor.b64  	%rd1573, %rd1553, %rd1529;
	and.b64  	%rd1574, %rd1573, %rd1505;
	or.b64  	%rd1575, %rd1574, %rd1572;
	add.s64 	%rd1576, %rd1575, %rd1571;
	add.s64 	%rd1577, %rd1576, %rd1565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1566, 50;
	shr.b64 	%rhs, %rd1566, 14;
	add.u64 	%rd1578, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1566, 46;
	shr.b64 	%rhs, %rd1566, 18;
	add.u64 	%rd1579, %lhs, %rhs;
	}
	xor.b64  	%rd1580, %rd1578, %rd1579;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1566, 23;
	shr.b64 	%rhs, %rd1566, 41;
	add.u64 	%rd1581, %lhs, %rhs;
	}
	xor.b64  	%rd1582, %rd1580, %rd1581;
	xor.b64  	%rd1583, %rd1542, %rd1518;
	and.b64  	%rd1584, %rd1566, %rd1583;
	xor.b64  	%rd1585, %rd1584, %rd1518;
	add.s64 	%rd1586, %rd1239, %rd1494;
	add.s64 	%rd1587, %rd1586, %rd1585;
	add.s64 	%rd1588, %rd1587, %rd1582;
	add.s64 	%rd1589, %rd1588, -2983346525034927856;
	add.s64 	%rd1590, %rd1589, %rd1505;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1577, 36;
	shr.b64 	%rhs, %rd1577, 28;
	add.u64 	%rd1591, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1577, 30;
	shr.b64 	%rhs, %rd1577, 34;
	add.u64 	%rd1592, %lhs, %rhs;
	}
	xor.b64  	%rd1593, %rd1591, %rd1592;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1577, 25;
	shr.b64 	%rhs, %rd1577, 39;
	add.u64 	%rd1594, %lhs, %rhs;
	}
	xor.b64  	%rd1595, %rd1593, %rd1594;
	and.b64  	%rd1596, %rd1577, %rd1553;
	xor.b64  	%rd1597, %rd1577, %rd1553;
	and.b64  	%rd1598, %rd1597, %rd1529;
	or.b64  	%rd1599, %rd1598, %rd1596;
	add.s64 	%rd1600, %rd1599, %rd1595;
	add.s64 	%rd1601, %rd1600, %rd1589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1590, 50;
	shr.b64 	%rhs, %rd1590, 14;
	add.u64 	%rd1602, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1590, 46;
	shr.b64 	%rhs, %rd1590, 18;
	add.u64 	%rd1603, %lhs, %rhs;
	}
	xor.b64  	%rd1604, %rd1602, %rd1603;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1590, 23;
	shr.b64 	%rhs, %rd1590, 41;
	add.u64 	%rd1605, %lhs, %rhs;
	}
	xor.b64  	%rd1606, %rd1604, %rd1605;
	xor.b64  	%rd1607, %rd1566, %rd1542;
	and.b64  	%rd1608, %rd1590, %rd1607;
	xor.b64  	%rd1609, %rd1608, %rd1542;
	add.s64 	%rd1610, %rd1252, %rd1518;
	add.s64 	%rd1611, %rd1610, %rd1609;
	add.s64 	%rd1612, %rd1611, %rd1606;
	add.s64 	%rd1613, %rd1612, -860691631967231958;
	add.s64 	%rd1614, %rd1613, %rd1529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1601, 36;
	shr.b64 	%rhs, %rd1601, 28;
	add.u64 	%rd1615, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1601, 30;
	shr.b64 	%rhs, %rd1601, 34;
	add.u64 	%rd1616, %lhs, %rhs;
	}
	xor.b64  	%rd1617, %rd1615, %rd1616;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1601, 25;
	shr.b64 	%rhs, %rd1601, 39;
	add.u64 	%rd1618, %lhs, %rhs;
	}
	xor.b64  	%rd1619, %rd1617, %rd1618;
	and.b64  	%rd1620, %rd1601, %rd1577;
	xor.b64  	%rd1621, %rd1601, %rd1577;
	and.b64  	%rd1622, %rd1621, %rd1553;
	or.b64  	%rd1623, %rd1622, %rd1620;
	add.s64 	%rd1624, %rd1623, %rd1619;
	add.s64 	%rd1625, %rd1624, %rd1613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1614, 50;
	shr.b64 	%rhs, %rd1614, 14;
	add.u64 	%rd1626, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1614, 46;
	shr.b64 	%rhs, %rd1614, 18;
	add.u64 	%rd1627, %lhs, %rhs;
	}
	xor.b64  	%rd1628, %rd1626, %rd1627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1614, 23;
	shr.b64 	%rhs, %rd1614, 41;
	add.u64 	%rd1629, %lhs, %rhs;
	}
	xor.b64  	%rd1630, %rd1628, %rd1629;
	xor.b64  	%rd1631, %rd1590, %rd1566;
	and.b64  	%rd1632, %rd1614, %rd1631;
	xor.b64  	%rd1633, %rd1632, %rd1566;
	add.s64 	%rd1634, %rd1265, %rd1542;
	add.s64 	%rd1635, %rd1634, %rd1633;
	add.s64 	%rd1636, %rd1635, %rd1630;
	add.s64 	%rd1637, %rd1636, 1182934255886127544;
	add.s64 	%rd1638, %rd1637, %rd1553;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1625, 36;
	shr.b64 	%rhs, %rd1625, 28;
	add.u64 	%rd1639, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1625, 30;
	shr.b64 	%rhs, %rd1625, 34;
	add.u64 	%rd1640, %lhs, %rhs;
	}
	xor.b64  	%rd1641, %rd1639, %rd1640;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1625, 25;
	shr.b64 	%rhs, %rd1625, 39;
	add.u64 	%rd1642, %lhs, %rhs;
	}
	xor.b64  	%rd1643, %rd1641, %rd1642;
	and.b64  	%rd1644, %rd1625, %rd1601;
	xor.b64  	%rd1645, %rd1625, %rd1601;
	and.b64  	%rd1646, %rd1645, %rd1577;
	or.b64  	%rd1647, %rd1646, %rd1644;
	add.s64 	%rd1648, %rd1647, %rd1643;
	add.s64 	%rd1649, %rd1648, %rd1637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1252, 45;
	shr.b64 	%rhs, %rd1252, 19;
	add.u64 	%rd1650, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1252, 3;
	shr.b64 	%rhs, %rd1252, 61;
	add.u64 	%rd1651, %lhs, %rhs;
	}
	xor.b64  	%rd1652, %rd1650, %rd1651;
	shr.u64 	%rd1653, %rd1252, 6;
	xor.b64  	%rd1654, %rd1652, %rd1653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1083, 63;
	shr.b64 	%rhs, %rd1083, 1;
	add.u64 	%rd1655, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1083, 56;
	shr.b64 	%rhs, %rd1083, 8;
	add.u64 	%rd1656, %lhs, %rhs;
	}
	xor.b64  	%rd1657, %rd1655, %rd1656;
	shr.u64 	%rd1658, %rd1083, 7;
	xor.b64  	%rd1659, %rd1657, %rd1658;
	add.s64 	%rd1660, %rd1659, %rd1070;
	add.s64 	%rd1661, %rd1660, %rd1187;
	add.s64 	%rd1662, %rd1661, %rd1654;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1265, 45;
	shr.b64 	%rhs, %rd1265, 19;
	add.u64 	%rd1663, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1265, 3;
	shr.b64 	%rhs, %rd1265, 61;
	add.u64 	%rd1664, %lhs, %rhs;
	}
	xor.b64  	%rd1665, %rd1663, %rd1664;
	shr.u64 	%rd1666, %rd1265, 6;
	xor.b64  	%rd1667, %rd1665, %rd1666;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1096, 63;
	shr.b64 	%rhs, %rd1096, 1;
	add.u64 	%rd1668, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1096, 56;
	shr.b64 	%rhs, %rd1096, 8;
	add.u64 	%rd1669, %lhs, %rhs;
	}
	xor.b64  	%rd1670, %rd1668, %rd1669;
	shr.u64 	%rd1671, %rd1096, 7;
	xor.b64  	%rd1672, %rd1670, %rd1671;
	add.s64 	%rd1673, %rd1672, %rd1083;
	add.s64 	%rd1674, %rd1673, %rd1200;
	add.s64 	%rd1675, %rd1674, %rd1667;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1662, 45;
	shr.b64 	%rhs, %rd1662, 19;
	add.u64 	%rd1676, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1662, 3;
	shr.b64 	%rhs, %rd1662, 61;
	add.u64 	%rd1677, %lhs, %rhs;
	}
	xor.b64  	%rd1678, %rd1676, %rd1677;
	shr.u64 	%rd1679, %rd1662, 6;
	xor.b64  	%rd1680, %rd1678, %rd1679;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1109, 63;
	shr.b64 	%rhs, %rd1109, 1;
	add.u64 	%rd1681, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1109, 56;
	shr.b64 	%rhs, %rd1109, 8;
	add.u64 	%rd1682, %lhs, %rhs;
	}
	xor.b64  	%rd1683, %rd1681, %rd1682;
	shr.u64 	%rd1684, %rd1109, 7;
	xor.b64  	%rd1685, %rd1683, %rd1684;
	add.s64 	%rd1686, %rd1685, %rd1096;
	add.s64 	%rd1687, %rd1686, %rd1213;
	add.s64 	%rd1688, %rd1687, %rd1680;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1675, 45;
	shr.b64 	%rhs, %rd1675, 19;
	add.u64 	%rd1689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1675, 3;
	shr.b64 	%rhs, %rd1675, 61;
	add.u64 	%rd1690, %lhs, %rhs;
	}
	xor.b64  	%rd1691, %rd1689, %rd1690;
	shr.u64 	%rd1692, %rd1675, 6;
	xor.b64  	%rd1693, %rd1691, %rd1692;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1122, 63;
	shr.b64 	%rhs, %rd1122, 1;
	add.u64 	%rd1694, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1122, 56;
	shr.b64 	%rhs, %rd1122, 8;
	add.u64 	%rd1695, %lhs, %rhs;
	}
	xor.b64  	%rd1696, %rd1694, %rd1695;
	shr.u64 	%rd1697, %rd1122, 7;
	xor.b64  	%rd1698, %rd1696, %rd1697;
	add.s64 	%rd1699, %rd1698, %rd1109;
	add.s64 	%rd1700, %rd1699, %rd1226;
	add.s64 	%rd1701, %rd1700, %rd1693;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1688, 45;
	shr.b64 	%rhs, %rd1688, 19;
	add.u64 	%rd1702, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1688, 3;
	shr.b64 	%rhs, %rd1688, 61;
	add.u64 	%rd1703, %lhs, %rhs;
	}
	xor.b64  	%rd1704, %rd1702, %rd1703;
	shr.u64 	%rd1705, %rd1688, 6;
	xor.b64  	%rd1706, %rd1704, %rd1705;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1135, 63;
	shr.b64 	%rhs, %rd1135, 1;
	add.u64 	%rd1707, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1135, 56;
	shr.b64 	%rhs, %rd1135, 8;
	add.u64 	%rd1708, %lhs, %rhs;
	}
	xor.b64  	%rd1709, %rd1707, %rd1708;
	shr.u64 	%rd1710, %rd1135, 7;
	xor.b64  	%rd1711, %rd1709, %rd1710;
	add.s64 	%rd1712, %rd1711, %rd1122;
	add.s64 	%rd1713, %rd1712, %rd1239;
	add.s64 	%rd1714, %rd1713, %rd1706;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1701, 45;
	shr.b64 	%rhs, %rd1701, 19;
	add.u64 	%rd1715, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1701, 3;
	shr.b64 	%rhs, %rd1701, 61;
	add.u64 	%rd1716, %lhs, %rhs;
	}
	xor.b64  	%rd1717, %rd1715, %rd1716;
	shr.u64 	%rd1718, %rd1701, 6;
	xor.b64  	%rd1719, %rd1717, %rd1718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1148, 63;
	shr.b64 	%rhs, %rd1148, 1;
	add.u64 	%rd1720, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1148, 56;
	shr.b64 	%rhs, %rd1148, 8;
	add.u64 	%rd1721, %lhs, %rhs;
	}
	xor.b64  	%rd1722, %rd1720, %rd1721;
	shr.u64 	%rd1723, %rd1148, 7;
	xor.b64  	%rd1724, %rd1722, %rd1723;
	add.s64 	%rd1725, %rd1724, %rd1135;
	add.s64 	%rd1726, %rd1725, %rd1252;
	add.s64 	%rd1727, %rd1726, %rd1719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1714, 45;
	shr.b64 	%rhs, %rd1714, 19;
	add.u64 	%rd1728, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1714, 3;
	shr.b64 	%rhs, %rd1714, 61;
	add.u64 	%rd1729, %lhs, %rhs;
	}
	xor.b64  	%rd1730, %rd1728, %rd1729;
	shr.u64 	%rd1731, %rd1714, 6;
	xor.b64  	%rd1732, %rd1730, %rd1731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1161, 63;
	shr.b64 	%rhs, %rd1161, 1;
	add.u64 	%rd1733, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1161, 56;
	shr.b64 	%rhs, %rd1161, 8;
	add.u64 	%rd1734, %lhs, %rhs;
	}
	xor.b64  	%rd1735, %rd1733, %rd1734;
	shr.u64 	%rd1736, %rd1161, 7;
	xor.b64  	%rd1737, %rd1735, %rd1736;
	add.s64 	%rd1738, %rd1737, %rd1148;
	add.s64 	%rd1739, %rd1738, %rd1265;
	add.s64 	%rd1740, %rd1739, %rd1732;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1727, 45;
	shr.b64 	%rhs, %rd1727, 19;
	add.u64 	%rd1741, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1727, 3;
	shr.b64 	%rhs, %rd1727, 61;
	add.u64 	%rd1742, %lhs, %rhs;
	}
	xor.b64  	%rd1743, %rd1741, %rd1742;
	shr.u64 	%rd1744, %rd1727, 6;
	xor.b64  	%rd1745, %rd1743, %rd1744;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1174, 63;
	shr.b64 	%rhs, %rd1174, 1;
	add.u64 	%rd1746, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1174, 56;
	shr.b64 	%rhs, %rd1174, 8;
	add.u64 	%rd1747, %lhs, %rhs;
	}
	xor.b64  	%rd1748, %rd1746, %rd1747;
	shr.u64 	%rd1749, %rd1174, 7;
	xor.b64  	%rd1750, %rd1748, %rd1749;
	add.s64 	%rd1751, %rd1750, %rd1161;
	add.s64 	%rd1752, %rd1751, %rd1662;
	add.s64 	%rd1753, %rd1752, %rd1745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1740, 45;
	shr.b64 	%rhs, %rd1740, 19;
	add.u64 	%rd1754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1740, 3;
	shr.b64 	%rhs, %rd1740, 61;
	add.u64 	%rd1755, %lhs, %rhs;
	}
	xor.b64  	%rd1756, %rd1754, %rd1755;
	shr.u64 	%rd1757, %rd1740, 6;
	xor.b64  	%rd1758, %rd1756, %rd1757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1187, 63;
	shr.b64 	%rhs, %rd1187, 1;
	add.u64 	%rd1759, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1187, 56;
	shr.b64 	%rhs, %rd1187, 8;
	add.u64 	%rd1760, %lhs, %rhs;
	}
	xor.b64  	%rd1761, %rd1759, %rd1760;
	shr.u64 	%rd1762, %rd1187, 7;
	xor.b64  	%rd1763, %rd1761, %rd1762;
	add.s64 	%rd1764, %rd1763, %rd1174;
	add.s64 	%rd1765, %rd1764, %rd1675;
	add.s64 	%rd1766, %rd1765, %rd1758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1753, 45;
	shr.b64 	%rhs, %rd1753, 19;
	add.u64 	%rd1767, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1753, 3;
	shr.b64 	%rhs, %rd1753, 61;
	add.u64 	%rd1768, %lhs, %rhs;
	}
	xor.b64  	%rd1769, %rd1767, %rd1768;
	shr.u64 	%rd1770, %rd1753, 6;
	xor.b64  	%rd1771, %rd1769, %rd1770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1200, 63;
	shr.b64 	%rhs, %rd1200, 1;
	add.u64 	%rd1772, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1200, 56;
	shr.b64 	%rhs, %rd1200, 8;
	add.u64 	%rd1773, %lhs, %rhs;
	}
	xor.b64  	%rd1774, %rd1772, %rd1773;
	shr.u64 	%rd1775, %rd1200, 7;
	xor.b64  	%rd1776, %rd1774, %rd1775;
	add.s64 	%rd1777, %rd1776, %rd1187;
	add.s64 	%rd1778, %rd1777, %rd1688;
	add.s64 	%rd1779, %rd1778, %rd1771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1766, 45;
	shr.b64 	%rhs, %rd1766, 19;
	add.u64 	%rd1780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1766, 3;
	shr.b64 	%rhs, %rd1766, 61;
	add.u64 	%rd1781, %lhs, %rhs;
	}
	xor.b64  	%rd1782, %rd1780, %rd1781;
	shr.u64 	%rd1783, %rd1766, 6;
	xor.b64  	%rd1784, %rd1782, %rd1783;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1213, 63;
	shr.b64 	%rhs, %rd1213, 1;
	add.u64 	%rd1785, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1213, 56;
	shr.b64 	%rhs, %rd1213, 8;
	add.u64 	%rd1786, %lhs, %rhs;
	}
	xor.b64  	%rd1787, %rd1785, %rd1786;
	shr.u64 	%rd1788, %rd1213, 7;
	xor.b64  	%rd1789, %rd1787, %rd1788;
	add.s64 	%rd1790, %rd1789, %rd1200;
	add.s64 	%rd1791, %rd1790, %rd1701;
	add.s64 	%rd1792, %rd1791, %rd1784;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1779, 45;
	shr.b64 	%rhs, %rd1779, 19;
	add.u64 	%rd1793, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1779, 3;
	shr.b64 	%rhs, %rd1779, 61;
	add.u64 	%rd1794, %lhs, %rhs;
	}
	xor.b64  	%rd1795, %rd1793, %rd1794;
	shr.u64 	%rd1796, %rd1779, 6;
	xor.b64  	%rd1797, %rd1795, %rd1796;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1226, 63;
	shr.b64 	%rhs, %rd1226, 1;
	add.u64 	%rd1798, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1226, 56;
	shr.b64 	%rhs, %rd1226, 8;
	add.u64 	%rd1799, %lhs, %rhs;
	}
	xor.b64  	%rd1800, %rd1798, %rd1799;
	shr.u64 	%rd1801, %rd1226, 7;
	xor.b64  	%rd1802, %rd1800, %rd1801;
	add.s64 	%rd1803, %rd1802, %rd1213;
	add.s64 	%rd1804, %rd1803, %rd1714;
	add.s64 	%rd1805, %rd1804, %rd1797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1792, 45;
	shr.b64 	%rhs, %rd1792, 19;
	add.u64 	%rd1806, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1792, 3;
	shr.b64 	%rhs, %rd1792, 61;
	add.u64 	%rd1807, %lhs, %rhs;
	}
	xor.b64  	%rd1808, %rd1806, %rd1807;
	shr.u64 	%rd1809, %rd1792, 6;
	xor.b64  	%rd1810, %rd1808, %rd1809;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1239, 63;
	shr.b64 	%rhs, %rd1239, 1;
	add.u64 	%rd1811, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1239, 56;
	shr.b64 	%rhs, %rd1239, 8;
	add.u64 	%rd1812, %lhs, %rhs;
	}
	xor.b64  	%rd1813, %rd1811, %rd1812;
	shr.u64 	%rd1814, %rd1239, 7;
	xor.b64  	%rd1815, %rd1813, %rd1814;
	add.s64 	%rd1816, %rd1815, %rd1226;
	add.s64 	%rd1817, %rd1816, %rd1727;
	add.s64 	%rd1818, %rd1817, %rd1810;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1805, 45;
	shr.b64 	%rhs, %rd1805, 19;
	add.u64 	%rd1819, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1805, 3;
	shr.b64 	%rhs, %rd1805, 61;
	add.u64 	%rd1820, %lhs, %rhs;
	}
	xor.b64  	%rd1821, %rd1819, %rd1820;
	shr.u64 	%rd1822, %rd1805, 6;
	xor.b64  	%rd1823, %rd1821, %rd1822;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1252, 63;
	shr.b64 	%rhs, %rd1252, 1;
	add.u64 	%rd1824, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1252, 56;
	shr.b64 	%rhs, %rd1252, 8;
	add.u64 	%rd1825, %lhs, %rhs;
	}
	xor.b64  	%rd1826, %rd1824, %rd1825;
	shr.u64 	%rd1827, %rd1252, 7;
	xor.b64  	%rd1828, %rd1826, %rd1827;
	add.s64 	%rd1829, %rd1828, %rd1239;
	add.s64 	%rd1830, %rd1829, %rd1740;
	add.s64 	%rd1831, %rd1830, %rd1823;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1818, 45;
	shr.b64 	%rhs, %rd1818, 19;
	add.u64 	%rd1832, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1818, 3;
	shr.b64 	%rhs, %rd1818, 61;
	add.u64 	%rd1833, %lhs, %rhs;
	}
	xor.b64  	%rd1834, %rd1832, %rd1833;
	shr.u64 	%rd1835, %rd1818, 6;
	xor.b64  	%rd1836, %rd1834, %rd1835;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1265, 63;
	shr.b64 	%rhs, %rd1265, 1;
	add.u64 	%rd1837, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1265, 56;
	shr.b64 	%rhs, %rd1265, 8;
	add.u64 	%rd1838, %lhs, %rhs;
	}
	xor.b64  	%rd1839, %rd1837, %rd1838;
	shr.u64 	%rd1840, %rd1265, 7;
	xor.b64  	%rd1841, %rd1839, %rd1840;
	add.s64 	%rd1842, %rd1841, %rd1252;
	add.s64 	%rd1843, %rd1842, %rd1753;
	add.s64 	%rd1844, %rd1843, %rd1836;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1831, 45;
	shr.b64 	%rhs, %rd1831, 19;
	add.u64 	%rd1845, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1831, 3;
	shr.b64 	%rhs, %rd1831, 61;
	add.u64 	%rd1846, %lhs, %rhs;
	}
	xor.b64  	%rd1847, %rd1845, %rd1846;
	shr.u64 	%rd1848, %rd1831, 6;
	xor.b64  	%rd1849, %rd1847, %rd1848;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1662, 63;
	shr.b64 	%rhs, %rd1662, 1;
	add.u64 	%rd1850, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1662, 56;
	shr.b64 	%rhs, %rd1662, 8;
	add.u64 	%rd1851, %lhs, %rhs;
	}
	xor.b64  	%rd1852, %rd1850, %rd1851;
	shr.u64 	%rd1853, %rd1662, 7;
	xor.b64  	%rd1854, %rd1852, %rd1853;
	add.s64 	%rd1855, %rd1854, %rd1265;
	add.s64 	%rd1856, %rd1855, %rd1766;
	add.s64 	%rd1857, %rd1856, %rd1849;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1638, 50;
	shr.b64 	%rhs, %rd1638, 14;
	add.u64 	%rd1858, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1638, 46;
	shr.b64 	%rhs, %rd1638, 18;
	add.u64 	%rd1859, %lhs, %rhs;
	}
	xor.b64  	%rd1860, %rd1858, %rd1859;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1638, 23;
	shr.b64 	%rhs, %rd1638, 41;
	add.u64 	%rd1861, %lhs, %rhs;
	}
	xor.b64  	%rd1862, %rd1860, %rd1861;
	xor.b64  	%rd1863, %rd1614, %rd1590;
	and.b64  	%rd1864, %rd1638, %rd1863;
	xor.b64  	%rd1865, %rd1864, %rd1590;
	add.s64 	%rd1866, %rd1662, %rd1566;
	add.s64 	%rd1867, %rd1866, %rd1865;
	add.s64 	%rd1868, %rd1867, %rd1862;
	add.s64 	%rd1869, %rd1868, 1847814050463011016;
	add.s64 	%rd1870, %rd1869, %rd1577;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1649, 36;
	shr.b64 	%rhs, %rd1649, 28;
	add.u64 	%rd1871, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1649, 30;
	shr.b64 	%rhs, %rd1649, 34;
	add.u64 	%rd1872, %lhs, %rhs;
	}
	xor.b64  	%rd1873, %rd1871, %rd1872;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1649, 25;
	shr.b64 	%rhs, %rd1649, 39;
	add.u64 	%rd1874, %lhs, %rhs;
	}
	xor.b64  	%rd1875, %rd1873, %rd1874;
	and.b64  	%rd1876, %rd1649, %rd1625;
	xor.b64  	%rd1877, %rd1649, %rd1625;
	and.b64  	%rd1878, %rd1877, %rd1601;
	or.b64  	%rd1879, %rd1878, %rd1876;
	add.s64 	%rd1880, %rd1879, %rd1875;
	add.s64 	%rd1881, %rd1880, %rd1869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1870, 50;
	shr.b64 	%rhs, %rd1870, 14;
	add.u64 	%rd1882, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1870, 46;
	shr.b64 	%rhs, %rd1870, 18;
	add.u64 	%rd1883, %lhs, %rhs;
	}
	xor.b64  	%rd1884, %rd1882, %rd1883;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1870, 23;
	shr.b64 	%rhs, %rd1870, 41;
	add.u64 	%rd1885, %lhs, %rhs;
	}
	xor.b64  	%rd1886, %rd1884, %rd1885;
	xor.b64  	%rd1887, %rd1638, %rd1614;
	and.b64  	%rd1888, %rd1870, %rd1887;
	xor.b64  	%rd1889, %rd1888, %rd1614;
	add.s64 	%rd1890, %rd1675, %rd1590;
	add.s64 	%rd1891, %rd1890, %rd1889;
	add.s64 	%rd1892, %rd1891, %rd1886;
	add.s64 	%rd1893, %rd1892, 2177327727835720531;
	add.s64 	%rd1894, %rd1893, %rd1601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1881, 36;
	shr.b64 	%rhs, %rd1881, 28;
	add.u64 	%rd1895, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1881, 30;
	shr.b64 	%rhs, %rd1881, 34;
	add.u64 	%rd1896, %lhs, %rhs;
	}
	xor.b64  	%rd1897, %rd1895, %rd1896;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1881, 25;
	shr.b64 	%rhs, %rd1881, 39;
	add.u64 	%rd1898, %lhs, %rhs;
	}
	xor.b64  	%rd1899, %rd1897, %rd1898;
	and.b64  	%rd1900, %rd1881, %rd1649;
	xor.b64  	%rd1901, %rd1881, %rd1649;
	and.b64  	%rd1902, %rd1901, %rd1625;
	or.b64  	%rd1903, %rd1902, %rd1900;
	add.s64 	%rd1904, %rd1903, %rd1899;
	add.s64 	%rd1905, %rd1904, %rd1893;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1894, 50;
	shr.b64 	%rhs, %rd1894, 14;
	add.u64 	%rd1906, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1894, 46;
	shr.b64 	%rhs, %rd1894, 18;
	add.u64 	%rd1907, %lhs, %rhs;
	}
	xor.b64  	%rd1908, %rd1906, %rd1907;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1894, 23;
	shr.b64 	%rhs, %rd1894, 41;
	add.u64 	%rd1909, %lhs, %rhs;
	}
	xor.b64  	%rd1910, %rd1908, %rd1909;
	xor.b64  	%rd1911, %rd1870, %rd1638;
	and.b64  	%rd1912, %rd1894, %rd1911;
	xor.b64  	%rd1913, %rd1912, %rd1638;
	add.s64 	%rd1914, %rd1688, %rd1614;
	add.s64 	%rd1915, %rd1914, %rd1913;
	add.s64 	%rd1916, %rd1915, %rd1910;
	add.s64 	%rd1917, %rd1916, 2830643537854262169;
	add.s64 	%rd1918, %rd1917, %rd1625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1905, 36;
	shr.b64 	%rhs, %rd1905, 28;
	add.u64 	%rd1919, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1905, 30;
	shr.b64 	%rhs, %rd1905, 34;
	add.u64 	%rd1920, %lhs, %rhs;
	}
	xor.b64  	%rd1921, %rd1919, %rd1920;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1905, 25;
	shr.b64 	%rhs, %rd1905, 39;
	add.u64 	%rd1922, %lhs, %rhs;
	}
	xor.b64  	%rd1923, %rd1921, %rd1922;
	and.b64  	%rd1924, %rd1905, %rd1881;
	xor.b64  	%rd1925, %rd1905, %rd1881;
	and.b64  	%rd1926, %rd1925, %rd1649;
	or.b64  	%rd1927, %rd1926, %rd1924;
	add.s64 	%rd1928, %rd1927, %rd1923;
	add.s64 	%rd1929, %rd1928, %rd1917;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1918, 50;
	shr.b64 	%rhs, %rd1918, 14;
	add.u64 	%rd1930, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1918, 46;
	shr.b64 	%rhs, %rd1918, 18;
	add.u64 	%rd1931, %lhs, %rhs;
	}
	xor.b64  	%rd1932, %rd1930, %rd1931;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1918, 23;
	shr.b64 	%rhs, %rd1918, 41;
	add.u64 	%rd1933, %lhs, %rhs;
	}
	xor.b64  	%rd1934, %rd1932, %rd1933;
	xor.b64  	%rd1935, %rd1894, %rd1870;
	and.b64  	%rd1936, %rd1918, %rd1935;
	xor.b64  	%rd1937, %rd1936, %rd1870;
	add.s64 	%rd1938, %rd1701, %rd1638;
	add.s64 	%rd1939, %rd1938, %rd1937;
	add.s64 	%rd1940, %rd1939, %rd1934;
	add.s64 	%rd1941, %rd1940, 3796741975233480872;
	add.s64 	%rd1942, %rd1941, %rd1649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1929, 36;
	shr.b64 	%rhs, %rd1929, 28;
	add.u64 	%rd1943, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1929, 30;
	shr.b64 	%rhs, %rd1929, 34;
	add.u64 	%rd1944, %lhs, %rhs;
	}
	xor.b64  	%rd1945, %rd1943, %rd1944;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1929, 25;
	shr.b64 	%rhs, %rd1929, 39;
	add.u64 	%rd1946, %lhs, %rhs;
	}
	xor.b64  	%rd1947, %rd1945, %rd1946;
	and.b64  	%rd1948, %rd1929, %rd1905;
	xor.b64  	%rd1949, %rd1929, %rd1905;
	and.b64  	%rd1950, %rd1949, %rd1881;
	or.b64  	%rd1951, %rd1950, %rd1948;
	add.s64 	%rd1952, %rd1951, %rd1947;
	add.s64 	%rd1953, %rd1952, %rd1941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1942, 50;
	shr.b64 	%rhs, %rd1942, 14;
	add.u64 	%rd1954, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1942, 46;
	shr.b64 	%rhs, %rd1942, 18;
	add.u64 	%rd1955, %lhs, %rhs;
	}
	xor.b64  	%rd1956, %rd1954, %rd1955;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1942, 23;
	shr.b64 	%rhs, %rd1942, 41;
	add.u64 	%rd1957, %lhs, %rhs;
	}
	xor.b64  	%rd1958, %rd1956, %rd1957;
	xor.b64  	%rd1959, %rd1918, %rd1894;
	and.b64  	%rd1960, %rd1942, %rd1959;
	xor.b64  	%rd1961, %rd1960, %rd1894;
	add.s64 	%rd1962, %rd1714, %rd1870;
	add.s64 	%rd1963, %rd1962, %rd1961;
	add.s64 	%rd1964, %rd1963, %rd1958;
	add.s64 	%rd1965, %rd1964, 4115178125766777443;
	add.s64 	%rd1966, %rd1965, %rd1881;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1953, 36;
	shr.b64 	%rhs, %rd1953, 28;
	add.u64 	%rd1967, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1953, 30;
	shr.b64 	%rhs, %rd1953, 34;
	add.u64 	%rd1968, %lhs, %rhs;
	}
	xor.b64  	%rd1969, %rd1967, %rd1968;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1953, 25;
	shr.b64 	%rhs, %rd1953, 39;
	add.u64 	%rd1970, %lhs, %rhs;
	}
	xor.b64  	%rd1971, %rd1969, %rd1970;
	and.b64  	%rd1972, %rd1953, %rd1929;
	xor.b64  	%rd1973, %rd1953, %rd1929;
	and.b64  	%rd1974, %rd1973, %rd1905;
	or.b64  	%rd1975, %rd1974, %rd1972;
	add.s64 	%rd1976, %rd1975, %rd1971;
	add.s64 	%rd1977, %rd1976, %rd1965;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1966, 50;
	shr.b64 	%rhs, %rd1966, 14;
	add.u64 	%rd1978, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1966, 46;
	shr.b64 	%rhs, %rd1966, 18;
	add.u64 	%rd1979, %lhs, %rhs;
	}
	xor.b64  	%rd1980, %rd1978, %rd1979;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1966, 23;
	shr.b64 	%rhs, %rd1966, 41;
	add.u64 	%rd1981, %lhs, %rhs;
	}
	xor.b64  	%rd1982, %rd1980, %rd1981;
	xor.b64  	%rd1983, %rd1942, %rd1918;
	and.b64  	%rd1984, %rd1966, %rd1983;
	xor.b64  	%rd1985, %rd1984, %rd1918;
	add.s64 	%rd1986, %rd1727, %rd1894;
	add.s64 	%rd1987, %rd1986, %rd1985;
	add.s64 	%rd1988, %rd1987, %rd1982;
	add.s64 	%rd1989, %rd1988, 5681478168544905931;
	add.s64 	%rd1990, %rd1989, %rd1905;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1977, 36;
	shr.b64 	%rhs, %rd1977, 28;
	add.u64 	%rd1991, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1977, 30;
	shr.b64 	%rhs, %rd1977, 34;
	add.u64 	%rd1992, %lhs, %rhs;
	}
	xor.b64  	%rd1993, %rd1991, %rd1992;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1977, 25;
	shr.b64 	%rhs, %rd1977, 39;
	add.u64 	%rd1994, %lhs, %rhs;
	}
	xor.b64  	%rd1995, %rd1993, %rd1994;
	and.b64  	%rd1996, %rd1977, %rd1953;
	xor.b64  	%rd1997, %rd1977, %rd1953;
	and.b64  	%rd1998, %rd1997, %rd1929;
	or.b64  	%rd1999, %rd1998, %rd1996;
	add.s64 	%rd2000, %rd1999, %rd1995;
	add.s64 	%rd2001, %rd2000, %rd1989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1990, 50;
	shr.b64 	%rhs, %rd1990, 14;
	add.u64 	%rd2002, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1990, 46;
	shr.b64 	%rhs, %rd1990, 18;
	add.u64 	%rd2003, %lhs, %rhs;
	}
	xor.b64  	%rd2004, %rd2002, %rd2003;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1990, 23;
	shr.b64 	%rhs, %rd1990, 41;
	add.u64 	%rd2005, %lhs, %rhs;
	}
	xor.b64  	%rd2006, %rd2004, %rd2005;
	xor.b64  	%rd2007, %rd1966, %rd1942;
	and.b64  	%rd2008, %rd1990, %rd2007;
	xor.b64  	%rd2009, %rd2008, %rd1942;
	add.s64 	%rd2010, %rd1740, %rd1918;
	add.s64 	%rd2011, %rd2010, %rd2009;
	add.s64 	%rd2012, %rd2011, %rd2006;
	add.s64 	%rd2013, %rd2012, 6601373596472566643;
	add.s64 	%rd2014, %rd2013, %rd1929;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2001, 36;
	shr.b64 	%rhs, %rd2001, 28;
	add.u64 	%rd2015, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2001, 30;
	shr.b64 	%rhs, %rd2001, 34;
	add.u64 	%rd2016, %lhs, %rhs;
	}
	xor.b64  	%rd2017, %rd2015, %rd2016;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2001, 25;
	shr.b64 	%rhs, %rd2001, 39;
	add.u64 	%rd2018, %lhs, %rhs;
	}
	xor.b64  	%rd2019, %rd2017, %rd2018;
	and.b64  	%rd2020, %rd2001, %rd1977;
	xor.b64  	%rd2021, %rd2001, %rd1977;
	and.b64  	%rd2022, %rd2021, %rd1953;
	or.b64  	%rd2023, %rd2022, %rd2020;
	add.s64 	%rd2024, %rd2023, %rd2019;
	add.s64 	%rd2025, %rd2024, %rd2013;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2014, 50;
	shr.b64 	%rhs, %rd2014, 14;
	add.u64 	%rd2026, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2014, 46;
	shr.b64 	%rhs, %rd2014, 18;
	add.u64 	%rd2027, %lhs, %rhs;
	}
	xor.b64  	%rd2028, %rd2026, %rd2027;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2014, 23;
	shr.b64 	%rhs, %rd2014, 41;
	add.u64 	%rd2029, %lhs, %rhs;
	}
	xor.b64  	%rd2030, %rd2028, %rd2029;
	xor.b64  	%rd2031, %rd1990, %rd1966;
	and.b64  	%rd2032, %rd2014, %rd2031;
	xor.b64  	%rd2033, %rd2032, %rd1966;
	add.s64 	%rd2034, %rd1753, %rd1942;
	add.s64 	%rd2035, %rd2034, %rd2033;
	add.s64 	%rd2036, %rd2035, %rd2030;
	add.s64 	%rd2037, %rd2036, 7507060721942968483;
	add.s64 	%rd2038, %rd2037, %rd1953;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2025, 36;
	shr.b64 	%rhs, %rd2025, 28;
	add.u64 	%rd2039, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2025, 30;
	shr.b64 	%rhs, %rd2025, 34;
	add.u64 	%rd2040, %lhs, %rhs;
	}
	xor.b64  	%rd2041, %rd2039, %rd2040;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2025, 25;
	shr.b64 	%rhs, %rd2025, 39;
	add.u64 	%rd2042, %lhs, %rhs;
	}
	xor.b64  	%rd2043, %rd2041, %rd2042;
	and.b64  	%rd2044, %rd2025, %rd2001;
	xor.b64  	%rd2045, %rd2025, %rd2001;
	and.b64  	%rd2046, %rd2045, %rd1977;
	or.b64  	%rd2047, %rd2046, %rd2044;
	add.s64 	%rd2048, %rd2047, %rd2043;
	add.s64 	%rd2049, %rd2048, %rd2037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2038, 50;
	shr.b64 	%rhs, %rd2038, 14;
	add.u64 	%rd2050, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2038, 46;
	shr.b64 	%rhs, %rd2038, 18;
	add.u64 	%rd2051, %lhs, %rhs;
	}
	xor.b64  	%rd2052, %rd2050, %rd2051;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2038, 23;
	shr.b64 	%rhs, %rd2038, 41;
	add.u64 	%rd2053, %lhs, %rhs;
	}
	xor.b64  	%rd2054, %rd2052, %rd2053;
	xor.b64  	%rd2055, %rd2014, %rd1990;
	and.b64  	%rd2056, %rd2038, %rd2055;
	xor.b64  	%rd2057, %rd2056, %rd1990;
	add.s64 	%rd2058, %rd1766, %rd1966;
	add.s64 	%rd2059, %rd2058, %rd2057;
	add.s64 	%rd2060, %rd2059, %rd2054;
	add.s64 	%rd2061, %rd2060, 8399075790359081724;
	add.s64 	%rd2062, %rd2061, %rd1977;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2049, 36;
	shr.b64 	%rhs, %rd2049, 28;
	add.u64 	%rd2063, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2049, 30;
	shr.b64 	%rhs, %rd2049, 34;
	add.u64 	%rd2064, %lhs, %rhs;
	}
	xor.b64  	%rd2065, %rd2063, %rd2064;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2049, 25;
	shr.b64 	%rhs, %rd2049, 39;
	add.u64 	%rd2066, %lhs, %rhs;
	}
	xor.b64  	%rd2067, %rd2065, %rd2066;
	and.b64  	%rd2068, %rd2049, %rd2025;
	xor.b64  	%rd2069, %rd2049, %rd2025;
	and.b64  	%rd2070, %rd2069, %rd2001;
	or.b64  	%rd2071, %rd2070, %rd2068;
	add.s64 	%rd2072, %rd2071, %rd2067;
	add.s64 	%rd2073, %rd2072, %rd2061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2062, 50;
	shr.b64 	%rhs, %rd2062, 14;
	add.u64 	%rd2074, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2062, 46;
	shr.b64 	%rhs, %rd2062, 18;
	add.u64 	%rd2075, %lhs, %rhs;
	}
	xor.b64  	%rd2076, %rd2074, %rd2075;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2062, 23;
	shr.b64 	%rhs, %rd2062, 41;
	add.u64 	%rd2077, %lhs, %rhs;
	}
	xor.b64  	%rd2078, %rd2076, %rd2077;
	xor.b64  	%rd2079, %rd2038, %rd2014;
	and.b64  	%rd2080, %rd2062, %rd2079;
	xor.b64  	%rd2081, %rd2080, %rd2014;
	add.s64 	%rd2082, %rd1779, %rd1990;
	add.s64 	%rd2083, %rd2082, %rd2081;
	add.s64 	%rd2084, %rd2083, %rd2078;
	add.s64 	%rd2085, %rd2084, 8693463985226723168;
	add.s64 	%rd2086, %rd2085, %rd2001;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2073, 36;
	shr.b64 	%rhs, %rd2073, 28;
	add.u64 	%rd2087, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2073, 30;
	shr.b64 	%rhs, %rd2073, 34;
	add.u64 	%rd2088, %lhs, %rhs;
	}
	xor.b64  	%rd2089, %rd2087, %rd2088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2073, 25;
	shr.b64 	%rhs, %rd2073, 39;
	add.u64 	%rd2090, %lhs, %rhs;
	}
	xor.b64  	%rd2091, %rd2089, %rd2090;
	and.b64  	%rd2092, %rd2073, %rd2049;
	xor.b64  	%rd2093, %rd2073, %rd2049;
	and.b64  	%rd2094, %rd2093, %rd2025;
	or.b64  	%rd2095, %rd2094, %rd2092;
	add.s64 	%rd2096, %rd2095, %rd2091;
	add.s64 	%rd2097, %rd2096, %rd2085;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2086, 50;
	shr.b64 	%rhs, %rd2086, 14;
	add.u64 	%rd2098, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2086, 46;
	shr.b64 	%rhs, %rd2086, 18;
	add.u64 	%rd2099, %lhs, %rhs;
	}
	xor.b64  	%rd2100, %rd2098, %rd2099;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2086, 23;
	shr.b64 	%rhs, %rd2086, 41;
	add.u64 	%rd2101, %lhs, %rhs;
	}
	xor.b64  	%rd2102, %rd2100, %rd2101;
	xor.b64  	%rd2103, %rd2062, %rd2038;
	and.b64  	%rd2104, %rd2086, %rd2103;
	xor.b64  	%rd2105, %rd2104, %rd2038;
	add.s64 	%rd2106, %rd1792, %rd2014;
	add.s64 	%rd2107, %rd2106, %rd2105;
	add.s64 	%rd2108, %rd2107, %rd2102;
	add.s64 	%rd2109, %rd2108, -8878714635349349518;
	add.s64 	%rd2110, %rd2109, %rd2025;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2097, 36;
	shr.b64 	%rhs, %rd2097, 28;
	add.u64 	%rd2111, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2097, 30;
	shr.b64 	%rhs, %rd2097, 34;
	add.u64 	%rd2112, %lhs, %rhs;
	}
	xor.b64  	%rd2113, %rd2111, %rd2112;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2097, 25;
	shr.b64 	%rhs, %rd2097, 39;
	add.u64 	%rd2114, %lhs, %rhs;
	}
	xor.b64  	%rd2115, %rd2113, %rd2114;
	and.b64  	%rd2116, %rd2097, %rd2073;
	xor.b64  	%rd2117, %rd2097, %rd2073;
	and.b64  	%rd2118, %rd2117, %rd2049;
	or.b64  	%rd2119, %rd2118, %rd2116;
	add.s64 	%rd2120, %rd2119, %rd2115;
	add.s64 	%rd2121, %rd2120, %rd2109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2110, 50;
	shr.b64 	%rhs, %rd2110, 14;
	add.u64 	%rd2122, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2110, 46;
	shr.b64 	%rhs, %rd2110, 18;
	add.u64 	%rd2123, %lhs, %rhs;
	}
	xor.b64  	%rd2124, %rd2122, %rd2123;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2110, 23;
	shr.b64 	%rhs, %rd2110, 41;
	add.u64 	%rd2125, %lhs, %rhs;
	}
	xor.b64  	%rd2126, %rd2124, %rd2125;
	xor.b64  	%rd2127, %rd2086, %rd2062;
	and.b64  	%rd2128, %rd2110, %rd2127;
	xor.b64  	%rd2129, %rd2128, %rd2062;
	add.s64 	%rd2130, %rd1805, %rd2038;
	add.s64 	%rd2131, %rd2130, %rd2129;
	add.s64 	%rd2132, %rd2131, %rd2126;
	add.s64 	%rd2133, %rd2132, -8302665154208450068;
	add.s64 	%rd2134, %rd2133, %rd2049;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2121, 36;
	shr.b64 	%rhs, %rd2121, 28;
	add.u64 	%rd2135, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2121, 30;
	shr.b64 	%rhs, %rd2121, 34;
	add.u64 	%rd2136, %lhs, %rhs;
	}
	xor.b64  	%rd2137, %rd2135, %rd2136;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2121, 25;
	shr.b64 	%rhs, %rd2121, 39;
	add.u64 	%rd2138, %lhs, %rhs;
	}
	xor.b64  	%rd2139, %rd2137, %rd2138;
	and.b64  	%rd2140, %rd2121, %rd2097;
	xor.b64  	%rd2141, %rd2121, %rd2097;
	and.b64  	%rd2142, %rd2141, %rd2073;
	or.b64  	%rd2143, %rd2142, %rd2140;
	add.s64 	%rd2144, %rd2143, %rd2139;
	add.s64 	%rd2145, %rd2144, %rd2133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2134, 50;
	shr.b64 	%rhs, %rd2134, 14;
	add.u64 	%rd2146, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2134, 46;
	shr.b64 	%rhs, %rd2134, 18;
	add.u64 	%rd2147, %lhs, %rhs;
	}
	xor.b64  	%rd2148, %rd2146, %rd2147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2134, 23;
	shr.b64 	%rhs, %rd2134, 41;
	add.u64 	%rd2149, %lhs, %rhs;
	}
	xor.b64  	%rd2150, %rd2148, %rd2149;
	xor.b64  	%rd2151, %rd2110, %rd2086;
	and.b64  	%rd2152, %rd2134, %rd2151;
	xor.b64  	%rd2153, %rd2152, %rd2086;
	add.s64 	%rd2154, %rd1818, %rd2062;
	add.s64 	%rd2155, %rd2154, %rd2153;
	add.s64 	%rd2156, %rd2155, %rd2150;
	add.s64 	%rd2157, %rd2156, -8016688836872298968;
	add.s64 	%rd2158, %rd2157, %rd2073;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2145, 36;
	shr.b64 	%rhs, %rd2145, 28;
	add.u64 	%rd2159, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2145, 30;
	shr.b64 	%rhs, %rd2145, 34;
	add.u64 	%rd2160, %lhs, %rhs;
	}
	xor.b64  	%rd2161, %rd2159, %rd2160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2145, 25;
	shr.b64 	%rhs, %rd2145, 39;
	add.u64 	%rd2162, %lhs, %rhs;
	}
	xor.b64  	%rd2163, %rd2161, %rd2162;
	and.b64  	%rd2164, %rd2145, %rd2121;
	xor.b64  	%rd2165, %rd2145, %rd2121;
	and.b64  	%rd2166, %rd2165, %rd2097;
	or.b64  	%rd2167, %rd2166, %rd2164;
	add.s64 	%rd2168, %rd2167, %rd2163;
	add.s64 	%rd2169, %rd2168, %rd2157;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2158, 50;
	shr.b64 	%rhs, %rd2158, 14;
	add.u64 	%rd2170, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2158, 46;
	shr.b64 	%rhs, %rd2158, 18;
	add.u64 	%rd2171, %lhs, %rhs;
	}
	xor.b64  	%rd2172, %rd2170, %rd2171;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2158, 23;
	shr.b64 	%rhs, %rd2158, 41;
	add.u64 	%rd2173, %lhs, %rhs;
	}
	xor.b64  	%rd2174, %rd2172, %rd2173;
	xor.b64  	%rd2175, %rd2134, %rd2110;
	and.b64  	%rd2176, %rd2158, %rd2175;
	xor.b64  	%rd2177, %rd2176, %rd2110;
	add.s64 	%rd2178, %rd1831, %rd2086;
	add.s64 	%rd2179, %rd2178, %rd2177;
	add.s64 	%rd2180, %rd2179, %rd2174;
	add.s64 	%rd2181, %rd2180, -6606660893046293015;
	add.s64 	%rd2182, %rd2181, %rd2097;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2169, 36;
	shr.b64 	%rhs, %rd2169, 28;
	add.u64 	%rd2183, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2169, 30;
	shr.b64 	%rhs, %rd2169, 34;
	add.u64 	%rd2184, %lhs, %rhs;
	}
	xor.b64  	%rd2185, %rd2183, %rd2184;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2169, 25;
	shr.b64 	%rhs, %rd2169, 39;
	add.u64 	%rd2186, %lhs, %rhs;
	}
	xor.b64  	%rd2187, %rd2185, %rd2186;
	and.b64  	%rd2188, %rd2169, %rd2145;
	xor.b64  	%rd2189, %rd2169, %rd2145;
	and.b64  	%rd2190, %rd2189, %rd2121;
	or.b64  	%rd2191, %rd2190, %rd2188;
	add.s64 	%rd2192, %rd2191, %rd2187;
	add.s64 	%rd2193, %rd2192, %rd2181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2182, 50;
	shr.b64 	%rhs, %rd2182, 14;
	add.u64 	%rd2194, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2182, 46;
	shr.b64 	%rhs, %rd2182, 18;
	add.u64 	%rd2195, %lhs, %rhs;
	}
	xor.b64  	%rd2196, %rd2194, %rd2195;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2182, 23;
	shr.b64 	%rhs, %rd2182, 41;
	add.u64 	%rd2197, %lhs, %rhs;
	}
	xor.b64  	%rd2198, %rd2196, %rd2197;
	xor.b64  	%rd2199, %rd2158, %rd2134;
	and.b64  	%rd2200, %rd2182, %rd2199;
	xor.b64  	%rd2201, %rd2200, %rd2134;
	add.s64 	%rd2202, %rd1844, %rd2110;
	add.s64 	%rd2203, %rd2202, %rd2201;
	add.s64 	%rd2204, %rd2203, %rd2198;
	add.s64 	%rd2205, %rd2204, -4685533653050689259;
	add.s64 	%rd2206, %rd2205, %rd2121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2193, 36;
	shr.b64 	%rhs, %rd2193, 28;
	add.u64 	%rd2207, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2193, 30;
	shr.b64 	%rhs, %rd2193, 34;
	add.u64 	%rd2208, %lhs, %rhs;
	}
	xor.b64  	%rd2209, %rd2207, %rd2208;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2193, 25;
	shr.b64 	%rhs, %rd2193, 39;
	add.u64 	%rd2210, %lhs, %rhs;
	}
	xor.b64  	%rd2211, %rd2209, %rd2210;
	and.b64  	%rd2212, %rd2193, %rd2169;
	xor.b64  	%rd2213, %rd2193, %rd2169;
	and.b64  	%rd2214, %rd2213, %rd2145;
	or.b64  	%rd2215, %rd2214, %rd2212;
	add.s64 	%rd2216, %rd2215, %rd2211;
	add.s64 	%rd2217, %rd2216, %rd2205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2206, 50;
	shr.b64 	%rhs, %rd2206, 14;
	add.u64 	%rd2218, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2206, 46;
	shr.b64 	%rhs, %rd2206, 18;
	add.u64 	%rd2219, %lhs, %rhs;
	}
	xor.b64  	%rd2220, %rd2218, %rd2219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2206, 23;
	shr.b64 	%rhs, %rd2206, 41;
	add.u64 	%rd2221, %lhs, %rhs;
	}
	xor.b64  	%rd2222, %rd2220, %rd2221;
	xor.b64  	%rd2223, %rd2182, %rd2158;
	and.b64  	%rd2224, %rd2206, %rd2223;
	xor.b64  	%rd2225, %rd2224, %rd2158;
	add.s64 	%rd2226, %rd1857, %rd2134;
	add.s64 	%rd2227, %rd2226, %rd2225;
	add.s64 	%rd2228, %rd2227, %rd2222;
	add.s64 	%rd2229, %rd2228, -4147400797238176981;
	add.s64 	%rd2230, %rd2229, %rd2145;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2217, 36;
	shr.b64 	%rhs, %rd2217, 28;
	add.u64 	%rd2231, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2217, 30;
	shr.b64 	%rhs, %rd2217, 34;
	add.u64 	%rd2232, %lhs, %rhs;
	}
	xor.b64  	%rd2233, %rd2231, %rd2232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2217, 25;
	shr.b64 	%rhs, %rd2217, 39;
	add.u64 	%rd2234, %lhs, %rhs;
	}
	xor.b64  	%rd2235, %rd2233, %rd2234;
	and.b64  	%rd2236, %rd2217, %rd2193;
	xor.b64  	%rd2237, %rd2217, %rd2193;
	and.b64  	%rd2238, %rd2237, %rd2169;
	or.b64  	%rd2239, %rd2238, %rd2236;
	add.s64 	%rd2240, %rd2239, %rd2235;
	add.s64 	%rd2241, %rd2240, %rd2229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1844, 45;
	shr.b64 	%rhs, %rd1844, 19;
	add.u64 	%rd2242, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1844, 3;
	shr.b64 	%rhs, %rd1844, 61;
	add.u64 	%rd2243, %lhs, %rhs;
	}
	xor.b64  	%rd2244, %rd2242, %rd2243;
	shr.u64 	%rd2245, %rd1844, 6;
	xor.b64  	%rd2246, %rd2244, %rd2245;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1675, 63;
	shr.b64 	%rhs, %rd1675, 1;
	add.u64 	%rd2247, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1675, 56;
	shr.b64 	%rhs, %rd1675, 8;
	add.u64 	%rd2248, %lhs, %rhs;
	}
	xor.b64  	%rd2249, %rd2247, %rd2248;
	shr.u64 	%rd2250, %rd1675, 7;
	xor.b64  	%rd2251, %rd2249, %rd2250;
	add.s64 	%rd2252, %rd2251, %rd1662;
	add.s64 	%rd2253, %rd2252, %rd1779;
	add.s64 	%rd2254, %rd2253, %rd2246;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1857, 45;
	shr.b64 	%rhs, %rd1857, 19;
	add.u64 	%rd2255, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1857, 3;
	shr.b64 	%rhs, %rd1857, 61;
	add.u64 	%rd2256, %lhs, %rhs;
	}
	xor.b64  	%rd2257, %rd2255, %rd2256;
	shr.u64 	%rd2258, %rd1857, 6;
	xor.b64  	%rd2259, %rd2257, %rd2258;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1688, 63;
	shr.b64 	%rhs, %rd1688, 1;
	add.u64 	%rd2260, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1688, 56;
	shr.b64 	%rhs, %rd1688, 8;
	add.u64 	%rd2261, %lhs, %rhs;
	}
	xor.b64  	%rd2262, %rd2260, %rd2261;
	shr.u64 	%rd2263, %rd1688, 7;
	xor.b64  	%rd2264, %rd2262, %rd2263;
	add.s64 	%rd2265, %rd2264, %rd1675;
	add.s64 	%rd2266, %rd2265, %rd1792;
	add.s64 	%rd2267, %rd2266, %rd2259;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2254, 45;
	shr.b64 	%rhs, %rd2254, 19;
	add.u64 	%rd2268, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2254, 3;
	shr.b64 	%rhs, %rd2254, 61;
	add.u64 	%rd2269, %lhs, %rhs;
	}
	xor.b64  	%rd2270, %rd2268, %rd2269;
	shr.u64 	%rd2271, %rd2254, 6;
	xor.b64  	%rd2272, %rd2270, %rd2271;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1701, 63;
	shr.b64 	%rhs, %rd1701, 1;
	add.u64 	%rd2273, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1701, 56;
	shr.b64 	%rhs, %rd1701, 8;
	add.u64 	%rd2274, %lhs, %rhs;
	}
	xor.b64  	%rd2275, %rd2273, %rd2274;
	shr.u64 	%rd2276, %rd1701, 7;
	xor.b64  	%rd2277, %rd2275, %rd2276;
	add.s64 	%rd2278, %rd2277, %rd1688;
	add.s64 	%rd2279, %rd2278, %rd1805;
	add.s64 	%rd2280, %rd2279, %rd2272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2267, 45;
	shr.b64 	%rhs, %rd2267, 19;
	add.u64 	%rd2281, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2267, 3;
	shr.b64 	%rhs, %rd2267, 61;
	add.u64 	%rd2282, %lhs, %rhs;
	}
	xor.b64  	%rd2283, %rd2281, %rd2282;
	shr.u64 	%rd2284, %rd2267, 6;
	xor.b64  	%rd2285, %rd2283, %rd2284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1714, 63;
	shr.b64 	%rhs, %rd1714, 1;
	add.u64 	%rd2286, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1714, 56;
	shr.b64 	%rhs, %rd1714, 8;
	add.u64 	%rd2287, %lhs, %rhs;
	}
	xor.b64  	%rd2288, %rd2286, %rd2287;
	shr.u64 	%rd2289, %rd1714, 7;
	xor.b64  	%rd2290, %rd2288, %rd2289;
	add.s64 	%rd2291, %rd2290, %rd1701;
	add.s64 	%rd2292, %rd2291, %rd1818;
	add.s64 	%rd2293, %rd2292, %rd2285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2280, 45;
	shr.b64 	%rhs, %rd2280, 19;
	add.u64 	%rd2294, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2280, 3;
	shr.b64 	%rhs, %rd2280, 61;
	add.u64 	%rd2295, %lhs, %rhs;
	}
	xor.b64  	%rd2296, %rd2294, %rd2295;
	shr.u64 	%rd2297, %rd2280, 6;
	xor.b64  	%rd2298, %rd2296, %rd2297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1727, 63;
	shr.b64 	%rhs, %rd1727, 1;
	add.u64 	%rd2299, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1727, 56;
	shr.b64 	%rhs, %rd1727, 8;
	add.u64 	%rd2300, %lhs, %rhs;
	}
	xor.b64  	%rd2301, %rd2299, %rd2300;
	shr.u64 	%rd2302, %rd1727, 7;
	xor.b64  	%rd2303, %rd2301, %rd2302;
	add.s64 	%rd2304, %rd2303, %rd1714;
	add.s64 	%rd2305, %rd2304, %rd1831;
	add.s64 	%rd2306, %rd2305, %rd2298;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2293, 45;
	shr.b64 	%rhs, %rd2293, 19;
	add.u64 	%rd2307, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2293, 3;
	shr.b64 	%rhs, %rd2293, 61;
	add.u64 	%rd2308, %lhs, %rhs;
	}
	xor.b64  	%rd2309, %rd2307, %rd2308;
	shr.u64 	%rd2310, %rd2293, 6;
	xor.b64  	%rd2311, %rd2309, %rd2310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1740, 63;
	shr.b64 	%rhs, %rd1740, 1;
	add.u64 	%rd2312, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1740, 56;
	shr.b64 	%rhs, %rd1740, 8;
	add.u64 	%rd2313, %lhs, %rhs;
	}
	xor.b64  	%rd2314, %rd2312, %rd2313;
	shr.u64 	%rd2315, %rd1740, 7;
	xor.b64  	%rd2316, %rd2314, %rd2315;
	add.s64 	%rd2317, %rd2316, %rd1727;
	add.s64 	%rd2318, %rd2317, %rd1844;
	add.s64 	%rd2319, %rd2318, %rd2311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2306, 45;
	shr.b64 	%rhs, %rd2306, 19;
	add.u64 	%rd2320, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2306, 3;
	shr.b64 	%rhs, %rd2306, 61;
	add.u64 	%rd2321, %lhs, %rhs;
	}
	xor.b64  	%rd2322, %rd2320, %rd2321;
	shr.u64 	%rd2323, %rd2306, 6;
	xor.b64  	%rd2324, %rd2322, %rd2323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1753, 63;
	shr.b64 	%rhs, %rd1753, 1;
	add.u64 	%rd2325, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1753, 56;
	shr.b64 	%rhs, %rd1753, 8;
	add.u64 	%rd2326, %lhs, %rhs;
	}
	xor.b64  	%rd2327, %rd2325, %rd2326;
	shr.u64 	%rd2328, %rd1753, 7;
	xor.b64  	%rd2329, %rd2327, %rd2328;
	add.s64 	%rd2330, %rd2329, %rd1740;
	add.s64 	%rd2331, %rd2330, %rd1857;
	add.s64 	%rd2332, %rd2331, %rd2324;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2319, 45;
	shr.b64 	%rhs, %rd2319, 19;
	add.u64 	%rd2333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2319, 3;
	shr.b64 	%rhs, %rd2319, 61;
	add.u64 	%rd2334, %lhs, %rhs;
	}
	xor.b64  	%rd2335, %rd2333, %rd2334;
	shr.u64 	%rd2336, %rd2319, 6;
	xor.b64  	%rd2337, %rd2335, %rd2336;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1766, 63;
	shr.b64 	%rhs, %rd1766, 1;
	add.u64 	%rd2338, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1766, 56;
	shr.b64 	%rhs, %rd1766, 8;
	add.u64 	%rd2339, %lhs, %rhs;
	}
	xor.b64  	%rd2340, %rd2338, %rd2339;
	shr.u64 	%rd2341, %rd1766, 7;
	xor.b64  	%rd2342, %rd2340, %rd2341;
	add.s64 	%rd2343, %rd2342, %rd1753;
	add.s64 	%rd2344, %rd2343, %rd2254;
	add.s64 	%rd2345, %rd2344, %rd2337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2332, 45;
	shr.b64 	%rhs, %rd2332, 19;
	add.u64 	%rd2346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2332, 3;
	shr.b64 	%rhs, %rd2332, 61;
	add.u64 	%rd2347, %lhs, %rhs;
	}
	xor.b64  	%rd2348, %rd2346, %rd2347;
	shr.u64 	%rd2349, %rd2332, 6;
	xor.b64  	%rd2350, %rd2348, %rd2349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1779, 63;
	shr.b64 	%rhs, %rd1779, 1;
	add.u64 	%rd2351, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1779, 56;
	shr.b64 	%rhs, %rd1779, 8;
	add.u64 	%rd2352, %lhs, %rhs;
	}
	xor.b64  	%rd2353, %rd2351, %rd2352;
	shr.u64 	%rd2354, %rd1779, 7;
	xor.b64  	%rd2355, %rd2353, %rd2354;
	add.s64 	%rd2356, %rd2355, %rd1766;
	add.s64 	%rd2357, %rd2356, %rd2267;
	add.s64 	%rd2358, %rd2357, %rd2350;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2345, 45;
	shr.b64 	%rhs, %rd2345, 19;
	add.u64 	%rd2359, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2345, 3;
	shr.b64 	%rhs, %rd2345, 61;
	add.u64 	%rd2360, %lhs, %rhs;
	}
	xor.b64  	%rd2361, %rd2359, %rd2360;
	shr.u64 	%rd2362, %rd2345, 6;
	xor.b64  	%rd2363, %rd2361, %rd2362;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1792, 63;
	shr.b64 	%rhs, %rd1792, 1;
	add.u64 	%rd2364, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1792, 56;
	shr.b64 	%rhs, %rd1792, 8;
	add.u64 	%rd2365, %lhs, %rhs;
	}
	xor.b64  	%rd2366, %rd2364, %rd2365;
	shr.u64 	%rd2367, %rd1792, 7;
	xor.b64  	%rd2368, %rd2366, %rd2367;
	add.s64 	%rd2369, %rd2368, %rd1779;
	add.s64 	%rd2370, %rd2369, %rd2280;
	add.s64 	%rd2371, %rd2370, %rd2363;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2358, 45;
	shr.b64 	%rhs, %rd2358, 19;
	add.u64 	%rd2372, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2358, 3;
	shr.b64 	%rhs, %rd2358, 61;
	add.u64 	%rd2373, %lhs, %rhs;
	}
	xor.b64  	%rd2374, %rd2372, %rd2373;
	shr.u64 	%rd2375, %rd2358, 6;
	xor.b64  	%rd2376, %rd2374, %rd2375;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1805, 63;
	shr.b64 	%rhs, %rd1805, 1;
	add.u64 	%rd2377, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1805, 56;
	shr.b64 	%rhs, %rd1805, 8;
	add.u64 	%rd2378, %lhs, %rhs;
	}
	xor.b64  	%rd2379, %rd2377, %rd2378;
	shr.u64 	%rd2380, %rd1805, 7;
	xor.b64  	%rd2381, %rd2379, %rd2380;
	add.s64 	%rd2382, %rd2381, %rd1792;
	add.s64 	%rd2383, %rd2382, %rd2293;
	add.s64 	%rd2384, %rd2383, %rd2376;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2371, 45;
	shr.b64 	%rhs, %rd2371, 19;
	add.u64 	%rd2385, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2371, 3;
	shr.b64 	%rhs, %rd2371, 61;
	add.u64 	%rd2386, %lhs, %rhs;
	}
	xor.b64  	%rd2387, %rd2385, %rd2386;
	shr.u64 	%rd2388, %rd2371, 6;
	xor.b64  	%rd2389, %rd2387, %rd2388;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1818, 63;
	shr.b64 	%rhs, %rd1818, 1;
	add.u64 	%rd2390, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1818, 56;
	shr.b64 	%rhs, %rd1818, 8;
	add.u64 	%rd2391, %lhs, %rhs;
	}
	xor.b64  	%rd2392, %rd2390, %rd2391;
	shr.u64 	%rd2393, %rd1818, 7;
	xor.b64  	%rd2394, %rd2392, %rd2393;
	add.s64 	%rd2395, %rd2394, %rd1805;
	add.s64 	%rd2396, %rd2395, %rd2306;
	add.s64 	%rd2397, %rd2396, %rd2389;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2384, 45;
	shr.b64 	%rhs, %rd2384, 19;
	add.u64 	%rd2398, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2384, 3;
	shr.b64 	%rhs, %rd2384, 61;
	add.u64 	%rd2399, %lhs, %rhs;
	}
	xor.b64  	%rd2400, %rd2398, %rd2399;
	shr.u64 	%rd2401, %rd2384, 6;
	xor.b64  	%rd2402, %rd2400, %rd2401;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1831, 63;
	shr.b64 	%rhs, %rd1831, 1;
	add.u64 	%rd2403, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1831, 56;
	shr.b64 	%rhs, %rd1831, 8;
	add.u64 	%rd2404, %lhs, %rhs;
	}
	xor.b64  	%rd2405, %rd2403, %rd2404;
	shr.u64 	%rd2406, %rd1831, 7;
	xor.b64  	%rd2407, %rd2405, %rd2406;
	add.s64 	%rd2408, %rd2407, %rd1818;
	add.s64 	%rd2409, %rd2408, %rd2319;
	add.s64 	%rd2410, %rd2409, %rd2402;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2397, 45;
	shr.b64 	%rhs, %rd2397, 19;
	add.u64 	%rd2411, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2397, 3;
	shr.b64 	%rhs, %rd2397, 61;
	add.u64 	%rd2412, %lhs, %rhs;
	}
	xor.b64  	%rd2413, %rd2411, %rd2412;
	shr.u64 	%rd2414, %rd2397, 6;
	xor.b64  	%rd2415, %rd2413, %rd2414;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1844, 63;
	shr.b64 	%rhs, %rd1844, 1;
	add.u64 	%rd2416, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1844, 56;
	shr.b64 	%rhs, %rd1844, 8;
	add.u64 	%rd2417, %lhs, %rhs;
	}
	xor.b64  	%rd2418, %rd2416, %rd2417;
	shr.u64 	%rd2419, %rd1844, 7;
	xor.b64  	%rd2420, %rd2418, %rd2419;
	add.s64 	%rd2421, %rd2420, %rd1831;
	add.s64 	%rd2422, %rd2421, %rd2332;
	add.s64 	%rd2423, %rd2422, %rd2415;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2410, 45;
	shr.b64 	%rhs, %rd2410, 19;
	add.u64 	%rd2424, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2410, 3;
	shr.b64 	%rhs, %rd2410, 61;
	add.u64 	%rd2425, %lhs, %rhs;
	}
	xor.b64  	%rd2426, %rd2424, %rd2425;
	shr.u64 	%rd2427, %rd2410, 6;
	xor.b64  	%rd2428, %rd2426, %rd2427;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1857, 63;
	shr.b64 	%rhs, %rd1857, 1;
	add.u64 	%rd2429, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1857, 56;
	shr.b64 	%rhs, %rd1857, 8;
	add.u64 	%rd2430, %lhs, %rhs;
	}
	xor.b64  	%rd2431, %rd2429, %rd2430;
	shr.u64 	%rd2432, %rd1857, 7;
	xor.b64  	%rd2433, %rd2431, %rd2432;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2423, 45;
	shr.b64 	%rhs, %rd2423, 19;
	add.u64 	%rd2434, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2423, 3;
	shr.b64 	%rhs, %rd2423, 61;
	add.u64 	%rd2435, %lhs, %rhs;
	}
	xor.b64  	%rd2436, %rd2434, %rd2435;
	shr.u64 	%rd2437, %rd2423, 6;
	xor.b64  	%rd2438, %rd2436, %rd2437;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2254, 63;
	shr.b64 	%rhs, %rd2254, 1;
	add.u64 	%rd2439, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2254, 56;
	shr.b64 	%rhs, %rd2254, 8;
	add.u64 	%rd2440, %lhs, %rhs;
	}
	xor.b64  	%rd2441, %rd2439, %rd2440;
	shr.u64 	%rd2442, %rd2254, 7;
	xor.b64  	%rd2443, %rd2441, %rd2442;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2230, 50;
	shr.b64 	%rhs, %rd2230, 14;
	add.u64 	%rd2444, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2230, 46;
	shr.b64 	%rhs, %rd2230, 18;
	add.u64 	%rd2445, %lhs, %rhs;
	}
	xor.b64  	%rd2446, %rd2444, %rd2445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2230, 23;
	shr.b64 	%rhs, %rd2230, 41;
	add.u64 	%rd2447, %lhs, %rhs;
	}
	xor.b64  	%rd2448, %rd2446, %rd2447;
	xor.b64  	%rd2449, %rd2206, %rd2182;
	and.b64  	%rd2450, %rd2230, %rd2449;
	xor.b64  	%rd2451, %rd2450, %rd2182;
	add.s64 	%rd2452, %rd2254, %rd2158;
	add.s64 	%rd2453, %rd2452, %rd2451;
	add.s64 	%rd2454, %rd2453, %rd2448;
	add.s64 	%rd2455, %rd2454, -3880063495543823972;
	add.s64 	%rd2456, %rd2455, %rd2169;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2241, 36;
	shr.b64 	%rhs, %rd2241, 28;
	add.u64 	%rd2457, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2241, 30;
	shr.b64 	%rhs, %rd2241, 34;
	add.u64 	%rd2458, %lhs, %rhs;
	}
	xor.b64  	%rd2459, %rd2457, %rd2458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2241, 25;
	shr.b64 	%rhs, %rd2241, 39;
	add.u64 	%rd2460, %lhs, %rhs;
	}
	xor.b64  	%rd2461, %rd2459, %rd2460;
	and.b64  	%rd2462, %rd2241, %rd2217;
	xor.b64  	%rd2463, %rd2241, %rd2217;
	and.b64  	%rd2464, %rd2463, %rd2193;
	or.b64  	%rd2465, %rd2464, %rd2462;
	add.s64 	%rd2466, %rd2465, %rd2461;
	add.s64 	%rd2467, %rd2466, %rd2455;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2456, 50;
	shr.b64 	%rhs, %rd2456, 14;
	add.u64 	%rd2468, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2456, 46;
	shr.b64 	%rhs, %rd2456, 18;
	add.u64 	%rd2469, %lhs, %rhs;
	}
	xor.b64  	%rd2470, %rd2468, %rd2469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2456, 23;
	shr.b64 	%rhs, %rd2456, 41;
	add.u64 	%rd2471, %lhs, %rhs;
	}
	xor.b64  	%rd2472, %rd2470, %rd2471;
	xor.b64  	%rd2473, %rd2230, %rd2206;
	and.b64  	%rd2474, %rd2456, %rd2473;
	xor.b64  	%rd2475, %rd2474, %rd2206;
	add.s64 	%rd2476, %rd2267, %rd2182;
	add.s64 	%rd2477, %rd2476, %rd2475;
	add.s64 	%rd2478, %rd2477, %rd2472;
	add.s64 	%rd2479, %rd2478, -3348786107499101689;
	add.s64 	%rd2480, %rd2479, %rd2193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2467, 36;
	shr.b64 	%rhs, %rd2467, 28;
	add.u64 	%rd2481, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2467, 30;
	shr.b64 	%rhs, %rd2467, 34;
	add.u64 	%rd2482, %lhs, %rhs;
	}
	xor.b64  	%rd2483, %rd2481, %rd2482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2467, 25;
	shr.b64 	%rhs, %rd2467, 39;
	add.u64 	%rd2484, %lhs, %rhs;
	}
	xor.b64  	%rd2485, %rd2483, %rd2484;
	and.b64  	%rd2486, %rd2467, %rd2241;
	xor.b64  	%rd2487, %rd2467, %rd2241;
	and.b64  	%rd2488, %rd2487, %rd2217;
	or.b64  	%rd2489, %rd2488, %rd2486;
	add.s64 	%rd2490, %rd2489, %rd2485;
	add.s64 	%rd2491, %rd2490, %rd2479;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2480, 50;
	shr.b64 	%rhs, %rd2480, 14;
	add.u64 	%rd2492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2480, 46;
	shr.b64 	%rhs, %rd2480, 18;
	add.u64 	%rd2493, %lhs, %rhs;
	}
	xor.b64  	%rd2494, %rd2492, %rd2493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2480, 23;
	shr.b64 	%rhs, %rd2480, 41;
	add.u64 	%rd2495, %lhs, %rhs;
	}
	xor.b64  	%rd2496, %rd2494, %rd2495;
	xor.b64  	%rd2497, %rd2456, %rd2230;
	and.b64  	%rd2498, %rd2480, %rd2497;
	xor.b64  	%rd2499, %rd2498, %rd2230;
	add.s64 	%rd2500, %rd2280, %rd2206;
	add.s64 	%rd2501, %rd2500, %rd2499;
	add.s64 	%rd2502, %rd2501, %rd2496;
	add.s64 	%rd2503, %rd2502, -1523767162380948706;
	add.s64 	%rd2504, %rd2503, %rd2217;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2491, 36;
	shr.b64 	%rhs, %rd2491, 28;
	add.u64 	%rd2505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2491, 30;
	shr.b64 	%rhs, %rd2491, 34;
	add.u64 	%rd2506, %lhs, %rhs;
	}
	xor.b64  	%rd2507, %rd2505, %rd2506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2491, 25;
	shr.b64 	%rhs, %rd2491, 39;
	add.u64 	%rd2508, %lhs, %rhs;
	}
	xor.b64  	%rd2509, %rd2507, %rd2508;
	and.b64  	%rd2510, %rd2491, %rd2467;
	xor.b64  	%rd2511, %rd2491, %rd2467;
	and.b64  	%rd2512, %rd2511, %rd2241;
	or.b64  	%rd2513, %rd2512, %rd2510;
	add.s64 	%rd2514, %rd2513, %rd2509;
	add.s64 	%rd2515, %rd2514, %rd2503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2504, 50;
	shr.b64 	%rhs, %rd2504, 14;
	add.u64 	%rd2516, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2504, 46;
	shr.b64 	%rhs, %rd2504, 18;
	add.u64 	%rd2517, %lhs, %rhs;
	}
	xor.b64  	%rd2518, %rd2516, %rd2517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2504, 23;
	shr.b64 	%rhs, %rd2504, 41;
	add.u64 	%rd2519, %lhs, %rhs;
	}
	xor.b64  	%rd2520, %rd2518, %rd2519;
	xor.b64  	%rd2521, %rd2480, %rd2456;
	and.b64  	%rd2522, %rd2504, %rd2521;
	xor.b64  	%rd2523, %rd2522, %rd2456;
	add.s64 	%rd2524, %rd2293, %rd2230;
	add.s64 	%rd2525, %rd2524, %rd2523;
	add.s64 	%rd2526, %rd2525, %rd2520;
	add.s64 	%rd2527, %rd2526, -757361751448694408;
	add.s64 	%rd2528, %rd2527, %rd2241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2515, 36;
	shr.b64 	%rhs, %rd2515, 28;
	add.u64 	%rd2529, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2515, 30;
	shr.b64 	%rhs, %rd2515, 34;
	add.u64 	%rd2530, %lhs, %rhs;
	}
	xor.b64  	%rd2531, %rd2529, %rd2530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2515, 25;
	shr.b64 	%rhs, %rd2515, 39;
	add.u64 	%rd2532, %lhs, %rhs;
	}
	xor.b64  	%rd2533, %rd2531, %rd2532;
	and.b64  	%rd2534, %rd2515, %rd2491;
	xor.b64  	%rd2535, %rd2515, %rd2491;
	and.b64  	%rd2536, %rd2535, %rd2467;
	or.b64  	%rd2537, %rd2536, %rd2534;
	add.s64 	%rd2538, %rd2537, %rd2533;
	add.s64 	%rd2539, %rd2538, %rd2527;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2528, 50;
	shr.b64 	%rhs, %rd2528, 14;
	add.u64 	%rd2540, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2528, 46;
	shr.b64 	%rhs, %rd2528, 18;
	add.u64 	%rd2541, %lhs, %rhs;
	}
	xor.b64  	%rd2542, %rd2540, %rd2541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2528, 23;
	shr.b64 	%rhs, %rd2528, 41;
	add.u64 	%rd2543, %lhs, %rhs;
	}
	xor.b64  	%rd2544, %rd2542, %rd2543;
	xor.b64  	%rd2545, %rd2504, %rd2480;
	and.b64  	%rd2546, %rd2528, %rd2545;
	xor.b64  	%rd2547, %rd2546, %rd2480;
	add.s64 	%rd2548, %rd2306, %rd2456;
	add.s64 	%rd2549, %rd2548, %rd2547;
	add.s64 	%rd2550, %rd2549, %rd2544;
	add.s64 	%rd2551, %rd2550, 500013540394364858;
	add.s64 	%rd2552, %rd2551, %rd2467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2539, 36;
	shr.b64 	%rhs, %rd2539, 28;
	add.u64 	%rd2553, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2539, 30;
	shr.b64 	%rhs, %rd2539, 34;
	add.u64 	%rd2554, %lhs, %rhs;
	}
	xor.b64  	%rd2555, %rd2553, %rd2554;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2539, 25;
	shr.b64 	%rhs, %rd2539, 39;
	add.u64 	%rd2556, %lhs, %rhs;
	}
	xor.b64  	%rd2557, %rd2555, %rd2556;
	and.b64  	%rd2558, %rd2539, %rd2515;
	xor.b64  	%rd2559, %rd2539, %rd2515;
	and.b64  	%rd2560, %rd2559, %rd2491;
	or.b64  	%rd2561, %rd2560, %rd2558;
	add.s64 	%rd2562, %rd2561, %rd2557;
	add.s64 	%rd2563, %rd2562, %rd2551;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2552, 50;
	shr.b64 	%rhs, %rd2552, 14;
	add.u64 	%rd2564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2552, 46;
	shr.b64 	%rhs, %rd2552, 18;
	add.u64 	%rd2565, %lhs, %rhs;
	}
	xor.b64  	%rd2566, %rd2564, %rd2565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2552, 23;
	shr.b64 	%rhs, %rd2552, 41;
	add.u64 	%rd2567, %lhs, %rhs;
	}
	xor.b64  	%rd2568, %rd2566, %rd2567;
	xor.b64  	%rd2569, %rd2528, %rd2504;
	and.b64  	%rd2570, %rd2552, %rd2569;
	xor.b64  	%rd2571, %rd2570, %rd2504;
	add.s64 	%rd2572, %rd2319, %rd2480;
	add.s64 	%rd2573, %rd2572, %rd2571;
	add.s64 	%rd2574, %rd2573, %rd2568;
	add.s64 	%rd2575, %rd2574, 748580250866718886;
	add.s64 	%rd2576, %rd2575, %rd2491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2563, 36;
	shr.b64 	%rhs, %rd2563, 28;
	add.u64 	%rd2577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2563, 30;
	shr.b64 	%rhs, %rd2563, 34;
	add.u64 	%rd2578, %lhs, %rhs;
	}
	xor.b64  	%rd2579, %rd2577, %rd2578;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2563, 25;
	shr.b64 	%rhs, %rd2563, 39;
	add.u64 	%rd2580, %lhs, %rhs;
	}
	xor.b64  	%rd2581, %rd2579, %rd2580;
	and.b64  	%rd2582, %rd2563, %rd2539;
	xor.b64  	%rd2583, %rd2563, %rd2539;
	and.b64  	%rd2584, %rd2583, %rd2515;
	or.b64  	%rd2585, %rd2584, %rd2582;
	add.s64 	%rd2586, %rd2585, %rd2581;
	add.s64 	%rd2587, %rd2586, %rd2575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2576, 50;
	shr.b64 	%rhs, %rd2576, 14;
	add.u64 	%rd2588, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2576, 46;
	shr.b64 	%rhs, %rd2576, 18;
	add.u64 	%rd2589, %lhs, %rhs;
	}
	xor.b64  	%rd2590, %rd2588, %rd2589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2576, 23;
	shr.b64 	%rhs, %rd2576, 41;
	add.u64 	%rd2591, %lhs, %rhs;
	}
	xor.b64  	%rd2592, %rd2590, %rd2591;
	xor.b64  	%rd2593, %rd2552, %rd2528;
	and.b64  	%rd2594, %rd2576, %rd2593;
	xor.b64  	%rd2595, %rd2594, %rd2528;
	add.s64 	%rd2596, %rd2332, %rd2504;
	add.s64 	%rd2597, %rd2596, %rd2595;
	add.s64 	%rd2598, %rd2597, %rd2592;
	add.s64 	%rd2599, %rd2598, 1242879168328830382;
	add.s64 	%rd2600, %rd2599, %rd2515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2587, 36;
	shr.b64 	%rhs, %rd2587, 28;
	add.u64 	%rd2601, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2587, 30;
	shr.b64 	%rhs, %rd2587, 34;
	add.u64 	%rd2602, %lhs, %rhs;
	}
	xor.b64  	%rd2603, %rd2601, %rd2602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2587, 25;
	shr.b64 	%rhs, %rd2587, 39;
	add.u64 	%rd2604, %lhs, %rhs;
	}
	xor.b64  	%rd2605, %rd2603, %rd2604;
	and.b64  	%rd2606, %rd2587, %rd2563;
	xor.b64  	%rd2607, %rd2587, %rd2563;
	and.b64  	%rd2608, %rd2607, %rd2539;
	or.b64  	%rd2609, %rd2608, %rd2606;
	add.s64 	%rd2610, %rd2609, %rd2605;
	add.s64 	%rd2611, %rd2610, %rd2599;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2600, 50;
	shr.b64 	%rhs, %rd2600, 14;
	add.u64 	%rd2612, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2600, 46;
	shr.b64 	%rhs, %rd2600, 18;
	add.u64 	%rd2613, %lhs, %rhs;
	}
	xor.b64  	%rd2614, %rd2612, %rd2613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2600, 23;
	shr.b64 	%rhs, %rd2600, 41;
	add.u64 	%rd2615, %lhs, %rhs;
	}
	xor.b64  	%rd2616, %rd2614, %rd2615;
	xor.b64  	%rd2617, %rd2576, %rd2552;
	and.b64  	%rd2618, %rd2600, %rd2617;
	xor.b64  	%rd2619, %rd2618, %rd2552;
	add.s64 	%rd2620, %rd2345, %rd2528;
	add.s64 	%rd2621, %rd2620, %rd2619;
	add.s64 	%rd2622, %rd2621, %rd2616;
	add.s64 	%rd2623, %rd2622, 1977374033974150939;
	add.s64 	%rd2624, %rd2623, %rd2539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2611, 36;
	shr.b64 	%rhs, %rd2611, 28;
	add.u64 	%rd2625, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2611, 30;
	shr.b64 	%rhs, %rd2611, 34;
	add.u64 	%rd2626, %lhs, %rhs;
	}
	xor.b64  	%rd2627, %rd2625, %rd2626;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2611, 25;
	shr.b64 	%rhs, %rd2611, 39;
	add.u64 	%rd2628, %lhs, %rhs;
	}
	xor.b64  	%rd2629, %rd2627, %rd2628;
	and.b64  	%rd2630, %rd2611, %rd2587;
	xor.b64  	%rd2631, %rd2611, %rd2587;
	and.b64  	%rd2632, %rd2631, %rd2563;
	or.b64  	%rd2633, %rd2632, %rd2630;
	add.s64 	%rd2634, %rd2633, %rd2629;
	add.s64 	%rd2635, %rd2634, %rd2623;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2624, 50;
	shr.b64 	%rhs, %rd2624, 14;
	add.u64 	%rd2636, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2624, 46;
	shr.b64 	%rhs, %rd2624, 18;
	add.u64 	%rd2637, %lhs, %rhs;
	}
	xor.b64  	%rd2638, %rd2636, %rd2637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2624, 23;
	shr.b64 	%rhs, %rd2624, 41;
	add.u64 	%rd2639, %lhs, %rhs;
	}
	xor.b64  	%rd2640, %rd2638, %rd2639;
	xor.b64  	%rd2641, %rd2600, %rd2576;
	and.b64  	%rd2642, %rd2624, %rd2641;
	xor.b64  	%rd2643, %rd2642, %rd2576;
	add.s64 	%rd2644, %rd2358, %rd2552;
	add.s64 	%rd2645, %rd2644, %rd2643;
	add.s64 	%rd2646, %rd2645, %rd2640;
	add.s64 	%rd2647, %rd2646, 2944078676154940804;
	add.s64 	%rd2648, %rd2647, %rd2563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2635, 36;
	shr.b64 	%rhs, %rd2635, 28;
	add.u64 	%rd2649, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2635, 30;
	shr.b64 	%rhs, %rd2635, 34;
	add.u64 	%rd2650, %lhs, %rhs;
	}
	xor.b64  	%rd2651, %rd2649, %rd2650;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2635, 25;
	shr.b64 	%rhs, %rd2635, 39;
	add.u64 	%rd2652, %lhs, %rhs;
	}
	xor.b64  	%rd2653, %rd2651, %rd2652;
	and.b64  	%rd2654, %rd2635, %rd2611;
	xor.b64  	%rd2655, %rd2635, %rd2611;
	and.b64  	%rd2656, %rd2655, %rd2587;
	or.b64  	%rd2657, %rd2656, %rd2654;
	add.s64 	%rd2658, %rd2657, %rd2653;
	add.s64 	%rd2659, %rd2658, %rd2647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2648, 50;
	shr.b64 	%rhs, %rd2648, 14;
	add.u64 	%rd2660, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2648, 46;
	shr.b64 	%rhs, %rd2648, 18;
	add.u64 	%rd2661, %lhs, %rhs;
	}
	xor.b64  	%rd2662, %rd2660, %rd2661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2648, 23;
	shr.b64 	%rhs, %rd2648, 41;
	add.u64 	%rd2663, %lhs, %rhs;
	}
	xor.b64  	%rd2664, %rd2662, %rd2663;
	xor.b64  	%rd2665, %rd2624, %rd2600;
	and.b64  	%rd2666, %rd2648, %rd2665;
	xor.b64  	%rd2667, %rd2666, %rd2600;
	add.s64 	%rd2668, %rd2371, %rd2576;
	add.s64 	%rd2669, %rd2668, %rd2667;
	add.s64 	%rd2670, %rd2669, %rd2664;
	add.s64 	%rd2671, %rd2670, 3659926193048069267;
	add.s64 	%rd2672, %rd2671, %rd2587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2659, 36;
	shr.b64 	%rhs, %rd2659, 28;
	add.u64 	%rd2673, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2659, 30;
	shr.b64 	%rhs, %rd2659, 34;
	add.u64 	%rd2674, %lhs, %rhs;
	}
	xor.b64  	%rd2675, %rd2673, %rd2674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2659, 25;
	shr.b64 	%rhs, %rd2659, 39;
	add.u64 	%rd2676, %lhs, %rhs;
	}
	xor.b64  	%rd2677, %rd2675, %rd2676;
	and.b64  	%rd2678, %rd2659, %rd2635;
	xor.b64  	%rd2679, %rd2659, %rd2635;
	and.b64  	%rd2680, %rd2679, %rd2611;
	or.b64  	%rd2681, %rd2680, %rd2678;
	add.s64 	%rd2682, %rd2681, %rd2677;
	add.s64 	%rd2683, %rd2682, %rd2671;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2672, 50;
	shr.b64 	%rhs, %rd2672, 14;
	add.u64 	%rd2684, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2672, 46;
	shr.b64 	%rhs, %rd2672, 18;
	add.u64 	%rd2685, %lhs, %rhs;
	}
	xor.b64  	%rd2686, %rd2684, %rd2685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2672, 23;
	shr.b64 	%rhs, %rd2672, 41;
	add.u64 	%rd2687, %lhs, %rhs;
	}
	xor.b64  	%rd2688, %rd2686, %rd2687;
	xor.b64  	%rd2689, %rd2648, %rd2624;
	and.b64  	%rd2690, %rd2672, %rd2689;
	xor.b64  	%rd2691, %rd2690, %rd2624;
	add.s64 	%rd2692, %rd2384, %rd2600;
	add.s64 	%rd2693, %rd2692, %rd2691;
	add.s64 	%rd2694, %rd2693, %rd2688;
	add.s64 	%rd2695, %rd2694, 4368137639120453308;
	add.s64 	%rd2696, %rd2695, %rd2611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2683, 36;
	shr.b64 	%rhs, %rd2683, 28;
	add.u64 	%rd2697, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2683, 30;
	shr.b64 	%rhs, %rd2683, 34;
	add.u64 	%rd2698, %lhs, %rhs;
	}
	xor.b64  	%rd2699, %rd2697, %rd2698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2683, 25;
	shr.b64 	%rhs, %rd2683, 39;
	add.u64 	%rd2700, %lhs, %rhs;
	}
	xor.b64  	%rd2701, %rd2699, %rd2700;
	and.b64  	%rd2702, %rd2683, %rd2659;
	xor.b64  	%rd2703, %rd2683, %rd2659;
	and.b64  	%rd2704, %rd2703, %rd2635;
	or.b64  	%rd2705, %rd2704, %rd2702;
	add.s64 	%rd2706, %rd2705, %rd2701;
	add.s64 	%rd2707, %rd2706, %rd2695;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2696, 50;
	shr.b64 	%rhs, %rd2696, 14;
	add.u64 	%rd2708, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2696, 46;
	shr.b64 	%rhs, %rd2696, 18;
	add.u64 	%rd2709, %lhs, %rhs;
	}
	xor.b64  	%rd2710, %rd2708, %rd2709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2696, 23;
	shr.b64 	%rhs, %rd2696, 41;
	add.u64 	%rd2711, %lhs, %rhs;
	}
	xor.b64  	%rd2712, %rd2710, %rd2711;
	xor.b64  	%rd2713, %rd2672, %rd2648;
	and.b64  	%rd2714, %rd2696, %rd2713;
	xor.b64  	%rd2715, %rd2714, %rd2648;
	add.s64 	%rd2716, %rd2397, %rd2624;
	add.s64 	%rd2717, %rd2716, %rd2715;
	add.s64 	%rd2718, %rd2717, %rd2712;
	add.s64 	%rd2719, %rd2718, 4836135668995329356;
	add.s64 	%rd2720, %rd2719, %rd2635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2707, 36;
	shr.b64 	%rhs, %rd2707, 28;
	add.u64 	%rd2721, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2707, 30;
	shr.b64 	%rhs, %rd2707, 34;
	add.u64 	%rd2722, %lhs, %rhs;
	}
	xor.b64  	%rd2723, %rd2721, %rd2722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2707, 25;
	shr.b64 	%rhs, %rd2707, 39;
	add.u64 	%rd2724, %lhs, %rhs;
	}
	xor.b64  	%rd2725, %rd2723, %rd2724;
	and.b64  	%rd2726, %rd2707, %rd2683;
	xor.b64  	%rd2727, %rd2707, %rd2683;
	and.b64  	%rd2728, %rd2727, %rd2659;
	or.b64  	%rd2729, %rd2728, %rd2726;
	add.s64 	%rd2730, %rd2729, %rd2725;
	add.s64 	%rd2731, %rd2730, %rd2719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2720, 50;
	shr.b64 	%rhs, %rd2720, 14;
	add.u64 	%rd2732, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2720, 46;
	shr.b64 	%rhs, %rd2720, 18;
	add.u64 	%rd2733, %lhs, %rhs;
	}
	xor.b64  	%rd2734, %rd2732, %rd2733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2720, 23;
	shr.b64 	%rhs, %rd2720, 41;
	add.u64 	%rd2735, %lhs, %rhs;
	}
	xor.b64  	%rd2736, %rd2734, %rd2735;
	xor.b64  	%rd2737, %rd2696, %rd2672;
	and.b64  	%rd2738, %rd2720, %rd2737;
	xor.b64  	%rd2739, %rd2738, %rd2672;
	add.s64 	%rd2740, %rd2410, %rd2648;
	add.s64 	%rd2741, %rd2740, %rd2739;
	add.s64 	%rd2742, %rd2741, %rd2736;
	add.s64 	%rd2743, %rd2742, 5532061633213252278;
	add.s64 	%rd2744, %rd2743, %rd2659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2731, 36;
	shr.b64 	%rhs, %rd2731, 28;
	add.u64 	%rd2745, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2731, 30;
	shr.b64 	%rhs, %rd2731, 34;
	add.u64 	%rd2746, %lhs, %rhs;
	}
	xor.b64  	%rd2747, %rd2745, %rd2746;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2731, 25;
	shr.b64 	%rhs, %rd2731, 39;
	add.u64 	%rd2748, %lhs, %rhs;
	}
	xor.b64  	%rd2749, %rd2747, %rd2748;
	and.b64  	%rd2750, %rd2731, %rd2707;
	xor.b64  	%rd2751, %rd2731, %rd2707;
	and.b64  	%rd2752, %rd2751, %rd2683;
	or.b64  	%rd2753, %rd2752, %rd2750;
	add.s64 	%rd2754, %rd2753, %rd2749;
	add.s64 	%rd2755, %rd2754, %rd2743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2744, 50;
	shr.b64 	%rhs, %rd2744, 14;
	add.u64 	%rd2756, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2744, 46;
	shr.b64 	%rhs, %rd2744, 18;
	add.u64 	%rd2757, %lhs, %rhs;
	}
	xor.b64  	%rd2758, %rd2756, %rd2757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2744, 23;
	shr.b64 	%rhs, %rd2744, 41;
	add.u64 	%rd2759, %lhs, %rhs;
	}
	xor.b64  	%rd2760, %rd2758, %rd2759;
	xor.b64  	%rd2761, %rd2720, %rd2696;
	and.b64  	%rd2762, %rd2744, %rd2761;
	xor.b64  	%rd2763, %rd2762, %rd2696;
	add.s64 	%rd2764, %rd2423, %rd2672;
	add.s64 	%rd2765, %rd2764, %rd2763;
	add.s64 	%rd2766, %rd2765, %rd2760;
	add.s64 	%rd2767, %rd2766, 6448918945643986474;
	add.s64 	%rd2768, %rd2767, %rd2683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2755, 36;
	shr.b64 	%rhs, %rd2755, 28;
	add.u64 	%rd2769, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2755, 30;
	shr.b64 	%rhs, %rd2755, 34;
	add.u64 	%rd2770, %lhs, %rhs;
	}
	xor.b64  	%rd2771, %rd2769, %rd2770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2755, 25;
	shr.b64 	%rhs, %rd2755, 39;
	add.u64 	%rd2772, %lhs, %rhs;
	}
	xor.b64  	%rd2773, %rd2771, %rd2772;
	and.b64  	%rd2774, %rd2755, %rd2731;
	xor.b64  	%rd2775, %rd2755, %rd2731;
	and.b64  	%rd2776, %rd2775, %rd2707;
	or.b64  	%rd2777, %rd2776, %rd2774;
	add.s64 	%rd2778, %rd2777, %rd2773;
	add.s64 	%rd2779, %rd2778, %rd2767;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2768, 50;
	shr.b64 	%rhs, %rd2768, 14;
	add.u64 	%rd2780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2768, 46;
	shr.b64 	%rhs, %rd2768, 18;
	add.u64 	%rd2781, %lhs, %rhs;
	}
	xor.b64  	%rd2782, %rd2780, %rd2781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2768, 23;
	shr.b64 	%rhs, %rd2768, 41;
	add.u64 	%rd2783, %lhs, %rhs;
	}
	xor.b64  	%rd2784, %rd2782, %rd2783;
	xor.b64  	%rd2785, %rd2744, %rd2720;
	and.b64  	%rd2786, %rd2768, %rd2785;
	xor.b64  	%rd2787, %rd2786, %rd2720;
	add.s64 	%rd2788, %rd1844, %rd2433;
	add.s64 	%rd2789, %rd2788, %rd2345;
	add.s64 	%rd2790, %rd2789, %rd2428;
	add.s64 	%rd2791, %rd2790, %rd2696;
	add.s64 	%rd2792, %rd2791, %rd2787;
	add.s64 	%rd2793, %rd2792, %rd2784;
	add.s64 	%rd2794, %rd2793, 6902733635092675308;
	add.s64 	%rd2795, %rd2794, %rd2707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2779, 36;
	shr.b64 	%rhs, %rd2779, 28;
	add.u64 	%rd2796, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2779, 30;
	shr.b64 	%rhs, %rd2779, 34;
	add.u64 	%rd2797, %lhs, %rhs;
	}
	xor.b64  	%rd2798, %rd2796, %rd2797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2779, 25;
	shr.b64 	%rhs, %rd2779, 39;
	add.u64 	%rd2799, %lhs, %rhs;
	}
	xor.b64  	%rd2800, %rd2798, %rd2799;
	and.b64  	%rd2801, %rd2779, %rd2755;
	xor.b64  	%rd2802, %rd2779, %rd2755;
	and.b64  	%rd2803, %rd2802, %rd2731;
	or.b64  	%rd2804, %rd2803, %rd2801;
	add.s64 	%rd2805, %rd2804, %rd2800;
	add.s64 	%rd2806, %rd2805, %rd2794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2795, 50;
	shr.b64 	%rhs, %rd2795, 14;
	add.u64 	%rd2807, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2795, 46;
	shr.b64 	%rhs, %rd2795, 18;
	add.u64 	%rd2808, %lhs, %rhs;
	}
	xor.b64  	%rd2809, %rd2807, %rd2808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2795, 23;
	shr.b64 	%rhs, %rd2795, 41;
	add.u64 	%rd2810, %lhs, %rhs;
	}
	xor.b64  	%rd2811, %rd2809, %rd2810;
	xor.b64  	%rd2812, %rd2768, %rd2744;
	and.b64  	%rd2813, %rd2795, %rd2812;
	xor.b64  	%rd2814, %rd2813, %rd2744;
	add.s64 	%rd2815, %rd1857, %rd2443;
	add.s64 	%rd2816, %rd2815, %rd2358;
	add.s64 	%rd2817, %rd2816, %rd2438;
	add.s64 	%rd2818, %rd2817, %rd2720;
	add.s64 	%rd2819, %rd2818, %rd2814;
	add.s64 	%rd2820, %rd2819, %rd2811;
	add.s64 	%rd2821, %rd2820, 7801388544844847127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2806, 36;
	shr.b64 	%rhs, %rd2806, 28;
	add.u64 	%rd2822, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2806, 30;
	shr.b64 	%rhs, %rd2806, 34;
	add.u64 	%rd2823, %lhs, %rhs;
	}
	xor.b64  	%rd2824, %rd2822, %rd2823;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2806, 25;
	shr.b64 	%rhs, %rd2806, 39;
	add.u64 	%rd2825, %lhs, %rhs;
	}
	xor.b64  	%rd2826, %rd2824, %rd2825;
	and.b64  	%rd2827, %rd2806, %rd2779;
	xor.b64  	%rd2828, %rd2806, %rd2779;
	and.b64  	%rd2829, %rd2828, %rd2755;
	or.b64  	%rd2830, %rd2829, %rd2827;
	add.s64 	%rd2831, %rd2826, %rd11179;
	add.s64 	%rd2832, %rd2831, %rd2830;
	add.s64 	%rd2833, %rd2832, %rd2821;
	st.local.u64 	[%rd11170], %rd2833;
	add.s64 	%rd2834, %rd2806, %rd11178;
	st.local.u64 	[%rd11170+8], %rd2834;
	add.s64 	%rd2835, %rd2779, %rd11177;
	st.local.u64 	[%rd11170+16], %rd2835;
	add.s64 	%rd2836, %rd2755, %rd11176;
	st.local.u64 	[%rd11170+24], %rd2836;
	add.s64 	%rd2837, %rd2731, %rd11175;
	add.s64 	%rd2838, %rd2837, %rd2821;
	st.local.u64 	[%rd11170+32], %rd2838;
	add.s64 	%rd2839, %rd2795, %rd11174;
	st.local.u64 	[%rd11170+40], %rd2839;
	add.s64 	%rd2840, %rd2768, %rd11173;
	st.local.u64 	[%rd11170+48], %rd2840;
	add.s64 	%rd2841, %rd2744, %rd11172;
	st.local.u64 	[%rd11170+56], %rd2841;
	mov.u32 	%r114, 0;
	st.local.v2.u32 	[%rd11170+64], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+72], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+80], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+88], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+96], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+104], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+112], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+120], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+128], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+136], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+144], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+152], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+160], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+168], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+176], {%r114, %r114};
	st.local.v2.u32 	[%rd11170+184], {%r114, %r114};

$L__BB2_6:
	add.u64 	%rd11161, %SPL, 0;
	add.u64 	%rd11160, %SP, 0;
	ld.param.u64 	%rd11159, [m09600_init_param_0];
	mul.lo.s64 	%rd2842, %rd1, 260;
	add.s64 	%rd2843, %rd11159, %rd2842;
	ld.global.u32 	%r115, [%rd2843+256];
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd11160;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd2843;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r115;
	call.uni 
	sha512_update_global_utf16le_swap, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 1
	ld.local.u32 	%r38, [%rd11161+192];
	and.b32  	%r116, %r38, 127;
	and.b32  	%r117, %r38, 12;
	shl.b32 	%r118, %r38, 3;
	not.b32 	%r119, %r118;
	and.b32  	%r120, %r119, 24;
	mov.u32 	%r121, 255;
	shl.b32 	%r122, %r121, %r120;
	setp.eq.s32 	%p5, %r117, 0;
	selp.b32 	%r123, %r122, 0, %p5;
	setp.eq.s32 	%p6, %r117, 4;
	selp.b32 	%r124, %r122, 0, %p6;
	setp.eq.s32 	%p7, %r117, 8;
	selp.b32 	%r125, %r122, 0, %p7;
	setp.eq.s32 	%p8, %r117, 12;
	selp.b32 	%r126, %r122, 0, %p8;
	shr.u32 	%r127, %r116, 4;
	setp.eq.s32 	%p9, %r127, 0;
	selp.b32 	%r128, -2139062144, 0, %p9;
	and.b32  	%r129, %r123, %r128;
	ld.local.v2.u32 	{%r130, %r131}, [%rd11161+64];
	or.b32  	%r295, %r129, %r130;
	and.b32  	%r134, %r124, %r128;
	or.b32  	%r294, %r134, %r131;
	st.local.v2.u32 	[%rd11161+64], {%r295, %r294};
	and.b32  	%r135, %r125, %r128;
	ld.local.v2.u32 	{%r136, %r137}, [%rd11161+72];
	or.b32  	%r293, %r135, %r136;
	and.b32  	%r140, %r126, %r128;
	or.b32  	%r292, %r137, %r140;
	st.local.v2.u32 	[%rd11161+72], {%r293, %r292};
	setp.eq.s32 	%p10, %r127, 1;
	selp.b32 	%r141, -2139062144, 0, %p10;
	and.b32  	%r142, %r123, %r141;
	ld.local.v2.u32 	{%r143, %r144}, [%rd11161+80];
	or.b32  	%r291, %r143, %r142;
	and.b32  	%r147, %r124, %r141;
	or.b32  	%r290, %r144, %r147;
	st.local.v2.u32 	[%rd11161+80], {%r291, %r290};
	and.b32  	%r148, %r125, %r141;
	ld.local.v2.u32 	{%r149, %r150}, [%rd11161+88];
	or.b32  	%r289, %r149, %r148;
	and.b32  	%r153, %r126, %r141;
	or.b32  	%r288, %r150, %r153;
	st.local.v2.u32 	[%rd11161+88], {%r289, %r288};
	setp.eq.s32 	%p11, %r127, 2;
	selp.b32 	%r154, -2139062144, 0, %p11;
	and.b32  	%r155, %r123, %r154;
	ld.local.v2.u32 	{%r156, %r157}, [%rd11161+96];
	or.b32  	%r287, %r156, %r155;
	and.b32  	%r160, %r124, %r154;
	or.b32  	%r286, %r157, %r160;
	st.local.v2.u32 	[%rd11161+96], {%r287, %r286};
	and.b32  	%r161, %r125, %r154;
	ld.local.v2.u32 	{%r162, %r163}, [%rd11161+104];
	or.b32  	%r285, %r162, %r161;
	and.b32  	%r166, %r126, %r154;
	or.b32  	%r284, %r163, %r166;
	st.local.v2.u32 	[%rd11161+104], {%r285, %r284};
	setp.eq.s32 	%p12, %r127, 3;
	selp.b32 	%r167, -2139062144, 0, %p12;
	and.b32  	%r168, %r123, %r167;
	ld.local.v2.u32 	{%r169, %r170}, [%rd11161+112];
	or.b32  	%r283, %r169, %r168;
	and.b32  	%r173, %r124, %r167;
	or.b32  	%r282, %r170, %r173;
	st.local.v2.u32 	[%rd11161+112], {%r283, %r282};
	and.b32  	%r174, %r125, %r167;
	ld.local.v2.u32 	{%r175, %r176}, [%rd11161+120];
	or.b32  	%r281, %r175, %r174;
	and.b32  	%r179, %r126, %r167;
	or.b32  	%r280, %r176, %r179;
	st.local.v2.u32 	[%rd11161+120], {%r281, %r280};
	setp.eq.s32 	%p13, %r127, 4;
	selp.b32 	%r180, -2139062144, 0, %p13;
	and.b32  	%r181, %r123, %r180;
	ld.local.v2.u32 	{%r182, %r183}, [%rd11161+128];
	or.b32  	%r279, %r182, %r181;
	and.b32  	%r186, %r124, %r180;
	or.b32  	%r278, %r183, %r186;
	st.local.v2.u32 	[%rd11161+128], {%r279, %r278};
	and.b32  	%r187, %r125, %r180;
	ld.local.v2.u32 	{%r188, %r189}, [%rd11161+136];
	or.b32  	%r277, %r188, %r187;
	and.b32  	%r192, %r126, %r180;
	or.b32  	%r276, %r189, %r192;
	st.local.v2.u32 	[%rd11161+136], {%r277, %r276};
	setp.eq.s32 	%p14, %r127, 5;
	selp.b32 	%r193, -2139062144, 0, %p14;
	and.b32  	%r194, %r123, %r193;
	ld.local.v2.u32 	{%r195, %r196}, [%rd11161+144];
	or.b32  	%r275, %r195, %r194;
	and.b32  	%r199, %r124, %r193;
	or.b32  	%r274, %r196, %r199;
	st.local.v2.u32 	[%rd11161+144], {%r275, %r274};
	and.b32  	%r200, %r125, %r193;
	ld.local.v2.u32 	{%r201, %r202}, [%rd11161+152];
	or.b32  	%r273, %r201, %r200;
	and.b32  	%r205, %r126, %r193;
	or.b32  	%r272, %r202, %r205;
	st.local.v2.u32 	[%rd11161+152], {%r273, %r272};
	setp.eq.s32 	%p15, %r127, 6;
	selp.b32 	%r206, -2139062144, 0, %p15;
	and.b32  	%r207, %r123, %r206;
	ld.local.v2.u32 	{%r208, %r209}, [%rd11161+160];
	or.b32  	%r271, %r208, %r207;
	and.b32  	%r212, %r124, %r206;
	or.b32  	%r270, %r209, %r212;
	st.local.v2.u32 	[%rd11161+160], {%r271, %r270};
	and.b32  	%r213, %r125, %r206;
	ld.local.v2.u32 	{%r214, %r215}, [%rd11161+168];
	or.b32  	%r269, %r214, %r213;
	and.b32  	%r218, %r126, %r206;
	or.b32  	%r268, %r215, %r218;
	st.local.v2.u32 	[%rd11161+168], {%r269, %r268};
	setp.eq.s32 	%p16, %r127, 7;
	selp.b32 	%r219, -2139062144, 0, %p16;
	and.b32  	%r220, %r123, %r219;
	ld.local.v2.u32 	{%r221, %r222}, [%rd11161+176];
	or.b32  	%r267, %r221, %r220;
	and.b32  	%r225, %r124, %r219;
	or.b32  	%r266, %r222, %r225;
	st.local.v2.u32 	[%rd11161+176], {%r267, %r266};
	and.b32  	%r226, %r125, %r219;
	ld.local.v2.u32 	{%r227, %r228}, [%rd11161+184];
	or.b32  	%r69, %r227, %r226;
	and.b32  	%r231, %r126, %r219;
	or.b32  	%r70, %r228, %r231;
	st.local.v2.u32 	[%rd11161+184], {%r69, %r70};
	setp.lt.u32 	%p17, %r116, 112;
	ld.local.u64 	%rd11187, [%rd11161];
	ld.local.u64 	%rd11186, [%rd11161+8];
	ld.local.u64 	%rd11185, [%rd11161+16];
	ld.local.u64 	%rd11184, [%rd11161+24];
	ld.local.u64 	%rd11183, [%rd11161+32];
	ld.local.u64 	%rd11182, [%rd11161+40];
	ld.local.u64 	%rd11181, [%rd11161+48];
	ld.local.u64 	%rd11180, [%rd11161+56];
	@%p17 bra 	$L__BB2_8;

	add.u64 	%rd11164, %SPL, 0;
	mov.b64 	%rd2845, {%r294, %r295};
	mov.b64 	%rd2846, {%r292, %r293};
	mov.b64 	%rd2847, {%r290, %r291};
	mov.b64 	%rd2848, {%r288, %r289};
	mov.b64 	%rd2849, {%r286, %r287};
	mov.b64 	%rd2850, {%r284, %r285};
	mov.b64 	%rd2851, {%r282, %r283};
	mov.b64 	%rd2852, {%r280, %r281};
	mov.b64 	%rd2853, {%r278, %r279};
	mov.b64 	%rd2854, {%r276, %r277};
	mov.b64 	%rd2855, {%r274, %r275};
	mov.b64 	%rd2856, {%r272, %r273};
	mov.b64 	%rd2857, {%r270, %r271};
	mov.b64 	%rd2858, {%r268, %r269};
	mov.b64 	%rd2859, {%r266, %r267};
	mov.b64 	%rd2860, {%r70, %r69};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11183, 46;
	shr.b64 	%rhs, %rd11183, 18;
	add.u64 	%rd2861, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11183, 50;
	shr.b64 	%rhs, %rd11183, 14;
	add.u64 	%rd2862, %lhs, %rhs;
	}
	xor.b64  	%rd2863, %rd2862, %rd2861;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11183, 23;
	shr.b64 	%rhs, %rd11183, 41;
	add.u64 	%rd2864, %lhs, %rhs;
	}
	xor.b64  	%rd2865, %rd2863, %rd2864;
	xor.b64  	%rd2866, %rd11181, %rd11182;
	and.b64  	%rd2867, %rd2866, %rd11183;
	xor.b64  	%rd2868, %rd2867, %rd11181;
	add.s64 	%rd2869, %rd11180, %rd2865;
	add.s64 	%rd2870, %rd2869, %rd2868;
	add.s64 	%rd2871, %rd2870, %rd2845;
	add.s64 	%rd2872, %rd2871, 4794697086780616226;
	add.s64 	%rd2873, %rd2872, %rd11184;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11187, 30;
	shr.b64 	%rhs, %rd11187, 34;
	add.u64 	%rd2874, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11187, 36;
	shr.b64 	%rhs, %rd11187, 28;
	add.u64 	%rd2875, %lhs, %rhs;
	}
	xor.b64  	%rd2876, %rd2875, %rd2874;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11187, 25;
	shr.b64 	%rhs, %rd11187, 39;
	add.u64 	%rd2877, %lhs, %rhs;
	}
	xor.b64  	%rd2878, %rd2876, %rd2877;
	xor.b64  	%rd2879, %rd11186, %rd11187;
	and.b64  	%rd2880, %rd11185, %rd2879;
	and.b64  	%rd2881, %rd11186, %rd11187;
	or.b64  	%rd2882, %rd2880, %rd2881;
	add.s64 	%rd2883, %rd2882, %rd2878;
	add.s64 	%rd2884, %rd2883, %rd2872;
	add.s64 	%rd2885, %rd11181, %rd2846;
	xor.b64  	%rd2886, %rd11182, %rd11183;
	and.b64  	%rd2887, %rd2873, %rd2886;
	xor.b64  	%rd2888, %rd2887, %rd11182;
	add.s64 	%rd2889, %rd2885, %rd2888;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2873, 50;
	shr.b64 	%rhs, %rd2873, 14;
	add.u64 	%rd2890, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2873, 46;
	shr.b64 	%rhs, %rd2873, 18;
	add.u64 	%rd2891, %lhs, %rhs;
	}
	xor.b64  	%rd2892, %rd2890, %rd2891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2873, 23;
	shr.b64 	%rhs, %rd2873, 41;
	add.u64 	%rd2893, %lhs, %rhs;
	}
	xor.b64  	%rd2894, %rd2892, %rd2893;
	add.s64 	%rd2895, %rd2889, %rd2894;
	add.s64 	%rd2896, %rd2895, 8158064640168781261;
	add.s64 	%rd2897, %rd2896, %rd11185;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2884, 36;
	shr.b64 	%rhs, %rd2884, 28;
	add.u64 	%rd2898, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2884, 30;
	shr.b64 	%rhs, %rd2884, 34;
	add.u64 	%rd2899, %lhs, %rhs;
	}
	xor.b64  	%rd2900, %rd2898, %rd2899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2884, 25;
	shr.b64 	%rhs, %rd2884, 39;
	add.u64 	%rd2901, %lhs, %rhs;
	}
	xor.b64  	%rd2902, %rd2900, %rd2901;
	and.b64  	%rd2903, %rd2884, %rd11187;
	xor.b64  	%rd2904, %rd2884, %rd11187;
	and.b64  	%rd2905, %rd2904, %rd11186;
	or.b64  	%rd2906, %rd2905, %rd2903;
	add.s64 	%rd2907, %rd2906, %rd2902;
	add.s64 	%rd2908, %rd2907, %rd2896;
	add.s64 	%rd2909, %rd11182, %rd2847;
	xor.b64  	%rd2910, %rd2873, %rd11183;
	and.b64  	%rd2911, %rd2897, %rd2910;
	xor.b64  	%rd2912, %rd2911, %rd11183;
	add.s64 	%rd2913, %rd2909, %rd2912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2897, 50;
	shr.b64 	%rhs, %rd2897, 14;
	add.u64 	%rd2914, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2897, 46;
	shr.b64 	%rhs, %rd2897, 18;
	add.u64 	%rd2915, %lhs, %rhs;
	}
	xor.b64  	%rd2916, %rd2914, %rd2915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2897, 23;
	shr.b64 	%rhs, %rd2897, 41;
	add.u64 	%rd2917, %lhs, %rhs;
	}
	xor.b64  	%rd2918, %rd2916, %rd2917;
	add.s64 	%rd2919, %rd2913, %rd2918;
	add.s64 	%rd2920, %rd2919, -5349999486874862801;
	add.s64 	%rd2921, %rd2920, %rd11186;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2908, 36;
	shr.b64 	%rhs, %rd2908, 28;
	add.u64 	%rd2922, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2908, 30;
	shr.b64 	%rhs, %rd2908, 34;
	add.u64 	%rd2923, %lhs, %rhs;
	}
	xor.b64  	%rd2924, %rd2922, %rd2923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2908, 25;
	shr.b64 	%rhs, %rd2908, 39;
	add.u64 	%rd2925, %lhs, %rhs;
	}
	xor.b64  	%rd2926, %rd2924, %rd2925;
	and.b64  	%rd2927, %rd2908, %rd2884;
	xor.b64  	%rd2928, %rd2908, %rd2884;
	and.b64  	%rd2929, %rd2928, %rd11187;
	or.b64  	%rd2930, %rd2929, %rd2927;
	add.s64 	%rd2931, %rd2930, %rd2926;
	add.s64 	%rd2932, %rd2931, %rd2920;
	add.s64 	%rd2933, %rd11183, %rd2848;
	xor.b64  	%rd2934, %rd2897, %rd2873;
	and.b64  	%rd2935, %rd2921, %rd2934;
	xor.b64  	%rd2936, %rd2935, %rd2873;
	add.s64 	%rd2937, %rd2933, %rd2936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2921, 50;
	shr.b64 	%rhs, %rd2921, 14;
	add.u64 	%rd2938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2921, 46;
	shr.b64 	%rhs, %rd2921, 18;
	add.u64 	%rd2939, %lhs, %rhs;
	}
	xor.b64  	%rd2940, %rd2938, %rd2939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2921, 23;
	shr.b64 	%rhs, %rd2921, 41;
	add.u64 	%rd2941, %lhs, %rhs;
	}
	xor.b64  	%rd2942, %rd2940, %rd2941;
	add.s64 	%rd2943, %rd2937, %rd2942;
	add.s64 	%rd2944, %rd2943, -1606136188198331460;
	add.s64 	%rd2945, %rd2944, %rd11187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2932, 36;
	shr.b64 	%rhs, %rd2932, 28;
	add.u64 	%rd2946, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2932, 30;
	shr.b64 	%rhs, %rd2932, 34;
	add.u64 	%rd2947, %lhs, %rhs;
	}
	xor.b64  	%rd2948, %rd2946, %rd2947;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2932, 25;
	shr.b64 	%rhs, %rd2932, 39;
	add.u64 	%rd2949, %lhs, %rhs;
	}
	xor.b64  	%rd2950, %rd2948, %rd2949;
	and.b64  	%rd2951, %rd2932, %rd2908;
	xor.b64  	%rd2952, %rd2932, %rd2908;
	and.b64  	%rd2953, %rd2952, %rd2884;
	or.b64  	%rd2954, %rd2953, %rd2951;
	add.s64 	%rd2955, %rd2954, %rd2950;
	add.s64 	%rd2956, %rd2955, %rd2944;
	add.s64 	%rd2957, %rd2873, %rd2849;
	xor.b64  	%rd2958, %rd2921, %rd2897;
	and.b64  	%rd2959, %rd2945, %rd2958;
	xor.b64  	%rd2960, %rd2959, %rd2897;
	add.s64 	%rd2961, %rd2957, %rd2960;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2945, 50;
	shr.b64 	%rhs, %rd2945, 14;
	add.u64 	%rd2962, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2945, 46;
	shr.b64 	%rhs, %rd2945, 18;
	add.u64 	%rd2963, %lhs, %rhs;
	}
	xor.b64  	%rd2964, %rd2962, %rd2963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2945, 23;
	shr.b64 	%rhs, %rd2945, 41;
	add.u64 	%rd2965, %lhs, %rhs;
	}
	xor.b64  	%rd2966, %rd2964, %rd2965;
	add.s64 	%rd2967, %rd2961, %rd2966;
	add.s64 	%rd2968, %rd2967, 4131703408338449720;
	add.s64 	%rd2969, %rd2968, %rd2884;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2956, 36;
	shr.b64 	%rhs, %rd2956, 28;
	add.u64 	%rd2970, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2956, 30;
	shr.b64 	%rhs, %rd2956, 34;
	add.u64 	%rd2971, %lhs, %rhs;
	}
	xor.b64  	%rd2972, %rd2970, %rd2971;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2956, 25;
	shr.b64 	%rhs, %rd2956, 39;
	add.u64 	%rd2973, %lhs, %rhs;
	}
	xor.b64  	%rd2974, %rd2972, %rd2973;
	and.b64  	%rd2975, %rd2956, %rd2932;
	xor.b64  	%rd2976, %rd2956, %rd2932;
	and.b64  	%rd2977, %rd2976, %rd2908;
	or.b64  	%rd2978, %rd2977, %rd2975;
	add.s64 	%rd2979, %rd2978, %rd2974;
	add.s64 	%rd2980, %rd2979, %rd2968;
	add.s64 	%rd2981, %rd2897, %rd2850;
	xor.b64  	%rd2982, %rd2945, %rd2921;
	and.b64  	%rd2983, %rd2969, %rd2982;
	xor.b64  	%rd2984, %rd2983, %rd2921;
	add.s64 	%rd2985, %rd2981, %rd2984;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2969, 50;
	shr.b64 	%rhs, %rd2969, 14;
	add.u64 	%rd2986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2969, 46;
	shr.b64 	%rhs, %rd2969, 18;
	add.u64 	%rd2987, %lhs, %rhs;
	}
	xor.b64  	%rd2988, %rd2986, %rd2987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2969, 23;
	shr.b64 	%rhs, %rd2969, 41;
	add.u64 	%rd2989, %lhs, %rhs;
	}
	xor.b64  	%rd2990, %rd2988, %rd2989;
	add.s64 	%rd2991, %rd2985, %rd2990;
	add.s64 	%rd2992, %rd2991, 6480981068601479193;
	add.s64 	%rd2993, %rd2992, %rd2908;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2980, 36;
	shr.b64 	%rhs, %rd2980, 28;
	add.u64 	%rd2994, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2980, 30;
	shr.b64 	%rhs, %rd2980, 34;
	add.u64 	%rd2995, %lhs, %rhs;
	}
	xor.b64  	%rd2996, %rd2994, %rd2995;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2980, 25;
	shr.b64 	%rhs, %rd2980, 39;
	add.u64 	%rd2997, %lhs, %rhs;
	}
	xor.b64  	%rd2998, %rd2996, %rd2997;
	and.b64  	%rd2999, %rd2980, %rd2956;
	xor.b64  	%rd3000, %rd2980, %rd2956;
	and.b64  	%rd3001, %rd3000, %rd2932;
	or.b64  	%rd3002, %rd3001, %rd2999;
	add.s64 	%rd3003, %rd3002, %rd2998;
	add.s64 	%rd3004, %rd3003, %rd2992;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2993, 50;
	shr.b64 	%rhs, %rd2993, 14;
	add.u64 	%rd3005, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2993, 46;
	shr.b64 	%rhs, %rd2993, 18;
	add.u64 	%rd3006, %lhs, %rhs;
	}
	xor.b64  	%rd3007, %rd3005, %rd3006;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2993, 23;
	shr.b64 	%rhs, %rd2993, 41;
	add.u64 	%rd3008, %lhs, %rhs;
	}
	xor.b64  	%rd3009, %rd3007, %rd3008;
	xor.b64  	%rd3010, %rd2969, %rd2945;
	and.b64  	%rd3011, %rd2993, %rd3010;
	xor.b64  	%rd3012, %rd3011, %rd2945;
	add.s64 	%rd3013, %rd2851, %rd2921;
	add.s64 	%rd3014, %rd3013, %rd3012;
	add.s64 	%rd3015, %rd3014, %rd3009;
	add.s64 	%rd3016, %rd3015, -7908458776815382629;
	add.s64 	%rd3017, %rd3016, %rd2932;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3004, 36;
	shr.b64 	%rhs, %rd3004, 28;
	add.u64 	%rd3018, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3004, 30;
	shr.b64 	%rhs, %rd3004, 34;
	add.u64 	%rd3019, %lhs, %rhs;
	}
	xor.b64  	%rd3020, %rd3018, %rd3019;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3004, 25;
	shr.b64 	%rhs, %rd3004, 39;
	add.u64 	%rd3021, %lhs, %rhs;
	}
	xor.b64  	%rd3022, %rd3020, %rd3021;
	and.b64  	%rd3023, %rd3004, %rd2980;
	xor.b64  	%rd3024, %rd3004, %rd2980;
	and.b64  	%rd3025, %rd3024, %rd2956;
	or.b64  	%rd3026, %rd3025, %rd3023;
	add.s64 	%rd3027, %rd3026, %rd3022;
	add.s64 	%rd3028, %rd3027, %rd3016;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3017, 50;
	shr.b64 	%rhs, %rd3017, 14;
	add.u64 	%rd3029, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3017, 46;
	shr.b64 	%rhs, %rd3017, 18;
	add.u64 	%rd3030, %lhs, %rhs;
	}
	xor.b64  	%rd3031, %rd3029, %rd3030;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3017, 23;
	shr.b64 	%rhs, %rd3017, 41;
	add.u64 	%rd3032, %lhs, %rhs;
	}
	xor.b64  	%rd3033, %rd3031, %rd3032;
	xor.b64  	%rd3034, %rd2993, %rd2969;
	and.b64  	%rd3035, %rd3017, %rd3034;
	xor.b64  	%rd3036, %rd3035, %rd2969;
	add.s64 	%rd3037, %rd2852, %rd2945;
	add.s64 	%rd3038, %rd3037, %rd3036;
	add.s64 	%rd3039, %rd3038, %rd3033;
	add.s64 	%rd3040, %rd3039, -6116909921290321640;
	add.s64 	%rd3041, %rd3040, %rd2956;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3028, 36;
	shr.b64 	%rhs, %rd3028, 28;
	add.u64 	%rd3042, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3028, 30;
	shr.b64 	%rhs, %rd3028, 34;
	add.u64 	%rd3043, %lhs, %rhs;
	}
	xor.b64  	%rd3044, %rd3042, %rd3043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3028, 25;
	shr.b64 	%rhs, %rd3028, 39;
	add.u64 	%rd3045, %lhs, %rhs;
	}
	xor.b64  	%rd3046, %rd3044, %rd3045;
	and.b64  	%rd3047, %rd3028, %rd3004;
	xor.b64  	%rd3048, %rd3028, %rd3004;
	and.b64  	%rd3049, %rd3048, %rd2980;
	or.b64  	%rd3050, %rd3049, %rd3047;
	add.s64 	%rd3051, %rd3050, %rd3046;
	add.s64 	%rd3052, %rd3051, %rd3040;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3041, 50;
	shr.b64 	%rhs, %rd3041, 14;
	add.u64 	%rd3053, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3041, 46;
	shr.b64 	%rhs, %rd3041, 18;
	add.u64 	%rd3054, %lhs, %rhs;
	}
	xor.b64  	%rd3055, %rd3053, %rd3054;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3041, 23;
	shr.b64 	%rhs, %rd3041, 41;
	add.u64 	%rd3056, %lhs, %rhs;
	}
	xor.b64  	%rd3057, %rd3055, %rd3056;
	xor.b64  	%rd3058, %rd3017, %rd2993;
	and.b64  	%rd3059, %rd3041, %rd3058;
	xor.b64  	%rd3060, %rd3059, %rd2993;
	add.s64 	%rd3061, %rd2853, %rd2969;
	add.s64 	%rd3062, %rd3061, %rd3060;
	add.s64 	%rd3063, %rd3062, %rd3057;
	add.s64 	%rd3064, %rd3063, -2880145864133508542;
	add.s64 	%rd3065, %rd3064, %rd2980;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3052, 36;
	shr.b64 	%rhs, %rd3052, 28;
	add.u64 	%rd3066, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3052, 30;
	shr.b64 	%rhs, %rd3052, 34;
	add.u64 	%rd3067, %lhs, %rhs;
	}
	xor.b64  	%rd3068, %rd3066, %rd3067;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3052, 25;
	shr.b64 	%rhs, %rd3052, 39;
	add.u64 	%rd3069, %lhs, %rhs;
	}
	xor.b64  	%rd3070, %rd3068, %rd3069;
	and.b64  	%rd3071, %rd3052, %rd3028;
	xor.b64  	%rd3072, %rd3052, %rd3028;
	and.b64  	%rd3073, %rd3072, %rd3004;
	or.b64  	%rd3074, %rd3073, %rd3071;
	add.s64 	%rd3075, %rd3074, %rd3070;
	add.s64 	%rd3076, %rd3075, %rd3064;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3065, 50;
	shr.b64 	%rhs, %rd3065, 14;
	add.u64 	%rd3077, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3065, 46;
	shr.b64 	%rhs, %rd3065, 18;
	add.u64 	%rd3078, %lhs, %rhs;
	}
	xor.b64  	%rd3079, %rd3077, %rd3078;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3065, 23;
	shr.b64 	%rhs, %rd3065, 41;
	add.u64 	%rd3080, %lhs, %rhs;
	}
	xor.b64  	%rd3081, %rd3079, %rd3080;
	xor.b64  	%rd3082, %rd3041, %rd3017;
	and.b64  	%rd3083, %rd3065, %rd3082;
	xor.b64  	%rd3084, %rd3083, %rd3017;
	add.s64 	%rd3085, %rd2854, %rd2993;
	add.s64 	%rd3086, %rd3085, %rd3084;
	add.s64 	%rd3087, %rd3086, %rd3081;
	add.s64 	%rd3088, %rd3087, 1334009975649890238;
	add.s64 	%rd3089, %rd3088, %rd3004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3076, 36;
	shr.b64 	%rhs, %rd3076, 28;
	add.u64 	%rd3090, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3076, 30;
	shr.b64 	%rhs, %rd3076, 34;
	add.u64 	%rd3091, %lhs, %rhs;
	}
	xor.b64  	%rd3092, %rd3090, %rd3091;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3076, 25;
	shr.b64 	%rhs, %rd3076, 39;
	add.u64 	%rd3093, %lhs, %rhs;
	}
	xor.b64  	%rd3094, %rd3092, %rd3093;
	and.b64  	%rd3095, %rd3076, %rd3052;
	xor.b64  	%rd3096, %rd3076, %rd3052;
	and.b64  	%rd3097, %rd3096, %rd3028;
	or.b64  	%rd3098, %rd3097, %rd3095;
	add.s64 	%rd3099, %rd3098, %rd3094;
	add.s64 	%rd3100, %rd3099, %rd3088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3089, 50;
	shr.b64 	%rhs, %rd3089, 14;
	add.u64 	%rd3101, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3089, 46;
	shr.b64 	%rhs, %rd3089, 18;
	add.u64 	%rd3102, %lhs, %rhs;
	}
	xor.b64  	%rd3103, %rd3101, %rd3102;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3089, 23;
	shr.b64 	%rhs, %rd3089, 41;
	add.u64 	%rd3104, %lhs, %rhs;
	}
	xor.b64  	%rd3105, %rd3103, %rd3104;
	xor.b64  	%rd3106, %rd3065, %rd3041;
	and.b64  	%rd3107, %rd3089, %rd3106;
	xor.b64  	%rd3108, %rd3107, %rd3041;
	add.s64 	%rd3109, %rd2855, %rd3017;
	add.s64 	%rd3110, %rd3109, %rd3108;
	add.s64 	%rd3111, %rd3110, %rd3105;
	add.s64 	%rd3112, %rd3111, 2608012711638119052;
	add.s64 	%rd3113, %rd3112, %rd3028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3100, 36;
	shr.b64 	%rhs, %rd3100, 28;
	add.u64 	%rd3114, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3100, 30;
	shr.b64 	%rhs, %rd3100, 34;
	add.u64 	%rd3115, %lhs, %rhs;
	}
	xor.b64  	%rd3116, %rd3114, %rd3115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3100, 25;
	shr.b64 	%rhs, %rd3100, 39;
	add.u64 	%rd3117, %lhs, %rhs;
	}
	xor.b64  	%rd3118, %rd3116, %rd3117;
	and.b64  	%rd3119, %rd3100, %rd3076;
	xor.b64  	%rd3120, %rd3100, %rd3076;
	and.b64  	%rd3121, %rd3120, %rd3052;
	or.b64  	%rd3122, %rd3121, %rd3119;
	add.s64 	%rd3123, %rd3122, %rd3118;
	add.s64 	%rd3124, %rd3123, %rd3112;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3113, 50;
	shr.b64 	%rhs, %rd3113, 14;
	add.u64 	%rd3125, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3113, 46;
	shr.b64 	%rhs, %rd3113, 18;
	add.u64 	%rd3126, %lhs, %rhs;
	}
	xor.b64  	%rd3127, %rd3125, %rd3126;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3113, 23;
	shr.b64 	%rhs, %rd3113, 41;
	add.u64 	%rd3128, %lhs, %rhs;
	}
	xor.b64  	%rd3129, %rd3127, %rd3128;
	xor.b64  	%rd3130, %rd3089, %rd3065;
	and.b64  	%rd3131, %rd3113, %rd3130;
	xor.b64  	%rd3132, %rd3131, %rd3065;
	add.s64 	%rd3133, %rd2856, %rd3041;
	add.s64 	%rd3134, %rd3133, %rd3132;
	add.s64 	%rd3135, %rd3134, %rd3129;
	add.s64 	%rd3136, %rd3135, 6128411473006802146;
	add.s64 	%rd3137, %rd3136, %rd3052;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3124, 36;
	shr.b64 	%rhs, %rd3124, 28;
	add.u64 	%rd3138, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3124, 30;
	shr.b64 	%rhs, %rd3124, 34;
	add.u64 	%rd3139, %lhs, %rhs;
	}
	xor.b64  	%rd3140, %rd3138, %rd3139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3124, 25;
	shr.b64 	%rhs, %rd3124, 39;
	add.u64 	%rd3141, %lhs, %rhs;
	}
	xor.b64  	%rd3142, %rd3140, %rd3141;
	and.b64  	%rd3143, %rd3124, %rd3100;
	xor.b64  	%rd3144, %rd3124, %rd3100;
	and.b64  	%rd3145, %rd3144, %rd3076;
	or.b64  	%rd3146, %rd3145, %rd3143;
	add.s64 	%rd3147, %rd3146, %rd3142;
	add.s64 	%rd3148, %rd3147, %rd3136;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3137, 50;
	shr.b64 	%rhs, %rd3137, 14;
	add.u64 	%rd3149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3137, 46;
	shr.b64 	%rhs, %rd3137, 18;
	add.u64 	%rd3150, %lhs, %rhs;
	}
	xor.b64  	%rd3151, %rd3149, %rd3150;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3137, 23;
	shr.b64 	%rhs, %rd3137, 41;
	add.u64 	%rd3152, %lhs, %rhs;
	}
	xor.b64  	%rd3153, %rd3151, %rd3152;
	xor.b64  	%rd3154, %rd3113, %rd3089;
	and.b64  	%rd3155, %rd3137, %rd3154;
	xor.b64  	%rd3156, %rd3155, %rd3089;
	add.s64 	%rd3157, %rd2857, %rd3065;
	add.s64 	%rd3158, %rd3157, %rd3156;
	add.s64 	%rd3159, %rd3158, %rd3153;
	add.s64 	%rd3160, %rd3159, 8268148722764581231;
	add.s64 	%rd3161, %rd3160, %rd3076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3148, 36;
	shr.b64 	%rhs, %rd3148, 28;
	add.u64 	%rd3162, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3148, 30;
	shr.b64 	%rhs, %rd3148, 34;
	add.u64 	%rd3163, %lhs, %rhs;
	}
	xor.b64  	%rd3164, %rd3162, %rd3163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3148, 25;
	shr.b64 	%rhs, %rd3148, 39;
	add.u64 	%rd3165, %lhs, %rhs;
	}
	xor.b64  	%rd3166, %rd3164, %rd3165;
	and.b64  	%rd3167, %rd3148, %rd3124;
	xor.b64  	%rd3168, %rd3148, %rd3124;
	and.b64  	%rd3169, %rd3168, %rd3100;
	or.b64  	%rd3170, %rd3169, %rd3167;
	add.s64 	%rd3171, %rd3170, %rd3166;
	add.s64 	%rd3172, %rd3171, %rd3160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3161, 50;
	shr.b64 	%rhs, %rd3161, 14;
	add.u64 	%rd3173, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3161, 46;
	shr.b64 	%rhs, %rd3161, 18;
	add.u64 	%rd3174, %lhs, %rhs;
	}
	xor.b64  	%rd3175, %rd3173, %rd3174;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3161, 23;
	shr.b64 	%rhs, %rd3161, 41;
	add.u64 	%rd3176, %lhs, %rhs;
	}
	xor.b64  	%rd3177, %rd3175, %rd3176;
	xor.b64  	%rd3178, %rd3137, %rd3113;
	and.b64  	%rd3179, %rd3161, %rd3178;
	xor.b64  	%rd3180, %rd3179, %rd3113;
	add.s64 	%rd3181, %rd2858, %rd3089;
	add.s64 	%rd3182, %rd3181, %rd3180;
	add.s64 	%rd3183, %rd3182, %rd3177;
	add.s64 	%rd3184, %rd3183, -9160688886553864527;
	add.s64 	%rd3185, %rd3184, %rd3100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3172, 36;
	shr.b64 	%rhs, %rd3172, 28;
	add.u64 	%rd3186, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3172, 30;
	shr.b64 	%rhs, %rd3172, 34;
	add.u64 	%rd3187, %lhs, %rhs;
	}
	xor.b64  	%rd3188, %rd3186, %rd3187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3172, 25;
	shr.b64 	%rhs, %rd3172, 39;
	add.u64 	%rd3189, %lhs, %rhs;
	}
	xor.b64  	%rd3190, %rd3188, %rd3189;
	and.b64  	%rd3191, %rd3172, %rd3148;
	xor.b64  	%rd3192, %rd3172, %rd3148;
	and.b64  	%rd3193, %rd3192, %rd3124;
	or.b64  	%rd3194, %rd3193, %rd3191;
	add.s64 	%rd3195, %rd3194, %rd3190;
	add.s64 	%rd3196, %rd3195, %rd3184;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3185, 50;
	shr.b64 	%rhs, %rd3185, 14;
	add.u64 	%rd3197, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3185, 46;
	shr.b64 	%rhs, %rd3185, 18;
	add.u64 	%rd3198, %lhs, %rhs;
	}
	xor.b64  	%rd3199, %rd3197, %rd3198;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3185, 23;
	shr.b64 	%rhs, %rd3185, 41;
	add.u64 	%rd3200, %lhs, %rhs;
	}
	xor.b64  	%rd3201, %rd3199, %rd3200;
	xor.b64  	%rd3202, %rd3161, %rd3137;
	and.b64  	%rd3203, %rd3185, %rd3202;
	xor.b64  	%rd3204, %rd3203, %rd3137;
	add.s64 	%rd3205, %rd2859, %rd3113;
	add.s64 	%rd3206, %rd3205, %rd3204;
	add.s64 	%rd3207, %rd3206, %rd3201;
	add.s64 	%rd3208, %rd3207, -7215885187991268811;
	add.s64 	%rd3209, %rd3208, %rd3124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3196, 36;
	shr.b64 	%rhs, %rd3196, 28;
	add.u64 	%rd3210, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3196, 30;
	shr.b64 	%rhs, %rd3196, 34;
	add.u64 	%rd3211, %lhs, %rhs;
	}
	xor.b64  	%rd3212, %rd3210, %rd3211;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3196, 25;
	shr.b64 	%rhs, %rd3196, 39;
	add.u64 	%rd3213, %lhs, %rhs;
	}
	xor.b64  	%rd3214, %rd3212, %rd3213;
	and.b64  	%rd3215, %rd3196, %rd3172;
	xor.b64  	%rd3216, %rd3196, %rd3172;
	and.b64  	%rd3217, %rd3216, %rd3148;
	or.b64  	%rd3218, %rd3217, %rd3215;
	add.s64 	%rd3219, %rd3218, %rd3214;
	add.s64 	%rd3220, %rd3219, %rd3208;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3209, 50;
	shr.b64 	%rhs, %rd3209, 14;
	add.u64 	%rd3221, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3209, 46;
	shr.b64 	%rhs, %rd3209, 18;
	add.u64 	%rd3222, %lhs, %rhs;
	}
	xor.b64  	%rd3223, %rd3221, %rd3222;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3209, 23;
	shr.b64 	%rhs, %rd3209, 41;
	add.u64 	%rd3224, %lhs, %rhs;
	}
	xor.b64  	%rd3225, %rd3223, %rd3224;
	xor.b64  	%rd3226, %rd3185, %rd3161;
	and.b64  	%rd3227, %rd3209, %rd3226;
	xor.b64  	%rd3228, %rd3227, %rd3161;
	add.s64 	%rd3229, %rd2860, %rd3137;
	add.s64 	%rd3230, %rd3229, %rd3228;
	add.s64 	%rd3231, %rd3230, %rd3225;
	add.s64 	%rd3232, %rd3231, -4495734319001033068;
	add.s64 	%rd3233, %rd3232, %rd3148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3220, 36;
	shr.b64 	%rhs, %rd3220, 28;
	add.u64 	%rd3234, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3220, 30;
	shr.b64 	%rhs, %rd3220, 34;
	add.u64 	%rd3235, %lhs, %rhs;
	}
	xor.b64  	%rd3236, %rd3234, %rd3235;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3220, 25;
	shr.b64 	%rhs, %rd3220, 39;
	add.u64 	%rd3237, %lhs, %rhs;
	}
	xor.b64  	%rd3238, %rd3236, %rd3237;
	and.b64  	%rd3239, %rd3220, %rd3196;
	xor.b64  	%rd3240, %rd3220, %rd3196;
	and.b64  	%rd3241, %rd3240, %rd3172;
	or.b64  	%rd3242, %rd3241, %rd3239;
	add.s64 	%rd3243, %rd3242, %rd3238;
	add.s64 	%rd3244, %rd3243, %rd3232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2859, 45;
	shr.b64 	%rhs, %rd2859, 19;
	add.u64 	%rd3245, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2859, 3;
	shr.b64 	%rhs, %rd2859, 61;
	add.u64 	%rd3246, %lhs, %rhs;
	}
	xor.b64  	%rd3247, %rd3245, %rd3246;
	shr.u64 	%rd3248, %rd2859, 6;
	xor.b64  	%rd3249, %rd3247, %rd3248;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2846, 63;
	shr.b64 	%rhs, %rd2846, 1;
	add.u64 	%rd3250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2846, 56;
	shr.b64 	%rhs, %rd2846, 8;
	add.u64 	%rd3251, %lhs, %rhs;
	}
	xor.b64  	%rd3252, %rd3250, %rd3251;
	shr.u64 	%rd3253, %rd2846, 7;
	xor.b64  	%rd3254, %rd3252, %rd3253;
	add.s64 	%rd3255, %rd3254, %rd2845;
	add.s64 	%rd3256, %rd3255, %rd2854;
	add.s64 	%rd3257, %rd3256, %rd3249;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2860, 45;
	shr.b64 	%rhs, %rd2860, 19;
	add.u64 	%rd3258, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2860, 3;
	shr.b64 	%rhs, %rd2860, 61;
	add.u64 	%rd3259, %lhs, %rhs;
	}
	xor.b64  	%rd3260, %rd3258, %rd3259;
	shr.u64 	%rd3261, %rd2860, 6;
	xor.b64  	%rd3262, %rd3260, %rd3261;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2847, 63;
	shr.b64 	%rhs, %rd2847, 1;
	add.u64 	%rd3263, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2847, 56;
	shr.b64 	%rhs, %rd2847, 8;
	add.u64 	%rd3264, %lhs, %rhs;
	}
	xor.b64  	%rd3265, %rd3263, %rd3264;
	shr.u64 	%rd3266, %rd2847, 7;
	xor.b64  	%rd3267, %rd3265, %rd3266;
	add.s64 	%rd3268, %rd3267, %rd2846;
	add.s64 	%rd3269, %rd3268, %rd2855;
	add.s64 	%rd3270, %rd3269, %rd3262;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3257, 45;
	shr.b64 	%rhs, %rd3257, 19;
	add.u64 	%rd3271, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3257, 3;
	shr.b64 	%rhs, %rd3257, 61;
	add.u64 	%rd3272, %lhs, %rhs;
	}
	xor.b64  	%rd3273, %rd3271, %rd3272;
	shr.u64 	%rd3274, %rd3257, 6;
	xor.b64  	%rd3275, %rd3273, %rd3274;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2848, 63;
	shr.b64 	%rhs, %rd2848, 1;
	add.u64 	%rd3276, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2848, 56;
	shr.b64 	%rhs, %rd2848, 8;
	add.u64 	%rd3277, %lhs, %rhs;
	}
	xor.b64  	%rd3278, %rd3276, %rd3277;
	shr.u64 	%rd3279, %rd2848, 7;
	xor.b64  	%rd3280, %rd3278, %rd3279;
	add.s64 	%rd3281, %rd3280, %rd2847;
	add.s64 	%rd3282, %rd3281, %rd2856;
	add.s64 	%rd3283, %rd3282, %rd3275;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3270, 45;
	shr.b64 	%rhs, %rd3270, 19;
	add.u64 	%rd3284, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3270, 3;
	shr.b64 	%rhs, %rd3270, 61;
	add.u64 	%rd3285, %lhs, %rhs;
	}
	xor.b64  	%rd3286, %rd3284, %rd3285;
	shr.u64 	%rd3287, %rd3270, 6;
	xor.b64  	%rd3288, %rd3286, %rd3287;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2849, 63;
	shr.b64 	%rhs, %rd2849, 1;
	add.u64 	%rd3289, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2849, 56;
	shr.b64 	%rhs, %rd2849, 8;
	add.u64 	%rd3290, %lhs, %rhs;
	}
	xor.b64  	%rd3291, %rd3289, %rd3290;
	shr.u64 	%rd3292, %rd2849, 7;
	xor.b64  	%rd3293, %rd3291, %rd3292;
	add.s64 	%rd3294, %rd3293, %rd2848;
	add.s64 	%rd3295, %rd3294, %rd2857;
	add.s64 	%rd3296, %rd3295, %rd3288;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3283, 45;
	shr.b64 	%rhs, %rd3283, 19;
	add.u64 	%rd3297, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3283, 3;
	shr.b64 	%rhs, %rd3283, 61;
	add.u64 	%rd3298, %lhs, %rhs;
	}
	xor.b64  	%rd3299, %rd3297, %rd3298;
	shr.u64 	%rd3300, %rd3283, 6;
	xor.b64  	%rd3301, %rd3299, %rd3300;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2850, 63;
	shr.b64 	%rhs, %rd2850, 1;
	add.u64 	%rd3302, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2850, 56;
	shr.b64 	%rhs, %rd2850, 8;
	add.u64 	%rd3303, %lhs, %rhs;
	}
	xor.b64  	%rd3304, %rd3302, %rd3303;
	shr.u64 	%rd3305, %rd2850, 7;
	xor.b64  	%rd3306, %rd3304, %rd3305;
	add.s64 	%rd3307, %rd3306, %rd2849;
	add.s64 	%rd3308, %rd3307, %rd2858;
	add.s64 	%rd3309, %rd3308, %rd3301;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3296, 45;
	shr.b64 	%rhs, %rd3296, 19;
	add.u64 	%rd3310, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3296, 3;
	shr.b64 	%rhs, %rd3296, 61;
	add.u64 	%rd3311, %lhs, %rhs;
	}
	xor.b64  	%rd3312, %rd3310, %rd3311;
	shr.u64 	%rd3313, %rd3296, 6;
	xor.b64  	%rd3314, %rd3312, %rd3313;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2851, 63;
	shr.b64 	%rhs, %rd2851, 1;
	add.u64 	%rd3315, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2851, 56;
	shr.b64 	%rhs, %rd2851, 8;
	add.u64 	%rd3316, %lhs, %rhs;
	}
	xor.b64  	%rd3317, %rd3315, %rd3316;
	shr.u64 	%rd3318, %rd2851, 7;
	xor.b64  	%rd3319, %rd3317, %rd3318;
	add.s64 	%rd3320, %rd3319, %rd2850;
	add.s64 	%rd3321, %rd3320, %rd2859;
	add.s64 	%rd3322, %rd3321, %rd3314;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3309, 45;
	shr.b64 	%rhs, %rd3309, 19;
	add.u64 	%rd3323, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3309, 3;
	shr.b64 	%rhs, %rd3309, 61;
	add.u64 	%rd3324, %lhs, %rhs;
	}
	xor.b64  	%rd3325, %rd3323, %rd3324;
	shr.u64 	%rd3326, %rd3309, 6;
	xor.b64  	%rd3327, %rd3325, %rd3326;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2852, 63;
	shr.b64 	%rhs, %rd2852, 1;
	add.u64 	%rd3328, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2852, 56;
	shr.b64 	%rhs, %rd2852, 8;
	add.u64 	%rd3329, %lhs, %rhs;
	}
	xor.b64  	%rd3330, %rd3328, %rd3329;
	shr.u64 	%rd3331, %rd2852, 7;
	xor.b64  	%rd3332, %rd3330, %rd3331;
	add.s64 	%rd3333, %rd3332, %rd2851;
	add.s64 	%rd3334, %rd3333, %rd2860;
	add.s64 	%rd3335, %rd3334, %rd3327;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3322, 45;
	shr.b64 	%rhs, %rd3322, 19;
	add.u64 	%rd3336, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3322, 3;
	shr.b64 	%rhs, %rd3322, 61;
	add.u64 	%rd3337, %lhs, %rhs;
	}
	xor.b64  	%rd3338, %rd3336, %rd3337;
	shr.u64 	%rd3339, %rd3322, 6;
	xor.b64  	%rd3340, %rd3338, %rd3339;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2853, 63;
	shr.b64 	%rhs, %rd2853, 1;
	add.u64 	%rd3341, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2853, 56;
	shr.b64 	%rhs, %rd2853, 8;
	add.u64 	%rd3342, %lhs, %rhs;
	}
	xor.b64  	%rd3343, %rd3341, %rd3342;
	shr.u64 	%rd3344, %rd2853, 7;
	xor.b64  	%rd3345, %rd3343, %rd3344;
	add.s64 	%rd3346, %rd3345, %rd2852;
	add.s64 	%rd3347, %rd3346, %rd3257;
	add.s64 	%rd3348, %rd3347, %rd3340;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 45;
	shr.b64 	%rhs, %rd3335, 19;
	add.u64 	%rd3349, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 3;
	shr.b64 	%rhs, %rd3335, 61;
	add.u64 	%rd3350, %lhs, %rhs;
	}
	xor.b64  	%rd3351, %rd3349, %rd3350;
	shr.u64 	%rd3352, %rd3335, 6;
	xor.b64  	%rd3353, %rd3351, %rd3352;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2854, 63;
	shr.b64 	%rhs, %rd2854, 1;
	add.u64 	%rd3354, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2854, 56;
	shr.b64 	%rhs, %rd2854, 8;
	add.u64 	%rd3355, %lhs, %rhs;
	}
	xor.b64  	%rd3356, %rd3354, %rd3355;
	shr.u64 	%rd3357, %rd2854, 7;
	xor.b64  	%rd3358, %rd3356, %rd3357;
	add.s64 	%rd3359, %rd3358, %rd2853;
	add.s64 	%rd3360, %rd3359, %rd3270;
	add.s64 	%rd3361, %rd3360, %rd3353;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3348, 45;
	shr.b64 	%rhs, %rd3348, 19;
	add.u64 	%rd3362, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3348, 3;
	shr.b64 	%rhs, %rd3348, 61;
	add.u64 	%rd3363, %lhs, %rhs;
	}
	xor.b64  	%rd3364, %rd3362, %rd3363;
	shr.u64 	%rd3365, %rd3348, 6;
	xor.b64  	%rd3366, %rd3364, %rd3365;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2855, 63;
	shr.b64 	%rhs, %rd2855, 1;
	add.u64 	%rd3367, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2855, 56;
	shr.b64 	%rhs, %rd2855, 8;
	add.u64 	%rd3368, %lhs, %rhs;
	}
	xor.b64  	%rd3369, %rd3367, %rd3368;
	shr.u64 	%rd3370, %rd2855, 7;
	xor.b64  	%rd3371, %rd3369, %rd3370;
	add.s64 	%rd3372, %rd3371, %rd2854;
	add.s64 	%rd3373, %rd3372, %rd3283;
	add.s64 	%rd3374, %rd3373, %rd3366;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3361, 45;
	shr.b64 	%rhs, %rd3361, 19;
	add.u64 	%rd3375, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3361, 3;
	shr.b64 	%rhs, %rd3361, 61;
	add.u64 	%rd3376, %lhs, %rhs;
	}
	xor.b64  	%rd3377, %rd3375, %rd3376;
	shr.u64 	%rd3378, %rd3361, 6;
	xor.b64  	%rd3379, %rd3377, %rd3378;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2856, 63;
	shr.b64 	%rhs, %rd2856, 1;
	add.u64 	%rd3380, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2856, 56;
	shr.b64 	%rhs, %rd2856, 8;
	add.u64 	%rd3381, %lhs, %rhs;
	}
	xor.b64  	%rd3382, %rd3380, %rd3381;
	shr.u64 	%rd3383, %rd2856, 7;
	xor.b64  	%rd3384, %rd3382, %rd3383;
	add.s64 	%rd3385, %rd3384, %rd2855;
	add.s64 	%rd3386, %rd3385, %rd3296;
	add.s64 	%rd3387, %rd3386, %rd3379;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 45;
	shr.b64 	%rhs, %rd3374, 19;
	add.u64 	%rd3388, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 3;
	shr.b64 	%rhs, %rd3374, 61;
	add.u64 	%rd3389, %lhs, %rhs;
	}
	xor.b64  	%rd3390, %rd3388, %rd3389;
	shr.u64 	%rd3391, %rd3374, 6;
	xor.b64  	%rd3392, %rd3390, %rd3391;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2857, 63;
	shr.b64 	%rhs, %rd2857, 1;
	add.u64 	%rd3393, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2857, 56;
	shr.b64 	%rhs, %rd2857, 8;
	add.u64 	%rd3394, %lhs, %rhs;
	}
	xor.b64  	%rd3395, %rd3393, %rd3394;
	shr.u64 	%rd3396, %rd2857, 7;
	xor.b64  	%rd3397, %rd3395, %rd3396;
	add.s64 	%rd3398, %rd3397, %rd2856;
	add.s64 	%rd3399, %rd3398, %rd3309;
	add.s64 	%rd3400, %rd3399, %rd3392;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3387, 45;
	shr.b64 	%rhs, %rd3387, 19;
	add.u64 	%rd3401, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3387, 3;
	shr.b64 	%rhs, %rd3387, 61;
	add.u64 	%rd3402, %lhs, %rhs;
	}
	xor.b64  	%rd3403, %rd3401, %rd3402;
	shr.u64 	%rd3404, %rd3387, 6;
	xor.b64  	%rd3405, %rd3403, %rd3404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2858, 63;
	shr.b64 	%rhs, %rd2858, 1;
	add.u64 	%rd3406, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2858, 56;
	shr.b64 	%rhs, %rd2858, 8;
	add.u64 	%rd3407, %lhs, %rhs;
	}
	xor.b64  	%rd3408, %rd3406, %rd3407;
	shr.u64 	%rd3409, %rd2858, 7;
	xor.b64  	%rd3410, %rd3408, %rd3409;
	add.s64 	%rd3411, %rd3410, %rd2857;
	add.s64 	%rd3412, %rd3411, %rd3322;
	add.s64 	%rd3413, %rd3412, %rd3405;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3400, 45;
	shr.b64 	%rhs, %rd3400, 19;
	add.u64 	%rd3414, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3400, 3;
	shr.b64 	%rhs, %rd3400, 61;
	add.u64 	%rd3415, %lhs, %rhs;
	}
	xor.b64  	%rd3416, %rd3414, %rd3415;
	shr.u64 	%rd3417, %rd3400, 6;
	xor.b64  	%rd3418, %rd3416, %rd3417;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2859, 63;
	shr.b64 	%rhs, %rd2859, 1;
	add.u64 	%rd3419, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2859, 56;
	shr.b64 	%rhs, %rd2859, 8;
	add.u64 	%rd3420, %lhs, %rhs;
	}
	xor.b64  	%rd3421, %rd3419, %rd3420;
	shr.u64 	%rd3422, %rd2859, 7;
	xor.b64  	%rd3423, %rd3421, %rd3422;
	add.s64 	%rd3424, %rd3423, %rd2858;
	add.s64 	%rd3425, %rd3424, %rd3335;
	add.s64 	%rd3426, %rd3425, %rd3418;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3413, 45;
	shr.b64 	%rhs, %rd3413, 19;
	add.u64 	%rd3427, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3413, 3;
	shr.b64 	%rhs, %rd3413, 61;
	add.u64 	%rd3428, %lhs, %rhs;
	}
	xor.b64  	%rd3429, %rd3427, %rd3428;
	shr.u64 	%rd3430, %rd3413, 6;
	xor.b64  	%rd3431, %rd3429, %rd3430;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2860, 63;
	shr.b64 	%rhs, %rd2860, 1;
	add.u64 	%rd3432, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2860, 56;
	shr.b64 	%rhs, %rd2860, 8;
	add.u64 	%rd3433, %lhs, %rhs;
	}
	xor.b64  	%rd3434, %rd3432, %rd3433;
	shr.u64 	%rd3435, %rd2860, 7;
	xor.b64  	%rd3436, %rd3434, %rd3435;
	add.s64 	%rd3437, %rd3436, %rd2859;
	add.s64 	%rd3438, %rd3437, %rd3348;
	add.s64 	%rd3439, %rd3438, %rd3431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3426, 45;
	shr.b64 	%rhs, %rd3426, 19;
	add.u64 	%rd3440, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3426, 3;
	shr.b64 	%rhs, %rd3426, 61;
	add.u64 	%rd3441, %lhs, %rhs;
	}
	xor.b64  	%rd3442, %rd3440, %rd3441;
	shr.u64 	%rd3443, %rd3426, 6;
	xor.b64  	%rd3444, %rd3442, %rd3443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3257, 63;
	shr.b64 	%rhs, %rd3257, 1;
	add.u64 	%rd3445, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3257, 56;
	shr.b64 	%rhs, %rd3257, 8;
	add.u64 	%rd3446, %lhs, %rhs;
	}
	xor.b64  	%rd3447, %rd3445, %rd3446;
	shr.u64 	%rd3448, %rd3257, 7;
	xor.b64  	%rd3449, %rd3447, %rd3448;
	add.s64 	%rd3450, %rd3449, %rd2860;
	add.s64 	%rd3451, %rd3450, %rd3361;
	add.s64 	%rd3452, %rd3451, %rd3444;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3233, 50;
	shr.b64 	%rhs, %rd3233, 14;
	add.u64 	%rd3453, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3233, 46;
	shr.b64 	%rhs, %rd3233, 18;
	add.u64 	%rd3454, %lhs, %rhs;
	}
	xor.b64  	%rd3455, %rd3453, %rd3454;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3233, 23;
	shr.b64 	%rhs, %rd3233, 41;
	add.u64 	%rd3456, %lhs, %rhs;
	}
	xor.b64  	%rd3457, %rd3455, %rd3456;
	xor.b64  	%rd3458, %rd3209, %rd3185;
	and.b64  	%rd3459, %rd3233, %rd3458;
	xor.b64  	%rd3460, %rd3459, %rd3185;
	add.s64 	%rd3461, %rd3460, %rd3161;
	add.s64 	%rd3462, %rd3461, %rd3457;
	add.s64 	%rd3463, %rd3462, %rd3257;
	add.s64 	%rd3464, %rd3463, -1973867731355612462;
	add.s64 	%rd3465, %rd3464, %rd3172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3244, 36;
	shr.b64 	%rhs, %rd3244, 28;
	add.u64 	%rd3466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3244, 30;
	shr.b64 	%rhs, %rd3244, 34;
	add.u64 	%rd3467, %lhs, %rhs;
	}
	xor.b64  	%rd3468, %rd3466, %rd3467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3244, 25;
	shr.b64 	%rhs, %rd3244, 39;
	add.u64 	%rd3469, %lhs, %rhs;
	}
	xor.b64  	%rd3470, %rd3468, %rd3469;
	and.b64  	%rd3471, %rd3244, %rd3220;
	xor.b64  	%rd3472, %rd3244, %rd3220;
	and.b64  	%rd3473, %rd3472, %rd3196;
	or.b64  	%rd3474, %rd3473, %rd3471;
	add.s64 	%rd3475, %rd3474, %rd3470;
	add.s64 	%rd3476, %rd3475, %rd3464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3465, 50;
	shr.b64 	%rhs, %rd3465, 14;
	add.u64 	%rd3477, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3465, 46;
	shr.b64 	%rhs, %rd3465, 18;
	add.u64 	%rd3478, %lhs, %rhs;
	}
	xor.b64  	%rd3479, %rd3477, %rd3478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3465, 23;
	shr.b64 	%rhs, %rd3465, 41;
	add.u64 	%rd3480, %lhs, %rhs;
	}
	xor.b64  	%rd3481, %rd3479, %rd3480;
	xor.b64  	%rd3482, %rd3233, %rd3209;
	and.b64  	%rd3483, %rd3465, %rd3482;
	xor.b64  	%rd3484, %rd3483, %rd3209;
	add.s64 	%rd3485, %rd3270, %rd3185;
	add.s64 	%rd3486, %rd3485, %rd3484;
	add.s64 	%rd3487, %rd3486, %rd3481;
	add.s64 	%rd3488, %rd3487, -1171420211273849373;
	add.s64 	%rd3489, %rd3488, %rd3196;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3476, 36;
	shr.b64 	%rhs, %rd3476, 28;
	add.u64 	%rd3490, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3476, 30;
	shr.b64 	%rhs, %rd3476, 34;
	add.u64 	%rd3491, %lhs, %rhs;
	}
	xor.b64  	%rd3492, %rd3490, %rd3491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3476, 25;
	shr.b64 	%rhs, %rd3476, 39;
	add.u64 	%rd3493, %lhs, %rhs;
	}
	xor.b64  	%rd3494, %rd3492, %rd3493;
	and.b64  	%rd3495, %rd3476, %rd3244;
	xor.b64  	%rd3496, %rd3476, %rd3244;
	and.b64  	%rd3497, %rd3496, %rd3220;
	or.b64  	%rd3498, %rd3497, %rd3495;
	add.s64 	%rd3499, %rd3498, %rd3494;
	add.s64 	%rd3500, %rd3499, %rd3488;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3489, 50;
	shr.b64 	%rhs, %rd3489, 14;
	add.u64 	%rd3501, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3489, 46;
	shr.b64 	%rhs, %rd3489, 18;
	add.u64 	%rd3502, %lhs, %rhs;
	}
	xor.b64  	%rd3503, %rd3501, %rd3502;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3489, 23;
	shr.b64 	%rhs, %rd3489, 41;
	add.u64 	%rd3504, %lhs, %rhs;
	}
	xor.b64  	%rd3505, %rd3503, %rd3504;
	xor.b64  	%rd3506, %rd3465, %rd3233;
	and.b64  	%rd3507, %rd3489, %rd3506;
	xor.b64  	%rd3508, %rd3507, %rd3233;
	add.s64 	%rd3509, %rd3283, %rd3209;
	add.s64 	%rd3510, %rd3509, %rd3508;
	add.s64 	%rd3511, %rd3510, %rd3505;
	add.s64 	%rd3512, %rd3511, 1135362057144423861;
	add.s64 	%rd3513, %rd3512, %rd3220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3500, 36;
	shr.b64 	%rhs, %rd3500, 28;
	add.u64 	%rd3514, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3500, 30;
	shr.b64 	%rhs, %rd3500, 34;
	add.u64 	%rd3515, %lhs, %rhs;
	}
	xor.b64  	%rd3516, %rd3514, %rd3515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3500, 25;
	shr.b64 	%rhs, %rd3500, 39;
	add.u64 	%rd3517, %lhs, %rhs;
	}
	xor.b64  	%rd3518, %rd3516, %rd3517;
	and.b64  	%rd3519, %rd3500, %rd3476;
	xor.b64  	%rd3520, %rd3500, %rd3476;
	and.b64  	%rd3521, %rd3520, %rd3244;
	or.b64  	%rd3522, %rd3521, %rd3519;
	add.s64 	%rd3523, %rd3522, %rd3518;
	add.s64 	%rd3524, %rd3523, %rd3512;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3513, 50;
	shr.b64 	%rhs, %rd3513, 14;
	add.u64 	%rd3525, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3513, 46;
	shr.b64 	%rhs, %rd3513, 18;
	add.u64 	%rd3526, %lhs, %rhs;
	}
	xor.b64  	%rd3527, %rd3525, %rd3526;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3513, 23;
	shr.b64 	%rhs, %rd3513, 41;
	add.u64 	%rd3528, %lhs, %rhs;
	}
	xor.b64  	%rd3529, %rd3527, %rd3528;
	xor.b64  	%rd3530, %rd3489, %rd3465;
	and.b64  	%rd3531, %rd3513, %rd3530;
	xor.b64  	%rd3532, %rd3531, %rd3465;
	add.s64 	%rd3533, %rd3296, %rd3233;
	add.s64 	%rd3534, %rd3533, %rd3532;
	add.s64 	%rd3535, %rd3534, %rd3529;
	add.s64 	%rd3536, %rd3535, 2597628984639134821;
	add.s64 	%rd3537, %rd3536, %rd3244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3524, 36;
	shr.b64 	%rhs, %rd3524, 28;
	add.u64 	%rd3538, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3524, 30;
	shr.b64 	%rhs, %rd3524, 34;
	add.u64 	%rd3539, %lhs, %rhs;
	}
	xor.b64  	%rd3540, %rd3538, %rd3539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3524, 25;
	shr.b64 	%rhs, %rd3524, 39;
	add.u64 	%rd3541, %lhs, %rhs;
	}
	xor.b64  	%rd3542, %rd3540, %rd3541;
	and.b64  	%rd3543, %rd3524, %rd3500;
	xor.b64  	%rd3544, %rd3524, %rd3500;
	and.b64  	%rd3545, %rd3544, %rd3476;
	or.b64  	%rd3546, %rd3545, %rd3543;
	add.s64 	%rd3547, %rd3546, %rd3542;
	add.s64 	%rd3548, %rd3547, %rd3536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3537, 50;
	shr.b64 	%rhs, %rd3537, 14;
	add.u64 	%rd3549, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3537, 46;
	shr.b64 	%rhs, %rd3537, 18;
	add.u64 	%rd3550, %lhs, %rhs;
	}
	xor.b64  	%rd3551, %rd3549, %rd3550;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3537, 23;
	shr.b64 	%rhs, %rd3537, 41;
	add.u64 	%rd3552, %lhs, %rhs;
	}
	xor.b64  	%rd3553, %rd3551, %rd3552;
	xor.b64  	%rd3554, %rd3513, %rd3489;
	and.b64  	%rd3555, %rd3537, %rd3554;
	xor.b64  	%rd3556, %rd3555, %rd3489;
	add.s64 	%rd3557, %rd3309, %rd3465;
	add.s64 	%rd3558, %rd3557, %rd3556;
	add.s64 	%rd3559, %rd3558, %rd3553;
	add.s64 	%rd3560, %rd3559, 3308224258029322869;
	add.s64 	%rd3561, %rd3560, %rd3476;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3548, 36;
	shr.b64 	%rhs, %rd3548, 28;
	add.u64 	%rd3562, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3548, 30;
	shr.b64 	%rhs, %rd3548, 34;
	add.u64 	%rd3563, %lhs, %rhs;
	}
	xor.b64  	%rd3564, %rd3562, %rd3563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3548, 25;
	shr.b64 	%rhs, %rd3548, 39;
	add.u64 	%rd3565, %lhs, %rhs;
	}
	xor.b64  	%rd3566, %rd3564, %rd3565;
	and.b64  	%rd3567, %rd3548, %rd3524;
	xor.b64  	%rd3568, %rd3548, %rd3524;
	and.b64  	%rd3569, %rd3568, %rd3500;
	or.b64  	%rd3570, %rd3569, %rd3567;
	add.s64 	%rd3571, %rd3570, %rd3566;
	add.s64 	%rd3572, %rd3571, %rd3560;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3561, 50;
	shr.b64 	%rhs, %rd3561, 14;
	add.u64 	%rd3573, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3561, 46;
	shr.b64 	%rhs, %rd3561, 18;
	add.u64 	%rd3574, %lhs, %rhs;
	}
	xor.b64  	%rd3575, %rd3573, %rd3574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3561, 23;
	shr.b64 	%rhs, %rd3561, 41;
	add.u64 	%rd3576, %lhs, %rhs;
	}
	xor.b64  	%rd3577, %rd3575, %rd3576;
	xor.b64  	%rd3578, %rd3537, %rd3513;
	and.b64  	%rd3579, %rd3561, %rd3578;
	xor.b64  	%rd3580, %rd3579, %rd3513;
	add.s64 	%rd3581, %rd3322, %rd3489;
	add.s64 	%rd3582, %rd3581, %rd3580;
	add.s64 	%rd3583, %rd3582, %rd3577;
	add.s64 	%rd3584, %rd3583, 5365058923640841347;
	add.s64 	%rd3585, %rd3584, %rd3500;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3572, 36;
	shr.b64 	%rhs, %rd3572, 28;
	add.u64 	%rd3586, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3572, 30;
	shr.b64 	%rhs, %rd3572, 34;
	add.u64 	%rd3587, %lhs, %rhs;
	}
	xor.b64  	%rd3588, %rd3586, %rd3587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3572, 25;
	shr.b64 	%rhs, %rd3572, 39;
	add.u64 	%rd3589, %lhs, %rhs;
	}
	xor.b64  	%rd3590, %rd3588, %rd3589;
	and.b64  	%rd3591, %rd3572, %rd3548;
	xor.b64  	%rd3592, %rd3572, %rd3548;
	and.b64  	%rd3593, %rd3592, %rd3524;
	or.b64  	%rd3594, %rd3593, %rd3591;
	add.s64 	%rd3595, %rd3594, %rd3590;
	add.s64 	%rd3596, %rd3595, %rd3584;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3585, 50;
	shr.b64 	%rhs, %rd3585, 14;
	add.u64 	%rd3597, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3585, 46;
	shr.b64 	%rhs, %rd3585, 18;
	add.u64 	%rd3598, %lhs, %rhs;
	}
	xor.b64  	%rd3599, %rd3597, %rd3598;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3585, 23;
	shr.b64 	%rhs, %rd3585, 41;
	add.u64 	%rd3600, %lhs, %rhs;
	}
	xor.b64  	%rd3601, %rd3599, %rd3600;
	xor.b64  	%rd3602, %rd3561, %rd3537;
	and.b64  	%rd3603, %rd3585, %rd3602;
	xor.b64  	%rd3604, %rd3603, %rd3537;
	add.s64 	%rd3605, %rd3335, %rd3513;
	add.s64 	%rd3606, %rd3605, %rd3604;
	add.s64 	%rd3607, %rd3606, %rd3601;
	add.s64 	%rd3608, %rd3607, 6679025012923562964;
	add.s64 	%rd3609, %rd3608, %rd3524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3596, 36;
	shr.b64 	%rhs, %rd3596, 28;
	add.u64 	%rd3610, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3596, 30;
	shr.b64 	%rhs, %rd3596, 34;
	add.u64 	%rd3611, %lhs, %rhs;
	}
	xor.b64  	%rd3612, %rd3610, %rd3611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3596, 25;
	shr.b64 	%rhs, %rd3596, 39;
	add.u64 	%rd3613, %lhs, %rhs;
	}
	xor.b64  	%rd3614, %rd3612, %rd3613;
	and.b64  	%rd3615, %rd3596, %rd3572;
	xor.b64  	%rd3616, %rd3596, %rd3572;
	and.b64  	%rd3617, %rd3616, %rd3548;
	or.b64  	%rd3618, %rd3617, %rd3615;
	add.s64 	%rd3619, %rd3618, %rd3614;
	add.s64 	%rd3620, %rd3619, %rd3608;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3609, 50;
	shr.b64 	%rhs, %rd3609, 14;
	add.u64 	%rd3621, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3609, 46;
	shr.b64 	%rhs, %rd3609, 18;
	add.u64 	%rd3622, %lhs, %rhs;
	}
	xor.b64  	%rd3623, %rd3621, %rd3622;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3609, 23;
	shr.b64 	%rhs, %rd3609, 41;
	add.u64 	%rd3624, %lhs, %rhs;
	}
	xor.b64  	%rd3625, %rd3623, %rd3624;
	xor.b64  	%rd3626, %rd3585, %rd3561;
	and.b64  	%rd3627, %rd3609, %rd3626;
	xor.b64  	%rd3628, %rd3627, %rd3561;
	add.s64 	%rd3629, %rd3348, %rd3537;
	add.s64 	%rd3630, %rd3629, %rd3628;
	add.s64 	%rd3631, %rd3630, %rd3625;
	add.s64 	%rd3632, %rd3631, 8573033837759648693;
	add.s64 	%rd3633, %rd3632, %rd3548;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3620, 36;
	shr.b64 	%rhs, %rd3620, 28;
	add.u64 	%rd3634, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3620, 30;
	shr.b64 	%rhs, %rd3620, 34;
	add.u64 	%rd3635, %lhs, %rhs;
	}
	xor.b64  	%rd3636, %rd3634, %rd3635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3620, 25;
	shr.b64 	%rhs, %rd3620, 39;
	add.u64 	%rd3637, %lhs, %rhs;
	}
	xor.b64  	%rd3638, %rd3636, %rd3637;
	and.b64  	%rd3639, %rd3620, %rd3596;
	xor.b64  	%rd3640, %rd3620, %rd3596;
	and.b64  	%rd3641, %rd3640, %rd3572;
	or.b64  	%rd3642, %rd3641, %rd3639;
	add.s64 	%rd3643, %rd3642, %rd3638;
	add.s64 	%rd3644, %rd3643, %rd3632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3633, 50;
	shr.b64 	%rhs, %rd3633, 14;
	add.u64 	%rd3645, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3633, 46;
	shr.b64 	%rhs, %rd3633, 18;
	add.u64 	%rd3646, %lhs, %rhs;
	}
	xor.b64  	%rd3647, %rd3645, %rd3646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3633, 23;
	shr.b64 	%rhs, %rd3633, 41;
	add.u64 	%rd3648, %lhs, %rhs;
	}
	xor.b64  	%rd3649, %rd3647, %rd3648;
	xor.b64  	%rd3650, %rd3609, %rd3585;
	and.b64  	%rd3651, %rd3633, %rd3650;
	xor.b64  	%rd3652, %rd3651, %rd3585;
	add.s64 	%rd3653, %rd3361, %rd3561;
	add.s64 	%rd3654, %rd3653, %rd3652;
	add.s64 	%rd3655, %rd3654, %rd3649;
	add.s64 	%rd3656, %rd3655, -7476448914759557205;
	add.s64 	%rd3657, %rd3656, %rd3572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3644, 36;
	shr.b64 	%rhs, %rd3644, 28;
	add.u64 	%rd3658, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3644, 30;
	shr.b64 	%rhs, %rd3644, 34;
	add.u64 	%rd3659, %lhs, %rhs;
	}
	xor.b64  	%rd3660, %rd3658, %rd3659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3644, 25;
	shr.b64 	%rhs, %rd3644, 39;
	add.u64 	%rd3661, %lhs, %rhs;
	}
	xor.b64  	%rd3662, %rd3660, %rd3661;
	and.b64  	%rd3663, %rd3644, %rd3620;
	xor.b64  	%rd3664, %rd3644, %rd3620;
	and.b64  	%rd3665, %rd3664, %rd3596;
	or.b64  	%rd3666, %rd3665, %rd3663;
	add.s64 	%rd3667, %rd3666, %rd3662;
	add.s64 	%rd3668, %rd3667, %rd3656;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3657, 50;
	shr.b64 	%rhs, %rd3657, 14;
	add.u64 	%rd3669, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3657, 46;
	shr.b64 	%rhs, %rd3657, 18;
	add.u64 	%rd3670, %lhs, %rhs;
	}
	xor.b64  	%rd3671, %rd3669, %rd3670;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3657, 23;
	shr.b64 	%rhs, %rd3657, 41;
	add.u64 	%rd3672, %lhs, %rhs;
	}
	xor.b64  	%rd3673, %rd3671, %rd3672;
	xor.b64  	%rd3674, %rd3633, %rd3609;
	and.b64  	%rd3675, %rd3657, %rd3674;
	xor.b64  	%rd3676, %rd3675, %rd3609;
	add.s64 	%rd3677, %rd3374, %rd3585;
	add.s64 	%rd3678, %rd3677, %rd3676;
	add.s64 	%rd3679, %rd3678, %rd3673;
	add.s64 	%rd3680, %rd3679, -6327057829258317296;
	add.s64 	%rd3681, %rd3680, %rd3596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3668, 36;
	shr.b64 	%rhs, %rd3668, 28;
	add.u64 	%rd3682, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3668, 30;
	shr.b64 	%rhs, %rd3668, 34;
	add.u64 	%rd3683, %lhs, %rhs;
	}
	xor.b64  	%rd3684, %rd3682, %rd3683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3668, 25;
	shr.b64 	%rhs, %rd3668, 39;
	add.u64 	%rd3685, %lhs, %rhs;
	}
	xor.b64  	%rd3686, %rd3684, %rd3685;
	and.b64  	%rd3687, %rd3668, %rd3644;
	xor.b64  	%rd3688, %rd3668, %rd3644;
	and.b64  	%rd3689, %rd3688, %rd3620;
	or.b64  	%rd3690, %rd3689, %rd3687;
	add.s64 	%rd3691, %rd3690, %rd3686;
	add.s64 	%rd3692, %rd3691, %rd3680;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3681, 50;
	shr.b64 	%rhs, %rd3681, 14;
	add.u64 	%rd3693, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3681, 46;
	shr.b64 	%rhs, %rd3681, 18;
	add.u64 	%rd3694, %lhs, %rhs;
	}
	xor.b64  	%rd3695, %rd3693, %rd3694;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3681, 23;
	shr.b64 	%rhs, %rd3681, 41;
	add.u64 	%rd3696, %lhs, %rhs;
	}
	xor.b64  	%rd3697, %rd3695, %rd3696;
	xor.b64  	%rd3698, %rd3657, %rd3633;
	and.b64  	%rd3699, %rd3681, %rd3698;
	xor.b64  	%rd3700, %rd3699, %rd3633;
	add.s64 	%rd3701, %rd3387, %rd3609;
	add.s64 	%rd3702, %rd3701, %rd3700;
	add.s64 	%rd3703, %rd3702, %rd3697;
	add.s64 	%rd3704, %rd3703, -5763719355590565569;
	add.s64 	%rd3705, %rd3704, %rd3620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3692, 36;
	shr.b64 	%rhs, %rd3692, 28;
	add.u64 	%rd3706, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3692, 30;
	shr.b64 	%rhs, %rd3692, 34;
	add.u64 	%rd3707, %lhs, %rhs;
	}
	xor.b64  	%rd3708, %rd3706, %rd3707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3692, 25;
	shr.b64 	%rhs, %rd3692, 39;
	add.u64 	%rd3709, %lhs, %rhs;
	}
	xor.b64  	%rd3710, %rd3708, %rd3709;
	and.b64  	%rd3711, %rd3692, %rd3668;
	xor.b64  	%rd3712, %rd3692, %rd3668;
	and.b64  	%rd3713, %rd3712, %rd3644;
	or.b64  	%rd3714, %rd3713, %rd3711;
	add.s64 	%rd3715, %rd3714, %rd3710;
	add.s64 	%rd3716, %rd3715, %rd3704;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3705, 50;
	shr.b64 	%rhs, %rd3705, 14;
	add.u64 	%rd3717, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3705, 46;
	shr.b64 	%rhs, %rd3705, 18;
	add.u64 	%rd3718, %lhs, %rhs;
	}
	xor.b64  	%rd3719, %rd3717, %rd3718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3705, 23;
	shr.b64 	%rhs, %rd3705, 41;
	add.u64 	%rd3720, %lhs, %rhs;
	}
	xor.b64  	%rd3721, %rd3719, %rd3720;
	xor.b64  	%rd3722, %rd3681, %rd3657;
	and.b64  	%rd3723, %rd3705, %rd3722;
	xor.b64  	%rd3724, %rd3723, %rd3657;
	add.s64 	%rd3725, %rd3400, %rd3633;
	add.s64 	%rd3726, %rd3725, %rd3724;
	add.s64 	%rd3727, %rd3726, %rd3721;
	add.s64 	%rd3728, %rd3727, -4658551843659510044;
	add.s64 	%rd3729, %rd3728, %rd3644;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3716, 36;
	shr.b64 	%rhs, %rd3716, 28;
	add.u64 	%rd3730, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3716, 30;
	shr.b64 	%rhs, %rd3716, 34;
	add.u64 	%rd3731, %lhs, %rhs;
	}
	xor.b64  	%rd3732, %rd3730, %rd3731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3716, 25;
	shr.b64 	%rhs, %rd3716, 39;
	add.u64 	%rd3733, %lhs, %rhs;
	}
	xor.b64  	%rd3734, %rd3732, %rd3733;
	and.b64  	%rd3735, %rd3716, %rd3692;
	xor.b64  	%rd3736, %rd3716, %rd3692;
	and.b64  	%rd3737, %rd3736, %rd3668;
	or.b64  	%rd3738, %rd3737, %rd3735;
	add.s64 	%rd3739, %rd3738, %rd3734;
	add.s64 	%rd3740, %rd3739, %rd3728;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3729, 50;
	shr.b64 	%rhs, %rd3729, 14;
	add.u64 	%rd3741, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3729, 46;
	shr.b64 	%rhs, %rd3729, 18;
	add.u64 	%rd3742, %lhs, %rhs;
	}
	xor.b64  	%rd3743, %rd3741, %rd3742;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3729, 23;
	shr.b64 	%rhs, %rd3729, 41;
	add.u64 	%rd3744, %lhs, %rhs;
	}
	xor.b64  	%rd3745, %rd3743, %rd3744;
	xor.b64  	%rd3746, %rd3705, %rd3681;
	and.b64  	%rd3747, %rd3729, %rd3746;
	xor.b64  	%rd3748, %rd3747, %rd3681;
	add.s64 	%rd3749, %rd3413, %rd3657;
	add.s64 	%rd3750, %rd3749, %rd3748;
	add.s64 	%rd3751, %rd3750, %rd3745;
	add.s64 	%rd3752, %rd3751, -4116276920077217854;
	add.s64 	%rd3753, %rd3752, %rd3668;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3740, 36;
	shr.b64 	%rhs, %rd3740, 28;
	add.u64 	%rd3754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3740, 30;
	shr.b64 	%rhs, %rd3740, 34;
	add.u64 	%rd3755, %lhs, %rhs;
	}
	xor.b64  	%rd3756, %rd3754, %rd3755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3740, 25;
	shr.b64 	%rhs, %rd3740, 39;
	add.u64 	%rd3757, %lhs, %rhs;
	}
	xor.b64  	%rd3758, %rd3756, %rd3757;
	and.b64  	%rd3759, %rd3740, %rd3716;
	xor.b64  	%rd3760, %rd3740, %rd3716;
	and.b64  	%rd3761, %rd3760, %rd3692;
	or.b64  	%rd3762, %rd3761, %rd3759;
	add.s64 	%rd3763, %rd3762, %rd3758;
	add.s64 	%rd3764, %rd3763, %rd3752;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3753, 50;
	shr.b64 	%rhs, %rd3753, 14;
	add.u64 	%rd3765, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3753, 46;
	shr.b64 	%rhs, %rd3753, 18;
	add.u64 	%rd3766, %lhs, %rhs;
	}
	xor.b64  	%rd3767, %rd3765, %rd3766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3753, 23;
	shr.b64 	%rhs, %rd3753, 41;
	add.u64 	%rd3768, %lhs, %rhs;
	}
	xor.b64  	%rd3769, %rd3767, %rd3768;
	xor.b64  	%rd3770, %rd3729, %rd3705;
	and.b64  	%rd3771, %rd3753, %rd3770;
	xor.b64  	%rd3772, %rd3771, %rd3705;
	add.s64 	%rd3773, %rd3426, %rd3681;
	add.s64 	%rd3774, %rd3773, %rd3772;
	add.s64 	%rd3775, %rd3774, %rd3769;
	add.s64 	%rd3776, %rd3775, -3051310485924567259;
	add.s64 	%rd3777, %rd3776, %rd3692;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3764, 36;
	shr.b64 	%rhs, %rd3764, 28;
	add.u64 	%rd3778, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3764, 30;
	shr.b64 	%rhs, %rd3764, 34;
	add.u64 	%rd3779, %lhs, %rhs;
	}
	xor.b64  	%rd3780, %rd3778, %rd3779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3764, 25;
	shr.b64 	%rhs, %rd3764, 39;
	add.u64 	%rd3781, %lhs, %rhs;
	}
	xor.b64  	%rd3782, %rd3780, %rd3781;
	and.b64  	%rd3783, %rd3764, %rd3740;
	xor.b64  	%rd3784, %rd3764, %rd3740;
	and.b64  	%rd3785, %rd3784, %rd3716;
	or.b64  	%rd3786, %rd3785, %rd3783;
	add.s64 	%rd3787, %rd3786, %rd3782;
	add.s64 	%rd3788, %rd3787, %rd3776;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3777, 50;
	shr.b64 	%rhs, %rd3777, 14;
	add.u64 	%rd3789, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3777, 46;
	shr.b64 	%rhs, %rd3777, 18;
	add.u64 	%rd3790, %lhs, %rhs;
	}
	xor.b64  	%rd3791, %rd3789, %rd3790;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3777, 23;
	shr.b64 	%rhs, %rd3777, 41;
	add.u64 	%rd3792, %lhs, %rhs;
	}
	xor.b64  	%rd3793, %rd3791, %rd3792;
	xor.b64  	%rd3794, %rd3753, %rd3729;
	and.b64  	%rd3795, %rd3777, %rd3794;
	xor.b64  	%rd3796, %rd3795, %rd3729;
	add.s64 	%rd3797, %rd3439, %rd3705;
	add.s64 	%rd3798, %rd3797, %rd3796;
	add.s64 	%rd3799, %rd3798, %rd3793;
	add.s64 	%rd3800, %rd3799, 489312712824947311;
	add.s64 	%rd3801, %rd3800, %rd3716;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3788, 36;
	shr.b64 	%rhs, %rd3788, 28;
	add.u64 	%rd3802, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3788, 30;
	shr.b64 	%rhs, %rd3788, 34;
	add.u64 	%rd3803, %lhs, %rhs;
	}
	xor.b64  	%rd3804, %rd3802, %rd3803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3788, 25;
	shr.b64 	%rhs, %rd3788, 39;
	add.u64 	%rd3805, %lhs, %rhs;
	}
	xor.b64  	%rd3806, %rd3804, %rd3805;
	and.b64  	%rd3807, %rd3788, %rd3764;
	xor.b64  	%rd3808, %rd3788, %rd3764;
	and.b64  	%rd3809, %rd3808, %rd3740;
	or.b64  	%rd3810, %rd3809, %rd3807;
	add.s64 	%rd3811, %rd3810, %rd3806;
	add.s64 	%rd3812, %rd3811, %rd3800;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3801, 50;
	shr.b64 	%rhs, %rd3801, 14;
	add.u64 	%rd3813, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3801, 46;
	shr.b64 	%rhs, %rd3801, 18;
	add.u64 	%rd3814, %lhs, %rhs;
	}
	xor.b64  	%rd3815, %rd3813, %rd3814;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3801, 23;
	shr.b64 	%rhs, %rd3801, 41;
	add.u64 	%rd3816, %lhs, %rhs;
	}
	xor.b64  	%rd3817, %rd3815, %rd3816;
	xor.b64  	%rd3818, %rd3777, %rd3753;
	and.b64  	%rd3819, %rd3801, %rd3818;
	xor.b64  	%rd3820, %rd3819, %rd3753;
	add.s64 	%rd3821, %rd3452, %rd3729;
	add.s64 	%rd3822, %rd3821, %rd3820;
	add.s64 	%rd3823, %rd3822, %rd3817;
	add.s64 	%rd3824, %rd3823, 1452737877330783856;
	add.s64 	%rd3825, %rd3824, %rd3740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3812, 36;
	shr.b64 	%rhs, %rd3812, 28;
	add.u64 	%rd3826, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3812, 30;
	shr.b64 	%rhs, %rd3812, 34;
	add.u64 	%rd3827, %lhs, %rhs;
	}
	xor.b64  	%rd3828, %rd3826, %rd3827;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3812, 25;
	shr.b64 	%rhs, %rd3812, 39;
	add.u64 	%rd3829, %lhs, %rhs;
	}
	xor.b64  	%rd3830, %rd3828, %rd3829;
	and.b64  	%rd3831, %rd3812, %rd3788;
	xor.b64  	%rd3832, %rd3812, %rd3788;
	and.b64  	%rd3833, %rd3832, %rd3764;
	or.b64  	%rd3834, %rd3833, %rd3831;
	add.s64 	%rd3835, %rd3834, %rd3830;
	add.s64 	%rd3836, %rd3835, %rd3824;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3439, 45;
	shr.b64 	%rhs, %rd3439, 19;
	add.u64 	%rd3837, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3439, 3;
	shr.b64 	%rhs, %rd3439, 61;
	add.u64 	%rd3838, %lhs, %rhs;
	}
	xor.b64  	%rd3839, %rd3837, %rd3838;
	shr.u64 	%rd3840, %rd3439, 6;
	xor.b64  	%rd3841, %rd3839, %rd3840;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3270, 63;
	shr.b64 	%rhs, %rd3270, 1;
	add.u64 	%rd3842, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3270, 56;
	shr.b64 	%rhs, %rd3270, 8;
	add.u64 	%rd3843, %lhs, %rhs;
	}
	xor.b64  	%rd3844, %rd3842, %rd3843;
	shr.u64 	%rd3845, %rd3270, 7;
	xor.b64  	%rd3846, %rd3844, %rd3845;
	add.s64 	%rd3847, %rd3846, %rd3257;
	add.s64 	%rd3848, %rd3847, %rd3374;
	add.s64 	%rd3849, %rd3848, %rd3841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3452, 45;
	shr.b64 	%rhs, %rd3452, 19;
	add.u64 	%rd3850, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3452, 3;
	shr.b64 	%rhs, %rd3452, 61;
	add.u64 	%rd3851, %lhs, %rhs;
	}
	xor.b64  	%rd3852, %rd3850, %rd3851;
	shr.u64 	%rd3853, %rd3452, 6;
	xor.b64  	%rd3854, %rd3852, %rd3853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3283, 63;
	shr.b64 	%rhs, %rd3283, 1;
	add.u64 	%rd3855, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3283, 56;
	shr.b64 	%rhs, %rd3283, 8;
	add.u64 	%rd3856, %lhs, %rhs;
	}
	xor.b64  	%rd3857, %rd3855, %rd3856;
	shr.u64 	%rd3858, %rd3283, 7;
	xor.b64  	%rd3859, %rd3857, %rd3858;
	add.s64 	%rd3860, %rd3859, %rd3270;
	add.s64 	%rd3861, %rd3860, %rd3387;
	add.s64 	%rd3862, %rd3861, %rd3854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3849, 45;
	shr.b64 	%rhs, %rd3849, 19;
	add.u64 	%rd3863, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3849, 3;
	shr.b64 	%rhs, %rd3849, 61;
	add.u64 	%rd3864, %lhs, %rhs;
	}
	xor.b64  	%rd3865, %rd3863, %rd3864;
	shr.u64 	%rd3866, %rd3849, 6;
	xor.b64  	%rd3867, %rd3865, %rd3866;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3296, 63;
	shr.b64 	%rhs, %rd3296, 1;
	add.u64 	%rd3868, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3296, 56;
	shr.b64 	%rhs, %rd3296, 8;
	add.u64 	%rd3869, %lhs, %rhs;
	}
	xor.b64  	%rd3870, %rd3868, %rd3869;
	shr.u64 	%rd3871, %rd3296, 7;
	xor.b64  	%rd3872, %rd3870, %rd3871;
	add.s64 	%rd3873, %rd3872, %rd3283;
	add.s64 	%rd3874, %rd3873, %rd3400;
	add.s64 	%rd3875, %rd3874, %rd3867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3862, 45;
	shr.b64 	%rhs, %rd3862, 19;
	add.u64 	%rd3876, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3862, 3;
	shr.b64 	%rhs, %rd3862, 61;
	add.u64 	%rd3877, %lhs, %rhs;
	}
	xor.b64  	%rd3878, %rd3876, %rd3877;
	shr.u64 	%rd3879, %rd3862, 6;
	xor.b64  	%rd3880, %rd3878, %rd3879;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3309, 63;
	shr.b64 	%rhs, %rd3309, 1;
	add.u64 	%rd3881, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3309, 56;
	shr.b64 	%rhs, %rd3309, 8;
	add.u64 	%rd3882, %lhs, %rhs;
	}
	xor.b64  	%rd3883, %rd3881, %rd3882;
	shr.u64 	%rd3884, %rd3309, 7;
	xor.b64  	%rd3885, %rd3883, %rd3884;
	add.s64 	%rd3886, %rd3885, %rd3296;
	add.s64 	%rd3887, %rd3886, %rd3413;
	add.s64 	%rd3888, %rd3887, %rd3880;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3875, 45;
	shr.b64 	%rhs, %rd3875, 19;
	add.u64 	%rd3889, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3875, 3;
	shr.b64 	%rhs, %rd3875, 61;
	add.u64 	%rd3890, %lhs, %rhs;
	}
	xor.b64  	%rd3891, %rd3889, %rd3890;
	shr.u64 	%rd3892, %rd3875, 6;
	xor.b64  	%rd3893, %rd3891, %rd3892;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3322, 63;
	shr.b64 	%rhs, %rd3322, 1;
	add.u64 	%rd3894, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3322, 56;
	shr.b64 	%rhs, %rd3322, 8;
	add.u64 	%rd3895, %lhs, %rhs;
	}
	xor.b64  	%rd3896, %rd3894, %rd3895;
	shr.u64 	%rd3897, %rd3322, 7;
	xor.b64  	%rd3898, %rd3896, %rd3897;
	add.s64 	%rd3899, %rd3898, %rd3309;
	add.s64 	%rd3900, %rd3899, %rd3426;
	add.s64 	%rd3901, %rd3900, %rd3893;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3888, 45;
	shr.b64 	%rhs, %rd3888, 19;
	add.u64 	%rd3902, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3888, 3;
	shr.b64 	%rhs, %rd3888, 61;
	add.u64 	%rd3903, %lhs, %rhs;
	}
	xor.b64  	%rd3904, %rd3902, %rd3903;
	shr.u64 	%rd3905, %rd3888, 6;
	xor.b64  	%rd3906, %rd3904, %rd3905;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 63;
	shr.b64 	%rhs, %rd3335, 1;
	add.u64 	%rd3907, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 56;
	shr.b64 	%rhs, %rd3335, 8;
	add.u64 	%rd3908, %lhs, %rhs;
	}
	xor.b64  	%rd3909, %rd3907, %rd3908;
	shr.u64 	%rd3910, %rd3335, 7;
	xor.b64  	%rd3911, %rd3909, %rd3910;
	add.s64 	%rd3912, %rd3911, %rd3322;
	add.s64 	%rd3913, %rd3912, %rd3439;
	add.s64 	%rd3914, %rd3913, %rd3906;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3901, 45;
	shr.b64 	%rhs, %rd3901, 19;
	add.u64 	%rd3915, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3901, 3;
	shr.b64 	%rhs, %rd3901, 61;
	add.u64 	%rd3916, %lhs, %rhs;
	}
	xor.b64  	%rd3917, %rd3915, %rd3916;
	shr.u64 	%rd3918, %rd3901, 6;
	xor.b64  	%rd3919, %rd3917, %rd3918;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3348, 63;
	shr.b64 	%rhs, %rd3348, 1;
	add.u64 	%rd3920, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3348, 56;
	shr.b64 	%rhs, %rd3348, 8;
	add.u64 	%rd3921, %lhs, %rhs;
	}
	xor.b64  	%rd3922, %rd3920, %rd3921;
	shr.u64 	%rd3923, %rd3348, 7;
	xor.b64  	%rd3924, %rd3922, %rd3923;
	add.s64 	%rd3925, %rd3924, %rd3335;
	add.s64 	%rd3926, %rd3925, %rd3452;
	add.s64 	%rd3927, %rd3926, %rd3919;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3914, 45;
	shr.b64 	%rhs, %rd3914, 19;
	add.u64 	%rd3928, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3914, 3;
	shr.b64 	%rhs, %rd3914, 61;
	add.u64 	%rd3929, %lhs, %rhs;
	}
	xor.b64  	%rd3930, %rd3928, %rd3929;
	shr.u64 	%rd3931, %rd3914, 6;
	xor.b64  	%rd3932, %rd3930, %rd3931;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3361, 63;
	shr.b64 	%rhs, %rd3361, 1;
	add.u64 	%rd3933, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3361, 56;
	shr.b64 	%rhs, %rd3361, 8;
	add.u64 	%rd3934, %lhs, %rhs;
	}
	xor.b64  	%rd3935, %rd3933, %rd3934;
	shr.u64 	%rd3936, %rd3361, 7;
	xor.b64  	%rd3937, %rd3935, %rd3936;
	add.s64 	%rd3938, %rd3937, %rd3348;
	add.s64 	%rd3939, %rd3938, %rd3849;
	add.s64 	%rd3940, %rd3939, %rd3932;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3927, 45;
	shr.b64 	%rhs, %rd3927, 19;
	add.u64 	%rd3941, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3927, 3;
	shr.b64 	%rhs, %rd3927, 61;
	add.u64 	%rd3942, %lhs, %rhs;
	}
	xor.b64  	%rd3943, %rd3941, %rd3942;
	shr.u64 	%rd3944, %rd3927, 6;
	xor.b64  	%rd3945, %rd3943, %rd3944;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 63;
	shr.b64 	%rhs, %rd3374, 1;
	add.u64 	%rd3946, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 56;
	shr.b64 	%rhs, %rd3374, 8;
	add.u64 	%rd3947, %lhs, %rhs;
	}
	xor.b64  	%rd3948, %rd3946, %rd3947;
	shr.u64 	%rd3949, %rd3374, 7;
	xor.b64  	%rd3950, %rd3948, %rd3949;
	add.s64 	%rd3951, %rd3950, %rd3361;
	add.s64 	%rd3952, %rd3951, %rd3862;
	add.s64 	%rd3953, %rd3952, %rd3945;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3940, 45;
	shr.b64 	%rhs, %rd3940, 19;
	add.u64 	%rd3954, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3940, 3;
	shr.b64 	%rhs, %rd3940, 61;
	add.u64 	%rd3955, %lhs, %rhs;
	}
	xor.b64  	%rd3956, %rd3954, %rd3955;
	shr.u64 	%rd3957, %rd3940, 6;
	xor.b64  	%rd3958, %rd3956, %rd3957;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3387, 63;
	shr.b64 	%rhs, %rd3387, 1;
	add.u64 	%rd3959, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3387, 56;
	shr.b64 	%rhs, %rd3387, 8;
	add.u64 	%rd3960, %lhs, %rhs;
	}
	xor.b64  	%rd3961, %rd3959, %rd3960;
	shr.u64 	%rd3962, %rd3387, 7;
	xor.b64  	%rd3963, %rd3961, %rd3962;
	add.s64 	%rd3964, %rd3963, %rd3374;
	add.s64 	%rd3965, %rd3964, %rd3875;
	add.s64 	%rd3966, %rd3965, %rd3958;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3953, 45;
	shr.b64 	%rhs, %rd3953, 19;
	add.u64 	%rd3967, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3953, 3;
	shr.b64 	%rhs, %rd3953, 61;
	add.u64 	%rd3968, %lhs, %rhs;
	}
	xor.b64  	%rd3969, %rd3967, %rd3968;
	shr.u64 	%rd3970, %rd3953, 6;
	xor.b64  	%rd3971, %rd3969, %rd3970;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3400, 63;
	shr.b64 	%rhs, %rd3400, 1;
	add.u64 	%rd3972, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3400, 56;
	shr.b64 	%rhs, %rd3400, 8;
	add.u64 	%rd3973, %lhs, %rhs;
	}
	xor.b64  	%rd3974, %rd3972, %rd3973;
	shr.u64 	%rd3975, %rd3400, 7;
	xor.b64  	%rd3976, %rd3974, %rd3975;
	add.s64 	%rd3977, %rd3976, %rd3387;
	add.s64 	%rd3978, %rd3977, %rd3888;
	add.s64 	%rd3979, %rd3978, %rd3971;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3966, 45;
	shr.b64 	%rhs, %rd3966, 19;
	add.u64 	%rd3980, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3966, 3;
	shr.b64 	%rhs, %rd3966, 61;
	add.u64 	%rd3981, %lhs, %rhs;
	}
	xor.b64  	%rd3982, %rd3980, %rd3981;
	shr.u64 	%rd3983, %rd3966, 6;
	xor.b64  	%rd3984, %rd3982, %rd3983;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3413, 63;
	shr.b64 	%rhs, %rd3413, 1;
	add.u64 	%rd3985, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3413, 56;
	shr.b64 	%rhs, %rd3413, 8;
	add.u64 	%rd3986, %lhs, %rhs;
	}
	xor.b64  	%rd3987, %rd3985, %rd3986;
	shr.u64 	%rd3988, %rd3413, 7;
	xor.b64  	%rd3989, %rd3987, %rd3988;
	add.s64 	%rd3990, %rd3989, %rd3400;
	add.s64 	%rd3991, %rd3990, %rd3901;
	add.s64 	%rd3992, %rd3991, %rd3984;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3979, 45;
	shr.b64 	%rhs, %rd3979, 19;
	add.u64 	%rd3993, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3979, 3;
	shr.b64 	%rhs, %rd3979, 61;
	add.u64 	%rd3994, %lhs, %rhs;
	}
	xor.b64  	%rd3995, %rd3993, %rd3994;
	shr.u64 	%rd3996, %rd3979, 6;
	xor.b64  	%rd3997, %rd3995, %rd3996;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3426, 63;
	shr.b64 	%rhs, %rd3426, 1;
	add.u64 	%rd3998, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3426, 56;
	shr.b64 	%rhs, %rd3426, 8;
	add.u64 	%rd3999, %lhs, %rhs;
	}
	xor.b64  	%rd4000, %rd3998, %rd3999;
	shr.u64 	%rd4001, %rd3426, 7;
	xor.b64  	%rd4002, %rd4000, %rd4001;
	add.s64 	%rd4003, %rd4002, %rd3413;
	add.s64 	%rd4004, %rd4003, %rd3914;
	add.s64 	%rd4005, %rd4004, %rd3997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3992, 45;
	shr.b64 	%rhs, %rd3992, 19;
	add.u64 	%rd4006, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3992, 3;
	shr.b64 	%rhs, %rd3992, 61;
	add.u64 	%rd4007, %lhs, %rhs;
	}
	xor.b64  	%rd4008, %rd4006, %rd4007;
	shr.u64 	%rd4009, %rd3992, 6;
	xor.b64  	%rd4010, %rd4008, %rd4009;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3439, 63;
	shr.b64 	%rhs, %rd3439, 1;
	add.u64 	%rd4011, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3439, 56;
	shr.b64 	%rhs, %rd3439, 8;
	add.u64 	%rd4012, %lhs, %rhs;
	}
	xor.b64  	%rd4013, %rd4011, %rd4012;
	shr.u64 	%rd4014, %rd3439, 7;
	xor.b64  	%rd4015, %rd4013, %rd4014;
	add.s64 	%rd4016, %rd4015, %rd3426;
	add.s64 	%rd4017, %rd4016, %rd3927;
	add.s64 	%rd4018, %rd4017, %rd4010;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4005, 45;
	shr.b64 	%rhs, %rd4005, 19;
	add.u64 	%rd4019, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4005, 3;
	shr.b64 	%rhs, %rd4005, 61;
	add.u64 	%rd4020, %lhs, %rhs;
	}
	xor.b64  	%rd4021, %rd4019, %rd4020;
	shr.u64 	%rd4022, %rd4005, 6;
	xor.b64  	%rd4023, %rd4021, %rd4022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3452, 63;
	shr.b64 	%rhs, %rd3452, 1;
	add.u64 	%rd4024, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3452, 56;
	shr.b64 	%rhs, %rd3452, 8;
	add.u64 	%rd4025, %lhs, %rhs;
	}
	xor.b64  	%rd4026, %rd4024, %rd4025;
	shr.u64 	%rd4027, %rd3452, 7;
	xor.b64  	%rd4028, %rd4026, %rd4027;
	add.s64 	%rd4029, %rd4028, %rd3439;
	add.s64 	%rd4030, %rd4029, %rd3940;
	add.s64 	%rd4031, %rd4030, %rd4023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4018, 45;
	shr.b64 	%rhs, %rd4018, 19;
	add.u64 	%rd4032, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4018, 3;
	shr.b64 	%rhs, %rd4018, 61;
	add.u64 	%rd4033, %lhs, %rhs;
	}
	xor.b64  	%rd4034, %rd4032, %rd4033;
	shr.u64 	%rd4035, %rd4018, 6;
	xor.b64  	%rd4036, %rd4034, %rd4035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3849, 63;
	shr.b64 	%rhs, %rd3849, 1;
	add.u64 	%rd4037, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3849, 56;
	shr.b64 	%rhs, %rd3849, 8;
	add.u64 	%rd4038, %lhs, %rhs;
	}
	xor.b64  	%rd4039, %rd4037, %rd4038;
	shr.u64 	%rd4040, %rd3849, 7;
	xor.b64  	%rd4041, %rd4039, %rd4040;
	add.s64 	%rd4042, %rd4041, %rd3452;
	add.s64 	%rd4043, %rd4042, %rd3953;
	add.s64 	%rd4044, %rd4043, %rd4036;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3825, 50;
	shr.b64 	%rhs, %rd3825, 14;
	add.u64 	%rd4045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3825, 46;
	shr.b64 	%rhs, %rd3825, 18;
	add.u64 	%rd4046, %lhs, %rhs;
	}
	xor.b64  	%rd4047, %rd4045, %rd4046;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3825, 23;
	shr.b64 	%rhs, %rd3825, 41;
	add.u64 	%rd4048, %lhs, %rhs;
	}
	xor.b64  	%rd4049, %rd4047, %rd4048;
	xor.b64  	%rd4050, %rd3801, %rd3777;
	and.b64  	%rd4051, %rd3825, %rd4050;
	xor.b64  	%rd4052, %rd4051, %rd3777;
	add.s64 	%rd4053, %rd4052, %rd3753;
	add.s64 	%rd4054, %rd4053, %rd4049;
	add.s64 	%rd4055, %rd4054, %rd3849;
	add.s64 	%rd4056, %rd4055, 2861767655752347644;
	add.s64 	%rd4057, %rd4056, %rd3764;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3836, 36;
	shr.b64 	%rhs, %rd3836, 28;
	add.u64 	%rd4058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3836, 30;
	shr.b64 	%rhs, %rd3836, 34;
	add.u64 	%rd4059, %lhs, %rhs;
	}
	xor.b64  	%rd4060, %rd4058, %rd4059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3836, 25;
	shr.b64 	%rhs, %rd3836, 39;
	add.u64 	%rd4061, %lhs, %rhs;
	}
	xor.b64  	%rd4062, %rd4060, %rd4061;
	and.b64  	%rd4063, %rd3836, %rd3812;
	xor.b64  	%rd4064, %rd3836, %rd3812;
	and.b64  	%rd4065, %rd4064, %rd3788;
	or.b64  	%rd4066, %rd4065, %rd4063;
	add.s64 	%rd4067, %rd4066, %rd4062;
	add.s64 	%rd4068, %rd4067, %rd4056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4057, 50;
	shr.b64 	%rhs, %rd4057, 14;
	add.u64 	%rd4069, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4057, 46;
	shr.b64 	%rhs, %rd4057, 18;
	add.u64 	%rd4070, %lhs, %rhs;
	}
	xor.b64  	%rd4071, %rd4069, %rd4070;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4057, 23;
	shr.b64 	%rhs, %rd4057, 41;
	add.u64 	%rd4072, %lhs, %rhs;
	}
	xor.b64  	%rd4073, %rd4071, %rd4072;
	xor.b64  	%rd4074, %rd3825, %rd3801;
	and.b64  	%rd4075, %rd4057, %rd4074;
	xor.b64  	%rd4076, %rd4075, %rd3801;
	add.s64 	%rd4077, %rd3862, %rd3777;
	add.s64 	%rd4078, %rd4077, %rd4076;
	add.s64 	%rd4079, %rd4078, %rd4073;
	add.s64 	%rd4080, %rd4079, 3322285676063803686;
	add.s64 	%rd4081, %rd4080, %rd3788;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4068, 36;
	shr.b64 	%rhs, %rd4068, 28;
	add.u64 	%rd4082, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4068, 30;
	shr.b64 	%rhs, %rd4068, 34;
	add.u64 	%rd4083, %lhs, %rhs;
	}
	xor.b64  	%rd4084, %rd4082, %rd4083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4068, 25;
	shr.b64 	%rhs, %rd4068, 39;
	add.u64 	%rd4085, %lhs, %rhs;
	}
	xor.b64  	%rd4086, %rd4084, %rd4085;
	and.b64  	%rd4087, %rd4068, %rd3836;
	xor.b64  	%rd4088, %rd4068, %rd3836;
	and.b64  	%rd4089, %rd4088, %rd3812;
	or.b64  	%rd4090, %rd4089, %rd4087;
	add.s64 	%rd4091, %rd4090, %rd4086;
	add.s64 	%rd4092, %rd4091, %rd4080;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4081, 50;
	shr.b64 	%rhs, %rd4081, 14;
	add.u64 	%rd4093, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4081, 46;
	shr.b64 	%rhs, %rd4081, 18;
	add.u64 	%rd4094, %lhs, %rhs;
	}
	xor.b64  	%rd4095, %rd4093, %rd4094;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4081, 23;
	shr.b64 	%rhs, %rd4081, 41;
	add.u64 	%rd4096, %lhs, %rhs;
	}
	xor.b64  	%rd4097, %rd4095, %rd4096;
	xor.b64  	%rd4098, %rd4057, %rd3825;
	and.b64  	%rd4099, %rd4081, %rd4098;
	xor.b64  	%rd4100, %rd4099, %rd3825;
	add.s64 	%rd4101, %rd3875, %rd3801;
	add.s64 	%rd4102, %rd4101, %rd4100;
	add.s64 	%rd4103, %rd4102, %rd4097;
	add.s64 	%rd4104, %rd4103, 5560940570517711597;
	add.s64 	%rd4105, %rd4104, %rd3812;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4092, 36;
	shr.b64 	%rhs, %rd4092, 28;
	add.u64 	%rd4106, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4092, 30;
	shr.b64 	%rhs, %rd4092, 34;
	add.u64 	%rd4107, %lhs, %rhs;
	}
	xor.b64  	%rd4108, %rd4106, %rd4107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4092, 25;
	shr.b64 	%rhs, %rd4092, 39;
	add.u64 	%rd4109, %lhs, %rhs;
	}
	xor.b64  	%rd4110, %rd4108, %rd4109;
	and.b64  	%rd4111, %rd4092, %rd4068;
	xor.b64  	%rd4112, %rd4092, %rd4068;
	and.b64  	%rd4113, %rd4112, %rd3836;
	or.b64  	%rd4114, %rd4113, %rd4111;
	add.s64 	%rd4115, %rd4114, %rd4110;
	add.s64 	%rd4116, %rd4115, %rd4104;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4105, 50;
	shr.b64 	%rhs, %rd4105, 14;
	add.u64 	%rd4117, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4105, 46;
	shr.b64 	%rhs, %rd4105, 18;
	add.u64 	%rd4118, %lhs, %rhs;
	}
	xor.b64  	%rd4119, %rd4117, %rd4118;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4105, 23;
	shr.b64 	%rhs, %rd4105, 41;
	add.u64 	%rd4120, %lhs, %rhs;
	}
	xor.b64  	%rd4121, %rd4119, %rd4120;
	xor.b64  	%rd4122, %rd4081, %rd4057;
	and.b64  	%rd4123, %rd4105, %rd4122;
	xor.b64  	%rd4124, %rd4123, %rd4057;
	add.s64 	%rd4125, %rd3888, %rd3825;
	add.s64 	%rd4126, %rd4125, %rd4124;
	add.s64 	%rd4127, %rd4126, %rd4121;
	add.s64 	%rd4128, %rd4127, 5996557281743188959;
	add.s64 	%rd4129, %rd4128, %rd3836;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4116, 36;
	shr.b64 	%rhs, %rd4116, 28;
	add.u64 	%rd4130, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4116, 30;
	shr.b64 	%rhs, %rd4116, 34;
	add.u64 	%rd4131, %lhs, %rhs;
	}
	xor.b64  	%rd4132, %rd4130, %rd4131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4116, 25;
	shr.b64 	%rhs, %rd4116, 39;
	add.u64 	%rd4133, %lhs, %rhs;
	}
	xor.b64  	%rd4134, %rd4132, %rd4133;
	and.b64  	%rd4135, %rd4116, %rd4092;
	xor.b64  	%rd4136, %rd4116, %rd4092;
	and.b64  	%rd4137, %rd4136, %rd4068;
	or.b64  	%rd4138, %rd4137, %rd4135;
	add.s64 	%rd4139, %rd4138, %rd4134;
	add.s64 	%rd4140, %rd4139, %rd4128;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4129, 50;
	shr.b64 	%rhs, %rd4129, 14;
	add.u64 	%rd4141, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4129, 46;
	shr.b64 	%rhs, %rd4129, 18;
	add.u64 	%rd4142, %lhs, %rhs;
	}
	xor.b64  	%rd4143, %rd4141, %rd4142;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4129, 23;
	shr.b64 	%rhs, %rd4129, 41;
	add.u64 	%rd4144, %lhs, %rhs;
	}
	xor.b64  	%rd4145, %rd4143, %rd4144;
	xor.b64  	%rd4146, %rd4105, %rd4081;
	and.b64  	%rd4147, %rd4129, %rd4146;
	xor.b64  	%rd4148, %rd4147, %rd4081;
	add.s64 	%rd4149, %rd3901, %rd4057;
	add.s64 	%rd4150, %rd4149, %rd4148;
	add.s64 	%rd4151, %rd4150, %rd4145;
	add.s64 	%rd4152, %rd4151, 7280758554555802590;
	add.s64 	%rd4153, %rd4152, %rd4068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4140, 36;
	shr.b64 	%rhs, %rd4140, 28;
	add.u64 	%rd4154, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4140, 30;
	shr.b64 	%rhs, %rd4140, 34;
	add.u64 	%rd4155, %lhs, %rhs;
	}
	xor.b64  	%rd4156, %rd4154, %rd4155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4140, 25;
	shr.b64 	%rhs, %rd4140, 39;
	add.u64 	%rd4157, %lhs, %rhs;
	}
	xor.b64  	%rd4158, %rd4156, %rd4157;
	and.b64  	%rd4159, %rd4140, %rd4116;
	xor.b64  	%rd4160, %rd4140, %rd4116;
	and.b64  	%rd4161, %rd4160, %rd4092;
	or.b64  	%rd4162, %rd4161, %rd4159;
	add.s64 	%rd4163, %rd4162, %rd4158;
	add.s64 	%rd4164, %rd4163, %rd4152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4153, 50;
	shr.b64 	%rhs, %rd4153, 14;
	add.u64 	%rd4165, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4153, 46;
	shr.b64 	%rhs, %rd4153, 18;
	add.u64 	%rd4166, %lhs, %rhs;
	}
	xor.b64  	%rd4167, %rd4165, %rd4166;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4153, 23;
	shr.b64 	%rhs, %rd4153, 41;
	add.u64 	%rd4168, %lhs, %rhs;
	}
	xor.b64  	%rd4169, %rd4167, %rd4168;
	xor.b64  	%rd4170, %rd4129, %rd4105;
	and.b64  	%rd4171, %rd4153, %rd4170;
	xor.b64  	%rd4172, %rd4171, %rd4105;
	add.s64 	%rd4173, %rd3914, %rd4081;
	add.s64 	%rd4174, %rd4173, %rd4172;
	add.s64 	%rd4175, %rd4174, %rd4169;
	add.s64 	%rd4176, %rd4175, 8532644243296465576;
	add.s64 	%rd4177, %rd4176, %rd4092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4164, 36;
	shr.b64 	%rhs, %rd4164, 28;
	add.u64 	%rd4178, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4164, 30;
	shr.b64 	%rhs, %rd4164, 34;
	add.u64 	%rd4179, %lhs, %rhs;
	}
	xor.b64  	%rd4180, %rd4178, %rd4179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4164, 25;
	shr.b64 	%rhs, %rd4164, 39;
	add.u64 	%rd4181, %lhs, %rhs;
	}
	xor.b64  	%rd4182, %rd4180, %rd4181;
	and.b64  	%rd4183, %rd4164, %rd4140;
	xor.b64  	%rd4184, %rd4164, %rd4140;
	and.b64  	%rd4185, %rd4184, %rd4116;
	or.b64  	%rd4186, %rd4185, %rd4183;
	add.s64 	%rd4187, %rd4186, %rd4182;
	add.s64 	%rd4188, %rd4187, %rd4176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4177, 50;
	shr.b64 	%rhs, %rd4177, 14;
	add.u64 	%rd4189, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4177, 46;
	shr.b64 	%rhs, %rd4177, 18;
	add.u64 	%rd4190, %lhs, %rhs;
	}
	xor.b64  	%rd4191, %rd4189, %rd4190;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4177, 23;
	shr.b64 	%rhs, %rd4177, 41;
	add.u64 	%rd4192, %lhs, %rhs;
	}
	xor.b64  	%rd4193, %rd4191, %rd4192;
	xor.b64  	%rd4194, %rd4153, %rd4129;
	and.b64  	%rd4195, %rd4177, %rd4194;
	xor.b64  	%rd4196, %rd4195, %rd4129;
	add.s64 	%rd4197, %rd3927, %rd4105;
	add.s64 	%rd4198, %rd4197, %rd4196;
	add.s64 	%rd4199, %rd4198, %rd4193;
	add.s64 	%rd4200, %rd4199, -9096487096722542874;
	add.s64 	%rd4201, %rd4200, %rd4116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4188, 36;
	shr.b64 	%rhs, %rd4188, 28;
	add.u64 	%rd4202, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4188, 30;
	shr.b64 	%rhs, %rd4188, 34;
	add.u64 	%rd4203, %lhs, %rhs;
	}
	xor.b64  	%rd4204, %rd4202, %rd4203;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4188, 25;
	shr.b64 	%rhs, %rd4188, 39;
	add.u64 	%rd4205, %lhs, %rhs;
	}
	xor.b64  	%rd4206, %rd4204, %rd4205;
	and.b64  	%rd4207, %rd4188, %rd4164;
	xor.b64  	%rd4208, %rd4188, %rd4164;
	and.b64  	%rd4209, %rd4208, %rd4140;
	or.b64  	%rd4210, %rd4209, %rd4207;
	add.s64 	%rd4211, %rd4210, %rd4206;
	add.s64 	%rd4212, %rd4211, %rd4200;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4201, 50;
	shr.b64 	%rhs, %rd4201, 14;
	add.u64 	%rd4213, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4201, 46;
	shr.b64 	%rhs, %rd4201, 18;
	add.u64 	%rd4214, %lhs, %rhs;
	}
	xor.b64  	%rd4215, %rd4213, %rd4214;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4201, 23;
	shr.b64 	%rhs, %rd4201, 41;
	add.u64 	%rd4216, %lhs, %rhs;
	}
	xor.b64  	%rd4217, %rd4215, %rd4216;
	xor.b64  	%rd4218, %rd4177, %rd4153;
	and.b64  	%rd4219, %rd4201, %rd4218;
	xor.b64  	%rd4220, %rd4219, %rd4153;
	add.s64 	%rd4221, %rd3940, %rd4129;
	add.s64 	%rd4222, %rd4221, %rd4220;
	add.s64 	%rd4223, %rd4222, %rd4217;
	add.s64 	%rd4224, %rd4223, -7894198246740708037;
	add.s64 	%rd4225, %rd4224, %rd4140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4212, 36;
	shr.b64 	%rhs, %rd4212, 28;
	add.u64 	%rd4226, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4212, 30;
	shr.b64 	%rhs, %rd4212, 34;
	add.u64 	%rd4227, %lhs, %rhs;
	}
	xor.b64  	%rd4228, %rd4226, %rd4227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4212, 25;
	shr.b64 	%rhs, %rd4212, 39;
	add.u64 	%rd4229, %lhs, %rhs;
	}
	xor.b64  	%rd4230, %rd4228, %rd4229;
	and.b64  	%rd4231, %rd4212, %rd4188;
	xor.b64  	%rd4232, %rd4212, %rd4188;
	and.b64  	%rd4233, %rd4232, %rd4164;
	or.b64  	%rd4234, %rd4233, %rd4231;
	add.s64 	%rd4235, %rd4234, %rd4230;
	add.s64 	%rd4236, %rd4235, %rd4224;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4225, 50;
	shr.b64 	%rhs, %rd4225, 14;
	add.u64 	%rd4237, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4225, 46;
	shr.b64 	%rhs, %rd4225, 18;
	add.u64 	%rd4238, %lhs, %rhs;
	}
	xor.b64  	%rd4239, %rd4237, %rd4238;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4225, 23;
	shr.b64 	%rhs, %rd4225, 41;
	add.u64 	%rd4240, %lhs, %rhs;
	}
	xor.b64  	%rd4241, %rd4239, %rd4240;
	xor.b64  	%rd4242, %rd4201, %rd4177;
	and.b64  	%rd4243, %rd4225, %rd4242;
	xor.b64  	%rd4244, %rd4243, %rd4177;
	add.s64 	%rd4245, %rd3953, %rd4153;
	add.s64 	%rd4246, %rd4245, %rd4244;
	add.s64 	%rd4247, %rd4246, %rd4241;
	add.s64 	%rd4248, %rd4247, -6719396339535248540;
	add.s64 	%rd4249, %rd4248, %rd4164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4236, 36;
	shr.b64 	%rhs, %rd4236, 28;
	add.u64 	%rd4250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4236, 30;
	shr.b64 	%rhs, %rd4236, 34;
	add.u64 	%rd4251, %lhs, %rhs;
	}
	xor.b64  	%rd4252, %rd4250, %rd4251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4236, 25;
	shr.b64 	%rhs, %rd4236, 39;
	add.u64 	%rd4253, %lhs, %rhs;
	}
	xor.b64  	%rd4254, %rd4252, %rd4253;
	and.b64  	%rd4255, %rd4236, %rd4212;
	xor.b64  	%rd4256, %rd4236, %rd4212;
	and.b64  	%rd4257, %rd4256, %rd4188;
	or.b64  	%rd4258, %rd4257, %rd4255;
	add.s64 	%rd4259, %rd4258, %rd4254;
	add.s64 	%rd4260, %rd4259, %rd4248;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4249, 50;
	shr.b64 	%rhs, %rd4249, 14;
	add.u64 	%rd4261, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4249, 46;
	shr.b64 	%rhs, %rd4249, 18;
	add.u64 	%rd4262, %lhs, %rhs;
	}
	xor.b64  	%rd4263, %rd4261, %rd4262;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4249, 23;
	shr.b64 	%rhs, %rd4249, 41;
	add.u64 	%rd4264, %lhs, %rhs;
	}
	xor.b64  	%rd4265, %rd4263, %rd4264;
	xor.b64  	%rd4266, %rd4225, %rd4201;
	and.b64  	%rd4267, %rd4249, %rd4266;
	xor.b64  	%rd4268, %rd4267, %rd4201;
	add.s64 	%rd4269, %rd3966, %rd4177;
	add.s64 	%rd4270, %rd4269, %rd4268;
	add.s64 	%rd4271, %rd4270, %rd4265;
	add.s64 	%rd4272, %rd4271, -6333637450476146687;
	add.s64 	%rd4273, %rd4272, %rd4188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4260, 36;
	shr.b64 	%rhs, %rd4260, 28;
	add.u64 	%rd4274, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4260, 30;
	shr.b64 	%rhs, %rd4260, 34;
	add.u64 	%rd4275, %lhs, %rhs;
	}
	xor.b64  	%rd4276, %rd4274, %rd4275;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4260, 25;
	shr.b64 	%rhs, %rd4260, 39;
	add.u64 	%rd4277, %lhs, %rhs;
	}
	xor.b64  	%rd4278, %rd4276, %rd4277;
	and.b64  	%rd4279, %rd4260, %rd4236;
	xor.b64  	%rd4280, %rd4260, %rd4236;
	and.b64  	%rd4281, %rd4280, %rd4212;
	or.b64  	%rd4282, %rd4281, %rd4279;
	add.s64 	%rd4283, %rd4282, %rd4278;
	add.s64 	%rd4284, %rd4283, %rd4272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4273, 50;
	shr.b64 	%rhs, %rd4273, 14;
	add.u64 	%rd4285, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4273, 46;
	shr.b64 	%rhs, %rd4273, 18;
	add.u64 	%rd4286, %lhs, %rhs;
	}
	xor.b64  	%rd4287, %rd4285, %rd4286;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4273, 23;
	shr.b64 	%rhs, %rd4273, 41;
	add.u64 	%rd4288, %lhs, %rhs;
	}
	xor.b64  	%rd4289, %rd4287, %rd4288;
	xor.b64  	%rd4290, %rd4249, %rd4225;
	and.b64  	%rd4291, %rd4273, %rd4290;
	xor.b64  	%rd4292, %rd4291, %rd4225;
	add.s64 	%rd4293, %rd3979, %rd4201;
	add.s64 	%rd4294, %rd4293, %rd4292;
	add.s64 	%rd4295, %rd4294, %rd4289;
	add.s64 	%rd4296, %rd4295, -4446306890439682159;
	add.s64 	%rd4297, %rd4296, %rd4212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4284, 36;
	shr.b64 	%rhs, %rd4284, 28;
	add.u64 	%rd4298, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4284, 30;
	shr.b64 	%rhs, %rd4284, 34;
	add.u64 	%rd4299, %lhs, %rhs;
	}
	xor.b64  	%rd4300, %rd4298, %rd4299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4284, 25;
	shr.b64 	%rhs, %rd4284, 39;
	add.u64 	%rd4301, %lhs, %rhs;
	}
	xor.b64  	%rd4302, %rd4300, %rd4301;
	and.b64  	%rd4303, %rd4284, %rd4260;
	xor.b64  	%rd4304, %rd4284, %rd4260;
	and.b64  	%rd4305, %rd4304, %rd4236;
	or.b64  	%rd4306, %rd4305, %rd4303;
	add.s64 	%rd4307, %rd4306, %rd4302;
	add.s64 	%rd4308, %rd4307, %rd4296;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4297, 50;
	shr.b64 	%rhs, %rd4297, 14;
	add.u64 	%rd4309, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4297, 46;
	shr.b64 	%rhs, %rd4297, 18;
	add.u64 	%rd4310, %lhs, %rhs;
	}
	xor.b64  	%rd4311, %rd4309, %rd4310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4297, 23;
	shr.b64 	%rhs, %rd4297, 41;
	add.u64 	%rd4312, %lhs, %rhs;
	}
	xor.b64  	%rd4313, %rd4311, %rd4312;
	xor.b64  	%rd4314, %rd4273, %rd4249;
	and.b64  	%rd4315, %rd4297, %rd4314;
	xor.b64  	%rd4316, %rd4315, %rd4249;
	add.s64 	%rd4317, %rd3992, %rd4225;
	add.s64 	%rd4318, %rd4317, %rd4316;
	add.s64 	%rd4319, %rd4318, %rd4313;
	add.s64 	%rd4320, %rd4319, -4076793802049405392;
	add.s64 	%rd4321, %rd4320, %rd4236;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4308, 36;
	shr.b64 	%rhs, %rd4308, 28;
	add.u64 	%rd4322, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4308, 30;
	shr.b64 	%rhs, %rd4308, 34;
	add.u64 	%rd4323, %lhs, %rhs;
	}
	xor.b64  	%rd4324, %rd4322, %rd4323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4308, 25;
	shr.b64 	%rhs, %rd4308, 39;
	add.u64 	%rd4325, %lhs, %rhs;
	}
	xor.b64  	%rd4326, %rd4324, %rd4325;
	and.b64  	%rd4327, %rd4308, %rd4284;
	xor.b64  	%rd4328, %rd4308, %rd4284;
	and.b64  	%rd4329, %rd4328, %rd4260;
	or.b64  	%rd4330, %rd4329, %rd4327;
	add.s64 	%rd4331, %rd4330, %rd4326;
	add.s64 	%rd4332, %rd4331, %rd4320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4321, 50;
	shr.b64 	%rhs, %rd4321, 14;
	add.u64 	%rd4333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4321, 46;
	shr.b64 	%rhs, %rd4321, 18;
	add.u64 	%rd4334, %lhs, %rhs;
	}
	xor.b64  	%rd4335, %rd4333, %rd4334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4321, 23;
	shr.b64 	%rhs, %rd4321, 41;
	add.u64 	%rd4336, %lhs, %rhs;
	}
	xor.b64  	%rd4337, %rd4335, %rd4336;
	xor.b64  	%rd4338, %rd4297, %rd4273;
	and.b64  	%rd4339, %rd4321, %rd4338;
	xor.b64  	%rd4340, %rd4339, %rd4273;
	add.s64 	%rd4341, %rd4005, %rd4249;
	add.s64 	%rd4342, %rd4341, %rd4340;
	add.s64 	%rd4343, %rd4342, %rd4337;
	add.s64 	%rd4344, %rd4343, -3345356375505022440;
	add.s64 	%rd4345, %rd4344, %rd4260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4332, 36;
	shr.b64 	%rhs, %rd4332, 28;
	add.u64 	%rd4346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4332, 30;
	shr.b64 	%rhs, %rd4332, 34;
	add.u64 	%rd4347, %lhs, %rhs;
	}
	xor.b64  	%rd4348, %rd4346, %rd4347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4332, 25;
	shr.b64 	%rhs, %rd4332, 39;
	add.u64 	%rd4349, %lhs, %rhs;
	}
	xor.b64  	%rd4350, %rd4348, %rd4349;
	and.b64  	%rd4351, %rd4332, %rd4308;
	xor.b64  	%rd4352, %rd4332, %rd4308;
	and.b64  	%rd4353, %rd4352, %rd4284;
	or.b64  	%rd4354, %rd4353, %rd4351;
	add.s64 	%rd4355, %rd4354, %rd4350;
	add.s64 	%rd4356, %rd4355, %rd4344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4345, 50;
	shr.b64 	%rhs, %rd4345, 14;
	add.u64 	%rd4357, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4345, 46;
	shr.b64 	%rhs, %rd4345, 18;
	add.u64 	%rd4358, %lhs, %rhs;
	}
	xor.b64  	%rd4359, %rd4357, %rd4358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4345, 23;
	shr.b64 	%rhs, %rd4345, 41;
	add.u64 	%rd4360, %lhs, %rhs;
	}
	xor.b64  	%rd4361, %rd4359, %rd4360;
	xor.b64  	%rd4362, %rd4321, %rd4297;
	and.b64  	%rd4363, %rd4345, %rd4362;
	xor.b64  	%rd4364, %rd4363, %rd4297;
	add.s64 	%rd4365, %rd4018, %rd4273;
	add.s64 	%rd4366, %rd4365, %rd4364;
	add.s64 	%rd4367, %rd4366, %rd4361;
	add.s64 	%rd4368, %rd4367, -2983346525034927856;
	add.s64 	%rd4369, %rd4368, %rd4284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4356, 36;
	shr.b64 	%rhs, %rd4356, 28;
	add.u64 	%rd4370, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4356, 30;
	shr.b64 	%rhs, %rd4356, 34;
	add.u64 	%rd4371, %lhs, %rhs;
	}
	xor.b64  	%rd4372, %rd4370, %rd4371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4356, 25;
	shr.b64 	%rhs, %rd4356, 39;
	add.u64 	%rd4373, %lhs, %rhs;
	}
	xor.b64  	%rd4374, %rd4372, %rd4373;
	and.b64  	%rd4375, %rd4356, %rd4332;
	xor.b64  	%rd4376, %rd4356, %rd4332;
	and.b64  	%rd4377, %rd4376, %rd4308;
	or.b64  	%rd4378, %rd4377, %rd4375;
	add.s64 	%rd4379, %rd4378, %rd4374;
	add.s64 	%rd4380, %rd4379, %rd4368;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4369, 50;
	shr.b64 	%rhs, %rd4369, 14;
	add.u64 	%rd4381, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4369, 46;
	shr.b64 	%rhs, %rd4369, 18;
	add.u64 	%rd4382, %lhs, %rhs;
	}
	xor.b64  	%rd4383, %rd4381, %rd4382;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4369, 23;
	shr.b64 	%rhs, %rd4369, 41;
	add.u64 	%rd4384, %lhs, %rhs;
	}
	xor.b64  	%rd4385, %rd4383, %rd4384;
	xor.b64  	%rd4386, %rd4345, %rd4321;
	and.b64  	%rd4387, %rd4369, %rd4386;
	xor.b64  	%rd4388, %rd4387, %rd4321;
	add.s64 	%rd4389, %rd4031, %rd4297;
	add.s64 	%rd4390, %rd4389, %rd4388;
	add.s64 	%rd4391, %rd4390, %rd4385;
	add.s64 	%rd4392, %rd4391, -860691631967231958;
	add.s64 	%rd4393, %rd4392, %rd4308;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4380, 36;
	shr.b64 	%rhs, %rd4380, 28;
	add.u64 	%rd4394, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4380, 30;
	shr.b64 	%rhs, %rd4380, 34;
	add.u64 	%rd4395, %lhs, %rhs;
	}
	xor.b64  	%rd4396, %rd4394, %rd4395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4380, 25;
	shr.b64 	%rhs, %rd4380, 39;
	add.u64 	%rd4397, %lhs, %rhs;
	}
	xor.b64  	%rd4398, %rd4396, %rd4397;
	and.b64  	%rd4399, %rd4380, %rd4356;
	xor.b64  	%rd4400, %rd4380, %rd4356;
	and.b64  	%rd4401, %rd4400, %rd4332;
	or.b64  	%rd4402, %rd4401, %rd4399;
	add.s64 	%rd4403, %rd4402, %rd4398;
	add.s64 	%rd4404, %rd4403, %rd4392;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4393, 50;
	shr.b64 	%rhs, %rd4393, 14;
	add.u64 	%rd4405, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4393, 46;
	shr.b64 	%rhs, %rd4393, 18;
	add.u64 	%rd4406, %lhs, %rhs;
	}
	xor.b64  	%rd4407, %rd4405, %rd4406;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4393, 23;
	shr.b64 	%rhs, %rd4393, 41;
	add.u64 	%rd4408, %lhs, %rhs;
	}
	xor.b64  	%rd4409, %rd4407, %rd4408;
	xor.b64  	%rd4410, %rd4369, %rd4345;
	and.b64  	%rd4411, %rd4393, %rd4410;
	xor.b64  	%rd4412, %rd4411, %rd4345;
	add.s64 	%rd4413, %rd4044, %rd4321;
	add.s64 	%rd4414, %rd4413, %rd4412;
	add.s64 	%rd4415, %rd4414, %rd4409;
	add.s64 	%rd4416, %rd4415, 1182934255886127544;
	add.s64 	%rd4417, %rd4416, %rd4332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4404, 36;
	shr.b64 	%rhs, %rd4404, 28;
	add.u64 	%rd4418, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4404, 30;
	shr.b64 	%rhs, %rd4404, 34;
	add.u64 	%rd4419, %lhs, %rhs;
	}
	xor.b64  	%rd4420, %rd4418, %rd4419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4404, 25;
	shr.b64 	%rhs, %rd4404, 39;
	add.u64 	%rd4421, %lhs, %rhs;
	}
	xor.b64  	%rd4422, %rd4420, %rd4421;
	and.b64  	%rd4423, %rd4404, %rd4380;
	xor.b64  	%rd4424, %rd4404, %rd4380;
	and.b64  	%rd4425, %rd4424, %rd4356;
	or.b64  	%rd4426, %rd4425, %rd4423;
	add.s64 	%rd4427, %rd4426, %rd4422;
	add.s64 	%rd4428, %rd4427, %rd4416;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4031, 45;
	shr.b64 	%rhs, %rd4031, 19;
	add.u64 	%rd4429, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4031, 3;
	shr.b64 	%rhs, %rd4031, 61;
	add.u64 	%rd4430, %lhs, %rhs;
	}
	xor.b64  	%rd4431, %rd4429, %rd4430;
	shr.u64 	%rd4432, %rd4031, 6;
	xor.b64  	%rd4433, %rd4431, %rd4432;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3862, 63;
	shr.b64 	%rhs, %rd3862, 1;
	add.u64 	%rd4434, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3862, 56;
	shr.b64 	%rhs, %rd3862, 8;
	add.u64 	%rd4435, %lhs, %rhs;
	}
	xor.b64  	%rd4436, %rd4434, %rd4435;
	shr.u64 	%rd4437, %rd3862, 7;
	xor.b64  	%rd4438, %rd4436, %rd4437;
	add.s64 	%rd4439, %rd4438, %rd3849;
	add.s64 	%rd4440, %rd4439, %rd3966;
	add.s64 	%rd4441, %rd4440, %rd4433;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4044, 45;
	shr.b64 	%rhs, %rd4044, 19;
	add.u64 	%rd4442, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4044, 3;
	shr.b64 	%rhs, %rd4044, 61;
	add.u64 	%rd4443, %lhs, %rhs;
	}
	xor.b64  	%rd4444, %rd4442, %rd4443;
	shr.u64 	%rd4445, %rd4044, 6;
	xor.b64  	%rd4446, %rd4444, %rd4445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3875, 63;
	shr.b64 	%rhs, %rd3875, 1;
	add.u64 	%rd4447, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3875, 56;
	shr.b64 	%rhs, %rd3875, 8;
	add.u64 	%rd4448, %lhs, %rhs;
	}
	xor.b64  	%rd4449, %rd4447, %rd4448;
	shr.u64 	%rd4450, %rd3875, 7;
	xor.b64  	%rd4451, %rd4449, %rd4450;
	add.s64 	%rd4452, %rd4451, %rd3862;
	add.s64 	%rd4453, %rd4452, %rd3979;
	add.s64 	%rd4454, %rd4453, %rd4446;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4441, 45;
	shr.b64 	%rhs, %rd4441, 19;
	add.u64 	%rd4455, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4441, 3;
	shr.b64 	%rhs, %rd4441, 61;
	add.u64 	%rd4456, %lhs, %rhs;
	}
	xor.b64  	%rd4457, %rd4455, %rd4456;
	shr.u64 	%rd4458, %rd4441, 6;
	xor.b64  	%rd4459, %rd4457, %rd4458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3888, 63;
	shr.b64 	%rhs, %rd3888, 1;
	add.u64 	%rd4460, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3888, 56;
	shr.b64 	%rhs, %rd3888, 8;
	add.u64 	%rd4461, %lhs, %rhs;
	}
	xor.b64  	%rd4462, %rd4460, %rd4461;
	shr.u64 	%rd4463, %rd3888, 7;
	xor.b64  	%rd4464, %rd4462, %rd4463;
	add.s64 	%rd4465, %rd4464, %rd3875;
	add.s64 	%rd4466, %rd4465, %rd3992;
	add.s64 	%rd4467, %rd4466, %rd4459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4454, 45;
	shr.b64 	%rhs, %rd4454, 19;
	add.u64 	%rd4468, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4454, 3;
	shr.b64 	%rhs, %rd4454, 61;
	add.u64 	%rd4469, %lhs, %rhs;
	}
	xor.b64  	%rd4470, %rd4468, %rd4469;
	shr.u64 	%rd4471, %rd4454, 6;
	xor.b64  	%rd4472, %rd4470, %rd4471;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3901, 63;
	shr.b64 	%rhs, %rd3901, 1;
	add.u64 	%rd4473, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3901, 56;
	shr.b64 	%rhs, %rd3901, 8;
	add.u64 	%rd4474, %lhs, %rhs;
	}
	xor.b64  	%rd4475, %rd4473, %rd4474;
	shr.u64 	%rd4476, %rd3901, 7;
	xor.b64  	%rd4477, %rd4475, %rd4476;
	add.s64 	%rd4478, %rd4477, %rd3888;
	add.s64 	%rd4479, %rd4478, %rd4005;
	add.s64 	%rd4480, %rd4479, %rd4472;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4467, 45;
	shr.b64 	%rhs, %rd4467, 19;
	add.u64 	%rd4481, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4467, 3;
	shr.b64 	%rhs, %rd4467, 61;
	add.u64 	%rd4482, %lhs, %rhs;
	}
	xor.b64  	%rd4483, %rd4481, %rd4482;
	shr.u64 	%rd4484, %rd4467, 6;
	xor.b64  	%rd4485, %rd4483, %rd4484;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3914, 63;
	shr.b64 	%rhs, %rd3914, 1;
	add.u64 	%rd4486, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3914, 56;
	shr.b64 	%rhs, %rd3914, 8;
	add.u64 	%rd4487, %lhs, %rhs;
	}
	xor.b64  	%rd4488, %rd4486, %rd4487;
	shr.u64 	%rd4489, %rd3914, 7;
	xor.b64  	%rd4490, %rd4488, %rd4489;
	add.s64 	%rd4491, %rd4490, %rd3901;
	add.s64 	%rd4492, %rd4491, %rd4018;
	add.s64 	%rd4493, %rd4492, %rd4485;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4480, 45;
	shr.b64 	%rhs, %rd4480, 19;
	add.u64 	%rd4494, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4480, 3;
	shr.b64 	%rhs, %rd4480, 61;
	add.u64 	%rd4495, %lhs, %rhs;
	}
	xor.b64  	%rd4496, %rd4494, %rd4495;
	shr.u64 	%rd4497, %rd4480, 6;
	xor.b64  	%rd4498, %rd4496, %rd4497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3927, 63;
	shr.b64 	%rhs, %rd3927, 1;
	add.u64 	%rd4499, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3927, 56;
	shr.b64 	%rhs, %rd3927, 8;
	add.u64 	%rd4500, %lhs, %rhs;
	}
	xor.b64  	%rd4501, %rd4499, %rd4500;
	shr.u64 	%rd4502, %rd3927, 7;
	xor.b64  	%rd4503, %rd4501, %rd4502;
	add.s64 	%rd4504, %rd4503, %rd3914;
	add.s64 	%rd4505, %rd4504, %rd4031;
	add.s64 	%rd4506, %rd4505, %rd4498;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4493, 45;
	shr.b64 	%rhs, %rd4493, 19;
	add.u64 	%rd4507, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4493, 3;
	shr.b64 	%rhs, %rd4493, 61;
	add.u64 	%rd4508, %lhs, %rhs;
	}
	xor.b64  	%rd4509, %rd4507, %rd4508;
	shr.u64 	%rd4510, %rd4493, 6;
	xor.b64  	%rd4511, %rd4509, %rd4510;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3940, 63;
	shr.b64 	%rhs, %rd3940, 1;
	add.u64 	%rd4512, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3940, 56;
	shr.b64 	%rhs, %rd3940, 8;
	add.u64 	%rd4513, %lhs, %rhs;
	}
	xor.b64  	%rd4514, %rd4512, %rd4513;
	shr.u64 	%rd4515, %rd3940, 7;
	xor.b64  	%rd4516, %rd4514, %rd4515;
	add.s64 	%rd4517, %rd4516, %rd3927;
	add.s64 	%rd4518, %rd4517, %rd4044;
	add.s64 	%rd4519, %rd4518, %rd4511;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4506, 45;
	shr.b64 	%rhs, %rd4506, 19;
	add.u64 	%rd4520, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4506, 3;
	shr.b64 	%rhs, %rd4506, 61;
	add.u64 	%rd4521, %lhs, %rhs;
	}
	xor.b64  	%rd4522, %rd4520, %rd4521;
	shr.u64 	%rd4523, %rd4506, 6;
	xor.b64  	%rd4524, %rd4522, %rd4523;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3953, 63;
	shr.b64 	%rhs, %rd3953, 1;
	add.u64 	%rd4525, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3953, 56;
	shr.b64 	%rhs, %rd3953, 8;
	add.u64 	%rd4526, %lhs, %rhs;
	}
	xor.b64  	%rd4527, %rd4525, %rd4526;
	shr.u64 	%rd4528, %rd3953, 7;
	xor.b64  	%rd4529, %rd4527, %rd4528;
	add.s64 	%rd4530, %rd4529, %rd3940;
	add.s64 	%rd4531, %rd4530, %rd4441;
	add.s64 	%rd4532, %rd4531, %rd4524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4519, 45;
	shr.b64 	%rhs, %rd4519, 19;
	add.u64 	%rd4533, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4519, 3;
	shr.b64 	%rhs, %rd4519, 61;
	add.u64 	%rd4534, %lhs, %rhs;
	}
	xor.b64  	%rd4535, %rd4533, %rd4534;
	shr.u64 	%rd4536, %rd4519, 6;
	xor.b64  	%rd4537, %rd4535, %rd4536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3966, 63;
	shr.b64 	%rhs, %rd3966, 1;
	add.u64 	%rd4538, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3966, 56;
	shr.b64 	%rhs, %rd3966, 8;
	add.u64 	%rd4539, %lhs, %rhs;
	}
	xor.b64  	%rd4540, %rd4538, %rd4539;
	shr.u64 	%rd4541, %rd3966, 7;
	xor.b64  	%rd4542, %rd4540, %rd4541;
	add.s64 	%rd4543, %rd4542, %rd3953;
	add.s64 	%rd4544, %rd4543, %rd4454;
	add.s64 	%rd4545, %rd4544, %rd4537;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4532, 45;
	shr.b64 	%rhs, %rd4532, 19;
	add.u64 	%rd4546, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4532, 3;
	shr.b64 	%rhs, %rd4532, 61;
	add.u64 	%rd4547, %lhs, %rhs;
	}
	xor.b64  	%rd4548, %rd4546, %rd4547;
	shr.u64 	%rd4549, %rd4532, 6;
	xor.b64  	%rd4550, %rd4548, %rd4549;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3979, 63;
	shr.b64 	%rhs, %rd3979, 1;
	add.u64 	%rd4551, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3979, 56;
	shr.b64 	%rhs, %rd3979, 8;
	add.u64 	%rd4552, %lhs, %rhs;
	}
	xor.b64  	%rd4553, %rd4551, %rd4552;
	shr.u64 	%rd4554, %rd3979, 7;
	xor.b64  	%rd4555, %rd4553, %rd4554;
	add.s64 	%rd4556, %rd4555, %rd3966;
	add.s64 	%rd4557, %rd4556, %rd4467;
	add.s64 	%rd4558, %rd4557, %rd4550;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4545, 45;
	shr.b64 	%rhs, %rd4545, 19;
	add.u64 	%rd4559, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4545, 3;
	shr.b64 	%rhs, %rd4545, 61;
	add.u64 	%rd4560, %lhs, %rhs;
	}
	xor.b64  	%rd4561, %rd4559, %rd4560;
	shr.u64 	%rd4562, %rd4545, 6;
	xor.b64  	%rd4563, %rd4561, %rd4562;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3992, 63;
	shr.b64 	%rhs, %rd3992, 1;
	add.u64 	%rd4564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3992, 56;
	shr.b64 	%rhs, %rd3992, 8;
	add.u64 	%rd4565, %lhs, %rhs;
	}
	xor.b64  	%rd4566, %rd4564, %rd4565;
	shr.u64 	%rd4567, %rd3992, 7;
	xor.b64  	%rd4568, %rd4566, %rd4567;
	add.s64 	%rd4569, %rd4568, %rd3979;
	add.s64 	%rd4570, %rd4569, %rd4480;
	add.s64 	%rd4571, %rd4570, %rd4563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4558, 45;
	shr.b64 	%rhs, %rd4558, 19;
	add.u64 	%rd4572, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4558, 3;
	shr.b64 	%rhs, %rd4558, 61;
	add.u64 	%rd4573, %lhs, %rhs;
	}
	xor.b64  	%rd4574, %rd4572, %rd4573;
	shr.u64 	%rd4575, %rd4558, 6;
	xor.b64  	%rd4576, %rd4574, %rd4575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4005, 63;
	shr.b64 	%rhs, %rd4005, 1;
	add.u64 	%rd4577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4005, 56;
	shr.b64 	%rhs, %rd4005, 8;
	add.u64 	%rd4578, %lhs, %rhs;
	}
	xor.b64  	%rd4579, %rd4577, %rd4578;
	shr.u64 	%rd4580, %rd4005, 7;
	xor.b64  	%rd4581, %rd4579, %rd4580;
	add.s64 	%rd4582, %rd4581, %rd3992;
	add.s64 	%rd4583, %rd4582, %rd4493;
	add.s64 	%rd4584, %rd4583, %rd4576;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 45;
	shr.b64 	%rhs, %rd4571, 19;
	add.u64 	%rd4585, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 3;
	shr.b64 	%rhs, %rd4571, 61;
	add.u64 	%rd4586, %lhs, %rhs;
	}
	xor.b64  	%rd4587, %rd4585, %rd4586;
	shr.u64 	%rd4588, %rd4571, 6;
	xor.b64  	%rd4589, %rd4587, %rd4588;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4018, 63;
	shr.b64 	%rhs, %rd4018, 1;
	add.u64 	%rd4590, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4018, 56;
	shr.b64 	%rhs, %rd4018, 8;
	add.u64 	%rd4591, %lhs, %rhs;
	}
	xor.b64  	%rd4592, %rd4590, %rd4591;
	shr.u64 	%rd4593, %rd4018, 7;
	xor.b64  	%rd4594, %rd4592, %rd4593;
	add.s64 	%rd4595, %rd4594, %rd4005;
	add.s64 	%rd4596, %rd4595, %rd4506;
	add.s64 	%rd4597, %rd4596, %rd4589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 45;
	shr.b64 	%rhs, %rd4584, 19;
	add.u64 	%rd4598, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 3;
	shr.b64 	%rhs, %rd4584, 61;
	add.u64 	%rd4599, %lhs, %rhs;
	}
	xor.b64  	%rd4600, %rd4598, %rd4599;
	shr.u64 	%rd4601, %rd4584, 6;
	xor.b64  	%rd4602, %rd4600, %rd4601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4031, 63;
	shr.b64 	%rhs, %rd4031, 1;
	add.u64 	%rd4603, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4031, 56;
	shr.b64 	%rhs, %rd4031, 8;
	add.u64 	%rd4604, %lhs, %rhs;
	}
	xor.b64  	%rd4605, %rd4603, %rd4604;
	shr.u64 	%rd4606, %rd4031, 7;
	xor.b64  	%rd4607, %rd4605, %rd4606;
	add.s64 	%rd4608, %rd4607, %rd4018;
	add.s64 	%rd4609, %rd4608, %rd4519;
	add.s64 	%rd4610, %rd4609, %rd4602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 45;
	shr.b64 	%rhs, %rd4597, 19;
	add.u64 	%rd4611, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 3;
	shr.b64 	%rhs, %rd4597, 61;
	add.u64 	%rd4612, %lhs, %rhs;
	}
	xor.b64  	%rd4613, %rd4611, %rd4612;
	shr.u64 	%rd4614, %rd4597, 6;
	xor.b64  	%rd4615, %rd4613, %rd4614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4044, 63;
	shr.b64 	%rhs, %rd4044, 1;
	add.u64 	%rd4616, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4044, 56;
	shr.b64 	%rhs, %rd4044, 8;
	add.u64 	%rd4617, %lhs, %rhs;
	}
	xor.b64  	%rd4618, %rd4616, %rd4617;
	shr.u64 	%rd4619, %rd4044, 7;
	xor.b64  	%rd4620, %rd4618, %rd4619;
	add.s64 	%rd4621, %rd4620, %rd4031;
	add.s64 	%rd4622, %rd4621, %rd4532;
	add.s64 	%rd4623, %rd4622, %rd4615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 45;
	shr.b64 	%rhs, %rd4610, 19;
	add.u64 	%rd4624, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 3;
	shr.b64 	%rhs, %rd4610, 61;
	add.u64 	%rd4625, %lhs, %rhs;
	}
	xor.b64  	%rd4626, %rd4624, %rd4625;
	shr.u64 	%rd4627, %rd4610, 6;
	xor.b64  	%rd4628, %rd4626, %rd4627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4441, 63;
	shr.b64 	%rhs, %rd4441, 1;
	add.u64 	%rd4629, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4441, 56;
	shr.b64 	%rhs, %rd4441, 8;
	add.u64 	%rd4630, %lhs, %rhs;
	}
	xor.b64  	%rd4631, %rd4629, %rd4630;
	shr.u64 	%rd4632, %rd4441, 7;
	xor.b64  	%rd4633, %rd4631, %rd4632;
	add.s64 	%rd4634, %rd4633, %rd4044;
	add.s64 	%rd4635, %rd4634, %rd4545;
	add.s64 	%rd4636, %rd4635, %rd4628;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4417, 50;
	shr.b64 	%rhs, %rd4417, 14;
	add.u64 	%rd4637, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4417, 46;
	shr.b64 	%rhs, %rd4417, 18;
	add.u64 	%rd4638, %lhs, %rhs;
	}
	xor.b64  	%rd4639, %rd4637, %rd4638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4417, 23;
	shr.b64 	%rhs, %rd4417, 41;
	add.u64 	%rd4640, %lhs, %rhs;
	}
	xor.b64  	%rd4641, %rd4639, %rd4640;
	xor.b64  	%rd4642, %rd4393, %rd4369;
	and.b64  	%rd4643, %rd4417, %rd4642;
	xor.b64  	%rd4644, %rd4643, %rd4369;
	add.s64 	%rd4645, %rd4644, %rd4345;
	add.s64 	%rd4646, %rd4645, %rd4641;
	add.s64 	%rd4647, %rd4646, %rd4441;
	add.s64 	%rd4648, %rd4647, 1847814050463011016;
	add.s64 	%rd4649, %rd4648, %rd4356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4428, 36;
	shr.b64 	%rhs, %rd4428, 28;
	add.u64 	%rd4650, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4428, 30;
	shr.b64 	%rhs, %rd4428, 34;
	add.u64 	%rd4651, %lhs, %rhs;
	}
	xor.b64  	%rd4652, %rd4650, %rd4651;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4428, 25;
	shr.b64 	%rhs, %rd4428, 39;
	add.u64 	%rd4653, %lhs, %rhs;
	}
	xor.b64  	%rd4654, %rd4652, %rd4653;
	and.b64  	%rd4655, %rd4428, %rd4404;
	xor.b64  	%rd4656, %rd4428, %rd4404;
	and.b64  	%rd4657, %rd4656, %rd4380;
	or.b64  	%rd4658, %rd4657, %rd4655;
	add.s64 	%rd4659, %rd4658, %rd4654;
	add.s64 	%rd4660, %rd4659, %rd4648;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 50;
	shr.b64 	%rhs, %rd4649, 14;
	add.u64 	%rd4661, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 46;
	shr.b64 	%rhs, %rd4649, 18;
	add.u64 	%rd4662, %lhs, %rhs;
	}
	xor.b64  	%rd4663, %rd4661, %rd4662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 23;
	shr.b64 	%rhs, %rd4649, 41;
	add.u64 	%rd4664, %lhs, %rhs;
	}
	xor.b64  	%rd4665, %rd4663, %rd4664;
	xor.b64  	%rd4666, %rd4417, %rd4393;
	and.b64  	%rd4667, %rd4649, %rd4666;
	xor.b64  	%rd4668, %rd4667, %rd4393;
	add.s64 	%rd4669, %rd4454, %rd4369;
	add.s64 	%rd4670, %rd4669, %rd4668;
	add.s64 	%rd4671, %rd4670, %rd4665;
	add.s64 	%rd4672, %rd4671, 2177327727835720531;
	add.s64 	%rd4673, %rd4672, %rd4380;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4660, 36;
	shr.b64 	%rhs, %rd4660, 28;
	add.u64 	%rd4674, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4660, 30;
	shr.b64 	%rhs, %rd4660, 34;
	add.u64 	%rd4675, %lhs, %rhs;
	}
	xor.b64  	%rd4676, %rd4674, %rd4675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4660, 25;
	shr.b64 	%rhs, %rd4660, 39;
	add.u64 	%rd4677, %lhs, %rhs;
	}
	xor.b64  	%rd4678, %rd4676, %rd4677;
	and.b64  	%rd4679, %rd4660, %rd4428;
	xor.b64  	%rd4680, %rd4660, %rd4428;
	and.b64  	%rd4681, %rd4680, %rd4404;
	or.b64  	%rd4682, %rd4681, %rd4679;
	add.s64 	%rd4683, %rd4682, %rd4678;
	add.s64 	%rd4684, %rd4683, %rd4672;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 50;
	shr.b64 	%rhs, %rd4673, 14;
	add.u64 	%rd4685, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 46;
	shr.b64 	%rhs, %rd4673, 18;
	add.u64 	%rd4686, %lhs, %rhs;
	}
	xor.b64  	%rd4687, %rd4685, %rd4686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 23;
	shr.b64 	%rhs, %rd4673, 41;
	add.u64 	%rd4688, %lhs, %rhs;
	}
	xor.b64  	%rd4689, %rd4687, %rd4688;
	xor.b64  	%rd4690, %rd4649, %rd4417;
	and.b64  	%rd4691, %rd4673, %rd4690;
	xor.b64  	%rd4692, %rd4691, %rd4417;
	add.s64 	%rd4693, %rd4467, %rd4393;
	add.s64 	%rd4694, %rd4693, %rd4692;
	add.s64 	%rd4695, %rd4694, %rd4689;
	add.s64 	%rd4696, %rd4695, 2830643537854262169;
	add.s64 	%rd4697, %rd4696, %rd4404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4684, 36;
	shr.b64 	%rhs, %rd4684, 28;
	add.u64 	%rd4698, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4684, 30;
	shr.b64 	%rhs, %rd4684, 34;
	add.u64 	%rd4699, %lhs, %rhs;
	}
	xor.b64  	%rd4700, %rd4698, %rd4699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4684, 25;
	shr.b64 	%rhs, %rd4684, 39;
	add.u64 	%rd4701, %lhs, %rhs;
	}
	xor.b64  	%rd4702, %rd4700, %rd4701;
	and.b64  	%rd4703, %rd4684, %rd4660;
	xor.b64  	%rd4704, %rd4684, %rd4660;
	and.b64  	%rd4705, %rd4704, %rd4428;
	or.b64  	%rd4706, %rd4705, %rd4703;
	add.s64 	%rd4707, %rd4706, %rd4702;
	add.s64 	%rd4708, %rd4707, %rd4696;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4697, 50;
	shr.b64 	%rhs, %rd4697, 14;
	add.u64 	%rd4709, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4697, 46;
	shr.b64 	%rhs, %rd4697, 18;
	add.u64 	%rd4710, %lhs, %rhs;
	}
	xor.b64  	%rd4711, %rd4709, %rd4710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4697, 23;
	shr.b64 	%rhs, %rd4697, 41;
	add.u64 	%rd4712, %lhs, %rhs;
	}
	xor.b64  	%rd4713, %rd4711, %rd4712;
	xor.b64  	%rd4714, %rd4673, %rd4649;
	and.b64  	%rd4715, %rd4697, %rd4714;
	xor.b64  	%rd4716, %rd4715, %rd4649;
	add.s64 	%rd4717, %rd4480, %rd4417;
	add.s64 	%rd4718, %rd4717, %rd4716;
	add.s64 	%rd4719, %rd4718, %rd4713;
	add.s64 	%rd4720, %rd4719, 3796741975233480872;
	add.s64 	%rd4721, %rd4720, %rd4428;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4708, 36;
	shr.b64 	%rhs, %rd4708, 28;
	add.u64 	%rd4722, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4708, 30;
	shr.b64 	%rhs, %rd4708, 34;
	add.u64 	%rd4723, %lhs, %rhs;
	}
	xor.b64  	%rd4724, %rd4722, %rd4723;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4708, 25;
	shr.b64 	%rhs, %rd4708, 39;
	add.u64 	%rd4725, %lhs, %rhs;
	}
	xor.b64  	%rd4726, %rd4724, %rd4725;
	and.b64  	%rd4727, %rd4708, %rd4684;
	xor.b64  	%rd4728, %rd4708, %rd4684;
	and.b64  	%rd4729, %rd4728, %rd4660;
	or.b64  	%rd4730, %rd4729, %rd4727;
	add.s64 	%rd4731, %rd4730, %rd4726;
	add.s64 	%rd4732, %rd4731, %rd4720;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4721, 50;
	shr.b64 	%rhs, %rd4721, 14;
	add.u64 	%rd4733, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4721, 46;
	shr.b64 	%rhs, %rd4721, 18;
	add.u64 	%rd4734, %lhs, %rhs;
	}
	xor.b64  	%rd4735, %rd4733, %rd4734;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4721, 23;
	shr.b64 	%rhs, %rd4721, 41;
	add.u64 	%rd4736, %lhs, %rhs;
	}
	xor.b64  	%rd4737, %rd4735, %rd4736;
	xor.b64  	%rd4738, %rd4697, %rd4673;
	and.b64  	%rd4739, %rd4721, %rd4738;
	xor.b64  	%rd4740, %rd4739, %rd4673;
	add.s64 	%rd4741, %rd4493, %rd4649;
	add.s64 	%rd4742, %rd4741, %rd4740;
	add.s64 	%rd4743, %rd4742, %rd4737;
	add.s64 	%rd4744, %rd4743, 4115178125766777443;
	add.s64 	%rd4745, %rd4744, %rd4660;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4732, 36;
	shr.b64 	%rhs, %rd4732, 28;
	add.u64 	%rd4746, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4732, 30;
	shr.b64 	%rhs, %rd4732, 34;
	add.u64 	%rd4747, %lhs, %rhs;
	}
	xor.b64  	%rd4748, %rd4746, %rd4747;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4732, 25;
	shr.b64 	%rhs, %rd4732, 39;
	add.u64 	%rd4749, %lhs, %rhs;
	}
	xor.b64  	%rd4750, %rd4748, %rd4749;
	and.b64  	%rd4751, %rd4732, %rd4708;
	xor.b64  	%rd4752, %rd4732, %rd4708;
	and.b64  	%rd4753, %rd4752, %rd4684;
	or.b64  	%rd4754, %rd4753, %rd4751;
	add.s64 	%rd4755, %rd4754, %rd4750;
	add.s64 	%rd4756, %rd4755, %rd4744;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4745, 50;
	shr.b64 	%rhs, %rd4745, 14;
	add.u64 	%rd4757, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4745, 46;
	shr.b64 	%rhs, %rd4745, 18;
	add.u64 	%rd4758, %lhs, %rhs;
	}
	xor.b64  	%rd4759, %rd4757, %rd4758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4745, 23;
	shr.b64 	%rhs, %rd4745, 41;
	add.u64 	%rd4760, %lhs, %rhs;
	}
	xor.b64  	%rd4761, %rd4759, %rd4760;
	xor.b64  	%rd4762, %rd4721, %rd4697;
	and.b64  	%rd4763, %rd4745, %rd4762;
	xor.b64  	%rd4764, %rd4763, %rd4697;
	add.s64 	%rd4765, %rd4506, %rd4673;
	add.s64 	%rd4766, %rd4765, %rd4764;
	add.s64 	%rd4767, %rd4766, %rd4761;
	add.s64 	%rd4768, %rd4767, 5681478168544905931;
	add.s64 	%rd4769, %rd4768, %rd4684;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4756, 36;
	shr.b64 	%rhs, %rd4756, 28;
	add.u64 	%rd4770, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4756, 30;
	shr.b64 	%rhs, %rd4756, 34;
	add.u64 	%rd4771, %lhs, %rhs;
	}
	xor.b64  	%rd4772, %rd4770, %rd4771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4756, 25;
	shr.b64 	%rhs, %rd4756, 39;
	add.u64 	%rd4773, %lhs, %rhs;
	}
	xor.b64  	%rd4774, %rd4772, %rd4773;
	and.b64  	%rd4775, %rd4756, %rd4732;
	xor.b64  	%rd4776, %rd4756, %rd4732;
	and.b64  	%rd4777, %rd4776, %rd4708;
	or.b64  	%rd4778, %rd4777, %rd4775;
	add.s64 	%rd4779, %rd4778, %rd4774;
	add.s64 	%rd4780, %rd4779, %rd4768;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4769, 50;
	shr.b64 	%rhs, %rd4769, 14;
	add.u64 	%rd4781, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4769, 46;
	shr.b64 	%rhs, %rd4769, 18;
	add.u64 	%rd4782, %lhs, %rhs;
	}
	xor.b64  	%rd4783, %rd4781, %rd4782;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4769, 23;
	shr.b64 	%rhs, %rd4769, 41;
	add.u64 	%rd4784, %lhs, %rhs;
	}
	xor.b64  	%rd4785, %rd4783, %rd4784;
	xor.b64  	%rd4786, %rd4745, %rd4721;
	and.b64  	%rd4787, %rd4769, %rd4786;
	xor.b64  	%rd4788, %rd4787, %rd4721;
	add.s64 	%rd4789, %rd4519, %rd4697;
	add.s64 	%rd4790, %rd4789, %rd4788;
	add.s64 	%rd4791, %rd4790, %rd4785;
	add.s64 	%rd4792, %rd4791, 6601373596472566643;
	add.s64 	%rd4793, %rd4792, %rd4708;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4780, 36;
	shr.b64 	%rhs, %rd4780, 28;
	add.u64 	%rd4794, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4780, 30;
	shr.b64 	%rhs, %rd4780, 34;
	add.u64 	%rd4795, %lhs, %rhs;
	}
	xor.b64  	%rd4796, %rd4794, %rd4795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4780, 25;
	shr.b64 	%rhs, %rd4780, 39;
	add.u64 	%rd4797, %lhs, %rhs;
	}
	xor.b64  	%rd4798, %rd4796, %rd4797;
	and.b64  	%rd4799, %rd4780, %rd4756;
	xor.b64  	%rd4800, %rd4780, %rd4756;
	and.b64  	%rd4801, %rd4800, %rd4732;
	or.b64  	%rd4802, %rd4801, %rd4799;
	add.s64 	%rd4803, %rd4802, %rd4798;
	add.s64 	%rd4804, %rd4803, %rd4792;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4793, 50;
	shr.b64 	%rhs, %rd4793, 14;
	add.u64 	%rd4805, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4793, 46;
	shr.b64 	%rhs, %rd4793, 18;
	add.u64 	%rd4806, %lhs, %rhs;
	}
	xor.b64  	%rd4807, %rd4805, %rd4806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4793, 23;
	shr.b64 	%rhs, %rd4793, 41;
	add.u64 	%rd4808, %lhs, %rhs;
	}
	xor.b64  	%rd4809, %rd4807, %rd4808;
	xor.b64  	%rd4810, %rd4769, %rd4745;
	and.b64  	%rd4811, %rd4793, %rd4810;
	xor.b64  	%rd4812, %rd4811, %rd4745;
	add.s64 	%rd4813, %rd4532, %rd4721;
	add.s64 	%rd4814, %rd4813, %rd4812;
	add.s64 	%rd4815, %rd4814, %rd4809;
	add.s64 	%rd4816, %rd4815, 7507060721942968483;
	add.s64 	%rd4817, %rd4816, %rd4732;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4804, 36;
	shr.b64 	%rhs, %rd4804, 28;
	add.u64 	%rd4818, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4804, 30;
	shr.b64 	%rhs, %rd4804, 34;
	add.u64 	%rd4819, %lhs, %rhs;
	}
	xor.b64  	%rd4820, %rd4818, %rd4819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4804, 25;
	shr.b64 	%rhs, %rd4804, 39;
	add.u64 	%rd4821, %lhs, %rhs;
	}
	xor.b64  	%rd4822, %rd4820, %rd4821;
	and.b64  	%rd4823, %rd4804, %rd4780;
	xor.b64  	%rd4824, %rd4804, %rd4780;
	and.b64  	%rd4825, %rd4824, %rd4756;
	or.b64  	%rd4826, %rd4825, %rd4823;
	add.s64 	%rd4827, %rd4826, %rd4822;
	add.s64 	%rd4828, %rd4827, %rd4816;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4817, 50;
	shr.b64 	%rhs, %rd4817, 14;
	add.u64 	%rd4829, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4817, 46;
	shr.b64 	%rhs, %rd4817, 18;
	add.u64 	%rd4830, %lhs, %rhs;
	}
	xor.b64  	%rd4831, %rd4829, %rd4830;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4817, 23;
	shr.b64 	%rhs, %rd4817, 41;
	add.u64 	%rd4832, %lhs, %rhs;
	}
	xor.b64  	%rd4833, %rd4831, %rd4832;
	xor.b64  	%rd4834, %rd4793, %rd4769;
	and.b64  	%rd4835, %rd4817, %rd4834;
	xor.b64  	%rd4836, %rd4835, %rd4769;
	add.s64 	%rd4837, %rd4545, %rd4745;
	add.s64 	%rd4838, %rd4837, %rd4836;
	add.s64 	%rd4839, %rd4838, %rd4833;
	add.s64 	%rd4840, %rd4839, 8399075790359081724;
	add.s64 	%rd4841, %rd4840, %rd4756;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4828, 36;
	shr.b64 	%rhs, %rd4828, 28;
	add.u64 	%rd4842, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4828, 30;
	shr.b64 	%rhs, %rd4828, 34;
	add.u64 	%rd4843, %lhs, %rhs;
	}
	xor.b64  	%rd4844, %rd4842, %rd4843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4828, 25;
	shr.b64 	%rhs, %rd4828, 39;
	add.u64 	%rd4845, %lhs, %rhs;
	}
	xor.b64  	%rd4846, %rd4844, %rd4845;
	and.b64  	%rd4847, %rd4828, %rd4804;
	xor.b64  	%rd4848, %rd4828, %rd4804;
	and.b64  	%rd4849, %rd4848, %rd4780;
	or.b64  	%rd4850, %rd4849, %rd4847;
	add.s64 	%rd4851, %rd4850, %rd4846;
	add.s64 	%rd4852, %rd4851, %rd4840;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4841, 50;
	shr.b64 	%rhs, %rd4841, 14;
	add.u64 	%rd4853, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4841, 46;
	shr.b64 	%rhs, %rd4841, 18;
	add.u64 	%rd4854, %lhs, %rhs;
	}
	xor.b64  	%rd4855, %rd4853, %rd4854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4841, 23;
	shr.b64 	%rhs, %rd4841, 41;
	add.u64 	%rd4856, %lhs, %rhs;
	}
	xor.b64  	%rd4857, %rd4855, %rd4856;
	xor.b64  	%rd4858, %rd4817, %rd4793;
	and.b64  	%rd4859, %rd4841, %rd4858;
	xor.b64  	%rd4860, %rd4859, %rd4793;
	add.s64 	%rd4861, %rd4558, %rd4769;
	add.s64 	%rd4862, %rd4861, %rd4860;
	add.s64 	%rd4863, %rd4862, %rd4857;
	add.s64 	%rd4864, %rd4863, 8693463985226723168;
	add.s64 	%rd4865, %rd4864, %rd4780;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4852, 36;
	shr.b64 	%rhs, %rd4852, 28;
	add.u64 	%rd4866, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4852, 30;
	shr.b64 	%rhs, %rd4852, 34;
	add.u64 	%rd4867, %lhs, %rhs;
	}
	xor.b64  	%rd4868, %rd4866, %rd4867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4852, 25;
	shr.b64 	%rhs, %rd4852, 39;
	add.u64 	%rd4869, %lhs, %rhs;
	}
	xor.b64  	%rd4870, %rd4868, %rd4869;
	and.b64  	%rd4871, %rd4852, %rd4828;
	xor.b64  	%rd4872, %rd4852, %rd4828;
	and.b64  	%rd4873, %rd4872, %rd4804;
	or.b64  	%rd4874, %rd4873, %rd4871;
	add.s64 	%rd4875, %rd4874, %rd4870;
	add.s64 	%rd4876, %rd4875, %rd4864;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4865, 50;
	shr.b64 	%rhs, %rd4865, 14;
	add.u64 	%rd4877, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4865, 46;
	shr.b64 	%rhs, %rd4865, 18;
	add.u64 	%rd4878, %lhs, %rhs;
	}
	xor.b64  	%rd4879, %rd4877, %rd4878;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4865, 23;
	shr.b64 	%rhs, %rd4865, 41;
	add.u64 	%rd4880, %lhs, %rhs;
	}
	xor.b64  	%rd4881, %rd4879, %rd4880;
	xor.b64  	%rd4882, %rd4841, %rd4817;
	and.b64  	%rd4883, %rd4865, %rd4882;
	xor.b64  	%rd4884, %rd4883, %rd4817;
	add.s64 	%rd4885, %rd4571, %rd4793;
	add.s64 	%rd4886, %rd4885, %rd4884;
	add.s64 	%rd4887, %rd4886, %rd4881;
	add.s64 	%rd4888, %rd4887, -8878714635349349518;
	add.s64 	%rd4889, %rd4888, %rd4804;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4876, 36;
	shr.b64 	%rhs, %rd4876, 28;
	add.u64 	%rd4890, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4876, 30;
	shr.b64 	%rhs, %rd4876, 34;
	add.u64 	%rd4891, %lhs, %rhs;
	}
	xor.b64  	%rd4892, %rd4890, %rd4891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4876, 25;
	shr.b64 	%rhs, %rd4876, 39;
	add.u64 	%rd4893, %lhs, %rhs;
	}
	xor.b64  	%rd4894, %rd4892, %rd4893;
	and.b64  	%rd4895, %rd4876, %rd4852;
	xor.b64  	%rd4896, %rd4876, %rd4852;
	and.b64  	%rd4897, %rd4896, %rd4828;
	or.b64  	%rd4898, %rd4897, %rd4895;
	add.s64 	%rd4899, %rd4898, %rd4894;
	add.s64 	%rd4900, %rd4899, %rd4888;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4889, 50;
	shr.b64 	%rhs, %rd4889, 14;
	add.u64 	%rd4901, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4889, 46;
	shr.b64 	%rhs, %rd4889, 18;
	add.u64 	%rd4902, %lhs, %rhs;
	}
	xor.b64  	%rd4903, %rd4901, %rd4902;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4889, 23;
	shr.b64 	%rhs, %rd4889, 41;
	add.u64 	%rd4904, %lhs, %rhs;
	}
	xor.b64  	%rd4905, %rd4903, %rd4904;
	xor.b64  	%rd4906, %rd4865, %rd4841;
	and.b64  	%rd4907, %rd4889, %rd4906;
	xor.b64  	%rd4908, %rd4907, %rd4841;
	add.s64 	%rd4909, %rd4584, %rd4817;
	add.s64 	%rd4910, %rd4909, %rd4908;
	add.s64 	%rd4911, %rd4910, %rd4905;
	add.s64 	%rd4912, %rd4911, -8302665154208450068;
	add.s64 	%rd4913, %rd4912, %rd4828;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4900, 36;
	shr.b64 	%rhs, %rd4900, 28;
	add.u64 	%rd4914, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4900, 30;
	shr.b64 	%rhs, %rd4900, 34;
	add.u64 	%rd4915, %lhs, %rhs;
	}
	xor.b64  	%rd4916, %rd4914, %rd4915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4900, 25;
	shr.b64 	%rhs, %rd4900, 39;
	add.u64 	%rd4917, %lhs, %rhs;
	}
	xor.b64  	%rd4918, %rd4916, %rd4917;
	and.b64  	%rd4919, %rd4900, %rd4876;
	xor.b64  	%rd4920, %rd4900, %rd4876;
	and.b64  	%rd4921, %rd4920, %rd4852;
	or.b64  	%rd4922, %rd4921, %rd4919;
	add.s64 	%rd4923, %rd4922, %rd4918;
	add.s64 	%rd4924, %rd4923, %rd4912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4913, 50;
	shr.b64 	%rhs, %rd4913, 14;
	add.u64 	%rd4925, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4913, 46;
	shr.b64 	%rhs, %rd4913, 18;
	add.u64 	%rd4926, %lhs, %rhs;
	}
	xor.b64  	%rd4927, %rd4925, %rd4926;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4913, 23;
	shr.b64 	%rhs, %rd4913, 41;
	add.u64 	%rd4928, %lhs, %rhs;
	}
	xor.b64  	%rd4929, %rd4927, %rd4928;
	xor.b64  	%rd4930, %rd4889, %rd4865;
	and.b64  	%rd4931, %rd4913, %rd4930;
	xor.b64  	%rd4932, %rd4931, %rd4865;
	add.s64 	%rd4933, %rd4597, %rd4841;
	add.s64 	%rd4934, %rd4933, %rd4932;
	add.s64 	%rd4935, %rd4934, %rd4929;
	add.s64 	%rd4936, %rd4935, -8016688836872298968;
	add.s64 	%rd4937, %rd4936, %rd4852;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4924, 36;
	shr.b64 	%rhs, %rd4924, 28;
	add.u64 	%rd4938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4924, 30;
	shr.b64 	%rhs, %rd4924, 34;
	add.u64 	%rd4939, %lhs, %rhs;
	}
	xor.b64  	%rd4940, %rd4938, %rd4939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4924, 25;
	shr.b64 	%rhs, %rd4924, 39;
	add.u64 	%rd4941, %lhs, %rhs;
	}
	xor.b64  	%rd4942, %rd4940, %rd4941;
	and.b64  	%rd4943, %rd4924, %rd4900;
	xor.b64  	%rd4944, %rd4924, %rd4900;
	and.b64  	%rd4945, %rd4944, %rd4876;
	or.b64  	%rd4946, %rd4945, %rd4943;
	add.s64 	%rd4947, %rd4946, %rd4942;
	add.s64 	%rd4948, %rd4947, %rd4936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4937, 50;
	shr.b64 	%rhs, %rd4937, 14;
	add.u64 	%rd4949, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4937, 46;
	shr.b64 	%rhs, %rd4937, 18;
	add.u64 	%rd4950, %lhs, %rhs;
	}
	xor.b64  	%rd4951, %rd4949, %rd4950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4937, 23;
	shr.b64 	%rhs, %rd4937, 41;
	add.u64 	%rd4952, %lhs, %rhs;
	}
	xor.b64  	%rd4953, %rd4951, %rd4952;
	xor.b64  	%rd4954, %rd4913, %rd4889;
	and.b64  	%rd4955, %rd4937, %rd4954;
	xor.b64  	%rd4956, %rd4955, %rd4889;
	add.s64 	%rd4957, %rd4610, %rd4865;
	add.s64 	%rd4958, %rd4957, %rd4956;
	add.s64 	%rd4959, %rd4958, %rd4953;
	add.s64 	%rd4960, %rd4959, -6606660893046293015;
	add.s64 	%rd4961, %rd4960, %rd4876;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4948, 36;
	shr.b64 	%rhs, %rd4948, 28;
	add.u64 	%rd4962, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4948, 30;
	shr.b64 	%rhs, %rd4948, 34;
	add.u64 	%rd4963, %lhs, %rhs;
	}
	xor.b64  	%rd4964, %rd4962, %rd4963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4948, 25;
	shr.b64 	%rhs, %rd4948, 39;
	add.u64 	%rd4965, %lhs, %rhs;
	}
	xor.b64  	%rd4966, %rd4964, %rd4965;
	and.b64  	%rd4967, %rd4948, %rd4924;
	xor.b64  	%rd4968, %rd4948, %rd4924;
	and.b64  	%rd4969, %rd4968, %rd4900;
	or.b64  	%rd4970, %rd4969, %rd4967;
	add.s64 	%rd4971, %rd4970, %rd4966;
	add.s64 	%rd4972, %rd4971, %rd4960;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4961, 50;
	shr.b64 	%rhs, %rd4961, 14;
	add.u64 	%rd4973, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4961, 46;
	shr.b64 	%rhs, %rd4961, 18;
	add.u64 	%rd4974, %lhs, %rhs;
	}
	xor.b64  	%rd4975, %rd4973, %rd4974;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4961, 23;
	shr.b64 	%rhs, %rd4961, 41;
	add.u64 	%rd4976, %lhs, %rhs;
	}
	xor.b64  	%rd4977, %rd4975, %rd4976;
	xor.b64  	%rd4978, %rd4937, %rd4913;
	and.b64  	%rd4979, %rd4961, %rd4978;
	xor.b64  	%rd4980, %rd4979, %rd4913;
	add.s64 	%rd4981, %rd4623, %rd4889;
	add.s64 	%rd4982, %rd4981, %rd4980;
	add.s64 	%rd4983, %rd4982, %rd4977;
	add.s64 	%rd4984, %rd4983, -4685533653050689259;
	add.s64 	%rd4985, %rd4984, %rd4900;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4972, 36;
	shr.b64 	%rhs, %rd4972, 28;
	add.u64 	%rd4986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4972, 30;
	shr.b64 	%rhs, %rd4972, 34;
	add.u64 	%rd4987, %lhs, %rhs;
	}
	xor.b64  	%rd4988, %rd4986, %rd4987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4972, 25;
	shr.b64 	%rhs, %rd4972, 39;
	add.u64 	%rd4989, %lhs, %rhs;
	}
	xor.b64  	%rd4990, %rd4988, %rd4989;
	and.b64  	%rd4991, %rd4972, %rd4948;
	xor.b64  	%rd4992, %rd4972, %rd4948;
	and.b64  	%rd4993, %rd4992, %rd4924;
	or.b64  	%rd4994, %rd4993, %rd4991;
	add.s64 	%rd4995, %rd4994, %rd4990;
	add.s64 	%rd4996, %rd4995, %rd4984;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4985, 50;
	shr.b64 	%rhs, %rd4985, 14;
	add.u64 	%rd4997, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4985, 46;
	shr.b64 	%rhs, %rd4985, 18;
	add.u64 	%rd4998, %lhs, %rhs;
	}
	xor.b64  	%rd4999, %rd4997, %rd4998;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4985, 23;
	shr.b64 	%rhs, %rd4985, 41;
	add.u64 	%rd5000, %lhs, %rhs;
	}
	xor.b64  	%rd5001, %rd4999, %rd5000;
	xor.b64  	%rd5002, %rd4961, %rd4937;
	and.b64  	%rd5003, %rd4985, %rd5002;
	xor.b64  	%rd5004, %rd5003, %rd4937;
	add.s64 	%rd5005, %rd4636, %rd4913;
	add.s64 	%rd5006, %rd5005, %rd5004;
	add.s64 	%rd5007, %rd5006, %rd5001;
	add.s64 	%rd5008, %rd5007, -4147400797238176981;
	add.s64 	%rd5009, %rd5008, %rd4924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4996, 36;
	shr.b64 	%rhs, %rd4996, 28;
	add.u64 	%rd5010, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4996, 30;
	shr.b64 	%rhs, %rd4996, 34;
	add.u64 	%rd5011, %lhs, %rhs;
	}
	xor.b64  	%rd5012, %rd5010, %rd5011;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4996, 25;
	shr.b64 	%rhs, %rd4996, 39;
	add.u64 	%rd5013, %lhs, %rhs;
	}
	xor.b64  	%rd5014, %rd5012, %rd5013;
	and.b64  	%rd5015, %rd4996, %rd4972;
	xor.b64  	%rd5016, %rd4996, %rd4972;
	and.b64  	%rd5017, %rd5016, %rd4948;
	or.b64  	%rd5018, %rd5017, %rd5015;
	add.s64 	%rd5019, %rd5018, %rd5014;
	add.s64 	%rd5020, %rd5019, %rd5008;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 45;
	shr.b64 	%rhs, %rd4623, 19;
	add.u64 	%rd5021, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 3;
	shr.b64 	%rhs, %rd4623, 61;
	add.u64 	%rd5022, %lhs, %rhs;
	}
	xor.b64  	%rd5023, %rd5021, %rd5022;
	shr.u64 	%rd5024, %rd4623, 6;
	xor.b64  	%rd5025, %rd5023, %rd5024;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4454, 63;
	shr.b64 	%rhs, %rd4454, 1;
	add.u64 	%rd5026, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4454, 56;
	shr.b64 	%rhs, %rd4454, 8;
	add.u64 	%rd5027, %lhs, %rhs;
	}
	xor.b64  	%rd5028, %rd5026, %rd5027;
	shr.u64 	%rd5029, %rd4454, 7;
	xor.b64  	%rd5030, %rd5028, %rd5029;
	add.s64 	%rd5031, %rd5030, %rd4441;
	add.s64 	%rd5032, %rd5031, %rd4558;
	add.s64 	%rd5033, %rd5032, %rd5025;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 45;
	shr.b64 	%rhs, %rd4636, 19;
	add.u64 	%rd5034, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 3;
	shr.b64 	%rhs, %rd4636, 61;
	add.u64 	%rd5035, %lhs, %rhs;
	}
	xor.b64  	%rd5036, %rd5034, %rd5035;
	shr.u64 	%rd5037, %rd4636, 6;
	xor.b64  	%rd5038, %rd5036, %rd5037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4467, 63;
	shr.b64 	%rhs, %rd4467, 1;
	add.u64 	%rd5039, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4467, 56;
	shr.b64 	%rhs, %rd4467, 8;
	add.u64 	%rd5040, %lhs, %rhs;
	}
	xor.b64  	%rd5041, %rd5039, %rd5040;
	shr.u64 	%rd5042, %rd4467, 7;
	xor.b64  	%rd5043, %rd5041, %rd5042;
	add.s64 	%rd5044, %rd5043, %rd4454;
	add.s64 	%rd5045, %rd5044, %rd4571;
	add.s64 	%rd5046, %rd5045, %rd5038;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5033, 45;
	shr.b64 	%rhs, %rd5033, 19;
	add.u64 	%rd5047, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5033, 3;
	shr.b64 	%rhs, %rd5033, 61;
	add.u64 	%rd5048, %lhs, %rhs;
	}
	xor.b64  	%rd5049, %rd5047, %rd5048;
	shr.u64 	%rd5050, %rd5033, 6;
	xor.b64  	%rd5051, %rd5049, %rd5050;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4480, 63;
	shr.b64 	%rhs, %rd4480, 1;
	add.u64 	%rd5052, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4480, 56;
	shr.b64 	%rhs, %rd4480, 8;
	add.u64 	%rd5053, %lhs, %rhs;
	}
	xor.b64  	%rd5054, %rd5052, %rd5053;
	shr.u64 	%rd5055, %rd4480, 7;
	xor.b64  	%rd5056, %rd5054, %rd5055;
	add.s64 	%rd5057, %rd5056, %rd4467;
	add.s64 	%rd5058, %rd5057, %rd4584;
	add.s64 	%rd5059, %rd5058, %rd5051;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5046, 45;
	shr.b64 	%rhs, %rd5046, 19;
	add.u64 	%rd5060, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5046, 3;
	shr.b64 	%rhs, %rd5046, 61;
	add.u64 	%rd5061, %lhs, %rhs;
	}
	xor.b64  	%rd5062, %rd5060, %rd5061;
	shr.u64 	%rd5063, %rd5046, 6;
	xor.b64  	%rd5064, %rd5062, %rd5063;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4493, 63;
	shr.b64 	%rhs, %rd4493, 1;
	add.u64 	%rd5065, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4493, 56;
	shr.b64 	%rhs, %rd4493, 8;
	add.u64 	%rd5066, %lhs, %rhs;
	}
	xor.b64  	%rd5067, %rd5065, %rd5066;
	shr.u64 	%rd5068, %rd4493, 7;
	xor.b64  	%rd5069, %rd5067, %rd5068;
	add.s64 	%rd5070, %rd5069, %rd4480;
	add.s64 	%rd5071, %rd5070, %rd4597;
	add.s64 	%rd5072, %rd5071, %rd5064;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5059, 45;
	shr.b64 	%rhs, %rd5059, 19;
	add.u64 	%rd5073, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5059, 3;
	shr.b64 	%rhs, %rd5059, 61;
	add.u64 	%rd5074, %lhs, %rhs;
	}
	xor.b64  	%rd5075, %rd5073, %rd5074;
	shr.u64 	%rd5076, %rd5059, 6;
	xor.b64  	%rd5077, %rd5075, %rd5076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4506, 63;
	shr.b64 	%rhs, %rd4506, 1;
	add.u64 	%rd5078, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4506, 56;
	shr.b64 	%rhs, %rd4506, 8;
	add.u64 	%rd5079, %lhs, %rhs;
	}
	xor.b64  	%rd5080, %rd5078, %rd5079;
	shr.u64 	%rd5081, %rd4506, 7;
	xor.b64  	%rd5082, %rd5080, %rd5081;
	add.s64 	%rd5083, %rd5082, %rd4493;
	add.s64 	%rd5084, %rd5083, %rd4610;
	add.s64 	%rd5085, %rd5084, %rd5077;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5072, 45;
	shr.b64 	%rhs, %rd5072, 19;
	add.u64 	%rd5086, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5072, 3;
	shr.b64 	%rhs, %rd5072, 61;
	add.u64 	%rd5087, %lhs, %rhs;
	}
	xor.b64  	%rd5088, %rd5086, %rd5087;
	shr.u64 	%rd5089, %rd5072, 6;
	xor.b64  	%rd5090, %rd5088, %rd5089;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4519, 63;
	shr.b64 	%rhs, %rd4519, 1;
	add.u64 	%rd5091, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4519, 56;
	shr.b64 	%rhs, %rd4519, 8;
	add.u64 	%rd5092, %lhs, %rhs;
	}
	xor.b64  	%rd5093, %rd5091, %rd5092;
	shr.u64 	%rd5094, %rd4519, 7;
	xor.b64  	%rd5095, %rd5093, %rd5094;
	add.s64 	%rd5096, %rd5095, %rd4506;
	add.s64 	%rd5097, %rd5096, %rd4623;
	add.s64 	%rd5098, %rd5097, %rd5090;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5085, 45;
	shr.b64 	%rhs, %rd5085, 19;
	add.u64 	%rd5099, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5085, 3;
	shr.b64 	%rhs, %rd5085, 61;
	add.u64 	%rd5100, %lhs, %rhs;
	}
	xor.b64  	%rd5101, %rd5099, %rd5100;
	shr.u64 	%rd5102, %rd5085, 6;
	xor.b64  	%rd5103, %rd5101, %rd5102;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4532, 63;
	shr.b64 	%rhs, %rd4532, 1;
	add.u64 	%rd5104, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4532, 56;
	shr.b64 	%rhs, %rd4532, 8;
	add.u64 	%rd5105, %lhs, %rhs;
	}
	xor.b64  	%rd5106, %rd5104, %rd5105;
	shr.u64 	%rd5107, %rd4532, 7;
	xor.b64  	%rd5108, %rd5106, %rd5107;
	add.s64 	%rd5109, %rd5108, %rd4519;
	add.s64 	%rd5110, %rd5109, %rd4636;
	add.s64 	%rd5111, %rd5110, %rd5103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5098, 45;
	shr.b64 	%rhs, %rd5098, 19;
	add.u64 	%rd5112, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5098, 3;
	shr.b64 	%rhs, %rd5098, 61;
	add.u64 	%rd5113, %lhs, %rhs;
	}
	xor.b64  	%rd5114, %rd5112, %rd5113;
	shr.u64 	%rd5115, %rd5098, 6;
	xor.b64  	%rd5116, %rd5114, %rd5115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4545, 63;
	shr.b64 	%rhs, %rd4545, 1;
	add.u64 	%rd5117, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4545, 56;
	shr.b64 	%rhs, %rd4545, 8;
	add.u64 	%rd5118, %lhs, %rhs;
	}
	xor.b64  	%rd5119, %rd5117, %rd5118;
	shr.u64 	%rd5120, %rd4545, 7;
	xor.b64  	%rd5121, %rd5119, %rd5120;
	add.s64 	%rd5122, %rd5121, %rd4532;
	add.s64 	%rd5123, %rd5122, %rd5033;
	add.s64 	%rd5124, %rd5123, %rd5116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5111, 45;
	shr.b64 	%rhs, %rd5111, 19;
	add.u64 	%rd5125, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5111, 3;
	shr.b64 	%rhs, %rd5111, 61;
	add.u64 	%rd5126, %lhs, %rhs;
	}
	xor.b64  	%rd5127, %rd5125, %rd5126;
	shr.u64 	%rd5128, %rd5111, 6;
	xor.b64  	%rd5129, %rd5127, %rd5128;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4558, 63;
	shr.b64 	%rhs, %rd4558, 1;
	add.u64 	%rd5130, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4558, 56;
	shr.b64 	%rhs, %rd4558, 8;
	add.u64 	%rd5131, %lhs, %rhs;
	}
	xor.b64  	%rd5132, %rd5130, %rd5131;
	shr.u64 	%rd5133, %rd4558, 7;
	xor.b64  	%rd5134, %rd5132, %rd5133;
	add.s64 	%rd5135, %rd5134, %rd4545;
	add.s64 	%rd5136, %rd5135, %rd5046;
	add.s64 	%rd5137, %rd5136, %rd5129;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5124, 45;
	shr.b64 	%rhs, %rd5124, 19;
	add.u64 	%rd5138, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5124, 3;
	shr.b64 	%rhs, %rd5124, 61;
	add.u64 	%rd5139, %lhs, %rhs;
	}
	xor.b64  	%rd5140, %rd5138, %rd5139;
	shr.u64 	%rd5141, %rd5124, 6;
	xor.b64  	%rd5142, %rd5140, %rd5141;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 63;
	shr.b64 	%rhs, %rd4571, 1;
	add.u64 	%rd5143, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 56;
	shr.b64 	%rhs, %rd4571, 8;
	add.u64 	%rd5144, %lhs, %rhs;
	}
	xor.b64  	%rd5145, %rd5143, %rd5144;
	shr.u64 	%rd5146, %rd4571, 7;
	xor.b64  	%rd5147, %rd5145, %rd5146;
	add.s64 	%rd5148, %rd5147, %rd4558;
	add.s64 	%rd5149, %rd5148, %rd5059;
	add.s64 	%rd5150, %rd5149, %rd5142;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5137, 45;
	shr.b64 	%rhs, %rd5137, 19;
	add.u64 	%rd5151, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5137, 3;
	shr.b64 	%rhs, %rd5137, 61;
	add.u64 	%rd5152, %lhs, %rhs;
	}
	xor.b64  	%rd5153, %rd5151, %rd5152;
	shr.u64 	%rd5154, %rd5137, 6;
	xor.b64  	%rd5155, %rd5153, %rd5154;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 63;
	shr.b64 	%rhs, %rd4584, 1;
	add.u64 	%rd5156, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 56;
	shr.b64 	%rhs, %rd4584, 8;
	add.u64 	%rd5157, %lhs, %rhs;
	}
	xor.b64  	%rd5158, %rd5156, %rd5157;
	shr.u64 	%rd5159, %rd4584, 7;
	xor.b64  	%rd5160, %rd5158, %rd5159;
	add.s64 	%rd5161, %rd5160, %rd4571;
	add.s64 	%rd5162, %rd5161, %rd5072;
	add.s64 	%rd5163, %rd5162, %rd5155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5150, 45;
	shr.b64 	%rhs, %rd5150, 19;
	add.u64 	%rd5164, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5150, 3;
	shr.b64 	%rhs, %rd5150, 61;
	add.u64 	%rd5165, %lhs, %rhs;
	}
	xor.b64  	%rd5166, %rd5164, %rd5165;
	shr.u64 	%rd5167, %rd5150, 6;
	xor.b64  	%rd5168, %rd5166, %rd5167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 63;
	shr.b64 	%rhs, %rd4597, 1;
	add.u64 	%rd5169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 56;
	shr.b64 	%rhs, %rd4597, 8;
	add.u64 	%rd5170, %lhs, %rhs;
	}
	xor.b64  	%rd5171, %rd5169, %rd5170;
	shr.u64 	%rd5172, %rd4597, 7;
	xor.b64  	%rd5173, %rd5171, %rd5172;
	add.s64 	%rd5174, %rd5173, %rd4584;
	add.s64 	%rd5175, %rd5174, %rd5085;
	add.s64 	%rd5176, %rd5175, %rd5168;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5163, 45;
	shr.b64 	%rhs, %rd5163, 19;
	add.u64 	%rd5177, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5163, 3;
	shr.b64 	%rhs, %rd5163, 61;
	add.u64 	%rd5178, %lhs, %rhs;
	}
	xor.b64  	%rd5179, %rd5177, %rd5178;
	shr.u64 	%rd5180, %rd5163, 6;
	xor.b64  	%rd5181, %rd5179, %rd5180;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 63;
	shr.b64 	%rhs, %rd4610, 1;
	add.u64 	%rd5182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 56;
	shr.b64 	%rhs, %rd4610, 8;
	add.u64 	%rd5183, %lhs, %rhs;
	}
	xor.b64  	%rd5184, %rd5182, %rd5183;
	shr.u64 	%rd5185, %rd4610, 7;
	xor.b64  	%rd5186, %rd5184, %rd5185;
	add.s64 	%rd5187, %rd5186, %rd4597;
	add.s64 	%rd5188, %rd5187, %rd5098;
	add.s64 	%rd5189, %rd5188, %rd5181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5176, 45;
	shr.b64 	%rhs, %rd5176, 19;
	add.u64 	%rd5190, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5176, 3;
	shr.b64 	%rhs, %rd5176, 61;
	add.u64 	%rd5191, %lhs, %rhs;
	}
	xor.b64  	%rd5192, %rd5190, %rd5191;
	shr.u64 	%rd5193, %rd5176, 6;
	xor.b64  	%rd5194, %rd5192, %rd5193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 63;
	shr.b64 	%rhs, %rd4623, 1;
	add.u64 	%rd5195, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 56;
	shr.b64 	%rhs, %rd4623, 8;
	add.u64 	%rd5196, %lhs, %rhs;
	}
	xor.b64  	%rd5197, %rd5195, %rd5196;
	shr.u64 	%rd5198, %rd4623, 7;
	xor.b64  	%rd5199, %rd5197, %rd5198;
	add.s64 	%rd5200, %rd5199, %rd4610;
	add.s64 	%rd5201, %rd5200, %rd5111;
	add.s64 	%rd5202, %rd5201, %rd5194;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5189, 45;
	shr.b64 	%rhs, %rd5189, 19;
	add.u64 	%rd5203, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5189, 3;
	shr.b64 	%rhs, %rd5189, 61;
	add.u64 	%rd5204, %lhs, %rhs;
	}
	xor.b64  	%rd5205, %rd5203, %rd5204;
	shr.u64 	%rd5206, %rd5189, 6;
	xor.b64  	%rd5207, %rd5205, %rd5206;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 63;
	shr.b64 	%rhs, %rd4636, 1;
	add.u64 	%rd5208, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 56;
	shr.b64 	%rhs, %rd4636, 8;
	add.u64 	%rd5209, %lhs, %rhs;
	}
	xor.b64  	%rd5210, %rd5208, %rd5209;
	shr.u64 	%rd5211, %rd4636, 7;
	xor.b64  	%rd5212, %rd5210, %rd5211;
	add.s64 	%rd5213, %rd5212, %rd4623;
	add.s64 	%rd5214, %rd5213, %rd5124;
	add.s64 	%rd5215, %rd5214, %rd5207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5202, 45;
	shr.b64 	%rhs, %rd5202, 19;
	add.u64 	%rd5216, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5202, 3;
	shr.b64 	%rhs, %rd5202, 61;
	add.u64 	%rd5217, %lhs, %rhs;
	}
	xor.b64  	%rd5218, %rd5216, %rd5217;
	shr.u64 	%rd5219, %rd5202, 6;
	xor.b64  	%rd5220, %rd5218, %rd5219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5033, 63;
	shr.b64 	%rhs, %rd5033, 1;
	add.u64 	%rd5221, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5033, 56;
	shr.b64 	%rhs, %rd5033, 8;
	add.u64 	%rd5222, %lhs, %rhs;
	}
	xor.b64  	%rd5223, %rd5221, %rd5222;
	shr.u64 	%rd5224, %rd5033, 7;
	xor.b64  	%rd5225, %rd5223, %rd5224;
	add.s64 	%rd5226, %rd5225, %rd4636;
	add.s64 	%rd5227, %rd5226, %rd5137;
	add.s64 	%rd5228, %rd5227, %rd5220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5009, 50;
	shr.b64 	%rhs, %rd5009, 14;
	add.u64 	%rd5229, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5009, 46;
	shr.b64 	%rhs, %rd5009, 18;
	add.u64 	%rd5230, %lhs, %rhs;
	}
	xor.b64  	%rd5231, %rd5229, %rd5230;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5009, 23;
	shr.b64 	%rhs, %rd5009, 41;
	add.u64 	%rd5232, %lhs, %rhs;
	}
	xor.b64  	%rd5233, %rd5231, %rd5232;
	xor.b64  	%rd5234, %rd4985, %rd4961;
	and.b64  	%rd5235, %rd5009, %rd5234;
	xor.b64  	%rd5236, %rd5235, %rd4961;
	add.s64 	%rd5237, %rd5236, %rd4937;
	add.s64 	%rd5238, %rd5237, %rd5233;
	add.s64 	%rd5239, %rd5238, %rd5033;
	add.s64 	%rd5240, %rd5239, -3880063495543823972;
	add.s64 	%rd5241, %rd5240, %rd4948;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5020, 36;
	shr.b64 	%rhs, %rd5020, 28;
	add.u64 	%rd5242, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5020, 30;
	shr.b64 	%rhs, %rd5020, 34;
	add.u64 	%rd5243, %lhs, %rhs;
	}
	xor.b64  	%rd5244, %rd5242, %rd5243;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5020, 25;
	shr.b64 	%rhs, %rd5020, 39;
	add.u64 	%rd5245, %lhs, %rhs;
	}
	xor.b64  	%rd5246, %rd5244, %rd5245;
	and.b64  	%rd5247, %rd5020, %rd4996;
	xor.b64  	%rd5248, %rd5020, %rd4996;
	and.b64  	%rd5249, %rd5248, %rd4972;
	or.b64  	%rd5250, %rd5249, %rd5247;
	add.s64 	%rd5251, %rd5250, %rd5246;
	add.s64 	%rd5252, %rd5251, %rd5240;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5241, 50;
	shr.b64 	%rhs, %rd5241, 14;
	add.u64 	%rd5253, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5241, 46;
	shr.b64 	%rhs, %rd5241, 18;
	add.u64 	%rd5254, %lhs, %rhs;
	}
	xor.b64  	%rd5255, %rd5253, %rd5254;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5241, 23;
	shr.b64 	%rhs, %rd5241, 41;
	add.u64 	%rd5256, %lhs, %rhs;
	}
	xor.b64  	%rd5257, %rd5255, %rd5256;
	xor.b64  	%rd5258, %rd5009, %rd4985;
	and.b64  	%rd5259, %rd5241, %rd5258;
	xor.b64  	%rd5260, %rd5259, %rd4985;
	add.s64 	%rd5261, %rd5046, %rd4961;
	add.s64 	%rd5262, %rd5261, %rd5260;
	add.s64 	%rd5263, %rd5262, %rd5257;
	add.s64 	%rd5264, %rd5263, -3348786107499101689;
	add.s64 	%rd5265, %rd5264, %rd4972;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5252, 36;
	shr.b64 	%rhs, %rd5252, 28;
	add.u64 	%rd5266, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5252, 30;
	shr.b64 	%rhs, %rd5252, 34;
	add.u64 	%rd5267, %lhs, %rhs;
	}
	xor.b64  	%rd5268, %rd5266, %rd5267;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5252, 25;
	shr.b64 	%rhs, %rd5252, 39;
	add.u64 	%rd5269, %lhs, %rhs;
	}
	xor.b64  	%rd5270, %rd5268, %rd5269;
	and.b64  	%rd5271, %rd5252, %rd5020;
	xor.b64  	%rd5272, %rd5252, %rd5020;
	and.b64  	%rd5273, %rd5272, %rd4996;
	or.b64  	%rd5274, %rd5273, %rd5271;
	add.s64 	%rd5275, %rd5274, %rd5270;
	add.s64 	%rd5276, %rd5275, %rd5264;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5265, 50;
	shr.b64 	%rhs, %rd5265, 14;
	add.u64 	%rd5277, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5265, 46;
	shr.b64 	%rhs, %rd5265, 18;
	add.u64 	%rd5278, %lhs, %rhs;
	}
	xor.b64  	%rd5279, %rd5277, %rd5278;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5265, 23;
	shr.b64 	%rhs, %rd5265, 41;
	add.u64 	%rd5280, %lhs, %rhs;
	}
	xor.b64  	%rd5281, %rd5279, %rd5280;
	xor.b64  	%rd5282, %rd5241, %rd5009;
	and.b64  	%rd5283, %rd5265, %rd5282;
	xor.b64  	%rd5284, %rd5283, %rd5009;
	add.s64 	%rd5285, %rd5059, %rd4985;
	add.s64 	%rd5286, %rd5285, %rd5284;
	add.s64 	%rd5287, %rd5286, %rd5281;
	add.s64 	%rd5288, %rd5287, -1523767162380948706;
	add.s64 	%rd5289, %rd5288, %rd4996;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5276, 36;
	shr.b64 	%rhs, %rd5276, 28;
	add.u64 	%rd5290, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5276, 30;
	shr.b64 	%rhs, %rd5276, 34;
	add.u64 	%rd5291, %lhs, %rhs;
	}
	xor.b64  	%rd5292, %rd5290, %rd5291;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5276, 25;
	shr.b64 	%rhs, %rd5276, 39;
	add.u64 	%rd5293, %lhs, %rhs;
	}
	xor.b64  	%rd5294, %rd5292, %rd5293;
	and.b64  	%rd5295, %rd5276, %rd5252;
	xor.b64  	%rd5296, %rd5276, %rd5252;
	and.b64  	%rd5297, %rd5296, %rd5020;
	or.b64  	%rd5298, %rd5297, %rd5295;
	add.s64 	%rd5299, %rd5298, %rd5294;
	add.s64 	%rd5300, %rd5299, %rd5288;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5289, 50;
	shr.b64 	%rhs, %rd5289, 14;
	add.u64 	%rd5301, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5289, 46;
	shr.b64 	%rhs, %rd5289, 18;
	add.u64 	%rd5302, %lhs, %rhs;
	}
	xor.b64  	%rd5303, %rd5301, %rd5302;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5289, 23;
	shr.b64 	%rhs, %rd5289, 41;
	add.u64 	%rd5304, %lhs, %rhs;
	}
	xor.b64  	%rd5305, %rd5303, %rd5304;
	xor.b64  	%rd5306, %rd5265, %rd5241;
	and.b64  	%rd5307, %rd5289, %rd5306;
	xor.b64  	%rd5308, %rd5307, %rd5241;
	add.s64 	%rd5309, %rd5072, %rd5009;
	add.s64 	%rd5310, %rd5309, %rd5308;
	add.s64 	%rd5311, %rd5310, %rd5305;
	add.s64 	%rd5312, %rd5311, -757361751448694408;
	add.s64 	%rd5313, %rd5312, %rd5020;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5300, 36;
	shr.b64 	%rhs, %rd5300, 28;
	add.u64 	%rd5314, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5300, 30;
	shr.b64 	%rhs, %rd5300, 34;
	add.u64 	%rd5315, %lhs, %rhs;
	}
	xor.b64  	%rd5316, %rd5314, %rd5315;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5300, 25;
	shr.b64 	%rhs, %rd5300, 39;
	add.u64 	%rd5317, %lhs, %rhs;
	}
	xor.b64  	%rd5318, %rd5316, %rd5317;
	and.b64  	%rd5319, %rd5300, %rd5276;
	xor.b64  	%rd5320, %rd5300, %rd5276;
	and.b64  	%rd5321, %rd5320, %rd5252;
	or.b64  	%rd5322, %rd5321, %rd5319;
	add.s64 	%rd5323, %rd5322, %rd5318;
	add.s64 	%rd5324, %rd5323, %rd5312;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5313, 50;
	shr.b64 	%rhs, %rd5313, 14;
	add.u64 	%rd5325, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5313, 46;
	shr.b64 	%rhs, %rd5313, 18;
	add.u64 	%rd5326, %lhs, %rhs;
	}
	xor.b64  	%rd5327, %rd5325, %rd5326;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5313, 23;
	shr.b64 	%rhs, %rd5313, 41;
	add.u64 	%rd5328, %lhs, %rhs;
	}
	xor.b64  	%rd5329, %rd5327, %rd5328;
	xor.b64  	%rd5330, %rd5289, %rd5265;
	and.b64  	%rd5331, %rd5313, %rd5330;
	xor.b64  	%rd5332, %rd5331, %rd5265;
	add.s64 	%rd5333, %rd5085, %rd5241;
	add.s64 	%rd5334, %rd5333, %rd5332;
	add.s64 	%rd5335, %rd5334, %rd5329;
	add.s64 	%rd5336, %rd5335, 500013540394364858;
	add.s64 	%rd5337, %rd5336, %rd5252;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5324, 36;
	shr.b64 	%rhs, %rd5324, 28;
	add.u64 	%rd5338, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5324, 30;
	shr.b64 	%rhs, %rd5324, 34;
	add.u64 	%rd5339, %lhs, %rhs;
	}
	xor.b64  	%rd5340, %rd5338, %rd5339;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5324, 25;
	shr.b64 	%rhs, %rd5324, 39;
	add.u64 	%rd5341, %lhs, %rhs;
	}
	xor.b64  	%rd5342, %rd5340, %rd5341;
	and.b64  	%rd5343, %rd5324, %rd5300;
	xor.b64  	%rd5344, %rd5324, %rd5300;
	and.b64  	%rd5345, %rd5344, %rd5276;
	or.b64  	%rd5346, %rd5345, %rd5343;
	add.s64 	%rd5347, %rd5346, %rd5342;
	add.s64 	%rd5348, %rd5347, %rd5336;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5337, 50;
	shr.b64 	%rhs, %rd5337, 14;
	add.u64 	%rd5349, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5337, 46;
	shr.b64 	%rhs, %rd5337, 18;
	add.u64 	%rd5350, %lhs, %rhs;
	}
	xor.b64  	%rd5351, %rd5349, %rd5350;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5337, 23;
	shr.b64 	%rhs, %rd5337, 41;
	add.u64 	%rd5352, %lhs, %rhs;
	}
	xor.b64  	%rd5353, %rd5351, %rd5352;
	xor.b64  	%rd5354, %rd5313, %rd5289;
	and.b64  	%rd5355, %rd5337, %rd5354;
	xor.b64  	%rd5356, %rd5355, %rd5289;
	add.s64 	%rd5357, %rd5098, %rd5265;
	add.s64 	%rd5358, %rd5357, %rd5356;
	add.s64 	%rd5359, %rd5358, %rd5353;
	add.s64 	%rd5360, %rd5359, 748580250866718886;
	add.s64 	%rd5361, %rd5360, %rd5276;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5348, 36;
	shr.b64 	%rhs, %rd5348, 28;
	add.u64 	%rd5362, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5348, 30;
	shr.b64 	%rhs, %rd5348, 34;
	add.u64 	%rd5363, %lhs, %rhs;
	}
	xor.b64  	%rd5364, %rd5362, %rd5363;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5348, 25;
	shr.b64 	%rhs, %rd5348, 39;
	add.u64 	%rd5365, %lhs, %rhs;
	}
	xor.b64  	%rd5366, %rd5364, %rd5365;
	and.b64  	%rd5367, %rd5348, %rd5324;
	xor.b64  	%rd5368, %rd5348, %rd5324;
	and.b64  	%rd5369, %rd5368, %rd5300;
	or.b64  	%rd5370, %rd5369, %rd5367;
	add.s64 	%rd5371, %rd5370, %rd5366;
	add.s64 	%rd5372, %rd5371, %rd5360;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5361, 50;
	shr.b64 	%rhs, %rd5361, 14;
	add.u64 	%rd5373, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5361, 46;
	shr.b64 	%rhs, %rd5361, 18;
	add.u64 	%rd5374, %lhs, %rhs;
	}
	xor.b64  	%rd5375, %rd5373, %rd5374;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5361, 23;
	shr.b64 	%rhs, %rd5361, 41;
	add.u64 	%rd5376, %lhs, %rhs;
	}
	xor.b64  	%rd5377, %rd5375, %rd5376;
	xor.b64  	%rd5378, %rd5337, %rd5313;
	and.b64  	%rd5379, %rd5361, %rd5378;
	xor.b64  	%rd5380, %rd5379, %rd5313;
	add.s64 	%rd5381, %rd5111, %rd5289;
	add.s64 	%rd5382, %rd5381, %rd5380;
	add.s64 	%rd5383, %rd5382, %rd5377;
	add.s64 	%rd5384, %rd5383, 1242879168328830382;
	add.s64 	%rd5385, %rd5384, %rd5300;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5372, 36;
	shr.b64 	%rhs, %rd5372, 28;
	add.u64 	%rd5386, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5372, 30;
	shr.b64 	%rhs, %rd5372, 34;
	add.u64 	%rd5387, %lhs, %rhs;
	}
	xor.b64  	%rd5388, %rd5386, %rd5387;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5372, 25;
	shr.b64 	%rhs, %rd5372, 39;
	add.u64 	%rd5389, %lhs, %rhs;
	}
	xor.b64  	%rd5390, %rd5388, %rd5389;
	and.b64  	%rd5391, %rd5372, %rd5348;
	xor.b64  	%rd5392, %rd5372, %rd5348;
	and.b64  	%rd5393, %rd5392, %rd5324;
	or.b64  	%rd5394, %rd5393, %rd5391;
	add.s64 	%rd5395, %rd5394, %rd5390;
	add.s64 	%rd5396, %rd5395, %rd5384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5385, 50;
	shr.b64 	%rhs, %rd5385, 14;
	add.u64 	%rd5397, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5385, 46;
	shr.b64 	%rhs, %rd5385, 18;
	add.u64 	%rd5398, %lhs, %rhs;
	}
	xor.b64  	%rd5399, %rd5397, %rd5398;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5385, 23;
	shr.b64 	%rhs, %rd5385, 41;
	add.u64 	%rd5400, %lhs, %rhs;
	}
	xor.b64  	%rd5401, %rd5399, %rd5400;
	xor.b64  	%rd5402, %rd5361, %rd5337;
	and.b64  	%rd5403, %rd5385, %rd5402;
	xor.b64  	%rd5404, %rd5403, %rd5337;
	add.s64 	%rd5405, %rd5124, %rd5313;
	add.s64 	%rd5406, %rd5405, %rd5404;
	add.s64 	%rd5407, %rd5406, %rd5401;
	add.s64 	%rd5408, %rd5407, 1977374033974150939;
	add.s64 	%rd5409, %rd5408, %rd5324;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5396, 36;
	shr.b64 	%rhs, %rd5396, 28;
	add.u64 	%rd5410, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5396, 30;
	shr.b64 	%rhs, %rd5396, 34;
	add.u64 	%rd5411, %lhs, %rhs;
	}
	xor.b64  	%rd5412, %rd5410, %rd5411;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5396, 25;
	shr.b64 	%rhs, %rd5396, 39;
	add.u64 	%rd5413, %lhs, %rhs;
	}
	xor.b64  	%rd5414, %rd5412, %rd5413;
	and.b64  	%rd5415, %rd5396, %rd5372;
	xor.b64  	%rd5416, %rd5396, %rd5372;
	and.b64  	%rd5417, %rd5416, %rd5348;
	or.b64  	%rd5418, %rd5417, %rd5415;
	add.s64 	%rd5419, %rd5418, %rd5414;
	add.s64 	%rd5420, %rd5419, %rd5408;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5409, 50;
	shr.b64 	%rhs, %rd5409, 14;
	add.u64 	%rd5421, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5409, 46;
	shr.b64 	%rhs, %rd5409, 18;
	add.u64 	%rd5422, %lhs, %rhs;
	}
	xor.b64  	%rd5423, %rd5421, %rd5422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5409, 23;
	shr.b64 	%rhs, %rd5409, 41;
	add.u64 	%rd5424, %lhs, %rhs;
	}
	xor.b64  	%rd5425, %rd5423, %rd5424;
	xor.b64  	%rd5426, %rd5385, %rd5361;
	and.b64  	%rd5427, %rd5409, %rd5426;
	xor.b64  	%rd5428, %rd5427, %rd5361;
	add.s64 	%rd5429, %rd5137, %rd5337;
	add.s64 	%rd5430, %rd5429, %rd5428;
	add.s64 	%rd5431, %rd5430, %rd5425;
	add.s64 	%rd5432, %rd5431, 2944078676154940804;
	add.s64 	%rd5433, %rd5432, %rd5348;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5420, 36;
	shr.b64 	%rhs, %rd5420, 28;
	add.u64 	%rd5434, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5420, 30;
	shr.b64 	%rhs, %rd5420, 34;
	add.u64 	%rd5435, %lhs, %rhs;
	}
	xor.b64  	%rd5436, %rd5434, %rd5435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5420, 25;
	shr.b64 	%rhs, %rd5420, 39;
	add.u64 	%rd5437, %lhs, %rhs;
	}
	xor.b64  	%rd5438, %rd5436, %rd5437;
	and.b64  	%rd5439, %rd5420, %rd5396;
	xor.b64  	%rd5440, %rd5420, %rd5396;
	and.b64  	%rd5441, %rd5440, %rd5372;
	or.b64  	%rd5442, %rd5441, %rd5439;
	add.s64 	%rd5443, %rd5442, %rd5438;
	add.s64 	%rd5444, %rd5443, %rd5432;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5433, 50;
	shr.b64 	%rhs, %rd5433, 14;
	add.u64 	%rd5445, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5433, 46;
	shr.b64 	%rhs, %rd5433, 18;
	add.u64 	%rd5446, %lhs, %rhs;
	}
	xor.b64  	%rd5447, %rd5445, %rd5446;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5433, 23;
	shr.b64 	%rhs, %rd5433, 41;
	add.u64 	%rd5448, %lhs, %rhs;
	}
	xor.b64  	%rd5449, %rd5447, %rd5448;
	xor.b64  	%rd5450, %rd5409, %rd5385;
	and.b64  	%rd5451, %rd5433, %rd5450;
	xor.b64  	%rd5452, %rd5451, %rd5385;
	add.s64 	%rd5453, %rd5150, %rd5361;
	add.s64 	%rd5454, %rd5453, %rd5452;
	add.s64 	%rd5455, %rd5454, %rd5449;
	add.s64 	%rd5456, %rd5455, 3659926193048069267;
	add.s64 	%rd5457, %rd5456, %rd5372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5444, 36;
	shr.b64 	%rhs, %rd5444, 28;
	add.u64 	%rd5458, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5444, 30;
	shr.b64 	%rhs, %rd5444, 34;
	add.u64 	%rd5459, %lhs, %rhs;
	}
	xor.b64  	%rd5460, %rd5458, %rd5459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5444, 25;
	shr.b64 	%rhs, %rd5444, 39;
	add.u64 	%rd5461, %lhs, %rhs;
	}
	xor.b64  	%rd5462, %rd5460, %rd5461;
	and.b64  	%rd5463, %rd5444, %rd5420;
	xor.b64  	%rd5464, %rd5444, %rd5420;
	and.b64  	%rd5465, %rd5464, %rd5396;
	or.b64  	%rd5466, %rd5465, %rd5463;
	add.s64 	%rd5467, %rd5466, %rd5462;
	add.s64 	%rd5468, %rd5467, %rd5456;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5457, 50;
	shr.b64 	%rhs, %rd5457, 14;
	add.u64 	%rd5469, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5457, 46;
	shr.b64 	%rhs, %rd5457, 18;
	add.u64 	%rd5470, %lhs, %rhs;
	}
	xor.b64  	%rd5471, %rd5469, %rd5470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5457, 23;
	shr.b64 	%rhs, %rd5457, 41;
	add.u64 	%rd5472, %lhs, %rhs;
	}
	xor.b64  	%rd5473, %rd5471, %rd5472;
	xor.b64  	%rd5474, %rd5433, %rd5409;
	and.b64  	%rd5475, %rd5457, %rd5474;
	xor.b64  	%rd5476, %rd5475, %rd5409;
	add.s64 	%rd5477, %rd5163, %rd5385;
	add.s64 	%rd5478, %rd5477, %rd5476;
	add.s64 	%rd5479, %rd5478, %rd5473;
	add.s64 	%rd5480, %rd5479, 4368137639120453308;
	add.s64 	%rd5481, %rd5480, %rd5396;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5468, 36;
	shr.b64 	%rhs, %rd5468, 28;
	add.u64 	%rd5482, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5468, 30;
	shr.b64 	%rhs, %rd5468, 34;
	add.u64 	%rd5483, %lhs, %rhs;
	}
	xor.b64  	%rd5484, %rd5482, %rd5483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5468, 25;
	shr.b64 	%rhs, %rd5468, 39;
	add.u64 	%rd5485, %lhs, %rhs;
	}
	xor.b64  	%rd5486, %rd5484, %rd5485;
	and.b64  	%rd5487, %rd5468, %rd5444;
	xor.b64  	%rd5488, %rd5468, %rd5444;
	and.b64  	%rd5489, %rd5488, %rd5420;
	or.b64  	%rd5490, %rd5489, %rd5487;
	add.s64 	%rd5491, %rd5490, %rd5486;
	add.s64 	%rd5492, %rd5491, %rd5480;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5481, 50;
	shr.b64 	%rhs, %rd5481, 14;
	add.u64 	%rd5493, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5481, 46;
	shr.b64 	%rhs, %rd5481, 18;
	add.u64 	%rd5494, %lhs, %rhs;
	}
	xor.b64  	%rd5495, %rd5493, %rd5494;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5481, 23;
	shr.b64 	%rhs, %rd5481, 41;
	add.u64 	%rd5496, %lhs, %rhs;
	}
	xor.b64  	%rd5497, %rd5495, %rd5496;
	xor.b64  	%rd5498, %rd5457, %rd5433;
	and.b64  	%rd5499, %rd5481, %rd5498;
	xor.b64  	%rd5500, %rd5499, %rd5433;
	add.s64 	%rd5501, %rd5176, %rd5409;
	add.s64 	%rd5502, %rd5501, %rd5500;
	add.s64 	%rd5503, %rd5502, %rd5497;
	add.s64 	%rd5504, %rd5503, 4836135668995329356;
	add.s64 	%rd5505, %rd5504, %rd5420;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5492, 36;
	shr.b64 	%rhs, %rd5492, 28;
	add.u64 	%rd5506, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5492, 30;
	shr.b64 	%rhs, %rd5492, 34;
	add.u64 	%rd5507, %lhs, %rhs;
	}
	xor.b64  	%rd5508, %rd5506, %rd5507;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5492, 25;
	shr.b64 	%rhs, %rd5492, 39;
	add.u64 	%rd5509, %lhs, %rhs;
	}
	xor.b64  	%rd5510, %rd5508, %rd5509;
	and.b64  	%rd5511, %rd5492, %rd5468;
	xor.b64  	%rd5512, %rd5492, %rd5468;
	and.b64  	%rd5513, %rd5512, %rd5444;
	or.b64  	%rd5514, %rd5513, %rd5511;
	add.s64 	%rd5515, %rd5514, %rd5510;
	add.s64 	%rd5516, %rd5515, %rd5504;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5505, 50;
	shr.b64 	%rhs, %rd5505, 14;
	add.u64 	%rd5517, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5505, 46;
	shr.b64 	%rhs, %rd5505, 18;
	add.u64 	%rd5518, %lhs, %rhs;
	}
	xor.b64  	%rd5519, %rd5517, %rd5518;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5505, 23;
	shr.b64 	%rhs, %rd5505, 41;
	add.u64 	%rd5520, %lhs, %rhs;
	}
	xor.b64  	%rd5521, %rd5519, %rd5520;
	xor.b64  	%rd5522, %rd5481, %rd5457;
	and.b64  	%rd5523, %rd5505, %rd5522;
	xor.b64  	%rd5524, %rd5523, %rd5457;
	add.s64 	%rd5525, %rd5189, %rd5433;
	add.s64 	%rd5526, %rd5525, %rd5524;
	add.s64 	%rd5527, %rd5526, %rd5521;
	add.s64 	%rd5528, %rd5527, 5532061633213252278;
	add.s64 	%rd5529, %rd5528, %rd5444;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5516, 36;
	shr.b64 	%rhs, %rd5516, 28;
	add.u64 	%rd5530, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5516, 30;
	shr.b64 	%rhs, %rd5516, 34;
	add.u64 	%rd5531, %lhs, %rhs;
	}
	xor.b64  	%rd5532, %rd5530, %rd5531;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5516, 25;
	shr.b64 	%rhs, %rd5516, 39;
	add.u64 	%rd5533, %lhs, %rhs;
	}
	xor.b64  	%rd5534, %rd5532, %rd5533;
	and.b64  	%rd5535, %rd5516, %rd5492;
	xor.b64  	%rd5536, %rd5516, %rd5492;
	and.b64  	%rd5537, %rd5536, %rd5468;
	or.b64  	%rd5538, %rd5537, %rd5535;
	add.s64 	%rd5539, %rd5538, %rd5534;
	add.s64 	%rd5540, %rd5539, %rd5528;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5529, 50;
	shr.b64 	%rhs, %rd5529, 14;
	add.u64 	%rd5541, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5529, 46;
	shr.b64 	%rhs, %rd5529, 18;
	add.u64 	%rd5542, %lhs, %rhs;
	}
	xor.b64  	%rd5543, %rd5541, %rd5542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5529, 23;
	shr.b64 	%rhs, %rd5529, 41;
	add.u64 	%rd5544, %lhs, %rhs;
	}
	xor.b64  	%rd5545, %rd5543, %rd5544;
	xor.b64  	%rd5546, %rd5505, %rd5481;
	and.b64  	%rd5547, %rd5529, %rd5546;
	xor.b64  	%rd5548, %rd5547, %rd5481;
	add.s64 	%rd5549, %rd5202, %rd5457;
	add.s64 	%rd5550, %rd5549, %rd5548;
	add.s64 	%rd5551, %rd5550, %rd5545;
	add.s64 	%rd5552, %rd5551, 6448918945643986474;
	add.s64 	%rd5553, %rd5552, %rd5468;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5540, 36;
	shr.b64 	%rhs, %rd5540, 28;
	add.u64 	%rd5554, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5540, 30;
	shr.b64 	%rhs, %rd5540, 34;
	add.u64 	%rd5555, %lhs, %rhs;
	}
	xor.b64  	%rd5556, %rd5554, %rd5555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5540, 25;
	shr.b64 	%rhs, %rd5540, 39;
	add.u64 	%rd5557, %lhs, %rhs;
	}
	xor.b64  	%rd5558, %rd5556, %rd5557;
	and.b64  	%rd5559, %rd5540, %rd5516;
	xor.b64  	%rd5560, %rd5540, %rd5516;
	and.b64  	%rd5561, %rd5560, %rd5492;
	or.b64  	%rd5562, %rd5561, %rd5559;
	add.s64 	%rd5563, %rd5562, %rd5558;
	add.s64 	%rd5564, %rd5563, %rd5552;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5553, 50;
	shr.b64 	%rhs, %rd5553, 14;
	add.u64 	%rd5565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5553, 46;
	shr.b64 	%rhs, %rd5553, 18;
	add.u64 	%rd5566, %lhs, %rhs;
	}
	xor.b64  	%rd5567, %rd5565, %rd5566;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5553, 23;
	shr.b64 	%rhs, %rd5553, 41;
	add.u64 	%rd5568, %lhs, %rhs;
	}
	xor.b64  	%rd5569, %rd5567, %rd5568;
	xor.b64  	%rd5570, %rd5529, %rd5505;
	and.b64  	%rd5571, %rd5553, %rd5570;
	xor.b64  	%rd5572, %rd5571, %rd5505;
	add.s64 	%rd5573, %rd5215, %rd5481;
	add.s64 	%rd5574, %rd5573, %rd5572;
	add.s64 	%rd5575, %rd5574, %rd5569;
	add.s64 	%rd5576, %rd5575, 6902733635092675308;
	add.s64 	%rd5577, %rd5576, %rd5492;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5564, 36;
	shr.b64 	%rhs, %rd5564, 28;
	add.u64 	%rd5578, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5564, 30;
	shr.b64 	%rhs, %rd5564, 34;
	add.u64 	%rd5579, %lhs, %rhs;
	}
	xor.b64  	%rd5580, %rd5578, %rd5579;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5564, 25;
	shr.b64 	%rhs, %rd5564, 39;
	add.u64 	%rd5581, %lhs, %rhs;
	}
	xor.b64  	%rd5582, %rd5580, %rd5581;
	and.b64  	%rd5583, %rd5564, %rd5540;
	xor.b64  	%rd5584, %rd5564, %rd5540;
	and.b64  	%rd5585, %rd5584, %rd5516;
	or.b64  	%rd5586, %rd5585, %rd5583;
	add.s64 	%rd5587, %rd5586, %rd5582;
	add.s64 	%rd5588, %rd5587, %rd5576;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5577, 50;
	shr.b64 	%rhs, %rd5577, 14;
	add.u64 	%rd5589, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5577, 46;
	shr.b64 	%rhs, %rd5577, 18;
	add.u64 	%rd5590, %lhs, %rhs;
	}
	xor.b64  	%rd5591, %rd5589, %rd5590;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5577, 23;
	shr.b64 	%rhs, %rd5577, 41;
	add.u64 	%rd5592, %lhs, %rhs;
	}
	xor.b64  	%rd5593, %rd5591, %rd5592;
	xor.b64  	%rd5594, %rd5553, %rd5529;
	and.b64  	%rd5595, %rd5577, %rd5594;
	xor.b64  	%rd5596, %rd5595, %rd5529;
	add.s64 	%rd5597, %rd5228, %rd5505;
	add.s64 	%rd5598, %rd5597, %rd5596;
	add.s64 	%rd5599, %rd5598, %rd5593;
	add.s64 	%rd5600, %rd5599, 7801388544844847127;
	add.s64 	%rd5601, %rd5600, %rd5516;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5588, 36;
	shr.b64 	%rhs, %rd5588, 28;
	add.u64 	%rd5602, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5588, 30;
	shr.b64 	%rhs, %rd5588, 34;
	add.u64 	%rd5603, %lhs, %rhs;
	}
	xor.b64  	%rd5604, %rd5602, %rd5603;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5588, 25;
	shr.b64 	%rhs, %rd5588, 39;
	add.u64 	%rd5605, %lhs, %rhs;
	}
	xor.b64  	%rd5606, %rd5604, %rd5605;
	and.b64  	%rd5607, %rd5588, %rd5564;
	xor.b64  	%rd5608, %rd5588, %rd5564;
	and.b64  	%rd5609, %rd5608, %rd5540;
	or.b64  	%rd5610, %rd5609, %rd5607;
	add.s64 	%rd5611, %rd5610, %rd5606;
	add.s64 	%rd5612, %rd5611, %rd5600;
	add.s64 	%rd11187, %rd11187, %rd5612;
	st.local.u64 	[%rd11164], %rd11187;
	add.s64 	%rd11186, %rd11186, %rd5588;
	st.local.u64 	[%rd11164+8], %rd11186;
	add.s64 	%rd11185, %rd11185, %rd5564;
	st.local.u64 	[%rd11164+16], %rd11185;
	add.s64 	%rd11184, %rd11184, %rd5540;
	st.local.u64 	[%rd11164+24], %rd11184;
	add.s64 	%rd11183, %rd11183, %rd5601;
	st.local.u64 	[%rd11164+32], %rd11183;
	add.s64 	%rd11182, %rd11182, %rd5577;
	st.local.u64 	[%rd11164+40], %rd11182;
	add.s64 	%rd11181, %rd11181, %rd5553;
	st.local.u64 	[%rd11164+48], %rd11181;
	add.s64 	%rd11180, %rd11180, %rd5529;
	st.local.u64 	[%rd11164+56], %rd11180;
	mov.u32 	%r266, 0;
	st.local.v2.u32 	[%rd11164+64], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+72], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+80], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+88], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+96], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+104], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+112], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+120], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+128], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+136], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+144], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+152], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+160], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+168], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+176], {%r266, %r266};
	st.local.v2.u32 	[%rd11164+184], {%r266, %r266};
	mov.u32 	%r267, %r266;
	mov.u32 	%r268, %r266;
	mov.u32 	%r269, %r266;
	mov.u32 	%r270, %r266;
	mov.u32 	%r271, %r266;
	mov.u32 	%r272, %r266;
	mov.u32 	%r273, %r266;
	mov.u32 	%r274, %r266;
	mov.u32 	%r275, %r266;
	mov.u32 	%r276, %r266;
	mov.u32 	%r277, %r266;
	mov.u32 	%r278, %r266;
	mov.u32 	%r279, %r266;
	mov.u32 	%r280, %r266;
	mov.u32 	%r281, %r266;
	mov.u32 	%r282, %r266;
	mov.u32 	%r283, %r266;
	mov.u32 	%r284, %r266;
	mov.u32 	%r285, %r266;
	mov.u32 	%r286, %r266;
	mov.u32 	%r287, %r266;
	mov.u32 	%r288, %r266;
	mov.u32 	%r289, %r266;
	mov.u32 	%r290, %r266;
	mov.u32 	%r291, %r266;
	mov.u32 	%r292, %r266;
	mov.u32 	%r293, %r266;
	mov.u32 	%r294, %r266;
	mov.u32 	%r295, %r266;

$L__BB2_8:
	ld.param.u64 	%rd11163, [m09600_init_param_4];
	mov.b64 	%rd5613, {%r294, %r295};
	mov.b64 	%rd5614, {%r292, %r293};
	mov.b64 	%rd5615, {%r290, %r291};
	mov.b64 	%rd5616, {%r288, %r289};
	mov.b64 	%rd5617, {%r286, %r287};
	mov.b64 	%rd5618, {%r284, %r285};
	mov.b64 	%rd5619, {%r282, %r283};
	mov.b64 	%rd5620, {%r280, %r281};
	mov.b64 	%rd5621, {%r278, %r279};
	mov.b64 	%rd5622, {%r276, %r277};
	mov.b64 	%rd5623, {%r274, %r275};
	mov.b64 	%rd5624, {%r272, %r273};
	mov.b64 	%rd5625, {%r270, %r271};
	mov.b64 	%rd5626, {%r268, %r269};
	mov.b64 	%rd5627, {%r266, %r267};
	mov.u32 	%r263, 0;
	mov.b64 	%rd5628, {%r118, %r263};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11183, 46;
	shr.b64 	%rhs, %rd11183, 18;
	add.u64 	%rd5629, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11183, 50;
	shr.b64 	%rhs, %rd11183, 14;
	add.u64 	%rd5630, %lhs, %rhs;
	}
	xor.b64  	%rd5631, %rd5630, %rd5629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11183, 23;
	shr.b64 	%rhs, %rd11183, 41;
	add.u64 	%rd5632, %lhs, %rhs;
	}
	xor.b64  	%rd5633, %rd5631, %rd5632;
	xor.b64  	%rd5634, %rd11181, %rd11182;
	and.b64  	%rd5635, %rd5634, %rd11183;
	xor.b64  	%rd5636, %rd5635, %rd11181;
	add.s64 	%rd5637, %rd11180, %rd5633;
	add.s64 	%rd5638, %rd5637, %rd5636;
	add.s64 	%rd5639, %rd5638, %rd5613;
	add.s64 	%rd5640, %rd5639, 4794697086780616226;
	add.s64 	%rd5641, %rd5640, %rd11184;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11187, 30;
	shr.b64 	%rhs, %rd11187, 34;
	add.u64 	%rd5642, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11187, 36;
	shr.b64 	%rhs, %rd11187, 28;
	add.u64 	%rd5643, %lhs, %rhs;
	}
	xor.b64  	%rd5644, %rd5643, %rd5642;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11187, 25;
	shr.b64 	%rhs, %rd11187, 39;
	add.u64 	%rd5645, %lhs, %rhs;
	}
	xor.b64  	%rd5646, %rd5644, %rd5645;
	xor.b64  	%rd5647, %rd11186, %rd11187;
	and.b64  	%rd5648, %rd11185, %rd5647;
	and.b64  	%rd5649, %rd11186, %rd11187;
	or.b64  	%rd5650, %rd5648, %rd5649;
	add.s64 	%rd5651, %rd5650, %rd5646;
	add.s64 	%rd5652, %rd5651, %rd5640;
	add.s64 	%rd5653, %rd11181, %rd5614;
	xor.b64  	%rd5654, %rd11182, %rd11183;
	and.b64  	%rd5655, %rd5641, %rd5654;
	xor.b64  	%rd5656, %rd5655, %rd11182;
	add.s64 	%rd5657, %rd5653, %rd5656;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5641, 50;
	shr.b64 	%rhs, %rd5641, 14;
	add.u64 	%rd5658, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5641, 46;
	shr.b64 	%rhs, %rd5641, 18;
	add.u64 	%rd5659, %lhs, %rhs;
	}
	xor.b64  	%rd5660, %rd5658, %rd5659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5641, 23;
	shr.b64 	%rhs, %rd5641, 41;
	add.u64 	%rd5661, %lhs, %rhs;
	}
	xor.b64  	%rd5662, %rd5660, %rd5661;
	add.s64 	%rd5663, %rd5657, %rd5662;
	add.s64 	%rd5664, %rd5663, 8158064640168781261;
	add.s64 	%rd5665, %rd5664, %rd11185;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5652, 36;
	shr.b64 	%rhs, %rd5652, 28;
	add.u64 	%rd5666, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5652, 30;
	shr.b64 	%rhs, %rd5652, 34;
	add.u64 	%rd5667, %lhs, %rhs;
	}
	xor.b64  	%rd5668, %rd5666, %rd5667;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5652, 25;
	shr.b64 	%rhs, %rd5652, 39;
	add.u64 	%rd5669, %lhs, %rhs;
	}
	xor.b64  	%rd5670, %rd5668, %rd5669;
	and.b64  	%rd5671, %rd5652, %rd11187;
	xor.b64  	%rd5672, %rd5652, %rd11187;
	and.b64  	%rd5673, %rd5672, %rd11186;
	or.b64  	%rd5674, %rd5673, %rd5671;
	add.s64 	%rd5675, %rd5674, %rd5670;
	add.s64 	%rd5676, %rd5675, %rd5664;
	add.s64 	%rd5677, %rd11182, %rd5615;
	xor.b64  	%rd5678, %rd5641, %rd11183;
	and.b64  	%rd5679, %rd5665, %rd5678;
	xor.b64  	%rd5680, %rd5679, %rd11183;
	add.s64 	%rd5681, %rd5677, %rd5680;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5665, 50;
	shr.b64 	%rhs, %rd5665, 14;
	add.u64 	%rd5682, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5665, 46;
	shr.b64 	%rhs, %rd5665, 18;
	add.u64 	%rd5683, %lhs, %rhs;
	}
	xor.b64  	%rd5684, %rd5682, %rd5683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5665, 23;
	shr.b64 	%rhs, %rd5665, 41;
	add.u64 	%rd5685, %lhs, %rhs;
	}
	xor.b64  	%rd5686, %rd5684, %rd5685;
	add.s64 	%rd5687, %rd5681, %rd5686;
	add.s64 	%rd5688, %rd5687, -5349999486874862801;
	add.s64 	%rd5689, %rd5688, %rd11186;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5676, 36;
	shr.b64 	%rhs, %rd5676, 28;
	add.u64 	%rd5690, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5676, 30;
	shr.b64 	%rhs, %rd5676, 34;
	add.u64 	%rd5691, %lhs, %rhs;
	}
	xor.b64  	%rd5692, %rd5690, %rd5691;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5676, 25;
	shr.b64 	%rhs, %rd5676, 39;
	add.u64 	%rd5693, %lhs, %rhs;
	}
	xor.b64  	%rd5694, %rd5692, %rd5693;
	and.b64  	%rd5695, %rd5676, %rd5652;
	xor.b64  	%rd5696, %rd5676, %rd5652;
	and.b64  	%rd5697, %rd5696, %rd11187;
	or.b64  	%rd5698, %rd5697, %rd5695;
	add.s64 	%rd5699, %rd5698, %rd5694;
	add.s64 	%rd5700, %rd5699, %rd5688;
	add.s64 	%rd5701, %rd11183, %rd5616;
	xor.b64  	%rd5702, %rd5665, %rd5641;
	and.b64  	%rd5703, %rd5689, %rd5702;
	xor.b64  	%rd5704, %rd5703, %rd5641;
	add.s64 	%rd5705, %rd5701, %rd5704;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5689, 50;
	shr.b64 	%rhs, %rd5689, 14;
	add.u64 	%rd5706, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5689, 46;
	shr.b64 	%rhs, %rd5689, 18;
	add.u64 	%rd5707, %lhs, %rhs;
	}
	xor.b64  	%rd5708, %rd5706, %rd5707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5689, 23;
	shr.b64 	%rhs, %rd5689, 41;
	add.u64 	%rd5709, %lhs, %rhs;
	}
	xor.b64  	%rd5710, %rd5708, %rd5709;
	add.s64 	%rd5711, %rd5705, %rd5710;
	add.s64 	%rd5712, %rd5711, -1606136188198331460;
	add.s64 	%rd5713, %rd5712, %rd11187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5700, 36;
	shr.b64 	%rhs, %rd5700, 28;
	add.u64 	%rd5714, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5700, 30;
	shr.b64 	%rhs, %rd5700, 34;
	add.u64 	%rd5715, %lhs, %rhs;
	}
	xor.b64  	%rd5716, %rd5714, %rd5715;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5700, 25;
	shr.b64 	%rhs, %rd5700, 39;
	add.u64 	%rd5717, %lhs, %rhs;
	}
	xor.b64  	%rd5718, %rd5716, %rd5717;
	and.b64  	%rd5719, %rd5700, %rd5676;
	xor.b64  	%rd5720, %rd5700, %rd5676;
	and.b64  	%rd5721, %rd5720, %rd5652;
	or.b64  	%rd5722, %rd5721, %rd5719;
	add.s64 	%rd5723, %rd5722, %rd5718;
	add.s64 	%rd5724, %rd5723, %rd5712;
	add.s64 	%rd5725, %rd5641, %rd5617;
	xor.b64  	%rd5726, %rd5689, %rd5665;
	and.b64  	%rd5727, %rd5713, %rd5726;
	xor.b64  	%rd5728, %rd5727, %rd5665;
	add.s64 	%rd5729, %rd5725, %rd5728;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5713, 50;
	shr.b64 	%rhs, %rd5713, 14;
	add.u64 	%rd5730, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5713, 46;
	shr.b64 	%rhs, %rd5713, 18;
	add.u64 	%rd5731, %lhs, %rhs;
	}
	xor.b64  	%rd5732, %rd5730, %rd5731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5713, 23;
	shr.b64 	%rhs, %rd5713, 41;
	add.u64 	%rd5733, %lhs, %rhs;
	}
	xor.b64  	%rd5734, %rd5732, %rd5733;
	add.s64 	%rd5735, %rd5729, %rd5734;
	add.s64 	%rd5736, %rd5735, 4131703408338449720;
	add.s64 	%rd5737, %rd5736, %rd5652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5724, 36;
	shr.b64 	%rhs, %rd5724, 28;
	add.u64 	%rd5738, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5724, 30;
	shr.b64 	%rhs, %rd5724, 34;
	add.u64 	%rd5739, %lhs, %rhs;
	}
	xor.b64  	%rd5740, %rd5738, %rd5739;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5724, 25;
	shr.b64 	%rhs, %rd5724, 39;
	add.u64 	%rd5741, %lhs, %rhs;
	}
	xor.b64  	%rd5742, %rd5740, %rd5741;
	and.b64  	%rd5743, %rd5724, %rd5700;
	xor.b64  	%rd5744, %rd5724, %rd5700;
	and.b64  	%rd5745, %rd5744, %rd5676;
	or.b64  	%rd5746, %rd5745, %rd5743;
	add.s64 	%rd5747, %rd5746, %rd5742;
	add.s64 	%rd5748, %rd5747, %rd5736;
	add.s64 	%rd5749, %rd5665, %rd5618;
	xor.b64  	%rd5750, %rd5713, %rd5689;
	and.b64  	%rd5751, %rd5737, %rd5750;
	xor.b64  	%rd5752, %rd5751, %rd5689;
	add.s64 	%rd5753, %rd5749, %rd5752;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5737, 50;
	shr.b64 	%rhs, %rd5737, 14;
	add.u64 	%rd5754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5737, 46;
	shr.b64 	%rhs, %rd5737, 18;
	add.u64 	%rd5755, %lhs, %rhs;
	}
	xor.b64  	%rd5756, %rd5754, %rd5755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5737, 23;
	shr.b64 	%rhs, %rd5737, 41;
	add.u64 	%rd5757, %lhs, %rhs;
	}
	xor.b64  	%rd5758, %rd5756, %rd5757;
	add.s64 	%rd5759, %rd5753, %rd5758;
	add.s64 	%rd5760, %rd5759, 6480981068601479193;
	add.s64 	%rd5761, %rd5760, %rd5676;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5748, 36;
	shr.b64 	%rhs, %rd5748, 28;
	add.u64 	%rd5762, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5748, 30;
	shr.b64 	%rhs, %rd5748, 34;
	add.u64 	%rd5763, %lhs, %rhs;
	}
	xor.b64  	%rd5764, %rd5762, %rd5763;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5748, 25;
	shr.b64 	%rhs, %rd5748, 39;
	add.u64 	%rd5765, %lhs, %rhs;
	}
	xor.b64  	%rd5766, %rd5764, %rd5765;
	and.b64  	%rd5767, %rd5748, %rd5724;
	xor.b64  	%rd5768, %rd5748, %rd5724;
	and.b64  	%rd5769, %rd5768, %rd5700;
	or.b64  	%rd5770, %rd5769, %rd5767;
	add.s64 	%rd5771, %rd5770, %rd5766;
	add.s64 	%rd5772, %rd5771, %rd5760;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5761, 50;
	shr.b64 	%rhs, %rd5761, 14;
	add.u64 	%rd5773, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5761, 46;
	shr.b64 	%rhs, %rd5761, 18;
	add.u64 	%rd5774, %lhs, %rhs;
	}
	xor.b64  	%rd5775, %rd5773, %rd5774;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5761, 23;
	shr.b64 	%rhs, %rd5761, 41;
	add.u64 	%rd5776, %lhs, %rhs;
	}
	xor.b64  	%rd5777, %rd5775, %rd5776;
	xor.b64  	%rd5778, %rd5737, %rd5713;
	and.b64  	%rd5779, %rd5761, %rd5778;
	xor.b64  	%rd5780, %rd5779, %rd5713;
	add.s64 	%rd5781, %rd5619, %rd5689;
	add.s64 	%rd5782, %rd5781, %rd5780;
	add.s64 	%rd5783, %rd5782, %rd5777;
	add.s64 	%rd5784, %rd5783, -7908458776815382629;
	add.s64 	%rd5785, %rd5784, %rd5700;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5772, 36;
	shr.b64 	%rhs, %rd5772, 28;
	add.u64 	%rd5786, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5772, 30;
	shr.b64 	%rhs, %rd5772, 34;
	add.u64 	%rd5787, %lhs, %rhs;
	}
	xor.b64  	%rd5788, %rd5786, %rd5787;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5772, 25;
	shr.b64 	%rhs, %rd5772, 39;
	add.u64 	%rd5789, %lhs, %rhs;
	}
	xor.b64  	%rd5790, %rd5788, %rd5789;
	and.b64  	%rd5791, %rd5772, %rd5748;
	xor.b64  	%rd5792, %rd5772, %rd5748;
	and.b64  	%rd5793, %rd5792, %rd5724;
	or.b64  	%rd5794, %rd5793, %rd5791;
	add.s64 	%rd5795, %rd5794, %rd5790;
	add.s64 	%rd5796, %rd5795, %rd5784;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5785, 50;
	shr.b64 	%rhs, %rd5785, 14;
	add.u64 	%rd5797, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5785, 46;
	shr.b64 	%rhs, %rd5785, 18;
	add.u64 	%rd5798, %lhs, %rhs;
	}
	xor.b64  	%rd5799, %rd5797, %rd5798;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5785, 23;
	shr.b64 	%rhs, %rd5785, 41;
	add.u64 	%rd5800, %lhs, %rhs;
	}
	xor.b64  	%rd5801, %rd5799, %rd5800;
	xor.b64  	%rd5802, %rd5761, %rd5737;
	and.b64  	%rd5803, %rd5785, %rd5802;
	xor.b64  	%rd5804, %rd5803, %rd5737;
	add.s64 	%rd5805, %rd5620, %rd5713;
	add.s64 	%rd5806, %rd5805, %rd5804;
	add.s64 	%rd5807, %rd5806, %rd5801;
	add.s64 	%rd5808, %rd5807, -6116909921290321640;
	add.s64 	%rd5809, %rd5808, %rd5724;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5796, 36;
	shr.b64 	%rhs, %rd5796, 28;
	add.u64 	%rd5810, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5796, 30;
	shr.b64 	%rhs, %rd5796, 34;
	add.u64 	%rd5811, %lhs, %rhs;
	}
	xor.b64  	%rd5812, %rd5810, %rd5811;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5796, 25;
	shr.b64 	%rhs, %rd5796, 39;
	add.u64 	%rd5813, %lhs, %rhs;
	}
	xor.b64  	%rd5814, %rd5812, %rd5813;
	and.b64  	%rd5815, %rd5796, %rd5772;
	xor.b64  	%rd5816, %rd5796, %rd5772;
	and.b64  	%rd5817, %rd5816, %rd5748;
	or.b64  	%rd5818, %rd5817, %rd5815;
	add.s64 	%rd5819, %rd5818, %rd5814;
	add.s64 	%rd5820, %rd5819, %rd5808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5809, 50;
	shr.b64 	%rhs, %rd5809, 14;
	add.u64 	%rd5821, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5809, 46;
	shr.b64 	%rhs, %rd5809, 18;
	add.u64 	%rd5822, %lhs, %rhs;
	}
	xor.b64  	%rd5823, %rd5821, %rd5822;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5809, 23;
	shr.b64 	%rhs, %rd5809, 41;
	add.u64 	%rd5824, %lhs, %rhs;
	}
	xor.b64  	%rd5825, %rd5823, %rd5824;
	xor.b64  	%rd5826, %rd5785, %rd5761;
	and.b64  	%rd5827, %rd5809, %rd5826;
	xor.b64  	%rd5828, %rd5827, %rd5761;
	add.s64 	%rd5829, %rd5621, %rd5737;
	add.s64 	%rd5830, %rd5829, %rd5828;
	add.s64 	%rd5831, %rd5830, %rd5825;
	add.s64 	%rd5832, %rd5831, -2880145864133508542;
	add.s64 	%rd5833, %rd5832, %rd5748;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5820, 36;
	shr.b64 	%rhs, %rd5820, 28;
	add.u64 	%rd5834, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5820, 30;
	shr.b64 	%rhs, %rd5820, 34;
	add.u64 	%rd5835, %lhs, %rhs;
	}
	xor.b64  	%rd5836, %rd5834, %rd5835;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5820, 25;
	shr.b64 	%rhs, %rd5820, 39;
	add.u64 	%rd5837, %lhs, %rhs;
	}
	xor.b64  	%rd5838, %rd5836, %rd5837;
	and.b64  	%rd5839, %rd5820, %rd5796;
	xor.b64  	%rd5840, %rd5820, %rd5796;
	and.b64  	%rd5841, %rd5840, %rd5772;
	or.b64  	%rd5842, %rd5841, %rd5839;
	add.s64 	%rd5843, %rd5842, %rd5838;
	add.s64 	%rd5844, %rd5843, %rd5832;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5833, 50;
	shr.b64 	%rhs, %rd5833, 14;
	add.u64 	%rd5845, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5833, 46;
	shr.b64 	%rhs, %rd5833, 18;
	add.u64 	%rd5846, %lhs, %rhs;
	}
	xor.b64  	%rd5847, %rd5845, %rd5846;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5833, 23;
	shr.b64 	%rhs, %rd5833, 41;
	add.u64 	%rd5848, %lhs, %rhs;
	}
	xor.b64  	%rd5849, %rd5847, %rd5848;
	xor.b64  	%rd5850, %rd5809, %rd5785;
	and.b64  	%rd5851, %rd5833, %rd5850;
	xor.b64  	%rd5852, %rd5851, %rd5785;
	add.s64 	%rd5853, %rd5622, %rd5761;
	add.s64 	%rd5854, %rd5853, %rd5852;
	add.s64 	%rd5855, %rd5854, %rd5849;
	add.s64 	%rd5856, %rd5855, 1334009975649890238;
	add.s64 	%rd5857, %rd5856, %rd5772;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5844, 36;
	shr.b64 	%rhs, %rd5844, 28;
	add.u64 	%rd5858, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5844, 30;
	shr.b64 	%rhs, %rd5844, 34;
	add.u64 	%rd5859, %lhs, %rhs;
	}
	xor.b64  	%rd5860, %rd5858, %rd5859;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5844, 25;
	shr.b64 	%rhs, %rd5844, 39;
	add.u64 	%rd5861, %lhs, %rhs;
	}
	xor.b64  	%rd5862, %rd5860, %rd5861;
	and.b64  	%rd5863, %rd5844, %rd5820;
	xor.b64  	%rd5864, %rd5844, %rd5820;
	and.b64  	%rd5865, %rd5864, %rd5796;
	or.b64  	%rd5866, %rd5865, %rd5863;
	add.s64 	%rd5867, %rd5866, %rd5862;
	add.s64 	%rd5868, %rd5867, %rd5856;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5857, 50;
	shr.b64 	%rhs, %rd5857, 14;
	add.u64 	%rd5869, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5857, 46;
	shr.b64 	%rhs, %rd5857, 18;
	add.u64 	%rd5870, %lhs, %rhs;
	}
	xor.b64  	%rd5871, %rd5869, %rd5870;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5857, 23;
	shr.b64 	%rhs, %rd5857, 41;
	add.u64 	%rd5872, %lhs, %rhs;
	}
	xor.b64  	%rd5873, %rd5871, %rd5872;
	xor.b64  	%rd5874, %rd5833, %rd5809;
	and.b64  	%rd5875, %rd5857, %rd5874;
	xor.b64  	%rd5876, %rd5875, %rd5809;
	add.s64 	%rd5877, %rd5623, %rd5785;
	add.s64 	%rd5878, %rd5877, %rd5876;
	add.s64 	%rd5879, %rd5878, %rd5873;
	add.s64 	%rd5880, %rd5879, 2608012711638119052;
	add.s64 	%rd5881, %rd5880, %rd5796;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5868, 36;
	shr.b64 	%rhs, %rd5868, 28;
	add.u64 	%rd5882, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5868, 30;
	shr.b64 	%rhs, %rd5868, 34;
	add.u64 	%rd5883, %lhs, %rhs;
	}
	xor.b64  	%rd5884, %rd5882, %rd5883;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5868, 25;
	shr.b64 	%rhs, %rd5868, 39;
	add.u64 	%rd5885, %lhs, %rhs;
	}
	xor.b64  	%rd5886, %rd5884, %rd5885;
	and.b64  	%rd5887, %rd5868, %rd5844;
	xor.b64  	%rd5888, %rd5868, %rd5844;
	and.b64  	%rd5889, %rd5888, %rd5820;
	or.b64  	%rd5890, %rd5889, %rd5887;
	add.s64 	%rd5891, %rd5890, %rd5886;
	add.s64 	%rd5892, %rd5891, %rd5880;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5881, 50;
	shr.b64 	%rhs, %rd5881, 14;
	add.u64 	%rd5893, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5881, 46;
	shr.b64 	%rhs, %rd5881, 18;
	add.u64 	%rd5894, %lhs, %rhs;
	}
	xor.b64  	%rd5895, %rd5893, %rd5894;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5881, 23;
	shr.b64 	%rhs, %rd5881, 41;
	add.u64 	%rd5896, %lhs, %rhs;
	}
	xor.b64  	%rd5897, %rd5895, %rd5896;
	xor.b64  	%rd5898, %rd5857, %rd5833;
	and.b64  	%rd5899, %rd5881, %rd5898;
	xor.b64  	%rd5900, %rd5899, %rd5833;
	add.s64 	%rd5901, %rd5624, %rd5809;
	add.s64 	%rd5902, %rd5901, %rd5900;
	add.s64 	%rd5903, %rd5902, %rd5897;
	add.s64 	%rd5904, %rd5903, 6128411473006802146;
	add.s64 	%rd5905, %rd5904, %rd5820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5892, 36;
	shr.b64 	%rhs, %rd5892, 28;
	add.u64 	%rd5906, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5892, 30;
	shr.b64 	%rhs, %rd5892, 34;
	add.u64 	%rd5907, %lhs, %rhs;
	}
	xor.b64  	%rd5908, %rd5906, %rd5907;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5892, 25;
	shr.b64 	%rhs, %rd5892, 39;
	add.u64 	%rd5909, %lhs, %rhs;
	}
	xor.b64  	%rd5910, %rd5908, %rd5909;
	and.b64  	%rd5911, %rd5892, %rd5868;
	xor.b64  	%rd5912, %rd5892, %rd5868;
	and.b64  	%rd5913, %rd5912, %rd5844;
	or.b64  	%rd5914, %rd5913, %rd5911;
	add.s64 	%rd5915, %rd5914, %rd5910;
	add.s64 	%rd5916, %rd5915, %rd5904;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5905, 50;
	shr.b64 	%rhs, %rd5905, 14;
	add.u64 	%rd5917, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5905, 46;
	shr.b64 	%rhs, %rd5905, 18;
	add.u64 	%rd5918, %lhs, %rhs;
	}
	xor.b64  	%rd5919, %rd5917, %rd5918;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5905, 23;
	shr.b64 	%rhs, %rd5905, 41;
	add.u64 	%rd5920, %lhs, %rhs;
	}
	xor.b64  	%rd5921, %rd5919, %rd5920;
	xor.b64  	%rd5922, %rd5881, %rd5857;
	and.b64  	%rd5923, %rd5905, %rd5922;
	xor.b64  	%rd5924, %rd5923, %rd5857;
	add.s64 	%rd5925, %rd5625, %rd5833;
	add.s64 	%rd5926, %rd5925, %rd5924;
	add.s64 	%rd5927, %rd5926, %rd5921;
	add.s64 	%rd5928, %rd5927, 8268148722764581231;
	add.s64 	%rd5929, %rd5928, %rd5844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5916, 36;
	shr.b64 	%rhs, %rd5916, 28;
	add.u64 	%rd5930, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5916, 30;
	shr.b64 	%rhs, %rd5916, 34;
	add.u64 	%rd5931, %lhs, %rhs;
	}
	xor.b64  	%rd5932, %rd5930, %rd5931;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5916, 25;
	shr.b64 	%rhs, %rd5916, 39;
	add.u64 	%rd5933, %lhs, %rhs;
	}
	xor.b64  	%rd5934, %rd5932, %rd5933;
	and.b64  	%rd5935, %rd5916, %rd5892;
	xor.b64  	%rd5936, %rd5916, %rd5892;
	and.b64  	%rd5937, %rd5936, %rd5868;
	or.b64  	%rd5938, %rd5937, %rd5935;
	add.s64 	%rd5939, %rd5938, %rd5934;
	add.s64 	%rd5940, %rd5939, %rd5928;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5929, 50;
	shr.b64 	%rhs, %rd5929, 14;
	add.u64 	%rd5941, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5929, 46;
	shr.b64 	%rhs, %rd5929, 18;
	add.u64 	%rd5942, %lhs, %rhs;
	}
	xor.b64  	%rd5943, %rd5941, %rd5942;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5929, 23;
	shr.b64 	%rhs, %rd5929, 41;
	add.u64 	%rd5944, %lhs, %rhs;
	}
	xor.b64  	%rd5945, %rd5943, %rd5944;
	xor.b64  	%rd5946, %rd5905, %rd5881;
	and.b64  	%rd5947, %rd5929, %rd5946;
	xor.b64  	%rd5948, %rd5947, %rd5881;
	add.s64 	%rd5949, %rd5626, %rd5857;
	add.s64 	%rd5950, %rd5949, %rd5948;
	add.s64 	%rd5951, %rd5950, %rd5945;
	add.s64 	%rd5952, %rd5951, -9160688886553864527;
	add.s64 	%rd5953, %rd5952, %rd5868;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5940, 36;
	shr.b64 	%rhs, %rd5940, 28;
	add.u64 	%rd5954, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5940, 30;
	shr.b64 	%rhs, %rd5940, 34;
	add.u64 	%rd5955, %lhs, %rhs;
	}
	xor.b64  	%rd5956, %rd5954, %rd5955;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5940, 25;
	shr.b64 	%rhs, %rd5940, 39;
	add.u64 	%rd5957, %lhs, %rhs;
	}
	xor.b64  	%rd5958, %rd5956, %rd5957;
	and.b64  	%rd5959, %rd5940, %rd5916;
	xor.b64  	%rd5960, %rd5940, %rd5916;
	and.b64  	%rd5961, %rd5960, %rd5892;
	or.b64  	%rd5962, %rd5961, %rd5959;
	add.s64 	%rd5963, %rd5962, %rd5958;
	add.s64 	%rd5964, %rd5963, %rd5952;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5953, 50;
	shr.b64 	%rhs, %rd5953, 14;
	add.u64 	%rd5965, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5953, 46;
	shr.b64 	%rhs, %rd5953, 18;
	add.u64 	%rd5966, %lhs, %rhs;
	}
	xor.b64  	%rd5967, %rd5965, %rd5966;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5953, 23;
	shr.b64 	%rhs, %rd5953, 41;
	add.u64 	%rd5968, %lhs, %rhs;
	}
	xor.b64  	%rd5969, %rd5967, %rd5968;
	xor.b64  	%rd5970, %rd5929, %rd5905;
	and.b64  	%rd5971, %rd5953, %rd5970;
	xor.b64  	%rd5972, %rd5971, %rd5905;
	add.s64 	%rd5973, %rd5627, %rd5881;
	add.s64 	%rd5974, %rd5973, %rd5972;
	add.s64 	%rd5975, %rd5974, %rd5969;
	add.s64 	%rd5976, %rd5975, -7215885187991268811;
	add.s64 	%rd5977, %rd5976, %rd5892;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5964, 36;
	shr.b64 	%rhs, %rd5964, 28;
	add.u64 	%rd5978, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5964, 30;
	shr.b64 	%rhs, %rd5964, 34;
	add.u64 	%rd5979, %lhs, %rhs;
	}
	xor.b64  	%rd5980, %rd5978, %rd5979;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5964, 25;
	shr.b64 	%rhs, %rd5964, 39;
	add.u64 	%rd5981, %lhs, %rhs;
	}
	xor.b64  	%rd5982, %rd5980, %rd5981;
	and.b64  	%rd5983, %rd5964, %rd5940;
	xor.b64  	%rd5984, %rd5964, %rd5940;
	and.b64  	%rd5985, %rd5984, %rd5916;
	or.b64  	%rd5986, %rd5985, %rd5983;
	add.s64 	%rd5987, %rd5986, %rd5982;
	add.s64 	%rd5988, %rd5987, %rd5976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5977, 50;
	shr.b64 	%rhs, %rd5977, 14;
	add.u64 	%rd5989, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5977, 46;
	shr.b64 	%rhs, %rd5977, 18;
	add.u64 	%rd5990, %lhs, %rhs;
	}
	xor.b64  	%rd5991, %rd5989, %rd5990;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5977, 23;
	shr.b64 	%rhs, %rd5977, 41;
	add.u64 	%rd5992, %lhs, %rhs;
	}
	xor.b64  	%rd5993, %rd5991, %rd5992;
	xor.b64  	%rd5994, %rd5953, %rd5929;
	and.b64  	%rd5995, %rd5977, %rd5994;
	xor.b64  	%rd5996, %rd5995, %rd5929;
	add.s64 	%rd5997, %rd5628, %rd5905;
	add.s64 	%rd5998, %rd5997, %rd5996;
	add.s64 	%rd5999, %rd5998, %rd5993;
	add.s64 	%rd6000, %rd5999, -4495734319001033068;
	add.s64 	%rd6001, %rd6000, %rd5916;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5988, 36;
	shr.b64 	%rhs, %rd5988, 28;
	add.u64 	%rd6002, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5988, 30;
	shr.b64 	%rhs, %rd5988, 34;
	add.u64 	%rd6003, %lhs, %rhs;
	}
	xor.b64  	%rd6004, %rd6002, %rd6003;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5988, 25;
	shr.b64 	%rhs, %rd5988, 39;
	add.u64 	%rd6005, %lhs, %rhs;
	}
	xor.b64  	%rd6006, %rd6004, %rd6005;
	and.b64  	%rd6007, %rd5988, %rd5964;
	xor.b64  	%rd6008, %rd5988, %rd5964;
	and.b64  	%rd6009, %rd6008, %rd5940;
	or.b64  	%rd6010, %rd6009, %rd6007;
	add.s64 	%rd6011, %rd6010, %rd6006;
	add.s64 	%rd6012, %rd6011, %rd6000;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5627, 45;
	shr.b64 	%rhs, %rd5627, 19;
	add.u64 	%rd6013, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5627, 3;
	shr.b64 	%rhs, %rd5627, 61;
	add.u64 	%rd6014, %lhs, %rhs;
	}
	xor.b64  	%rd6015, %rd6013, %rd6014;
	shr.u64 	%rd6016, %rd5627, 6;
	xor.b64  	%rd6017, %rd6015, %rd6016;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5614, 63;
	shr.b64 	%rhs, %rd5614, 1;
	add.u64 	%rd6018, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5614, 56;
	shr.b64 	%rhs, %rd5614, 8;
	add.u64 	%rd6019, %lhs, %rhs;
	}
	xor.b64  	%rd6020, %rd6018, %rd6019;
	shr.u64 	%rd6021, %rd5614, 7;
	xor.b64  	%rd6022, %rd6020, %rd6021;
	add.s64 	%rd6023, %rd6022, %rd5613;
	add.s64 	%rd6024, %rd6023, %rd5622;
	add.s64 	%rd6025, %rd6024, %rd6017;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5628, 45;
	shr.b64 	%rhs, %rd5628, 19;
	add.u64 	%rd6026, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5628, 3;
	shr.b64 	%rhs, %rd5628, 61;
	add.u64 	%rd6027, %lhs, %rhs;
	}
	xor.b64  	%rd6028, %rd6026, %rd6027;
	shr.u64 	%rd6029, %rd5628, 6;
	xor.b64  	%rd6030, %rd6028, %rd6029;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5615, 63;
	shr.b64 	%rhs, %rd5615, 1;
	add.u64 	%rd6031, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5615, 56;
	shr.b64 	%rhs, %rd5615, 8;
	add.u64 	%rd6032, %lhs, %rhs;
	}
	xor.b64  	%rd6033, %rd6031, %rd6032;
	shr.u64 	%rd6034, %rd5615, 7;
	xor.b64  	%rd6035, %rd6033, %rd6034;
	add.s64 	%rd6036, %rd6035, %rd5614;
	add.s64 	%rd6037, %rd6036, %rd5623;
	add.s64 	%rd6038, %rd6037, %rd6030;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6025, 45;
	shr.b64 	%rhs, %rd6025, 19;
	add.u64 	%rd6039, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6025, 3;
	shr.b64 	%rhs, %rd6025, 61;
	add.u64 	%rd6040, %lhs, %rhs;
	}
	xor.b64  	%rd6041, %rd6039, %rd6040;
	shr.u64 	%rd6042, %rd6025, 6;
	xor.b64  	%rd6043, %rd6041, %rd6042;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5616, 63;
	shr.b64 	%rhs, %rd5616, 1;
	add.u64 	%rd6044, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5616, 56;
	shr.b64 	%rhs, %rd5616, 8;
	add.u64 	%rd6045, %lhs, %rhs;
	}
	xor.b64  	%rd6046, %rd6044, %rd6045;
	shr.u64 	%rd6047, %rd5616, 7;
	xor.b64  	%rd6048, %rd6046, %rd6047;
	add.s64 	%rd6049, %rd6048, %rd5615;
	add.s64 	%rd6050, %rd6049, %rd5624;
	add.s64 	%rd6051, %rd6050, %rd6043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6038, 45;
	shr.b64 	%rhs, %rd6038, 19;
	add.u64 	%rd6052, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6038, 3;
	shr.b64 	%rhs, %rd6038, 61;
	add.u64 	%rd6053, %lhs, %rhs;
	}
	xor.b64  	%rd6054, %rd6052, %rd6053;
	shr.u64 	%rd6055, %rd6038, 6;
	xor.b64  	%rd6056, %rd6054, %rd6055;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5617, 63;
	shr.b64 	%rhs, %rd5617, 1;
	add.u64 	%rd6057, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5617, 56;
	shr.b64 	%rhs, %rd5617, 8;
	add.u64 	%rd6058, %lhs, %rhs;
	}
	xor.b64  	%rd6059, %rd6057, %rd6058;
	shr.u64 	%rd6060, %rd5617, 7;
	xor.b64  	%rd6061, %rd6059, %rd6060;
	add.s64 	%rd6062, %rd6061, %rd5616;
	add.s64 	%rd6063, %rd6062, %rd5625;
	add.s64 	%rd6064, %rd6063, %rd6056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6051, 45;
	shr.b64 	%rhs, %rd6051, 19;
	add.u64 	%rd6065, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6051, 3;
	shr.b64 	%rhs, %rd6051, 61;
	add.u64 	%rd6066, %lhs, %rhs;
	}
	xor.b64  	%rd6067, %rd6065, %rd6066;
	shr.u64 	%rd6068, %rd6051, 6;
	xor.b64  	%rd6069, %rd6067, %rd6068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5618, 63;
	shr.b64 	%rhs, %rd5618, 1;
	add.u64 	%rd6070, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5618, 56;
	shr.b64 	%rhs, %rd5618, 8;
	add.u64 	%rd6071, %lhs, %rhs;
	}
	xor.b64  	%rd6072, %rd6070, %rd6071;
	shr.u64 	%rd6073, %rd5618, 7;
	xor.b64  	%rd6074, %rd6072, %rd6073;
	add.s64 	%rd6075, %rd6074, %rd5617;
	add.s64 	%rd6076, %rd6075, %rd5626;
	add.s64 	%rd6077, %rd6076, %rd6069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6064, 45;
	shr.b64 	%rhs, %rd6064, 19;
	add.u64 	%rd6078, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6064, 3;
	shr.b64 	%rhs, %rd6064, 61;
	add.u64 	%rd6079, %lhs, %rhs;
	}
	xor.b64  	%rd6080, %rd6078, %rd6079;
	shr.u64 	%rd6081, %rd6064, 6;
	xor.b64  	%rd6082, %rd6080, %rd6081;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5619, 63;
	shr.b64 	%rhs, %rd5619, 1;
	add.u64 	%rd6083, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5619, 56;
	shr.b64 	%rhs, %rd5619, 8;
	add.u64 	%rd6084, %lhs, %rhs;
	}
	xor.b64  	%rd6085, %rd6083, %rd6084;
	shr.u64 	%rd6086, %rd5619, 7;
	xor.b64  	%rd6087, %rd6085, %rd6086;
	add.s64 	%rd6088, %rd6087, %rd5618;
	add.s64 	%rd6089, %rd6088, %rd5627;
	add.s64 	%rd6090, %rd6089, %rd6082;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6077, 45;
	shr.b64 	%rhs, %rd6077, 19;
	add.u64 	%rd6091, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6077, 3;
	shr.b64 	%rhs, %rd6077, 61;
	add.u64 	%rd6092, %lhs, %rhs;
	}
	xor.b64  	%rd6093, %rd6091, %rd6092;
	shr.u64 	%rd6094, %rd6077, 6;
	xor.b64  	%rd6095, %rd6093, %rd6094;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5620, 63;
	shr.b64 	%rhs, %rd5620, 1;
	add.u64 	%rd6096, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5620, 56;
	shr.b64 	%rhs, %rd5620, 8;
	add.u64 	%rd6097, %lhs, %rhs;
	}
	xor.b64  	%rd6098, %rd6096, %rd6097;
	shr.u64 	%rd6099, %rd5620, 7;
	xor.b64  	%rd6100, %rd6098, %rd6099;
	add.s64 	%rd6101, %rd6100, %rd5619;
	add.s64 	%rd6102, %rd6101, %rd5628;
	add.s64 	%rd6103, %rd6102, %rd6095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6090, 45;
	shr.b64 	%rhs, %rd6090, 19;
	add.u64 	%rd6104, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6090, 3;
	shr.b64 	%rhs, %rd6090, 61;
	add.u64 	%rd6105, %lhs, %rhs;
	}
	xor.b64  	%rd6106, %rd6104, %rd6105;
	shr.u64 	%rd6107, %rd6090, 6;
	xor.b64  	%rd6108, %rd6106, %rd6107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5621, 63;
	shr.b64 	%rhs, %rd5621, 1;
	add.u64 	%rd6109, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5621, 56;
	shr.b64 	%rhs, %rd5621, 8;
	add.u64 	%rd6110, %lhs, %rhs;
	}
	xor.b64  	%rd6111, %rd6109, %rd6110;
	shr.u64 	%rd6112, %rd5621, 7;
	xor.b64  	%rd6113, %rd6111, %rd6112;
	add.s64 	%rd6114, %rd6113, %rd5620;
	add.s64 	%rd6115, %rd6114, %rd6025;
	add.s64 	%rd6116, %rd6115, %rd6108;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6103, 45;
	shr.b64 	%rhs, %rd6103, 19;
	add.u64 	%rd6117, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6103, 3;
	shr.b64 	%rhs, %rd6103, 61;
	add.u64 	%rd6118, %lhs, %rhs;
	}
	xor.b64  	%rd6119, %rd6117, %rd6118;
	shr.u64 	%rd6120, %rd6103, 6;
	xor.b64  	%rd6121, %rd6119, %rd6120;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5622, 63;
	shr.b64 	%rhs, %rd5622, 1;
	add.u64 	%rd6122, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5622, 56;
	shr.b64 	%rhs, %rd5622, 8;
	add.u64 	%rd6123, %lhs, %rhs;
	}
	xor.b64  	%rd6124, %rd6122, %rd6123;
	shr.u64 	%rd6125, %rd5622, 7;
	xor.b64  	%rd6126, %rd6124, %rd6125;
	add.s64 	%rd6127, %rd6126, %rd5621;
	add.s64 	%rd6128, %rd6127, %rd6038;
	add.s64 	%rd6129, %rd6128, %rd6121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6116, 45;
	shr.b64 	%rhs, %rd6116, 19;
	add.u64 	%rd6130, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6116, 3;
	shr.b64 	%rhs, %rd6116, 61;
	add.u64 	%rd6131, %lhs, %rhs;
	}
	xor.b64  	%rd6132, %rd6130, %rd6131;
	shr.u64 	%rd6133, %rd6116, 6;
	xor.b64  	%rd6134, %rd6132, %rd6133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5623, 63;
	shr.b64 	%rhs, %rd5623, 1;
	add.u64 	%rd6135, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5623, 56;
	shr.b64 	%rhs, %rd5623, 8;
	add.u64 	%rd6136, %lhs, %rhs;
	}
	xor.b64  	%rd6137, %rd6135, %rd6136;
	shr.u64 	%rd6138, %rd5623, 7;
	xor.b64  	%rd6139, %rd6137, %rd6138;
	add.s64 	%rd6140, %rd6139, %rd5622;
	add.s64 	%rd6141, %rd6140, %rd6051;
	add.s64 	%rd6142, %rd6141, %rd6134;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6129, 45;
	shr.b64 	%rhs, %rd6129, 19;
	add.u64 	%rd6143, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6129, 3;
	shr.b64 	%rhs, %rd6129, 61;
	add.u64 	%rd6144, %lhs, %rhs;
	}
	xor.b64  	%rd6145, %rd6143, %rd6144;
	shr.u64 	%rd6146, %rd6129, 6;
	xor.b64  	%rd6147, %rd6145, %rd6146;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5624, 63;
	shr.b64 	%rhs, %rd5624, 1;
	add.u64 	%rd6148, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5624, 56;
	shr.b64 	%rhs, %rd5624, 8;
	add.u64 	%rd6149, %lhs, %rhs;
	}
	xor.b64  	%rd6150, %rd6148, %rd6149;
	shr.u64 	%rd6151, %rd5624, 7;
	xor.b64  	%rd6152, %rd6150, %rd6151;
	add.s64 	%rd6153, %rd6152, %rd5623;
	add.s64 	%rd6154, %rd6153, %rd6064;
	add.s64 	%rd6155, %rd6154, %rd6147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6142, 45;
	shr.b64 	%rhs, %rd6142, 19;
	add.u64 	%rd6156, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6142, 3;
	shr.b64 	%rhs, %rd6142, 61;
	add.u64 	%rd6157, %lhs, %rhs;
	}
	xor.b64  	%rd6158, %rd6156, %rd6157;
	shr.u64 	%rd6159, %rd6142, 6;
	xor.b64  	%rd6160, %rd6158, %rd6159;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5625, 63;
	shr.b64 	%rhs, %rd5625, 1;
	add.u64 	%rd6161, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5625, 56;
	shr.b64 	%rhs, %rd5625, 8;
	add.u64 	%rd6162, %lhs, %rhs;
	}
	xor.b64  	%rd6163, %rd6161, %rd6162;
	shr.u64 	%rd6164, %rd5625, 7;
	xor.b64  	%rd6165, %rd6163, %rd6164;
	add.s64 	%rd6166, %rd6165, %rd5624;
	add.s64 	%rd6167, %rd6166, %rd6077;
	add.s64 	%rd6168, %rd6167, %rd6160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6155, 45;
	shr.b64 	%rhs, %rd6155, 19;
	add.u64 	%rd6169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6155, 3;
	shr.b64 	%rhs, %rd6155, 61;
	add.u64 	%rd6170, %lhs, %rhs;
	}
	xor.b64  	%rd6171, %rd6169, %rd6170;
	shr.u64 	%rd6172, %rd6155, 6;
	xor.b64  	%rd6173, %rd6171, %rd6172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5626, 63;
	shr.b64 	%rhs, %rd5626, 1;
	add.u64 	%rd6174, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5626, 56;
	shr.b64 	%rhs, %rd5626, 8;
	add.u64 	%rd6175, %lhs, %rhs;
	}
	xor.b64  	%rd6176, %rd6174, %rd6175;
	shr.u64 	%rd6177, %rd5626, 7;
	xor.b64  	%rd6178, %rd6176, %rd6177;
	add.s64 	%rd6179, %rd6178, %rd5625;
	add.s64 	%rd6180, %rd6179, %rd6090;
	add.s64 	%rd6181, %rd6180, %rd6173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6168, 45;
	shr.b64 	%rhs, %rd6168, 19;
	add.u64 	%rd6182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6168, 3;
	shr.b64 	%rhs, %rd6168, 61;
	add.u64 	%rd6183, %lhs, %rhs;
	}
	xor.b64  	%rd6184, %rd6182, %rd6183;
	shr.u64 	%rd6185, %rd6168, 6;
	xor.b64  	%rd6186, %rd6184, %rd6185;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5627, 63;
	shr.b64 	%rhs, %rd5627, 1;
	add.u64 	%rd6187, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5627, 56;
	shr.b64 	%rhs, %rd5627, 8;
	add.u64 	%rd6188, %lhs, %rhs;
	}
	xor.b64  	%rd6189, %rd6187, %rd6188;
	shr.u64 	%rd6190, %rd5627, 7;
	xor.b64  	%rd6191, %rd6189, %rd6190;
	add.s64 	%rd6192, %rd6191, %rd5626;
	add.s64 	%rd6193, %rd6192, %rd6103;
	add.s64 	%rd6194, %rd6193, %rd6186;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6181, 45;
	shr.b64 	%rhs, %rd6181, 19;
	add.u64 	%rd6195, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6181, 3;
	shr.b64 	%rhs, %rd6181, 61;
	add.u64 	%rd6196, %lhs, %rhs;
	}
	xor.b64  	%rd6197, %rd6195, %rd6196;
	shr.u64 	%rd6198, %rd6181, 6;
	xor.b64  	%rd6199, %rd6197, %rd6198;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5628, 63;
	shr.b64 	%rhs, %rd5628, 1;
	add.u64 	%rd6200, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5628, 56;
	shr.b64 	%rhs, %rd5628, 8;
	add.u64 	%rd6201, %lhs, %rhs;
	}
	xor.b64  	%rd6202, %rd6200, %rd6201;
	shr.u64 	%rd6203, %rd5628, 7;
	xor.b64  	%rd6204, %rd6202, %rd6203;
	add.s64 	%rd6205, %rd6204, %rd5627;
	add.s64 	%rd6206, %rd6205, %rd6116;
	add.s64 	%rd6207, %rd6206, %rd6199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6194, 45;
	shr.b64 	%rhs, %rd6194, 19;
	add.u64 	%rd6208, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6194, 3;
	shr.b64 	%rhs, %rd6194, 61;
	add.u64 	%rd6209, %lhs, %rhs;
	}
	xor.b64  	%rd6210, %rd6208, %rd6209;
	shr.u64 	%rd6211, %rd6194, 6;
	xor.b64  	%rd6212, %rd6210, %rd6211;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6025, 63;
	shr.b64 	%rhs, %rd6025, 1;
	add.u64 	%rd6213, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6025, 56;
	shr.b64 	%rhs, %rd6025, 8;
	add.u64 	%rd6214, %lhs, %rhs;
	}
	xor.b64  	%rd6215, %rd6213, %rd6214;
	shr.u64 	%rd6216, %rd6025, 7;
	xor.b64  	%rd6217, %rd6215, %rd6216;
	add.s64 	%rd6218, %rd6217, %rd5628;
	add.s64 	%rd6219, %rd6218, %rd6129;
	add.s64 	%rd6220, %rd6219, %rd6212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6001, 50;
	shr.b64 	%rhs, %rd6001, 14;
	add.u64 	%rd6221, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6001, 46;
	shr.b64 	%rhs, %rd6001, 18;
	add.u64 	%rd6222, %lhs, %rhs;
	}
	xor.b64  	%rd6223, %rd6221, %rd6222;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6001, 23;
	shr.b64 	%rhs, %rd6001, 41;
	add.u64 	%rd6224, %lhs, %rhs;
	}
	xor.b64  	%rd6225, %rd6223, %rd6224;
	xor.b64  	%rd6226, %rd5977, %rd5953;
	and.b64  	%rd6227, %rd6001, %rd6226;
	xor.b64  	%rd6228, %rd6227, %rd5953;
	add.s64 	%rd6229, %rd6228, %rd5929;
	add.s64 	%rd6230, %rd6229, %rd6225;
	add.s64 	%rd6231, %rd6230, %rd6025;
	add.s64 	%rd6232, %rd6231, -1973867731355612462;
	add.s64 	%rd6233, %rd6232, %rd5940;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6012, 36;
	shr.b64 	%rhs, %rd6012, 28;
	add.u64 	%rd6234, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6012, 30;
	shr.b64 	%rhs, %rd6012, 34;
	add.u64 	%rd6235, %lhs, %rhs;
	}
	xor.b64  	%rd6236, %rd6234, %rd6235;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6012, 25;
	shr.b64 	%rhs, %rd6012, 39;
	add.u64 	%rd6237, %lhs, %rhs;
	}
	xor.b64  	%rd6238, %rd6236, %rd6237;
	and.b64  	%rd6239, %rd6012, %rd5988;
	xor.b64  	%rd6240, %rd6012, %rd5988;
	and.b64  	%rd6241, %rd6240, %rd5964;
	or.b64  	%rd6242, %rd6241, %rd6239;
	add.s64 	%rd6243, %rd6242, %rd6238;
	add.s64 	%rd6244, %rd6243, %rd6232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6233, 50;
	shr.b64 	%rhs, %rd6233, 14;
	add.u64 	%rd6245, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6233, 46;
	shr.b64 	%rhs, %rd6233, 18;
	add.u64 	%rd6246, %lhs, %rhs;
	}
	xor.b64  	%rd6247, %rd6245, %rd6246;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6233, 23;
	shr.b64 	%rhs, %rd6233, 41;
	add.u64 	%rd6248, %lhs, %rhs;
	}
	xor.b64  	%rd6249, %rd6247, %rd6248;
	xor.b64  	%rd6250, %rd6001, %rd5977;
	and.b64  	%rd6251, %rd6233, %rd6250;
	xor.b64  	%rd6252, %rd6251, %rd5977;
	add.s64 	%rd6253, %rd6038, %rd5953;
	add.s64 	%rd6254, %rd6253, %rd6252;
	add.s64 	%rd6255, %rd6254, %rd6249;
	add.s64 	%rd6256, %rd6255, -1171420211273849373;
	add.s64 	%rd6257, %rd6256, %rd5964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6244, 36;
	shr.b64 	%rhs, %rd6244, 28;
	add.u64 	%rd6258, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6244, 30;
	shr.b64 	%rhs, %rd6244, 34;
	add.u64 	%rd6259, %lhs, %rhs;
	}
	xor.b64  	%rd6260, %rd6258, %rd6259;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6244, 25;
	shr.b64 	%rhs, %rd6244, 39;
	add.u64 	%rd6261, %lhs, %rhs;
	}
	xor.b64  	%rd6262, %rd6260, %rd6261;
	and.b64  	%rd6263, %rd6244, %rd6012;
	xor.b64  	%rd6264, %rd6244, %rd6012;
	and.b64  	%rd6265, %rd6264, %rd5988;
	or.b64  	%rd6266, %rd6265, %rd6263;
	add.s64 	%rd6267, %rd6266, %rd6262;
	add.s64 	%rd6268, %rd6267, %rd6256;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6257, 50;
	shr.b64 	%rhs, %rd6257, 14;
	add.u64 	%rd6269, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6257, 46;
	shr.b64 	%rhs, %rd6257, 18;
	add.u64 	%rd6270, %lhs, %rhs;
	}
	xor.b64  	%rd6271, %rd6269, %rd6270;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6257, 23;
	shr.b64 	%rhs, %rd6257, 41;
	add.u64 	%rd6272, %lhs, %rhs;
	}
	xor.b64  	%rd6273, %rd6271, %rd6272;
	xor.b64  	%rd6274, %rd6233, %rd6001;
	and.b64  	%rd6275, %rd6257, %rd6274;
	xor.b64  	%rd6276, %rd6275, %rd6001;
	add.s64 	%rd6277, %rd6051, %rd5977;
	add.s64 	%rd6278, %rd6277, %rd6276;
	add.s64 	%rd6279, %rd6278, %rd6273;
	add.s64 	%rd6280, %rd6279, 1135362057144423861;
	add.s64 	%rd6281, %rd6280, %rd5988;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6268, 36;
	shr.b64 	%rhs, %rd6268, 28;
	add.u64 	%rd6282, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6268, 30;
	shr.b64 	%rhs, %rd6268, 34;
	add.u64 	%rd6283, %lhs, %rhs;
	}
	xor.b64  	%rd6284, %rd6282, %rd6283;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6268, 25;
	shr.b64 	%rhs, %rd6268, 39;
	add.u64 	%rd6285, %lhs, %rhs;
	}
	xor.b64  	%rd6286, %rd6284, %rd6285;
	and.b64  	%rd6287, %rd6268, %rd6244;
	xor.b64  	%rd6288, %rd6268, %rd6244;
	and.b64  	%rd6289, %rd6288, %rd6012;
	or.b64  	%rd6290, %rd6289, %rd6287;
	add.s64 	%rd6291, %rd6290, %rd6286;
	add.s64 	%rd6292, %rd6291, %rd6280;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6281, 50;
	shr.b64 	%rhs, %rd6281, 14;
	add.u64 	%rd6293, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6281, 46;
	shr.b64 	%rhs, %rd6281, 18;
	add.u64 	%rd6294, %lhs, %rhs;
	}
	xor.b64  	%rd6295, %rd6293, %rd6294;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6281, 23;
	shr.b64 	%rhs, %rd6281, 41;
	add.u64 	%rd6296, %lhs, %rhs;
	}
	xor.b64  	%rd6297, %rd6295, %rd6296;
	xor.b64  	%rd6298, %rd6257, %rd6233;
	and.b64  	%rd6299, %rd6281, %rd6298;
	xor.b64  	%rd6300, %rd6299, %rd6233;
	add.s64 	%rd6301, %rd6064, %rd6001;
	add.s64 	%rd6302, %rd6301, %rd6300;
	add.s64 	%rd6303, %rd6302, %rd6297;
	add.s64 	%rd6304, %rd6303, 2597628984639134821;
	add.s64 	%rd6305, %rd6304, %rd6012;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6292, 36;
	shr.b64 	%rhs, %rd6292, 28;
	add.u64 	%rd6306, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6292, 30;
	shr.b64 	%rhs, %rd6292, 34;
	add.u64 	%rd6307, %lhs, %rhs;
	}
	xor.b64  	%rd6308, %rd6306, %rd6307;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6292, 25;
	shr.b64 	%rhs, %rd6292, 39;
	add.u64 	%rd6309, %lhs, %rhs;
	}
	xor.b64  	%rd6310, %rd6308, %rd6309;
	and.b64  	%rd6311, %rd6292, %rd6268;
	xor.b64  	%rd6312, %rd6292, %rd6268;
	and.b64  	%rd6313, %rd6312, %rd6244;
	or.b64  	%rd6314, %rd6313, %rd6311;
	add.s64 	%rd6315, %rd6314, %rd6310;
	add.s64 	%rd6316, %rd6315, %rd6304;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6305, 50;
	shr.b64 	%rhs, %rd6305, 14;
	add.u64 	%rd6317, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6305, 46;
	shr.b64 	%rhs, %rd6305, 18;
	add.u64 	%rd6318, %lhs, %rhs;
	}
	xor.b64  	%rd6319, %rd6317, %rd6318;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6305, 23;
	shr.b64 	%rhs, %rd6305, 41;
	add.u64 	%rd6320, %lhs, %rhs;
	}
	xor.b64  	%rd6321, %rd6319, %rd6320;
	xor.b64  	%rd6322, %rd6281, %rd6257;
	and.b64  	%rd6323, %rd6305, %rd6322;
	xor.b64  	%rd6324, %rd6323, %rd6257;
	add.s64 	%rd6325, %rd6077, %rd6233;
	add.s64 	%rd6326, %rd6325, %rd6324;
	add.s64 	%rd6327, %rd6326, %rd6321;
	add.s64 	%rd6328, %rd6327, 3308224258029322869;
	add.s64 	%rd6329, %rd6328, %rd6244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6316, 36;
	shr.b64 	%rhs, %rd6316, 28;
	add.u64 	%rd6330, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6316, 30;
	shr.b64 	%rhs, %rd6316, 34;
	add.u64 	%rd6331, %lhs, %rhs;
	}
	xor.b64  	%rd6332, %rd6330, %rd6331;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6316, 25;
	shr.b64 	%rhs, %rd6316, 39;
	add.u64 	%rd6333, %lhs, %rhs;
	}
	xor.b64  	%rd6334, %rd6332, %rd6333;
	and.b64  	%rd6335, %rd6316, %rd6292;
	xor.b64  	%rd6336, %rd6316, %rd6292;
	and.b64  	%rd6337, %rd6336, %rd6268;
	or.b64  	%rd6338, %rd6337, %rd6335;
	add.s64 	%rd6339, %rd6338, %rd6334;
	add.s64 	%rd6340, %rd6339, %rd6328;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6329, 50;
	shr.b64 	%rhs, %rd6329, 14;
	add.u64 	%rd6341, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6329, 46;
	shr.b64 	%rhs, %rd6329, 18;
	add.u64 	%rd6342, %lhs, %rhs;
	}
	xor.b64  	%rd6343, %rd6341, %rd6342;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6329, 23;
	shr.b64 	%rhs, %rd6329, 41;
	add.u64 	%rd6344, %lhs, %rhs;
	}
	xor.b64  	%rd6345, %rd6343, %rd6344;
	xor.b64  	%rd6346, %rd6305, %rd6281;
	and.b64  	%rd6347, %rd6329, %rd6346;
	xor.b64  	%rd6348, %rd6347, %rd6281;
	add.s64 	%rd6349, %rd6090, %rd6257;
	add.s64 	%rd6350, %rd6349, %rd6348;
	add.s64 	%rd6351, %rd6350, %rd6345;
	add.s64 	%rd6352, %rd6351, 5365058923640841347;
	add.s64 	%rd6353, %rd6352, %rd6268;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6340, 36;
	shr.b64 	%rhs, %rd6340, 28;
	add.u64 	%rd6354, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6340, 30;
	shr.b64 	%rhs, %rd6340, 34;
	add.u64 	%rd6355, %lhs, %rhs;
	}
	xor.b64  	%rd6356, %rd6354, %rd6355;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6340, 25;
	shr.b64 	%rhs, %rd6340, 39;
	add.u64 	%rd6357, %lhs, %rhs;
	}
	xor.b64  	%rd6358, %rd6356, %rd6357;
	and.b64  	%rd6359, %rd6340, %rd6316;
	xor.b64  	%rd6360, %rd6340, %rd6316;
	and.b64  	%rd6361, %rd6360, %rd6292;
	or.b64  	%rd6362, %rd6361, %rd6359;
	add.s64 	%rd6363, %rd6362, %rd6358;
	add.s64 	%rd6364, %rd6363, %rd6352;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6353, 50;
	shr.b64 	%rhs, %rd6353, 14;
	add.u64 	%rd6365, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6353, 46;
	shr.b64 	%rhs, %rd6353, 18;
	add.u64 	%rd6366, %lhs, %rhs;
	}
	xor.b64  	%rd6367, %rd6365, %rd6366;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6353, 23;
	shr.b64 	%rhs, %rd6353, 41;
	add.u64 	%rd6368, %lhs, %rhs;
	}
	xor.b64  	%rd6369, %rd6367, %rd6368;
	xor.b64  	%rd6370, %rd6329, %rd6305;
	and.b64  	%rd6371, %rd6353, %rd6370;
	xor.b64  	%rd6372, %rd6371, %rd6305;
	add.s64 	%rd6373, %rd6103, %rd6281;
	add.s64 	%rd6374, %rd6373, %rd6372;
	add.s64 	%rd6375, %rd6374, %rd6369;
	add.s64 	%rd6376, %rd6375, 6679025012923562964;
	add.s64 	%rd6377, %rd6376, %rd6292;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6364, 36;
	shr.b64 	%rhs, %rd6364, 28;
	add.u64 	%rd6378, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6364, 30;
	shr.b64 	%rhs, %rd6364, 34;
	add.u64 	%rd6379, %lhs, %rhs;
	}
	xor.b64  	%rd6380, %rd6378, %rd6379;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6364, 25;
	shr.b64 	%rhs, %rd6364, 39;
	add.u64 	%rd6381, %lhs, %rhs;
	}
	xor.b64  	%rd6382, %rd6380, %rd6381;
	and.b64  	%rd6383, %rd6364, %rd6340;
	xor.b64  	%rd6384, %rd6364, %rd6340;
	and.b64  	%rd6385, %rd6384, %rd6316;
	or.b64  	%rd6386, %rd6385, %rd6383;
	add.s64 	%rd6387, %rd6386, %rd6382;
	add.s64 	%rd6388, %rd6387, %rd6376;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6377, 50;
	shr.b64 	%rhs, %rd6377, 14;
	add.u64 	%rd6389, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6377, 46;
	shr.b64 	%rhs, %rd6377, 18;
	add.u64 	%rd6390, %lhs, %rhs;
	}
	xor.b64  	%rd6391, %rd6389, %rd6390;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6377, 23;
	shr.b64 	%rhs, %rd6377, 41;
	add.u64 	%rd6392, %lhs, %rhs;
	}
	xor.b64  	%rd6393, %rd6391, %rd6392;
	xor.b64  	%rd6394, %rd6353, %rd6329;
	and.b64  	%rd6395, %rd6377, %rd6394;
	xor.b64  	%rd6396, %rd6395, %rd6329;
	add.s64 	%rd6397, %rd6116, %rd6305;
	add.s64 	%rd6398, %rd6397, %rd6396;
	add.s64 	%rd6399, %rd6398, %rd6393;
	add.s64 	%rd6400, %rd6399, 8573033837759648693;
	add.s64 	%rd6401, %rd6400, %rd6316;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6388, 36;
	shr.b64 	%rhs, %rd6388, 28;
	add.u64 	%rd6402, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6388, 30;
	shr.b64 	%rhs, %rd6388, 34;
	add.u64 	%rd6403, %lhs, %rhs;
	}
	xor.b64  	%rd6404, %rd6402, %rd6403;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6388, 25;
	shr.b64 	%rhs, %rd6388, 39;
	add.u64 	%rd6405, %lhs, %rhs;
	}
	xor.b64  	%rd6406, %rd6404, %rd6405;
	and.b64  	%rd6407, %rd6388, %rd6364;
	xor.b64  	%rd6408, %rd6388, %rd6364;
	and.b64  	%rd6409, %rd6408, %rd6340;
	or.b64  	%rd6410, %rd6409, %rd6407;
	add.s64 	%rd6411, %rd6410, %rd6406;
	add.s64 	%rd6412, %rd6411, %rd6400;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6401, 50;
	shr.b64 	%rhs, %rd6401, 14;
	add.u64 	%rd6413, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6401, 46;
	shr.b64 	%rhs, %rd6401, 18;
	add.u64 	%rd6414, %lhs, %rhs;
	}
	xor.b64  	%rd6415, %rd6413, %rd6414;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6401, 23;
	shr.b64 	%rhs, %rd6401, 41;
	add.u64 	%rd6416, %lhs, %rhs;
	}
	xor.b64  	%rd6417, %rd6415, %rd6416;
	xor.b64  	%rd6418, %rd6377, %rd6353;
	and.b64  	%rd6419, %rd6401, %rd6418;
	xor.b64  	%rd6420, %rd6419, %rd6353;
	add.s64 	%rd6421, %rd6129, %rd6329;
	add.s64 	%rd6422, %rd6421, %rd6420;
	add.s64 	%rd6423, %rd6422, %rd6417;
	add.s64 	%rd6424, %rd6423, -7476448914759557205;
	add.s64 	%rd6425, %rd6424, %rd6340;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6412, 36;
	shr.b64 	%rhs, %rd6412, 28;
	add.u64 	%rd6426, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6412, 30;
	shr.b64 	%rhs, %rd6412, 34;
	add.u64 	%rd6427, %lhs, %rhs;
	}
	xor.b64  	%rd6428, %rd6426, %rd6427;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6412, 25;
	shr.b64 	%rhs, %rd6412, 39;
	add.u64 	%rd6429, %lhs, %rhs;
	}
	xor.b64  	%rd6430, %rd6428, %rd6429;
	and.b64  	%rd6431, %rd6412, %rd6388;
	xor.b64  	%rd6432, %rd6412, %rd6388;
	and.b64  	%rd6433, %rd6432, %rd6364;
	or.b64  	%rd6434, %rd6433, %rd6431;
	add.s64 	%rd6435, %rd6434, %rd6430;
	add.s64 	%rd6436, %rd6435, %rd6424;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6425, 50;
	shr.b64 	%rhs, %rd6425, 14;
	add.u64 	%rd6437, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6425, 46;
	shr.b64 	%rhs, %rd6425, 18;
	add.u64 	%rd6438, %lhs, %rhs;
	}
	xor.b64  	%rd6439, %rd6437, %rd6438;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6425, 23;
	shr.b64 	%rhs, %rd6425, 41;
	add.u64 	%rd6440, %lhs, %rhs;
	}
	xor.b64  	%rd6441, %rd6439, %rd6440;
	xor.b64  	%rd6442, %rd6401, %rd6377;
	and.b64  	%rd6443, %rd6425, %rd6442;
	xor.b64  	%rd6444, %rd6443, %rd6377;
	add.s64 	%rd6445, %rd6142, %rd6353;
	add.s64 	%rd6446, %rd6445, %rd6444;
	add.s64 	%rd6447, %rd6446, %rd6441;
	add.s64 	%rd6448, %rd6447, -6327057829258317296;
	add.s64 	%rd6449, %rd6448, %rd6364;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6436, 36;
	shr.b64 	%rhs, %rd6436, 28;
	add.u64 	%rd6450, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6436, 30;
	shr.b64 	%rhs, %rd6436, 34;
	add.u64 	%rd6451, %lhs, %rhs;
	}
	xor.b64  	%rd6452, %rd6450, %rd6451;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6436, 25;
	shr.b64 	%rhs, %rd6436, 39;
	add.u64 	%rd6453, %lhs, %rhs;
	}
	xor.b64  	%rd6454, %rd6452, %rd6453;
	and.b64  	%rd6455, %rd6436, %rd6412;
	xor.b64  	%rd6456, %rd6436, %rd6412;
	and.b64  	%rd6457, %rd6456, %rd6388;
	or.b64  	%rd6458, %rd6457, %rd6455;
	add.s64 	%rd6459, %rd6458, %rd6454;
	add.s64 	%rd6460, %rd6459, %rd6448;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6449, 50;
	shr.b64 	%rhs, %rd6449, 14;
	add.u64 	%rd6461, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6449, 46;
	shr.b64 	%rhs, %rd6449, 18;
	add.u64 	%rd6462, %lhs, %rhs;
	}
	xor.b64  	%rd6463, %rd6461, %rd6462;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6449, 23;
	shr.b64 	%rhs, %rd6449, 41;
	add.u64 	%rd6464, %lhs, %rhs;
	}
	xor.b64  	%rd6465, %rd6463, %rd6464;
	xor.b64  	%rd6466, %rd6425, %rd6401;
	and.b64  	%rd6467, %rd6449, %rd6466;
	xor.b64  	%rd6468, %rd6467, %rd6401;
	add.s64 	%rd6469, %rd6155, %rd6377;
	add.s64 	%rd6470, %rd6469, %rd6468;
	add.s64 	%rd6471, %rd6470, %rd6465;
	add.s64 	%rd6472, %rd6471, -5763719355590565569;
	add.s64 	%rd6473, %rd6472, %rd6388;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6460, 36;
	shr.b64 	%rhs, %rd6460, 28;
	add.u64 	%rd6474, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6460, 30;
	shr.b64 	%rhs, %rd6460, 34;
	add.u64 	%rd6475, %lhs, %rhs;
	}
	xor.b64  	%rd6476, %rd6474, %rd6475;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6460, 25;
	shr.b64 	%rhs, %rd6460, 39;
	add.u64 	%rd6477, %lhs, %rhs;
	}
	xor.b64  	%rd6478, %rd6476, %rd6477;
	and.b64  	%rd6479, %rd6460, %rd6436;
	xor.b64  	%rd6480, %rd6460, %rd6436;
	and.b64  	%rd6481, %rd6480, %rd6412;
	or.b64  	%rd6482, %rd6481, %rd6479;
	add.s64 	%rd6483, %rd6482, %rd6478;
	add.s64 	%rd6484, %rd6483, %rd6472;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6473, 50;
	shr.b64 	%rhs, %rd6473, 14;
	add.u64 	%rd6485, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6473, 46;
	shr.b64 	%rhs, %rd6473, 18;
	add.u64 	%rd6486, %lhs, %rhs;
	}
	xor.b64  	%rd6487, %rd6485, %rd6486;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6473, 23;
	shr.b64 	%rhs, %rd6473, 41;
	add.u64 	%rd6488, %lhs, %rhs;
	}
	xor.b64  	%rd6489, %rd6487, %rd6488;
	xor.b64  	%rd6490, %rd6449, %rd6425;
	and.b64  	%rd6491, %rd6473, %rd6490;
	xor.b64  	%rd6492, %rd6491, %rd6425;
	add.s64 	%rd6493, %rd6168, %rd6401;
	add.s64 	%rd6494, %rd6493, %rd6492;
	add.s64 	%rd6495, %rd6494, %rd6489;
	add.s64 	%rd6496, %rd6495, -4658551843659510044;
	add.s64 	%rd6497, %rd6496, %rd6412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6484, 36;
	shr.b64 	%rhs, %rd6484, 28;
	add.u64 	%rd6498, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6484, 30;
	shr.b64 	%rhs, %rd6484, 34;
	add.u64 	%rd6499, %lhs, %rhs;
	}
	xor.b64  	%rd6500, %rd6498, %rd6499;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6484, 25;
	shr.b64 	%rhs, %rd6484, 39;
	add.u64 	%rd6501, %lhs, %rhs;
	}
	xor.b64  	%rd6502, %rd6500, %rd6501;
	and.b64  	%rd6503, %rd6484, %rd6460;
	xor.b64  	%rd6504, %rd6484, %rd6460;
	and.b64  	%rd6505, %rd6504, %rd6436;
	or.b64  	%rd6506, %rd6505, %rd6503;
	add.s64 	%rd6507, %rd6506, %rd6502;
	add.s64 	%rd6508, %rd6507, %rd6496;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6497, 50;
	shr.b64 	%rhs, %rd6497, 14;
	add.u64 	%rd6509, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6497, 46;
	shr.b64 	%rhs, %rd6497, 18;
	add.u64 	%rd6510, %lhs, %rhs;
	}
	xor.b64  	%rd6511, %rd6509, %rd6510;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6497, 23;
	shr.b64 	%rhs, %rd6497, 41;
	add.u64 	%rd6512, %lhs, %rhs;
	}
	xor.b64  	%rd6513, %rd6511, %rd6512;
	xor.b64  	%rd6514, %rd6473, %rd6449;
	and.b64  	%rd6515, %rd6497, %rd6514;
	xor.b64  	%rd6516, %rd6515, %rd6449;
	add.s64 	%rd6517, %rd6181, %rd6425;
	add.s64 	%rd6518, %rd6517, %rd6516;
	add.s64 	%rd6519, %rd6518, %rd6513;
	add.s64 	%rd6520, %rd6519, -4116276920077217854;
	add.s64 	%rd6521, %rd6520, %rd6436;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6508, 36;
	shr.b64 	%rhs, %rd6508, 28;
	add.u64 	%rd6522, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6508, 30;
	shr.b64 	%rhs, %rd6508, 34;
	add.u64 	%rd6523, %lhs, %rhs;
	}
	xor.b64  	%rd6524, %rd6522, %rd6523;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6508, 25;
	shr.b64 	%rhs, %rd6508, 39;
	add.u64 	%rd6525, %lhs, %rhs;
	}
	xor.b64  	%rd6526, %rd6524, %rd6525;
	and.b64  	%rd6527, %rd6508, %rd6484;
	xor.b64  	%rd6528, %rd6508, %rd6484;
	and.b64  	%rd6529, %rd6528, %rd6460;
	or.b64  	%rd6530, %rd6529, %rd6527;
	add.s64 	%rd6531, %rd6530, %rd6526;
	add.s64 	%rd6532, %rd6531, %rd6520;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6521, 50;
	shr.b64 	%rhs, %rd6521, 14;
	add.u64 	%rd6533, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6521, 46;
	shr.b64 	%rhs, %rd6521, 18;
	add.u64 	%rd6534, %lhs, %rhs;
	}
	xor.b64  	%rd6535, %rd6533, %rd6534;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6521, 23;
	shr.b64 	%rhs, %rd6521, 41;
	add.u64 	%rd6536, %lhs, %rhs;
	}
	xor.b64  	%rd6537, %rd6535, %rd6536;
	xor.b64  	%rd6538, %rd6497, %rd6473;
	and.b64  	%rd6539, %rd6521, %rd6538;
	xor.b64  	%rd6540, %rd6539, %rd6473;
	add.s64 	%rd6541, %rd6194, %rd6449;
	add.s64 	%rd6542, %rd6541, %rd6540;
	add.s64 	%rd6543, %rd6542, %rd6537;
	add.s64 	%rd6544, %rd6543, -3051310485924567259;
	add.s64 	%rd6545, %rd6544, %rd6460;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6532, 36;
	shr.b64 	%rhs, %rd6532, 28;
	add.u64 	%rd6546, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6532, 30;
	shr.b64 	%rhs, %rd6532, 34;
	add.u64 	%rd6547, %lhs, %rhs;
	}
	xor.b64  	%rd6548, %rd6546, %rd6547;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6532, 25;
	shr.b64 	%rhs, %rd6532, 39;
	add.u64 	%rd6549, %lhs, %rhs;
	}
	xor.b64  	%rd6550, %rd6548, %rd6549;
	and.b64  	%rd6551, %rd6532, %rd6508;
	xor.b64  	%rd6552, %rd6532, %rd6508;
	and.b64  	%rd6553, %rd6552, %rd6484;
	or.b64  	%rd6554, %rd6553, %rd6551;
	add.s64 	%rd6555, %rd6554, %rd6550;
	add.s64 	%rd6556, %rd6555, %rd6544;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6545, 50;
	shr.b64 	%rhs, %rd6545, 14;
	add.u64 	%rd6557, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6545, 46;
	shr.b64 	%rhs, %rd6545, 18;
	add.u64 	%rd6558, %lhs, %rhs;
	}
	xor.b64  	%rd6559, %rd6557, %rd6558;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6545, 23;
	shr.b64 	%rhs, %rd6545, 41;
	add.u64 	%rd6560, %lhs, %rhs;
	}
	xor.b64  	%rd6561, %rd6559, %rd6560;
	xor.b64  	%rd6562, %rd6521, %rd6497;
	and.b64  	%rd6563, %rd6545, %rd6562;
	xor.b64  	%rd6564, %rd6563, %rd6497;
	add.s64 	%rd6565, %rd6207, %rd6473;
	add.s64 	%rd6566, %rd6565, %rd6564;
	add.s64 	%rd6567, %rd6566, %rd6561;
	add.s64 	%rd6568, %rd6567, 489312712824947311;
	add.s64 	%rd6569, %rd6568, %rd6484;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6556, 36;
	shr.b64 	%rhs, %rd6556, 28;
	add.u64 	%rd6570, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6556, 30;
	shr.b64 	%rhs, %rd6556, 34;
	add.u64 	%rd6571, %lhs, %rhs;
	}
	xor.b64  	%rd6572, %rd6570, %rd6571;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6556, 25;
	shr.b64 	%rhs, %rd6556, 39;
	add.u64 	%rd6573, %lhs, %rhs;
	}
	xor.b64  	%rd6574, %rd6572, %rd6573;
	and.b64  	%rd6575, %rd6556, %rd6532;
	xor.b64  	%rd6576, %rd6556, %rd6532;
	and.b64  	%rd6577, %rd6576, %rd6508;
	or.b64  	%rd6578, %rd6577, %rd6575;
	add.s64 	%rd6579, %rd6578, %rd6574;
	add.s64 	%rd6580, %rd6579, %rd6568;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6569, 50;
	shr.b64 	%rhs, %rd6569, 14;
	add.u64 	%rd6581, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6569, 46;
	shr.b64 	%rhs, %rd6569, 18;
	add.u64 	%rd6582, %lhs, %rhs;
	}
	xor.b64  	%rd6583, %rd6581, %rd6582;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6569, 23;
	shr.b64 	%rhs, %rd6569, 41;
	add.u64 	%rd6584, %lhs, %rhs;
	}
	xor.b64  	%rd6585, %rd6583, %rd6584;
	xor.b64  	%rd6586, %rd6545, %rd6521;
	and.b64  	%rd6587, %rd6569, %rd6586;
	xor.b64  	%rd6588, %rd6587, %rd6521;
	add.s64 	%rd6589, %rd6220, %rd6497;
	add.s64 	%rd6590, %rd6589, %rd6588;
	add.s64 	%rd6591, %rd6590, %rd6585;
	add.s64 	%rd6592, %rd6591, 1452737877330783856;
	add.s64 	%rd6593, %rd6592, %rd6508;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6580, 36;
	shr.b64 	%rhs, %rd6580, 28;
	add.u64 	%rd6594, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6580, 30;
	shr.b64 	%rhs, %rd6580, 34;
	add.u64 	%rd6595, %lhs, %rhs;
	}
	xor.b64  	%rd6596, %rd6594, %rd6595;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6580, 25;
	shr.b64 	%rhs, %rd6580, 39;
	add.u64 	%rd6597, %lhs, %rhs;
	}
	xor.b64  	%rd6598, %rd6596, %rd6597;
	and.b64  	%rd6599, %rd6580, %rd6556;
	xor.b64  	%rd6600, %rd6580, %rd6556;
	and.b64  	%rd6601, %rd6600, %rd6532;
	or.b64  	%rd6602, %rd6601, %rd6599;
	add.s64 	%rd6603, %rd6602, %rd6598;
	add.s64 	%rd6604, %rd6603, %rd6592;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6207, 45;
	shr.b64 	%rhs, %rd6207, 19;
	add.u64 	%rd6605, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6207, 3;
	shr.b64 	%rhs, %rd6207, 61;
	add.u64 	%rd6606, %lhs, %rhs;
	}
	xor.b64  	%rd6607, %rd6605, %rd6606;
	shr.u64 	%rd6608, %rd6207, 6;
	xor.b64  	%rd6609, %rd6607, %rd6608;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6038, 63;
	shr.b64 	%rhs, %rd6038, 1;
	add.u64 	%rd6610, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6038, 56;
	shr.b64 	%rhs, %rd6038, 8;
	add.u64 	%rd6611, %lhs, %rhs;
	}
	xor.b64  	%rd6612, %rd6610, %rd6611;
	shr.u64 	%rd6613, %rd6038, 7;
	xor.b64  	%rd6614, %rd6612, %rd6613;
	add.s64 	%rd6615, %rd6614, %rd6025;
	add.s64 	%rd6616, %rd6615, %rd6142;
	add.s64 	%rd6617, %rd6616, %rd6609;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6220, 45;
	shr.b64 	%rhs, %rd6220, 19;
	add.u64 	%rd6618, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6220, 3;
	shr.b64 	%rhs, %rd6220, 61;
	add.u64 	%rd6619, %lhs, %rhs;
	}
	xor.b64  	%rd6620, %rd6618, %rd6619;
	shr.u64 	%rd6621, %rd6220, 6;
	xor.b64  	%rd6622, %rd6620, %rd6621;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6051, 63;
	shr.b64 	%rhs, %rd6051, 1;
	add.u64 	%rd6623, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6051, 56;
	shr.b64 	%rhs, %rd6051, 8;
	add.u64 	%rd6624, %lhs, %rhs;
	}
	xor.b64  	%rd6625, %rd6623, %rd6624;
	shr.u64 	%rd6626, %rd6051, 7;
	xor.b64  	%rd6627, %rd6625, %rd6626;
	add.s64 	%rd6628, %rd6627, %rd6038;
	add.s64 	%rd6629, %rd6628, %rd6155;
	add.s64 	%rd6630, %rd6629, %rd6622;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6617, 45;
	shr.b64 	%rhs, %rd6617, 19;
	add.u64 	%rd6631, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6617, 3;
	shr.b64 	%rhs, %rd6617, 61;
	add.u64 	%rd6632, %lhs, %rhs;
	}
	xor.b64  	%rd6633, %rd6631, %rd6632;
	shr.u64 	%rd6634, %rd6617, 6;
	xor.b64  	%rd6635, %rd6633, %rd6634;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6064, 63;
	shr.b64 	%rhs, %rd6064, 1;
	add.u64 	%rd6636, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6064, 56;
	shr.b64 	%rhs, %rd6064, 8;
	add.u64 	%rd6637, %lhs, %rhs;
	}
	xor.b64  	%rd6638, %rd6636, %rd6637;
	shr.u64 	%rd6639, %rd6064, 7;
	xor.b64  	%rd6640, %rd6638, %rd6639;
	add.s64 	%rd6641, %rd6640, %rd6051;
	add.s64 	%rd6642, %rd6641, %rd6168;
	add.s64 	%rd6643, %rd6642, %rd6635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6630, 45;
	shr.b64 	%rhs, %rd6630, 19;
	add.u64 	%rd6644, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6630, 3;
	shr.b64 	%rhs, %rd6630, 61;
	add.u64 	%rd6645, %lhs, %rhs;
	}
	xor.b64  	%rd6646, %rd6644, %rd6645;
	shr.u64 	%rd6647, %rd6630, 6;
	xor.b64  	%rd6648, %rd6646, %rd6647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6077, 63;
	shr.b64 	%rhs, %rd6077, 1;
	add.u64 	%rd6649, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6077, 56;
	shr.b64 	%rhs, %rd6077, 8;
	add.u64 	%rd6650, %lhs, %rhs;
	}
	xor.b64  	%rd6651, %rd6649, %rd6650;
	shr.u64 	%rd6652, %rd6077, 7;
	xor.b64  	%rd6653, %rd6651, %rd6652;
	add.s64 	%rd6654, %rd6653, %rd6064;
	add.s64 	%rd6655, %rd6654, %rd6181;
	add.s64 	%rd6656, %rd6655, %rd6648;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6643, 45;
	shr.b64 	%rhs, %rd6643, 19;
	add.u64 	%rd6657, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6643, 3;
	shr.b64 	%rhs, %rd6643, 61;
	add.u64 	%rd6658, %lhs, %rhs;
	}
	xor.b64  	%rd6659, %rd6657, %rd6658;
	shr.u64 	%rd6660, %rd6643, 6;
	xor.b64  	%rd6661, %rd6659, %rd6660;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6090, 63;
	shr.b64 	%rhs, %rd6090, 1;
	add.u64 	%rd6662, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6090, 56;
	shr.b64 	%rhs, %rd6090, 8;
	add.u64 	%rd6663, %lhs, %rhs;
	}
	xor.b64  	%rd6664, %rd6662, %rd6663;
	shr.u64 	%rd6665, %rd6090, 7;
	xor.b64  	%rd6666, %rd6664, %rd6665;
	add.s64 	%rd6667, %rd6666, %rd6077;
	add.s64 	%rd6668, %rd6667, %rd6194;
	add.s64 	%rd6669, %rd6668, %rd6661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6656, 45;
	shr.b64 	%rhs, %rd6656, 19;
	add.u64 	%rd6670, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6656, 3;
	shr.b64 	%rhs, %rd6656, 61;
	add.u64 	%rd6671, %lhs, %rhs;
	}
	xor.b64  	%rd6672, %rd6670, %rd6671;
	shr.u64 	%rd6673, %rd6656, 6;
	xor.b64  	%rd6674, %rd6672, %rd6673;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6103, 63;
	shr.b64 	%rhs, %rd6103, 1;
	add.u64 	%rd6675, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6103, 56;
	shr.b64 	%rhs, %rd6103, 8;
	add.u64 	%rd6676, %lhs, %rhs;
	}
	xor.b64  	%rd6677, %rd6675, %rd6676;
	shr.u64 	%rd6678, %rd6103, 7;
	xor.b64  	%rd6679, %rd6677, %rd6678;
	add.s64 	%rd6680, %rd6679, %rd6090;
	add.s64 	%rd6681, %rd6680, %rd6207;
	add.s64 	%rd6682, %rd6681, %rd6674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6669, 45;
	shr.b64 	%rhs, %rd6669, 19;
	add.u64 	%rd6683, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6669, 3;
	shr.b64 	%rhs, %rd6669, 61;
	add.u64 	%rd6684, %lhs, %rhs;
	}
	xor.b64  	%rd6685, %rd6683, %rd6684;
	shr.u64 	%rd6686, %rd6669, 6;
	xor.b64  	%rd6687, %rd6685, %rd6686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6116, 63;
	shr.b64 	%rhs, %rd6116, 1;
	add.u64 	%rd6688, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6116, 56;
	shr.b64 	%rhs, %rd6116, 8;
	add.u64 	%rd6689, %lhs, %rhs;
	}
	xor.b64  	%rd6690, %rd6688, %rd6689;
	shr.u64 	%rd6691, %rd6116, 7;
	xor.b64  	%rd6692, %rd6690, %rd6691;
	add.s64 	%rd6693, %rd6692, %rd6103;
	add.s64 	%rd6694, %rd6693, %rd6220;
	add.s64 	%rd6695, %rd6694, %rd6687;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6682, 45;
	shr.b64 	%rhs, %rd6682, 19;
	add.u64 	%rd6696, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6682, 3;
	shr.b64 	%rhs, %rd6682, 61;
	add.u64 	%rd6697, %lhs, %rhs;
	}
	xor.b64  	%rd6698, %rd6696, %rd6697;
	shr.u64 	%rd6699, %rd6682, 6;
	xor.b64  	%rd6700, %rd6698, %rd6699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6129, 63;
	shr.b64 	%rhs, %rd6129, 1;
	add.u64 	%rd6701, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6129, 56;
	shr.b64 	%rhs, %rd6129, 8;
	add.u64 	%rd6702, %lhs, %rhs;
	}
	xor.b64  	%rd6703, %rd6701, %rd6702;
	shr.u64 	%rd6704, %rd6129, 7;
	xor.b64  	%rd6705, %rd6703, %rd6704;
	add.s64 	%rd6706, %rd6705, %rd6116;
	add.s64 	%rd6707, %rd6706, %rd6617;
	add.s64 	%rd6708, %rd6707, %rd6700;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6695, 45;
	shr.b64 	%rhs, %rd6695, 19;
	add.u64 	%rd6709, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6695, 3;
	shr.b64 	%rhs, %rd6695, 61;
	add.u64 	%rd6710, %lhs, %rhs;
	}
	xor.b64  	%rd6711, %rd6709, %rd6710;
	shr.u64 	%rd6712, %rd6695, 6;
	xor.b64  	%rd6713, %rd6711, %rd6712;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6142, 63;
	shr.b64 	%rhs, %rd6142, 1;
	add.u64 	%rd6714, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6142, 56;
	shr.b64 	%rhs, %rd6142, 8;
	add.u64 	%rd6715, %lhs, %rhs;
	}
	xor.b64  	%rd6716, %rd6714, %rd6715;
	shr.u64 	%rd6717, %rd6142, 7;
	xor.b64  	%rd6718, %rd6716, %rd6717;
	add.s64 	%rd6719, %rd6718, %rd6129;
	add.s64 	%rd6720, %rd6719, %rd6630;
	add.s64 	%rd6721, %rd6720, %rd6713;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6708, 45;
	shr.b64 	%rhs, %rd6708, 19;
	add.u64 	%rd6722, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6708, 3;
	shr.b64 	%rhs, %rd6708, 61;
	add.u64 	%rd6723, %lhs, %rhs;
	}
	xor.b64  	%rd6724, %rd6722, %rd6723;
	shr.u64 	%rd6725, %rd6708, 6;
	xor.b64  	%rd6726, %rd6724, %rd6725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6155, 63;
	shr.b64 	%rhs, %rd6155, 1;
	add.u64 	%rd6727, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6155, 56;
	shr.b64 	%rhs, %rd6155, 8;
	add.u64 	%rd6728, %lhs, %rhs;
	}
	xor.b64  	%rd6729, %rd6727, %rd6728;
	shr.u64 	%rd6730, %rd6155, 7;
	xor.b64  	%rd6731, %rd6729, %rd6730;
	add.s64 	%rd6732, %rd6731, %rd6142;
	add.s64 	%rd6733, %rd6732, %rd6643;
	add.s64 	%rd6734, %rd6733, %rd6726;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6721, 45;
	shr.b64 	%rhs, %rd6721, 19;
	add.u64 	%rd6735, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6721, 3;
	shr.b64 	%rhs, %rd6721, 61;
	add.u64 	%rd6736, %lhs, %rhs;
	}
	xor.b64  	%rd6737, %rd6735, %rd6736;
	shr.u64 	%rd6738, %rd6721, 6;
	xor.b64  	%rd6739, %rd6737, %rd6738;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6168, 63;
	shr.b64 	%rhs, %rd6168, 1;
	add.u64 	%rd6740, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6168, 56;
	shr.b64 	%rhs, %rd6168, 8;
	add.u64 	%rd6741, %lhs, %rhs;
	}
	xor.b64  	%rd6742, %rd6740, %rd6741;
	shr.u64 	%rd6743, %rd6168, 7;
	xor.b64  	%rd6744, %rd6742, %rd6743;
	add.s64 	%rd6745, %rd6744, %rd6155;
	add.s64 	%rd6746, %rd6745, %rd6656;
	add.s64 	%rd6747, %rd6746, %rd6739;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6734, 45;
	shr.b64 	%rhs, %rd6734, 19;
	add.u64 	%rd6748, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6734, 3;
	shr.b64 	%rhs, %rd6734, 61;
	add.u64 	%rd6749, %lhs, %rhs;
	}
	xor.b64  	%rd6750, %rd6748, %rd6749;
	shr.u64 	%rd6751, %rd6734, 6;
	xor.b64  	%rd6752, %rd6750, %rd6751;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6181, 63;
	shr.b64 	%rhs, %rd6181, 1;
	add.u64 	%rd6753, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6181, 56;
	shr.b64 	%rhs, %rd6181, 8;
	add.u64 	%rd6754, %lhs, %rhs;
	}
	xor.b64  	%rd6755, %rd6753, %rd6754;
	shr.u64 	%rd6756, %rd6181, 7;
	xor.b64  	%rd6757, %rd6755, %rd6756;
	add.s64 	%rd6758, %rd6757, %rd6168;
	add.s64 	%rd6759, %rd6758, %rd6669;
	add.s64 	%rd6760, %rd6759, %rd6752;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6747, 45;
	shr.b64 	%rhs, %rd6747, 19;
	add.u64 	%rd6761, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6747, 3;
	shr.b64 	%rhs, %rd6747, 61;
	add.u64 	%rd6762, %lhs, %rhs;
	}
	xor.b64  	%rd6763, %rd6761, %rd6762;
	shr.u64 	%rd6764, %rd6747, 6;
	xor.b64  	%rd6765, %rd6763, %rd6764;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6194, 63;
	shr.b64 	%rhs, %rd6194, 1;
	add.u64 	%rd6766, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6194, 56;
	shr.b64 	%rhs, %rd6194, 8;
	add.u64 	%rd6767, %lhs, %rhs;
	}
	xor.b64  	%rd6768, %rd6766, %rd6767;
	shr.u64 	%rd6769, %rd6194, 7;
	xor.b64  	%rd6770, %rd6768, %rd6769;
	add.s64 	%rd6771, %rd6770, %rd6181;
	add.s64 	%rd6772, %rd6771, %rd6682;
	add.s64 	%rd6773, %rd6772, %rd6765;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6760, 45;
	shr.b64 	%rhs, %rd6760, 19;
	add.u64 	%rd6774, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6760, 3;
	shr.b64 	%rhs, %rd6760, 61;
	add.u64 	%rd6775, %lhs, %rhs;
	}
	xor.b64  	%rd6776, %rd6774, %rd6775;
	shr.u64 	%rd6777, %rd6760, 6;
	xor.b64  	%rd6778, %rd6776, %rd6777;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6207, 63;
	shr.b64 	%rhs, %rd6207, 1;
	add.u64 	%rd6779, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6207, 56;
	shr.b64 	%rhs, %rd6207, 8;
	add.u64 	%rd6780, %lhs, %rhs;
	}
	xor.b64  	%rd6781, %rd6779, %rd6780;
	shr.u64 	%rd6782, %rd6207, 7;
	xor.b64  	%rd6783, %rd6781, %rd6782;
	add.s64 	%rd6784, %rd6783, %rd6194;
	add.s64 	%rd6785, %rd6784, %rd6695;
	add.s64 	%rd6786, %rd6785, %rd6778;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6773, 45;
	shr.b64 	%rhs, %rd6773, 19;
	add.u64 	%rd6787, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6773, 3;
	shr.b64 	%rhs, %rd6773, 61;
	add.u64 	%rd6788, %lhs, %rhs;
	}
	xor.b64  	%rd6789, %rd6787, %rd6788;
	shr.u64 	%rd6790, %rd6773, 6;
	xor.b64  	%rd6791, %rd6789, %rd6790;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6220, 63;
	shr.b64 	%rhs, %rd6220, 1;
	add.u64 	%rd6792, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6220, 56;
	shr.b64 	%rhs, %rd6220, 8;
	add.u64 	%rd6793, %lhs, %rhs;
	}
	xor.b64  	%rd6794, %rd6792, %rd6793;
	shr.u64 	%rd6795, %rd6220, 7;
	xor.b64  	%rd6796, %rd6794, %rd6795;
	add.s64 	%rd6797, %rd6796, %rd6207;
	add.s64 	%rd6798, %rd6797, %rd6708;
	add.s64 	%rd6799, %rd6798, %rd6791;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6786, 45;
	shr.b64 	%rhs, %rd6786, 19;
	add.u64 	%rd6800, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6786, 3;
	shr.b64 	%rhs, %rd6786, 61;
	add.u64 	%rd6801, %lhs, %rhs;
	}
	xor.b64  	%rd6802, %rd6800, %rd6801;
	shr.u64 	%rd6803, %rd6786, 6;
	xor.b64  	%rd6804, %rd6802, %rd6803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6617, 63;
	shr.b64 	%rhs, %rd6617, 1;
	add.u64 	%rd6805, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6617, 56;
	shr.b64 	%rhs, %rd6617, 8;
	add.u64 	%rd6806, %lhs, %rhs;
	}
	xor.b64  	%rd6807, %rd6805, %rd6806;
	shr.u64 	%rd6808, %rd6617, 7;
	xor.b64  	%rd6809, %rd6807, %rd6808;
	add.s64 	%rd6810, %rd6809, %rd6220;
	add.s64 	%rd6811, %rd6810, %rd6721;
	add.s64 	%rd6812, %rd6811, %rd6804;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6593, 50;
	shr.b64 	%rhs, %rd6593, 14;
	add.u64 	%rd6813, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6593, 46;
	shr.b64 	%rhs, %rd6593, 18;
	add.u64 	%rd6814, %lhs, %rhs;
	}
	xor.b64  	%rd6815, %rd6813, %rd6814;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6593, 23;
	shr.b64 	%rhs, %rd6593, 41;
	add.u64 	%rd6816, %lhs, %rhs;
	}
	xor.b64  	%rd6817, %rd6815, %rd6816;
	xor.b64  	%rd6818, %rd6569, %rd6545;
	and.b64  	%rd6819, %rd6593, %rd6818;
	xor.b64  	%rd6820, %rd6819, %rd6545;
	add.s64 	%rd6821, %rd6820, %rd6521;
	add.s64 	%rd6822, %rd6821, %rd6817;
	add.s64 	%rd6823, %rd6822, %rd6617;
	add.s64 	%rd6824, %rd6823, 2861767655752347644;
	add.s64 	%rd6825, %rd6824, %rd6532;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6604, 36;
	shr.b64 	%rhs, %rd6604, 28;
	add.u64 	%rd6826, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6604, 30;
	shr.b64 	%rhs, %rd6604, 34;
	add.u64 	%rd6827, %lhs, %rhs;
	}
	xor.b64  	%rd6828, %rd6826, %rd6827;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6604, 25;
	shr.b64 	%rhs, %rd6604, 39;
	add.u64 	%rd6829, %lhs, %rhs;
	}
	xor.b64  	%rd6830, %rd6828, %rd6829;
	and.b64  	%rd6831, %rd6604, %rd6580;
	xor.b64  	%rd6832, %rd6604, %rd6580;
	and.b64  	%rd6833, %rd6832, %rd6556;
	or.b64  	%rd6834, %rd6833, %rd6831;
	add.s64 	%rd6835, %rd6834, %rd6830;
	add.s64 	%rd6836, %rd6835, %rd6824;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6825, 50;
	shr.b64 	%rhs, %rd6825, 14;
	add.u64 	%rd6837, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6825, 46;
	shr.b64 	%rhs, %rd6825, 18;
	add.u64 	%rd6838, %lhs, %rhs;
	}
	xor.b64  	%rd6839, %rd6837, %rd6838;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6825, 23;
	shr.b64 	%rhs, %rd6825, 41;
	add.u64 	%rd6840, %lhs, %rhs;
	}
	xor.b64  	%rd6841, %rd6839, %rd6840;
	xor.b64  	%rd6842, %rd6593, %rd6569;
	and.b64  	%rd6843, %rd6825, %rd6842;
	xor.b64  	%rd6844, %rd6843, %rd6569;
	add.s64 	%rd6845, %rd6630, %rd6545;
	add.s64 	%rd6846, %rd6845, %rd6844;
	add.s64 	%rd6847, %rd6846, %rd6841;
	add.s64 	%rd6848, %rd6847, 3322285676063803686;
	add.s64 	%rd6849, %rd6848, %rd6556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6836, 36;
	shr.b64 	%rhs, %rd6836, 28;
	add.u64 	%rd6850, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6836, 30;
	shr.b64 	%rhs, %rd6836, 34;
	add.u64 	%rd6851, %lhs, %rhs;
	}
	xor.b64  	%rd6852, %rd6850, %rd6851;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6836, 25;
	shr.b64 	%rhs, %rd6836, 39;
	add.u64 	%rd6853, %lhs, %rhs;
	}
	xor.b64  	%rd6854, %rd6852, %rd6853;
	and.b64  	%rd6855, %rd6836, %rd6604;
	xor.b64  	%rd6856, %rd6836, %rd6604;
	and.b64  	%rd6857, %rd6856, %rd6580;
	or.b64  	%rd6858, %rd6857, %rd6855;
	add.s64 	%rd6859, %rd6858, %rd6854;
	add.s64 	%rd6860, %rd6859, %rd6848;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6849, 50;
	shr.b64 	%rhs, %rd6849, 14;
	add.u64 	%rd6861, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6849, 46;
	shr.b64 	%rhs, %rd6849, 18;
	add.u64 	%rd6862, %lhs, %rhs;
	}
	xor.b64  	%rd6863, %rd6861, %rd6862;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6849, 23;
	shr.b64 	%rhs, %rd6849, 41;
	add.u64 	%rd6864, %lhs, %rhs;
	}
	xor.b64  	%rd6865, %rd6863, %rd6864;
	xor.b64  	%rd6866, %rd6825, %rd6593;
	and.b64  	%rd6867, %rd6849, %rd6866;
	xor.b64  	%rd6868, %rd6867, %rd6593;
	add.s64 	%rd6869, %rd6643, %rd6569;
	add.s64 	%rd6870, %rd6869, %rd6868;
	add.s64 	%rd6871, %rd6870, %rd6865;
	add.s64 	%rd6872, %rd6871, 5560940570517711597;
	add.s64 	%rd6873, %rd6872, %rd6580;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6860, 36;
	shr.b64 	%rhs, %rd6860, 28;
	add.u64 	%rd6874, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6860, 30;
	shr.b64 	%rhs, %rd6860, 34;
	add.u64 	%rd6875, %lhs, %rhs;
	}
	xor.b64  	%rd6876, %rd6874, %rd6875;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6860, 25;
	shr.b64 	%rhs, %rd6860, 39;
	add.u64 	%rd6877, %lhs, %rhs;
	}
	xor.b64  	%rd6878, %rd6876, %rd6877;
	and.b64  	%rd6879, %rd6860, %rd6836;
	xor.b64  	%rd6880, %rd6860, %rd6836;
	and.b64  	%rd6881, %rd6880, %rd6604;
	or.b64  	%rd6882, %rd6881, %rd6879;
	add.s64 	%rd6883, %rd6882, %rd6878;
	add.s64 	%rd6884, %rd6883, %rd6872;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6873, 50;
	shr.b64 	%rhs, %rd6873, 14;
	add.u64 	%rd6885, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6873, 46;
	shr.b64 	%rhs, %rd6873, 18;
	add.u64 	%rd6886, %lhs, %rhs;
	}
	xor.b64  	%rd6887, %rd6885, %rd6886;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6873, 23;
	shr.b64 	%rhs, %rd6873, 41;
	add.u64 	%rd6888, %lhs, %rhs;
	}
	xor.b64  	%rd6889, %rd6887, %rd6888;
	xor.b64  	%rd6890, %rd6849, %rd6825;
	and.b64  	%rd6891, %rd6873, %rd6890;
	xor.b64  	%rd6892, %rd6891, %rd6825;
	add.s64 	%rd6893, %rd6656, %rd6593;
	add.s64 	%rd6894, %rd6893, %rd6892;
	add.s64 	%rd6895, %rd6894, %rd6889;
	add.s64 	%rd6896, %rd6895, 5996557281743188959;
	add.s64 	%rd6897, %rd6896, %rd6604;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6884, 36;
	shr.b64 	%rhs, %rd6884, 28;
	add.u64 	%rd6898, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6884, 30;
	shr.b64 	%rhs, %rd6884, 34;
	add.u64 	%rd6899, %lhs, %rhs;
	}
	xor.b64  	%rd6900, %rd6898, %rd6899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6884, 25;
	shr.b64 	%rhs, %rd6884, 39;
	add.u64 	%rd6901, %lhs, %rhs;
	}
	xor.b64  	%rd6902, %rd6900, %rd6901;
	and.b64  	%rd6903, %rd6884, %rd6860;
	xor.b64  	%rd6904, %rd6884, %rd6860;
	and.b64  	%rd6905, %rd6904, %rd6836;
	or.b64  	%rd6906, %rd6905, %rd6903;
	add.s64 	%rd6907, %rd6906, %rd6902;
	add.s64 	%rd6908, %rd6907, %rd6896;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6897, 50;
	shr.b64 	%rhs, %rd6897, 14;
	add.u64 	%rd6909, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6897, 46;
	shr.b64 	%rhs, %rd6897, 18;
	add.u64 	%rd6910, %lhs, %rhs;
	}
	xor.b64  	%rd6911, %rd6909, %rd6910;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6897, 23;
	shr.b64 	%rhs, %rd6897, 41;
	add.u64 	%rd6912, %lhs, %rhs;
	}
	xor.b64  	%rd6913, %rd6911, %rd6912;
	xor.b64  	%rd6914, %rd6873, %rd6849;
	and.b64  	%rd6915, %rd6897, %rd6914;
	xor.b64  	%rd6916, %rd6915, %rd6849;
	add.s64 	%rd6917, %rd6669, %rd6825;
	add.s64 	%rd6918, %rd6917, %rd6916;
	add.s64 	%rd6919, %rd6918, %rd6913;
	add.s64 	%rd6920, %rd6919, 7280758554555802590;
	add.s64 	%rd6921, %rd6920, %rd6836;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6908, 36;
	shr.b64 	%rhs, %rd6908, 28;
	add.u64 	%rd6922, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6908, 30;
	shr.b64 	%rhs, %rd6908, 34;
	add.u64 	%rd6923, %lhs, %rhs;
	}
	xor.b64  	%rd6924, %rd6922, %rd6923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6908, 25;
	shr.b64 	%rhs, %rd6908, 39;
	add.u64 	%rd6925, %lhs, %rhs;
	}
	xor.b64  	%rd6926, %rd6924, %rd6925;
	and.b64  	%rd6927, %rd6908, %rd6884;
	xor.b64  	%rd6928, %rd6908, %rd6884;
	and.b64  	%rd6929, %rd6928, %rd6860;
	or.b64  	%rd6930, %rd6929, %rd6927;
	add.s64 	%rd6931, %rd6930, %rd6926;
	add.s64 	%rd6932, %rd6931, %rd6920;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6921, 50;
	shr.b64 	%rhs, %rd6921, 14;
	add.u64 	%rd6933, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6921, 46;
	shr.b64 	%rhs, %rd6921, 18;
	add.u64 	%rd6934, %lhs, %rhs;
	}
	xor.b64  	%rd6935, %rd6933, %rd6934;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6921, 23;
	shr.b64 	%rhs, %rd6921, 41;
	add.u64 	%rd6936, %lhs, %rhs;
	}
	xor.b64  	%rd6937, %rd6935, %rd6936;
	xor.b64  	%rd6938, %rd6897, %rd6873;
	and.b64  	%rd6939, %rd6921, %rd6938;
	xor.b64  	%rd6940, %rd6939, %rd6873;
	add.s64 	%rd6941, %rd6682, %rd6849;
	add.s64 	%rd6942, %rd6941, %rd6940;
	add.s64 	%rd6943, %rd6942, %rd6937;
	add.s64 	%rd6944, %rd6943, 8532644243296465576;
	add.s64 	%rd6945, %rd6944, %rd6860;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6932, 36;
	shr.b64 	%rhs, %rd6932, 28;
	add.u64 	%rd6946, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6932, 30;
	shr.b64 	%rhs, %rd6932, 34;
	add.u64 	%rd6947, %lhs, %rhs;
	}
	xor.b64  	%rd6948, %rd6946, %rd6947;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6932, 25;
	shr.b64 	%rhs, %rd6932, 39;
	add.u64 	%rd6949, %lhs, %rhs;
	}
	xor.b64  	%rd6950, %rd6948, %rd6949;
	and.b64  	%rd6951, %rd6932, %rd6908;
	xor.b64  	%rd6952, %rd6932, %rd6908;
	and.b64  	%rd6953, %rd6952, %rd6884;
	or.b64  	%rd6954, %rd6953, %rd6951;
	add.s64 	%rd6955, %rd6954, %rd6950;
	add.s64 	%rd6956, %rd6955, %rd6944;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6945, 50;
	shr.b64 	%rhs, %rd6945, 14;
	add.u64 	%rd6957, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6945, 46;
	shr.b64 	%rhs, %rd6945, 18;
	add.u64 	%rd6958, %lhs, %rhs;
	}
	xor.b64  	%rd6959, %rd6957, %rd6958;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6945, 23;
	shr.b64 	%rhs, %rd6945, 41;
	add.u64 	%rd6960, %lhs, %rhs;
	}
	xor.b64  	%rd6961, %rd6959, %rd6960;
	xor.b64  	%rd6962, %rd6921, %rd6897;
	and.b64  	%rd6963, %rd6945, %rd6962;
	xor.b64  	%rd6964, %rd6963, %rd6897;
	add.s64 	%rd6965, %rd6695, %rd6873;
	add.s64 	%rd6966, %rd6965, %rd6964;
	add.s64 	%rd6967, %rd6966, %rd6961;
	add.s64 	%rd6968, %rd6967, -9096487096722542874;
	add.s64 	%rd6969, %rd6968, %rd6884;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6956, 36;
	shr.b64 	%rhs, %rd6956, 28;
	add.u64 	%rd6970, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6956, 30;
	shr.b64 	%rhs, %rd6956, 34;
	add.u64 	%rd6971, %lhs, %rhs;
	}
	xor.b64  	%rd6972, %rd6970, %rd6971;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6956, 25;
	shr.b64 	%rhs, %rd6956, 39;
	add.u64 	%rd6973, %lhs, %rhs;
	}
	xor.b64  	%rd6974, %rd6972, %rd6973;
	and.b64  	%rd6975, %rd6956, %rd6932;
	xor.b64  	%rd6976, %rd6956, %rd6932;
	and.b64  	%rd6977, %rd6976, %rd6908;
	or.b64  	%rd6978, %rd6977, %rd6975;
	add.s64 	%rd6979, %rd6978, %rd6974;
	add.s64 	%rd6980, %rd6979, %rd6968;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6969, 50;
	shr.b64 	%rhs, %rd6969, 14;
	add.u64 	%rd6981, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6969, 46;
	shr.b64 	%rhs, %rd6969, 18;
	add.u64 	%rd6982, %lhs, %rhs;
	}
	xor.b64  	%rd6983, %rd6981, %rd6982;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6969, 23;
	shr.b64 	%rhs, %rd6969, 41;
	add.u64 	%rd6984, %lhs, %rhs;
	}
	xor.b64  	%rd6985, %rd6983, %rd6984;
	xor.b64  	%rd6986, %rd6945, %rd6921;
	and.b64  	%rd6987, %rd6969, %rd6986;
	xor.b64  	%rd6988, %rd6987, %rd6921;
	add.s64 	%rd6989, %rd6708, %rd6897;
	add.s64 	%rd6990, %rd6989, %rd6988;
	add.s64 	%rd6991, %rd6990, %rd6985;
	add.s64 	%rd6992, %rd6991, -7894198246740708037;
	add.s64 	%rd6993, %rd6992, %rd6908;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6980, 36;
	shr.b64 	%rhs, %rd6980, 28;
	add.u64 	%rd6994, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6980, 30;
	shr.b64 	%rhs, %rd6980, 34;
	add.u64 	%rd6995, %lhs, %rhs;
	}
	xor.b64  	%rd6996, %rd6994, %rd6995;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6980, 25;
	shr.b64 	%rhs, %rd6980, 39;
	add.u64 	%rd6997, %lhs, %rhs;
	}
	xor.b64  	%rd6998, %rd6996, %rd6997;
	and.b64  	%rd6999, %rd6980, %rd6956;
	xor.b64  	%rd7000, %rd6980, %rd6956;
	and.b64  	%rd7001, %rd7000, %rd6932;
	or.b64  	%rd7002, %rd7001, %rd6999;
	add.s64 	%rd7003, %rd7002, %rd6998;
	add.s64 	%rd7004, %rd7003, %rd6992;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6993, 50;
	shr.b64 	%rhs, %rd6993, 14;
	add.u64 	%rd7005, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6993, 46;
	shr.b64 	%rhs, %rd6993, 18;
	add.u64 	%rd7006, %lhs, %rhs;
	}
	xor.b64  	%rd7007, %rd7005, %rd7006;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6993, 23;
	shr.b64 	%rhs, %rd6993, 41;
	add.u64 	%rd7008, %lhs, %rhs;
	}
	xor.b64  	%rd7009, %rd7007, %rd7008;
	xor.b64  	%rd7010, %rd6969, %rd6945;
	and.b64  	%rd7011, %rd6993, %rd7010;
	xor.b64  	%rd7012, %rd7011, %rd6945;
	add.s64 	%rd7013, %rd6721, %rd6921;
	add.s64 	%rd7014, %rd7013, %rd7012;
	add.s64 	%rd7015, %rd7014, %rd7009;
	add.s64 	%rd7016, %rd7015, -6719396339535248540;
	add.s64 	%rd7017, %rd7016, %rd6932;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7004, 36;
	shr.b64 	%rhs, %rd7004, 28;
	add.u64 	%rd7018, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7004, 30;
	shr.b64 	%rhs, %rd7004, 34;
	add.u64 	%rd7019, %lhs, %rhs;
	}
	xor.b64  	%rd7020, %rd7018, %rd7019;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7004, 25;
	shr.b64 	%rhs, %rd7004, 39;
	add.u64 	%rd7021, %lhs, %rhs;
	}
	xor.b64  	%rd7022, %rd7020, %rd7021;
	and.b64  	%rd7023, %rd7004, %rd6980;
	xor.b64  	%rd7024, %rd7004, %rd6980;
	and.b64  	%rd7025, %rd7024, %rd6956;
	or.b64  	%rd7026, %rd7025, %rd7023;
	add.s64 	%rd7027, %rd7026, %rd7022;
	add.s64 	%rd7028, %rd7027, %rd7016;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7017, 50;
	shr.b64 	%rhs, %rd7017, 14;
	add.u64 	%rd7029, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7017, 46;
	shr.b64 	%rhs, %rd7017, 18;
	add.u64 	%rd7030, %lhs, %rhs;
	}
	xor.b64  	%rd7031, %rd7029, %rd7030;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7017, 23;
	shr.b64 	%rhs, %rd7017, 41;
	add.u64 	%rd7032, %lhs, %rhs;
	}
	xor.b64  	%rd7033, %rd7031, %rd7032;
	xor.b64  	%rd7034, %rd6993, %rd6969;
	and.b64  	%rd7035, %rd7017, %rd7034;
	xor.b64  	%rd7036, %rd7035, %rd6969;
	add.s64 	%rd7037, %rd6734, %rd6945;
	add.s64 	%rd7038, %rd7037, %rd7036;
	add.s64 	%rd7039, %rd7038, %rd7033;
	add.s64 	%rd7040, %rd7039, -6333637450476146687;
	add.s64 	%rd7041, %rd7040, %rd6956;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7028, 36;
	shr.b64 	%rhs, %rd7028, 28;
	add.u64 	%rd7042, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7028, 30;
	shr.b64 	%rhs, %rd7028, 34;
	add.u64 	%rd7043, %lhs, %rhs;
	}
	xor.b64  	%rd7044, %rd7042, %rd7043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7028, 25;
	shr.b64 	%rhs, %rd7028, 39;
	add.u64 	%rd7045, %lhs, %rhs;
	}
	xor.b64  	%rd7046, %rd7044, %rd7045;
	and.b64  	%rd7047, %rd7028, %rd7004;
	xor.b64  	%rd7048, %rd7028, %rd7004;
	and.b64  	%rd7049, %rd7048, %rd6980;
	or.b64  	%rd7050, %rd7049, %rd7047;
	add.s64 	%rd7051, %rd7050, %rd7046;
	add.s64 	%rd7052, %rd7051, %rd7040;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7041, 50;
	shr.b64 	%rhs, %rd7041, 14;
	add.u64 	%rd7053, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7041, 46;
	shr.b64 	%rhs, %rd7041, 18;
	add.u64 	%rd7054, %lhs, %rhs;
	}
	xor.b64  	%rd7055, %rd7053, %rd7054;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7041, 23;
	shr.b64 	%rhs, %rd7041, 41;
	add.u64 	%rd7056, %lhs, %rhs;
	}
	xor.b64  	%rd7057, %rd7055, %rd7056;
	xor.b64  	%rd7058, %rd7017, %rd6993;
	and.b64  	%rd7059, %rd7041, %rd7058;
	xor.b64  	%rd7060, %rd7059, %rd6993;
	add.s64 	%rd7061, %rd6747, %rd6969;
	add.s64 	%rd7062, %rd7061, %rd7060;
	add.s64 	%rd7063, %rd7062, %rd7057;
	add.s64 	%rd7064, %rd7063, -4446306890439682159;
	add.s64 	%rd7065, %rd7064, %rd6980;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7052, 36;
	shr.b64 	%rhs, %rd7052, 28;
	add.u64 	%rd7066, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7052, 30;
	shr.b64 	%rhs, %rd7052, 34;
	add.u64 	%rd7067, %lhs, %rhs;
	}
	xor.b64  	%rd7068, %rd7066, %rd7067;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7052, 25;
	shr.b64 	%rhs, %rd7052, 39;
	add.u64 	%rd7069, %lhs, %rhs;
	}
	xor.b64  	%rd7070, %rd7068, %rd7069;
	and.b64  	%rd7071, %rd7052, %rd7028;
	xor.b64  	%rd7072, %rd7052, %rd7028;
	and.b64  	%rd7073, %rd7072, %rd7004;
	or.b64  	%rd7074, %rd7073, %rd7071;
	add.s64 	%rd7075, %rd7074, %rd7070;
	add.s64 	%rd7076, %rd7075, %rd7064;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7065, 50;
	shr.b64 	%rhs, %rd7065, 14;
	add.u64 	%rd7077, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7065, 46;
	shr.b64 	%rhs, %rd7065, 18;
	add.u64 	%rd7078, %lhs, %rhs;
	}
	xor.b64  	%rd7079, %rd7077, %rd7078;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7065, 23;
	shr.b64 	%rhs, %rd7065, 41;
	add.u64 	%rd7080, %lhs, %rhs;
	}
	xor.b64  	%rd7081, %rd7079, %rd7080;
	xor.b64  	%rd7082, %rd7041, %rd7017;
	and.b64  	%rd7083, %rd7065, %rd7082;
	xor.b64  	%rd7084, %rd7083, %rd7017;
	add.s64 	%rd7085, %rd6760, %rd6993;
	add.s64 	%rd7086, %rd7085, %rd7084;
	add.s64 	%rd7087, %rd7086, %rd7081;
	add.s64 	%rd7088, %rd7087, -4076793802049405392;
	add.s64 	%rd7089, %rd7088, %rd7004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7076, 36;
	shr.b64 	%rhs, %rd7076, 28;
	add.u64 	%rd7090, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7076, 30;
	shr.b64 	%rhs, %rd7076, 34;
	add.u64 	%rd7091, %lhs, %rhs;
	}
	xor.b64  	%rd7092, %rd7090, %rd7091;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7076, 25;
	shr.b64 	%rhs, %rd7076, 39;
	add.u64 	%rd7093, %lhs, %rhs;
	}
	xor.b64  	%rd7094, %rd7092, %rd7093;
	and.b64  	%rd7095, %rd7076, %rd7052;
	xor.b64  	%rd7096, %rd7076, %rd7052;
	and.b64  	%rd7097, %rd7096, %rd7028;
	or.b64  	%rd7098, %rd7097, %rd7095;
	add.s64 	%rd7099, %rd7098, %rd7094;
	add.s64 	%rd7100, %rd7099, %rd7088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7089, 50;
	shr.b64 	%rhs, %rd7089, 14;
	add.u64 	%rd7101, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7089, 46;
	shr.b64 	%rhs, %rd7089, 18;
	add.u64 	%rd7102, %lhs, %rhs;
	}
	xor.b64  	%rd7103, %rd7101, %rd7102;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7089, 23;
	shr.b64 	%rhs, %rd7089, 41;
	add.u64 	%rd7104, %lhs, %rhs;
	}
	xor.b64  	%rd7105, %rd7103, %rd7104;
	xor.b64  	%rd7106, %rd7065, %rd7041;
	and.b64  	%rd7107, %rd7089, %rd7106;
	xor.b64  	%rd7108, %rd7107, %rd7041;
	add.s64 	%rd7109, %rd6773, %rd7017;
	add.s64 	%rd7110, %rd7109, %rd7108;
	add.s64 	%rd7111, %rd7110, %rd7105;
	add.s64 	%rd7112, %rd7111, -3345356375505022440;
	add.s64 	%rd7113, %rd7112, %rd7028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7100, 36;
	shr.b64 	%rhs, %rd7100, 28;
	add.u64 	%rd7114, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7100, 30;
	shr.b64 	%rhs, %rd7100, 34;
	add.u64 	%rd7115, %lhs, %rhs;
	}
	xor.b64  	%rd7116, %rd7114, %rd7115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7100, 25;
	shr.b64 	%rhs, %rd7100, 39;
	add.u64 	%rd7117, %lhs, %rhs;
	}
	xor.b64  	%rd7118, %rd7116, %rd7117;
	and.b64  	%rd7119, %rd7100, %rd7076;
	xor.b64  	%rd7120, %rd7100, %rd7076;
	and.b64  	%rd7121, %rd7120, %rd7052;
	or.b64  	%rd7122, %rd7121, %rd7119;
	add.s64 	%rd7123, %rd7122, %rd7118;
	add.s64 	%rd7124, %rd7123, %rd7112;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7113, 50;
	shr.b64 	%rhs, %rd7113, 14;
	add.u64 	%rd7125, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7113, 46;
	shr.b64 	%rhs, %rd7113, 18;
	add.u64 	%rd7126, %lhs, %rhs;
	}
	xor.b64  	%rd7127, %rd7125, %rd7126;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7113, 23;
	shr.b64 	%rhs, %rd7113, 41;
	add.u64 	%rd7128, %lhs, %rhs;
	}
	xor.b64  	%rd7129, %rd7127, %rd7128;
	xor.b64  	%rd7130, %rd7089, %rd7065;
	and.b64  	%rd7131, %rd7113, %rd7130;
	xor.b64  	%rd7132, %rd7131, %rd7065;
	add.s64 	%rd7133, %rd6786, %rd7041;
	add.s64 	%rd7134, %rd7133, %rd7132;
	add.s64 	%rd7135, %rd7134, %rd7129;
	add.s64 	%rd7136, %rd7135, -2983346525034927856;
	add.s64 	%rd7137, %rd7136, %rd7052;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7124, 36;
	shr.b64 	%rhs, %rd7124, 28;
	add.u64 	%rd7138, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7124, 30;
	shr.b64 	%rhs, %rd7124, 34;
	add.u64 	%rd7139, %lhs, %rhs;
	}
	xor.b64  	%rd7140, %rd7138, %rd7139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7124, 25;
	shr.b64 	%rhs, %rd7124, 39;
	add.u64 	%rd7141, %lhs, %rhs;
	}
	xor.b64  	%rd7142, %rd7140, %rd7141;
	and.b64  	%rd7143, %rd7124, %rd7100;
	xor.b64  	%rd7144, %rd7124, %rd7100;
	and.b64  	%rd7145, %rd7144, %rd7076;
	or.b64  	%rd7146, %rd7145, %rd7143;
	add.s64 	%rd7147, %rd7146, %rd7142;
	add.s64 	%rd7148, %rd7147, %rd7136;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7137, 50;
	shr.b64 	%rhs, %rd7137, 14;
	add.u64 	%rd7149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7137, 46;
	shr.b64 	%rhs, %rd7137, 18;
	add.u64 	%rd7150, %lhs, %rhs;
	}
	xor.b64  	%rd7151, %rd7149, %rd7150;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7137, 23;
	shr.b64 	%rhs, %rd7137, 41;
	add.u64 	%rd7152, %lhs, %rhs;
	}
	xor.b64  	%rd7153, %rd7151, %rd7152;
	xor.b64  	%rd7154, %rd7113, %rd7089;
	and.b64  	%rd7155, %rd7137, %rd7154;
	xor.b64  	%rd7156, %rd7155, %rd7089;
	add.s64 	%rd7157, %rd6799, %rd7065;
	add.s64 	%rd7158, %rd7157, %rd7156;
	add.s64 	%rd7159, %rd7158, %rd7153;
	add.s64 	%rd7160, %rd7159, -860691631967231958;
	add.s64 	%rd7161, %rd7160, %rd7076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7148, 36;
	shr.b64 	%rhs, %rd7148, 28;
	add.u64 	%rd7162, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7148, 30;
	shr.b64 	%rhs, %rd7148, 34;
	add.u64 	%rd7163, %lhs, %rhs;
	}
	xor.b64  	%rd7164, %rd7162, %rd7163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7148, 25;
	shr.b64 	%rhs, %rd7148, 39;
	add.u64 	%rd7165, %lhs, %rhs;
	}
	xor.b64  	%rd7166, %rd7164, %rd7165;
	and.b64  	%rd7167, %rd7148, %rd7124;
	xor.b64  	%rd7168, %rd7148, %rd7124;
	and.b64  	%rd7169, %rd7168, %rd7100;
	or.b64  	%rd7170, %rd7169, %rd7167;
	add.s64 	%rd7171, %rd7170, %rd7166;
	add.s64 	%rd7172, %rd7171, %rd7160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7161, 50;
	shr.b64 	%rhs, %rd7161, 14;
	add.u64 	%rd7173, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7161, 46;
	shr.b64 	%rhs, %rd7161, 18;
	add.u64 	%rd7174, %lhs, %rhs;
	}
	xor.b64  	%rd7175, %rd7173, %rd7174;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7161, 23;
	shr.b64 	%rhs, %rd7161, 41;
	add.u64 	%rd7176, %lhs, %rhs;
	}
	xor.b64  	%rd7177, %rd7175, %rd7176;
	xor.b64  	%rd7178, %rd7137, %rd7113;
	and.b64  	%rd7179, %rd7161, %rd7178;
	xor.b64  	%rd7180, %rd7179, %rd7113;
	add.s64 	%rd7181, %rd6812, %rd7089;
	add.s64 	%rd7182, %rd7181, %rd7180;
	add.s64 	%rd7183, %rd7182, %rd7177;
	add.s64 	%rd7184, %rd7183, 1182934255886127544;
	add.s64 	%rd7185, %rd7184, %rd7100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7172, 36;
	shr.b64 	%rhs, %rd7172, 28;
	add.u64 	%rd7186, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7172, 30;
	shr.b64 	%rhs, %rd7172, 34;
	add.u64 	%rd7187, %lhs, %rhs;
	}
	xor.b64  	%rd7188, %rd7186, %rd7187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7172, 25;
	shr.b64 	%rhs, %rd7172, 39;
	add.u64 	%rd7189, %lhs, %rhs;
	}
	xor.b64  	%rd7190, %rd7188, %rd7189;
	and.b64  	%rd7191, %rd7172, %rd7148;
	xor.b64  	%rd7192, %rd7172, %rd7148;
	and.b64  	%rd7193, %rd7192, %rd7124;
	or.b64  	%rd7194, %rd7193, %rd7191;
	add.s64 	%rd7195, %rd7194, %rd7190;
	add.s64 	%rd7196, %rd7195, %rd7184;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6799, 45;
	shr.b64 	%rhs, %rd6799, 19;
	add.u64 	%rd7197, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6799, 3;
	shr.b64 	%rhs, %rd6799, 61;
	add.u64 	%rd7198, %lhs, %rhs;
	}
	xor.b64  	%rd7199, %rd7197, %rd7198;
	shr.u64 	%rd7200, %rd6799, 6;
	xor.b64  	%rd7201, %rd7199, %rd7200;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6630, 63;
	shr.b64 	%rhs, %rd6630, 1;
	add.u64 	%rd7202, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6630, 56;
	shr.b64 	%rhs, %rd6630, 8;
	add.u64 	%rd7203, %lhs, %rhs;
	}
	xor.b64  	%rd7204, %rd7202, %rd7203;
	shr.u64 	%rd7205, %rd6630, 7;
	xor.b64  	%rd7206, %rd7204, %rd7205;
	add.s64 	%rd7207, %rd7206, %rd6617;
	add.s64 	%rd7208, %rd7207, %rd6734;
	add.s64 	%rd7209, %rd7208, %rd7201;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6812, 45;
	shr.b64 	%rhs, %rd6812, 19;
	add.u64 	%rd7210, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6812, 3;
	shr.b64 	%rhs, %rd6812, 61;
	add.u64 	%rd7211, %lhs, %rhs;
	}
	xor.b64  	%rd7212, %rd7210, %rd7211;
	shr.u64 	%rd7213, %rd6812, 6;
	xor.b64  	%rd7214, %rd7212, %rd7213;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6643, 63;
	shr.b64 	%rhs, %rd6643, 1;
	add.u64 	%rd7215, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6643, 56;
	shr.b64 	%rhs, %rd6643, 8;
	add.u64 	%rd7216, %lhs, %rhs;
	}
	xor.b64  	%rd7217, %rd7215, %rd7216;
	shr.u64 	%rd7218, %rd6643, 7;
	xor.b64  	%rd7219, %rd7217, %rd7218;
	add.s64 	%rd7220, %rd7219, %rd6630;
	add.s64 	%rd7221, %rd7220, %rd6747;
	add.s64 	%rd7222, %rd7221, %rd7214;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7209, 45;
	shr.b64 	%rhs, %rd7209, 19;
	add.u64 	%rd7223, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7209, 3;
	shr.b64 	%rhs, %rd7209, 61;
	add.u64 	%rd7224, %lhs, %rhs;
	}
	xor.b64  	%rd7225, %rd7223, %rd7224;
	shr.u64 	%rd7226, %rd7209, 6;
	xor.b64  	%rd7227, %rd7225, %rd7226;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6656, 63;
	shr.b64 	%rhs, %rd6656, 1;
	add.u64 	%rd7228, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6656, 56;
	shr.b64 	%rhs, %rd6656, 8;
	add.u64 	%rd7229, %lhs, %rhs;
	}
	xor.b64  	%rd7230, %rd7228, %rd7229;
	shr.u64 	%rd7231, %rd6656, 7;
	xor.b64  	%rd7232, %rd7230, %rd7231;
	add.s64 	%rd7233, %rd7232, %rd6643;
	add.s64 	%rd7234, %rd7233, %rd6760;
	add.s64 	%rd7235, %rd7234, %rd7227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7222, 45;
	shr.b64 	%rhs, %rd7222, 19;
	add.u64 	%rd7236, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7222, 3;
	shr.b64 	%rhs, %rd7222, 61;
	add.u64 	%rd7237, %lhs, %rhs;
	}
	xor.b64  	%rd7238, %rd7236, %rd7237;
	shr.u64 	%rd7239, %rd7222, 6;
	xor.b64  	%rd7240, %rd7238, %rd7239;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6669, 63;
	shr.b64 	%rhs, %rd6669, 1;
	add.u64 	%rd7241, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6669, 56;
	shr.b64 	%rhs, %rd6669, 8;
	add.u64 	%rd7242, %lhs, %rhs;
	}
	xor.b64  	%rd7243, %rd7241, %rd7242;
	shr.u64 	%rd7244, %rd6669, 7;
	xor.b64  	%rd7245, %rd7243, %rd7244;
	add.s64 	%rd7246, %rd7245, %rd6656;
	add.s64 	%rd7247, %rd7246, %rd6773;
	add.s64 	%rd7248, %rd7247, %rd7240;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7235, 45;
	shr.b64 	%rhs, %rd7235, 19;
	add.u64 	%rd7249, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7235, 3;
	shr.b64 	%rhs, %rd7235, 61;
	add.u64 	%rd7250, %lhs, %rhs;
	}
	xor.b64  	%rd7251, %rd7249, %rd7250;
	shr.u64 	%rd7252, %rd7235, 6;
	xor.b64  	%rd7253, %rd7251, %rd7252;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6682, 63;
	shr.b64 	%rhs, %rd6682, 1;
	add.u64 	%rd7254, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6682, 56;
	shr.b64 	%rhs, %rd6682, 8;
	add.u64 	%rd7255, %lhs, %rhs;
	}
	xor.b64  	%rd7256, %rd7254, %rd7255;
	shr.u64 	%rd7257, %rd6682, 7;
	xor.b64  	%rd7258, %rd7256, %rd7257;
	add.s64 	%rd7259, %rd7258, %rd6669;
	add.s64 	%rd7260, %rd7259, %rd6786;
	add.s64 	%rd7261, %rd7260, %rd7253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7248, 45;
	shr.b64 	%rhs, %rd7248, 19;
	add.u64 	%rd7262, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7248, 3;
	shr.b64 	%rhs, %rd7248, 61;
	add.u64 	%rd7263, %lhs, %rhs;
	}
	xor.b64  	%rd7264, %rd7262, %rd7263;
	shr.u64 	%rd7265, %rd7248, 6;
	xor.b64  	%rd7266, %rd7264, %rd7265;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6695, 63;
	shr.b64 	%rhs, %rd6695, 1;
	add.u64 	%rd7267, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6695, 56;
	shr.b64 	%rhs, %rd6695, 8;
	add.u64 	%rd7268, %lhs, %rhs;
	}
	xor.b64  	%rd7269, %rd7267, %rd7268;
	shr.u64 	%rd7270, %rd6695, 7;
	xor.b64  	%rd7271, %rd7269, %rd7270;
	add.s64 	%rd7272, %rd7271, %rd6682;
	add.s64 	%rd7273, %rd7272, %rd6799;
	add.s64 	%rd7274, %rd7273, %rd7266;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7261, 45;
	shr.b64 	%rhs, %rd7261, 19;
	add.u64 	%rd7275, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7261, 3;
	shr.b64 	%rhs, %rd7261, 61;
	add.u64 	%rd7276, %lhs, %rhs;
	}
	xor.b64  	%rd7277, %rd7275, %rd7276;
	shr.u64 	%rd7278, %rd7261, 6;
	xor.b64  	%rd7279, %rd7277, %rd7278;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6708, 63;
	shr.b64 	%rhs, %rd6708, 1;
	add.u64 	%rd7280, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6708, 56;
	shr.b64 	%rhs, %rd6708, 8;
	add.u64 	%rd7281, %lhs, %rhs;
	}
	xor.b64  	%rd7282, %rd7280, %rd7281;
	shr.u64 	%rd7283, %rd6708, 7;
	xor.b64  	%rd7284, %rd7282, %rd7283;
	add.s64 	%rd7285, %rd7284, %rd6695;
	add.s64 	%rd7286, %rd7285, %rd6812;
	add.s64 	%rd7287, %rd7286, %rd7279;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7274, 45;
	shr.b64 	%rhs, %rd7274, 19;
	add.u64 	%rd7288, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7274, 3;
	shr.b64 	%rhs, %rd7274, 61;
	add.u64 	%rd7289, %lhs, %rhs;
	}
	xor.b64  	%rd7290, %rd7288, %rd7289;
	shr.u64 	%rd7291, %rd7274, 6;
	xor.b64  	%rd7292, %rd7290, %rd7291;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6721, 63;
	shr.b64 	%rhs, %rd6721, 1;
	add.u64 	%rd7293, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6721, 56;
	shr.b64 	%rhs, %rd6721, 8;
	add.u64 	%rd7294, %lhs, %rhs;
	}
	xor.b64  	%rd7295, %rd7293, %rd7294;
	shr.u64 	%rd7296, %rd6721, 7;
	xor.b64  	%rd7297, %rd7295, %rd7296;
	add.s64 	%rd7298, %rd7297, %rd6708;
	add.s64 	%rd7299, %rd7298, %rd7209;
	add.s64 	%rd7300, %rd7299, %rd7292;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7287, 45;
	shr.b64 	%rhs, %rd7287, 19;
	add.u64 	%rd7301, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7287, 3;
	shr.b64 	%rhs, %rd7287, 61;
	add.u64 	%rd7302, %lhs, %rhs;
	}
	xor.b64  	%rd7303, %rd7301, %rd7302;
	shr.u64 	%rd7304, %rd7287, 6;
	xor.b64  	%rd7305, %rd7303, %rd7304;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6734, 63;
	shr.b64 	%rhs, %rd6734, 1;
	add.u64 	%rd7306, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6734, 56;
	shr.b64 	%rhs, %rd6734, 8;
	add.u64 	%rd7307, %lhs, %rhs;
	}
	xor.b64  	%rd7308, %rd7306, %rd7307;
	shr.u64 	%rd7309, %rd6734, 7;
	xor.b64  	%rd7310, %rd7308, %rd7309;
	add.s64 	%rd7311, %rd7310, %rd6721;
	add.s64 	%rd7312, %rd7311, %rd7222;
	add.s64 	%rd7313, %rd7312, %rd7305;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7300, 45;
	shr.b64 	%rhs, %rd7300, 19;
	add.u64 	%rd7314, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7300, 3;
	shr.b64 	%rhs, %rd7300, 61;
	add.u64 	%rd7315, %lhs, %rhs;
	}
	xor.b64  	%rd7316, %rd7314, %rd7315;
	shr.u64 	%rd7317, %rd7300, 6;
	xor.b64  	%rd7318, %rd7316, %rd7317;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6747, 63;
	shr.b64 	%rhs, %rd6747, 1;
	add.u64 	%rd7319, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6747, 56;
	shr.b64 	%rhs, %rd6747, 8;
	add.u64 	%rd7320, %lhs, %rhs;
	}
	xor.b64  	%rd7321, %rd7319, %rd7320;
	shr.u64 	%rd7322, %rd6747, 7;
	xor.b64  	%rd7323, %rd7321, %rd7322;
	add.s64 	%rd7324, %rd7323, %rd6734;
	add.s64 	%rd7325, %rd7324, %rd7235;
	add.s64 	%rd7326, %rd7325, %rd7318;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7313, 45;
	shr.b64 	%rhs, %rd7313, 19;
	add.u64 	%rd7327, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7313, 3;
	shr.b64 	%rhs, %rd7313, 61;
	add.u64 	%rd7328, %lhs, %rhs;
	}
	xor.b64  	%rd7329, %rd7327, %rd7328;
	shr.u64 	%rd7330, %rd7313, 6;
	xor.b64  	%rd7331, %rd7329, %rd7330;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6760, 63;
	shr.b64 	%rhs, %rd6760, 1;
	add.u64 	%rd7332, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6760, 56;
	shr.b64 	%rhs, %rd6760, 8;
	add.u64 	%rd7333, %lhs, %rhs;
	}
	xor.b64  	%rd7334, %rd7332, %rd7333;
	shr.u64 	%rd7335, %rd6760, 7;
	xor.b64  	%rd7336, %rd7334, %rd7335;
	add.s64 	%rd7337, %rd7336, %rd6747;
	add.s64 	%rd7338, %rd7337, %rd7248;
	add.s64 	%rd7339, %rd7338, %rd7331;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7326, 45;
	shr.b64 	%rhs, %rd7326, 19;
	add.u64 	%rd7340, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7326, 3;
	shr.b64 	%rhs, %rd7326, 61;
	add.u64 	%rd7341, %lhs, %rhs;
	}
	xor.b64  	%rd7342, %rd7340, %rd7341;
	shr.u64 	%rd7343, %rd7326, 6;
	xor.b64  	%rd7344, %rd7342, %rd7343;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6773, 63;
	shr.b64 	%rhs, %rd6773, 1;
	add.u64 	%rd7345, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6773, 56;
	shr.b64 	%rhs, %rd6773, 8;
	add.u64 	%rd7346, %lhs, %rhs;
	}
	xor.b64  	%rd7347, %rd7345, %rd7346;
	shr.u64 	%rd7348, %rd6773, 7;
	xor.b64  	%rd7349, %rd7347, %rd7348;
	add.s64 	%rd7350, %rd7349, %rd6760;
	add.s64 	%rd7351, %rd7350, %rd7261;
	add.s64 	%rd7352, %rd7351, %rd7344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7339, 45;
	shr.b64 	%rhs, %rd7339, 19;
	add.u64 	%rd7353, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7339, 3;
	shr.b64 	%rhs, %rd7339, 61;
	add.u64 	%rd7354, %lhs, %rhs;
	}
	xor.b64  	%rd7355, %rd7353, %rd7354;
	shr.u64 	%rd7356, %rd7339, 6;
	xor.b64  	%rd7357, %rd7355, %rd7356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6786, 63;
	shr.b64 	%rhs, %rd6786, 1;
	add.u64 	%rd7358, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6786, 56;
	shr.b64 	%rhs, %rd6786, 8;
	add.u64 	%rd7359, %lhs, %rhs;
	}
	xor.b64  	%rd7360, %rd7358, %rd7359;
	shr.u64 	%rd7361, %rd6786, 7;
	xor.b64  	%rd7362, %rd7360, %rd7361;
	add.s64 	%rd7363, %rd7362, %rd6773;
	add.s64 	%rd7364, %rd7363, %rd7274;
	add.s64 	%rd7365, %rd7364, %rd7357;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7352, 45;
	shr.b64 	%rhs, %rd7352, 19;
	add.u64 	%rd7366, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7352, 3;
	shr.b64 	%rhs, %rd7352, 61;
	add.u64 	%rd7367, %lhs, %rhs;
	}
	xor.b64  	%rd7368, %rd7366, %rd7367;
	shr.u64 	%rd7369, %rd7352, 6;
	xor.b64  	%rd7370, %rd7368, %rd7369;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6799, 63;
	shr.b64 	%rhs, %rd6799, 1;
	add.u64 	%rd7371, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6799, 56;
	shr.b64 	%rhs, %rd6799, 8;
	add.u64 	%rd7372, %lhs, %rhs;
	}
	xor.b64  	%rd7373, %rd7371, %rd7372;
	shr.u64 	%rd7374, %rd6799, 7;
	xor.b64  	%rd7375, %rd7373, %rd7374;
	add.s64 	%rd7376, %rd7375, %rd6786;
	add.s64 	%rd7377, %rd7376, %rd7287;
	add.s64 	%rd7378, %rd7377, %rd7370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7365, 45;
	shr.b64 	%rhs, %rd7365, 19;
	add.u64 	%rd7379, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7365, 3;
	shr.b64 	%rhs, %rd7365, 61;
	add.u64 	%rd7380, %lhs, %rhs;
	}
	xor.b64  	%rd7381, %rd7379, %rd7380;
	shr.u64 	%rd7382, %rd7365, 6;
	xor.b64  	%rd7383, %rd7381, %rd7382;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6812, 63;
	shr.b64 	%rhs, %rd6812, 1;
	add.u64 	%rd7384, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6812, 56;
	shr.b64 	%rhs, %rd6812, 8;
	add.u64 	%rd7385, %lhs, %rhs;
	}
	xor.b64  	%rd7386, %rd7384, %rd7385;
	shr.u64 	%rd7387, %rd6812, 7;
	xor.b64  	%rd7388, %rd7386, %rd7387;
	add.s64 	%rd7389, %rd7388, %rd6799;
	add.s64 	%rd7390, %rd7389, %rd7300;
	add.s64 	%rd7391, %rd7390, %rd7383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7378, 45;
	shr.b64 	%rhs, %rd7378, 19;
	add.u64 	%rd7392, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7378, 3;
	shr.b64 	%rhs, %rd7378, 61;
	add.u64 	%rd7393, %lhs, %rhs;
	}
	xor.b64  	%rd7394, %rd7392, %rd7393;
	shr.u64 	%rd7395, %rd7378, 6;
	xor.b64  	%rd7396, %rd7394, %rd7395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7209, 63;
	shr.b64 	%rhs, %rd7209, 1;
	add.u64 	%rd7397, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7209, 56;
	shr.b64 	%rhs, %rd7209, 8;
	add.u64 	%rd7398, %lhs, %rhs;
	}
	xor.b64  	%rd7399, %rd7397, %rd7398;
	shr.u64 	%rd7400, %rd7209, 7;
	xor.b64  	%rd7401, %rd7399, %rd7400;
	add.s64 	%rd7402, %rd7401, %rd6812;
	add.s64 	%rd7403, %rd7402, %rd7313;
	add.s64 	%rd7404, %rd7403, %rd7396;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7185, 50;
	shr.b64 	%rhs, %rd7185, 14;
	add.u64 	%rd7405, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7185, 46;
	shr.b64 	%rhs, %rd7185, 18;
	add.u64 	%rd7406, %lhs, %rhs;
	}
	xor.b64  	%rd7407, %rd7405, %rd7406;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7185, 23;
	shr.b64 	%rhs, %rd7185, 41;
	add.u64 	%rd7408, %lhs, %rhs;
	}
	xor.b64  	%rd7409, %rd7407, %rd7408;
	xor.b64  	%rd7410, %rd7161, %rd7137;
	and.b64  	%rd7411, %rd7185, %rd7410;
	xor.b64  	%rd7412, %rd7411, %rd7137;
	add.s64 	%rd7413, %rd7412, %rd7113;
	add.s64 	%rd7414, %rd7413, %rd7409;
	add.s64 	%rd7415, %rd7414, %rd7209;
	add.s64 	%rd7416, %rd7415, 1847814050463011016;
	add.s64 	%rd7417, %rd7416, %rd7124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7196, 36;
	shr.b64 	%rhs, %rd7196, 28;
	add.u64 	%rd7418, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7196, 30;
	shr.b64 	%rhs, %rd7196, 34;
	add.u64 	%rd7419, %lhs, %rhs;
	}
	xor.b64  	%rd7420, %rd7418, %rd7419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7196, 25;
	shr.b64 	%rhs, %rd7196, 39;
	add.u64 	%rd7421, %lhs, %rhs;
	}
	xor.b64  	%rd7422, %rd7420, %rd7421;
	and.b64  	%rd7423, %rd7196, %rd7172;
	xor.b64  	%rd7424, %rd7196, %rd7172;
	and.b64  	%rd7425, %rd7424, %rd7148;
	or.b64  	%rd7426, %rd7425, %rd7423;
	add.s64 	%rd7427, %rd7426, %rd7422;
	add.s64 	%rd7428, %rd7427, %rd7416;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7417, 50;
	shr.b64 	%rhs, %rd7417, 14;
	add.u64 	%rd7429, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7417, 46;
	shr.b64 	%rhs, %rd7417, 18;
	add.u64 	%rd7430, %lhs, %rhs;
	}
	xor.b64  	%rd7431, %rd7429, %rd7430;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7417, 23;
	shr.b64 	%rhs, %rd7417, 41;
	add.u64 	%rd7432, %lhs, %rhs;
	}
	xor.b64  	%rd7433, %rd7431, %rd7432;
	xor.b64  	%rd7434, %rd7185, %rd7161;
	and.b64  	%rd7435, %rd7417, %rd7434;
	xor.b64  	%rd7436, %rd7435, %rd7161;
	add.s64 	%rd7437, %rd7222, %rd7137;
	add.s64 	%rd7438, %rd7437, %rd7436;
	add.s64 	%rd7439, %rd7438, %rd7433;
	add.s64 	%rd7440, %rd7439, 2177327727835720531;
	add.s64 	%rd7441, %rd7440, %rd7148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7428, 36;
	shr.b64 	%rhs, %rd7428, 28;
	add.u64 	%rd7442, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7428, 30;
	shr.b64 	%rhs, %rd7428, 34;
	add.u64 	%rd7443, %lhs, %rhs;
	}
	xor.b64  	%rd7444, %rd7442, %rd7443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7428, 25;
	shr.b64 	%rhs, %rd7428, 39;
	add.u64 	%rd7445, %lhs, %rhs;
	}
	xor.b64  	%rd7446, %rd7444, %rd7445;
	and.b64  	%rd7447, %rd7428, %rd7196;
	xor.b64  	%rd7448, %rd7428, %rd7196;
	and.b64  	%rd7449, %rd7448, %rd7172;
	or.b64  	%rd7450, %rd7449, %rd7447;
	add.s64 	%rd7451, %rd7450, %rd7446;
	add.s64 	%rd7452, %rd7451, %rd7440;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7441, 50;
	shr.b64 	%rhs, %rd7441, 14;
	add.u64 	%rd7453, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7441, 46;
	shr.b64 	%rhs, %rd7441, 18;
	add.u64 	%rd7454, %lhs, %rhs;
	}
	xor.b64  	%rd7455, %rd7453, %rd7454;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7441, 23;
	shr.b64 	%rhs, %rd7441, 41;
	add.u64 	%rd7456, %lhs, %rhs;
	}
	xor.b64  	%rd7457, %rd7455, %rd7456;
	xor.b64  	%rd7458, %rd7417, %rd7185;
	and.b64  	%rd7459, %rd7441, %rd7458;
	xor.b64  	%rd7460, %rd7459, %rd7185;
	add.s64 	%rd7461, %rd7235, %rd7161;
	add.s64 	%rd7462, %rd7461, %rd7460;
	add.s64 	%rd7463, %rd7462, %rd7457;
	add.s64 	%rd7464, %rd7463, 2830643537854262169;
	add.s64 	%rd7465, %rd7464, %rd7172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7452, 36;
	shr.b64 	%rhs, %rd7452, 28;
	add.u64 	%rd7466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7452, 30;
	shr.b64 	%rhs, %rd7452, 34;
	add.u64 	%rd7467, %lhs, %rhs;
	}
	xor.b64  	%rd7468, %rd7466, %rd7467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7452, 25;
	shr.b64 	%rhs, %rd7452, 39;
	add.u64 	%rd7469, %lhs, %rhs;
	}
	xor.b64  	%rd7470, %rd7468, %rd7469;
	and.b64  	%rd7471, %rd7452, %rd7428;
	xor.b64  	%rd7472, %rd7452, %rd7428;
	and.b64  	%rd7473, %rd7472, %rd7196;
	or.b64  	%rd7474, %rd7473, %rd7471;
	add.s64 	%rd7475, %rd7474, %rd7470;
	add.s64 	%rd7476, %rd7475, %rd7464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7465, 50;
	shr.b64 	%rhs, %rd7465, 14;
	add.u64 	%rd7477, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7465, 46;
	shr.b64 	%rhs, %rd7465, 18;
	add.u64 	%rd7478, %lhs, %rhs;
	}
	xor.b64  	%rd7479, %rd7477, %rd7478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7465, 23;
	shr.b64 	%rhs, %rd7465, 41;
	add.u64 	%rd7480, %lhs, %rhs;
	}
	xor.b64  	%rd7481, %rd7479, %rd7480;
	xor.b64  	%rd7482, %rd7441, %rd7417;
	and.b64  	%rd7483, %rd7465, %rd7482;
	xor.b64  	%rd7484, %rd7483, %rd7417;
	add.s64 	%rd7485, %rd7248, %rd7185;
	add.s64 	%rd7486, %rd7485, %rd7484;
	add.s64 	%rd7487, %rd7486, %rd7481;
	add.s64 	%rd7488, %rd7487, 3796741975233480872;
	add.s64 	%rd7489, %rd7488, %rd7196;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7476, 36;
	shr.b64 	%rhs, %rd7476, 28;
	add.u64 	%rd7490, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7476, 30;
	shr.b64 	%rhs, %rd7476, 34;
	add.u64 	%rd7491, %lhs, %rhs;
	}
	xor.b64  	%rd7492, %rd7490, %rd7491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7476, 25;
	shr.b64 	%rhs, %rd7476, 39;
	add.u64 	%rd7493, %lhs, %rhs;
	}
	xor.b64  	%rd7494, %rd7492, %rd7493;
	and.b64  	%rd7495, %rd7476, %rd7452;
	xor.b64  	%rd7496, %rd7476, %rd7452;
	and.b64  	%rd7497, %rd7496, %rd7428;
	or.b64  	%rd7498, %rd7497, %rd7495;
	add.s64 	%rd7499, %rd7498, %rd7494;
	add.s64 	%rd7500, %rd7499, %rd7488;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7489, 50;
	shr.b64 	%rhs, %rd7489, 14;
	add.u64 	%rd7501, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7489, 46;
	shr.b64 	%rhs, %rd7489, 18;
	add.u64 	%rd7502, %lhs, %rhs;
	}
	xor.b64  	%rd7503, %rd7501, %rd7502;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7489, 23;
	shr.b64 	%rhs, %rd7489, 41;
	add.u64 	%rd7504, %lhs, %rhs;
	}
	xor.b64  	%rd7505, %rd7503, %rd7504;
	xor.b64  	%rd7506, %rd7465, %rd7441;
	and.b64  	%rd7507, %rd7489, %rd7506;
	xor.b64  	%rd7508, %rd7507, %rd7441;
	add.s64 	%rd7509, %rd7261, %rd7417;
	add.s64 	%rd7510, %rd7509, %rd7508;
	add.s64 	%rd7511, %rd7510, %rd7505;
	add.s64 	%rd7512, %rd7511, 4115178125766777443;
	add.s64 	%rd7513, %rd7512, %rd7428;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7500, 36;
	shr.b64 	%rhs, %rd7500, 28;
	add.u64 	%rd7514, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7500, 30;
	shr.b64 	%rhs, %rd7500, 34;
	add.u64 	%rd7515, %lhs, %rhs;
	}
	xor.b64  	%rd7516, %rd7514, %rd7515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7500, 25;
	shr.b64 	%rhs, %rd7500, 39;
	add.u64 	%rd7517, %lhs, %rhs;
	}
	xor.b64  	%rd7518, %rd7516, %rd7517;
	and.b64  	%rd7519, %rd7500, %rd7476;
	xor.b64  	%rd7520, %rd7500, %rd7476;
	and.b64  	%rd7521, %rd7520, %rd7452;
	or.b64  	%rd7522, %rd7521, %rd7519;
	add.s64 	%rd7523, %rd7522, %rd7518;
	add.s64 	%rd7524, %rd7523, %rd7512;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7513, 50;
	shr.b64 	%rhs, %rd7513, 14;
	add.u64 	%rd7525, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7513, 46;
	shr.b64 	%rhs, %rd7513, 18;
	add.u64 	%rd7526, %lhs, %rhs;
	}
	xor.b64  	%rd7527, %rd7525, %rd7526;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7513, 23;
	shr.b64 	%rhs, %rd7513, 41;
	add.u64 	%rd7528, %lhs, %rhs;
	}
	xor.b64  	%rd7529, %rd7527, %rd7528;
	xor.b64  	%rd7530, %rd7489, %rd7465;
	and.b64  	%rd7531, %rd7513, %rd7530;
	xor.b64  	%rd7532, %rd7531, %rd7465;
	add.s64 	%rd7533, %rd7274, %rd7441;
	add.s64 	%rd7534, %rd7533, %rd7532;
	add.s64 	%rd7535, %rd7534, %rd7529;
	add.s64 	%rd7536, %rd7535, 5681478168544905931;
	add.s64 	%rd7537, %rd7536, %rd7452;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7524, 36;
	shr.b64 	%rhs, %rd7524, 28;
	add.u64 	%rd7538, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7524, 30;
	shr.b64 	%rhs, %rd7524, 34;
	add.u64 	%rd7539, %lhs, %rhs;
	}
	xor.b64  	%rd7540, %rd7538, %rd7539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7524, 25;
	shr.b64 	%rhs, %rd7524, 39;
	add.u64 	%rd7541, %lhs, %rhs;
	}
	xor.b64  	%rd7542, %rd7540, %rd7541;
	and.b64  	%rd7543, %rd7524, %rd7500;
	xor.b64  	%rd7544, %rd7524, %rd7500;
	and.b64  	%rd7545, %rd7544, %rd7476;
	or.b64  	%rd7546, %rd7545, %rd7543;
	add.s64 	%rd7547, %rd7546, %rd7542;
	add.s64 	%rd7548, %rd7547, %rd7536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7537, 50;
	shr.b64 	%rhs, %rd7537, 14;
	add.u64 	%rd7549, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7537, 46;
	shr.b64 	%rhs, %rd7537, 18;
	add.u64 	%rd7550, %lhs, %rhs;
	}
	xor.b64  	%rd7551, %rd7549, %rd7550;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7537, 23;
	shr.b64 	%rhs, %rd7537, 41;
	add.u64 	%rd7552, %lhs, %rhs;
	}
	xor.b64  	%rd7553, %rd7551, %rd7552;
	xor.b64  	%rd7554, %rd7513, %rd7489;
	and.b64  	%rd7555, %rd7537, %rd7554;
	xor.b64  	%rd7556, %rd7555, %rd7489;
	add.s64 	%rd7557, %rd7287, %rd7465;
	add.s64 	%rd7558, %rd7557, %rd7556;
	add.s64 	%rd7559, %rd7558, %rd7553;
	add.s64 	%rd7560, %rd7559, 6601373596472566643;
	add.s64 	%rd7561, %rd7560, %rd7476;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7548, 36;
	shr.b64 	%rhs, %rd7548, 28;
	add.u64 	%rd7562, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7548, 30;
	shr.b64 	%rhs, %rd7548, 34;
	add.u64 	%rd7563, %lhs, %rhs;
	}
	xor.b64  	%rd7564, %rd7562, %rd7563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7548, 25;
	shr.b64 	%rhs, %rd7548, 39;
	add.u64 	%rd7565, %lhs, %rhs;
	}
	xor.b64  	%rd7566, %rd7564, %rd7565;
	and.b64  	%rd7567, %rd7548, %rd7524;
	xor.b64  	%rd7568, %rd7548, %rd7524;
	and.b64  	%rd7569, %rd7568, %rd7500;
	or.b64  	%rd7570, %rd7569, %rd7567;
	add.s64 	%rd7571, %rd7570, %rd7566;
	add.s64 	%rd7572, %rd7571, %rd7560;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7561, 50;
	shr.b64 	%rhs, %rd7561, 14;
	add.u64 	%rd7573, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7561, 46;
	shr.b64 	%rhs, %rd7561, 18;
	add.u64 	%rd7574, %lhs, %rhs;
	}
	xor.b64  	%rd7575, %rd7573, %rd7574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7561, 23;
	shr.b64 	%rhs, %rd7561, 41;
	add.u64 	%rd7576, %lhs, %rhs;
	}
	xor.b64  	%rd7577, %rd7575, %rd7576;
	xor.b64  	%rd7578, %rd7537, %rd7513;
	and.b64  	%rd7579, %rd7561, %rd7578;
	xor.b64  	%rd7580, %rd7579, %rd7513;
	add.s64 	%rd7581, %rd7300, %rd7489;
	add.s64 	%rd7582, %rd7581, %rd7580;
	add.s64 	%rd7583, %rd7582, %rd7577;
	add.s64 	%rd7584, %rd7583, 7507060721942968483;
	add.s64 	%rd7585, %rd7584, %rd7500;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7572, 36;
	shr.b64 	%rhs, %rd7572, 28;
	add.u64 	%rd7586, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7572, 30;
	shr.b64 	%rhs, %rd7572, 34;
	add.u64 	%rd7587, %lhs, %rhs;
	}
	xor.b64  	%rd7588, %rd7586, %rd7587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7572, 25;
	shr.b64 	%rhs, %rd7572, 39;
	add.u64 	%rd7589, %lhs, %rhs;
	}
	xor.b64  	%rd7590, %rd7588, %rd7589;
	and.b64  	%rd7591, %rd7572, %rd7548;
	xor.b64  	%rd7592, %rd7572, %rd7548;
	and.b64  	%rd7593, %rd7592, %rd7524;
	or.b64  	%rd7594, %rd7593, %rd7591;
	add.s64 	%rd7595, %rd7594, %rd7590;
	add.s64 	%rd7596, %rd7595, %rd7584;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7585, 50;
	shr.b64 	%rhs, %rd7585, 14;
	add.u64 	%rd7597, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7585, 46;
	shr.b64 	%rhs, %rd7585, 18;
	add.u64 	%rd7598, %lhs, %rhs;
	}
	xor.b64  	%rd7599, %rd7597, %rd7598;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7585, 23;
	shr.b64 	%rhs, %rd7585, 41;
	add.u64 	%rd7600, %lhs, %rhs;
	}
	xor.b64  	%rd7601, %rd7599, %rd7600;
	xor.b64  	%rd7602, %rd7561, %rd7537;
	and.b64  	%rd7603, %rd7585, %rd7602;
	xor.b64  	%rd7604, %rd7603, %rd7537;
	add.s64 	%rd7605, %rd7313, %rd7513;
	add.s64 	%rd7606, %rd7605, %rd7604;
	add.s64 	%rd7607, %rd7606, %rd7601;
	add.s64 	%rd7608, %rd7607, 8399075790359081724;
	add.s64 	%rd7609, %rd7608, %rd7524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7596, 36;
	shr.b64 	%rhs, %rd7596, 28;
	add.u64 	%rd7610, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7596, 30;
	shr.b64 	%rhs, %rd7596, 34;
	add.u64 	%rd7611, %lhs, %rhs;
	}
	xor.b64  	%rd7612, %rd7610, %rd7611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7596, 25;
	shr.b64 	%rhs, %rd7596, 39;
	add.u64 	%rd7613, %lhs, %rhs;
	}
	xor.b64  	%rd7614, %rd7612, %rd7613;
	and.b64  	%rd7615, %rd7596, %rd7572;
	xor.b64  	%rd7616, %rd7596, %rd7572;
	and.b64  	%rd7617, %rd7616, %rd7548;
	or.b64  	%rd7618, %rd7617, %rd7615;
	add.s64 	%rd7619, %rd7618, %rd7614;
	add.s64 	%rd7620, %rd7619, %rd7608;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7609, 50;
	shr.b64 	%rhs, %rd7609, 14;
	add.u64 	%rd7621, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7609, 46;
	shr.b64 	%rhs, %rd7609, 18;
	add.u64 	%rd7622, %lhs, %rhs;
	}
	xor.b64  	%rd7623, %rd7621, %rd7622;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7609, 23;
	shr.b64 	%rhs, %rd7609, 41;
	add.u64 	%rd7624, %lhs, %rhs;
	}
	xor.b64  	%rd7625, %rd7623, %rd7624;
	xor.b64  	%rd7626, %rd7585, %rd7561;
	and.b64  	%rd7627, %rd7609, %rd7626;
	xor.b64  	%rd7628, %rd7627, %rd7561;
	add.s64 	%rd7629, %rd7326, %rd7537;
	add.s64 	%rd7630, %rd7629, %rd7628;
	add.s64 	%rd7631, %rd7630, %rd7625;
	add.s64 	%rd7632, %rd7631, 8693463985226723168;
	add.s64 	%rd7633, %rd7632, %rd7548;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7620, 36;
	shr.b64 	%rhs, %rd7620, 28;
	add.u64 	%rd7634, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7620, 30;
	shr.b64 	%rhs, %rd7620, 34;
	add.u64 	%rd7635, %lhs, %rhs;
	}
	xor.b64  	%rd7636, %rd7634, %rd7635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7620, 25;
	shr.b64 	%rhs, %rd7620, 39;
	add.u64 	%rd7637, %lhs, %rhs;
	}
	xor.b64  	%rd7638, %rd7636, %rd7637;
	and.b64  	%rd7639, %rd7620, %rd7596;
	xor.b64  	%rd7640, %rd7620, %rd7596;
	and.b64  	%rd7641, %rd7640, %rd7572;
	or.b64  	%rd7642, %rd7641, %rd7639;
	add.s64 	%rd7643, %rd7642, %rd7638;
	add.s64 	%rd7644, %rd7643, %rd7632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7633, 50;
	shr.b64 	%rhs, %rd7633, 14;
	add.u64 	%rd7645, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7633, 46;
	shr.b64 	%rhs, %rd7633, 18;
	add.u64 	%rd7646, %lhs, %rhs;
	}
	xor.b64  	%rd7647, %rd7645, %rd7646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7633, 23;
	shr.b64 	%rhs, %rd7633, 41;
	add.u64 	%rd7648, %lhs, %rhs;
	}
	xor.b64  	%rd7649, %rd7647, %rd7648;
	xor.b64  	%rd7650, %rd7609, %rd7585;
	and.b64  	%rd7651, %rd7633, %rd7650;
	xor.b64  	%rd7652, %rd7651, %rd7585;
	add.s64 	%rd7653, %rd7339, %rd7561;
	add.s64 	%rd7654, %rd7653, %rd7652;
	add.s64 	%rd7655, %rd7654, %rd7649;
	add.s64 	%rd7656, %rd7655, -8878714635349349518;
	add.s64 	%rd7657, %rd7656, %rd7572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7644, 36;
	shr.b64 	%rhs, %rd7644, 28;
	add.u64 	%rd7658, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7644, 30;
	shr.b64 	%rhs, %rd7644, 34;
	add.u64 	%rd7659, %lhs, %rhs;
	}
	xor.b64  	%rd7660, %rd7658, %rd7659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7644, 25;
	shr.b64 	%rhs, %rd7644, 39;
	add.u64 	%rd7661, %lhs, %rhs;
	}
	xor.b64  	%rd7662, %rd7660, %rd7661;
	and.b64  	%rd7663, %rd7644, %rd7620;
	xor.b64  	%rd7664, %rd7644, %rd7620;
	and.b64  	%rd7665, %rd7664, %rd7596;
	or.b64  	%rd7666, %rd7665, %rd7663;
	add.s64 	%rd7667, %rd7666, %rd7662;
	add.s64 	%rd7668, %rd7667, %rd7656;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7657, 50;
	shr.b64 	%rhs, %rd7657, 14;
	add.u64 	%rd7669, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7657, 46;
	shr.b64 	%rhs, %rd7657, 18;
	add.u64 	%rd7670, %lhs, %rhs;
	}
	xor.b64  	%rd7671, %rd7669, %rd7670;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7657, 23;
	shr.b64 	%rhs, %rd7657, 41;
	add.u64 	%rd7672, %lhs, %rhs;
	}
	xor.b64  	%rd7673, %rd7671, %rd7672;
	xor.b64  	%rd7674, %rd7633, %rd7609;
	and.b64  	%rd7675, %rd7657, %rd7674;
	xor.b64  	%rd7676, %rd7675, %rd7609;
	add.s64 	%rd7677, %rd7352, %rd7585;
	add.s64 	%rd7678, %rd7677, %rd7676;
	add.s64 	%rd7679, %rd7678, %rd7673;
	add.s64 	%rd7680, %rd7679, -8302665154208450068;
	add.s64 	%rd7681, %rd7680, %rd7596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7668, 36;
	shr.b64 	%rhs, %rd7668, 28;
	add.u64 	%rd7682, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7668, 30;
	shr.b64 	%rhs, %rd7668, 34;
	add.u64 	%rd7683, %lhs, %rhs;
	}
	xor.b64  	%rd7684, %rd7682, %rd7683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7668, 25;
	shr.b64 	%rhs, %rd7668, 39;
	add.u64 	%rd7685, %lhs, %rhs;
	}
	xor.b64  	%rd7686, %rd7684, %rd7685;
	and.b64  	%rd7687, %rd7668, %rd7644;
	xor.b64  	%rd7688, %rd7668, %rd7644;
	and.b64  	%rd7689, %rd7688, %rd7620;
	or.b64  	%rd7690, %rd7689, %rd7687;
	add.s64 	%rd7691, %rd7690, %rd7686;
	add.s64 	%rd7692, %rd7691, %rd7680;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7681, 50;
	shr.b64 	%rhs, %rd7681, 14;
	add.u64 	%rd7693, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7681, 46;
	shr.b64 	%rhs, %rd7681, 18;
	add.u64 	%rd7694, %lhs, %rhs;
	}
	xor.b64  	%rd7695, %rd7693, %rd7694;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7681, 23;
	shr.b64 	%rhs, %rd7681, 41;
	add.u64 	%rd7696, %lhs, %rhs;
	}
	xor.b64  	%rd7697, %rd7695, %rd7696;
	xor.b64  	%rd7698, %rd7657, %rd7633;
	and.b64  	%rd7699, %rd7681, %rd7698;
	xor.b64  	%rd7700, %rd7699, %rd7633;
	add.s64 	%rd7701, %rd7365, %rd7609;
	add.s64 	%rd7702, %rd7701, %rd7700;
	add.s64 	%rd7703, %rd7702, %rd7697;
	add.s64 	%rd7704, %rd7703, -8016688836872298968;
	add.s64 	%rd7705, %rd7704, %rd7620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7692, 36;
	shr.b64 	%rhs, %rd7692, 28;
	add.u64 	%rd7706, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7692, 30;
	shr.b64 	%rhs, %rd7692, 34;
	add.u64 	%rd7707, %lhs, %rhs;
	}
	xor.b64  	%rd7708, %rd7706, %rd7707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7692, 25;
	shr.b64 	%rhs, %rd7692, 39;
	add.u64 	%rd7709, %lhs, %rhs;
	}
	xor.b64  	%rd7710, %rd7708, %rd7709;
	and.b64  	%rd7711, %rd7692, %rd7668;
	xor.b64  	%rd7712, %rd7692, %rd7668;
	and.b64  	%rd7713, %rd7712, %rd7644;
	or.b64  	%rd7714, %rd7713, %rd7711;
	add.s64 	%rd7715, %rd7714, %rd7710;
	add.s64 	%rd7716, %rd7715, %rd7704;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7705, 50;
	shr.b64 	%rhs, %rd7705, 14;
	add.u64 	%rd7717, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7705, 46;
	shr.b64 	%rhs, %rd7705, 18;
	add.u64 	%rd7718, %lhs, %rhs;
	}
	xor.b64  	%rd7719, %rd7717, %rd7718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7705, 23;
	shr.b64 	%rhs, %rd7705, 41;
	add.u64 	%rd7720, %lhs, %rhs;
	}
	xor.b64  	%rd7721, %rd7719, %rd7720;
	xor.b64  	%rd7722, %rd7681, %rd7657;
	and.b64  	%rd7723, %rd7705, %rd7722;
	xor.b64  	%rd7724, %rd7723, %rd7657;
	add.s64 	%rd7725, %rd7378, %rd7633;
	add.s64 	%rd7726, %rd7725, %rd7724;
	add.s64 	%rd7727, %rd7726, %rd7721;
	add.s64 	%rd7728, %rd7727, -6606660893046293015;
	add.s64 	%rd7729, %rd7728, %rd7644;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7716, 36;
	shr.b64 	%rhs, %rd7716, 28;
	add.u64 	%rd7730, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7716, 30;
	shr.b64 	%rhs, %rd7716, 34;
	add.u64 	%rd7731, %lhs, %rhs;
	}
	xor.b64  	%rd7732, %rd7730, %rd7731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7716, 25;
	shr.b64 	%rhs, %rd7716, 39;
	add.u64 	%rd7733, %lhs, %rhs;
	}
	xor.b64  	%rd7734, %rd7732, %rd7733;
	and.b64  	%rd7735, %rd7716, %rd7692;
	xor.b64  	%rd7736, %rd7716, %rd7692;
	and.b64  	%rd7737, %rd7736, %rd7668;
	or.b64  	%rd7738, %rd7737, %rd7735;
	add.s64 	%rd7739, %rd7738, %rd7734;
	add.s64 	%rd7740, %rd7739, %rd7728;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7729, 50;
	shr.b64 	%rhs, %rd7729, 14;
	add.u64 	%rd7741, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7729, 46;
	shr.b64 	%rhs, %rd7729, 18;
	add.u64 	%rd7742, %lhs, %rhs;
	}
	xor.b64  	%rd7743, %rd7741, %rd7742;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7729, 23;
	shr.b64 	%rhs, %rd7729, 41;
	add.u64 	%rd7744, %lhs, %rhs;
	}
	xor.b64  	%rd7745, %rd7743, %rd7744;
	xor.b64  	%rd7746, %rd7705, %rd7681;
	and.b64  	%rd7747, %rd7729, %rd7746;
	xor.b64  	%rd7748, %rd7747, %rd7681;
	add.s64 	%rd7749, %rd7391, %rd7657;
	add.s64 	%rd7750, %rd7749, %rd7748;
	add.s64 	%rd7751, %rd7750, %rd7745;
	add.s64 	%rd7752, %rd7751, -4685533653050689259;
	add.s64 	%rd7753, %rd7752, %rd7668;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7740, 36;
	shr.b64 	%rhs, %rd7740, 28;
	add.u64 	%rd7754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7740, 30;
	shr.b64 	%rhs, %rd7740, 34;
	add.u64 	%rd7755, %lhs, %rhs;
	}
	xor.b64  	%rd7756, %rd7754, %rd7755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7740, 25;
	shr.b64 	%rhs, %rd7740, 39;
	add.u64 	%rd7757, %lhs, %rhs;
	}
	xor.b64  	%rd7758, %rd7756, %rd7757;
	and.b64  	%rd7759, %rd7740, %rd7716;
	xor.b64  	%rd7760, %rd7740, %rd7716;
	and.b64  	%rd7761, %rd7760, %rd7692;
	or.b64  	%rd7762, %rd7761, %rd7759;
	add.s64 	%rd7763, %rd7762, %rd7758;
	add.s64 	%rd7764, %rd7763, %rd7752;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7753, 50;
	shr.b64 	%rhs, %rd7753, 14;
	add.u64 	%rd7765, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7753, 46;
	shr.b64 	%rhs, %rd7753, 18;
	add.u64 	%rd7766, %lhs, %rhs;
	}
	xor.b64  	%rd7767, %rd7765, %rd7766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7753, 23;
	shr.b64 	%rhs, %rd7753, 41;
	add.u64 	%rd7768, %lhs, %rhs;
	}
	xor.b64  	%rd7769, %rd7767, %rd7768;
	xor.b64  	%rd7770, %rd7729, %rd7705;
	and.b64  	%rd7771, %rd7753, %rd7770;
	xor.b64  	%rd7772, %rd7771, %rd7705;
	add.s64 	%rd7773, %rd7404, %rd7681;
	add.s64 	%rd7774, %rd7773, %rd7772;
	add.s64 	%rd7775, %rd7774, %rd7769;
	add.s64 	%rd7776, %rd7775, -4147400797238176981;
	add.s64 	%rd7777, %rd7776, %rd7692;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7764, 36;
	shr.b64 	%rhs, %rd7764, 28;
	add.u64 	%rd7778, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7764, 30;
	shr.b64 	%rhs, %rd7764, 34;
	add.u64 	%rd7779, %lhs, %rhs;
	}
	xor.b64  	%rd7780, %rd7778, %rd7779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7764, 25;
	shr.b64 	%rhs, %rd7764, 39;
	add.u64 	%rd7781, %lhs, %rhs;
	}
	xor.b64  	%rd7782, %rd7780, %rd7781;
	and.b64  	%rd7783, %rd7764, %rd7740;
	xor.b64  	%rd7784, %rd7764, %rd7740;
	and.b64  	%rd7785, %rd7784, %rd7716;
	or.b64  	%rd7786, %rd7785, %rd7783;
	add.s64 	%rd7787, %rd7786, %rd7782;
	add.s64 	%rd7788, %rd7787, %rd7776;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7391, 45;
	shr.b64 	%rhs, %rd7391, 19;
	add.u64 	%rd7789, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7391, 3;
	shr.b64 	%rhs, %rd7391, 61;
	add.u64 	%rd7790, %lhs, %rhs;
	}
	xor.b64  	%rd7791, %rd7789, %rd7790;
	shr.u64 	%rd7792, %rd7391, 6;
	xor.b64  	%rd7793, %rd7791, %rd7792;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7222, 63;
	shr.b64 	%rhs, %rd7222, 1;
	add.u64 	%rd7794, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7222, 56;
	shr.b64 	%rhs, %rd7222, 8;
	add.u64 	%rd7795, %lhs, %rhs;
	}
	xor.b64  	%rd7796, %rd7794, %rd7795;
	shr.u64 	%rd7797, %rd7222, 7;
	xor.b64  	%rd7798, %rd7796, %rd7797;
	add.s64 	%rd7799, %rd7798, %rd7209;
	add.s64 	%rd7800, %rd7799, %rd7326;
	add.s64 	%rd7801, %rd7800, %rd7793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7404, 45;
	shr.b64 	%rhs, %rd7404, 19;
	add.u64 	%rd7802, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7404, 3;
	shr.b64 	%rhs, %rd7404, 61;
	add.u64 	%rd7803, %lhs, %rhs;
	}
	xor.b64  	%rd7804, %rd7802, %rd7803;
	shr.u64 	%rd7805, %rd7404, 6;
	xor.b64  	%rd7806, %rd7804, %rd7805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7235, 63;
	shr.b64 	%rhs, %rd7235, 1;
	add.u64 	%rd7807, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7235, 56;
	shr.b64 	%rhs, %rd7235, 8;
	add.u64 	%rd7808, %lhs, %rhs;
	}
	xor.b64  	%rd7809, %rd7807, %rd7808;
	shr.u64 	%rd7810, %rd7235, 7;
	xor.b64  	%rd7811, %rd7809, %rd7810;
	add.s64 	%rd7812, %rd7811, %rd7222;
	add.s64 	%rd7813, %rd7812, %rd7339;
	add.s64 	%rd7814, %rd7813, %rd7806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7801, 45;
	shr.b64 	%rhs, %rd7801, 19;
	add.u64 	%rd7815, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7801, 3;
	shr.b64 	%rhs, %rd7801, 61;
	add.u64 	%rd7816, %lhs, %rhs;
	}
	xor.b64  	%rd7817, %rd7815, %rd7816;
	shr.u64 	%rd7818, %rd7801, 6;
	xor.b64  	%rd7819, %rd7817, %rd7818;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7248, 63;
	shr.b64 	%rhs, %rd7248, 1;
	add.u64 	%rd7820, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7248, 56;
	shr.b64 	%rhs, %rd7248, 8;
	add.u64 	%rd7821, %lhs, %rhs;
	}
	xor.b64  	%rd7822, %rd7820, %rd7821;
	shr.u64 	%rd7823, %rd7248, 7;
	xor.b64  	%rd7824, %rd7822, %rd7823;
	add.s64 	%rd7825, %rd7824, %rd7235;
	add.s64 	%rd7826, %rd7825, %rd7352;
	add.s64 	%rd7827, %rd7826, %rd7819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7814, 45;
	shr.b64 	%rhs, %rd7814, 19;
	add.u64 	%rd7828, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7814, 3;
	shr.b64 	%rhs, %rd7814, 61;
	add.u64 	%rd7829, %lhs, %rhs;
	}
	xor.b64  	%rd7830, %rd7828, %rd7829;
	shr.u64 	%rd7831, %rd7814, 6;
	xor.b64  	%rd7832, %rd7830, %rd7831;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7261, 63;
	shr.b64 	%rhs, %rd7261, 1;
	add.u64 	%rd7833, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7261, 56;
	shr.b64 	%rhs, %rd7261, 8;
	add.u64 	%rd7834, %lhs, %rhs;
	}
	xor.b64  	%rd7835, %rd7833, %rd7834;
	shr.u64 	%rd7836, %rd7261, 7;
	xor.b64  	%rd7837, %rd7835, %rd7836;
	add.s64 	%rd7838, %rd7837, %rd7248;
	add.s64 	%rd7839, %rd7838, %rd7365;
	add.s64 	%rd7840, %rd7839, %rd7832;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7827, 45;
	shr.b64 	%rhs, %rd7827, 19;
	add.u64 	%rd7841, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7827, 3;
	shr.b64 	%rhs, %rd7827, 61;
	add.u64 	%rd7842, %lhs, %rhs;
	}
	xor.b64  	%rd7843, %rd7841, %rd7842;
	shr.u64 	%rd7844, %rd7827, 6;
	xor.b64  	%rd7845, %rd7843, %rd7844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7274, 63;
	shr.b64 	%rhs, %rd7274, 1;
	add.u64 	%rd7846, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7274, 56;
	shr.b64 	%rhs, %rd7274, 8;
	add.u64 	%rd7847, %lhs, %rhs;
	}
	xor.b64  	%rd7848, %rd7846, %rd7847;
	shr.u64 	%rd7849, %rd7274, 7;
	xor.b64  	%rd7850, %rd7848, %rd7849;
	add.s64 	%rd7851, %rd7850, %rd7261;
	add.s64 	%rd7852, %rd7851, %rd7378;
	add.s64 	%rd7853, %rd7852, %rd7845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7840, 45;
	shr.b64 	%rhs, %rd7840, 19;
	add.u64 	%rd7854, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7840, 3;
	shr.b64 	%rhs, %rd7840, 61;
	add.u64 	%rd7855, %lhs, %rhs;
	}
	xor.b64  	%rd7856, %rd7854, %rd7855;
	shr.u64 	%rd7857, %rd7840, 6;
	xor.b64  	%rd7858, %rd7856, %rd7857;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7287, 63;
	shr.b64 	%rhs, %rd7287, 1;
	add.u64 	%rd7859, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7287, 56;
	shr.b64 	%rhs, %rd7287, 8;
	add.u64 	%rd7860, %lhs, %rhs;
	}
	xor.b64  	%rd7861, %rd7859, %rd7860;
	shr.u64 	%rd7862, %rd7287, 7;
	xor.b64  	%rd7863, %rd7861, %rd7862;
	add.s64 	%rd7864, %rd7863, %rd7274;
	add.s64 	%rd7865, %rd7864, %rd7391;
	add.s64 	%rd7866, %rd7865, %rd7858;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7853, 45;
	shr.b64 	%rhs, %rd7853, 19;
	add.u64 	%rd7867, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7853, 3;
	shr.b64 	%rhs, %rd7853, 61;
	add.u64 	%rd7868, %lhs, %rhs;
	}
	xor.b64  	%rd7869, %rd7867, %rd7868;
	shr.u64 	%rd7870, %rd7853, 6;
	xor.b64  	%rd7871, %rd7869, %rd7870;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7300, 63;
	shr.b64 	%rhs, %rd7300, 1;
	add.u64 	%rd7872, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7300, 56;
	shr.b64 	%rhs, %rd7300, 8;
	add.u64 	%rd7873, %lhs, %rhs;
	}
	xor.b64  	%rd7874, %rd7872, %rd7873;
	shr.u64 	%rd7875, %rd7300, 7;
	xor.b64  	%rd7876, %rd7874, %rd7875;
	add.s64 	%rd7877, %rd7876, %rd7287;
	add.s64 	%rd7878, %rd7877, %rd7404;
	add.s64 	%rd7879, %rd7878, %rd7871;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7866, 45;
	shr.b64 	%rhs, %rd7866, 19;
	add.u64 	%rd7880, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7866, 3;
	shr.b64 	%rhs, %rd7866, 61;
	add.u64 	%rd7881, %lhs, %rhs;
	}
	xor.b64  	%rd7882, %rd7880, %rd7881;
	shr.u64 	%rd7883, %rd7866, 6;
	xor.b64  	%rd7884, %rd7882, %rd7883;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7313, 63;
	shr.b64 	%rhs, %rd7313, 1;
	add.u64 	%rd7885, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7313, 56;
	shr.b64 	%rhs, %rd7313, 8;
	add.u64 	%rd7886, %lhs, %rhs;
	}
	xor.b64  	%rd7887, %rd7885, %rd7886;
	shr.u64 	%rd7888, %rd7313, 7;
	xor.b64  	%rd7889, %rd7887, %rd7888;
	add.s64 	%rd7890, %rd7889, %rd7300;
	add.s64 	%rd7891, %rd7890, %rd7801;
	add.s64 	%rd7892, %rd7891, %rd7884;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7879, 45;
	shr.b64 	%rhs, %rd7879, 19;
	add.u64 	%rd7893, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7879, 3;
	shr.b64 	%rhs, %rd7879, 61;
	add.u64 	%rd7894, %lhs, %rhs;
	}
	xor.b64  	%rd7895, %rd7893, %rd7894;
	shr.u64 	%rd7896, %rd7879, 6;
	xor.b64  	%rd7897, %rd7895, %rd7896;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7326, 63;
	shr.b64 	%rhs, %rd7326, 1;
	add.u64 	%rd7898, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7326, 56;
	shr.b64 	%rhs, %rd7326, 8;
	add.u64 	%rd7899, %lhs, %rhs;
	}
	xor.b64  	%rd7900, %rd7898, %rd7899;
	shr.u64 	%rd7901, %rd7326, 7;
	xor.b64  	%rd7902, %rd7900, %rd7901;
	add.s64 	%rd7903, %rd7902, %rd7313;
	add.s64 	%rd7904, %rd7903, %rd7814;
	add.s64 	%rd7905, %rd7904, %rd7897;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7892, 45;
	shr.b64 	%rhs, %rd7892, 19;
	add.u64 	%rd7906, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7892, 3;
	shr.b64 	%rhs, %rd7892, 61;
	add.u64 	%rd7907, %lhs, %rhs;
	}
	xor.b64  	%rd7908, %rd7906, %rd7907;
	shr.u64 	%rd7909, %rd7892, 6;
	xor.b64  	%rd7910, %rd7908, %rd7909;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7339, 63;
	shr.b64 	%rhs, %rd7339, 1;
	add.u64 	%rd7911, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7339, 56;
	shr.b64 	%rhs, %rd7339, 8;
	add.u64 	%rd7912, %lhs, %rhs;
	}
	xor.b64  	%rd7913, %rd7911, %rd7912;
	shr.u64 	%rd7914, %rd7339, 7;
	xor.b64  	%rd7915, %rd7913, %rd7914;
	add.s64 	%rd7916, %rd7915, %rd7326;
	add.s64 	%rd7917, %rd7916, %rd7827;
	add.s64 	%rd7918, %rd7917, %rd7910;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7905, 45;
	shr.b64 	%rhs, %rd7905, 19;
	add.u64 	%rd7919, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7905, 3;
	shr.b64 	%rhs, %rd7905, 61;
	add.u64 	%rd7920, %lhs, %rhs;
	}
	xor.b64  	%rd7921, %rd7919, %rd7920;
	shr.u64 	%rd7922, %rd7905, 6;
	xor.b64  	%rd7923, %rd7921, %rd7922;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7352, 63;
	shr.b64 	%rhs, %rd7352, 1;
	add.u64 	%rd7924, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7352, 56;
	shr.b64 	%rhs, %rd7352, 8;
	add.u64 	%rd7925, %lhs, %rhs;
	}
	xor.b64  	%rd7926, %rd7924, %rd7925;
	shr.u64 	%rd7927, %rd7352, 7;
	xor.b64  	%rd7928, %rd7926, %rd7927;
	add.s64 	%rd7929, %rd7928, %rd7339;
	add.s64 	%rd7930, %rd7929, %rd7840;
	add.s64 	%rd7931, %rd7930, %rd7923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7918, 45;
	shr.b64 	%rhs, %rd7918, 19;
	add.u64 	%rd7932, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7918, 3;
	shr.b64 	%rhs, %rd7918, 61;
	add.u64 	%rd7933, %lhs, %rhs;
	}
	xor.b64  	%rd7934, %rd7932, %rd7933;
	shr.u64 	%rd7935, %rd7918, 6;
	xor.b64  	%rd7936, %rd7934, %rd7935;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7365, 63;
	shr.b64 	%rhs, %rd7365, 1;
	add.u64 	%rd7937, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7365, 56;
	shr.b64 	%rhs, %rd7365, 8;
	add.u64 	%rd7938, %lhs, %rhs;
	}
	xor.b64  	%rd7939, %rd7937, %rd7938;
	shr.u64 	%rd7940, %rd7365, 7;
	xor.b64  	%rd7941, %rd7939, %rd7940;
	add.s64 	%rd7942, %rd7941, %rd7352;
	add.s64 	%rd7943, %rd7942, %rd7853;
	add.s64 	%rd7944, %rd7943, %rd7936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7931, 45;
	shr.b64 	%rhs, %rd7931, 19;
	add.u64 	%rd7945, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7931, 3;
	shr.b64 	%rhs, %rd7931, 61;
	add.u64 	%rd7946, %lhs, %rhs;
	}
	xor.b64  	%rd7947, %rd7945, %rd7946;
	shr.u64 	%rd7948, %rd7931, 6;
	xor.b64  	%rd7949, %rd7947, %rd7948;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7378, 63;
	shr.b64 	%rhs, %rd7378, 1;
	add.u64 	%rd7950, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7378, 56;
	shr.b64 	%rhs, %rd7378, 8;
	add.u64 	%rd7951, %lhs, %rhs;
	}
	xor.b64  	%rd7952, %rd7950, %rd7951;
	shr.u64 	%rd7953, %rd7378, 7;
	xor.b64  	%rd7954, %rd7952, %rd7953;
	add.s64 	%rd7955, %rd7954, %rd7365;
	add.s64 	%rd7956, %rd7955, %rd7866;
	add.s64 	%rd7957, %rd7956, %rd7949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7944, 45;
	shr.b64 	%rhs, %rd7944, 19;
	add.u64 	%rd7958, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7944, 3;
	shr.b64 	%rhs, %rd7944, 61;
	add.u64 	%rd7959, %lhs, %rhs;
	}
	xor.b64  	%rd7960, %rd7958, %rd7959;
	shr.u64 	%rd7961, %rd7944, 6;
	xor.b64  	%rd7962, %rd7960, %rd7961;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7391, 63;
	shr.b64 	%rhs, %rd7391, 1;
	add.u64 	%rd7963, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7391, 56;
	shr.b64 	%rhs, %rd7391, 8;
	add.u64 	%rd7964, %lhs, %rhs;
	}
	xor.b64  	%rd7965, %rd7963, %rd7964;
	shr.u64 	%rd7966, %rd7391, 7;
	xor.b64  	%rd7967, %rd7965, %rd7966;
	add.s64 	%rd7968, %rd7967, %rd7378;
	add.s64 	%rd7969, %rd7968, %rd7879;
	add.s64 	%rd7970, %rd7969, %rd7962;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7957, 45;
	shr.b64 	%rhs, %rd7957, 19;
	add.u64 	%rd7971, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7957, 3;
	shr.b64 	%rhs, %rd7957, 61;
	add.u64 	%rd7972, %lhs, %rhs;
	}
	xor.b64  	%rd7973, %rd7971, %rd7972;
	shr.u64 	%rd7974, %rd7957, 6;
	xor.b64  	%rd7975, %rd7973, %rd7974;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7404, 63;
	shr.b64 	%rhs, %rd7404, 1;
	add.u64 	%rd7976, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7404, 56;
	shr.b64 	%rhs, %rd7404, 8;
	add.u64 	%rd7977, %lhs, %rhs;
	}
	xor.b64  	%rd7978, %rd7976, %rd7977;
	shr.u64 	%rd7979, %rd7404, 7;
	xor.b64  	%rd7980, %rd7978, %rd7979;
	add.s64 	%rd7981, %rd7980, %rd7391;
	add.s64 	%rd7982, %rd7981, %rd7892;
	add.s64 	%rd7983, %rd7982, %rd7975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7970, 45;
	shr.b64 	%rhs, %rd7970, 19;
	add.u64 	%rd7984, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7970, 3;
	shr.b64 	%rhs, %rd7970, 61;
	add.u64 	%rd7985, %lhs, %rhs;
	}
	xor.b64  	%rd7986, %rd7984, %rd7985;
	shr.u64 	%rd7987, %rd7970, 6;
	xor.b64  	%rd7988, %rd7986, %rd7987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7801, 63;
	shr.b64 	%rhs, %rd7801, 1;
	add.u64 	%rd7989, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7801, 56;
	shr.b64 	%rhs, %rd7801, 8;
	add.u64 	%rd7990, %lhs, %rhs;
	}
	xor.b64  	%rd7991, %rd7989, %rd7990;
	shr.u64 	%rd7992, %rd7801, 7;
	xor.b64  	%rd7993, %rd7991, %rd7992;
	add.s64 	%rd7994, %rd7993, %rd7404;
	add.s64 	%rd7995, %rd7994, %rd7905;
	add.s64 	%rd7996, %rd7995, %rd7988;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7777, 50;
	shr.b64 	%rhs, %rd7777, 14;
	add.u64 	%rd7997, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7777, 46;
	shr.b64 	%rhs, %rd7777, 18;
	add.u64 	%rd7998, %lhs, %rhs;
	}
	xor.b64  	%rd7999, %rd7997, %rd7998;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7777, 23;
	shr.b64 	%rhs, %rd7777, 41;
	add.u64 	%rd8000, %lhs, %rhs;
	}
	xor.b64  	%rd8001, %rd7999, %rd8000;
	xor.b64  	%rd8002, %rd7753, %rd7729;
	and.b64  	%rd8003, %rd7777, %rd8002;
	xor.b64  	%rd8004, %rd8003, %rd7729;
	add.s64 	%rd8005, %rd8004, %rd7705;
	add.s64 	%rd8006, %rd8005, %rd8001;
	add.s64 	%rd8007, %rd8006, %rd7801;
	add.s64 	%rd8008, %rd8007, -3880063495543823972;
	add.s64 	%rd8009, %rd8008, %rd7716;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7788, 36;
	shr.b64 	%rhs, %rd7788, 28;
	add.u64 	%rd8010, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7788, 30;
	shr.b64 	%rhs, %rd7788, 34;
	add.u64 	%rd8011, %lhs, %rhs;
	}
	xor.b64  	%rd8012, %rd8010, %rd8011;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7788, 25;
	shr.b64 	%rhs, %rd7788, 39;
	add.u64 	%rd8013, %lhs, %rhs;
	}
	xor.b64  	%rd8014, %rd8012, %rd8013;
	and.b64  	%rd8015, %rd7788, %rd7764;
	xor.b64  	%rd8016, %rd7788, %rd7764;
	and.b64  	%rd8017, %rd8016, %rd7740;
	or.b64  	%rd8018, %rd8017, %rd8015;
	add.s64 	%rd8019, %rd8018, %rd8014;
	add.s64 	%rd8020, %rd8019, %rd8008;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8009, 50;
	shr.b64 	%rhs, %rd8009, 14;
	add.u64 	%rd8021, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8009, 46;
	shr.b64 	%rhs, %rd8009, 18;
	add.u64 	%rd8022, %lhs, %rhs;
	}
	xor.b64  	%rd8023, %rd8021, %rd8022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8009, 23;
	shr.b64 	%rhs, %rd8009, 41;
	add.u64 	%rd8024, %lhs, %rhs;
	}
	xor.b64  	%rd8025, %rd8023, %rd8024;
	xor.b64  	%rd8026, %rd7777, %rd7753;
	and.b64  	%rd8027, %rd8009, %rd8026;
	xor.b64  	%rd8028, %rd8027, %rd7753;
	add.s64 	%rd8029, %rd7814, %rd7729;
	add.s64 	%rd8030, %rd8029, %rd8028;
	add.s64 	%rd8031, %rd8030, %rd8025;
	add.s64 	%rd8032, %rd8031, -3348786107499101689;
	add.s64 	%rd8033, %rd8032, %rd7740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8020, 36;
	shr.b64 	%rhs, %rd8020, 28;
	add.u64 	%rd8034, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8020, 30;
	shr.b64 	%rhs, %rd8020, 34;
	add.u64 	%rd8035, %lhs, %rhs;
	}
	xor.b64  	%rd8036, %rd8034, %rd8035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8020, 25;
	shr.b64 	%rhs, %rd8020, 39;
	add.u64 	%rd8037, %lhs, %rhs;
	}
	xor.b64  	%rd8038, %rd8036, %rd8037;
	and.b64  	%rd8039, %rd8020, %rd7788;
	xor.b64  	%rd8040, %rd8020, %rd7788;
	and.b64  	%rd8041, %rd8040, %rd7764;
	or.b64  	%rd8042, %rd8041, %rd8039;
	add.s64 	%rd8043, %rd8042, %rd8038;
	add.s64 	%rd8044, %rd8043, %rd8032;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8033, 50;
	shr.b64 	%rhs, %rd8033, 14;
	add.u64 	%rd8045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8033, 46;
	shr.b64 	%rhs, %rd8033, 18;
	add.u64 	%rd8046, %lhs, %rhs;
	}
	xor.b64  	%rd8047, %rd8045, %rd8046;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8033, 23;
	shr.b64 	%rhs, %rd8033, 41;
	add.u64 	%rd8048, %lhs, %rhs;
	}
	xor.b64  	%rd8049, %rd8047, %rd8048;
	xor.b64  	%rd8050, %rd8009, %rd7777;
	and.b64  	%rd8051, %rd8033, %rd8050;
	xor.b64  	%rd8052, %rd8051, %rd7777;
	add.s64 	%rd8053, %rd7827, %rd7753;
	add.s64 	%rd8054, %rd8053, %rd8052;
	add.s64 	%rd8055, %rd8054, %rd8049;
	add.s64 	%rd8056, %rd8055, -1523767162380948706;
	add.s64 	%rd8057, %rd8056, %rd7764;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8044, 36;
	shr.b64 	%rhs, %rd8044, 28;
	add.u64 	%rd8058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8044, 30;
	shr.b64 	%rhs, %rd8044, 34;
	add.u64 	%rd8059, %lhs, %rhs;
	}
	xor.b64  	%rd8060, %rd8058, %rd8059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8044, 25;
	shr.b64 	%rhs, %rd8044, 39;
	add.u64 	%rd8061, %lhs, %rhs;
	}
	xor.b64  	%rd8062, %rd8060, %rd8061;
	and.b64  	%rd8063, %rd8044, %rd8020;
	xor.b64  	%rd8064, %rd8044, %rd8020;
	and.b64  	%rd8065, %rd8064, %rd7788;
	or.b64  	%rd8066, %rd8065, %rd8063;
	add.s64 	%rd8067, %rd8066, %rd8062;
	add.s64 	%rd8068, %rd8067, %rd8056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8057, 50;
	shr.b64 	%rhs, %rd8057, 14;
	add.u64 	%rd8069, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8057, 46;
	shr.b64 	%rhs, %rd8057, 18;
	add.u64 	%rd8070, %lhs, %rhs;
	}
	xor.b64  	%rd8071, %rd8069, %rd8070;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8057, 23;
	shr.b64 	%rhs, %rd8057, 41;
	add.u64 	%rd8072, %lhs, %rhs;
	}
	xor.b64  	%rd8073, %rd8071, %rd8072;
	xor.b64  	%rd8074, %rd8033, %rd8009;
	and.b64  	%rd8075, %rd8057, %rd8074;
	xor.b64  	%rd8076, %rd8075, %rd8009;
	add.s64 	%rd8077, %rd7840, %rd7777;
	add.s64 	%rd8078, %rd8077, %rd8076;
	add.s64 	%rd8079, %rd8078, %rd8073;
	add.s64 	%rd8080, %rd8079, -757361751448694408;
	add.s64 	%rd8081, %rd8080, %rd7788;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8068, 36;
	shr.b64 	%rhs, %rd8068, 28;
	add.u64 	%rd8082, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8068, 30;
	shr.b64 	%rhs, %rd8068, 34;
	add.u64 	%rd8083, %lhs, %rhs;
	}
	xor.b64  	%rd8084, %rd8082, %rd8083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8068, 25;
	shr.b64 	%rhs, %rd8068, 39;
	add.u64 	%rd8085, %lhs, %rhs;
	}
	xor.b64  	%rd8086, %rd8084, %rd8085;
	and.b64  	%rd8087, %rd8068, %rd8044;
	xor.b64  	%rd8088, %rd8068, %rd8044;
	and.b64  	%rd8089, %rd8088, %rd8020;
	or.b64  	%rd8090, %rd8089, %rd8087;
	add.s64 	%rd8091, %rd8090, %rd8086;
	add.s64 	%rd8092, %rd8091, %rd8080;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8081, 50;
	shr.b64 	%rhs, %rd8081, 14;
	add.u64 	%rd8093, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8081, 46;
	shr.b64 	%rhs, %rd8081, 18;
	add.u64 	%rd8094, %lhs, %rhs;
	}
	xor.b64  	%rd8095, %rd8093, %rd8094;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8081, 23;
	shr.b64 	%rhs, %rd8081, 41;
	add.u64 	%rd8096, %lhs, %rhs;
	}
	xor.b64  	%rd8097, %rd8095, %rd8096;
	xor.b64  	%rd8098, %rd8057, %rd8033;
	and.b64  	%rd8099, %rd8081, %rd8098;
	xor.b64  	%rd8100, %rd8099, %rd8033;
	add.s64 	%rd8101, %rd7853, %rd8009;
	add.s64 	%rd8102, %rd8101, %rd8100;
	add.s64 	%rd8103, %rd8102, %rd8097;
	add.s64 	%rd8104, %rd8103, 500013540394364858;
	add.s64 	%rd8105, %rd8104, %rd8020;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8092, 36;
	shr.b64 	%rhs, %rd8092, 28;
	add.u64 	%rd8106, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8092, 30;
	shr.b64 	%rhs, %rd8092, 34;
	add.u64 	%rd8107, %lhs, %rhs;
	}
	xor.b64  	%rd8108, %rd8106, %rd8107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8092, 25;
	shr.b64 	%rhs, %rd8092, 39;
	add.u64 	%rd8109, %lhs, %rhs;
	}
	xor.b64  	%rd8110, %rd8108, %rd8109;
	and.b64  	%rd8111, %rd8092, %rd8068;
	xor.b64  	%rd8112, %rd8092, %rd8068;
	and.b64  	%rd8113, %rd8112, %rd8044;
	or.b64  	%rd8114, %rd8113, %rd8111;
	add.s64 	%rd8115, %rd8114, %rd8110;
	add.s64 	%rd8116, %rd8115, %rd8104;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8105, 50;
	shr.b64 	%rhs, %rd8105, 14;
	add.u64 	%rd8117, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8105, 46;
	shr.b64 	%rhs, %rd8105, 18;
	add.u64 	%rd8118, %lhs, %rhs;
	}
	xor.b64  	%rd8119, %rd8117, %rd8118;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8105, 23;
	shr.b64 	%rhs, %rd8105, 41;
	add.u64 	%rd8120, %lhs, %rhs;
	}
	xor.b64  	%rd8121, %rd8119, %rd8120;
	xor.b64  	%rd8122, %rd8081, %rd8057;
	and.b64  	%rd8123, %rd8105, %rd8122;
	xor.b64  	%rd8124, %rd8123, %rd8057;
	add.s64 	%rd8125, %rd7866, %rd8033;
	add.s64 	%rd8126, %rd8125, %rd8124;
	add.s64 	%rd8127, %rd8126, %rd8121;
	add.s64 	%rd8128, %rd8127, 748580250866718886;
	add.s64 	%rd8129, %rd8128, %rd8044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8116, 36;
	shr.b64 	%rhs, %rd8116, 28;
	add.u64 	%rd8130, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8116, 30;
	shr.b64 	%rhs, %rd8116, 34;
	add.u64 	%rd8131, %lhs, %rhs;
	}
	xor.b64  	%rd8132, %rd8130, %rd8131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8116, 25;
	shr.b64 	%rhs, %rd8116, 39;
	add.u64 	%rd8133, %lhs, %rhs;
	}
	xor.b64  	%rd8134, %rd8132, %rd8133;
	and.b64  	%rd8135, %rd8116, %rd8092;
	xor.b64  	%rd8136, %rd8116, %rd8092;
	and.b64  	%rd8137, %rd8136, %rd8068;
	or.b64  	%rd8138, %rd8137, %rd8135;
	add.s64 	%rd8139, %rd8138, %rd8134;
	add.s64 	%rd8140, %rd8139, %rd8128;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8129, 50;
	shr.b64 	%rhs, %rd8129, 14;
	add.u64 	%rd8141, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8129, 46;
	shr.b64 	%rhs, %rd8129, 18;
	add.u64 	%rd8142, %lhs, %rhs;
	}
	xor.b64  	%rd8143, %rd8141, %rd8142;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8129, 23;
	shr.b64 	%rhs, %rd8129, 41;
	add.u64 	%rd8144, %lhs, %rhs;
	}
	xor.b64  	%rd8145, %rd8143, %rd8144;
	xor.b64  	%rd8146, %rd8105, %rd8081;
	and.b64  	%rd8147, %rd8129, %rd8146;
	xor.b64  	%rd8148, %rd8147, %rd8081;
	add.s64 	%rd8149, %rd7879, %rd8057;
	add.s64 	%rd8150, %rd8149, %rd8148;
	add.s64 	%rd8151, %rd8150, %rd8145;
	add.s64 	%rd8152, %rd8151, 1242879168328830382;
	add.s64 	%rd8153, %rd8152, %rd8068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8140, 36;
	shr.b64 	%rhs, %rd8140, 28;
	add.u64 	%rd8154, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8140, 30;
	shr.b64 	%rhs, %rd8140, 34;
	add.u64 	%rd8155, %lhs, %rhs;
	}
	xor.b64  	%rd8156, %rd8154, %rd8155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8140, 25;
	shr.b64 	%rhs, %rd8140, 39;
	add.u64 	%rd8157, %lhs, %rhs;
	}
	xor.b64  	%rd8158, %rd8156, %rd8157;
	and.b64  	%rd8159, %rd8140, %rd8116;
	xor.b64  	%rd8160, %rd8140, %rd8116;
	and.b64  	%rd8161, %rd8160, %rd8092;
	or.b64  	%rd8162, %rd8161, %rd8159;
	add.s64 	%rd8163, %rd8162, %rd8158;
	add.s64 	%rd8164, %rd8163, %rd8152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8153, 50;
	shr.b64 	%rhs, %rd8153, 14;
	add.u64 	%rd8165, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8153, 46;
	shr.b64 	%rhs, %rd8153, 18;
	add.u64 	%rd8166, %lhs, %rhs;
	}
	xor.b64  	%rd8167, %rd8165, %rd8166;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8153, 23;
	shr.b64 	%rhs, %rd8153, 41;
	add.u64 	%rd8168, %lhs, %rhs;
	}
	xor.b64  	%rd8169, %rd8167, %rd8168;
	xor.b64  	%rd8170, %rd8129, %rd8105;
	and.b64  	%rd8171, %rd8153, %rd8170;
	xor.b64  	%rd8172, %rd8171, %rd8105;
	add.s64 	%rd8173, %rd7892, %rd8081;
	add.s64 	%rd8174, %rd8173, %rd8172;
	add.s64 	%rd8175, %rd8174, %rd8169;
	add.s64 	%rd8176, %rd8175, 1977374033974150939;
	add.s64 	%rd8177, %rd8176, %rd8092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8164, 36;
	shr.b64 	%rhs, %rd8164, 28;
	add.u64 	%rd8178, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8164, 30;
	shr.b64 	%rhs, %rd8164, 34;
	add.u64 	%rd8179, %lhs, %rhs;
	}
	xor.b64  	%rd8180, %rd8178, %rd8179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8164, 25;
	shr.b64 	%rhs, %rd8164, 39;
	add.u64 	%rd8181, %lhs, %rhs;
	}
	xor.b64  	%rd8182, %rd8180, %rd8181;
	and.b64  	%rd8183, %rd8164, %rd8140;
	xor.b64  	%rd8184, %rd8164, %rd8140;
	and.b64  	%rd8185, %rd8184, %rd8116;
	or.b64  	%rd8186, %rd8185, %rd8183;
	add.s64 	%rd8187, %rd8186, %rd8182;
	add.s64 	%rd8188, %rd8187, %rd8176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8177, 50;
	shr.b64 	%rhs, %rd8177, 14;
	add.u64 	%rd8189, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8177, 46;
	shr.b64 	%rhs, %rd8177, 18;
	add.u64 	%rd8190, %lhs, %rhs;
	}
	xor.b64  	%rd8191, %rd8189, %rd8190;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8177, 23;
	shr.b64 	%rhs, %rd8177, 41;
	add.u64 	%rd8192, %lhs, %rhs;
	}
	xor.b64  	%rd8193, %rd8191, %rd8192;
	xor.b64  	%rd8194, %rd8153, %rd8129;
	and.b64  	%rd8195, %rd8177, %rd8194;
	xor.b64  	%rd8196, %rd8195, %rd8129;
	add.s64 	%rd8197, %rd7905, %rd8105;
	add.s64 	%rd8198, %rd8197, %rd8196;
	add.s64 	%rd8199, %rd8198, %rd8193;
	add.s64 	%rd8200, %rd8199, 2944078676154940804;
	add.s64 	%rd8201, %rd8200, %rd8116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8188, 36;
	shr.b64 	%rhs, %rd8188, 28;
	add.u64 	%rd8202, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8188, 30;
	shr.b64 	%rhs, %rd8188, 34;
	add.u64 	%rd8203, %lhs, %rhs;
	}
	xor.b64  	%rd8204, %rd8202, %rd8203;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8188, 25;
	shr.b64 	%rhs, %rd8188, 39;
	add.u64 	%rd8205, %lhs, %rhs;
	}
	xor.b64  	%rd8206, %rd8204, %rd8205;
	and.b64  	%rd8207, %rd8188, %rd8164;
	xor.b64  	%rd8208, %rd8188, %rd8164;
	and.b64  	%rd8209, %rd8208, %rd8140;
	or.b64  	%rd8210, %rd8209, %rd8207;
	add.s64 	%rd8211, %rd8210, %rd8206;
	add.s64 	%rd8212, %rd8211, %rd8200;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8201, 50;
	shr.b64 	%rhs, %rd8201, 14;
	add.u64 	%rd8213, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8201, 46;
	shr.b64 	%rhs, %rd8201, 18;
	add.u64 	%rd8214, %lhs, %rhs;
	}
	xor.b64  	%rd8215, %rd8213, %rd8214;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8201, 23;
	shr.b64 	%rhs, %rd8201, 41;
	add.u64 	%rd8216, %lhs, %rhs;
	}
	xor.b64  	%rd8217, %rd8215, %rd8216;
	xor.b64  	%rd8218, %rd8177, %rd8153;
	and.b64  	%rd8219, %rd8201, %rd8218;
	xor.b64  	%rd8220, %rd8219, %rd8153;
	add.s64 	%rd8221, %rd7918, %rd8129;
	add.s64 	%rd8222, %rd8221, %rd8220;
	add.s64 	%rd8223, %rd8222, %rd8217;
	add.s64 	%rd8224, %rd8223, 3659926193048069267;
	add.s64 	%rd8225, %rd8224, %rd8140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8212, 36;
	shr.b64 	%rhs, %rd8212, 28;
	add.u64 	%rd8226, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8212, 30;
	shr.b64 	%rhs, %rd8212, 34;
	add.u64 	%rd8227, %lhs, %rhs;
	}
	xor.b64  	%rd8228, %rd8226, %rd8227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8212, 25;
	shr.b64 	%rhs, %rd8212, 39;
	add.u64 	%rd8229, %lhs, %rhs;
	}
	xor.b64  	%rd8230, %rd8228, %rd8229;
	and.b64  	%rd8231, %rd8212, %rd8188;
	xor.b64  	%rd8232, %rd8212, %rd8188;
	and.b64  	%rd8233, %rd8232, %rd8164;
	or.b64  	%rd8234, %rd8233, %rd8231;
	add.s64 	%rd8235, %rd8234, %rd8230;
	add.s64 	%rd8236, %rd8235, %rd8224;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8225, 50;
	shr.b64 	%rhs, %rd8225, 14;
	add.u64 	%rd8237, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8225, 46;
	shr.b64 	%rhs, %rd8225, 18;
	add.u64 	%rd8238, %lhs, %rhs;
	}
	xor.b64  	%rd8239, %rd8237, %rd8238;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8225, 23;
	shr.b64 	%rhs, %rd8225, 41;
	add.u64 	%rd8240, %lhs, %rhs;
	}
	xor.b64  	%rd8241, %rd8239, %rd8240;
	xor.b64  	%rd8242, %rd8201, %rd8177;
	and.b64  	%rd8243, %rd8225, %rd8242;
	xor.b64  	%rd8244, %rd8243, %rd8177;
	add.s64 	%rd8245, %rd7931, %rd8153;
	add.s64 	%rd8246, %rd8245, %rd8244;
	add.s64 	%rd8247, %rd8246, %rd8241;
	add.s64 	%rd8248, %rd8247, 4368137639120453308;
	add.s64 	%rd8249, %rd8248, %rd8164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8236, 36;
	shr.b64 	%rhs, %rd8236, 28;
	add.u64 	%rd8250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8236, 30;
	shr.b64 	%rhs, %rd8236, 34;
	add.u64 	%rd8251, %lhs, %rhs;
	}
	xor.b64  	%rd8252, %rd8250, %rd8251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8236, 25;
	shr.b64 	%rhs, %rd8236, 39;
	add.u64 	%rd8253, %lhs, %rhs;
	}
	xor.b64  	%rd8254, %rd8252, %rd8253;
	and.b64  	%rd8255, %rd8236, %rd8212;
	xor.b64  	%rd8256, %rd8236, %rd8212;
	and.b64  	%rd8257, %rd8256, %rd8188;
	or.b64  	%rd8258, %rd8257, %rd8255;
	add.s64 	%rd8259, %rd8258, %rd8254;
	add.s64 	%rd8260, %rd8259, %rd8248;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8249, 50;
	shr.b64 	%rhs, %rd8249, 14;
	add.u64 	%rd8261, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8249, 46;
	shr.b64 	%rhs, %rd8249, 18;
	add.u64 	%rd8262, %lhs, %rhs;
	}
	xor.b64  	%rd8263, %rd8261, %rd8262;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8249, 23;
	shr.b64 	%rhs, %rd8249, 41;
	add.u64 	%rd8264, %lhs, %rhs;
	}
	xor.b64  	%rd8265, %rd8263, %rd8264;
	xor.b64  	%rd8266, %rd8225, %rd8201;
	and.b64  	%rd8267, %rd8249, %rd8266;
	xor.b64  	%rd8268, %rd8267, %rd8201;
	add.s64 	%rd8269, %rd7944, %rd8177;
	add.s64 	%rd8270, %rd8269, %rd8268;
	add.s64 	%rd8271, %rd8270, %rd8265;
	add.s64 	%rd8272, %rd8271, 4836135668995329356;
	add.s64 	%rd8273, %rd8272, %rd8188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8260, 36;
	shr.b64 	%rhs, %rd8260, 28;
	add.u64 	%rd8274, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8260, 30;
	shr.b64 	%rhs, %rd8260, 34;
	add.u64 	%rd8275, %lhs, %rhs;
	}
	xor.b64  	%rd8276, %rd8274, %rd8275;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8260, 25;
	shr.b64 	%rhs, %rd8260, 39;
	add.u64 	%rd8277, %lhs, %rhs;
	}
	xor.b64  	%rd8278, %rd8276, %rd8277;
	and.b64  	%rd8279, %rd8260, %rd8236;
	xor.b64  	%rd8280, %rd8260, %rd8236;
	and.b64  	%rd8281, %rd8280, %rd8212;
	or.b64  	%rd8282, %rd8281, %rd8279;
	add.s64 	%rd8283, %rd8282, %rd8278;
	add.s64 	%rd8284, %rd8283, %rd8272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8273, 50;
	shr.b64 	%rhs, %rd8273, 14;
	add.u64 	%rd8285, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8273, 46;
	shr.b64 	%rhs, %rd8273, 18;
	add.u64 	%rd8286, %lhs, %rhs;
	}
	xor.b64  	%rd8287, %rd8285, %rd8286;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8273, 23;
	shr.b64 	%rhs, %rd8273, 41;
	add.u64 	%rd8288, %lhs, %rhs;
	}
	xor.b64  	%rd8289, %rd8287, %rd8288;
	xor.b64  	%rd8290, %rd8249, %rd8225;
	and.b64  	%rd8291, %rd8273, %rd8290;
	xor.b64  	%rd8292, %rd8291, %rd8225;
	add.s64 	%rd8293, %rd7957, %rd8201;
	add.s64 	%rd8294, %rd8293, %rd8292;
	add.s64 	%rd8295, %rd8294, %rd8289;
	add.s64 	%rd8296, %rd8295, 5532061633213252278;
	add.s64 	%rd8297, %rd8296, %rd8212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8284, 36;
	shr.b64 	%rhs, %rd8284, 28;
	add.u64 	%rd8298, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8284, 30;
	shr.b64 	%rhs, %rd8284, 34;
	add.u64 	%rd8299, %lhs, %rhs;
	}
	xor.b64  	%rd8300, %rd8298, %rd8299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8284, 25;
	shr.b64 	%rhs, %rd8284, 39;
	add.u64 	%rd8301, %lhs, %rhs;
	}
	xor.b64  	%rd8302, %rd8300, %rd8301;
	and.b64  	%rd8303, %rd8284, %rd8260;
	xor.b64  	%rd8304, %rd8284, %rd8260;
	and.b64  	%rd8305, %rd8304, %rd8236;
	or.b64  	%rd8306, %rd8305, %rd8303;
	add.s64 	%rd8307, %rd8306, %rd8302;
	add.s64 	%rd8308, %rd8307, %rd8296;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8297, 50;
	shr.b64 	%rhs, %rd8297, 14;
	add.u64 	%rd8309, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8297, 46;
	shr.b64 	%rhs, %rd8297, 18;
	add.u64 	%rd8310, %lhs, %rhs;
	}
	xor.b64  	%rd8311, %rd8309, %rd8310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8297, 23;
	shr.b64 	%rhs, %rd8297, 41;
	add.u64 	%rd8312, %lhs, %rhs;
	}
	xor.b64  	%rd8313, %rd8311, %rd8312;
	xor.b64  	%rd8314, %rd8273, %rd8249;
	and.b64  	%rd8315, %rd8297, %rd8314;
	xor.b64  	%rd8316, %rd8315, %rd8249;
	add.s64 	%rd8317, %rd7970, %rd8225;
	add.s64 	%rd8318, %rd8317, %rd8316;
	add.s64 	%rd8319, %rd8318, %rd8313;
	add.s64 	%rd8320, %rd8319, 6448918945643986474;
	add.s64 	%rd8321, %rd8320, %rd8236;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8308, 36;
	shr.b64 	%rhs, %rd8308, 28;
	add.u64 	%rd8322, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8308, 30;
	shr.b64 	%rhs, %rd8308, 34;
	add.u64 	%rd8323, %lhs, %rhs;
	}
	xor.b64  	%rd8324, %rd8322, %rd8323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8308, 25;
	shr.b64 	%rhs, %rd8308, 39;
	add.u64 	%rd8325, %lhs, %rhs;
	}
	xor.b64  	%rd8326, %rd8324, %rd8325;
	and.b64  	%rd8327, %rd8308, %rd8284;
	xor.b64  	%rd8328, %rd8308, %rd8284;
	and.b64  	%rd8329, %rd8328, %rd8260;
	or.b64  	%rd8330, %rd8329, %rd8327;
	add.s64 	%rd8331, %rd8330, %rd8326;
	add.s64 	%rd8332, %rd8331, %rd8320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8321, 50;
	shr.b64 	%rhs, %rd8321, 14;
	add.u64 	%rd8333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8321, 46;
	shr.b64 	%rhs, %rd8321, 18;
	add.u64 	%rd8334, %lhs, %rhs;
	}
	xor.b64  	%rd8335, %rd8333, %rd8334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8321, 23;
	shr.b64 	%rhs, %rd8321, 41;
	add.u64 	%rd8336, %lhs, %rhs;
	}
	xor.b64  	%rd8337, %rd8335, %rd8336;
	xor.b64  	%rd8338, %rd8297, %rd8273;
	and.b64  	%rd8339, %rd8321, %rd8338;
	xor.b64  	%rd8340, %rd8339, %rd8273;
	add.s64 	%rd8341, %rd7983, %rd8249;
	add.s64 	%rd8342, %rd8341, %rd8340;
	add.s64 	%rd8343, %rd8342, %rd8337;
	add.s64 	%rd8344, %rd8343, 6902733635092675308;
	add.s64 	%rd8345, %rd8344, %rd8260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8332, 36;
	shr.b64 	%rhs, %rd8332, 28;
	add.u64 	%rd8346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8332, 30;
	shr.b64 	%rhs, %rd8332, 34;
	add.u64 	%rd8347, %lhs, %rhs;
	}
	xor.b64  	%rd8348, %rd8346, %rd8347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8332, 25;
	shr.b64 	%rhs, %rd8332, 39;
	add.u64 	%rd8349, %lhs, %rhs;
	}
	xor.b64  	%rd8350, %rd8348, %rd8349;
	and.b64  	%rd8351, %rd8332, %rd8308;
	xor.b64  	%rd8352, %rd8332, %rd8308;
	and.b64  	%rd8353, %rd8352, %rd8284;
	or.b64  	%rd8354, %rd8353, %rd8351;
	add.s64 	%rd8355, %rd8354, %rd8350;
	add.s64 	%rd8356, %rd8355, %rd8344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8345, 50;
	shr.b64 	%rhs, %rd8345, 14;
	add.u64 	%rd8357, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8345, 46;
	shr.b64 	%rhs, %rd8345, 18;
	add.u64 	%rd8358, %lhs, %rhs;
	}
	xor.b64  	%rd8359, %rd8357, %rd8358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8345, 23;
	shr.b64 	%rhs, %rd8345, 41;
	add.u64 	%rd8360, %lhs, %rhs;
	}
	xor.b64  	%rd8361, %rd8359, %rd8360;
	xor.b64  	%rd8362, %rd8321, %rd8297;
	and.b64  	%rd8363, %rd8345, %rd8362;
	xor.b64  	%rd8364, %rd8363, %rd8297;
	add.s64 	%rd8365, %rd7996, %rd8273;
	add.s64 	%rd8366, %rd8365, %rd8364;
	add.s64 	%rd8367, %rd8366, %rd8361;
	add.s64 	%rd8368, %rd8367, 7801388544844847127;
	add.s64 	%rd8369, %rd8368, %rd8284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8356, 36;
	shr.b64 	%rhs, %rd8356, 28;
	add.u64 	%rd8370, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8356, 30;
	shr.b64 	%rhs, %rd8356, 34;
	add.u64 	%rd8371, %lhs, %rhs;
	}
	xor.b64  	%rd8372, %rd8370, %rd8371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8356, 25;
	shr.b64 	%rhs, %rd8356, 39;
	add.u64 	%rd8373, %lhs, %rhs;
	}
	xor.b64  	%rd8374, %rd8372, %rd8373;
	and.b64  	%rd8375, %rd8356, %rd8332;
	xor.b64  	%rd8376, %rd8356, %rd8332;
	and.b64  	%rd8377, %rd8376, %rd8308;
	or.b64  	%rd8378, %rd8377, %rd8375;
	add.s64 	%rd8379, %rd8378, %rd8374;
	add.s64 	%rd8380, %rd8379, %rd8368;
	add.s64 	%rd8381, %rd11187, %rd8380;
	add.s64 	%rd8382, %rd11186, %rd8356;
	add.s64 	%rd8383, %rd11185, %rd8332;
	add.s64 	%rd8384, %rd11184, %rd8308;
	add.s64 	%rd8385, %rd11183, %rd8369;
	add.s64 	%rd8386, %rd11182, %rd8345;
	add.s64 	%rd8387, %rd11181, %rd8321;
	add.s64 	%rd8388, %rd11180, %rd8297;
	shl.b64 	%rd8389, %rd1, 6;
	add.s64 	%rd8390, %rd11163, %rd8389;
	st.global.u64 	[%rd8390], %rd8381;
	st.global.u64 	[%rd8390+8], %rd8382;
	st.global.u64 	[%rd8390+16], %rd8383;
	st.global.u64 	[%rd8390+24], %rd8384;
	st.global.u64 	[%rd8390+32], %rd8385;
	st.global.u64 	[%rd8390+40], %rd8386;
	st.global.u64 	[%rd8390+48], %rd8387;
	st.global.u64 	[%rd8390+56], %rd8388;

$L__BB2_9:
	ret;

}
	// .globl	m09600_loop
.entry m09600_loop(
	.param .u64 .ptr .global .align 4 m09600_loop_param_0,
	.param .u64 .ptr .global .align 4 m09600_loop_param_1,
	.param .u64 .ptr .global .align 4 m09600_loop_param_2,
	.param .u64 .ptr .const .align 4 m09600_loop_param_3,
	.param .u64 .ptr .global .align 8 m09600_loop_param_4,
	.param .u64 .ptr .global .align 1 m09600_loop_param_5,
	.param .u64 .ptr .global .align 4 m09600_loop_param_6,
	.param .u64 .ptr .global .align 4 m09600_loop_param_7,
	.param .u64 .ptr .global .align 4 m09600_loop_param_8,
	.param .u64 .ptr .global .align 4 m09600_loop_param_9,
	.param .u64 .ptr .global .align 4 m09600_loop_param_10,
	.param .u64 .ptr .global .align 4 m09600_loop_param_11,
	.param .u64 .ptr .global .align 4 m09600_loop_param_12,
	.param .u64 .ptr .global .align 4 m09600_loop_param_13,
	.param .u64 .ptr .global .align 8 m09600_loop_param_14,
	.param .u64 .ptr .global .align 4 m09600_loop_param_15,
	.param .u64 .ptr .global .align 4 m09600_loop_param_16,
	.param .u64 .ptr .global .align 4 m09600_loop_param_17,
	.param .u64 .ptr .global .align 4 m09600_loop_param_18,
	.param .u64 .ptr .global .align 4 m09600_loop_param_19,
	.param .u64 .ptr .global .align 1 m09600_loop_param_20,
	.param .u64 .ptr .global .align 1 m09600_loop_param_21,
	.param .u64 .ptr .global .align 1 m09600_loop_param_22,
	.param .u64 .ptr .global .align 1 m09600_loop_param_23,
	.param .u64 .ptr .global .align 8 m09600_loop_param_24
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<2725>;


	ld.param.u64 	%rd41, [m09600_loop_param_4];
	ld.param.u64 	%rd42, [m09600_loop_param_24];
	mov.b32 	%r6, %envreg3;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %tid.x;
	add.s32 	%r10, %r9, %r6;
	mad.lo.s32 	%r11, %r8, %r7, %r10;
	cvt.s64.s32 	%rd1, %r11;
	add.s64 	%rd2, %rd42, 56;
	ld.global.u64 	%rd43, [%rd42+56];
	setp.le.u64 	%p1, %rd43, %rd1;
	@%p1 bra 	$L__BB3_5;

	shl.b64 	%rd44, %rd1, 6;
	add.s64 	%rd3, %rd41, %rd44;
	ld.global.u64 	%rd2717, [%rd3];
	ld.global.u64 	%rd2718, [%rd3+8];
	ld.global.u64 	%rd2719, [%rd3+16];
	ld.global.u64 	%rd2720, [%rd3+24];
	ld.global.u64 	%rd2721, [%rd3+32];
	ld.global.u64 	%rd2722, [%rd3+40];
	ld.global.u64 	%rd2723, [%rd3+48];
	ld.global.u64 	%rd2724, [%rd3+56];
	ld.global.u32 	%r12, [%rd2+-36];
	setp.eq.s32 	%p2, %r12, 0;
	@%p2 bra 	$L__BB3_4;

	ld.global.u32 	%r34, [%rd2+-40];
	mov.u64 	%rd13, 19140298416328968;
	mov.u64 	%rd15, 2305843009213694230;
	add.s64 	%rd16, %rd2, -32;
	mov.u32 	%r35, 0;

$L__BB3_3:
	// begin inline asm
	prmt.b32 %r14, %r34, 0, 0x0123;
	// end inline asm
	mov.b64 	{%r16, %r17}, %rd2717;
	mov.b64 	%rd45, {%r17, %r14};
	mov.b64 	{%r18, %r19}, %rd2718;
	mov.b64 	%rd46, {%r19, %r16};
	mov.b64 	{%r20, %r21}, %rd2719;
	mov.b64 	%rd47, {%r21, %r18};
	mov.b64 	{%r22, %r23}, %rd2720;
	mov.b64 	%rd48, {%r23, %r20};
	mov.b64 	{%r24, %r25}, %rd2721;
	mov.b64 	%rd49, {%r25, %r22};
	mov.b64 	{%r26, %r27}, %rd2722;
	mov.b64 	%rd50, {%r27, %r24};
	mov.b64 	{%r28, %r29}, %rd2723;
	mov.b64 	%rd51, {%r29, %r26};
	mov.b64 	{%r30, %r31}, %rd2724;
	mov.b64 	%rd52, {%r31, %r28};
	mov.u32 	%r32, -2147483648;
	mov.b64 	%rd53, {%r32, %r30};
	add.s64 	%rd54, %rd45, -619070450773450863;
	add.s64 	%rd55, %rd45, -7688371097418539531;
	and.b64  	%rd56, %rd54, -3887949035690463538;
	xor.b64  	%rd57, %rd56, -7276294671716946913;
	add.s64 	%rd58, %rd46, %rd57;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd54, 50;
	shr.b64 	%rhs, %rd54, 14;
	add.u64 	%rd59, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd54, 46;
	shr.b64 	%rhs, %rd54, 18;
	add.u64 	%rd60, %lhs, %rhs;
	}
	xor.b64  	%rd61, %rd59, %rd60;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd54, 23;
	shr.b64 	%rhs, %rd54, 41;
	add.u64 	%rd62, %lhs, %rhs;
	}
	xor.b64  	%rd63, %rd61, %rd62;
	add.s64 	%rd64, %rd58, %rd63;
	add.s64 	%rd65, %rd64, -8017781463737883848;
	add.s64 	%rd66, %rd64, -3663095898801038493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd55, 36;
	shr.b64 	%rhs, %rd55, 28;
	add.u64 	%rd67, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd55, 30;
	shr.b64 	%rhs, %rd55, 34;
	add.u64 	%rd68, %lhs, %rhs;
	}
	xor.b64  	%rd69, %rd67, %rd68;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd55, 25;
	shr.b64 	%rhs, %rd55, 39;
	add.u64 	%rd70, %lhs, %rhs;
	}
	xor.b64  	%rd71, %rd69, %rd70;
	and.b64  	%rd72, %rd55, 7640891576956012808;
	and.b64  	%rd73, %rd55, -4942790177534073029;
	xor.b64  	%rd74, %rd73, 3026882967131160840;
	or.b64  	%rd75, %rd74, %rd72;
	add.s64 	%rd76, %rd75, %rd71;
	add.s64 	%rd77, %rd76, %rd65;
	xor.b64  	%rd78, %rd54, 5840696475078001361;
	and.b64  	%rd79, %rd66, %rd78;
	xor.b64  	%rd80, %rd79, 5840696475078001361;
	add.s64 	%rd81, %rd47, %rd80;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd66, 50;
	shr.b64 	%rhs, %rd66, 14;
	add.u64 	%rd82, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd66, 46;
	shr.b64 	%rhs, %rd66, 18;
	add.u64 	%rd83, %lhs, %rhs;
	}
	xor.b64  	%rd84, %rd82, %rd83;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd66, 23;
	shr.b64 	%rhs, %rd66, 41;
	add.u64 	%rd85, %lhs, %rhs;
	}
	xor.b64  	%rd86, %rd84, %rd85;
	add.s64 	%rd87, %rd81, %rd86;
	add.s64 	%rd88, %rd87, 5820449915117741902;
	add.s64 	%rd89, %rd87, 877659737583668873;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd77, 36;
	shr.b64 	%rhs, %rd77, 28;
	add.u64 	%rd90, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd77, 30;
	shr.b64 	%rhs, %rd77, 34;
	add.u64 	%rd91, %lhs, %rhs;
	}
	xor.b64  	%rd92, %rd90, %rd91;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd77, 25;
	shr.b64 	%rhs, %rd77, 39;
	add.u64 	%rd93, %lhs, %rhs;
	}
	xor.b64  	%rd94, %rd92, %rd93;
	and.b64  	%rd95, %rd77, %rd55;
	xor.b64  	%rd96, %rd77, %rd55;
	and.b64  	%rd97, %rd96, 7640891576956012808;
	or.b64  	%rd98, %rd97, %rd95;
	add.s64 	%rd99, %rd98, %rd94;
	add.s64 	%rd100, %rd99, %rd88;
	xor.b64  	%rd101, %rd66, %rd54;
	and.b64  	%rd102, %rd89, %rd101;
	xor.b64  	%rd103, %rd102, %rd54;
	add.s64 	%rd104, %rd48, %rd103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd89, 50;
	shr.b64 	%rhs, %rd89, 14;
	add.u64 	%rd105, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd89, 46;
	shr.b64 	%rhs, %rd89, 18;
	add.u64 	%rd106, %lhs, %rhs;
	}
	xor.b64  	%rd107, %rd105, %rd106;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd89, 23;
	shr.b64 	%rhs, %rd89, 41;
	add.u64 	%rd108, %lhs, %rhs;
	}
	xor.b64  	%rd109, %rd107, %rd108;
	add.s64 	%rd110, %rd104, %rd109;
	add.s64 	%rd111, %rd110, 4234560286879669901;
	add.s64 	%rd112, %rd110, -6571292209873868907;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd100, 36;
	shr.b64 	%rhs, %rd100, 28;
	add.u64 	%rd113, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd100, 30;
	shr.b64 	%rhs, %rd100, 34;
	add.u64 	%rd114, %lhs, %rhs;
	}
	xor.b64  	%rd115, %rd113, %rd114;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd100, 25;
	shr.b64 	%rhs, %rd100, 39;
	add.u64 	%rd116, %lhs, %rhs;
	}
	xor.b64  	%rd117, %rd115, %rd116;
	and.b64  	%rd118, %rd100, %rd77;
	xor.b64  	%rd119, %rd100, %rd77;
	and.b64  	%rd120, %rd119, %rd55;
	or.b64  	%rd121, %rd120, %rd118;
	add.s64 	%rd122, %rd121, %rd117;
	add.s64 	%rd123, %rd122, %rd111;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd112, 50;
	shr.b64 	%rhs, %rd112, 14;
	add.u64 	%rd124, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd112, 46;
	shr.b64 	%rhs, %rd112, 18;
	add.u64 	%rd125, %lhs, %rhs;
	}
	xor.b64  	%rd126, %rd124, %rd125;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd112, 23;
	shr.b64 	%rhs, %rd112, 41;
	add.u64 	%rd127, %lhs, %rhs;
	}
	xor.b64  	%rd128, %rd126, %rd127;
	xor.b64  	%rd129, %rd89, %rd66;
	and.b64  	%rd130, %rd112, %rd129;
	xor.b64  	%rd131, %rd130, %rd66;
	add.s64 	%rd132, %rd49, %rd45;
	add.s64 	%rd133, %rd132, %rd131;
	add.s64 	%rd134, %rd133, %rd128;
	add.s64 	%rd135, %rd134, 3512632957564998857;
	add.s64 	%rd136, %rd135, %rd55;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd123, 36;
	shr.b64 	%rhs, %rd123, 28;
	add.u64 	%rd137, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd123, 30;
	shr.b64 	%rhs, %rd123, 34;
	add.u64 	%rd138, %lhs, %rhs;
	}
	xor.b64  	%rd139, %rd137, %rd138;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd123, 25;
	shr.b64 	%rhs, %rd123, 39;
	add.u64 	%rd140, %lhs, %rhs;
	}
	xor.b64  	%rd141, %rd139, %rd140;
	and.b64  	%rd142, %rd123, %rd100;
	xor.b64  	%rd143, %rd123, %rd100;
	and.b64  	%rd144, %rd143, %rd77;
	or.b64  	%rd145, %rd144, %rd142;
	add.s64 	%rd146, %rd145, %rd141;
	add.s64 	%rd147, %rd146, %rd135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd136, 50;
	shr.b64 	%rhs, %rd136, 14;
	add.u64 	%rd148, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd136, 46;
	shr.b64 	%rhs, %rd136, 18;
	add.u64 	%rd149, %lhs, %rhs;
	}
	xor.b64  	%rd150, %rd148, %rd149;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd136, 23;
	shr.b64 	%rhs, %rd136, 41;
	add.u64 	%rd151, %lhs, %rhs;
	}
	xor.b64  	%rd152, %rd150, %rd151;
	xor.b64  	%rd153, %rd112, %rd89;
	and.b64  	%rd154, %rd136, %rd153;
	xor.b64  	%rd155, %rd154, %rd89;
	add.s64 	%rd156, %rd50, %rd65;
	add.s64 	%rd157, %rd156, %rd155;
	add.s64 	%rd158, %rd157, %rd152;
	add.s64 	%rd159, %rd158, -7611077440171227068;
	add.s64 	%rd160, %rd159, %rd77;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd147, 36;
	shr.b64 	%rhs, %rd147, 28;
	add.u64 	%rd161, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd147, 30;
	shr.b64 	%rhs, %rd147, 34;
	add.u64 	%rd162, %lhs, %rhs;
	}
	xor.b64  	%rd163, %rd161, %rd162;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd147, 25;
	shr.b64 	%rhs, %rd147, 39;
	add.u64 	%rd164, %lhs, %rhs;
	}
	xor.b64  	%rd165, %rd163, %rd164;
	and.b64  	%rd166, %rd147, %rd123;
	xor.b64  	%rd167, %rd147, %rd123;
	and.b64  	%rd168, %rd167, %rd100;
	or.b64  	%rd169, %rd168, %rd166;
	add.s64 	%rd170, %rd169, %rd165;
	add.s64 	%rd171, %rd170, %rd159;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd160, 50;
	shr.b64 	%rhs, %rd160, 14;
	add.u64 	%rd172, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd160, 46;
	shr.b64 	%rhs, %rd160, 18;
	add.u64 	%rd173, %lhs, %rhs;
	}
	xor.b64  	%rd174, %rd172, %rd173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd160, 23;
	shr.b64 	%rhs, %rd160, 41;
	add.u64 	%rd175, %lhs, %rhs;
	}
	xor.b64  	%rd176, %rd174, %rd175;
	xor.b64  	%rd177, %rd136, %rd112;
	and.b64  	%rd178, %rd160, %rd177;
	xor.b64  	%rd179, %rd178, %rd112;
	add.s64 	%rd180, %rd51, %rd88;
	add.s64 	%rd181, %rd180, %rd179;
	add.s64 	%rd182, %rd181, %rd176;
	add.s64 	%rd183, %rd182, 5595495119360095958;
	add.s64 	%rd184, %rd183, %rd100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd171, 36;
	shr.b64 	%rhs, %rd171, 28;
	add.u64 	%rd185, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd171, 30;
	shr.b64 	%rhs, %rd171, 34;
	add.u64 	%rd186, %lhs, %rhs;
	}
	xor.b64  	%rd187, %rd185, %rd186;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd171, 25;
	shr.b64 	%rhs, %rd171, 39;
	add.u64 	%rd188, %lhs, %rhs;
	}
	xor.b64  	%rd189, %rd187, %rd188;
	and.b64  	%rd190, %rd171, %rd147;
	xor.b64  	%rd191, %rd171, %rd147;
	and.b64  	%rd192, %rd191, %rd123;
	or.b64  	%rd193, %rd192, %rd190;
	add.s64 	%rd194, %rd193, %rd189;
	add.s64 	%rd195, %rd194, %rd183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd184, 50;
	shr.b64 	%rhs, %rd184, 14;
	add.u64 	%rd196, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd184, 46;
	shr.b64 	%rhs, %rd184, 18;
	add.u64 	%rd197, %lhs, %rhs;
	}
	xor.b64  	%rd198, %rd196, %rd197;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd184, 23;
	shr.b64 	%rhs, %rd184, 41;
	add.u64 	%rd199, %lhs, %rhs;
	}
	xor.b64  	%rd200, %rd198, %rd199;
	xor.b64  	%rd201, %rd160, %rd136;
	and.b64  	%rd202, %rd184, %rd201;
	xor.b64  	%rd203, %rd202, %rd136;
	add.s64 	%rd204, %rd52, %rd111;
	add.s64 	%rd205, %rd204, %rd203;
	add.s64 	%rd206, %rd205, %rd200;
	add.s64 	%rd207, %rd206, 1523981655665691168;
	add.s64 	%rd208, %rd207, %rd123;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd195, 36;
	shr.b64 	%rhs, %rd195, 28;
	add.u64 	%rd209, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd195, 30;
	shr.b64 	%rhs, %rd195, 34;
	add.u64 	%rd210, %lhs, %rhs;
	}
	xor.b64  	%rd211, %rd209, %rd210;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd195, 25;
	shr.b64 	%rhs, %rd195, 39;
	add.u64 	%rd212, %lhs, %rhs;
	}
	xor.b64  	%rd213, %rd211, %rd212;
	and.b64  	%rd214, %rd195, %rd171;
	xor.b64  	%rd215, %rd195, %rd171;
	and.b64  	%rd216, %rd215, %rd147;
	or.b64  	%rd217, %rd216, %rd214;
	add.s64 	%rd218, %rd217, %rd213;
	add.s64 	%rd219, %rd218, %rd207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd208, 50;
	shr.b64 	%rhs, %rd208, 14;
	add.u64 	%rd220, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd208, 46;
	shr.b64 	%rhs, %rd208, 18;
	add.u64 	%rd221, %lhs, %rhs;
	}
	xor.b64  	%rd222, %rd220, %rd221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd208, 23;
	shr.b64 	%rhs, %rd208, 41;
	add.u64 	%rd223, %lhs, %rhs;
	}
	xor.b64  	%rd224, %rd222, %rd223;
	xor.b64  	%rd225, %rd184, %rd160;
	and.b64  	%rd226, %rd208, %rd225;
	xor.b64  	%rd227, %rd226, %rd160;
	add.s64 	%rd228, %rd53, %rd136;
	add.s64 	%rd229, %rd228, %rd227;
	add.s64 	%rd230, %rd229, %rd224;
	add.s64 	%rd231, %rd230, -2880145864133508542;
	add.s64 	%rd232, %rd231, %rd147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd219, 36;
	shr.b64 	%rhs, %rd219, 28;
	add.u64 	%rd233, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd219, 30;
	shr.b64 	%rhs, %rd219, 34;
	add.u64 	%rd234, %lhs, %rhs;
	}
	xor.b64  	%rd235, %rd233, %rd234;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd219, 25;
	shr.b64 	%rhs, %rd219, 39;
	add.u64 	%rd236, %lhs, %rhs;
	}
	xor.b64  	%rd237, %rd235, %rd236;
	and.b64  	%rd238, %rd219, %rd195;
	xor.b64  	%rd239, %rd219, %rd195;
	and.b64  	%rd240, %rd239, %rd171;
	or.b64  	%rd241, %rd240, %rd238;
	add.s64 	%rd242, %rd241, %rd237;
	add.s64 	%rd243, %rd242, %rd231;
	xor.b64  	%rd244, %rd208, %rd184;
	and.b64  	%rd245, %rd232, %rd244;
	xor.b64  	%rd246, %rd245, %rd184;
	add.s64 	%rd247, %rd160, %rd246;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd232, 50;
	shr.b64 	%rhs, %rd232, 14;
	add.u64 	%rd248, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd232, 46;
	shr.b64 	%rhs, %rd232, 18;
	add.u64 	%rd249, %lhs, %rhs;
	}
	xor.b64  	%rd250, %rd248, %rd249;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd232, 23;
	shr.b64 	%rhs, %rd232, 41;
	add.u64 	%rd251, %lhs, %rhs;
	}
	xor.b64  	%rd252, %rd250, %rd251;
	add.s64 	%rd253, %rd247, %rd252;
	add.s64 	%rd254, %rd253, 1334009975649890238;
	add.s64 	%rd255, %rd254, %rd171;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd243, 36;
	shr.b64 	%rhs, %rd243, 28;
	add.u64 	%rd256, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd243, 30;
	shr.b64 	%rhs, %rd243, 34;
	add.u64 	%rd257, %lhs, %rhs;
	}
	xor.b64  	%rd258, %rd256, %rd257;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd243, 25;
	shr.b64 	%rhs, %rd243, 39;
	add.u64 	%rd259, %lhs, %rhs;
	}
	xor.b64  	%rd260, %rd258, %rd259;
	and.b64  	%rd261, %rd243, %rd219;
	xor.b64  	%rd262, %rd243, %rd219;
	and.b64  	%rd263, %rd262, %rd195;
	or.b64  	%rd264, %rd263, %rd261;
	add.s64 	%rd265, %rd264, %rd260;
	add.s64 	%rd266, %rd265, %rd254;
	xor.b64  	%rd267, %rd232, %rd208;
	and.b64  	%rd268, %rd255, %rd267;
	xor.b64  	%rd269, %rd268, %rd208;
	add.s64 	%rd270, %rd184, %rd269;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd255, 50;
	shr.b64 	%rhs, %rd255, 14;
	add.u64 	%rd271, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd255, 46;
	shr.b64 	%rhs, %rd255, 18;
	add.u64 	%rd272, %lhs, %rhs;
	}
	xor.b64  	%rd273, %rd271, %rd272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd255, 23;
	shr.b64 	%rhs, %rd255, 41;
	add.u64 	%rd274, %lhs, %rhs;
	}
	xor.b64  	%rd275, %rd273, %rd274;
	add.s64 	%rd276, %rd270, %rd275;
	add.s64 	%rd277, %rd276, 2608012711638119052;
	add.s64 	%rd278, %rd277, %rd195;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd266, 36;
	shr.b64 	%rhs, %rd266, 28;
	add.u64 	%rd279, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd266, 30;
	shr.b64 	%rhs, %rd266, 34;
	add.u64 	%rd280, %lhs, %rhs;
	}
	xor.b64  	%rd281, %rd279, %rd280;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd266, 25;
	shr.b64 	%rhs, %rd266, 39;
	add.u64 	%rd282, %lhs, %rhs;
	}
	xor.b64  	%rd283, %rd281, %rd282;
	and.b64  	%rd284, %rd266, %rd243;
	xor.b64  	%rd285, %rd266, %rd243;
	and.b64  	%rd286, %rd285, %rd219;
	or.b64  	%rd287, %rd286, %rd284;
	add.s64 	%rd288, %rd287, %rd283;
	add.s64 	%rd289, %rd288, %rd277;
	xor.b64  	%rd290, %rd255, %rd232;
	and.b64  	%rd291, %rd278, %rd290;
	xor.b64  	%rd292, %rd291, %rd232;
	add.s64 	%rd293, %rd208, %rd292;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd278, 50;
	shr.b64 	%rhs, %rd278, 14;
	add.u64 	%rd294, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd278, 46;
	shr.b64 	%rhs, %rd278, 18;
	add.u64 	%rd295, %lhs, %rhs;
	}
	xor.b64  	%rd296, %rd294, %rd295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd278, 23;
	shr.b64 	%rhs, %rd278, 41;
	add.u64 	%rd297, %lhs, %rhs;
	}
	xor.b64  	%rd298, %rd296, %rd297;
	add.s64 	%rd299, %rd293, %rd298;
	add.s64 	%rd300, %rd299, 6128411473006802146;
	add.s64 	%rd301, %rd300, %rd219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd289, 36;
	shr.b64 	%rhs, %rd289, 28;
	add.u64 	%rd302, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd289, 30;
	shr.b64 	%rhs, %rd289, 34;
	add.u64 	%rd303, %lhs, %rhs;
	}
	xor.b64  	%rd304, %rd302, %rd303;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd289, 25;
	shr.b64 	%rhs, %rd289, 39;
	add.u64 	%rd305, %lhs, %rhs;
	}
	xor.b64  	%rd306, %rd304, %rd305;
	and.b64  	%rd307, %rd289, %rd266;
	xor.b64  	%rd308, %rd289, %rd266;
	and.b64  	%rd309, %rd308, %rd243;
	or.b64  	%rd310, %rd309, %rd307;
	add.s64 	%rd311, %rd310, %rd306;
	add.s64 	%rd312, %rd311, %rd300;
	xor.b64  	%rd313, %rd278, %rd255;
	and.b64  	%rd314, %rd301, %rd313;
	xor.b64  	%rd315, %rd314, %rd255;
	add.s64 	%rd316, %rd232, %rd315;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd301, 50;
	shr.b64 	%rhs, %rd301, 14;
	add.u64 	%rd317, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd301, 46;
	shr.b64 	%rhs, %rd301, 18;
	add.u64 	%rd318, %lhs, %rhs;
	}
	xor.b64  	%rd319, %rd317, %rd318;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd301, 23;
	shr.b64 	%rhs, %rd301, 41;
	add.u64 	%rd320, %lhs, %rhs;
	}
	xor.b64  	%rd321, %rd319, %rd320;
	add.s64 	%rd322, %rd316, %rd321;
	add.s64 	%rd323, %rd322, 8268148722764581231;
	add.s64 	%rd324, %rd323, %rd243;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd312, 36;
	shr.b64 	%rhs, %rd312, 28;
	add.u64 	%rd325, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd312, 30;
	shr.b64 	%rhs, %rd312, 34;
	add.u64 	%rd326, %lhs, %rhs;
	}
	xor.b64  	%rd327, %rd325, %rd326;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd312, 25;
	shr.b64 	%rhs, %rd312, 39;
	add.u64 	%rd328, %lhs, %rhs;
	}
	xor.b64  	%rd329, %rd327, %rd328;
	and.b64  	%rd330, %rd312, %rd289;
	xor.b64  	%rd331, %rd312, %rd289;
	and.b64  	%rd332, %rd331, %rd266;
	or.b64  	%rd333, %rd332, %rd330;
	add.s64 	%rd334, %rd333, %rd329;
	add.s64 	%rd335, %rd334, %rd323;
	xor.b64  	%rd336, %rd301, %rd278;
	and.b64  	%rd337, %rd324, %rd336;
	xor.b64  	%rd338, %rd337, %rd278;
	add.s64 	%rd339, %rd255, %rd338;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd324, 50;
	shr.b64 	%rhs, %rd324, 14;
	add.u64 	%rd340, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd324, 46;
	shr.b64 	%rhs, %rd324, 18;
	add.u64 	%rd341, %lhs, %rhs;
	}
	xor.b64  	%rd342, %rd340, %rd341;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd324, 23;
	shr.b64 	%rhs, %rd324, 41;
	add.u64 	%rd343, %lhs, %rhs;
	}
	xor.b64  	%rd344, %rd342, %rd343;
	add.s64 	%rd345, %rd339, %rd344;
	add.s64 	%rd346, %rd345, -9160688886553864527;
	add.s64 	%rd347, %rd346, %rd266;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd335, 36;
	shr.b64 	%rhs, %rd335, 28;
	add.u64 	%rd348, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd335, 30;
	shr.b64 	%rhs, %rd335, 34;
	add.u64 	%rd349, %lhs, %rhs;
	}
	xor.b64  	%rd350, %rd348, %rd349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd335, 25;
	shr.b64 	%rhs, %rd335, 39;
	add.u64 	%rd351, %lhs, %rhs;
	}
	xor.b64  	%rd352, %rd350, %rd351;
	and.b64  	%rd353, %rd335, %rd312;
	xor.b64  	%rd354, %rd335, %rd312;
	and.b64  	%rd355, %rd354, %rd289;
	or.b64  	%rd356, %rd355, %rd353;
	add.s64 	%rd357, %rd356, %rd352;
	add.s64 	%rd358, %rd357, %rd346;
	xor.b64  	%rd359, %rd324, %rd301;
	and.b64  	%rd360, %rd347, %rd359;
	xor.b64  	%rd361, %rd360, %rd301;
	add.s64 	%rd362, %rd278, %rd361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd347, 50;
	shr.b64 	%rhs, %rd347, 14;
	add.u64 	%rd363, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd347, 46;
	shr.b64 	%rhs, %rd347, 18;
	add.u64 	%rd364, %lhs, %rhs;
	}
	xor.b64  	%rd365, %rd363, %rd364;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd347, 23;
	shr.b64 	%rhs, %rd347, 41;
	add.u64 	%rd366, %lhs, %rhs;
	}
	xor.b64  	%rd367, %rd365, %rd366;
	add.s64 	%rd368, %rd362, %rd367;
	add.s64 	%rd369, %rd368, -7215885187991268811;
	add.s64 	%rd370, %rd369, %rd289;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd358, 36;
	shr.b64 	%rhs, %rd358, 28;
	add.u64 	%rd371, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd358, 30;
	shr.b64 	%rhs, %rd358, 34;
	add.u64 	%rd372, %lhs, %rhs;
	}
	xor.b64  	%rd373, %rd371, %rd372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd358, 25;
	shr.b64 	%rhs, %rd358, 39;
	add.u64 	%rd374, %lhs, %rhs;
	}
	xor.b64  	%rd375, %rd373, %rd374;
	and.b64  	%rd376, %rd358, %rd335;
	xor.b64  	%rd377, %rd358, %rd335;
	and.b64  	%rd378, %rd377, %rd312;
	or.b64  	%rd379, %rd378, %rd376;
	add.s64 	%rd380, %rd379, %rd375;
	add.s64 	%rd381, %rd380, %rd369;
	xor.b64  	%rd382, %rd347, %rd324;
	and.b64  	%rd383, %rd370, %rd382;
	xor.b64  	%rd384, %rd383, %rd324;
	add.s64 	%rd385, %rd301, %rd384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd370, 50;
	shr.b64 	%rhs, %rd370, 14;
	add.u64 	%rd386, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd370, 46;
	shr.b64 	%rhs, %rd370, 18;
	add.u64 	%rd387, %lhs, %rhs;
	}
	xor.b64  	%rd388, %rd386, %rd387;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd370, 23;
	shr.b64 	%rhs, %rd370, 41;
	add.u64 	%rd389, %lhs, %rhs;
	}
	xor.b64  	%rd390, %rd388, %rd389;
	add.s64 	%rd391, %rd385, %rd390;
	add.s64 	%rd392, %rd391, -4495734319001032524;
	add.s64 	%rd393, %rd392, %rd312;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd381, 36;
	shr.b64 	%rhs, %rd381, 28;
	add.u64 	%rd394, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd381, 30;
	shr.b64 	%rhs, %rd381, 34;
	add.u64 	%rd395, %lhs, %rhs;
	}
	xor.b64  	%rd396, %rd394, %rd395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd381, 25;
	shr.b64 	%rhs, %rd381, 39;
	add.u64 	%rd397, %lhs, %rhs;
	}
	xor.b64  	%rd398, %rd396, %rd397;
	and.b64  	%rd399, %rd381, %rd358;
	xor.b64  	%rd400, %rd381, %rd358;
	and.b64  	%rd401, %rd400, %rd335;
	or.b64  	%rd402, %rd401, %rd399;
	add.s64 	%rd403, %rd402, %rd398;
	add.s64 	%rd404, %rd403, %rd392;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd46, 63;
	shr.b64 	%rhs, %rd46, 1;
	add.u64 	%rd405, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd46, 56;
	shr.b64 	%rhs, %rd46, 8;
	add.u64 	%rd406, %lhs, %rhs;
	}
	xor.b64  	%rd407, %rd405, %rd406;
	shr.u64 	%rd408, %rd46, 7;
	xor.b64  	%rd409, %rd407, %rd408;
	add.s64 	%rd410, %rd409, %rd45;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd47, 63;
	shr.b64 	%rhs, %rd47, 1;
	add.u64 	%rd411, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd47, 56;
	shr.b64 	%rhs, %rd47, 8;
	add.u64 	%rd412, %lhs, %rhs;
	}
	xor.b64  	%rd413, %rd411, %rd412;
	shr.u64 	%rd414, %rd47, 7;
	xor.b64  	%rd415, %rd413, %rd414;
	add.s64 	%rd416, %rd415, %rd46;
	add.s64 	%rd417, %rd416, %rd13;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd410, 45;
	shr.b64 	%rhs, %rd410, 19;
	add.u64 	%rd418, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd410, 3;
	shr.b64 	%rhs, %rd410, 61;
	add.u64 	%rd419, %lhs, %rhs;
	}
	xor.b64  	%rd420, %rd418, %rd419;
	shr.u64 	%rd421, %rd410, 6;
	xor.b64  	%rd422, %rd420, %rd421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd48, 63;
	shr.b64 	%rhs, %rd48, 1;
	add.u64 	%rd423, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd48, 56;
	shr.b64 	%rhs, %rd48, 8;
	add.u64 	%rd424, %lhs, %rhs;
	}
	xor.b64  	%rd425, %rd423, %rd424;
	shr.u64 	%rd426, %rd48, 7;
	xor.b64  	%rd427, %rd425, %rd426;
	add.s64 	%rd428, %rd427, %rd47;
	add.s64 	%rd429, %rd428, %rd422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd417, 45;
	shr.b64 	%rhs, %rd417, 19;
	add.u64 	%rd430, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd417, 3;
	shr.b64 	%rhs, %rd417, 61;
	add.u64 	%rd431, %lhs, %rhs;
	}
	xor.b64  	%rd432, %rd430, %rd431;
	shr.u64 	%rd433, %rd417, 6;
	xor.b64  	%rd434, %rd432, %rd433;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd49, 63;
	shr.b64 	%rhs, %rd49, 1;
	add.u64 	%rd435, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd49, 56;
	shr.b64 	%rhs, %rd49, 8;
	add.u64 	%rd436, %lhs, %rhs;
	}
	xor.b64  	%rd437, %rd435, %rd436;
	shr.u64 	%rd438, %rd49, 7;
	xor.b64  	%rd439, %rd437, %rd438;
	add.s64 	%rd440, %rd439, %rd48;
	add.s64 	%rd441, %rd440, %rd434;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd429, 45;
	shr.b64 	%rhs, %rd429, 19;
	add.u64 	%rd442, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd429, 3;
	shr.b64 	%rhs, %rd429, 61;
	add.u64 	%rd443, %lhs, %rhs;
	}
	xor.b64  	%rd444, %rd442, %rd443;
	shr.u64 	%rd445, %rd429, 6;
	xor.b64  	%rd446, %rd444, %rd445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd50, 63;
	shr.b64 	%rhs, %rd50, 1;
	add.u64 	%rd447, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd50, 56;
	shr.b64 	%rhs, %rd50, 8;
	add.u64 	%rd448, %lhs, %rhs;
	}
	xor.b64  	%rd449, %rd447, %rd448;
	shr.u64 	%rd450, %rd50, 7;
	xor.b64  	%rd451, %rd449, %rd450;
	add.s64 	%rd452, %rd451, %rd49;
	add.s64 	%rd453, %rd452, %rd446;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd441, 45;
	shr.b64 	%rhs, %rd441, 19;
	add.u64 	%rd454, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd441, 3;
	shr.b64 	%rhs, %rd441, 61;
	add.u64 	%rd455, %lhs, %rhs;
	}
	xor.b64  	%rd456, %rd454, %rd455;
	shr.u64 	%rd457, %rd441, 6;
	xor.b64  	%rd458, %rd456, %rd457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd51, 63;
	shr.b64 	%rhs, %rd51, 1;
	add.u64 	%rd459, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd51, 56;
	shr.b64 	%rhs, %rd51, 8;
	add.u64 	%rd460, %lhs, %rhs;
	}
	xor.b64  	%rd461, %rd459, %rd460;
	shr.u64 	%rd462, %rd51, 7;
	xor.b64  	%rd463, %rd461, %rd462;
	add.s64 	%rd464, %rd463, %rd50;
	add.s64 	%rd465, %rd464, %rd458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 45;
	shr.b64 	%rhs, %rd453, 19;
	add.u64 	%rd466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 3;
	shr.b64 	%rhs, %rd453, 61;
	add.u64 	%rd467, %lhs, %rhs;
	}
	xor.b64  	%rd468, %rd466, %rd467;
	shr.u64 	%rd469, %rd453, 6;
	xor.b64  	%rd470, %rd468, %rd469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd52, 63;
	shr.b64 	%rhs, %rd52, 1;
	add.u64 	%rd471, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd52, 56;
	shr.b64 	%rhs, %rd52, 8;
	add.u64 	%rd472, %lhs, %rhs;
	}
	xor.b64  	%rd473, %rd471, %rd472;
	shr.u64 	%rd474, %rd52, 7;
	xor.b64  	%rd475, %rd473, %rd474;
	add.s64 	%rd476, %rd475, %rd51;
	add.s64 	%rd477, %rd476, %rd470;
	add.s64 	%rd478, %rd477, 544;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd465, 45;
	shr.b64 	%rhs, %rd465, 19;
	add.u64 	%rd479, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd465, 3;
	shr.b64 	%rhs, %rd465, 61;
	add.u64 	%rd480, %lhs, %rhs;
	}
	xor.b64  	%rd481, %rd479, %rd480;
	shr.u64 	%rd482, %rd465, 6;
	xor.b64  	%rd483, %rd481, %rd482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd53, 63;
	shr.b64 	%rhs, %rd53, 1;
	add.u64 	%rd484, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd53, 56;
	shr.b64 	%rhs, %rd53, 8;
	add.u64 	%rd485, %lhs, %rhs;
	}
	xor.b64  	%rd486, %rd484, %rd485;
	shr.u64 	%rd487, %rd53, 7;
	xor.b64  	%rd488, %rd486, %rd487;
	add.s64 	%rd489, %rd488, %rd52;
	add.s64 	%rd490, %rd489, %rd410;
	add.s64 	%rd491, %rd490, %rd483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd478, 45;
	shr.b64 	%rhs, %rd478, 19;
	add.u64 	%rd492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd478, 3;
	shr.b64 	%rhs, %rd478, 61;
	add.u64 	%rd493, %lhs, %rhs;
	}
	xor.b64  	%rd494, %rd492, %rd493;
	shr.u64 	%rd495, %rd478, 6;
	xor.b64  	%rd496, %rd494, %rd495;
	add.s64 	%rd497, %rd53, %rd417;
	add.s64 	%rd498, %rd497, %rd496;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd491, 45;
	shr.b64 	%rhs, %rd491, 19;
	add.u64 	%rd499, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd491, 3;
	shr.b64 	%rhs, %rd491, 61;
	add.u64 	%rd500, %lhs, %rhs;
	}
	xor.b64  	%rd501, %rd499, %rd500;
	shr.u64 	%rd502, %rd491, 6;
	xor.b64  	%rd503, %rd501, %rd502;
	add.s64 	%rd504, %rd429, %rd503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd498, 45;
	shr.b64 	%rhs, %rd498, 19;
	add.u64 	%rd505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd498, 3;
	shr.b64 	%rhs, %rd498, 61;
	add.u64 	%rd506, %lhs, %rhs;
	}
	xor.b64  	%rd507, %rd505, %rd506;
	shr.u64 	%rd508, %rd498, 6;
	xor.b64  	%rd509, %rd507, %rd508;
	add.s64 	%rd510, %rd441, %rd509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd504, 45;
	shr.b64 	%rhs, %rd504, 19;
	add.u64 	%rd511, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd504, 3;
	shr.b64 	%rhs, %rd504, 61;
	add.u64 	%rd512, %lhs, %rhs;
	}
	xor.b64  	%rd513, %rd511, %rd512;
	shr.u64 	%rd514, %rd504, 6;
	xor.b64  	%rd515, %rd513, %rd514;
	add.s64 	%rd516, %rd453, %rd515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd510, 45;
	shr.b64 	%rhs, %rd510, 19;
	add.u64 	%rd517, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd510, 3;
	shr.b64 	%rhs, %rd510, 61;
	add.u64 	%rd518, %lhs, %rhs;
	}
	xor.b64  	%rd519, %rd517, %rd518;
	shr.u64 	%rd520, %rd510, 6;
	xor.b64  	%rd521, %rd519, %rd520;
	add.s64 	%rd522, %rd465, %rd521;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd516, 45;
	shr.b64 	%rhs, %rd516, 19;
	add.u64 	%rd523, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd516, 3;
	shr.b64 	%rhs, %rd516, 61;
	add.u64 	%rd524, %lhs, %rhs;
	}
	xor.b64  	%rd525, %rd523, %rd524;
	shr.u64 	%rd526, %rd516, 6;
	xor.b64  	%rd527, %rd525, %rd526;
	add.s64 	%rd528, %rd478, %rd527;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd522, 45;
	shr.b64 	%rhs, %rd522, 19;
	add.u64 	%rd529, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd522, 3;
	shr.b64 	%rhs, %rd522, 61;
	add.u64 	%rd530, %lhs, %rhs;
	}
	xor.b64  	%rd531, %rd529, %rd530;
	shr.u64 	%rd532, %rd522, 6;
	xor.b64  	%rd533, %rd531, %rd532;
	add.s64 	%rd534, %rd15, %rd491;
	add.s64 	%rd535, %rd534, %rd533;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd528, 45;
	shr.b64 	%rhs, %rd528, 19;
	add.u64 	%rd536, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd528, 3;
	shr.b64 	%rhs, %rd528, 61;
	add.u64 	%rd537, %lhs, %rhs;
	}
	xor.b64  	%rd538, %rd536, %rd537;
	shr.u64 	%rd539, %rd528, 6;
	xor.b64  	%rd540, %rd538, %rd539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd410, 63;
	shr.b64 	%rhs, %rd410, 1;
	add.u64 	%rd541, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd410, 56;
	shr.b64 	%rhs, %rd410, 8;
	add.u64 	%rd542, %lhs, %rhs;
	}
	xor.b64  	%rd543, %rd541, %rd542;
	shr.u64 	%rd544, %rd410, 7;
	xor.b64  	%rd545, %rd543, %rd544;
	add.s64 	%rd546, %rd545, %rd498;
	add.s64 	%rd547, %rd546, %rd540;
	add.s64 	%rd548, %rd547, 544;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd393, 50;
	shr.b64 	%rhs, %rd393, 14;
	add.u64 	%rd549, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd393, 46;
	shr.b64 	%rhs, %rd393, 18;
	add.u64 	%rd550, %lhs, %rhs;
	}
	xor.b64  	%rd551, %rd549, %rd550;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd393, 23;
	shr.b64 	%rhs, %rd393, 41;
	add.u64 	%rd552, %lhs, %rhs;
	}
	xor.b64  	%rd553, %rd551, %rd552;
	xor.b64  	%rd554, %rd370, %rd347;
	and.b64  	%rd555, %rd393, %rd554;
	xor.b64  	%rd556, %rd555, %rd347;
	add.s64 	%rd557, %rd556, %rd324;
	add.s64 	%rd558, %rd557, %rd553;
	add.s64 	%rd559, %rd558, %rd410;
	add.s64 	%rd560, %rd559, -1973867731355612462;
	add.s64 	%rd561, %rd560, %rd335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd404, 36;
	shr.b64 	%rhs, %rd404, 28;
	add.u64 	%rd562, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd404, 30;
	shr.b64 	%rhs, %rd404, 34;
	add.u64 	%rd563, %lhs, %rhs;
	}
	xor.b64  	%rd564, %rd562, %rd563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd404, 25;
	shr.b64 	%rhs, %rd404, 39;
	add.u64 	%rd565, %lhs, %rhs;
	}
	xor.b64  	%rd566, %rd564, %rd565;
	and.b64  	%rd567, %rd404, %rd381;
	xor.b64  	%rd568, %rd404, %rd381;
	and.b64  	%rd569, %rd568, %rd358;
	or.b64  	%rd570, %rd569, %rd567;
	add.s64 	%rd571, %rd570, %rd566;
	add.s64 	%rd572, %rd571, %rd560;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd561, 50;
	shr.b64 	%rhs, %rd561, 14;
	add.u64 	%rd573, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd561, 46;
	shr.b64 	%rhs, %rd561, 18;
	add.u64 	%rd574, %lhs, %rhs;
	}
	xor.b64  	%rd575, %rd573, %rd574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd561, 23;
	shr.b64 	%rhs, %rd561, 41;
	add.u64 	%rd576, %lhs, %rhs;
	}
	xor.b64  	%rd577, %rd575, %rd576;
	xor.b64  	%rd578, %rd393, %rd370;
	and.b64  	%rd579, %rd561, %rd578;
	xor.b64  	%rd580, %rd579, %rd370;
	add.s64 	%rd581, %rd417, %rd347;
	add.s64 	%rd582, %rd581, %rd580;
	add.s64 	%rd583, %rd582, %rd577;
	add.s64 	%rd584, %rd583, -1171420211273849373;
	add.s64 	%rd585, %rd584, %rd358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd572, 36;
	shr.b64 	%rhs, %rd572, 28;
	add.u64 	%rd586, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd572, 30;
	shr.b64 	%rhs, %rd572, 34;
	add.u64 	%rd587, %lhs, %rhs;
	}
	xor.b64  	%rd588, %rd586, %rd587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd572, 25;
	shr.b64 	%rhs, %rd572, 39;
	add.u64 	%rd589, %lhs, %rhs;
	}
	xor.b64  	%rd590, %rd588, %rd589;
	and.b64  	%rd591, %rd572, %rd404;
	xor.b64  	%rd592, %rd572, %rd404;
	and.b64  	%rd593, %rd592, %rd381;
	or.b64  	%rd594, %rd593, %rd591;
	add.s64 	%rd595, %rd594, %rd590;
	add.s64 	%rd596, %rd595, %rd584;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd585, 50;
	shr.b64 	%rhs, %rd585, 14;
	add.u64 	%rd597, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd585, 46;
	shr.b64 	%rhs, %rd585, 18;
	add.u64 	%rd598, %lhs, %rhs;
	}
	xor.b64  	%rd599, %rd597, %rd598;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd585, 23;
	shr.b64 	%rhs, %rd585, 41;
	add.u64 	%rd600, %lhs, %rhs;
	}
	xor.b64  	%rd601, %rd599, %rd600;
	xor.b64  	%rd602, %rd561, %rd393;
	and.b64  	%rd603, %rd585, %rd602;
	xor.b64  	%rd604, %rd603, %rd393;
	add.s64 	%rd605, %rd429, %rd370;
	add.s64 	%rd606, %rd605, %rd604;
	add.s64 	%rd607, %rd606, %rd601;
	add.s64 	%rd608, %rd607, 1135362057144423861;
	add.s64 	%rd609, %rd608, %rd381;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd596, 36;
	shr.b64 	%rhs, %rd596, 28;
	add.u64 	%rd610, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd596, 30;
	shr.b64 	%rhs, %rd596, 34;
	add.u64 	%rd611, %lhs, %rhs;
	}
	xor.b64  	%rd612, %rd610, %rd611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd596, 25;
	shr.b64 	%rhs, %rd596, 39;
	add.u64 	%rd613, %lhs, %rhs;
	}
	xor.b64  	%rd614, %rd612, %rd613;
	and.b64  	%rd615, %rd596, %rd572;
	xor.b64  	%rd616, %rd596, %rd572;
	and.b64  	%rd617, %rd616, %rd404;
	or.b64  	%rd618, %rd617, %rd615;
	add.s64 	%rd619, %rd618, %rd614;
	add.s64 	%rd620, %rd619, %rd608;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd609, 50;
	shr.b64 	%rhs, %rd609, 14;
	add.u64 	%rd621, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd609, 46;
	shr.b64 	%rhs, %rd609, 18;
	add.u64 	%rd622, %lhs, %rhs;
	}
	xor.b64  	%rd623, %rd621, %rd622;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd609, 23;
	shr.b64 	%rhs, %rd609, 41;
	add.u64 	%rd624, %lhs, %rhs;
	}
	xor.b64  	%rd625, %rd623, %rd624;
	xor.b64  	%rd626, %rd585, %rd561;
	and.b64  	%rd627, %rd609, %rd626;
	xor.b64  	%rd628, %rd627, %rd561;
	add.s64 	%rd629, %rd441, %rd393;
	add.s64 	%rd630, %rd629, %rd628;
	add.s64 	%rd631, %rd630, %rd625;
	add.s64 	%rd632, %rd631, 2597628984639134821;
	add.s64 	%rd633, %rd632, %rd404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd620, 36;
	shr.b64 	%rhs, %rd620, 28;
	add.u64 	%rd634, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd620, 30;
	shr.b64 	%rhs, %rd620, 34;
	add.u64 	%rd635, %lhs, %rhs;
	}
	xor.b64  	%rd636, %rd634, %rd635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd620, 25;
	shr.b64 	%rhs, %rd620, 39;
	add.u64 	%rd637, %lhs, %rhs;
	}
	xor.b64  	%rd638, %rd636, %rd637;
	and.b64  	%rd639, %rd620, %rd596;
	xor.b64  	%rd640, %rd620, %rd596;
	and.b64  	%rd641, %rd640, %rd572;
	or.b64  	%rd642, %rd641, %rd639;
	add.s64 	%rd643, %rd642, %rd638;
	add.s64 	%rd644, %rd643, %rd632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd633, 50;
	shr.b64 	%rhs, %rd633, 14;
	add.u64 	%rd645, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd633, 46;
	shr.b64 	%rhs, %rd633, 18;
	add.u64 	%rd646, %lhs, %rhs;
	}
	xor.b64  	%rd647, %rd645, %rd646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd633, 23;
	shr.b64 	%rhs, %rd633, 41;
	add.u64 	%rd648, %lhs, %rhs;
	}
	xor.b64  	%rd649, %rd647, %rd648;
	xor.b64  	%rd650, %rd609, %rd585;
	and.b64  	%rd651, %rd633, %rd650;
	xor.b64  	%rd652, %rd651, %rd585;
	add.s64 	%rd653, %rd453, %rd561;
	add.s64 	%rd654, %rd653, %rd652;
	add.s64 	%rd655, %rd654, %rd649;
	add.s64 	%rd656, %rd655, 3308224258029322869;
	add.s64 	%rd657, %rd656, %rd572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd644, 36;
	shr.b64 	%rhs, %rd644, 28;
	add.u64 	%rd658, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd644, 30;
	shr.b64 	%rhs, %rd644, 34;
	add.u64 	%rd659, %lhs, %rhs;
	}
	xor.b64  	%rd660, %rd658, %rd659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd644, 25;
	shr.b64 	%rhs, %rd644, 39;
	add.u64 	%rd661, %lhs, %rhs;
	}
	xor.b64  	%rd662, %rd660, %rd661;
	and.b64  	%rd663, %rd644, %rd620;
	xor.b64  	%rd664, %rd644, %rd620;
	and.b64  	%rd665, %rd664, %rd596;
	or.b64  	%rd666, %rd665, %rd663;
	add.s64 	%rd667, %rd666, %rd662;
	add.s64 	%rd668, %rd667, %rd656;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd657, 50;
	shr.b64 	%rhs, %rd657, 14;
	add.u64 	%rd669, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd657, 46;
	shr.b64 	%rhs, %rd657, 18;
	add.u64 	%rd670, %lhs, %rhs;
	}
	xor.b64  	%rd671, %rd669, %rd670;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd657, 23;
	shr.b64 	%rhs, %rd657, 41;
	add.u64 	%rd672, %lhs, %rhs;
	}
	xor.b64  	%rd673, %rd671, %rd672;
	xor.b64  	%rd674, %rd633, %rd609;
	and.b64  	%rd675, %rd657, %rd674;
	xor.b64  	%rd676, %rd675, %rd609;
	add.s64 	%rd677, %rd465, %rd585;
	add.s64 	%rd678, %rd677, %rd676;
	add.s64 	%rd679, %rd678, %rd673;
	add.s64 	%rd680, %rd679, 5365058923640841347;
	add.s64 	%rd681, %rd680, %rd596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd668, 36;
	shr.b64 	%rhs, %rd668, 28;
	add.u64 	%rd682, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd668, 30;
	shr.b64 	%rhs, %rd668, 34;
	add.u64 	%rd683, %lhs, %rhs;
	}
	xor.b64  	%rd684, %rd682, %rd683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd668, 25;
	shr.b64 	%rhs, %rd668, 39;
	add.u64 	%rd685, %lhs, %rhs;
	}
	xor.b64  	%rd686, %rd684, %rd685;
	and.b64  	%rd687, %rd668, %rd644;
	xor.b64  	%rd688, %rd668, %rd644;
	and.b64  	%rd689, %rd688, %rd620;
	or.b64  	%rd690, %rd689, %rd687;
	add.s64 	%rd691, %rd690, %rd686;
	add.s64 	%rd692, %rd691, %rd680;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd681, 50;
	shr.b64 	%rhs, %rd681, 14;
	add.u64 	%rd693, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd681, 46;
	shr.b64 	%rhs, %rd681, 18;
	add.u64 	%rd694, %lhs, %rhs;
	}
	xor.b64  	%rd695, %rd693, %rd694;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd681, 23;
	shr.b64 	%rhs, %rd681, 41;
	add.u64 	%rd696, %lhs, %rhs;
	}
	xor.b64  	%rd697, %rd695, %rd696;
	xor.b64  	%rd698, %rd657, %rd633;
	and.b64  	%rd699, %rd681, %rd698;
	xor.b64  	%rd700, %rd699, %rd633;
	add.s64 	%rd701, %rd478, %rd609;
	add.s64 	%rd702, %rd701, %rd700;
	add.s64 	%rd703, %rd702, %rd697;
	add.s64 	%rd704, %rd703, 6679025012923562964;
	add.s64 	%rd705, %rd704, %rd620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd692, 36;
	shr.b64 	%rhs, %rd692, 28;
	add.u64 	%rd706, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd692, 30;
	shr.b64 	%rhs, %rd692, 34;
	add.u64 	%rd707, %lhs, %rhs;
	}
	xor.b64  	%rd708, %rd706, %rd707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd692, 25;
	shr.b64 	%rhs, %rd692, 39;
	add.u64 	%rd709, %lhs, %rhs;
	}
	xor.b64  	%rd710, %rd708, %rd709;
	and.b64  	%rd711, %rd692, %rd668;
	xor.b64  	%rd712, %rd692, %rd668;
	and.b64  	%rd713, %rd712, %rd644;
	or.b64  	%rd714, %rd713, %rd711;
	add.s64 	%rd715, %rd714, %rd710;
	add.s64 	%rd716, %rd715, %rd704;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd705, 50;
	shr.b64 	%rhs, %rd705, 14;
	add.u64 	%rd717, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd705, 46;
	shr.b64 	%rhs, %rd705, 18;
	add.u64 	%rd718, %lhs, %rhs;
	}
	xor.b64  	%rd719, %rd717, %rd718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd705, 23;
	shr.b64 	%rhs, %rd705, 41;
	add.u64 	%rd720, %lhs, %rhs;
	}
	xor.b64  	%rd721, %rd719, %rd720;
	xor.b64  	%rd722, %rd681, %rd657;
	and.b64  	%rd723, %rd705, %rd722;
	xor.b64  	%rd724, %rd723, %rd657;
	add.s64 	%rd725, %rd491, %rd633;
	add.s64 	%rd726, %rd725, %rd724;
	add.s64 	%rd727, %rd726, %rd721;
	add.s64 	%rd728, %rd727, 8573033837759648693;
	add.s64 	%rd729, %rd728, %rd644;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd716, 36;
	shr.b64 	%rhs, %rd716, 28;
	add.u64 	%rd730, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd716, 30;
	shr.b64 	%rhs, %rd716, 34;
	add.u64 	%rd731, %lhs, %rhs;
	}
	xor.b64  	%rd732, %rd730, %rd731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd716, 25;
	shr.b64 	%rhs, %rd716, 39;
	add.u64 	%rd733, %lhs, %rhs;
	}
	xor.b64  	%rd734, %rd732, %rd733;
	and.b64  	%rd735, %rd716, %rd692;
	xor.b64  	%rd736, %rd716, %rd692;
	and.b64  	%rd737, %rd736, %rd668;
	or.b64  	%rd738, %rd737, %rd735;
	add.s64 	%rd739, %rd738, %rd734;
	add.s64 	%rd740, %rd739, %rd728;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd729, 50;
	shr.b64 	%rhs, %rd729, 14;
	add.u64 	%rd741, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd729, 46;
	shr.b64 	%rhs, %rd729, 18;
	add.u64 	%rd742, %lhs, %rhs;
	}
	xor.b64  	%rd743, %rd741, %rd742;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd729, 23;
	shr.b64 	%rhs, %rd729, 41;
	add.u64 	%rd744, %lhs, %rhs;
	}
	xor.b64  	%rd745, %rd743, %rd744;
	xor.b64  	%rd746, %rd705, %rd681;
	and.b64  	%rd747, %rd729, %rd746;
	xor.b64  	%rd748, %rd747, %rd681;
	add.s64 	%rd749, %rd498, %rd657;
	add.s64 	%rd750, %rd749, %rd748;
	add.s64 	%rd751, %rd750, %rd745;
	add.s64 	%rd752, %rd751, -7476448914759557205;
	add.s64 	%rd753, %rd752, %rd668;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd740, 36;
	shr.b64 	%rhs, %rd740, 28;
	add.u64 	%rd754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd740, 30;
	shr.b64 	%rhs, %rd740, 34;
	add.u64 	%rd755, %lhs, %rhs;
	}
	xor.b64  	%rd756, %rd754, %rd755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd740, 25;
	shr.b64 	%rhs, %rd740, 39;
	add.u64 	%rd757, %lhs, %rhs;
	}
	xor.b64  	%rd758, %rd756, %rd757;
	and.b64  	%rd759, %rd740, %rd716;
	xor.b64  	%rd760, %rd740, %rd716;
	and.b64  	%rd761, %rd760, %rd692;
	or.b64  	%rd762, %rd761, %rd759;
	add.s64 	%rd763, %rd762, %rd758;
	add.s64 	%rd764, %rd763, %rd752;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd753, 50;
	shr.b64 	%rhs, %rd753, 14;
	add.u64 	%rd765, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd753, 46;
	shr.b64 	%rhs, %rd753, 18;
	add.u64 	%rd766, %lhs, %rhs;
	}
	xor.b64  	%rd767, %rd765, %rd766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd753, 23;
	shr.b64 	%rhs, %rd753, 41;
	add.u64 	%rd768, %lhs, %rhs;
	}
	xor.b64  	%rd769, %rd767, %rd768;
	xor.b64  	%rd770, %rd729, %rd705;
	and.b64  	%rd771, %rd753, %rd770;
	xor.b64  	%rd772, %rd771, %rd705;
	add.s64 	%rd773, %rd504, %rd681;
	add.s64 	%rd774, %rd773, %rd772;
	add.s64 	%rd775, %rd774, %rd769;
	add.s64 	%rd776, %rd775, -6327057829258317296;
	add.s64 	%rd777, %rd776, %rd692;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd764, 36;
	shr.b64 	%rhs, %rd764, 28;
	add.u64 	%rd778, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd764, 30;
	shr.b64 	%rhs, %rd764, 34;
	add.u64 	%rd779, %lhs, %rhs;
	}
	xor.b64  	%rd780, %rd778, %rd779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd764, 25;
	shr.b64 	%rhs, %rd764, 39;
	add.u64 	%rd781, %lhs, %rhs;
	}
	xor.b64  	%rd782, %rd780, %rd781;
	and.b64  	%rd783, %rd764, %rd740;
	xor.b64  	%rd784, %rd764, %rd740;
	and.b64  	%rd785, %rd784, %rd716;
	or.b64  	%rd786, %rd785, %rd783;
	add.s64 	%rd787, %rd786, %rd782;
	add.s64 	%rd788, %rd787, %rd776;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd777, 50;
	shr.b64 	%rhs, %rd777, 14;
	add.u64 	%rd789, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd777, 46;
	shr.b64 	%rhs, %rd777, 18;
	add.u64 	%rd790, %lhs, %rhs;
	}
	xor.b64  	%rd791, %rd789, %rd790;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd777, 23;
	shr.b64 	%rhs, %rd777, 41;
	add.u64 	%rd792, %lhs, %rhs;
	}
	xor.b64  	%rd793, %rd791, %rd792;
	xor.b64  	%rd794, %rd753, %rd729;
	and.b64  	%rd795, %rd777, %rd794;
	xor.b64  	%rd796, %rd795, %rd729;
	add.s64 	%rd797, %rd510, %rd705;
	add.s64 	%rd798, %rd797, %rd796;
	add.s64 	%rd799, %rd798, %rd793;
	add.s64 	%rd800, %rd799, -5763719355590565569;
	add.s64 	%rd801, %rd800, %rd716;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd788, 36;
	shr.b64 	%rhs, %rd788, 28;
	add.u64 	%rd802, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd788, 30;
	shr.b64 	%rhs, %rd788, 34;
	add.u64 	%rd803, %lhs, %rhs;
	}
	xor.b64  	%rd804, %rd802, %rd803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd788, 25;
	shr.b64 	%rhs, %rd788, 39;
	add.u64 	%rd805, %lhs, %rhs;
	}
	xor.b64  	%rd806, %rd804, %rd805;
	and.b64  	%rd807, %rd788, %rd764;
	xor.b64  	%rd808, %rd788, %rd764;
	and.b64  	%rd809, %rd808, %rd740;
	or.b64  	%rd810, %rd809, %rd807;
	add.s64 	%rd811, %rd810, %rd806;
	add.s64 	%rd812, %rd811, %rd800;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd801, 50;
	shr.b64 	%rhs, %rd801, 14;
	add.u64 	%rd813, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd801, 46;
	shr.b64 	%rhs, %rd801, 18;
	add.u64 	%rd814, %lhs, %rhs;
	}
	xor.b64  	%rd815, %rd813, %rd814;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd801, 23;
	shr.b64 	%rhs, %rd801, 41;
	add.u64 	%rd816, %lhs, %rhs;
	}
	xor.b64  	%rd817, %rd815, %rd816;
	xor.b64  	%rd818, %rd777, %rd753;
	and.b64  	%rd819, %rd801, %rd818;
	xor.b64  	%rd820, %rd819, %rd753;
	add.s64 	%rd821, %rd516, %rd729;
	add.s64 	%rd822, %rd821, %rd820;
	add.s64 	%rd823, %rd822, %rd817;
	add.s64 	%rd824, %rd823, -4658551843659510044;
	add.s64 	%rd825, %rd824, %rd740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd812, 36;
	shr.b64 	%rhs, %rd812, 28;
	add.u64 	%rd826, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd812, 30;
	shr.b64 	%rhs, %rd812, 34;
	add.u64 	%rd827, %lhs, %rhs;
	}
	xor.b64  	%rd828, %rd826, %rd827;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd812, 25;
	shr.b64 	%rhs, %rd812, 39;
	add.u64 	%rd829, %lhs, %rhs;
	}
	xor.b64  	%rd830, %rd828, %rd829;
	and.b64  	%rd831, %rd812, %rd788;
	xor.b64  	%rd832, %rd812, %rd788;
	and.b64  	%rd833, %rd832, %rd764;
	or.b64  	%rd834, %rd833, %rd831;
	add.s64 	%rd835, %rd834, %rd830;
	add.s64 	%rd836, %rd835, %rd824;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd825, 50;
	shr.b64 	%rhs, %rd825, 14;
	add.u64 	%rd837, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd825, 46;
	shr.b64 	%rhs, %rd825, 18;
	add.u64 	%rd838, %lhs, %rhs;
	}
	xor.b64  	%rd839, %rd837, %rd838;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd825, 23;
	shr.b64 	%rhs, %rd825, 41;
	add.u64 	%rd840, %lhs, %rhs;
	}
	xor.b64  	%rd841, %rd839, %rd840;
	xor.b64  	%rd842, %rd801, %rd777;
	and.b64  	%rd843, %rd825, %rd842;
	xor.b64  	%rd844, %rd843, %rd777;
	add.s64 	%rd845, %rd522, %rd753;
	add.s64 	%rd846, %rd845, %rd844;
	add.s64 	%rd847, %rd846, %rd841;
	add.s64 	%rd848, %rd847, -4116276920077217854;
	add.s64 	%rd849, %rd848, %rd764;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd836, 36;
	shr.b64 	%rhs, %rd836, 28;
	add.u64 	%rd850, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd836, 30;
	shr.b64 	%rhs, %rd836, 34;
	add.u64 	%rd851, %lhs, %rhs;
	}
	xor.b64  	%rd852, %rd850, %rd851;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd836, 25;
	shr.b64 	%rhs, %rd836, 39;
	add.u64 	%rd853, %lhs, %rhs;
	}
	xor.b64  	%rd854, %rd852, %rd853;
	and.b64  	%rd855, %rd836, %rd812;
	xor.b64  	%rd856, %rd836, %rd812;
	and.b64  	%rd857, %rd856, %rd788;
	or.b64  	%rd858, %rd857, %rd855;
	add.s64 	%rd859, %rd858, %rd854;
	add.s64 	%rd860, %rd859, %rd848;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd849, 50;
	shr.b64 	%rhs, %rd849, 14;
	add.u64 	%rd861, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd849, 46;
	shr.b64 	%rhs, %rd849, 18;
	add.u64 	%rd862, %lhs, %rhs;
	}
	xor.b64  	%rd863, %rd861, %rd862;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd849, 23;
	shr.b64 	%rhs, %rd849, 41;
	add.u64 	%rd864, %lhs, %rhs;
	}
	xor.b64  	%rd865, %rd863, %rd864;
	xor.b64  	%rd866, %rd825, %rd801;
	and.b64  	%rd867, %rd849, %rd866;
	xor.b64  	%rd868, %rd867, %rd801;
	add.s64 	%rd869, %rd528, %rd777;
	add.s64 	%rd870, %rd869, %rd868;
	add.s64 	%rd871, %rd870, %rd865;
	add.s64 	%rd872, %rd871, -3051310485924567259;
	add.s64 	%rd873, %rd872, %rd788;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd860, 36;
	shr.b64 	%rhs, %rd860, 28;
	add.u64 	%rd874, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd860, 30;
	shr.b64 	%rhs, %rd860, 34;
	add.u64 	%rd875, %lhs, %rhs;
	}
	xor.b64  	%rd876, %rd874, %rd875;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd860, 25;
	shr.b64 	%rhs, %rd860, 39;
	add.u64 	%rd877, %lhs, %rhs;
	}
	xor.b64  	%rd878, %rd876, %rd877;
	and.b64  	%rd879, %rd860, %rd836;
	xor.b64  	%rd880, %rd860, %rd836;
	and.b64  	%rd881, %rd880, %rd812;
	or.b64  	%rd882, %rd881, %rd879;
	add.s64 	%rd883, %rd882, %rd878;
	add.s64 	%rd884, %rd883, %rd872;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd873, 50;
	shr.b64 	%rhs, %rd873, 14;
	add.u64 	%rd885, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd873, 46;
	shr.b64 	%rhs, %rd873, 18;
	add.u64 	%rd886, %lhs, %rhs;
	}
	xor.b64  	%rd887, %rd885, %rd886;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd873, 23;
	shr.b64 	%rhs, %rd873, 41;
	add.u64 	%rd888, %lhs, %rhs;
	}
	xor.b64  	%rd889, %rd887, %rd888;
	xor.b64  	%rd890, %rd849, %rd825;
	and.b64  	%rd891, %rd873, %rd890;
	xor.b64  	%rd892, %rd891, %rd825;
	add.s64 	%rd893, %rd535, %rd801;
	add.s64 	%rd894, %rd893, %rd892;
	add.s64 	%rd895, %rd894, %rd889;
	add.s64 	%rd896, %rd895, 489312712824947311;
	add.s64 	%rd897, %rd896, %rd812;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd884, 36;
	shr.b64 	%rhs, %rd884, 28;
	add.u64 	%rd898, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd884, 30;
	shr.b64 	%rhs, %rd884, 34;
	add.u64 	%rd899, %lhs, %rhs;
	}
	xor.b64  	%rd900, %rd898, %rd899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd884, 25;
	shr.b64 	%rhs, %rd884, 39;
	add.u64 	%rd901, %lhs, %rhs;
	}
	xor.b64  	%rd902, %rd900, %rd901;
	and.b64  	%rd903, %rd884, %rd860;
	xor.b64  	%rd904, %rd884, %rd860;
	and.b64  	%rd905, %rd904, %rd836;
	or.b64  	%rd906, %rd905, %rd903;
	add.s64 	%rd907, %rd906, %rd902;
	add.s64 	%rd908, %rd907, %rd896;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd897, 50;
	shr.b64 	%rhs, %rd897, 14;
	add.u64 	%rd909, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd897, 46;
	shr.b64 	%rhs, %rd897, 18;
	add.u64 	%rd910, %lhs, %rhs;
	}
	xor.b64  	%rd911, %rd909, %rd910;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd897, 23;
	shr.b64 	%rhs, %rd897, 41;
	add.u64 	%rd912, %lhs, %rhs;
	}
	xor.b64  	%rd913, %rd911, %rd912;
	xor.b64  	%rd914, %rd873, %rd849;
	and.b64  	%rd915, %rd897, %rd914;
	xor.b64  	%rd916, %rd915, %rd849;
	add.s64 	%rd917, %rd548, %rd825;
	add.s64 	%rd918, %rd917, %rd916;
	add.s64 	%rd919, %rd918, %rd913;
	add.s64 	%rd920, %rd919, 1452737877330783856;
	add.s64 	%rd921, %rd920, %rd836;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd908, 36;
	shr.b64 	%rhs, %rd908, 28;
	add.u64 	%rd922, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd908, 30;
	shr.b64 	%rhs, %rd908, 34;
	add.u64 	%rd923, %lhs, %rhs;
	}
	xor.b64  	%rd924, %rd922, %rd923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd908, 25;
	shr.b64 	%rhs, %rd908, 39;
	add.u64 	%rd925, %lhs, %rhs;
	}
	xor.b64  	%rd926, %rd924, %rd925;
	and.b64  	%rd927, %rd908, %rd884;
	xor.b64  	%rd928, %rd908, %rd884;
	and.b64  	%rd929, %rd928, %rd860;
	or.b64  	%rd930, %rd929, %rd927;
	add.s64 	%rd931, %rd930, %rd926;
	add.s64 	%rd932, %rd931, %rd920;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd535, 45;
	shr.b64 	%rhs, %rd535, 19;
	add.u64 	%rd933, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd535, 3;
	shr.b64 	%rhs, %rd535, 61;
	add.u64 	%rd934, %lhs, %rhs;
	}
	xor.b64  	%rd935, %rd933, %rd934;
	shr.u64 	%rd936, %rd535, 6;
	xor.b64  	%rd937, %rd935, %rd936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd417, 63;
	shr.b64 	%rhs, %rd417, 1;
	add.u64 	%rd938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd417, 56;
	shr.b64 	%rhs, %rd417, 8;
	add.u64 	%rd939, %lhs, %rhs;
	}
	xor.b64  	%rd940, %rd938, %rd939;
	shr.u64 	%rd941, %rd417, 7;
	xor.b64  	%rd942, %rd940, %rd941;
	add.s64 	%rd943, %rd942, %rd410;
	add.s64 	%rd944, %rd943, %rd504;
	add.s64 	%rd945, %rd944, %rd937;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd548, 45;
	shr.b64 	%rhs, %rd548, 19;
	add.u64 	%rd946, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd548, 3;
	shr.b64 	%rhs, %rd548, 61;
	add.u64 	%rd947, %lhs, %rhs;
	}
	xor.b64  	%rd948, %rd946, %rd947;
	shr.u64 	%rd949, %rd548, 6;
	xor.b64  	%rd950, %rd948, %rd949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd429, 63;
	shr.b64 	%rhs, %rd429, 1;
	add.u64 	%rd951, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd429, 56;
	shr.b64 	%rhs, %rd429, 8;
	add.u64 	%rd952, %lhs, %rhs;
	}
	xor.b64  	%rd953, %rd951, %rd952;
	shr.u64 	%rd954, %rd429, 7;
	xor.b64  	%rd955, %rd953, %rd954;
	add.s64 	%rd956, %rd955, %rd417;
	add.s64 	%rd957, %rd956, %rd510;
	add.s64 	%rd958, %rd957, %rd950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd945, 45;
	shr.b64 	%rhs, %rd945, 19;
	add.u64 	%rd959, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd945, 3;
	shr.b64 	%rhs, %rd945, 61;
	add.u64 	%rd960, %lhs, %rhs;
	}
	xor.b64  	%rd961, %rd959, %rd960;
	shr.u64 	%rd962, %rd945, 6;
	xor.b64  	%rd963, %rd961, %rd962;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd441, 63;
	shr.b64 	%rhs, %rd441, 1;
	add.u64 	%rd964, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd441, 56;
	shr.b64 	%rhs, %rd441, 8;
	add.u64 	%rd965, %lhs, %rhs;
	}
	xor.b64  	%rd966, %rd964, %rd965;
	shr.u64 	%rd967, %rd441, 7;
	xor.b64  	%rd968, %rd966, %rd967;
	add.s64 	%rd969, %rd968, %rd429;
	add.s64 	%rd970, %rd969, %rd516;
	add.s64 	%rd971, %rd970, %rd963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd958, 45;
	shr.b64 	%rhs, %rd958, 19;
	add.u64 	%rd972, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd958, 3;
	shr.b64 	%rhs, %rd958, 61;
	add.u64 	%rd973, %lhs, %rhs;
	}
	xor.b64  	%rd974, %rd972, %rd973;
	shr.u64 	%rd975, %rd958, 6;
	xor.b64  	%rd976, %rd974, %rd975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 63;
	shr.b64 	%rhs, %rd453, 1;
	add.u64 	%rd977, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd453, 56;
	shr.b64 	%rhs, %rd453, 8;
	add.u64 	%rd978, %lhs, %rhs;
	}
	xor.b64  	%rd979, %rd977, %rd978;
	shr.u64 	%rd980, %rd453, 7;
	xor.b64  	%rd981, %rd979, %rd980;
	add.s64 	%rd982, %rd981, %rd441;
	add.s64 	%rd983, %rd982, %rd522;
	add.s64 	%rd984, %rd983, %rd976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd971, 45;
	shr.b64 	%rhs, %rd971, 19;
	add.u64 	%rd985, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd971, 3;
	shr.b64 	%rhs, %rd971, 61;
	add.u64 	%rd986, %lhs, %rhs;
	}
	xor.b64  	%rd987, %rd985, %rd986;
	shr.u64 	%rd988, %rd971, 6;
	xor.b64  	%rd989, %rd987, %rd988;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd465, 63;
	shr.b64 	%rhs, %rd465, 1;
	add.u64 	%rd990, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd465, 56;
	shr.b64 	%rhs, %rd465, 8;
	add.u64 	%rd991, %lhs, %rhs;
	}
	xor.b64  	%rd992, %rd990, %rd991;
	shr.u64 	%rd993, %rd465, 7;
	xor.b64  	%rd994, %rd992, %rd993;
	add.s64 	%rd995, %rd994, %rd453;
	add.s64 	%rd996, %rd995, %rd528;
	add.s64 	%rd997, %rd996, %rd989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd984, 45;
	shr.b64 	%rhs, %rd984, 19;
	add.u64 	%rd998, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd984, 3;
	shr.b64 	%rhs, %rd984, 61;
	add.u64 	%rd999, %lhs, %rhs;
	}
	xor.b64  	%rd1000, %rd998, %rd999;
	shr.u64 	%rd1001, %rd984, 6;
	xor.b64  	%rd1002, %rd1000, %rd1001;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd478, 63;
	shr.b64 	%rhs, %rd478, 1;
	add.u64 	%rd1003, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd478, 56;
	shr.b64 	%rhs, %rd478, 8;
	add.u64 	%rd1004, %lhs, %rhs;
	}
	xor.b64  	%rd1005, %rd1003, %rd1004;
	shr.u64 	%rd1006, %rd478, 7;
	xor.b64  	%rd1007, %rd1005, %rd1006;
	add.s64 	%rd1008, %rd1007, %rd465;
	add.s64 	%rd1009, %rd1008, %rd535;
	add.s64 	%rd1010, %rd1009, %rd1002;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd997, 45;
	shr.b64 	%rhs, %rd997, 19;
	add.u64 	%rd1011, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd997, 3;
	shr.b64 	%rhs, %rd997, 61;
	add.u64 	%rd1012, %lhs, %rhs;
	}
	xor.b64  	%rd1013, %rd1011, %rd1012;
	shr.u64 	%rd1014, %rd997, 6;
	xor.b64  	%rd1015, %rd1013, %rd1014;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd491, 63;
	shr.b64 	%rhs, %rd491, 1;
	add.u64 	%rd1016, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd491, 56;
	shr.b64 	%rhs, %rd491, 8;
	add.u64 	%rd1017, %lhs, %rhs;
	}
	xor.b64  	%rd1018, %rd1016, %rd1017;
	shr.u64 	%rd1019, %rd491, 7;
	xor.b64  	%rd1020, %rd1018, %rd1019;
	add.s64 	%rd1021, %rd1020, %rd478;
	add.s64 	%rd1022, %rd1021, %rd548;
	add.s64 	%rd1023, %rd1022, %rd1015;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1010, 45;
	shr.b64 	%rhs, %rd1010, 19;
	add.u64 	%rd1024, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1010, 3;
	shr.b64 	%rhs, %rd1010, 61;
	add.u64 	%rd1025, %lhs, %rhs;
	}
	xor.b64  	%rd1026, %rd1024, %rd1025;
	shr.u64 	%rd1027, %rd1010, 6;
	xor.b64  	%rd1028, %rd1026, %rd1027;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd498, 63;
	shr.b64 	%rhs, %rd498, 1;
	add.u64 	%rd1029, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd498, 56;
	shr.b64 	%rhs, %rd498, 8;
	add.u64 	%rd1030, %lhs, %rhs;
	}
	xor.b64  	%rd1031, %rd1029, %rd1030;
	shr.u64 	%rd1032, %rd498, 7;
	xor.b64  	%rd1033, %rd1031, %rd1032;
	add.s64 	%rd1034, %rd1033, %rd491;
	add.s64 	%rd1035, %rd1034, %rd945;
	add.s64 	%rd1036, %rd1035, %rd1028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1023, 45;
	shr.b64 	%rhs, %rd1023, 19;
	add.u64 	%rd1037, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1023, 3;
	shr.b64 	%rhs, %rd1023, 61;
	add.u64 	%rd1038, %lhs, %rhs;
	}
	xor.b64  	%rd1039, %rd1037, %rd1038;
	shr.u64 	%rd1040, %rd1023, 6;
	xor.b64  	%rd1041, %rd1039, %rd1040;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd504, 63;
	shr.b64 	%rhs, %rd504, 1;
	add.u64 	%rd1042, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd504, 56;
	shr.b64 	%rhs, %rd504, 8;
	add.u64 	%rd1043, %lhs, %rhs;
	}
	xor.b64  	%rd1044, %rd1042, %rd1043;
	shr.u64 	%rd1045, %rd504, 7;
	xor.b64  	%rd1046, %rd1044, %rd1045;
	add.s64 	%rd1047, %rd1046, %rd498;
	add.s64 	%rd1048, %rd1047, %rd958;
	add.s64 	%rd1049, %rd1048, %rd1041;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1036, 45;
	shr.b64 	%rhs, %rd1036, 19;
	add.u64 	%rd1050, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1036, 3;
	shr.b64 	%rhs, %rd1036, 61;
	add.u64 	%rd1051, %lhs, %rhs;
	}
	xor.b64  	%rd1052, %rd1050, %rd1051;
	shr.u64 	%rd1053, %rd1036, 6;
	xor.b64  	%rd1054, %rd1052, %rd1053;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd510, 63;
	shr.b64 	%rhs, %rd510, 1;
	add.u64 	%rd1055, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd510, 56;
	shr.b64 	%rhs, %rd510, 8;
	add.u64 	%rd1056, %lhs, %rhs;
	}
	xor.b64  	%rd1057, %rd1055, %rd1056;
	shr.u64 	%rd1058, %rd510, 7;
	xor.b64  	%rd1059, %rd1057, %rd1058;
	add.s64 	%rd1060, %rd1059, %rd504;
	add.s64 	%rd1061, %rd1060, %rd971;
	add.s64 	%rd1062, %rd1061, %rd1054;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1049, 45;
	shr.b64 	%rhs, %rd1049, 19;
	add.u64 	%rd1063, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1049, 3;
	shr.b64 	%rhs, %rd1049, 61;
	add.u64 	%rd1064, %lhs, %rhs;
	}
	xor.b64  	%rd1065, %rd1063, %rd1064;
	shr.u64 	%rd1066, %rd1049, 6;
	xor.b64  	%rd1067, %rd1065, %rd1066;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd516, 63;
	shr.b64 	%rhs, %rd516, 1;
	add.u64 	%rd1068, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd516, 56;
	shr.b64 	%rhs, %rd516, 8;
	add.u64 	%rd1069, %lhs, %rhs;
	}
	xor.b64  	%rd1070, %rd1068, %rd1069;
	shr.u64 	%rd1071, %rd516, 7;
	xor.b64  	%rd1072, %rd1070, %rd1071;
	add.s64 	%rd1073, %rd1072, %rd510;
	add.s64 	%rd1074, %rd1073, %rd984;
	add.s64 	%rd1075, %rd1074, %rd1067;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1062, 45;
	shr.b64 	%rhs, %rd1062, 19;
	add.u64 	%rd1076, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1062, 3;
	shr.b64 	%rhs, %rd1062, 61;
	add.u64 	%rd1077, %lhs, %rhs;
	}
	xor.b64  	%rd1078, %rd1076, %rd1077;
	shr.u64 	%rd1079, %rd1062, 6;
	xor.b64  	%rd1080, %rd1078, %rd1079;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd522, 63;
	shr.b64 	%rhs, %rd522, 1;
	add.u64 	%rd1081, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd522, 56;
	shr.b64 	%rhs, %rd522, 8;
	add.u64 	%rd1082, %lhs, %rhs;
	}
	xor.b64  	%rd1083, %rd1081, %rd1082;
	shr.u64 	%rd1084, %rd522, 7;
	xor.b64  	%rd1085, %rd1083, %rd1084;
	add.s64 	%rd1086, %rd1085, %rd516;
	add.s64 	%rd1087, %rd1086, %rd997;
	add.s64 	%rd1088, %rd1087, %rd1080;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1075, 45;
	shr.b64 	%rhs, %rd1075, 19;
	add.u64 	%rd1089, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1075, 3;
	shr.b64 	%rhs, %rd1075, 61;
	add.u64 	%rd1090, %lhs, %rhs;
	}
	xor.b64  	%rd1091, %rd1089, %rd1090;
	shr.u64 	%rd1092, %rd1075, 6;
	xor.b64  	%rd1093, %rd1091, %rd1092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd528, 63;
	shr.b64 	%rhs, %rd528, 1;
	add.u64 	%rd1094, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd528, 56;
	shr.b64 	%rhs, %rd528, 8;
	add.u64 	%rd1095, %lhs, %rhs;
	}
	xor.b64  	%rd1096, %rd1094, %rd1095;
	shr.u64 	%rd1097, %rd528, 7;
	xor.b64  	%rd1098, %rd1096, %rd1097;
	add.s64 	%rd1099, %rd1098, %rd522;
	add.s64 	%rd1100, %rd1099, %rd1010;
	add.s64 	%rd1101, %rd1100, %rd1093;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1088, 45;
	shr.b64 	%rhs, %rd1088, 19;
	add.u64 	%rd1102, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1088, 3;
	shr.b64 	%rhs, %rd1088, 61;
	add.u64 	%rd1103, %lhs, %rhs;
	}
	xor.b64  	%rd1104, %rd1102, %rd1103;
	shr.u64 	%rd1105, %rd1088, 6;
	xor.b64  	%rd1106, %rd1104, %rd1105;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd535, 63;
	shr.b64 	%rhs, %rd535, 1;
	add.u64 	%rd1107, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd535, 56;
	shr.b64 	%rhs, %rd535, 8;
	add.u64 	%rd1108, %lhs, %rhs;
	}
	xor.b64  	%rd1109, %rd1107, %rd1108;
	shr.u64 	%rd1110, %rd535, 7;
	xor.b64  	%rd1111, %rd1109, %rd1110;
	add.s64 	%rd1112, %rd1111, %rd528;
	add.s64 	%rd1113, %rd1112, %rd1023;
	add.s64 	%rd1114, %rd1113, %rd1106;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1101, 45;
	shr.b64 	%rhs, %rd1101, 19;
	add.u64 	%rd1115, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1101, 3;
	shr.b64 	%rhs, %rd1101, 61;
	add.u64 	%rd1116, %lhs, %rhs;
	}
	xor.b64  	%rd1117, %rd1115, %rd1116;
	shr.u64 	%rd1118, %rd1101, 6;
	xor.b64  	%rd1119, %rd1117, %rd1118;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd548, 63;
	shr.b64 	%rhs, %rd548, 1;
	add.u64 	%rd1120, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd548, 56;
	shr.b64 	%rhs, %rd548, 8;
	add.u64 	%rd1121, %lhs, %rhs;
	}
	xor.b64  	%rd1122, %rd1120, %rd1121;
	shr.u64 	%rd1123, %rd548, 7;
	xor.b64  	%rd1124, %rd1122, %rd1123;
	add.s64 	%rd1125, %rd1124, %rd535;
	add.s64 	%rd1126, %rd1125, %rd1036;
	add.s64 	%rd1127, %rd1126, %rd1119;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1114, 45;
	shr.b64 	%rhs, %rd1114, 19;
	add.u64 	%rd1128, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1114, 3;
	shr.b64 	%rhs, %rd1114, 61;
	add.u64 	%rd1129, %lhs, %rhs;
	}
	xor.b64  	%rd1130, %rd1128, %rd1129;
	shr.u64 	%rd1131, %rd1114, 6;
	xor.b64  	%rd1132, %rd1130, %rd1131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd945, 63;
	shr.b64 	%rhs, %rd945, 1;
	add.u64 	%rd1133, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd945, 56;
	shr.b64 	%rhs, %rd945, 8;
	add.u64 	%rd1134, %lhs, %rhs;
	}
	xor.b64  	%rd1135, %rd1133, %rd1134;
	shr.u64 	%rd1136, %rd945, 7;
	xor.b64  	%rd1137, %rd1135, %rd1136;
	add.s64 	%rd1138, %rd1137, %rd548;
	add.s64 	%rd1139, %rd1138, %rd1049;
	add.s64 	%rd1140, %rd1139, %rd1132;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd921, 50;
	shr.b64 	%rhs, %rd921, 14;
	add.u64 	%rd1141, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd921, 46;
	shr.b64 	%rhs, %rd921, 18;
	add.u64 	%rd1142, %lhs, %rhs;
	}
	xor.b64  	%rd1143, %rd1141, %rd1142;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd921, 23;
	shr.b64 	%rhs, %rd921, 41;
	add.u64 	%rd1144, %lhs, %rhs;
	}
	xor.b64  	%rd1145, %rd1143, %rd1144;
	xor.b64  	%rd1146, %rd897, %rd873;
	and.b64  	%rd1147, %rd921, %rd1146;
	xor.b64  	%rd1148, %rd1147, %rd873;
	add.s64 	%rd1149, %rd1148, %rd849;
	add.s64 	%rd1150, %rd1149, %rd1145;
	add.s64 	%rd1151, %rd1150, %rd945;
	add.s64 	%rd1152, %rd1151, 2861767655752347644;
	add.s64 	%rd1153, %rd1152, %rd860;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd932, 36;
	shr.b64 	%rhs, %rd932, 28;
	add.u64 	%rd1154, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd932, 30;
	shr.b64 	%rhs, %rd932, 34;
	add.u64 	%rd1155, %lhs, %rhs;
	}
	xor.b64  	%rd1156, %rd1154, %rd1155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd932, 25;
	shr.b64 	%rhs, %rd932, 39;
	add.u64 	%rd1157, %lhs, %rhs;
	}
	xor.b64  	%rd1158, %rd1156, %rd1157;
	and.b64  	%rd1159, %rd932, %rd908;
	xor.b64  	%rd1160, %rd932, %rd908;
	and.b64  	%rd1161, %rd1160, %rd884;
	or.b64  	%rd1162, %rd1161, %rd1159;
	add.s64 	%rd1163, %rd1162, %rd1158;
	add.s64 	%rd1164, %rd1163, %rd1152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1153, 50;
	shr.b64 	%rhs, %rd1153, 14;
	add.u64 	%rd1165, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1153, 46;
	shr.b64 	%rhs, %rd1153, 18;
	add.u64 	%rd1166, %lhs, %rhs;
	}
	xor.b64  	%rd1167, %rd1165, %rd1166;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1153, 23;
	shr.b64 	%rhs, %rd1153, 41;
	add.u64 	%rd1168, %lhs, %rhs;
	}
	xor.b64  	%rd1169, %rd1167, %rd1168;
	xor.b64  	%rd1170, %rd921, %rd897;
	and.b64  	%rd1171, %rd1153, %rd1170;
	xor.b64  	%rd1172, %rd1171, %rd897;
	add.s64 	%rd1173, %rd958, %rd873;
	add.s64 	%rd1174, %rd1173, %rd1172;
	add.s64 	%rd1175, %rd1174, %rd1169;
	add.s64 	%rd1176, %rd1175, 3322285676063803686;
	add.s64 	%rd1177, %rd1176, %rd884;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1164, 36;
	shr.b64 	%rhs, %rd1164, 28;
	add.u64 	%rd1178, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1164, 30;
	shr.b64 	%rhs, %rd1164, 34;
	add.u64 	%rd1179, %lhs, %rhs;
	}
	xor.b64  	%rd1180, %rd1178, %rd1179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1164, 25;
	shr.b64 	%rhs, %rd1164, 39;
	add.u64 	%rd1181, %lhs, %rhs;
	}
	xor.b64  	%rd1182, %rd1180, %rd1181;
	and.b64  	%rd1183, %rd1164, %rd932;
	xor.b64  	%rd1184, %rd1164, %rd932;
	and.b64  	%rd1185, %rd1184, %rd908;
	or.b64  	%rd1186, %rd1185, %rd1183;
	add.s64 	%rd1187, %rd1186, %rd1182;
	add.s64 	%rd1188, %rd1187, %rd1176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1177, 50;
	shr.b64 	%rhs, %rd1177, 14;
	add.u64 	%rd1189, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1177, 46;
	shr.b64 	%rhs, %rd1177, 18;
	add.u64 	%rd1190, %lhs, %rhs;
	}
	xor.b64  	%rd1191, %rd1189, %rd1190;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1177, 23;
	shr.b64 	%rhs, %rd1177, 41;
	add.u64 	%rd1192, %lhs, %rhs;
	}
	xor.b64  	%rd1193, %rd1191, %rd1192;
	xor.b64  	%rd1194, %rd1153, %rd921;
	and.b64  	%rd1195, %rd1177, %rd1194;
	xor.b64  	%rd1196, %rd1195, %rd921;
	add.s64 	%rd1197, %rd971, %rd897;
	add.s64 	%rd1198, %rd1197, %rd1196;
	add.s64 	%rd1199, %rd1198, %rd1193;
	add.s64 	%rd1200, %rd1199, 5560940570517711597;
	add.s64 	%rd1201, %rd1200, %rd908;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1188, 36;
	shr.b64 	%rhs, %rd1188, 28;
	add.u64 	%rd1202, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1188, 30;
	shr.b64 	%rhs, %rd1188, 34;
	add.u64 	%rd1203, %lhs, %rhs;
	}
	xor.b64  	%rd1204, %rd1202, %rd1203;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1188, 25;
	shr.b64 	%rhs, %rd1188, 39;
	add.u64 	%rd1205, %lhs, %rhs;
	}
	xor.b64  	%rd1206, %rd1204, %rd1205;
	and.b64  	%rd1207, %rd1188, %rd1164;
	xor.b64  	%rd1208, %rd1188, %rd1164;
	and.b64  	%rd1209, %rd1208, %rd932;
	or.b64  	%rd1210, %rd1209, %rd1207;
	add.s64 	%rd1211, %rd1210, %rd1206;
	add.s64 	%rd1212, %rd1211, %rd1200;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1201, 50;
	shr.b64 	%rhs, %rd1201, 14;
	add.u64 	%rd1213, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1201, 46;
	shr.b64 	%rhs, %rd1201, 18;
	add.u64 	%rd1214, %lhs, %rhs;
	}
	xor.b64  	%rd1215, %rd1213, %rd1214;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1201, 23;
	shr.b64 	%rhs, %rd1201, 41;
	add.u64 	%rd1216, %lhs, %rhs;
	}
	xor.b64  	%rd1217, %rd1215, %rd1216;
	xor.b64  	%rd1218, %rd1177, %rd1153;
	and.b64  	%rd1219, %rd1201, %rd1218;
	xor.b64  	%rd1220, %rd1219, %rd1153;
	add.s64 	%rd1221, %rd984, %rd921;
	add.s64 	%rd1222, %rd1221, %rd1220;
	add.s64 	%rd1223, %rd1222, %rd1217;
	add.s64 	%rd1224, %rd1223, 5996557281743188959;
	add.s64 	%rd1225, %rd1224, %rd932;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1212, 36;
	shr.b64 	%rhs, %rd1212, 28;
	add.u64 	%rd1226, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1212, 30;
	shr.b64 	%rhs, %rd1212, 34;
	add.u64 	%rd1227, %lhs, %rhs;
	}
	xor.b64  	%rd1228, %rd1226, %rd1227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1212, 25;
	shr.b64 	%rhs, %rd1212, 39;
	add.u64 	%rd1229, %lhs, %rhs;
	}
	xor.b64  	%rd1230, %rd1228, %rd1229;
	and.b64  	%rd1231, %rd1212, %rd1188;
	xor.b64  	%rd1232, %rd1212, %rd1188;
	and.b64  	%rd1233, %rd1232, %rd1164;
	or.b64  	%rd1234, %rd1233, %rd1231;
	add.s64 	%rd1235, %rd1234, %rd1230;
	add.s64 	%rd1236, %rd1235, %rd1224;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1225, 50;
	shr.b64 	%rhs, %rd1225, 14;
	add.u64 	%rd1237, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1225, 46;
	shr.b64 	%rhs, %rd1225, 18;
	add.u64 	%rd1238, %lhs, %rhs;
	}
	xor.b64  	%rd1239, %rd1237, %rd1238;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1225, 23;
	shr.b64 	%rhs, %rd1225, 41;
	add.u64 	%rd1240, %lhs, %rhs;
	}
	xor.b64  	%rd1241, %rd1239, %rd1240;
	xor.b64  	%rd1242, %rd1201, %rd1177;
	and.b64  	%rd1243, %rd1225, %rd1242;
	xor.b64  	%rd1244, %rd1243, %rd1177;
	add.s64 	%rd1245, %rd997, %rd1153;
	add.s64 	%rd1246, %rd1245, %rd1244;
	add.s64 	%rd1247, %rd1246, %rd1241;
	add.s64 	%rd1248, %rd1247, 7280758554555802590;
	add.s64 	%rd1249, %rd1248, %rd1164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1236, 36;
	shr.b64 	%rhs, %rd1236, 28;
	add.u64 	%rd1250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1236, 30;
	shr.b64 	%rhs, %rd1236, 34;
	add.u64 	%rd1251, %lhs, %rhs;
	}
	xor.b64  	%rd1252, %rd1250, %rd1251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1236, 25;
	shr.b64 	%rhs, %rd1236, 39;
	add.u64 	%rd1253, %lhs, %rhs;
	}
	xor.b64  	%rd1254, %rd1252, %rd1253;
	and.b64  	%rd1255, %rd1236, %rd1212;
	xor.b64  	%rd1256, %rd1236, %rd1212;
	and.b64  	%rd1257, %rd1256, %rd1188;
	or.b64  	%rd1258, %rd1257, %rd1255;
	add.s64 	%rd1259, %rd1258, %rd1254;
	add.s64 	%rd1260, %rd1259, %rd1248;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1249, 50;
	shr.b64 	%rhs, %rd1249, 14;
	add.u64 	%rd1261, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1249, 46;
	shr.b64 	%rhs, %rd1249, 18;
	add.u64 	%rd1262, %lhs, %rhs;
	}
	xor.b64  	%rd1263, %rd1261, %rd1262;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1249, 23;
	shr.b64 	%rhs, %rd1249, 41;
	add.u64 	%rd1264, %lhs, %rhs;
	}
	xor.b64  	%rd1265, %rd1263, %rd1264;
	xor.b64  	%rd1266, %rd1225, %rd1201;
	and.b64  	%rd1267, %rd1249, %rd1266;
	xor.b64  	%rd1268, %rd1267, %rd1201;
	add.s64 	%rd1269, %rd1010, %rd1177;
	add.s64 	%rd1270, %rd1269, %rd1268;
	add.s64 	%rd1271, %rd1270, %rd1265;
	add.s64 	%rd1272, %rd1271, 8532644243296465576;
	add.s64 	%rd1273, %rd1272, %rd1188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1260, 36;
	shr.b64 	%rhs, %rd1260, 28;
	add.u64 	%rd1274, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1260, 30;
	shr.b64 	%rhs, %rd1260, 34;
	add.u64 	%rd1275, %lhs, %rhs;
	}
	xor.b64  	%rd1276, %rd1274, %rd1275;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1260, 25;
	shr.b64 	%rhs, %rd1260, 39;
	add.u64 	%rd1277, %lhs, %rhs;
	}
	xor.b64  	%rd1278, %rd1276, %rd1277;
	and.b64  	%rd1279, %rd1260, %rd1236;
	xor.b64  	%rd1280, %rd1260, %rd1236;
	and.b64  	%rd1281, %rd1280, %rd1212;
	or.b64  	%rd1282, %rd1281, %rd1279;
	add.s64 	%rd1283, %rd1282, %rd1278;
	add.s64 	%rd1284, %rd1283, %rd1272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1273, 50;
	shr.b64 	%rhs, %rd1273, 14;
	add.u64 	%rd1285, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1273, 46;
	shr.b64 	%rhs, %rd1273, 18;
	add.u64 	%rd1286, %lhs, %rhs;
	}
	xor.b64  	%rd1287, %rd1285, %rd1286;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1273, 23;
	shr.b64 	%rhs, %rd1273, 41;
	add.u64 	%rd1288, %lhs, %rhs;
	}
	xor.b64  	%rd1289, %rd1287, %rd1288;
	xor.b64  	%rd1290, %rd1249, %rd1225;
	and.b64  	%rd1291, %rd1273, %rd1290;
	xor.b64  	%rd1292, %rd1291, %rd1225;
	add.s64 	%rd1293, %rd1023, %rd1201;
	add.s64 	%rd1294, %rd1293, %rd1292;
	add.s64 	%rd1295, %rd1294, %rd1289;
	add.s64 	%rd1296, %rd1295, -9096487096722542874;
	add.s64 	%rd1297, %rd1296, %rd1212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1284, 36;
	shr.b64 	%rhs, %rd1284, 28;
	add.u64 	%rd1298, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1284, 30;
	shr.b64 	%rhs, %rd1284, 34;
	add.u64 	%rd1299, %lhs, %rhs;
	}
	xor.b64  	%rd1300, %rd1298, %rd1299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1284, 25;
	shr.b64 	%rhs, %rd1284, 39;
	add.u64 	%rd1301, %lhs, %rhs;
	}
	xor.b64  	%rd1302, %rd1300, %rd1301;
	and.b64  	%rd1303, %rd1284, %rd1260;
	xor.b64  	%rd1304, %rd1284, %rd1260;
	and.b64  	%rd1305, %rd1304, %rd1236;
	or.b64  	%rd1306, %rd1305, %rd1303;
	add.s64 	%rd1307, %rd1306, %rd1302;
	add.s64 	%rd1308, %rd1307, %rd1296;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1297, 50;
	shr.b64 	%rhs, %rd1297, 14;
	add.u64 	%rd1309, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1297, 46;
	shr.b64 	%rhs, %rd1297, 18;
	add.u64 	%rd1310, %lhs, %rhs;
	}
	xor.b64  	%rd1311, %rd1309, %rd1310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1297, 23;
	shr.b64 	%rhs, %rd1297, 41;
	add.u64 	%rd1312, %lhs, %rhs;
	}
	xor.b64  	%rd1313, %rd1311, %rd1312;
	xor.b64  	%rd1314, %rd1273, %rd1249;
	and.b64  	%rd1315, %rd1297, %rd1314;
	xor.b64  	%rd1316, %rd1315, %rd1249;
	add.s64 	%rd1317, %rd1036, %rd1225;
	add.s64 	%rd1318, %rd1317, %rd1316;
	add.s64 	%rd1319, %rd1318, %rd1313;
	add.s64 	%rd1320, %rd1319, -7894198246740708037;
	add.s64 	%rd1321, %rd1320, %rd1236;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1308, 36;
	shr.b64 	%rhs, %rd1308, 28;
	add.u64 	%rd1322, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1308, 30;
	shr.b64 	%rhs, %rd1308, 34;
	add.u64 	%rd1323, %lhs, %rhs;
	}
	xor.b64  	%rd1324, %rd1322, %rd1323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1308, 25;
	shr.b64 	%rhs, %rd1308, 39;
	add.u64 	%rd1325, %lhs, %rhs;
	}
	xor.b64  	%rd1326, %rd1324, %rd1325;
	and.b64  	%rd1327, %rd1308, %rd1284;
	xor.b64  	%rd1328, %rd1308, %rd1284;
	and.b64  	%rd1329, %rd1328, %rd1260;
	or.b64  	%rd1330, %rd1329, %rd1327;
	add.s64 	%rd1331, %rd1330, %rd1326;
	add.s64 	%rd1332, %rd1331, %rd1320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1321, 50;
	shr.b64 	%rhs, %rd1321, 14;
	add.u64 	%rd1333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1321, 46;
	shr.b64 	%rhs, %rd1321, 18;
	add.u64 	%rd1334, %lhs, %rhs;
	}
	xor.b64  	%rd1335, %rd1333, %rd1334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1321, 23;
	shr.b64 	%rhs, %rd1321, 41;
	add.u64 	%rd1336, %lhs, %rhs;
	}
	xor.b64  	%rd1337, %rd1335, %rd1336;
	xor.b64  	%rd1338, %rd1297, %rd1273;
	and.b64  	%rd1339, %rd1321, %rd1338;
	xor.b64  	%rd1340, %rd1339, %rd1273;
	add.s64 	%rd1341, %rd1049, %rd1249;
	add.s64 	%rd1342, %rd1341, %rd1340;
	add.s64 	%rd1343, %rd1342, %rd1337;
	add.s64 	%rd1344, %rd1343, -6719396339535248540;
	add.s64 	%rd1345, %rd1344, %rd1260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1332, 36;
	shr.b64 	%rhs, %rd1332, 28;
	add.u64 	%rd1346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1332, 30;
	shr.b64 	%rhs, %rd1332, 34;
	add.u64 	%rd1347, %lhs, %rhs;
	}
	xor.b64  	%rd1348, %rd1346, %rd1347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1332, 25;
	shr.b64 	%rhs, %rd1332, 39;
	add.u64 	%rd1349, %lhs, %rhs;
	}
	xor.b64  	%rd1350, %rd1348, %rd1349;
	and.b64  	%rd1351, %rd1332, %rd1308;
	xor.b64  	%rd1352, %rd1332, %rd1308;
	and.b64  	%rd1353, %rd1352, %rd1284;
	or.b64  	%rd1354, %rd1353, %rd1351;
	add.s64 	%rd1355, %rd1354, %rd1350;
	add.s64 	%rd1356, %rd1355, %rd1344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1345, 50;
	shr.b64 	%rhs, %rd1345, 14;
	add.u64 	%rd1357, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1345, 46;
	shr.b64 	%rhs, %rd1345, 18;
	add.u64 	%rd1358, %lhs, %rhs;
	}
	xor.b64  	%rd1359, %rd1357, %rd1358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1345, 23;
	shr.b64 	%rhs, %rd1345, 41;
	add.u64 	%rd1360, %lhs, %rhs;
	}
	xor.b64  	%rd1361, %rd1359, %rd1360;
	xor.b64  	%rd1362, %rd1321, %rd1297;
	and.b64  	%rd1363, %rd1345, %rd1362;
	xor.b64  	%rd1364, %rd1363, %rd1297;
	add.s64 	%rd1365, %rd1062, %rd1273;
	add.s64 	%rd1366, %rd1365, %rd1364;
	add.s64 	%rd1367, %rd1366, %rd1361;
	add.s64 	%rd1368, %rd1367, -6333637450476146687;
	add.s64 	%rd1369, %rd1368, %rd1284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1356, 36;
	shr.b64 	%rhs, %rd1356, 28;
	add.u64 	%rd1370, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1356, 30;
	shr.b64 	%rhs, %rd1356, 34;
	add.u64 	%rd1371, %lhs, %rhs;
	}
	xor.b64  	%rd1372, %rd1370, %rd1371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1356, 25;
	shr.b64 	%rhs, %rd1356, 39;
	add.u64 	%rd1373, %lhs, %rhs;
	}
	xor.b64  	%rd1374, %rd1372, %rd1373;
	and.b64  	%rd1375, %rd1356, %rd1332;
	xor.b64  	%rd1376, %rd1356, %rd1332;
	and.b64  	%rd1377, %rd1376, %rd1308;
	or.b64  	%rd1378, %rd1377, %rd1375;
	add.s64 	%rd1379, %rd1378, %rd1374;
	add.s64 	%rd1380, %rd1379, %rd1368;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1369, 50;
	shr.b64 	%rhs, %rd1369, 14;
	add.u64 	%rd1381, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1369, 46;
	shr.b64 	%rhs, %rd1369, 18;
	add.u64 	%rd1382, %lhs, %rhs;
	}
	xor.b64  	%rd1383, %rd1381, %rd1382;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1369, 23;
	shr.b64 	%rhs, %rd1369, 41;
	add.u64 	%rd1384, %lhs, %rhs;
	}
	xor.b64  	%rd1385, %rd1383, %rd1384;
	xor.b64  	%rd1386, %rd1345, %rd1321;
	and.b64  	%rd1387, %rd1369, %rd1386;
	xor.b64  	%rd1388, %rd1387, %rd1321;
	add.s64 	%rd1389, %rd1075, %rd1297;
	add.s64 	%rd1390, %rd1389, %rd1388;
	add.s64 	%rd1391, %rd1390, %rd1385;
	add.s64 	%rd1392, %rd1391, -4446306890439682159;
	add.s64 	%rd1393, %rd1392, %rd1308;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1380, 36;
	shr.b64 	%rhs, %rd1380, 28;
	add.u64 	%rd1394, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1380, 30;
	shr.b64 	%rhs, %rd1380, 34;
	add.u64 	%rd1395, %lhs, %rhs;
	}
	xor.b64  	%rd1396, %rd1394, %rd1395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1380, 25;
	shr.b64 	%rhs, %rd1380, 39;
	add.u64 	%rd1397, %lhs, %rhs;
	}
	xor.b64  	%rd1398, %rd1396, %rd1397;
	and.b64  	%rd1399, %rd1380, %rd1356;
	xor.b64  	%rd1400, %rd1380, %rd1356;
	and.b64  	%rd1401, %rd1400, %rd1332;
	or.b64  	%rd1402, %rd1401, %rd1399;
	add.s64 	%rd1403, %rd1402, %rd1398;
	add.s64 	%rd1404, %rd1403, %rd1392;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1393, 50;
	shr.b64 	%rhs, %rd1393, 14;
	add.u64 	%rd1405, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1393, 46;
	shr.b64 	%rhs, %rd1393, 18;
	add.u64 	%rd1406, %lhs, %rhs;
	}
	xor.b64  	%rd1407, %rd1405, %rd1406;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1393, 23;
	shr.b64 	%rhs, %rd1393, 41;
	add.u64 	%rd1408, %lhs, %rhs;
	}
	xor.b64  	%rd1409, %rd1407, %rd1408;
	xor.b64  	%rd1410, %rd1369, %rd1345;
	and.b64  	%rd1411, %rd1393, %rd1410;
	xor.b64  	%rd1412, %rd1411, %rd1345;
	add.s64 	%rd1413, %rd1088, %rd1321;
	add.s64 	%rd1414, %rd1413, %rd1412;
	add.s64 	%rd1415, %rd1414, %rd1409;
	add.s64 	%rd1416, %rd1415, -4076793802049405392;
	add.s64 	%rd1417, %rd1416, %rd1332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1404, 36;
	shr.b64 	%rhs, %rd1404, 28;
	add.u64 	%rd1418, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1404, 30;
	shr.b64 	%rhs, %rd1404, 34;
	add.u64 	%rd1419, %lhs, %rhs;
	}
	xor.b64  	%rd1420, %rd1418, %rd1419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1404, 25;
	shr.b64 	%rhs, %rd1404, 39;
	add.u64 	%rd1421, %lhs, %rhs;
	}
	xor.b64  	%rd1422, %rd1420, %rd1421;
	and.b64  	%rd1423, %rd1404, %rd1380;
	xor.b64  	%rd1424, %rd1404, %rd1380;
	and.b64  	%rd1425, %rd1424, %rd1356;
	or.b64  	%rd1426, %rd1425, %rd1423;
	add.s64 	%rd1427, %rd1426, %rd1422;
	add.s64 	%rd1428, %rd1427, %rd1416;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1417, 50;
	shr.b64 	%rhs, %rd1417, 14;
	add.u64 	%rd1429, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1417, 46;
	shr.b64 	%rhs, %rd1417, 18;
	add.u64 	%rd1430, %lhs, %rhs;
	}
	xor.b64  	%rd1431, %rd1429, %rd1430;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1417, 23;
	shr.b64 	%rhs, %rd1417, 41;
	add.u64 	%rd1432, %lhs, %rhs;
	}
	xor.b64  	%rd1433, %rd1431, %rd1432;
	xor.b64  	%rd1434, %rd1393, %rd1369;
	and.b64  	%rd1435, %rd1417, %rd1434;
	xor.b64  	%rd1436, %rd1435, %rd1369;
	add.s64 	%rd1437, %rd1101, %rd1345;
	add.s64 	%rd1438, %rd1437, %rd1436;
	add.s64 	%rd1439, %rd1438, %rd1433;
	add.s64 	%rd1440, %rd1439, -3345356375505022440;
	add.s64 	%rd1441, %rd1440, %rd1356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1428, 36;
	shr.b64 	%rhs, %rd1428, 28;
	add.u64 	%rd1442, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1428, 30;
	shr.b64 	%rhs, %rd1428, 34;
	add.u64 	%rd1443, %lhs, %rhs;
	}
	xor.b64  	%rd1444, %rd1442, %rd1443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1428, 25;
	shr.b64 	%rhs, %rd1428, 39;
	add.u64 	%rd1445, %lhs, %rhs;
	}
	xor.b64  	%rd1446, %rd1444, %rd1445;
	and.b64  	%rd1447, %rd1428, %rd1404;
	xor.b64  	%rd1448, %rd1428, %rd1404;
	and.b64  	%rd1449, %rd1448, %rd1380;
	or.b64  	%rd1450, %rd1449, %rd1447;
	add.s64 	%rd1451, %rd1450, %rd1446;
	add.s64 	%rd1452, %rd1451, %rd1440;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1441, 50;
	shr.b64 	%rhs, %rd1441, 14;
	add.u64 	%rd1453, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1441, 46;
	shr.b64 	%rhs, %rd1441, 18;
	add.u64 	%rd1454, %lhs, %rhs;
	}
	xor.b64  	%rd1455, %rd1453, %rd1454;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1441, 23;
	shr.b64 	%rhs, %rd1441, 41;
	add.u64 	%rd1456, %lhs, %rhs;
	}
	xor.b64  	%rd1457, %rd1455, %rd1456;
	xor.b64  	%rd1458, %rd1417, %rd1393;
	and.b64  	%rd1459, %rd1441, %rd1458;
	xor.b64  	%rd1460, %rd1459, %rd1393;
	add.s64 	%rd1461, %rd1114, %rd1369;
	add.s64 	%rd1462, %rd1461, %rd1460;
	add.s64 	%rd1463, %rd1462, %rd1457;
	add.s64 	%rd1464, %rd1463, -2983346525034927856;
	add.s64 	%rd1465, %rd1464, %rd1380;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1452, 36;
	shr.b64 	%rhs, %rd1452, 28;
	add.u64 	%rd1466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1452, 30;
	shr.b64 	%rhs, %rd1452, 34;
	add.u64 	%rd1467, %lhs, %rhs;
	}
	xor.b64  	%rd1468, %rd1466, %rd1467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1452, 25;
	shr.b64 	%rhs, %rd1452, 39;
	add.u64 	%rd1469, %lhs, %rhs;
	}
	xor.b64  	%rd1470, %rd1468, %rd1469;
	and.b64  	%rd1471, %rd1452, %rd1428;
	xor.b64  	%rd1472, %rd1452, %rd1428;
	and.b64  	%rd1473, %rd1472, %rd1404;
	or.b64  	%rd1474, %rd1473, %rd1471;
	add.s64 	%rd1475, %rd1474, %rd1470;
	add.s64 	%rd1476, %rd1475, %rd1464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1465, 50;
	shr.b64 	%rhs, %rd1465, 14;
	add.u64 	%rd1477, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1465, 46;
	shr.b64 	%rhs, %rd1465, 18;
	add.u64 	%rd1478, %lhs, %rhs;
	}
	xor.b64  	%rd1479, %rd1477, %rd1478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1465, 23;
	shr.b64 	%rhs, %rd1465, 41;
	add.u64 	%rd1480, %lhs, %rhs;
	}
	xor.b64  	%rd1481, %rd1479, %rd1480;
	xor.b64  	%rd1482, %rd1441, %rd1417;
	and.b64  	%rd1483, %rd1465, %rd1482;
	xor.b64  	%rd1484, %rd1483, %rd1417;
	add.s64 	%rd1485, %rd1127, %rd1393;
	add.s64 	%rd1486, %rd1485, %rd1484;
	add.s64 	%rd1487, %rd1486, %rd1481;
	add.s64 	%rd1488, %rd1487, -860691631967231958;
	add.s64 	%rd1489, %rd1488, %rd1404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1476, 36;
	shr.b64 	%rhs, %rd1476, 28;
	add.u64 	%rd1490, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1476, 30;
	shr.b64 	%rhs, %rd1476, 34;
	add.u64 	%rd1491, %lhs, %rhs;
	}
	xor.b64  	%rd1492, %rd1490, %rd1491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1476, 25;
	shr.b64 	%rhs, %rd1476, 39;
	add.u64 	%rd1493, %lhs, %rhs;
	}
	xor.b64  	%rd1494, %rd1492, %rd1493;
	and.b64  	%rd1495, %rd1476, %rd1452;
	xor.b64  	%rd1496, %rd1476, %rd1452;
	and.b64  	%rd1497, %rd1496, %rd1428;
	or.b64  	%rd1498, %rd1497, %rd1495;
	add.s64 	%rd1499, %rd1498, %rd1494;
	add.s64 	%rd1500, %rd1499, %rd1488;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1489, 50;
	shr.b64 	%rhs, %rd1489, 14;
	add.u64 	%rd1501, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1489, 46;
	shr.b64 	%rhs, %rd1489, 18;
	add.u64 	%rd1502, %lhs, %rhs;
	}
	xor.b64  	%rd1503, %rd1501, %rd1502;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1489, 23;
	shr.b64 	%rhs, %rd1489, 41;
	add.u64 	%rd1504, %lhs, %rhs;
	}
	xor.b64  	%rd1505, %rd1503, %rd1504;
	xor.b64  	%rd1506, %rd1465, %rd1441;
	and.b64  	%rd1507, %rd1489, %rd1506;
	xor.b64  	%rd1508, %rd1507, %rd1441;
	add.s64 	%rd1509, %rd1140, %rd1417;
	add.s64 	%rd1510, %rd1509, %rd1508;
	add.s64 	%rd1511, %rd1510, %rd1505;
	add.s64 	%rd1512, %rd1511, 1182934255886127544;
	add.s64 	%rd1513, %rd1512, %rd1428;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1500, 36;
	shr.b64 	%rhs, %rd1500, 28;
	add.u64 	%rd1514, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1500, 30;
	shr.b64 	%rhs, %rd1500, 34;
	add.u64 	%rd1515, %lhs, %rhs;
	}
	xor.b64  	%rd1516, %rd1514, %rd1515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1500, 25;
	shr.b64 	%rhs, %rd1500, 39;
	add.u64 	%rd1517, %lhs, %rhs;
	}
	xor.b64  	%rd1518, %rd1516, %rd1517;
	and.b64  	%rd1519, %rd1500, %rd1476;
	xor.b64  	%rd1520, %rd1500, %rd1476;
	and.b64  	%rd1521, %rd1520, %rd1452;
	or.b64  	%rd1522, %rd1521, %rd1519;
	add.s64 	%rd1523, %rd1522, %rd1518;
	add.s64 	%rd1524, %rd1523, %rd1512;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1127, 45;
	shr.b64 	%rhs, %rd1127, 19;
	add.u64 	%rd1525, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1127, 3;
	shr.b64 	%rhs, %rd1127, 61;
	add.u64 	%rd1526, %lhs, %rhs;
	}
	xor.b64  	%rd1527, %rd1525, %rd1526;
	shr.u64 	%rd1528, %rd1127, 6;
	xor.b64  	%rd1529, %rd1527, %rd1528;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd958, 63;
	shr.b64 	%rhs, %rd958, 1;
	add.u64 	%rd1530, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd958, 56;
	shr.b64 	%rhs, %rd958, 8;
	add.u64 	%rd1531, %lhs, %rhs;
	}
	xor.b64  	%rd1532, %rd1530, %rd1531;
	shr.u64 	%rd1533, %rd958, 7;
	xor.b64  	%rd1534, %rd1532, %rd1533;
	add.s64 	%rd1535, %rd1534, %rd945;
	add.s64 	%rd1536, %rd1535, %rd1062;
	add.s64 	%rd1537, %rd1536, %rd1529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1140, 45;
	shr.b64 	%rhs, %rd1140, 19;
	add.u64 	%rd1538, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1140, 3;
	shr.b64 	%rhs, %rd1140, 61;
	add.u64 	%rd1539, %lhs, %rhs;
	}
	xor.b64  	%rd1540, %rd1538, %rd1539;
	shr.u64 	%rd1541, %rd1140, 6;
	xor.b64  	%rd1542, %rd1540, %rd1541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd971, 63;
	shr.b64 	%rhs, %rd971, 1;
	add.u64 	%rd1543, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd971, 56;
	shr.b64 	%rhs, %rd971, 8;
	add.u64 	%rd1544, %lhs, %rhs;
	}
	xor.b64  	%rd1545, %rd1543, %rd1544;
	shr.u64 	%rd1546, %rd971, 7;
	xor.b64  	%rd1547, %rd1545, %rd1546;
	add.s64 	%rd1548, %rd1547, %rd958;
	add.s64 	%rd1549, %rd1548, %rd1075;
	add.s64 	%rd1550, %rd1549, %rd1542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1537, 45;
	shr.b64 	%rhs, %rd1537, 19;
	add.u64 	%rd1551, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1537, 3;
	shr.b64 	%rhs, %rd1537, 61;
	add.u64 	%rd1552, %lhs, %rhs;
	}
	xor.b64  	%rd1553, %rd1551, %rd1552;
	shr.u64 	%rd1554, %rd1537, 6;
	xor.b64  	%rd1555, %rd1553, %rd1554;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd984, 63;
	shr.b64 	%rhs, %rd984, 1;
	add.u64 	%rd1556, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd984, 56;
	shr.b64 	%rhs, %rd984, 8;
	add.u64 	%rd1557, %lhs, %rhs;
	}
	xor.b64  	%rd1558, %rd1556, %rd1557;
	shr.u64 	%rd1559, %rd984, 7;
	xor.b64  	%rd1560, %rd1558, %rd1559;
	add.s64 	%rd1561, %rd1560, %rd971;
	add.s64 	%rd1562, %rd1561, %rd1088;
	add.s64 	%rd1563, %rd1562, %rd1555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1550, 45;
	shr.b64 	%rhs, %rd1550, 19;
	add.u64 	%rd1564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1550, 3;
	shr.b64 	%rhs, %rd1550, 61;
	add.u64 	%rd1565, %lhs, %rhs;
	}
	xor.b64  	%rd1566, %rd1564, %rd1565;
	shr.u64 	%rd1567, %rd1550, 6;
	xor.b64  	%rd1568, %rd1566, %rd1567;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd997, 63;
	shr.b64 	%rhs, %rd997, 1;
	add.u64 	%rd1569, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd997, 56;
	shr.b64 	%rhs, %rd997, 8;
	add.u64 	%rd1570, %lhs, %rhs;
	}
	xor.b64  	%rd1571, %rd1569, %rd1570;
	shr.u64 	%rd1572, %rd997, 7;
	xor.b64  	%rd1573, %rd1571, %rd1572;
	add.s64 	%rd1574, %rd1573, %rd984;
	add.s64 	%rd1575, %rd1574, %rd1101;
	add.s64 	%rd1576, %rd1575, %rd1568;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1563, 45;
	shr.b64 	%rhs, %rd1563, 19;
	add.u64 	%rd1577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1563, 3;
	shr.b64 	%rhs, %rd1563, 61;
	add.u64 	%rd1578, %lhs, %rhs;
	}
	xor.b64  	%rd1579, %rd1577, %rd1578;
	shr.u64 	%rd1580, %rd1563, 6;
	xor.b64  	%rd1581, %rd1579, %rd1580;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1010, 63;
	shr.b64 	%rhs, %rd1010, 1;
	add.u64 	%rd1582, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1010, 56;
	shr.b64 	%rhs, %rd1010, 8;
	add.u64 	%rd1583, %lhs, %rhs;
	}
	xor.b64  	%rd1584, %rd1582, %rd1583;
	shr.u64 	%rd1585, %rd1010, 7;
	xor.b64  	%rd1586, %rd1584, %rd1585;
	add.s64 	%rd1587, %rd1586, %rd997;
	add.s64 	%rd1588, %rd1587, %rd1114;
	add.s64 	%rd1589, %rd1588, %rd1581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1576, 45;
	shr.b64 	%rhs, %rd1576, 19;
	add.u64 	%rd1590, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1576, 3;
	shr.b64 	%rhs, %rd1576, 61;
	add.u64 	%rd1591, %lhs, %rhs;
	}
	xor.b64  	%rd1592, %rd1590, %rd1591;
	shr.u64 	%rd1593, %rd1576, 6;
	xor.b64  	%rd1594, %rd1592, %rd1593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1023, 63;
	shr.b64 	%rhs, %rd1023, 1;
	add.u64 	%rd1595, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1023, 56;
	shr.b64 	%rhs, %rd1023, 8;
	add.u64 	%rd1596, %lhs, %rhs;
	}
	xor.b64  	%rd1597, %rd1595, %rd1596;
	shr.u64 	%rd1598, %rd1023, 7;
	xor.b64  	%rd1599, %rd1597, %rd1598;
	add.s64 	%rd1600, %rd1599, %rd1010;
	add.s64 	%rd1601, %rd1600, %rd1127;
	add.s64 	%rd1602, %rd1601, %rd1594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1589, 45;
	shr.b64 	%rhs, %rd1589, 19;
	add.u64 	%rd1603, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1589, 3;
	shr.b64 	%rhs, %rd1589, 61;
	add.u64 	%rd1604, %lhs, %rhs;
	}
	xor.b64  	%rd1605, %rd1603, %rd1604;
	shr.u64 	%rd1606, %rd1589, 6;
	xor.b64  	%rd1607, %rd1605, %rd1606;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1036, 63;
	shr.b64 	%rhs, %rd1036, 1;
	add.u64 	%rd1608, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1036, 56;
	shr.b64 	%rhs, %rd1036, 8;
	add.u64 	%rd1609, %lhs, %rhs;
	}
	xor.b64  	%rd1610, %rd1608, %rd1609;
	shr.u64 	%rd1611, %rd1036, 7;
	xor.b64  	%rd1612, %rd1610, %rd1611;
	add.s64 	%rd1613, %rd1612, %rd1023;
	add.s64 	%rd1614, %rd1613, %rd1140;
	add.s64 	%rd1615, %rd1614, %rd1607;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1602, 45;
	shr.b64 	%rhs, %rd1602, 19;
	add.u64 	%rd1616, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1602, 3;
	shr.b64 	%rhs, %rd1602, 61;
	add.u64 	%rd1617, %lhs, %rhs;
	}
	xor.b64  	%rd1618, %rd1616, %rd1617;
	shr.u64 	%rd1619, %rd1602, 6;
	xor.b64  	%rd1620, %rd1618, %rd1619;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1049, 63;
	shr.b64 	%rhs, %rd1049, 1;
	add.u64 	%rd1621, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1049, 56;
	shr.b64 	%rhs, %rd1049, 8;
	add.u64 	%rd1622, %lhs, %rhs;
	}
	xor.b64  	%rd1623, %rd1621, %rd1622;
	shr.u64 	%rd1624, %rd1049, 7;
	xor.b64  	%rd1625, %rd1623, %rd1624;
	add.s64 	%rd1626, %rd1625, %rd1036;
	add.s64 	%rd1627, %rd1626, %rd1537;
	add.s64 	%rd1628, %rd1627, %rd1620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1615, 45;
	shr.b64 	%rhs, %rd1615, 19;
	add.u64 	%rd1629, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1615, 3;
	shr.b64 	%rhs, %rd1615, 61;
	add.u64 	%rd1630, %lhs, %rhs;
	}
	xor.b64  	%rd1631, %rd1629, %rd1630;
	shr.u64 	%rd1632, %rd1615, 6;
	xor.b64  	%rd1633, %rd1631, %rd1632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1062, 63;
	shr.b64 	%rhs, %rd1062, 1;
	add.u64 	%rd1634, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1062, 56;
	shr.b64 	%rhs, %rd1062, 8;
	add.u64 	%rd1635, %lhs, %rhs;
	}
	xor.b64  	%rd1636, %rd1634, %rd1635;
	shr.u64 	%rd1637, %rd1062, 7;
	xor.b64  	%rd1638, %rd1636, %rd1637;
	add.s64 	%rd1639, %rd1638, %rd1049;
	add.s64 	%rd1640, %rd1639, %rd1550;
	add.s64 	%rd1641, %rd1640, %rd1633;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1628, 45;
	shr.b64 	%rhs, %rd1628, 19;
	add.u64 	%rd1642, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1628, 3;
	shr.b64 	%rhs, %rd1628, 61;
	add.u64 	%rd1643, %lhs, %rhs;
	}
	xor.b64  	%rd1644, %rd1642, %rd1643;
	shr.u64 	%rd1645, %rd1628, 6;
	xor.b64  	%rd1646, %rd1644, %rd1645;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1075, 63;
	shr.b64 	%rhs, %rd1075, 1;
	add.u64 	%rd1647, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1075, 56;
	shr.b64 	%rhs, %rd1075, 8;
	add.u64 	%rd1648, %lhs, %rhs;
	}
	xor.b64  	%rd1649, %rd1647, %rd1648;
	shr.u64 	%rd1650, %rd1075, 7;
	xor.b64  	%rd1651, %rd1649, %rd1650;
	add.s64 	%rd1652, %rd1651, %rd1062;
	add.s64 	%rd1653, %rd1652, %rd1563;
	add.s64 	%rd1654, %rd1653, %rd1646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1641, 45;
	shr.b64 	%rhs, %rd1641, 19;
	add.u64 	%rd1655, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1641, 3;
	shr.b64 	%rhs, %rd1641, 61;
	add.u64 	%rd1656, %lhs, %rhs;
	}
	xor.b64  	%rd1657, %rd1655, %rd1656;
	shr.u64 	%rd1658, %rd1641, 6;
	xor.b64  	%rd1659, %rd1657, %rd1658;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1088, 63;
	shr.b64 	%rhs, %rd1088, 1;
	add.u64 	%rd1660, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1088, 56;
	shr.b64 	%rhs, %rd1088, 8;
	add.u64 	%rd1661, %lhs, %rhs;
	}
	xor.b64  	%rd1662, %rd1660, %rd1661;
	shr.u64 	%rd1663, %rd1088, 7;
	xor.b64  	%rd1664, %rd1662, %rd1663;
	add.s64 	%rd1665, %rd1664, %rd1075;
	add.s64 	%rd1666, %rd1665, %rd1576;
	add.s64 	%rd1667, %rd1666, %rd1659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1654, 45;
	shr.b64 	%rhs, %rd1654, 19;
	add.u64 	%rd1668, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1654, 3;
	shr.b64 	%rhs, %rd1654, 61;
	add.u64 	%rd1669, %lhs, %rhs;
	}
	xor.b64  	%rd1670, %rd1668, %rd1669;
	shr.u64 	%rd1671, %rd1654, 6;
	xor.b64  	%rd1672, %rd1670, %rd1671;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1101, 63;
	shr.b64 	%rhs, %rd1101, 1;
	add.u64 	%rd1673, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1101, 56;
	shr.b64 	%rhs, %rd1101, 8;
	add.u64 	%rd1674, %lhs, %rhs;
	}
	xor.b64  	%rd1675, %rd1673, %rd1674;
	shr.u64 	%rd1676, %rd1101, 7;
	xor.b64  	%rd1677, %rd1675, %rd1676;
	add.s64 	%rd1678, %rd1677, %rd1088;
	add.s64 	%rd1679, %rd1678, %rd1589;
	add.s64 	%rd1680, %rd1679, %rd1672;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1667, 45;
	shr.b64 	%rhs, %rd1667, 19;
	add.u64 	%rd1681, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1667, 3;
	shr.b64 	%rhs, %rd1667, 61;
	add.u64 	%rd1682, %lhs, %rhs;
	}
	xor.b64  	%rd1683, %rd1681, %rd1682;
	shr.u64 	%rd1684, %rd1667, 6;
	xor.b64  	%rd1685, %rd1683, %rd1684;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1114, 63;
	shr.b64 	%rhs, %rd1114, 1;
	add.u64 	%rd1686, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1114, 56;
	shr.b64 	%rhs, %rd1114, 8;
	add.u64 	%rd1687, %lhs, %rhs;
	}
	xor.b64  	%rd1688, %rd1686, %rd1687;
	shr.u64 	%rd1689, %rd1114, 7;
	xor.b64  	%rd1690, %rd1688, %rd1689;
	add.s64 	%rd1691, %rd1690, %rd1101;
	add.s64 	%rd1692, %rd1691, %rd1602;
	add.s64 	%rd1693, %rd1692, %rd1685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1680, 45;
	shr.b64 	%rhs, %rd1680, 19;
	add.u64 	%rd1694, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1680, 3;
	shr.b64 	%rhs, %rd1680, 61;
	add.u64 	%rd1695, %lhs, %rhs;
	}
	xor.b64  	%rd1696, %rd1694, %rd1695;
	shr.u64 	%rd1697, %rd1680, 6;
	xor.b64  	%rd1698, %rd1696, %rd1697;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1127, 63;
	shr.b64 	%rhs, %rd1127, 1;
	add.u64 	%rd1699, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1127, 56;
	shr.b64 	%rhs, %rd1127, 8;
	add.u64 	%rd1700, %lhs, %rhs;
	}
	xor.b64  	%rd1701, %rd1699, %rd1700;
	shr.u64 	%rd1702, %rd1127, 7;
	xor.b64  	%rd1703, %rd1701, %rd1702;
	add.s64 	%rd1704, %rd1703, %rd1114;
	add.s64 	%rd1705, %rd1704, %rd1615;
	add.s64 	%rd1706, %rd1705, %rd1698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1693, 45;
	shr.b64 	%rhs, %rd1693, 19;
	add.u64 	%rd1707, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1693, 3;
	shr.b64 	%rhs, %rd1693, 61;
	add.u64 	%rd1708, %lhs, %rhs;
	}
	xor.b64  	%rd1709, %rd1707, %rd1708;
	shr.u64 	%rd1710, %rd1693, 6;
	xor.b64  	%rd1711, %rd1709, %rd1710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1140, 63;
	shr.b64 	%rhs, %rd1140, 1;
	add.u64 	%rd1712, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1140, 56;
	shr.b64 	%rhs, %rd1140, 8;
	add.u64 	%rd1713, %lhs, %rhs;
	}
	xor.b64  	%rd1714, %rd1712, %rd1713;
	shr.u64 	%rd1715, %rd1140, 7;
	xor.b64  	%rd1716, %rd1714, %rd1715;
	add.s64 	%rd1717, %rd1716, %rd1127;
	add.s64 	%rd1718, %rd1717, %rd1628;
	add.s64 	%rd1719, %rd1718, %rd1711;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1706, 45;
	shr.b64 	%rhs, %rd1706, 19;
	add.u64 	%rd1720, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1706, 3;
	shr.b64 	%rhs, %rd1706, 61;
	add.u64 	%rd1721, %lhs, %rhs;
	}
	xor.b64  	%rd1722, %rd1720, %rd1721;
	shr.u64 	%rd1723, %rd1706, 6;
	xor.b64  	%rd1724, %rd1722, %rd1723;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1537, 63;
	shr.b64 	%rhs, %rd1537, 1;
	add.u64 	%rd1725, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1537, 56;
	shr.b64 	%rhs, %rd1537, 8;
	add.u64 	%rd1726, %lhs, %rhs;
	}
	xor.b64  	%rd1727, %rd1725, %rd1726;
	shr.u64 	%rd1728, %rd1537, 7;
	xor.b64  	%rd1729, %rd1727, %rd1728;
	add.s64 	%rd1730, %rd1729, %rd1140;
	add.s64 	%rd1731, %rd1730, %rd1641;
	add.s64 	%rd1732, %rd1731, %rd1724;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1513, 50;
	shr.b64 	%rhs, %rd1513, 14;
	add.u64 	%rd1733, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1513, 46;
	shr.b64 	%rhs, %rd1513, 18;
	add.u64 	%rd1734, %lhs, %rhs;
	}
	xor.b64  	%rd1735, %rd1733, %rd1734;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1513, 23;
	shr.b64 	%rhs, %rd1513, 41;
	add.u64 	%rd1736, %lhs, %rhs;
	}
	xor.b64  	%rd1737, %rd1735, %rd1736;
	xor.b64  	%rd1738, %rd1489, %rd1465;
	and.b64  	%rd1739, %rd1513, %rd1738;
	xor.b64  	%rd1740, %rd1739, %rd1465;
	add.s64 	%rd1741, %rd1740, %rd1441;
	add.s64 	%rd1742, %rd1741, %rd1737;
	add.s64 	%rd1743, %rd1742, %rd1537;
	add.s64 	%rd1744, %rd1743, 1847814050463011016;
	add.s64 	%rd1745, %rd1744, %rd1452;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1524, 36;
	shr.b64 	%rhs, %rd1524, 28;
	add.u64 	%rd1746, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1524, 30;
	shr.b64 	%rhs, %rd1524, 34;
	add.u64 	%rd1747, %lhs, %rhs;
	}
	xor.b64  	%rd1748, %rd1746, %rd1747;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1524, 25;
	shr.b64 	%rhs, %rd1524, 39;
	add.u64 	%rd1749, %lhs, %rhs;
	}
	xor.b64  	%rd1750, %rd1748, %rd1749;
	and.b64  	%rd1751, %rd1524, %rd1500;
	xor.b64  	%rd1752, %rd1524, %rd1500;
	and.b64  	%rd1753, %rd1752, %rd1476;
	or.b64  	%rd1754, %rd1753, %rd1751;
	add.s64 	%rd1755, %rd1754, %rd1750;
	add.s64 	%rd1756, %rd1755, %rd1744;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1745, 50;
	shr.b64 	%rhs, %rd1745, 14;
	add.u64 	%rd1757, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1745, 46;
	shr.b64 	%rhs, %rd1745, 18;
	add.u64 	%rd1758, %lhs, %rhs;
	}
	xor.b64  	%rd1759, %rd1757, %rd1758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1745, 23;
	shr.b64 	%rhs, %rd1745, 41;
	add.u64 	%rd1760, %lhs, %rhs;
	}
	xor.b64  	%rd1761, %rd1759, %rd1760;
	xor.b64  	%rd1762, %rd1513, %rd1489;
	and.b64  	%rd1763, %rd1745, %rd1762;
	xor.b64  	%rd1764, %rd1763, %rd1489;
	add.s64 	%rd1765, %rd1550, %rd1465;
	add.s64 	%rd1766, %rd1765, %rd1764;
	add.s64 	%rd1767, %rd1766, %rd1761;
	add.s64 	%rd1768, %rd1767, 2177327727835720531;
	add.s64 	%rd1769, %rd1768, %rd1476;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1756, 36;
	shr.b64 	%rhs, %rd1756, 28;
	add.u64 	%rd1770, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1756, 30;
	shr.b64 	%rhs, %rd1756, 34;
	add.u64 	%rd1771, %lhs, %rhs;
	}
	xor.b64  	%rd1772, %rd1770, %rd1771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1756, 25;
	shr.b64 	%rhs, %rd1756, 39;
	add.u64 	%rd1773, %lhs, %rhs;
	}
	xor.b64  	%rd1774, %rd1772, %rd1773;
	and.b64  	%rd1775, %rd1756, %rd1524;
	xor.b64  	%rd1776, %rd1756, %rd1524;
	and.b64  	%rd1777, %rd1776, %rd1500;
	or.b64  	%rd1778, %rd1777, %rd1775;
	add.s64 	%rd1779, %rd1778, %rd1774;
	add.s64 	%rd1780, %rd1779, %rd1768;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1769, 50;
	shr.b64 	%rhs, %rd1769, 14;
	add.u64 	%rd1781, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1769, 46;
	shr.b64 	%rhs, %rd1769, 18;
	add.u64 	%rd1782, %lhs, %rhs;
	}
	xor.b64  	%rd1783, %rd1781, %rd1782;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1769, 23;
	shr.b64 	%rhs, %rd1769, 41;
	add.u64 	%rd1784, %lhs, %rhs;
	}
	xor.b64  	%rd1785, %rd1783, %rd1784;
	xor.b64  	%rd1786, %rd1745, %rd1513;
	and.b64  	%rd1787, %rd1769, %rd1786;
	xor.b64  	%rd1788, %rd1787, %rd1513;
	add.s64 	%rd1789, %rd1563, %rd1489;
	add.s64 	%rd1790, %rd1789, %rd1788;
	add.s64 	%rd1791, %rd1790, %rd1785;
	add.s64 	%rd1792, %rd1791, 2830643537854262169;
	add.s64 	%rd1793, %rd1792, %rd1500;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1780, 36;
	shr.b64 	%rhs, %rd1780, 28;
	add.u64 	%rd1794, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1780, 30;
	shr.b64 	%rhs, %rd1780, 34;
	add.u64 	%rd1795, %lhs, %rhs;
	}
	xor.b64  	%rd1796, %rd1794, %rd1795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1780, 25;
	shr.b64 	%rhs, %rd1780, 39;
	add.u64 	%rd1797, %lhs, %rhs;
	}
	xor.b64  	%rd1798, %rd1796, %rd1797;
	and.b64  	%rd1799, %rd1780, %rd1756;
	xor.b64  	%rd1800, %rd1780, %rd1756;
	and.b64  	%rd1801, %rd1800, %rd1524;
	or.b64  	%rd1802, %rd1801, %rd1799;
	add.s64 	%rd1803, %rd1802, %rd1798;
	add.s64 	%rd1804, %rd1803, %rd1792;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1793, 50;
	shr.b64 	%rhs, %rd1793, 14;
	add.u64 	%rd1805, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1793, 46;
	shr.b64 	%rhs, %rd1793, 18;
	add.u64 	%rd1806, %lhs, %rhs;
	}
	xor.b64  	%rd1807, %rd1805, %rd1806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1793, 23;
	shr.b64 	%rhs, %rd1793, 41;
	add.u64 	%rd1808, %lhs, %rhs;
	}
	xor.b64  	%rd1809, %rd1807, %rd1808;
	xor.b64  	%rd1810, %rd1769, %rd1745;
	and.b64  	%rd1811, %rd1793, %rd1810;
	xor.b64  	%rd1812, %rd1811, %rd1745;
	add.s64 	%rd1813, %rd1576, %rd1513;
	add.s64 	%rd1814, %rd1813, %rd1812;
	add.s64 	%rd1815, %rd1814, %rd1809;
	add.s64 	%rd1816, %rd1815, 3796741975233480872;
	add.s64 	%rd1817, %rd1816, %rd1524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1804, 36;
	shr.b64 	%rhs, %rd1804, 28;
	add.u64 	%rd1818, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1804, 30;
	shr.b64 	%rhs, %rd1804, 34;
	add.u64 	%rd1819, %lhs, %rhs;
	}
	xor.b64  	%rd1820, %rd1818, %rd1819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1804, 25;
	shr.b64 	%rhs, %rd1804, 39;
	add.u64 	%rd1821, %lhs, %rhs;
	}
	xor.b64  	%rd1822, %rd1820, %rd1821;
	and.b64  	%rd1823, %rd1804, %rd1780;
	xor.b64  	%rd1824, %rd1804, %rd1780;
	and.b64  	%rd1825, %rd1824, %rd1756;
	or.b64  	%rd1826, %rd1825, %rd1823;
	add.s64 	%rd1827, %rd1826, %rd1822;
	add.s64 	%rd1828, %rd1827, %rd1816;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1817, 50;
	shr.b64 	%rhs, %rd1817, 14;
	add.u64 	%rd1829, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1817, 46;
	shr.b64 	%rhs, %rd1817, 18;
	add.u64 	%rd1830, %lhs, %rhs;
	}
	xor.b64  	%rd1831, %rd1829, %rd1830;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1817, 23;
	shr.b64 	%rhs, %rd1817, 41;
	add.u64 	%rd1832, %lhs, %rhs;
	}
	xor.b64  	%rd1833, %rd1831, %rd1832;
	xor.b64  	%rd1834, %rd1793, %rd1769;
	and.b64  	%rd1835, %rd1817, %rd1834;
	xor.b64  	%rd1836, %rd1835, %rd1769;
	add.s64 	%rd1837, %rd1589, %rd1745;
	add.s64 	%rd1838, %rd1837, %rd1836;
	add.s64 	%rd1839, %rd1838, %rd1833;
	add.s64 	%rd1840, %rd1839, 4115178125766777443;
	add.s64 	%rd1841, %rd1840, %rd1756;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1828, 36;
	shr.b64 	%rhs, %rd1828, 28;
	add.u64 	%rd1842, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1828, 30;
	shr.b64 	%rhs, %rd1828, 34;
	add.u64 	%rd1843, %lhs, %rhs;
	}
	xor.b64  	%rd1844, %rd1842, %rd1843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1828, 25;
	shr.b64 	%rhs, %rd1828, 39;
	add.u64 	%rd1845, %lhs, %rhs;
	}
	xor.b64  	%rd1846, %rd1844, %rd1845;
	and.b64  	%rd1847, %rd1828, %rd1804;
	xor.b64  	%rd1848, %rd1828, %rd1804;
	and.b64  	%rd1849, %rd1848, %rd1780;
	or.b64  	%rd1850, %rd1849, %rd1847;
	add.s64 	%rd1851, %rd1850, %rd1846;
	add.s64 	%rd1852, %rd1851, %rd1840;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1841, 50;
	shr.b64 	%rhs, %rd1841, 14;
	add.u64 	%rd1853, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1841, 46;
	shr.b64 	%rhs, %rd1841, 18;
	add.u64 	%rd1854, %lhs, %rhs;
	}
	xor.b64  	%rd1855, %rd1853, %rd1854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1841, 23;
	shr.b64 	%rhs, %rd1841, 41;
	add.u64 	%rd1856, %lhs, %rhs;
	}
	xor.b64  	%rd1857, %rd1855, %rd1856;
	xor.b64  	%rd1858, %rd1817, %rd1793;
	and.b64  	%rd1859, %rd1841, %rd1858;
	xor.b64  	%rd1860, %rd1859, %rd1793;
	add.s64 	%rd1861, %rd1602, %rd1769;
	add.s64 	%rd1862, %rd1861, %rd1860;
	add.s64 	%rd1863, %rd1862, %rd1857;
	add.s64 	%rd1864, %rd1863, 5681478168544905931;
	add.s64 	%rd1865, %rd1864, %rd1780;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1852, 36;
	shr.b64 	%rhs, %rd1852, 28;
	add.u64 	%rd1866, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1852, 30;
	shr.b64 	%rhs, %rd1852, 34;
	add.u64 	%rd1867, %lhs, %rhs;
	}
	xor.b64  	%rd1868, %rd1866, %rd1867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1852, 25;
	shr.b64 	%rhs, %rd1852, 39;
	add.u64 	%rd1869, %lhs, %rhs;
	}
	xor.b64  	%rd1870, %rd1868, %rd1869;
	and.b64  	%rd1871, %rd1852, %rd1828;
	xor.b64  	%rd1872, %rd1852, %rd1828;
	and.b64  	%rd1873, %rd1872, %rd1804;
	or.b64  	%rd1874, %rd1873, %rd1871;
	add.s64 	%rd1875, %rd1874, %rd1870;
	add.s64 	%rd1876, %rd1875, %rd1864;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1865, 50;
	shr.b64 	%rhs, %rd1865, 14;
	add.u64 	%rd1877, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1865, 46;
	shr.b64 	%rhs, %rd1865, 18;
	add.u64 	%rd1878, %lhs, %rhs;
	}
	xor.b64  	%rd1879, %rd1877, %rd1878;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1865, 23;
	shr.b64 	%rhs, %rd1865, 41;
	add.u64 	%rd1880, %lhs, %rhs;
	}
	xor.b64  	%rd1881, %rd1879, %rd1880;
	xor.b64  	%rd1882, %rd1841, %rd1817;
	and.b64  	%rd1883, %rd1865, %rd1882;
	xor.b64  	%rd1884, %rd1883, %rd1817;
	add.s64 	%rd1885, %rd1615, %rd1793;
	add.s64 	%rd1886, %rd1885, %rd1884;
	add.s64 	%rd1887, %rd1886, %rd1881;
	add.s64 	%rd1888, %rd1887, 6601373596472566643;
	add.s64 	%rd1889, %rd1888, %rd1804;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1876, 36;
	shr.b64 	%rhs, %rd1876, 28;
	add.u64 	%rd1890, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1876, 30;
	shr.b64 	%rhs, %rd1876, 34;
	add.u64 	%rd1891, %lhs, %rhs;
	}
	xor.b64  	%rd1892, %rd1890, %rd1891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1876, 25;
	shr.b64 	%rhs, %rd1876, 39;
	add.u64 	%rd1893, %lhs, %rhs;
	}
	xor.b64  	%rd1894, %rd1892, %rd1893;
	and.b64  	%rd1895, %rd1876, %rd1852;
	xor.b64  	%rd1896, %rd1876, %rd1852;
	and.b64  	%rd1897, %rd1896, %rd1828;
	or.b64  	%rd1898, %rd1897, %rd1895;
	add.s64 	%rd1899, %rd1898, %rd1894;
	add.s64 	%rd1900, %rd1899, %rd1888;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1889, 50;
	shr.b64 	%rhs, %rd1889, 14;
	add.u64 	%rd1901, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1889, 46;
	shr.b64 	%rhs, %rd1889, 18;
	add.u64 	%rd1902, %lhs, %rhs;
	}
	xor.b64  	%rd1903, %rd1901, %rd1902;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1889, 23;
	shr.b64 	%rhs, %rd1889, 41;
	add.u64 	%rd1904, %lhs, %rhs;
	}
	xor.b64  	%rd1905, %rd1903, %rd1904;
	xor.b64  	%rd1906, %rd1865, %rd1841;
	and.b64  	%rd1907, %rd1889, %rd1906;
	xor.b64  	%rd1908, %rd1907, %rd1841;
	add.s64 	%rd1909, %rd1628, %rd1817;
	add.s64 	%rd1910, %rd1909, %rd1908;
	add.s64 	%rd1911, %rd1910, %rd1905;
	add.s64 	%rd1912, %rd1911, 7507060721942968483;
	add.s64 	%rd1913, %rd1912, %rd1828;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1900, 36;
	shr.b64 	%rhs, %rd1900, 28;
	add.u64 	%rd1914, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1900, 30;
	shr.b64 	%rhs, %rd1900, 34;
	add.u64 	%rd1915, %lhs, %rhs;
	}
	xor.b64  	%rd1916, %rd1914, %rd1915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1900, 25;
	shr.b64 	%rhs, %rd1900, 39;
	add.u64 	%rd1917, %lhs, %rhs;
	}
	xor.b64  	%rd1918, %rd1916, %rd1917;
	and.b64  	%rd1919, %rd1900, %rd1876;
	xor.b64  	%rd1920, %rd1900, %rd1876;
	and.b64  	%rd1921, %rd1920, %rd1852;
	or.b64  	%rd1922, %rd1921, %rd1919;
	add.s64 	%rd1923, %rd1922, %rd1918;
	add.s64 	%rd1924, %rd1923, %rd1912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1913, 50;
	shr.b64 	%rhs, %rd1913, 14;
	add.u64 	%rd1925, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1913, 46;
	shr.b64 	%rhs, %rd1913, 18;
	add.u64 	%rd1926, %lhs, %rhs;
	}
	xor.b64  	%rd1927, %rd1925, %rd1926;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1913, 23;
	shr.b64 	%rhs, %rd1913, 41;
	add.u64 	%rd1928, %lhs, %rhs;
	}
	xor.b64  	%rd1929, %rd1927, %rd1928;
	xor.b64  	%rd1930, %rd1889, %rd1865;
	and.b64  	%rd1931, %rd1913, %rd1930;
	xor.b64  	%rd1932, %rd1931, %rd1865;
	add.s64 	%rd1933, %rd1641, %rd1841;
	add.s64 	%rd1934, %rd1933, %rd1932;
	add.s64 	%rd1935, %rd1934, %rd1929;
	add.s64 	%rd1936, %rd1935, 8399075790359081724;
	add.s64 	%rd1937, %rd1936, %rd1852;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1924, 36;
	shr.b64 	%rhs, %rd1924, 28;
	add.u64 	%rd1938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1924, 30;
	shr.b64 	%rhs, %rd1924, 34;
	add.u64 	%rd1939, %lhs, %rhs;
	}
	xor.b64  	%rd1940, %rd1938, %rd1939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1924, 25;
	shr.b64 	%rhs, %rd1924, 39;
	add.u64 	%rd1941, %lhs, %rhs;
	}
	xor.b64  	%rd1942, %rd1940, %rd1941;
	and.b64  	%rd1943, %rd1924, %rd1900;
	xor.b64  	%rd1944, %rd1924, %rd1900;
	and.b64  	%rd1945, %rd1944, %rd1876;
	or.b64  	%rd1946, %rd1945, %rd1943;
	add.s64 	%rd1947, %rd1946, %rd1942;
	add.s64 	%rd1948, %rd1947, %rd1936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1937, 50;
	shr.b64 	%rhs, %rd1937, 14;
	add.u64 	%rd1949, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1937, 46;
	shr.b64 	%rhs, %rd1937, 18;
	add.u64 	%rd1950, %lhs, %rhs;
	}
	xor.b64  	%rd1951, %rd1949, %rd1950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1937, 23;
	shr.b64 	%rhs, %rd1937, 41;
	add.u64 	%rd1952, %lhs, %rhs;
	}
	xor.b64  	%rd1953, %rd1951, %rd1952;
	xor.b64  	%rd1954, %rd1913, %rd1889;
	and.b64  	%rd1955, %rd1937, %rd1954;
	xor.b64  	%rd1956, %rd1955, %rd1889;
	add.s64 	%rd1957, %rd1654, %rd1865;
	add.s64 	%rd1958, %rd1957, %rd1956;
	add.s64 	%rd1959, %rd1958, %rd1953;
	add.s64 	%rd1960, %rd1959, 8693463985226723168;
	add.s64 	%rd1961, %rd1960, %rd1876;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1948, 36;
	shr.b64 	%rhs, %rd1948, 28;
	add.u64 	%rd1962, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1948, 30;
	shr.b64 	%rhs, %rd1948, 34;
	add.u64 	%rd1963, %lhs, %rhs;
	}
	xor.b64  	%rd1964, %rd1962, %rd1963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1948, 25;
	shr.b64 	%rhs, %rd1948, 39;
	add.u64 	%rd1965, %lhs, %rhs;
	}
	xor.b64  	%rd1966, %rd1964, %rd1965;
	and.b64  	%rd1967, %rd1948, %rd1924;
	xor.b64  	%rd1968, %rd1948, %rd1924;
	and.b64  	%rd1969, %rd1968, %rd1900;
	or.b64  	%rd1970, %rd1969, %rd1967;
	add.s64 	%rd1971, %rd1970, %rd1966;
	add.s64 	%rd1972, %rd1971, %rd1960;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1961, 50;
	shr.b64 	%rhs, %rd1961, 14;
	add.u64 	%rd1973, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1961, 46;
	shr.b64 	%rhs, %rd1961, 18;
	add.u64 	%rd1974, %lhs, %rhs;
	}
	xor.b64  	%rd1975, %rd1973, %rd1974;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1961, 23;
	shr.b64 	%rhs, %rd1961, 41;
	add.u64 	%rd1976, %lhs, %rhs;
	}
	xor.b64  	%rd1977, %rd1975, %rd1976;
	xor.b64  	%rd1978, %rd1937, %rd1913;
	and.b64  	%rd1979, %rd1961, %rd1978;
	xor.b64  	%rd1980, %rd1979, %rd1913;
	add.s64 	%rd1981, %rd1667, %rd1889;
	add.s64 	%rd1982, %rd1981, %rd1980;
	add.s64 	%rd1983, %rd1982, %rd1977;
	add.s64 	%rd1984, %rd1983, -8878714635349349518;
	add.s64 	%rd1985, %rd1984, %rd1900;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1972, 36;
	shr.b64 	%rhs, %rd1972, 28;
	add.u64 	%rd1986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1972, 30;
	shr.b64 	%rhs, %rd1972, 34;
	add.u64 	%rd1987, %lhs, %rhs;
	}
	xor.b64  	%rd1988, %rd1986, %rd1987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1972, 25;
	shr.b64 	%rhs, %rd1972, 39;
	add.u64 	%rd1989, %lhs, %rhs;
	}
	xor.b64  	%rd1990, %rd1988, %rd1989;
	and.b64  	%rd1991, %rd1972, %rd1948;
	xor.b64  	%rd1992, %rd1972, %rd1948;
	and.b64  	%rd1993, %rd1992, %rd1924;
	or.b64  	%rd1994, %rd1993, %rd1991;
	add.s64 	%rd1995, %rd1994, %rd1990;
	add.s64 	%rd1996, %rd1995, %rd1984;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1985, 50;
	shr.b64 	%rhs, %rd1985, 14;
	add.u64 	%rd1997, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1985, 46;
	shr.b64 	%rhs, %rd1985, 18;
	add.u64 	%rd1998, %lhs, %rhs;
	}
	xor.b64  	%rd1999, %rd1997, %rd1998;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1985, 23;
	shr.b64 	%rhs, %rd1985, 41;
	add.u64 	%rd2000, %lhs, %rhs;
	}
	xor.b64  	%rd2001, %rd1999, %rd2000;
	xor.b64  	%rd2002, %rd1961, %rd1937;
	and.b64  	%rd2003, %rd1985, %rd2002;
	xor.b64  	%rd2004, %rd2003, %rd1937;
	add.s64 	%rd2005, %rd1680, %rd1913;
	add.s64 	%rd2006, %rd2005, %rd2004;
	add.s64 	%rd2007, %rd2006, %rd2001;
	add.s64 	%rd2008, %rd2007, -8302665154208450068;
	add.s64 	%rd2009, %rd2008, %rd1924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1996, 36;
	shr.b64 	%rhs, %rd1996, 28;
	add.u64 	%rd2010, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1996, 30;
	shr.b64 	%rhs, %rd1996, 34;
	add.u64 	%rd2011, %lhs, %rhs;
	}
	xor.b64  	%rd2012, %rd2010, %rd2011;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1996, 25;
	shr.b64 	%rhs, %rd1996, 39;
	add.u64 	%rd2013, %lhs, %rhs;
	}
	xor.b64  	%rd2014, %rd2012, %rd2013;
	and.b64  	%rd2015, %rd1996, %rd1972;
	xor.b64  	%rd2016, %rd1996, %rd1972;
	and.b64  	%rd2017, %rd2016, %rd1948;
	or.b64  	%rd2018, %rd2017, %rd2015;
	add.s64 	%rd2019, %rd2018, %rd2014;
	add.s64 	%rd2020, %rd2019, %rd2008;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2009, 50;
	shr.b64 	%rhs, %rd2009, 14;
	add.u64 	%rd2021, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2009, 46;
	shr.b64 	%rhs, %rd2009, 18;
	add.u64 	%rd2022, %lhs, %rhs;
	}
	xor.b64  	%rd2023, %rd2021, %rd2022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2009, 23;
	shr.b64 	%rhs, %rd2009, 41;
	add.u64 	%rd2024, %lhs, %rhs;
	}
	xor.b64  	%rd2025, %rd2023, %rd2024;
	xor.b64  	%rd2026, %rd1985, %rd1961;
	and.b64  	%rd2027, %rd2009, %rd2026;
	xor.b64  	%rd2028, %rd2027, %rd1961;
	add.s64 	%rd2029, %rd1693, %rd1937;
	add.s64 	%rd2030, %rd2029, %rd2028;
	add.s64 	%rd2031, %rd2030, %rd2025;
	add.s64 	%rd2032, %rd2031, -8016688836872298968;
	add.s64 	%rd2033, %rd2032, %rd1948;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2020, 36;
	shr.b64 	%rhs, %rd2020, 28;
	add.u64 	%rd2034, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2020, 30;
	shr.b64 	%rhs, %rd2020, 34;
	add.u64 	%rd2035, %lhs, %rhs;
	}
	xor.b64  	%rd2036, %rd2034, %rd2035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2020, 25;
	shr.b64 	%rhs, %rd2020, 39;
	add.u64 	%rd2037, %lhs, %rhs;
	}
	xor.b64  	%rd2038, %rd2036, %rd2037;
	and.b64  	%rd2039, %rd2020, %rd1996;
	xor.b64  	%rd2040, %rd2020, %rd1996;
	and.b64  	%rd2041, %rd2040, %rd1972;
	or.b64  	%rd2042, %rd2041, %rd2039;
	add.s64 	%rd2043, %rd2042, %rd2038;
	add.s64 	%rd2044, %rd2043, %rd2032;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2033, 50;
	shr.b64 	%rhs, %rd2033, 14;
	add.u64 	%rd2045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2033, 46;
	shr.b64 	%rhs, %rd2033, 18;
	add.u64 	%rd2046, %lhs, %rhs;
	}
	xor.b64  	%rd2047, %rd2045, %rd2046;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2033, 23;
	shr.b64 	%rhs, %rd2033, 41;
	add.u64 	%rd2048, %lhs, %rhs;
	}
	xor.b64  	%rd2049, %rd2047, %rd2048;
	xor.b64  	%rd2050, %rd2009, %rd1985;
	and.b64  	%rd2051, %rd2033, %rd2050;
	xor.b64  	%rd2052, %rd2051, %rd1985;
	add.s64 	%rd2053, %rd1706, %rd1961;
	add.s64 	%rd2054, %rd2053, %rd2052;
	add.s64 	%rd2055, %rd2054, %rd2049;
	add.s64 	%rd2056, %rd2055, -6606660893046293015;
	add.s64 	%rd2057, %rd2056, %rd1972;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2044, 36;
	shr.b64 	%rhs, %rd2044, 28;
	add.u64 	%rd2058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2044, 30;
	shr.b64 	%rhs, %rd2044, 34;
	add.u64 	%rd2059, %lhs, %rhs;
	}
	xor.b64  	%rd2060, %rd2058, %rd2059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2044, 25;
	shr.b64 	%rhs, %rd2044, 39;
	add.u64 	%rd2061, %lhs, %rhs;
	}
	xor.b64  	%rd2062, %rd2060, %rd2061;
	and.b64  	%rd2063, %rd2044, %rd2020;
	xor.b64  	%rd2064, %rd2044, %rd2020;
	and.b64  	%rd2065, %rd2064, %rd1996;
	or.b64  	%rd2066, %rd2065, %rd2063;
	add.s64 	%rd2067, %rd2066, %rd2062;
	add.s64 	%rd2068, %rd2067, %rd2056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2057, 50;
	shr.b64 	%rhs, %rd2057, 14;
	add.u64 	%rd2069, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2057, 46;
	shr.b64 	%rhs, %rd2057, 18;
	add.u64 	%rd2070, %lhs, %rhs;
	}
	xor.b64  	%rd2071, %rd2069, %rd2070;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2057, 23;
	shr.b64 	%rhs, %rd2057, 41;
	add.u64 	%rd2072, %lhs, %rhs;
	}
	xor.b64  	%rd2073, %rd2071, %rd2072;
	xor.b64  	%rd2074, %rd2033, %rd2009;
	and.b64  	%rd2075, %rd2057, %rd2074;
	xor.b64  	%rd2076, %rd2075, %rd2009;
	add.s64 	%rd2077, %rd1719, %rd1985;
	add.s64 	%rd2078, %rd2077, %rd2076;
	add.s64 	%rd2079, %rd2078, %rd2073;
	add.s64 	%rd2080, %rd2079, -4685533653050689259;
	add.s64 	%rd2081, %rd2080, %rd1996;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2068, 36;
	shr.b64 	%rhs, %rd2068, 28;
	add.u64 	%rd2082, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2068, 30;
	shr.b64 	%rhs, %rd2068, 34;
	add.u64 	%rd2083, %lhs, %rhs;
	}
	xor.b64  	%rd2084, %rd2082, %rd2083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2068, 25;
	shr.b64 	%rhs, %rd2068, 39;
	add.u64 	%rd2085, %lhs, %rhs;
	}
	xor.b64  	%rd2086, %rd2084, %rd2085;
	and.b64  	%rd2087, %rd2068, %rd2044;
	xor.b64  	%rd2088, %rd2068, %rd2044;
	and.b64  	%rd2089, %rd2088, %rd2020;
	or.b64  	%rd2090, %rd2089, %rd2087;
	add.s64 	%rd2091, %rd2090, %rd2086;
	add.s64 	%rd2092, %rd2091, %rd2080;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2081, 50;
	shr.b64 	%rhs, %rd2081, 14;
	add.u64 	%rd2093, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2081, 46;
	shr.b64 	%rhs, %rd2081, 18;
	add.u64 	%rd2094, %lhs, %rhs;
	}
	xor.b64  	%rd2095, %rd2093, %rd2094;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2081, 23;
	shr.b64 	%rhs, %rd2081, 41;
	add.u64 	%rd2096, %lhs, %rhs;
	}
	xor.b64  	%rd2097, %rd2095, %rd2096;
	xor.b64  	%rd2098, %rd2057, %rd2033;
	and.b64  	%rd2099, %rd2081, %rd2098;
	xor.b64  	%rd2100, %rd2099, %rd2033;
	add.s64 	%rd2101, %rd1732, %rd2009;
	add.s64 	%rd2102, %rd2101, %rd2100;
	add.s64 	%rd2103, %rd2102, %rd2097;
	add.s64 	%rd2104, %rd2103, -4147400797238176981;
	add.s64 	%rd2105, %rd2104, %rd2020;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2092, 36;
	shr.b64 	%rhs, %rd2092, 28;
	add.u64 	%rd2106, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2092, 30;
	shr.b64 	%rhs, %rd2092, 34;
	add.u64 	%rd2107, %lhs, %rhs;
	}
	xor.b64  	%rd2108, %rd2106, %rd2107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2092, 25;
	shr.b64 	%rhs, %rd2092, 39;
	add.u64 	%rd2109, %lhs, %rhs;
	}
	xor.b64  	%rd2110, %rd2108, %rd2109;
	and.b64  	%rd2111, %rd2092, %rd2068;
	xor.b64  	%rd2112, %rd2092, %rd2068;
	and.b64  	%rd2113, %rd2112, %rd2044;
	or.b64  	%rd2114, %rd2113, %rd2111;
	add.s64 	%rd2115, %rd2114, %rd2110;
	add.s64 	%rd2116, %rd2115, %rd2104;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1719, 45;
	shr.b64 	%rhs, %rd1719, 19;
	add.u64 	%rd2117, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1719, 3;
	shr.b64 	%rhs, %rd1719, 61;
	add.u64 	%rd2118, %lhs, %rhs;
	}
	xor.b64  	%rd2119, %rd2117, %rd2118;
	shr.u64 	%rd2120, %rd1719, 6;
	xor.b64  	%rd2121, %rd2119, %rd2120;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1550, 63;
	shr.b64 	%rhs, %rd1550, 1;
	add.u64 	%rd2122, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1550, 56;
	shr.b64 	%rhs, %rd1550, 8;
	add.u64 	%rd2123, %lhs, %rhs;
	}
	xor.b64  	%rd2124, %rd2122, %rd2123;
	shr.u64 	%rd2125, %rd1550, 7;
	xor.b64  	%rd2126, %rd2124, %rd2125;
	add.s64 	%rd2127, %rd2126, %rd1537;
	add.s64 	%rd2128, %rd2127, %rd1654;
	add.s64 	%rd2129, %rd2128, %rd2121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1732, 45;
	shr.b64 	%rhs, %rd1732, 19;
	add.u64 	%rd2130, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1732, 3;
	shr.b64 	%rhs, %rd1732, 61;
	add.u64 	%rd2131, %lhs, %rhs;
	}
	xor.b64  	%rd2132, %rd2130, %rd2131;
	shr.u64 	%rd2133, %rd1732, 6;
	xor.b64  	%rd2134, %rd2132, %rd2133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1563, 63;
	shr.b64 	%rhs, %rd1563, 1;
	add.u64 	%rd2135, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1563, 56;
	shr.b64 	%rhs, %rd1563, 8;
	add.u64 	%rd2136, %lhs, %rhs;
	}
	xor.b64  	%rd2137, %rd2135, %rd2136;
	shr.u64 	%rd2138, %rd1563, 7;
	xor.b64  	%rd2139, %rd2137, %rd2138;
	add.s64 	%rd2140, %rd2139, %rd1550;
	add.s64 	%rd2141, %rd2140, %rd1667;
	add.s64 	%rd2142, %rd2141, %rd2134;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2129, 45;
	shr.b64 	%rhs, %rd2129, 19;
	add.u64 	%rd2143, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2129, 3;
	shr.b64 	%rhs, %rd2129, 61;
	add.u64 	%rd2144, %lhs, %rhs;
	}
	xor.b64  	%rd2145, %rd2143, %rd2144;
	shr.u64 	%rd2146, %rd2129, 6;
	xor.b64  	%rd2147, %rd2145, %rd2146;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1576, 63;
	shr.b64 	%rhs, %rd1576, 1;
	add.u64 	%rd2148, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1576, 56;
	shr.b64 	%rhs, %rd1576, 8;
	add.u64 	%rd2149, %lhs, %rhs;
	}
	xor.b64  	%rd2150, %rd2148, %rd2149;
	shr.u64 	%rd2151, %rd1576, 7;
	xor.b64  	%rd2152, %rd2150, %rd2151;
	add.s64 	%rd2153, %rd2152, %rd1563;
	add.s64 	%rd2154, %rd2153, %rd1680;
	add.s64 	%rd2155, %rd2154, %rd2147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2142, 45;
	shr.b64 	%rhs, %rd2142, 19;
	add.u64 	%rd2156, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2142, 3;
	shr.b64 	%rhs, %rd2142, 61;
	add.u64 	%rd2157, %lhs, %rhs;
	}
	xor.b64  	%rd2158, %rd2156, %rd2157;
	shr.u64 	%rd2159, %rd2142, 6;
	xor.b64  	%rd2160, %rd2158, %rd2159;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1589, 63;
	shr.b64 	%rhs, %rd1589, 1;
	add.u64 	%rd2161, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1589, 56;
	shr.b64 	%rhs, %rd1589, 8;
	add.u64 	%rd2162, %lhs, %rhs;
	}
	xor.b64  	%rd2163, %rd2161, %rd2162;
	shr.u64 	%rd2164, %rd1589, 7;
	xor.b64  	%rd2165, %rd2163, %rd2164;
	add.s64 	%rd2166, %rd2165, %rd1576;
	add.s64 	%rd2167, %rd2166, %rd1693;
	add.s64 	%rd2168, %rd2167, %rd2160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2155, 45;
	shr.b64 	%rhs, %rd2155, 19;
	add.u64 	%rd2169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2155, 3;
	shr.b64 	%rhs, %rd2155, 61;
	add.u64 	%rd2170, %lhs, %rhs;
	}
	xor.b64  	%rd2171, %rd2169, %rd2170;
	shr.u64 	%rd2172, %rd2155, 6;
	xor.b64  	%rd2173, %rd2171, %rd2172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1602, 63;
	shr.b64 	%rhs, %rd1602, 1;
	add.u64 	%rd2174, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1602, 56;
	shr.b64 	%rhs, %rd1602, 8;
	add.u64 	%rd2175, %lhs, %rhs;
	}
	xor.b64  	%rd2176, %rd2174, %rd2175;
	shr.u64 	%rd2177, %rd1602, 7;
	xor.b64  	%rd2178, %rd2176, %rd2177;
	add.s64 	%rd2179, %rd2178, %rd1589;
	add.s64 	%rd2180, %rd2179, %rd1706;
	add.s64 	%rd2181, %rd2180, %rd2173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2168, 45;
	shr.b64 	%rhs, %rd2168, 19;
	add.u64 	%rd2182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2168, 3;
	shr.b64 	%rhs, %rd2168, 61;
	add.u64 	%rd2183, %lhs, %rhs;
	}
	xor.b64  	%rd2184, %rd2182, %rd2183;
	shr.u64 	%rd2185, %rd2168, 6;
	xor.b64  	%rd2186, %rd2184, %rd2185;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1615, 63;
	shr.b64 	%rhs, %rd1615, 1;
	add.u64 	%rd2187, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1615, 56;
	shr.b64 	%rhs, %rd1615, 8;
	add.u64 	%rd2188, %lhs, %rhs;
	}
	xor.b64  	%rd2189, %rd2187, %rd2188;
	shr.u64 	%rd2190, %rd1615, 7;
	xor.b64  	%rd2191, %rd2189, %rd2190;
	add.s64 	%rd2192, %rd2191, %rd1602;
	add.s64 	%rd2193, %rd2192, %rd1719;
	add.s64 	%rd2194, %rd2193, %rd2186;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2181, 45;
	shr.b64 	%rhs, %rd2181, 19;
	add.u64 	%rd2195, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2181, 3;
	shr.b64 	%rhs, %rd2181, 61;
	add.u64 	%rd2196, %lhs, %rhs;
	}
	xor.b64  	%rd2197, %rd2195, %rd2196;
	shr.u64 	%rd2198, %rd2181, 6;
	xor.b64  	%rd2199, %rd2197, %rd2198;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1628, 63;
	shr.b64 	%rhs, %rd1628, 1;
	add.u64 	%rd2200, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1628, 56;
	shr.b64 	%rhs, %rd1628, 8;
	add.u64 	%rd2201, %lhs, %rhs;
	}
	xor.b64  	%rd2202, %rd2200, %rd2201;
	shr.u64 	%rd2203, %rd1628, 7;
	xor.b64  	%rd2204, %rd2202, %rd2203;
	add.s64 	%rd2205, %rd2204, %rd1615;
	add.s64 	%rd2206, %rd2205, %rd1732;
	add.s64 	%rd2207, %rd2206, %rd2199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2194, 45;
	shr.b64 	%rhs, %rd2194, 19;
	add.u64 	%rd2208, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2194, 3;
	shr.b64 	%rhs, %rd2194, 61;
	add.u64 	%rd2209, %lhs, %rhs;
	}
	xor.b64  	%rd2210, %rd2208, %rd2209;
	shr.u64 	%rd2211, %rd2194, 6;
	xor.b64  	%rd2212, %rd2210, %rd2211;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1641, 63;
	shr.b64 	%rhs, %rd1641, 1;
	add.u64 	%rd2213, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1641, 56;
	shr.b64 	%rhs, %rd1641, 8;
	add.u64 	%rd2214, %lhs, %rhs;
	}
	xor.b64  	%rd2215, %rd2213, %rd2214;
	shr.u64 	%rd2216, %rd1641, 7;
	xor.b64  	%rd2217, %rd2215, %rd2216;
	add.s64 	%rd2218, %rd2217, %rd1628;
	add.s64 	%rd2219, %rd2218, %rd2129;
	add.s64 	%rd2220, %rd2219, %rd2212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2207, 45;
	shr.b64 	%rhs, %rd2207, 19;
	add.u64 	%rd2221, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2207, 3;
	shr.b64 	%rhs, %rd2207, 61;
	add.u64 	%rd2222, %lhs, %rhs;
	}
	xor.b64  	%rd2223, %rd2221, %rd2222;
	shr.u64 	%rd2224, %rd2207, 6;
	xor.b64  	%rd2225, %rd2223, %rd2224;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1654, 63;
	shr.b64 	%rhs, %rd1654, 1;
	add.u64 	%rd2226, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1654, 56;
	shr.b64 	%rhs, %rd1654, 8;
	add.u64 	%rd2227, %lhs, %rhs;
	}
	xor.b64  	%rd2228, %rd2226, %rd2227;
	shr.u64 	%rd2229, %rd1654, 7;
	xor.b64  	%rd2230, %rd2228, %rd2229;
	add.s64 	%rd2231, %rd2230, %rd1641;
	add.s64 	%rd2232, %rd2231, %rd2142;
	add.s64 	%rd2233, %rd2232, %rd2225;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2220, 45;
	shr.b64 	%rhs, %rd2220, 19;
	add.u64 	%rd2234, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2220, 3;
	shr.b64 	%rhs, %rd2220, 61;
	add.u64 	%rd2235, %lhs, %rhs;
	}
	xor.b64  	%rd2236, %rd2234, %rd2235;
	shr.u64 	%rd2237, %rd2220, 6;
	xor.b64  	%rd2238, %rd2236, %rd2237;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1667, 63;
	shr.b64 	%rhs, %rd1667, 1;
	add.u64 	%rd2239, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1667, 56;
	shr.b64 	%rhs, %rd1667, 8;
	add.u64 	%rd2240, %lhs, %rhs;
	}
	xor.b64  	%rd2241, %rd2239, %rd2240;
	shr.u64 	%rd2242, %rd1667, 7;
	xor.b64  	%rd2243, %rd2241, %rd2242;
	add.s64 	%rd2244, %rd2243, %rd1654;
	add.s64 	%rd2245, %rd2244, %rd2155;
	add.s64 	%rd2246, %rd2245, %rd2238;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2233, 45;
	shr.b64 	%rhs, %rd2233, 19;
	add.u64 	%rd2247, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2233, 3;
	shr.b64 	%rhs, %rd2233, 61;
	add.u64 	%rd2248, %lhs, %rhs;
	}
	xor.b64  	%rd2249, %rd2247, %rd2248;
	shr.u64 	%rd2250, %rd2233, 6;
	xor.b64  	%rd2251, %rd2249, %rd2250;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1680, 63;
	shr.b64 	%rhs, %rd1680, 1;
	add.u64 	%rd2252, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1680, 56;
	shr.b64 	%rhs, %rd1680, 8;
	add.u64 	%rd2253, %lhs, %rhs;
	}
	xor.b64  	%rd2254, %rd2252, %rd2253;
	shr.u64 	%rd2255, %rd1680, 7;
	xor.b64  	%rd2256, %rd2254, %rd2255;
	add.s64 	%rd2257, %rd2256, %rd1667;
	add.s64 	%rd2258, %rd2257, %rd2168;
	add.s64 	%rd2259, %rd2258, %rd2251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2246, 45;
	shr.b64 	%rhs, %rd2246, 19;
	add.u64 	%rd2260, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2246, 3;
	shr.b64 	%rhs, %rd2246, 61;
	add.u64 	%rd2261, %lhs, %rhs;
	}
	xor.b64  	%rd2262, %rd2260, %rd2261;
	shr.u64 	%rd2263, %rd2246, 6;
	xor.b64  	%rd2264, %rd2262, %rd2263;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1693, 63;
	shr.b64 	%rhs, %rd1693, 1;
	add.u64 	%rd2265, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1693, 56;
	shr.b64 	%rhs, %rd1693, 8;
	add.u64 	%rd2266, %lhs, %rhs;
	}
	xor.b64  	%rd2267, %rd2265, %rd2266;
	shr.u64 	%rd2268, %rd1693, 7;
	xor.b64  	%rd2269, %rd2267, %rd2268;
	add.s64 	%rd2270, %rd2269, %rd1680;
	add.s64 	%rd2271, %rd2270, %rd2181;
	add.s64 	%rd2272, %rd2271, %rd2264;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2259, 45;
	shr.b64 	%rhs, %rd2259, 19;
	add.u64 	%rd2273, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2259, 3;
	shr.b64 	%rhs, %rd2259, 61;
	add.u64 	%rd2274, %lhs, %rhs;
	}
	xor.b64  	%rd2275, %rd2273, %rd2274;
	shr.u64 	%rd2276, %rd2259, 6;
	xor.b64  	%rd2277, %rd2275, %rd2276;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1706, 63;
	shr.b64 	%rhs, %rd1706, 1;
	add.u64 	%rd2278, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1706, 56;
	shr.b64 	%rhs, %rd1706, 8;
	add.u64 	%rd2279, %lhs, %rhs;
	}
	xor.b64  	%rd2280, %rd2278, %rd2279;
	shr.u64 	%rd2281, %rd1706, 7;
	xor.b64  	%rd2282, %rd2280, %rd2281;
	add.s64 	%rd2283, %rd2282, %rd1693;
	add.s64 	%rd2284, %rd2283, %rd2194;
	add.s64 	%rd2285, %rd2284, %rd2277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2272, 45;
	shr.b64 	%rhs, %rd2272, 19;
	add.u64 	%rd2286, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2272, 3;
	shr.b64 	%rhs, %rd2272, 61;
	add.u64 	%rd2287, %lhs, %rhs;
	}
	xor.b64  	%rd2288, %rd2286, %rd2287;
	shr.u64 	%rd2289, %rd2272, 6;
	xor.b64  	%rd2290, %rd2288, %rd2289;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1719, 63;
	shr.b64 	%rhs, %rd1719, 1;
	add.u64 	%rd2291, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1719, 56;
	shr.b64 	%rhs, %rd1719, 8;
	add.u64 	%rd2292, %lhs, %rhs;
	}
	xor.b64  	%rd2293, %rd2291, %rd2292;
	shr.u64 	%rd2294, %rd1719, 7;
	xor.b64  	%rd2295, %rd2293, %rd2294;
	add.s64 	%rd2296, %rd2295, %rd1706;
	add.s64 	%rd2297, %rd2296, %rd2207;
	add.s64 	%rd2298, %rd2297, %rd2290;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2285, 45;
	shr.b64 	%rhs, %rd2285, 19;
	add.u64 	%rd2299, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2285, 3;
	shr.b64 	%rhs, %rd2285, 61;
	add.u64 	%rd2300, %lhs, %rhs;
	}
	xor.b64  	%rd2301, %rd2299, %rd2300;
	shr.u64 	%rd2302, %rd2285, 6;
	xor.b64  	%rd2303, %rd2301, %rd2302;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1732, 63;
	shr.b64 	%rhs, %rd1732, 1;
	add.u64 	%rd2304, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1732, 56;
	shr.b64 	%rhs, %rd1732, 8;
	add.u64 	%rd2305, %lhs, %rhs;
	}
	xor.b64  	%rd2306, %rd2304, %rd2305;
	shr.u64 	%rd2307, %rd1732, 7;
	xor.b64  	%rd2308, %rd2306, %rd2307;
	add.s64 	%rd2309, %rd2308, %rd1719;
	add.s64 	%rd2310, %rd2309, %rd2220;
	add.s64 	%rd2311, %rd2310, %rd2303;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2298, 45;
	shr.b64 	%rhs, %rd2298, 19;
	add.u64 	%rd2312, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2298, 3;
	shr.b64 	%rhs, %rd2298, 61;
	add.u64 	%rd2313, %lhs, %rhs;
	}
	xor.b64  	%rd2314, %rd2312, %rd2313;
	shr.u64 	%rd2315, %rd2298, 6;
	xor.b64  	%rd2316, %rd2314, %rd2315;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2129, 63;
	shr.b64 	%rhs, %rd2129, 1;
	add.u64 	%rd2317, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2129, 56;
	shr.b64 	%rhs, %rd2129, 8;
	add.u64 	%rd2318, %lhs, %rhs;
	}
	xor.b64  	%rd2319, %rd2317, %rd2318;
	shr.u64 	%rd2320, %rd2129, 7;
	xor.b64  	%rd2321, %rd2319, %rd2320;
	add.s64 	%rd2322, %rd2321, %rd1732;
	add.s64 	%rd2323, %rd2322, %rd2233;
	add.s64 	%rd2324, %rd2323, %rd2316;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2105, 50;
	shr.b64 	%rhs, %rd2105, 14;
	add.u64 	%rd2325, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2105, 46;
	shr.b64 	%rhs, %rd2105, 18;
	add.u64 	%rd2326, %lhs, %rhs;
	}
	xor.b64  	%rd2327, %rd2325, %rd2326;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2105, 23;
	shr.b64 	%rhs, %rd2105, 41;
	add.u64 	%rd2328, %lhs, %rhs;
	}
	xor.b64  	%rd2329, %rd2327, %rd2328;
	xor.b64  	%rd2330, %rd2081, %rd2057;
	and.b64  	%rd2331, %rd2105, %rd2330;
	xor.b64  	%rd2332, %rd2331, %rd2057;
	add.s64 	%rd2333, %rd2332, %rd2033;
	add.s64 	%rd2334, %rd2333, %rd2329;
	add.s64 	%rd2335, %rd2334, %rd2129;
	add.s64 	%rd2336, %rd2335, -3880063495543823972;
	add.s64 	%rd2337, %rd2336, %rd2044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2116, 36;
	shr.b64 	%rhs, %rd2116, 28;
	add.u64 	%rd2338, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2116, 30;
	shr.b64 	%rhs, %rd2116, 34;
	add.u64 	%rd2339, %lhs, %rhs;
	}
	xor.b64  	%rd2340, %rd2338, %rd2339;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2116, 25;
	shr.b64 	%rhs, %rd2116, 39;
	add.u64 	%rd2341, %lhs, %rhs;
	}
	xor.b64  	%rd2342, %rd2340, %rd2341;
	and.b64  	%rd2343, %rd2116, %rd2092;
	xor.b64  	%rd2344, %rd2116, %rd2092;
	and.b64  	%rd2345, %rd2344, %rd2068;
	or.b64  	%rd2346, %rd2345, %rd2343;
	add.s64 	%rd2347, %rd2346, %rd2342;
	add.s64 	%rd2348, %rd2347, %rd2336;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2337, 50;
	shr.b64 	%rhs, %rd2337, 14;
	add.u64 	%rd2349, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2337, 46;
	shr.b64 	%rhs, %rd2337, 18;
	add.u64 	%rd2350, %lhs, %rhs;
	}
	xor.b64  	%rd2351, %rd2349, %rd2350;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2337, 23;
	shr.b64 	%rhs, %rd2337, 41;
	add.u64 	%rd2352, %lhs, %rhs;
	}
	xor.b64  	%rd2353, %rd2351, %rd2352;
	xor.b64  	%rd2354, %rd2105, %rd2081;
	and.b64  	%rd2355, %rd2337, %rd2354;
	xor.b64  	%rd2356, %rd2355, %rd2081;
	add.s64 	%rd2357, %rd2142, %rd2057;
	add.s64 	%rd2358, %rd2357, %rd2356;
	add.s64 	%rd2359, %rd2358, %rd2353;
	add.s64 	%rd2360, %rd2359, -3348786107499101689;
	add.s64 	%rd2361, %rd2360, %rd2068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2348, 36;
	shr.b64 	%rhs, %rd2348, 28;
	add.u64 	%rd2362, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2348, 30;
	shr.b64 	%rhs, %rd2348, 34;
	add.u64 	%rd2363, %lhs, %rhs;
	}
	xor.b64  	%rd2364, %rd2362, %rd2363;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2348, 25;
	shr.b64 	%rhs, %rd2348, 39;
	add.u64 	%rd2365, %lhs, %rhs;
	}
	xor.b64  	%rd2366, %rd2364, %rd2365;
	and.b64  	%rd2367, %rd2348, %rd2116;
	xor.b64  	%rd2368, %rd2348, %rd2116;
	and.b64  	%rd2369, %rd2368, %rd2092;
	or.b64  	%rd2370, %rd2369, %rd2367;
	add.s64 	%rd2371, %rd2370, %rd2366;
	add.s64 	%rd2372, %rd2371, %rd2360;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2361, 50;
	shr.b64 	%rhs, %rd2361, 14;
	add.u64 	%rd2373, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2361, 46;
	shr.b64 	%rhs, %rd2361, 18;
	add.u64 	%rd2374, %lhs, %rhs;
	}
	xor.b64  	%rd2375, %rd2373, %rd2374;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2361, 23;
	shr.b64 	%rhs, %rd2361, 41;
	add.u64 	%rd2376, %lhs, %rhs;
	}
	xor.b64  	%rd2377, %rd2375, %rd2376;
	xor.b64  	%rd2378, %rd2337, %rd2105;
	and.b64  	%rd2379, %rd2361, %rd2378;
	xor.b64  	%rd2380, %rd2379, %rd2105;
	add.s64 	%rd2381, %rd2155, %rd2081;
	add.s64 	%rd2382, %rd2381, %rd2380;
	add.s64 	%rd2383, %rd2382, %rd2377;
	add.s64 	%rd2384, %rd2383, -1523767162380948706;
	add.s64 	%rd2385, %rd2384, %rd2092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2372, 36;
	shr.b64 	%rhs, %rd2372, 28;
	add.u64 	%rd2386, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2372, 30;
	shr.b64 	%rhs, %rd2372, 34;
	add.u64 	%rd2387, %lhs, %rhs;
	}
	xor.b64  	%rd2388, %rd2386, %rd2387;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2372, 25;
	shr.b64 	%rhs, %rd2372, 39;
	add.u64 	%rd2389, %lhs, %rhs;
	}
	xor.b64  	%rd2390, %rd2388, %rd2389;
	and.b64  	%rd2391, %rd2372, %rd2348;
	xor.b64  	%rd2392, %rd2372, %rd2348;
	and.b64  	%rd2393, %rd2392, %rd2116;
	or.b64  	%rd2394, %rd2393, %rd2391;
	add.s64 	%rd2395, %rd2394, %rd2390;
	add.s64 	%rd2396, %rd2395, %rd2384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2385, 50;
	shr.b64 	%rhs, %rd2385, 14;
	add.u64 	%rd2397, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2385, 46;
	shr.b64 	%rhs, %rd2385, 18;
	add.u64 	%rd2398, %lhs, %rhs;
	}
	xor.b64  	%rd2399, %rd2397, %rd2398;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2385, 23;
	shr.b64 	%rhs, %rd2385, 41;
	add.u64 	%rd2400, %lhs, %rhs;
	}
	xor.b64  	%rd2401, %rd2399, %rd2400;
	xor.b64  	%rd2402, %rd2361, %rd2337;
	and.b64  	%rd2403, %rd2385, %rd2402;
	xor.b64  	%rd2404, %rd2403, %rd2337;
	add.s64 	%rd2405, %rd2168, %rd2105;
	add.s64 	%rd2406, %rd2405, %rd2404;
	add.s64 	%rd2407, %rd2406, %rd2401;
	add.s64 	%rd2408, %rd2407, -757361751448694408;
	add.s64 	%rd2409, %rd2408, %rd2116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2396, 36;
	shr.b64 	%rhs, %rd2396, 28;
	add.u64 	%rd2410, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2396, 30;
	shr.b64 	%rhs, %rd2396, 34;
	add.u64 	%rd2411, %lhs, %rhs;
	}
	xor.b64  	%rd2412, %rd2410, %rd2411;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2396, 25;
	shr.b64 	%rhs, %rd2396, 39;
	add.u64 	%rd2413, %lhs, %rhs;
	}
	xor.b64  	%rd2414, %rd2412, %rd2413;
	and.b64  	%rd2415, %rd2396, %rd2372;
	xor.b64  	%rd2416, %rd2396, %rd2372;
	and.b64  	%rd2417, %rd2416, %rd2348;
	or.b64  	%rd2418, %rd2417, %rd2415;
	add.s64 	%rd2419, %rd2418, %rd2414;
	add.s64 	%rd2420, %rd2419, %rd2408;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2409, 50;
	shr.b64 	%rhs, %rd2409, 14;
	add.u64 	%rd2421, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2409, 46;
	shr.b64 	%rhs, %rd2409, 18;
	add.u64 	%rd2422, %lhs, %rhs;
	}
	xor.b64  	%rd2423, %rd2421, %rd2422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2409, 23;
	shr.b64 	%rhs, %rd2409, 41;
	add.u64 	%rd2424, %lhs, %rhs;
	}
	xor.b64  	%rd2425, %rd2423, %rd2424;
	xor.b64  	%rd2426, %rd2385, %rd2361;
	and.b64  	%rd2427, %rd2409, %rd2426;
	xor.b64  	%rd2428, %rd2427, %rd2361;
	add.s64 	%rd2429, %rd2181, %rd2337;
	add.s64 	%rd2430, %rd2429, %rd2428;
	add.s64 	%rd2431, %rd2430, %rd2425;
	add.s64 	%rd2432, %rd2431, 500013540394364858;
	add.s64 	%rd2433, %rd2432, %rd2348;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2420, 36;
	shr.b64 	%rhs, %rd2420, 28;
	add.u64 	%rd2434, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2420, 30;
	shr.b64 	%rhs, %rd2420, 34;
	add.u64 	%rd2435, %lhs, %rhs;
	}
	xor.b64  	%rd2436, %rd2434, %rd2435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2420, 25;
	shr.b64 	%rhs, %rd2420, 39;
	add.u64 	%rd2437, %lhs, %rhs;
	}
	xor.b64  	%rd2438, %rd2436, %rd2437;
	and.b64  	%rd2439, %rd2420, %rd2396;
	xor.b64  	%rd2440, %rd2420, %rd2396;
	and.b64  	%rd2441, %rd2440, %rd2372;
	or.b64  	%rd2442, %rd2441, %rd2439;
	add.s64 	%rd2443, %rd2442, %rd2438;
	add.s64 	%rd2444, %rd2443, %rd2432;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2433, 50;
	shr.b64 	%rhs, %rd2433, 14;
	add.u64 	%rd2445, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2433, 46;
	shr.b64 	%rhs, %rd2433, 18;
	add.u64 	%rd2446, %lhs, %rhs;
	}
	xor.b64  	%rd2447, %rd2445, %rd2446;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2433, 23;
	shr.b64 	%rhs, %rd2433, 41;
	add.u64 	%rd2448, %lhs, %rhs;
	}
	xor.b64  	%rd2449, %rd2447, %rd2448;
	xor.b64  	%rd2450, %rd2409, %rd2385;
	and.b64  	%rd2451, %rd2433, %rd2450;
	xor.b64  	%rd2452, %rd2451, %rd2385;
	add.s64 	%rd2453, %rd2194, %rd2361;
	add.s64 	%rd2454, %rd2453, %rd2452;
	add.s64 	%rd2455, %rd2454, %rd2449;
	add.s64 	%rd2456, %rd2455, 748580250866718886;
	add.s64 	%rd2457, %rd2456, %rd2372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2444, 36;
	shr.b64 	%rhs, %rd2444, 28;
	add.u64 	%rd2458, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2444, 30;
	shr.b64 	%rhs, %rd2444, 34;
	add.u64 	%rd2459, %lhs, %rhs;
	}
	xor.b64  	%rd2460, %rd2458, %rd2459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2444, 25;
	shr.b64 	%rhs, %rd2444, 39;
	add.u64 	%rd2461, %lhs, %rhs;
	}
	xor.b64  	%rd2462, %rd2460, %rd2461;
	and.b64  	%rd2463, %rd2444, %rd2420;
	xor.b64  	%rd2464, %rd2444, %rd2420;
	and.b64  	%rd2465, %rd2464, %rd2396;
	or.b64  	%rd2466, %rd2465, %rd2463;
	add.s64 	%rd2467, %rd2466, %rd2462;
	add.s64 	%rd2468, %rd2467, %rd2456;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2457, 50;
	shr.b64 	%rhs, %rd2457, 14;
	add.u64 	%rd2469, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2457, 46;
	shr.b64 	%rhs, %rd2457, 18;
	add.u64 	%rd2470, %lhs, %rhs;
	}
	xor.b64  	%rd2471, %rd2469, %rd2470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2457, 23;
	shr.b64 	%rhs, %rd2457, 41;
	add.u64 	%rd2472, %lhs, %rhs;
	}
	xor.b64  	%rd2473, %rd2471, %rd2472;
	xor.b64  	%rd2474, %rd2433, %rd2409;
	and.b64  	%rd2475, %rd2457, %rd2474;
	xor.b64  	%rd2476, %rd2475, %rd2409;
	add.s64 	%rd2477, %rd2207, %rd2385;
	add.s64 	%rd2478, %rd2477, %rd2476;
	add.s64 	%rd2479, %rd2478, %rd2473;
	add.s64 	%rd2480, %rd2479, 1242879168328830382;
	add.s64 	%rd2481, %rd2480, %rd2396;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2468, 36;
	shr.b64 	%rhs, %rd2468, 28;
	add.u64 	%rd2482, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2468, 30;
	shr.b64 	%rhs, %rd2468, 34;
	add.u64 	%rd2483, %lhs, %rhs;
	}
	xor.b64  	%rd2484, %rd2482, %rd2483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2468, 25;
	shr.b64 	%rhs, %rd2468, 39;
	add.u64 	%rd2485, %lhs, %rhs;
	}
	xor.b64  	%rd2486, %rd2484, %rd2485;
	and.b64  	%rd2487, %rd2468, %rd2444;
	xor.b64  	%rd2488, %rd2468, %rd2444;
	and.b64  	%rd2489, %rd2488, %rd2420;
	or.b64  	%rd2490, %rd2489, %rd2487;
	add.s64 	%rd2491, %rd2490, %rd2486;
	add.s64 	%rd2492, %rd2491, %rd2480;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2481, 50;
	shr.b64 	%rhs, %rd2481, 14;
	add.u64 	%rd2493, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2481, 46;
	shr.b64 	%rhs, %rd2481, 18;
	add.u64 	%rd2494, %lhs, %rhs;
	}
	xor.b64  	%rd2495, %rd2493, %rd2494;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2481, 23;
	shr.b64 	%rhs, %rd2481, 41;
	add.u64 	%rd2496, %lhs, %rhs;
	}
	xor.b64  	%rd2497, %rd2495, %rd2496;
	xor.b64  	%rd2498, %rd2457, %rd2433;
	and.b64  	%rd2499, %rd2481, %rd2498;
	xor.b64  	%rd2500, %rd2499, %rd2433;
	add.s64 	%rd2501, %rd2220, %rd2409;
	add.s64 	%rd2502, %rd2501, %rd2500;
	add.s64 	%rd2503, %rd2502, %rd2497;
	add.s64 	%rd2504, %rd2503, 1977374033974150939;
	add.s64 	%rd2505, %rd2504, %rd2420;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2492, 36;
	shr.b64 	%rhs, %rd2492, 28;
	add.u64 	%rd2506, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2492, 30;
	shr.b64 	%rhs, %rd2492, 34;
	add.u64 	%rd2507, %lhs, %rhs;
	}
	xor.b64  	%rd2508, %rd2506, %rd2507;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2492, 25;
	shr.b64 	%rhs, %rd2492, 39;
	add.u64 	%rd2509, %lhs, %rhs;
	}
	xor.b64  	%rd2510, %rd2508, %rd2509;
	and.b64  	%rd2511, %rd2492, %rd2468;
	xor.b64  	%rd2512, %rd2492, %rd2468;
	and.b64  	%rd2513, %rd2512, %rd2444;
	or.b64  	%rd2514, %rd2513, %rd2511;
	add.s64 	%rd2515, %rd2514, %rd2510;
	add.s64 	%rd2516, %rd2515, %rd2504;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2505, 50;
	shr.b64 	%rhs, %rd2505, 14;
	add.u64 	%rd2517, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2505, 46;
	shr.b64 	%rhs, %rd2505, 18;
	add.u64 	%rd2518, %lhs, %rhs;
	}
	xor.b64  	%rd2519, %rd2517, %rd2518;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2505, 23;
	shr.b64 	%rhs, %rd2505, 41;
	add.u64 	%rd2520, %lhs, %rhs;
	}
	xor.b64  	%rd2521, %rd2519, %rd2520;
	xor.b64  	%rd2522, %rd2481, %rd2457;
	and.b64  	%rd2523, %rd2505, %rd2522;
	xor.b64  	%rd2524, %rd2523, %rd2457;
	add.s64 	%rd2525, %rd2233, %rd2433;
	add.s64 	%rd2526, %rd2525, %rd2524;
	add.s64 	%rd2527, %rd2526, %rd2521;
	add.s64 	%rd2528, %rd2527, 2944078676154940804;
	add.s64 	%rd2529, %rd2528, %rd2444;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2516, 36;
	shr.b64 	%rhs, %rd2516, 28;
	add.u64 	%rd2530, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2516, 30;
	shr.b64 	%rhs, %rd2516, 34;
	add.u64 	%rd2531, %lhs, %rhs;
	}
	xor.b64  	%rd2532, %rd2530, %rd2531;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2516, 25;
	shr.b64 	%rhs, %rd2516, 39;
	add.u64 	%rd2533, %lhs, %rhs;
	}
	xor.b64  	%rd2534, %rd2532, %rd2533;
	and.b64  	%rd2535, %rd2516, %rd2492;
	xor.b64  	%rd2536, %rd2516, %rd2492;
	and.b64  	%rd2537, %rd2536, %rd2468;
	or.b64  	%rd2538, %rd2537, %rd2535;
	add.s64 	%rd2539, %rd2538, %rd2534;
	add.s64 	%rd2540, %rd2539, %rd2528;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2529, 50;
	shr.b64 	%rhs, %rd2529, 14;
	add.u64 	%rd2541, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2529, 46;
	shr.b64 	%rhs, %rd2529, 18;
	add.u64 	%rd2542, %lhs, %rhs;
	}
	xor.b64  	%rd2543, %rd2541, %rd2542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2529, 23;
	shr.b64 	%rhs, %rd2529, 41;
	add.u64 	%rd2544, %lhs, %rhs;
	}
	xor.b64  	%rd2545, %rd2543, %rd2544;
	xor.b64  	%rd2546, %rd2505, %rd2481;
	and.b64  	%rd2547, %rd2529, %rd2546;
	xor.b64  	%rd2548, %rd2547, %rd2481;
	add.s64 	%rd2549, %rd2246, %rd2457;
	add.s64 	%rd2550, %rd2549, %rd2548;
	add.s64 	%rd2551, %rd2550, %rd2545;
	add.s64 	%rd2552, %rd2551, 3659926193048069267;
	add.s64 	%rd2553, %rd2552, %rd2468;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2540, 36;
	shr.b64 	%rhs, %rd2540, 28;
	add.u64 	%rd2554, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2540, 30;
	shr.b64 	%rhs, %rd2540, 34;
	add.u64 	%rd2555, %lhs, %rhs;
	}
	xor.b64  	%rd2556, %rd2554, %rd2555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2540, 25;
	shr.b64 	%rhs, %rd2540, 39;
	add.u64 	%rd2557, %lhs, %rhs;
	}
	xor.b64  	%rd2558, %rd2556, %rd2557;
	and.b64  	%rd2559, %rd2540, %rd2516;
	xor.b64  	%rd2560, %rd2540, %rd2516;
	and.b64  	%rd2561, %rd2560, %rd2492;
	or.b64  	%rd2562, %rd2561, %rd2559;
	add.s64 	%rd2563, %rd2562, %rd2558;
	add.s64 	%rd2564, %rd2563, %rd2552;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2553, 50;
	shr.b64 	%rhs, %rd2553, 14;
	add.u64 	%rd2565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2553, 46;
	shr.b64 	%rhs, %rd2553, 18;
	add.u64 	%rd2566, %lhs, %rhs;
	}
	xor.b64  	%rd2567, %rd2565, %rd2566;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2553, 23;
	shr.b64 	%rhs, %rd2553, 41;
	add.u64 	%rd2568, %lhs, %rhs;
	}
	xor.b64  	%rd2569, %rd2567, %rd2568;
	xor.b64  	%rd2570, %rd2529, %rd2505;
	and.b64  	%rd2571, %rd2553, %rd2570;
	xor.b64  	%rd2572, %rd2571, %rd2505;
	add.s64 	%rd2573, %rd2259, %rd2481;
	add.s64 	%rd2574, %rd2573, %rd2572;
	add.s64 	%rd2575, %rd2574, %rd2569;
	add.s64 	%rd2576, %rd2575, 4368137639120453308;
	add.s64 	%rd2577, %rd2576, %rd2492;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2564, 36;
	shr.b64 	%rhs, %rd2564, 28;
	add.u64 	%rd2578, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2564, 30;
	shr.b64 	%rhs, %rd2564, 34;
	add.u64 	%rd2579, %lhs, %rhs;
	}
	xor.b64  	%rd2580, %rd2578, %rd2579;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2564, 25;
	shr.b64 	%rhs, %rd2564, 39;
	add.u64 	%rd2581, %lhs, %rhs;
	}
	xor.b64  	%rd2582, %rd2580, %rd2581;
	and.b64  	%rd2583, %rd2564, %rd2540;
	xor.b64  	%rd2584, %rd2564, %rd2540;
	and.b64  	%rd2585, %rd2584, %rd2516;
	or.b64  	%rd2586, %rd2585, %rd2583;
	add.s64 	%rd2587, %rd2586, %rd2582;
	add.s64 	%rd2588, %rd2587, %rd2576;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2577, 50;
	shr.b64 	%rhs, %rd2577, 14;
	add.u64 	%rd2589, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2577, 46;
	shr.b64 	%rhs, %rd2577, 18;
	add.u64 	%rd2590, %lhs, %rhs;
	}
	xor.b64  	%rd2591, %rd2589, %rd2590;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2577, 23;
	shr.b64 	%rhs, %rd2577, 41;
	add.u64 	%rd2592, %lhs, %rhs;
	}
	xor.b64  	%rd2593, %rd2591, %rd2592;
	xor.b64  	%rd2594, %rd2553, %rd2529;
	and.b64  	%rd2595, %rd2577, %rd2594;
	xor.b64  	%rd2596, %rd2595, %rd2529;
	add.s64 	%rd2597, %rd2272, %rd2505;
	add.s64 	%rd2598, %rd2597, %rd2596;
	add.s64 	%rd2599, %rd2598, %rd2593;
	add.s64 	%rd2600, %rd2599, 4836135668995329356;
	add.s64 	%rd2601, %rd2600, %rd2516;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2588, 36;
	shr.b64 	%rhs, %rd2588, 28;
	add.u64 	%rd2602, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2588, 30;
	shr.b64 	%rhs, %rd2588, 34;
	add.u64 	%rd2603, %lhs, %rhs;
	}
	xor.b64  	%rd2604, %rd2602, %rd2603;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2588, 25;
	shr.b64 	%rhs, %rd2588, 39;
	add.u64 	%rd2605, %lhs, %rhs;
	}
	xor.b64  	%rd2606, %rd2604, %rd2605;
	and.b64  	%rd2607, %rd2588, %rd2564;
	xor.b64  	%rd2608, %rd2588, %rd2564;
	and.b64  	%rd2609, %rd2608, %rd2540;
	or.b64  	%rd2610, %rd2609, %rd2607;
	add.s64 	%rd2611, %rd2610, %rd2606;
	add.s64 	%rd2612, %rd2611, %rd2600;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2601, 50;
	shr.b64 	%rhs, %rd2601, 14;
	add.u64 	%rd2613, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2601, 46;
	shr.b64 	%rhs, %rd2601, 18;
	add.u64 	%rd2614, %lhs, %rhs;
	}
	xor.b64  	%rd2615, %rd2613, %rd2614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2601, 23;
	shr.b64 	%rhs, %rd2601, 41;
	add.u64 	%rd2616, %lhs, %rhs;
	}
	xor.b64  	%rd2617, %rd2615, %rd2616;
	xor.b64  	%rd2618, %rd2577, %rd2553;
	and.b64  	%rd2619, %rd2601, %rd2618;
	xor.b64  	%rd2620, %rd2619, %rd2553;
	add.s64 	%rd2621, %rd2285, %rd2529;
	add.s64 	%rd2622, %rd2621, %rd2620;
	add.s64 	%rd2623, %rd2622, %rd2617;
	add.s64 	%rd2624, %rd2623, 5532061633213252278;
	add.s64 	%rd2625, %rd2624, %rd2540;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2612, 36;
	shr.b64 	%rhs, %rd2612, 28;
	add.u64 	%rd2626, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2612, 30;
	shr.b64 	%rhs, %rd2612, 34;
	add.u64 	%rd2627, %lhs, %rhs;
	}
	xor.b64  	%rd2628, %rd2626, %rd2627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2612, 25;
	shr.b64 	%rhs, %rd2612, 39;
	add.u64 	%rd2629, %lhs, %rhs;
	}
	xor.b64  	%rd2630, %rd2628, %rd2629;
	and.b64  	%rd2631, %rd2612, %rd2588;
	xor.b64  	%rd2632, %rd2612, %rd2588;
	and.b64  	%rd2633, %rd2632, %rd2564;
	or.b64  	%rd2634, %rd2633, %rd2631;
	add.s64 	%rd2635, %rd2634, %rd2630;
	add.s64 	%rd2636, %rd2635, %rd2624;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2625, 50;
	shr.b64 	%rhs, %rd2625, 14;
	add.u64 	%rd2637, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2625, 46;
	shr.b64 	%rhs, %rd2625, 18;
	add.u64 	%rd2638, %lhs, %rhs;
	}
	xor.b64  	%rd2639, %rd2637, %rd2638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2625, 23;
	shr.b64 	%rhs, %rd2625, 41;
	add.u64 	%rd2640, %lhs, %rhs;
	}
	xor.b64  	%rd2641, %rd2639, %rd2640;
	xor.b64  	%rd2642, %rd2601, %rd2577;
	and.b64  	%rd2643, %rd2625, %rd2642;
	xor.b64  	%rd2644, %rd2643, %rd2577;
	add.s64 	%rd2645, %rd2298, %rd2553;
	add.s64 	%rd2646, %rd2645, %rd2644;
	add.s64 	%rd2647, %rd2646, %rd2641;
	add.s64 	%rd2648, %rd2647, 6448918945643986474;
	add.s64 	%rd2649, %rd2648, %rd2564;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2636, 36;
	shr.b64 	%rhs, %rd2636, 28;
	add.u64 	%rd2650, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2636, 30;
	shr.b64 	%rhs, %rd2636, 34;
	add.u64 	%rd2651, %lhs, %rhs;
	}
	xor.b64  	%rd2652, %rd2650, %rd2651;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2636, 25;
	shr.b64 	%rhs, %rd2636, 39;
	add.u64 	%rd2653, %lhs, %rhs;
	}
	xor.b64  	%rd2654, %rd2652, %rd2653;
	and.b64  	%rd2655, %rd2636, %rd2612;
	xor.b64  	%rd2656, %rd2636, %rd2612;
	and.b64  	%rd2657, %rd2656, %rd2588;
	or.b64  	%rd2658, %rd2657, %rd2655;
	add.s64 	%rd2659, %rd2658, %rd2654;
	add.s64 	%rd2660, %rd2659, %rd2648;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2649, 50;
	shr.b64 	%rhs, %rd2649, 14;
	add.u64 	%rd2661, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2649, 46;
	shr.b64 	%rhs, %rd2649, 18;
	add.u64 	%rd2662, %lhs, %rhs;
	}
	xor.b64  	%rd2663, %rd2661, %rd2662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2649, 23;
	shr.b64 	%rhs, %rd2649, 41;
	add.u64 	%rd2664, %lhs, %rhs;
	}
	xor.b64  	%rd2665, %rd2663, %rd2664;
	xor.b64  	%rd2666, %rd2625, %rd2601;
	and.b64  	%rd2667, %rd2649, %rd2666;
	xor.b64  	%rd2668, %rd2667, %rd2601;
	add.s64 	%rd2669, %rd2311, %rd2577;
	add.s64 	%rd2670, %rd2669, %rd2668;
	add.s64 	%rd2671, %rd2670, %rd2665;
	add.s64 	%rd2672, %rd2671, 6902733635092675308;
	add.s64 	%rd2673, %rd2672, %rd2588;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2660, 36;
	shr.b64 	%rhs, %rd2660, 28;
	add.u64 	%rd2674, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2660, 30;
	shr.b64 	%rhs, %rd2660, 34;
	add.u64 	%rd2675, %lhs, %rhs;
	}
	xor.b64  	%rd2676, %rd2674, %rd2675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2660, 25;
	shr.b64 	%rhs, %rd2660, 39;
	add.u64 	%rd2677, %lhs, %rhs;
	}
	xor.b64  	%rd2678, %rd2676, %rd2677;
	and.b64  	%rd2679, %rd2660, %rd2636;
	xor.b64  	%rd2680, %rd2660, %rd2636;
	and.b64  	%rd2681, %rd2680, %rd2612;
	or.b64  	%rd2682, %rd2681, %rd2679;
	add.s64 	%rd2683, %rd2682, %rd2678;
	add.s64 	%rd2684, %rd2683, %rd2672;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2673, 50;
	shr.b64 	%rhs, %rd2673, 14;
	add.u64 	%rd2685, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2673, 46;
	shr.b64 	%rhs, %rd2673, 18;
	add.u64 	%rd2686, %lhs, %rhs;
	}
	xor.b64  	%rd2687, %rd2685, %rd2686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2673, 23;
	shr.b64 	%rhs, %rd2673, 41;
	add.u64 	%rd2688, %lhs, %rhs;
	}
	xor.b64  	%rd2689, %rd2687, %rd2688;
	xor.b64  	%rd2690, %rd2649, %rd2625;
	and.b64  	%rd2691, %rd2673, %rd2690;
	xor.b64  	%rd2692, %rd2691, %rd2625;
	add.s64 	%rd2693, %rd2324, %rd2601;
	add.s64 	%rd2694, %rd2693, %rd2692;
	add.s64 	%rd2695, %rd2694, %rd2689;
	add.s64 	%rd2696, %rd2695, 7801388544844847127;
	add.s64 	%rd2697, %rd2696, %rd2612;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2684, 36;
	shr.b64 	%rhs, %rd2684, 28;
	add.u64 	%rd2698, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2684, 30;
	shr.b64 	%rhs, %rd2684, 34;
	add.u64 	%rd2699, %lhs, %rhs;
	}
	xor.b64  	%rd2700, %rd2698, %rd2699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2684, 25;
	shr.b64 	%rhs, %rd2684, 39;
	add.u64 	%rd2701, %lhs, %rhs;
	}
	xor.b64  	%rd2702, %rd2700, %rd2701;
	and.b64  	%rd2703, %rd2684, %rd2660;
	xor.b64  	%rd2704, %rd2684, %rd2660;
	and.b64  	%rd2705, %rd2704, %rd2636;
	or.b64  	%rd2706, %rd2705, %rd2703;
	add.s64 	%rd2707, %rd2706, %rd2702;
	add.s64 	%rd2708, %rd2707, %rd2696;
	add.s64 	%rd2717, %rd2708, 7640891576956012808;
	add.s64 	%rd2718, %rd2684, -4942790177534073029;
	add.s64 	%rd2719, %rd2660, 4354685564936845355;
	add.s64 	%rd2720, %rd2636, -6534734903238641935;
	add.s64 	%rd2721, %rd2697, 5840696475078001361;
	add.s64 	%rd2722, %rd2673, -7276294671716946913;
	add.s64 	%rd2723, %rd2649, 2270897969802886507;
	add.s64 	%rd2724, %rd2625, 6620516959819538809;
	add.s32 	%r34, %r34, 1;
	ld.global.u32 	%r33, [%rd16+-4];
	add.s32 	%r35, %r35, 1;
	setp.lt.u32 	%p3, %r35, %r33;
	@%p3 bra 	$L__BB3_3;

$L__BB3_4:
	st.global.u64 	[%rd3], %rd2717;
	st.global.u64 	[%rd3+8], %rd2718;
	st.global.u64 	[%rd3+16], %rd2719;
	st.global.u64 	[%rd3+24], %rd2720;
	st.global.u64 	[%rd3+32], %rd2721;
	st.global.u64 	[%rd3+40], %rd2722;
	st.global.u64 	[%rd3+48], %rd2723;
	st.global.u64 	[%rd3+56], %rd2724;

$L__BB3_5:
	ret;

}
	// .globl	m09600_comp
.entry m09600_comp(
	.param .u64 .ptr .global .align 4 m09600_comp_param_0,
	.param .u64 .ptr .global .align 4 m09600_comp_param_1,
	.param .u64 .ptr .global .align 4 m09600_comp_param_2,
	.param .u64 .ptr .const .align 4 m09600_comp_param_3,
	.param .u64 .ptr .global .align 8 m09600_comp_param_4,
	.param .u64 .ptr .global .align 1 m09600_comp_param_5,
	.param .u64 .ptr .global .align 4 m09600_comp_param_6,
	.param .u64 .ptr .global .align 4 m09600_comp_param_7,
	.param .u64 .ptr .global .align 4 m09600_comp_param_8,
	.param .u64 .ptr .global .align 4 m09600_comp_param_9,
	.param .u64 .ptr .global .align 4 m09600_comp_param_10,
	.param .u64 .ptr .global .align 4 m09600_comp_param_11,
	.param .u64 .ptr .global .align 4 m09600_comp_param_12,
	.param .u64 .ptr .global .align 4 m09600_comp_param_13,
	.param .u64 .ptr .global .align 8 m09600_comp_param_14,
	.param .u64 .ptr .global .align 4 m09600_comp_param_15,
	.param .u64 .ptr .global .align 4 m09600_comp_param_16,
	.param .u64 .ptr .global .align 4 m09600_comp_param_17,
	.param .u64 .ptr .global .align 4 m09600_comp_param_18,
	.param .u64 .ptr .global .align 4 m09600_comp_param_19,
	.param .u64 .ptr .global .align 1 m09600_comp_param_20,
	.param .u64 .ptr .global .align 1 m09600_comp_param_21,
	.param .u64 .ptr .global .align 1 m09600_comp_param_22,
	.param .u64 .ptr .global .align 1 m09600_comp_param_23,
	.param .u64 .ptr .global .align 8 m09600_comp_param_24
)
{
	.local .align 16 .b8 	__local_depot4[352];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<59>;
	.reg .b32 	%r<3579>;
	.reg .b64 	%rd<16658>;
	// demoted variable
	.shared .align 4 .b8 m09600_comp_$_s_td0[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp_$_s_td1[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp_$_s_td2[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp_$_s_td3[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp_$_s_td4[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp_$_s_te0[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp_$_s_te1[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp_$_s_te2[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp_$_s_te3[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp_$_s_te4[1024];

	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd77, [m09600_comp_param_4];
	ld.param.u64 	%rd92, [m09600_comp_param_24];
	add.u64 	%rd93, %SP, 16;
	add.u64 	%rd1, %SPL, 16;
	add.u64 	%rd94, %SP, 32;
	add.u64 	%rd2, %SPL, 32;
	add.u64 	%rd95, %SP, 48;
	add.u64 	%rd3, %SPL, 48;
	add.u64 	%rd96, %SP, 64;
	add.u64 	%rd4, %SPL, 64;
	add.u64 	%rd97, %SP, 80;
	add.u64 	%rd5, %SPL, 80;
	add.u64 	%rd98, %SP, 96;
	add.u64 	%rd6, %SPL, 96;
	add.u64 	%rd99, %SP, 112;
	add.u64 	%rd7, %SPL, 112;
	add.u64 	%rd100, %SP, 128;
	add.u64 	%rd8, %SPL, 128;
	add.u64 	%rd101, %SP, 144;
	add.u64 	%rd9, %SPL, 144;
	mov.u32 	%r157, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %tid.x;
	mov.b32 	%r158, %envreg3;
	add.s32 	%r159, %r2, %r158;
	mad.lo.s32 	%r160, %r1, %r157, %r159;
	cvt.s64.s32 	%rd10, %r160;
	setp.gt.u32 	%p2, %r2, 255;
	@%p2 bra 	$L__BB4_3;

	cvt.s64.s32 	%rd16641, %r2;
	cvt.s64.s32 	%rd12, %r1;

$L__BB4_2:
	and.b64  	%rd102, %rd16641, 4294967295;
	shl.b64 	%rd103, %rd16641, 2;
	and.b64  	%rd104, %rd103, 17179869180;
	mov.u64 	%rd105, td0;
	add.s64 	%rd106, %rd105, %rd104;
	ld.const.u32 	%r161, [%rd106];
	mov.u64 	%rd107, m09600_comp_$_s_td0;
	add.s64 	%rd108, %rd107, %rd104;
	st.shared.u32 	[%rd108], %r161;
	mov.u64 	%rd109, td1;
	add.s64 	%rd110, %rd109, %rd104;
	ld.const.u32 	%r162, [%rd110];
	mov.u64 	%rd111, m09600_comp_$_s_td1;
	add.s64 	%rd112, %rd111, %rd104;
	st.shared.u32 	[%rd112], %r162;
	mov.u64 	%rd113, td2;
	add.s64 	%rd114, %rd113, %rd104;
	ld.const.u32 	%r163, [%rd114];
	mov.u64 	%rd115, m09600_comp_$_s_td2;
	add.s64 	%rd116, %rd115, %rd104;
	st.shared.u32 	[%rd116], %r163;
	mov.u64 	%rd117, td3;
	add.s64 	%rd118, %rd117, %rd104;
	ld.const.u32 	%r164, [%rd118];
	mov.u64 	%rd119, m09600_comp_$_s_td3;
	add.s64 	%rd120, %rd119, %rd104;
	st.shared.u32 	[%rd120], %r164;
	mov.u64 	%rd121, td4;
	add.s64 	%rd122, %rd121, %rd104;
	ld.const.u32 	%r165, [%rd122];
	mov.u64 	%rd123, m09600_comp_$_s_td4;
	add.s64 	%rd124, %rd123, %rd104;
	st.shared.u32 	[%rd124], %r165;
	mov.u64 	%rd125, te0;
	add.s64 	%rd126, %rd125, %rd104;
	ld.const.u32 	%r166, [%rd126];
	mov.u64 	%rd127, m09600_comp_$_s_te0;
	add.s64 	%rd128, %rd127, %rd104;
	st.shared.u32 	[%rd128], %r166;
	mov.u64 	%rd129, te1;
	add.s64 	%rd130, %rd129, %rd104;
	ld.const.u32 	%r167, [%rd130];
	mov.u64 	%rd131, m09600_comp_$_s_te1;
	add.s64 	%rd132, %rd131, %rd104;
	st.shared.u32 	[%rd132], %r167;
	mov.u64 	%rd133, te2;
	add.s64 	%rd134, %rd133, %rd104;
	ld.const.u32 	%r168, [%rd134];
	mov.u64 	%rd135, m09600_comp_$_s_te2;
	add.s64 	%rd136, %rd135, %rd104;
	st.shared.u32 	[%rd136], %r168;
	mov.u64 	%rd137, te3;
	add.s64 	%rd138, %rd137, %rd104;
	ld.const.u32 	%r169, [%rd138];
	mov.u64 	%rd139, m09600_comp_$_s_te3;
	add.s64 	%rd140, %rd139, %rd104;
	st.shared.u32 	[%rd140], %r169;
	mov.u64 	%rd141, te4;
	add.s64 	%rd142, %rd141, %rd104;
	ld.const.u32 	%r170, [%rd142];
	mov.u64 	%rd143, m09600_comp_$_s_te4;
	add.s64 	%rd144, %rd143, %rd104;
	st.shared.u32 	[%rd144], %r170;
	add.s64 	%rd16641, %rd102, %rd12;
	cvt.u32.u64 	%r171, %rd16641;
	setp.lt.u32 	%p3, %r171, 256;
	@%p3 bra 	$L__BB4_2;

$L__BB4_3:
	bar.sync 	0;
	ld.global.u64 	%rd145, [%rd92+56];
	setp.le.u64 	%p4, %rd145, %rd10;
	@%p4 bra 	$L__BB4_33;

	shl.b64 	%rd149, %rd10, 6;
	add.s64 	%rd150, %rd77, %rd149;
	ld.global.v2.u32 	{%r172, %r173}, [%rd150];
	mov.u64 	%rd151, 0;
	ld.global.v2.u32 	{%r174, %r175}, [%rd150+8];
	ld.global.v2.u32 	{%r176, %r177}, [%rd150+16];
	ld.global.v2.u32 	{%r178, %r179}, [%rd150+24];
	ld.global.v2.u32 	{%r180, %r181}, [%rd150+32];
	ld.global.v2.u32 	{%r182, %r183}, [%rd150+40];
	ld.global.v2.u32 	{%r184, %r185}, [%rd150+48];
	ld.global.v2.u32 	{%r186, %r187}, [%rd150+56];
	st.local.v4.u32 	[%rd1], {%r173, %r172, %r175, %r174};
	st.local.v4.u32 	[%rd2], {%r177, %r176, %r179, %r178};
	st.local.v4.u32 	[%rd3], {%r181, %r180, %r183, %r182};
	st.local.v4.u32 	[%rd4], {%r185, %r184, %r187, %r186};
	mov.u32 	%r204, 994811513;
	mov.u32 	%r205, -22556042;
	mov.u32 	%r206, 0;
	st.local.v4.u32 	[%rd5], {%r205, %r204, %r206, %r206};
	st.local.v4.u32 	[%rd6], {%r206, %r206, %r206, %r206};
	st.local.v4.u32 	[%rd7], {%r206, %r206, %r206, %r206};
	st.local.v4.u32 	[%rd8], {%r206, %r206, %r206, %r206};
	mov.u64 	%rd152, 7640891576956012808;
	st.local.u64 	[%rd9], %rd152;
	mov.u64 	%rd153, -4942790177534073029;
	st.local.u64 	[%rd9+8], %rd153;
	mov.u64 	%rd154, 4354685564936845355;
	st.local.u64 	[%rd9+16], %rd154;
	mov.u64 	%rd155, -6534734903238641935;
	st.local.u64 	[%rd9+24], %rd155;
	mov.u64 	%rd156, 5840696475078001361;
	st.local.u64 	[%rd9+32], %rd156;
	mov.u64 	%rd157, -7276294671716946913;
	st.local.u64 	[%rd9+40], %rd157;
	mov.u64 	%rd158, 2270897969802886507;
	st.local.u64 	[%rd9+48], %rd158;
	mov.u64 	%rd159, 6620516959819538809;
	st.local.u64 	[%rd9+56], %rd159;
	mov.u32 	%r207, 72;
	st.local.u32 	[%rd9+192], %r207;
	st.local.v2.u32 	[%rd9+64], {%r173, %r172};
	st.local.v2.u32 	[%rd9+72], {%r175, %r174};
	st.local.v2.u32 	[%rd9+80], {%r177, %r176};
	st.local.v2.u32 	[%rd9+88], {%r179, %r178};
	st.local.v2.u32 	[%rd9+96], {%r181, %r180};
	st.local.v2.u32 	[%rd9+104], {%r183, %r182};
	st.local.v2.u32 	[%rd9+112], {%r185, %r184};
	st.local.v2.u32 	[%rd9+120], {%r187, %r186};
	st.local.v2.u32 	[%rd9+128], {%r205, %r204};
	mov.u32 	%r208, -2147483648;
	st.local.v2.u32 	[%rd9+136], {%r208, %r206};
	st.local.v2.u32 	[%rd9+144], {%r206, %r206};
	st.local.v2.u32 	[%rd9+152], {%r206, %r206};
	st.local.v2.u32 	[%rd9+160], {%r206, %r206};
	st.local.v2.u32 	[%rd9+168], {%r206, %r206};
	st.local.v2.u32 	[%rd9+176], {%r206, %r206};
	st.local.v2.u32 	[%rd9+184], {%r206, %r206};
	mov.b64 	%rd160, {%r172, %r173};
	mov.b64 	%rd161, {%r174, %r175};
	mov.b64 	%rd162, {%r176, %r177};
	mov.b64 	%rd163, {%r178, %r179};
	mov.b64 	%rd164, {%r180, %r181};
	mov.b64 	%rd165, {%r182, %r183};
	mov.b64 	%rd166, {%r184, %r185};
	mov.b64 	%rd167, {%r186, %r187};
	add.s64 	%rd168, %rd160, %rd164;
	add.s64 	%rd169, %rd160, -619070450773450863;
	add.s64 	%rd170, %rd160, -7688371097418539531;
	and.b64  	%rd171, %rd169, -3887949035690463538;
	xor.b64  	%rd172, %rd171, -7276294671716946913;
	add.s64 	%rd173, %rd161, %rd172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd169, 50;
	shr.b64 	%rhs, %rd169, 14;
	add.u64 	%rd174, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd169, 46;
	shr.b64 	%rhs, %rd169, 18;
	add.u64 	%rd175, %lhs, %rhs;
	}
	xor.b64  	%rd176, %rd174, %rd175;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd169, 23;
	shr.b64 	%rhs, %rd169, 41;
	add.u64 	%rd177, %lhs, %rhs;
	}
	xor.b64  	%rd178, %rd176, %rd177;
	add.s64 	%rd179, %rd173, %rd178;
	add.s64 	%rd180, %rd179, -8017781463737883848;
	add.s64 	%rd181, %rd179, -3663095898801038493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd170, 36;
	shr.b64 	%rhs, %rd170, 28;
	add.u64 	%rd182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd170, 30;
	shr.b64 	%rhs, %rd170, 34;
	add.u64 	%rd183, %lhs, %rhs;
	}
	xor.b64  	%rd184, %rd182, %rd183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd170, 25;
	shr.b64 	%rhs, %rd170, 39;
	add.u64 	%rd185, %lhs, %rhs;
	}
	xor.b64  	%rd186, %rd184, %rd185;
	and.b64  	%rd187, %rd170, 7640891576956012808;
	and.b64  	%rd188, %rd170, -4942790177534073029;
	xor.b64  	%rd189, %rd188, 3026882967131160840;
	or.b64  	%rd190, %rd189, %rd187;
	add.s64 	%rd191, %rd190, %rd186;
	add.s64 	%rd192, %rd191, %rd180;
	xor.b64  	%rd193, %rd169, 5840696475078001361;
	and.b64  	%rd194, %rd181, %rd193;
	xor.b64  	%rd195, %rd194, 5840696475078001361;
	add.s64 	%rd196, %rd162, %rd195;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd181, 50;
	shr.b64 	%rhs, %rd181, 14;
	add.u64 	%rd197, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd181, 46;
	shr.b64 	%rhs, %rd181, 18;
	add.u64 	%rd198, %lhs, %rhs;
	}
	xor.b64  	%rd199, %rd197, %rd198;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd181, 23;
	shr.b64 	%rhs, %rd181, 41;
	add.u64 	%rd200, %lhs, %rhs;
	}
	xor.b64  	%rd201, %rd199, %rd200;
	add.s64 	%rd202, %rd196, %rd201;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd192, 36;
	shr.b64 	%rhs, %rd192, 28;
	add.u64 	%rd203, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd192, 30;
	shr.b64 	%rhs, %rd192, 34;
	add.u64 	%rd204, %lhs, %rhs;
	}
	xor.b64  	%rd205, %rd203, %rd204;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd192, 25;
	shr.b64 	%rhs, %rd192, 39;
	add.u64 	%rd206, %lhs, %rhs;
	}
	xor.b64  	%rd207, %rd205, %rd206;
	and.b64  	%rd208, %rd192, %rd170;
	xor.b64  	%rd209, %rd192, %rd170;
	and.b64  	%rd210, %rd209, 7640891576956012808;
	or.b64  	%rd211, %rd210, %rd208;
	add.s64 	%rd212, %rd211, %rd207;
	add.s64 	%rd213, %rd212, %rd202;
	add.s64 	%rd214, %rd202, 877659737583668873;
	add.s64 	%rd215, %rd213, 5820449915117741902;
	xor.b64  	%rd216, %rd181, %rd169;
	and.b64  	%rd217, %rd214, %rd216;
	xor.b64  	%rd218, %rd217, %rd169;
	add.s64 	%rd219, %rd163, %rd218;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd214, 50;
	shr.b64 	%rhs, %rd214, 14;
	add.u64 	%rd220, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd214, 46;
	shr.b64 	%rhs, %rd214, 18;
	add.u64 	%rd221, %lhs, %rhs;
	}
	xor.b64  	%rd222, %rd220, %rd221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd214, 23;
	shr.b64 	%rhs, %rd214, 41;
	add.u64 	%rd223, %lhs, %rhs;
	}
	xor.b64  	%rd224, %rd222, %rd223;
	add.s64 	%rd225, %rd219, %rd224;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd215, 36;
	shr.b64 	%rhs, %rd215, 28;
	add.u64 	%rd226, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd215, 30;
	shr.b64 	%rhs, %rd215, 34;
	add.u64 	%rd227, %lhs, %rhs;
	}
	xor.b64  	%rd228, %rd226, %rd227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd215, 25;
	shr.b64 	%rhs, %rd215, 39;
	add.u64 	%rd229, %lhs, %rhs;
	}
	xor.b64  	%rd230, %rd228, %rd229;
	and.b64  	%rd231, %rd215, %rd192;
	xor.b64  	%rd232, %rd215, %rd192;
	and.b64  	%rd233, %rd232, %rd170;
	or.b64  	%rd234, %rd233, %rd231;
	add.s64 	%rd235, %rd234, %rd230;
	add.s64 	%rd236, %rd235, %rd225;
	add.s64 	%rd237, %rd225, -6571292209873868907;
	add.s64 	%rd238, %rd236, 4234560286879669901;
	xor.b64  	%rd239, %rd214, %rd181;
	and.b64  	%rd240, %rd237, %rd239;
	xor.b64  	%rd241, %rd240, %rd181;
	add.s64 	%rd242, %rd168, %rd241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd237, 50;
	shr.b64 	%rhs, %rd237, 14;
	add.u64 	%rd243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd237, 46;
	shr.b64 	%rhs, %rd237, 18;
	add.u64 	%rd244, %lhs, %rhs;
	}
	xor.b64  	%rd245, %rd243, %rd244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd237, 23;
	shr.b64 	%rhs, %rd237, 41;
	add.u64 	%rd246, %lhs, %rhs;
	}
	xor.b64  	%rd247, %rd245, %rd246;
	add.s64 	%rd248, %rd242, %rd247;
	add.s64 	%rd249, %rd248, 3512632957564998857;
	add.s64 	%rd250, %rd249, %rd170;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd238, 36;
	shr.b64 	%rhs, %rd238, 28;
	add.u64 	%rd251, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd238, 30;
	shr.b64 	%rhs, %rd238, 34;
	add.u64 	%rd252, %lhs, %rhs;
	}
	xor.b64  	%rd253, %rd251, %rd252;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd238, 25;
	shr.b64 	%rhs, %rd238, 39;
	add.u64 	%rd254, %lhs, %rhs;
	}
	xor.b64  	%rd255, %rd253, %rd254;
	and.b64  	%rd256, %rd238, %rd215;
	xor.b64  	%rd257, %rd238, %rd215;
	and.b64  	%rd258, %rd257, %rd192;
	or.b64  	%rd259, %rd258, %rd256;
	add.s64 	%rd260, %rd259, %rd255;
	add.s64 	%rd261, %rd260, %rd249;
	add.s64 	%rd262, %rd180, %rd165;
	xor.b64  	%rd263, %rd237, %rd214;
	and.b64  	%rd264, %rd250, %rd263;
	xor.b64  	%rd265, %rd264, %rd214;
	add.s64 	%rd266, %rd262, %rd265;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd250, 50;
	shr.b64 	%rhs, %rd250, 14;
	add.u64 	%rd267, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd250, 46;
	shr.b64 	%rhs, %rd250, 18;
	add.u64 	%rd268, %lhs, %rhs;
	}
	xor.b64  	%rd269, %rd267, %rd268;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd250, 23;
	shr.b64 	%rhs, %rd250, 41;
	add.u64 	%rd270, %lhs, %rhs;
	}
	xor.b64  	%rd271, %rd269, %rd270;
	add.s64 	%rd272, %rd266, %rd271;
	add.s64 	%rd273, %rd272, -7611077440171227068;
	add.s64 	%rd274, %rd273, %rd192;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd261, 36;
	shr.b64 	%rhs, %rd261, 28;
	add.u64 	%rd275, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd261, 30;
	shr.b64 	%rhs, %rd261, 34;
	add.u64 	%rd276, %lhs, %rhs;
	}
	xor.b64  	%rd277, %rd275, %rd276;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd261, 25;
	shr.b64 	%rhs, %rd261, 39;
	add.u64 	%rd278, %lhs, %rhs;
	}
	xor.b64  	%rd279, %rd277, %rd278;
	and.b64  	%rd280, %rd261, %rd238;
	xor.b64  	%rd281, %rd261, %rd238;
	and.b64  	%rd282, %rd281, %rd215;
	or.b64  	%rd283, %rd282, %rd280;
	add.s64 	%rd284, %rd283, %rd279;
	add.s64 	%rd285, %rd284, %rd273;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd274, 50;
	shr.b64 	%rhs, %rd274, 14;
	add.u64 	%rd286, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd274, 46;
	shr.b64 	%rhs, %rd274, 18;
	add.u64 	%rd287, %lhs, %rhs;
	}
	xor.b64  	%rd288, %rd286, %rd287;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd274, 23;
	shr.b64 	%rhs, %rd274, 41;
	add.u64 	%rd289, %lhs, %rhs;
	}
	xor.b64  	%rd290, %rd288, %rd289;
	xor.b64  	%rd291, %rd250, %rd237;
	and.b64  	%rd292, %rd274, %rd291;
	xor.b64  	%rd293, %rd292, %rd237;
	add.s64 	%rd294, %rd166, %rd214;
	add.s64 	%rd295, %rd294, %rd293;
	add.s64 	%rd296, %rd295, %rd290;
	add.s64 	%rd297, %rd296, -7908458776815382629;
	add.s64 	%rd298, %rd297, %rd215;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd285, 36;
	shr.b64 	%rhs, %rd285, 28;
	add.u64 	%rd299, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd285, 30;
	shr.b64 	%rhs, %rd285, 34;
	add.u64 	%rd300, %lhs, %rhs;
	}
	xor.b64  	%rd301, %rd299, %rd300;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd285, 25;
	shr.b64 	%rhs, %rd285, 39;
	add.u64 	%rd302, %lhs, %rhs;
	}
	xor.b64  	%rd303, %rd301, %rd302;
	and.b64  	%rd304, %rd285, %rd261;
	xor.b64  	%rd305, %rd285, %rd261;
	and.b64  	%rd306, %rd305, %rd238;
	or.b64  	%rd307, %rd306, %rd304;
	add.s64 	%rd308, %rd307, %rd303;
	add.s64 	%rd309, %rd308, %rd297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd298, 50;
	shr.b64 	%rhs, %rd298, 14;
	add.u64 	%rd310, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd298, 46;
	shr.b64 	%rhs, %rd298, 18;
	add.u64 	%rd311, %lhs, %rhs;
	}
	xor.b64  	%rd312, %rd310, %rd311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd298, 23;
	shr.b64 	%rhs, %rd298, 41;
	add.u64 	%rd313, %lhs, %rhs;
	}
	xor.b64  	%rd314, %rd312, %rd313;
	xor.b64  	%rd315, %rd274, %rd250;
	and.b64  	%rd316, %rd298, %rd315;
	xor.b64  	%rd317, %rd316, %rd250;
	add.s64 	%rd318, %rd167, %rd237;
	add.s64 	%rd319, %rd318, %rd317;
	add.s64 	%rd320, %rd319, %rd314;
	add.s64 	%rd321, %rd320, -6116909921290321640;
	add.s64 	%rd322, %rd321, %rd238;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd309, 36;
	shr.b64 	%rhs, %rd309, 28;
	add.u64 	%rd323, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd309, 30;
	shr.b64 	%rhs, %rd309, 34;
	add.u64 	%rd324, %lhs, %rhs;
	}
	xor.b64  	%rd325, %rd323, %rd324;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd309, 25;
	shr.b64 	%rhs, %rd309, 39;
	add.u64 	%rd326, %lhs, %rhs;
	}
	xor.b64  	%rd327, %rd325, %rd326;
	and.b64  	%rd328, %rd309, %rd285;
	xor.b64  	%rd329, %rd309, %rd285;
	and.b64  	%rd330, %rd329, %rd261;
	or.b64  	%rd331, %rd330, %rd328;
	add.s64 	%rd332, %rd331, %rd327;
	add.s64 	%rd333, %rd332, %rd321;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd322, 50;
	shr.b64 	%rhs, %rd322, 14;
	add.u64 	%rd334, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd322, 46;
	shr.b64 	%rhs, %rd322, 18;
	add.u64 	%rd335, %lhs, %rhs;
	}
	xor.b64  	%rd336, %rd334, %rd335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd322, 23;
	shr.b64 	%rhs, %rd322, 41;
	add.u64 	%rd337, %lhs, %rhs;
	}
	xor.b64  	%rd338, %rd336, %rd337;
	xor.b64  	%rd339, %rd298, %rd274;
	and.b64  	%rd340, %rd322, %rd339;
	xor.b64  	%rd341, %rd340, %rd274;
	add.s64 	%rd342, %rd250, %rd341;
	add.s64 	%rd343, %rd342, %rd338;
	add.s64 	%rd344, %rd343, -2977023325855899461;
	add.s64 	%rd345, %rd344, %rd261;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd333, 36;
	shr.b64 	%rhs, %rd333, 28;
	add.u64 	%rd346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd333, 30;
	shr.b64 	%rhs, %rd333, 34;
	add.u64 	%rd347, %lhs, %rhs;
	}
	xor.b64  	%rd348, %rd346, %rd347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd333, 25;
	shr.b64 	%rhs, %rd333, 39;
	add.u64 	%rd349, %lhs, %rhs;
	}
	xor.b64  	%rd350, %rd348, %rd349;
	and.b64  	%rd351, %rd333, %rd309;
	xor.b64  	%rd352, %rd333, %rd309;
	and.b64  	%rd353, %rd352, %rd285;
	or.b64  	%rd354, %rd353, %rd351;
	add.s64 	%rd355, %rd354, %rd350;
	add.s64 	%rd356, %rd355, %rd344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd345, 50;
	shr.b64 	%rhs, %rd345, 14;
	add.u64 	%rd357, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd345, 46;
	shr.b64 	%rhs, %rd345, 18;
	add.u64 	%rd358, %lhs, %rhs;
	}
	xor.b64  	%rd359, %rd357, %rd358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd345, 23;
	shr.b64 	%rhs, %rd345, 41;
	add.u64 	%rd360, %lhs, %rhs;
	}
	xor.b64  	%rd361, %rd359, %rd360;
	xor.b64  	%rd362, %rd322, %rd298;
	and.b64  	%rd363, %rd345, %rd362;
	xor.b64  	%rd364, %rd363, %rd298;
	add.s64 	%rd365, %rd274, %rd364;
	add.s64 	%rd366, %rd365, %rd361;
	add.s64 	%rd367, %rd366, -7889362061204885570;
	add.s64 	%rd368, %rd367, %rd285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd356, 36;
	shr.b64 	%rhs, %rd356, 28;
	add.u64 	%rd369, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd356, 30;
	shr.b64 	%rhs, %rd356, 34;
	add.u64 	%rd370, %lhs, %rhs;
	}
	xor.b64  	%rd371, %rd369, %rd370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd356, 25;
	shr.b64 	%rhs, %rd356, 39;
	add.u64 	%rd372, %lhs, %rhs;
	}
	xor.b64  	%rd373, %rd371, %rd372;
	and.b64  	%rd374, %rd356, %rd333;
	xor.b64  	%rd375, %rd356, %rd333;
	and.b64  	%rd376, %rd375, %rd309;
	or.b64  	%rd377, %rd376, %rd374;
	add.s64 	%rd378, %rd377, %rd373;
	add.s64 	%rd379, %rd378, %rd367;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd368, 50;
	shr.b64 	%rhs, %rd368, 14;
	add.u64 	%rd380, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd368, 46;
	shr.b64 	%rhs, %rd368, 18;
	add.u64 	%rd381, %lhs, %rhs;
	}
	xor.b64  	%rd382, %rd380, %rd381;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd368, 23;
	shr.b64 	%rhs, %rd368, 41;
	add.u64 	%rd383, %lhs, %rhs;
	}
	xor.b64  	%rd384, %rd382, %rd383;
	xor.b64  	%rd385, %rd345, %rd322;
	and.b64  	%rd386, %rd368, %rd385;
	xor.b64  	%rd387, %rd386, %rd322;
	add.s64 	%rd388, %rd298, %rd387;
	add.s64 	%rd389, %rd388, %rd384;
	add.s64 	%rd390, %rd389, 2608012711638119052;
	add.s64 	%rd391, %rd390, %rd309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd379, 36;
	shr.b64 	%rhs, %rd379, 28;
	add.u64 	%rd392, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd379, 30;
	shr.b64 	%rhs, %rd379, 34;
	add.u64 	%rd393, %lhs, %rhs;
	}
	xor.b64  	%rd394, %rd392, %rd393;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd379, 25;
	shr.b64 	%rhs, %rd379, 39;
	add.u64 	%rd395, %lhs, %rhs;
	}
	xor.b64  	%rd396, %rd394, %rd395;
	and.b64  	%rd397, %rd379, %rd356;
	xor.b64  	%rd398, %rd379, %rd356;
	and.b64  	%rd399, %rd398, %rd333;
	or.b64  	%rd400, %rd399, %rd397;
	add.s64 	%rd401, %rd400, %rd396;
	add.s64 	%rd402, %rd401, %rd390;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd391, 50;
	shr.b64 	%rhs, %rd391, 14;
	add.u64 	%rd403, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd391, 46;
	shr.b64 	%rhs, %rd391, 18;
	add.u64 	%rd404, %lhs, %rhs;
	}
	xor.b64  	%rd405, %rd403, %rd404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd391, 23;
	shr.b64 	%rhs, %rd391, 41;
	add.u64 	%rd406, %lhs, %rhs;
	}
	xor.b64  	%rd407, %rd405, %rd406;
	xor.b64  	%rd408, %rd368, %rd345;
	and.b64  	%rd409, %rd391, %rd408;
	xor.b64  	%rd410, %rd409, %rd345;
	add.s64 	%rd411, %rd322, %rd410;
	add.s64 	%rd412, %rd411, %rd407;
	add.s64 	%rd413, %rd412, 6128411473006802146;
	add.s64 	%rd414, %rd413, %rd333;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd402, 36;
	shr.b64 	%rhs, %rd402, 28;
	add.u64 	%rd415, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd402, 30;
	shr.b64 	%rhs, %rd402, 34;
	add.u64 	%rd416, %lhs, %rhs;
	}
	xor.b64  	%rd417, %rd415, %rd416;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd402, 25;
	shr.b64 	%rhs, %rd402, 39;
	add.u64 	%rd418, %lhs, %rhs;
	}
	xor.b64  	%rd419, %rd417, %rd418;
	and.b64  	%rd420, %rd402, %rd379;
	xor.b64  	%rd421, %rd402, %rd379;
	and.b64  	%rd422, %rd421, %rd356;
	or.b64  	%rd423, %rd422, %rd420;
	add.s64 	%rd424, %rd423, %rd419;
	add.s64 	%rd425, %rd424, %rd413;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd414, 50;
	shr.b64 	%rhs, %rd414, 14;
	add.u64 	%rd426, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd414, 46;
	shr.b64 	%rhs, %rd414, 18;
	add.u64 	%rd427, %lhs, %rhs;
	}
	xor.b64  	%rd428, %rd426, %rd427;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd414, 23;
	shr.b64 	%rhs, %rd414, 41;
	add.u64 	%rd429, %lhs, %rhs;
	}
	xor.b64  	%rd430, %rd428, %rd429;
	xor.b64  	%rd431, %rd391, %rd368;
	and.b64  	%rd432, %rd414, %rd431;
	xor.b64  	%rd433, %rd432, %rd368;
	add.s64 	%rd434, %rd345, %rd433;
	add.s64 	%rd435, %rd434, %rd430;
	add.s64 	%rd436, %rd435, 8268148722764581231;
	add.s64 	%rd437, %rd436, %rd356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd425, 36;
	shr.b64 	%rhs, %rd425, 28;
	add.u64 	%rd438, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd425, 30;
	shr.b64 	%rhs, %rd425, 34;
	add.u64 	%rd439, %lhs, %rhs;
	}
	xor.b64  	%rd440, %rd438, %rd439;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd425, 25;
	shr.b64 	%rhs, %rd425, 39;
	add.u64 	%rd441, %lhs, %rhs;
	}
	xor.b64  	%rd442, %rd440, %rd441;
	and.b64  	%rd443, %rd425, %rd402;
	xor.b64  	%rd444, %rd425, %rd402;
	and.b64  	%rd445, %rd444, %rd379;
	or.b64  	%rd446, %rd445, %rd443;
	add.s64 	%rd447, %rd446, %rd442;
	add.s64 	%rd448, %rd447, %rd436;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd437, 50;
	shr.b64 	%rhs, %rd437, 14;
	add.u64 	%rd449, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd437, 46;
	shr.b64 	%rhs, %rd437, 18;
	add.u64 	%rd450, %lhs, %rhs;
	}
	xor.b64  	%rd451, %rd449, %rd450;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd437, 23;
	shr.b64 	%rhs, %rd437, 41;
	add.u64 	%rd452, %lhs, %rhs;
	}
	xor.b64  	%rd453, %rd451, %rd452;
	xor.b64  	%rd454, %rd414, %rd391;
	and.b64  	%rd455, %rd437, %rd454;
	xor.b64  	%rd456, %rd455, %rd391;
	add.s64 	%rd457, %rd368, %rd456;
	add.s64 	%rd458, %rd457, %rd453;
	add.s64 	%rd459, %rd458, -9160688886553864527;
	add.s64 	%rd460, %rd459, %rd379;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd448, 36;
	shr.b64 	%rhs, %rd448, 28;
	add.u64 	%rd461, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd448, 30;
	shr.b64 	%rhs, %rd448, 34;
	add.u64 	%rd462, %lhs, %rhs;
	}
	xor.b64  	%rd463, %rd461, %rd462;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd448, 25;
	shr.b64 	%rhs, %rd448, 39;
	add.u64 	%rd464, %lhs, %rhs;
	}
	xor.b64  	%rd465, %rd463, %rd464;
	and.b64  	%rd466, %rd448, %rd425;
	xor.b64  	%rd467, %rd448, %rd425;
	and.b64  	%rd468, %rd467, %rd402;
	or.b64  	%rd469, %rd468, %rd466;
	add.s64 	%rd470, %rd469, %rd465;
	add.s64 	%rd471, %rd470, %rd459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd460, 50;
	shr.b64 	%rhs, %rd460, 14;
	add.u64 	%rd472, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd460, 46;
	shr.b64 	%rhs, %rd460, 18;
	add.u64 	%rd473, %lhs, %rhs;
	}
	xor.b64  	%rd474, %rd472, %rd473;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd460, 23;
	shr.b64 	%rhs, %rd460, 41;
	add.u64 	%rd475, %lhs, %rhs;
	}
	xor.b64  	%rd476, %rd474, %rd475;
	xor.b64  	%rd477, %rd437, %rd414;
	and.b64  	%rd478, %rd460, %rd477;
	xor.b64  	%rd479, %rd478, %rd414;
	add.s64 	%rd480, %rd391, %rd479;
	add.s64 	%rd481, %rd480, %rd476;
	add.s64 	%rd482, %rd481, -7215885187991268811;
	add.s64 	%rd483, %rd482, %rd402;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd471, 36;
	shr.b64 	%rhs, %rd471, 28;
	add.u64 	%rd484, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd471, 30;
	shr.b64 	%rhs, %rd471, 34;
	add.u64 	%rd485, %lhs, %rhs;
	}
	xor.b64  	%rd486, %rd484, %rd485;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd471, 25;
	shr.b64 	%rhs, %rd471, 39;
	add.u64 	%rd487, %lhs, %rhs;
	}
	xor.b64  	%rd488, %rd486, %rd487;
	and.b64  	%rd489, %rd471, %rd448;
	xor.b64  	%rd490, %rd471, %rd448;
	and.b64  	%rd491, %rd490, %rd425;
	or.b64  	%rd492, %rd491, %rd489;
	add.s64 	%rd493, %rd492, %rd488;
	add.s64 	%rd494, %rd493, %rd482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd483, 50;
	shr.b64 	%rhs, %rd483, 14;
	add.u64 	%rd495, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd483, 46;
	shr.b64 	%rhs, %rd483, 18;
	add.u64 	%rd496, %lhs, %rhs;
	}
	xor.b64  	%rd497, %rd495, %rd496;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd483, 23;
	shr.b64 	%rhs, %rd483, 41;
	add.u64 	%rd498, %lhs, %rhs;
	}
	xor.b64  	%rd499, %rd497, %rd498;
	xor.b64  	%rd500, %rd460, %rd437;
	and.b64  	%rd501, %rd483, %rd500;
	xor.b64  	%rd502, %rd501, %rd437;
	add.s64 	%rd503, %rd414, %rd502;
	add.s64 	%rd504, %rd503, %rd499;
	add.s64 	%rd505, %rd504, -4495734319001032492;
	add.s64 	%rd506, %rd505, %rd425;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd494, 36;
	shr.b64 	%rhs, %rd494, 28;
	add.u64 	%rd507, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd494, 30;
	shr.b64 	%rhs, %rd494, 34;
	add.u64 	%rd508, %lhs, %rhs;
	}
	xor.b64  	%rd509, %rd507, %rd508;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd494, 25;
	shr.b64 	%rhs, %rd494, 39;
	add.u64 	%rd510, %lhs, %rhs;
	}
	xor.b64  	%rd511, %rd509, %rd510;
	and.b64  	%rd512, %rd494, %rd471;
	xor.b64  	%rd513, %rd494, %rd471;
	and.b64  	%rd514, %rd513, %rd448;
	or.b64  	%rd515, %rd514, %rd512;
	add.s64 	%rd516, %rd515, %rd511;
	add.s64 	%rd517, %rd516, %rd505;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd161, 63;
	shr.b64 	%rhs, %rd161, 1;
	add.u64 	%rd518, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd161, 56;
	shr.b64 	%rhs, %rd161, 8;
	add.u64 	%rd519, %lhs, %rhs;
	}
	xor.b64  	%rd520, %rd518, %rd519;
	shr.u64 	%rd521, %rd161, 7;
	xor.b64  	%rd522, %rd520, %rd521;
	add.s64 	%rd523, %rd522, %rd160;
	xor.b64  	%rd524, %rd523, -9223372036854775808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd162, 63;
	shr.b64 	%rhs, %rd162, 1;
	add.u64 	%rd525, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd162, 56;
	shr.b64 	%rhs, %rd162, 8;
	add.u64 	%rd526, %lhs, %rhs;
	}
	xor.b64  	%rd527, %rd525, %rd526;
	shr.u64 	%rd528, %rd162, 7;
	xor.b64  	%rd529, %rd527, %rd528;
	add.s64 	%rd530, %rd529, %rd161;
	add.s64 	%rd531, %rd530, 20266198323171849;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd524, 45;
	shr.b64 	%rhs, %rd524, 19;
	add.u64 	%rd532, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd524, 3;
	shr.b64 	%rhs, %rd524, 61;
	add.u64 	%rd533, %lhs, %rhs;
	}
	xor.b64  	%rd534, %rd532, %rd533;
	shr.u64 	%rd535, %rd524, 6;
	xor.b64  	%rd536, %rd534, %rd535;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd163, 63;
	shr.b64 	%rhs, %rd163, 1;
	add.u64 	%rd537, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd163, 56;
	shr.b64 	%rhs, %rd163, 8;
	add.u64 	%rd538, %lhs, %rhs;
	}
	xor.b64  	%rd539, %rd537, %rd538;
	shr.u64 	%rd540, %rd163, 7;
	xor.b64  	%rd541, %rd539, %rd540;
	add.s64 	%rd542, %rd541, %rd162;
	add.s64 	%rd543, %rd542, %rd536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd531, 45;
	shr.b64 	%rhs, %rd531, 19;
	add.u64 	%rd544, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd531, 3;
	shr.b64 	%rhs, %rd531, 61;
	add.u64 	%rd545, %lhs, %rhs;
	}
	xor.b64  	%rd546, %rd544, %rd545;
	shr.u64 	%rd547, %rd531, 6;
	xor.b64  	%rd548, %rd546, %rd547;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd164, 63;
	shr.b64 	%rhs, %rd164, 1;
	add.u64 	%rd549, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd164, 56;
	shr.b64 	%rhs, %rd164, 8;
	add.u64 	%rd550, %lhs, %rhs;
	}
	xor.b64  	%rd551, %rd549, %rd550;
	shr.u64 	%rd552, %rd164, 7;
	xor.b64  	%rd553, %rd551, %rd552;
	add.s64 	%rd554, %rd553, %rd163;
	add.s64 	%rd555, %rd554, %rd548;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd543, 45;
	shr.b64 	%rhs, %rd543, 19;
	add.u64 	%rd556, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd543, 3;
	shr.b64 	%rhs, %rd543, 61;
	add.u64 	%rd557, %lhs, %rhs;
	}
	xor.b64  	%rd558, %rd556, %rd557;
	shr.u64 	%rd559, %rd543, 6;
	xor.b64  	%rd560, %rd558, %rd559;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd165, 63;
	shr.b64 	%rhs, %rd165, 1;
	add.u64 	%rd561, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd165, 56;
	shr.b64 	%rhs, %rd165, 8;
	add.u64 	%rd562, %lhs, %rhs;
	}
	xor.b64  	%rd563, %rd561, %rd562;
	shr.u64 	%rd564, %rd165, 7;
	xor.b64  	%rd565, %rd563, %rd564;
	add.s64 	%rd566, %rd565, %rd164;
	add.s64 	%rd567, %rd566, %rd560;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd555, 45;
	shr.b64 	%rhs, %rd555, 19;
	add.u64 	%rd568, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd555, 3;
	shr.b64 	%rhs, %rd555, 61;
	add.u64 	%rd569, %lhs, %rhs;
	}
	xor.b64  	%rd570, %rd568, %rd569;
	shr.u64 	%rd571, %rd555, 6;
	xor.b64  	%rd572, %rd570, %rd571;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd166, 63;
	shr.b64 	%rhs, %rd166, 1;
	add.u64 	%rd573, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd166, 56;
	shr.b64 	%rhs, %rd166, 8;
	add.u64 	%rd574, %lhs, %rhs;
	}
	xor.b64  	%rd575, %rd573, %rd574;
	shr.u64 	%rd576, %rd166, 7;
	xor.b64  	%rd577, %rd575, %rd576;
	add.s64 	%rd578, %rd577, %rd165;
	add.s64 	%rd579, %rd578, %rd572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd567, 45;
	shr.b64 	%rhs, %rd567, 19;
	add.u64 	%rd580, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd567, 3;
	shr.b64 	%rhs, %rd567, 61;
	add.u64 	%rd581, %lhs, %rhs;
	}
	xor.b64  	%rd582, %rd580, %rd581;
	shr.u64 	%rd583, %rd567, 6;
	xor.b64  	%rd584, %rd582, %rd583;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd167, 63;
	shr.b64 	%rhs, %rd167, 1;
	add.u64 	%rd585, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd167, 56;
	shr.b64 	%rhs, %rd167, 8;
	add.u64 	%rd586, %lhs, %rhs;
	}
	xor.b64  	%rd587, %rd585, %rd586;
	shr.u64 	%rd588, %rd167, 7;
	xor.b64  	%rd589, %rd587, %rd588;
	add.s64 	%rd590, %rd589, %rd166;
	add.s64 	%rd591, %rd590, %rd584;
	add.s64 	%rd592, %rd591, 576;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd579, 45;
	shr.b64 	%rhs, %rd579, 19;
	add.u64 	%rd593, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd579, 3;
	shr.b64 	%rhs, %rd579, 61;
	add.u64 	%rd594, %lhs, %rhs;
	}
	xor.b64  	%rd595, %rd593, %rd594;
	shr.u64 	%rd596, %rd579, 6;
	xor.b64  	%rd597, %rd595, %rd596;
	add.s64 	%rd598, %rd167, %rd524;
	add.s64 	%rd599, %rd598, %rd597;
	add.s64 	%rd600, %rd599, -8696449447948184674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd592, 45;
	shr.b64 	%rhs, %rd592, 19;
	add.u64 	%rd601, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd592, 3;
	shr.b64 	%rhs, %rd592, 61;
	add.u64 	%rd602, %lhs, %rhs;
	}
	xor.b64  	%rd603, %rd601, %rd602;
	shr.u64 	%rd604, %rd592, 6;
	xor.b64  	%rd605, %rd603, %rd604;
	add.s64 	%rd606, %rd531, %rd605;
	add.s64 	%rd607, %rd606, 4622894947761888889;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd600, 45;
	shr.b64 	%rhs, %rd600, 19;
	add.u64 	%rd608, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd600, 3;
	shr.b64 	%rhs, %rd600, 61;
	add.u64 	%rd609, %lhs, %rhs;
	}
	xor.b64  	%rd610, %rd608, %rd609;
	shr.u64 	%rd611, %rd600, 6;
	xor.b64  	%rd612, %rd610, %rd611;
	add.s64 	%rd613, %rd543, %rd612;
	add.s64 	%rd614, %rd613, -9223372036854775808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd607, 45;
	shr.b64 	%rhs, %rd607, 19;
	add.u64 	%rd615, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd607, 3;
	shr.b64 	%rhs, %rd607, 61;
	add.u64 	%rd616, %lhs, %rhs;
	}
	xor.b64  	%rd617, %rd615, %rd616;
	shr.u64 	%rd618, %rd607, 6;
	xor.b64  	%rd619, %rd617, %rd618;
	add.s64 	%rd620, %rd555, %rd619;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd614, 45;
	shr.b64 	%rhs, %rd614, 19;
	add.u64 	%rd621, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd614, 3;
	shr.b64 	%rhs, %rd614, 61;
	add.u64 	%rd622, %lhs, %rhs;
	}
	xor.b64  	%rd623, %rd621, %rd622;
	shr.u64 	%rd624, %rd614, 6;
	xor.b64  	%rd625, %rd623, %rd624;
	add.s64 	%rd626, %rd567, %rd625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd620, 45;
	shr.b64 	%rhs, %rd620, 19;
	add.u64 	%rd627, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd620, 3;
	shr.b64 	%rhs, %rd620, 61;
	add.u64 	%rd628, %lhs, %rhs;
	}
	xor.b64  	%rd629, %rd627, %rd628;
	shr.u64 	%rd630, %rd620, 6;
	xor.b64  	%rd631, %rd629, %rd630;
	add.s64 	%rd632, %rd579, %rd631;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd626, 45;
	shr.b64 	%rhs, %rd626, 19;
	add.u64 	%rd633, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd626, 3;
	shr.b64 	%rhs, %rd626, 61;
	add.u64 	%rd634, %lhs, %rhs;
	}
	xor.b64  	%rd635, %rd633, %rd634;
	shr.u64 	%rd636, %rd626, 6;
	xor.b64  	%rd637, %rd635, %rd636;
	add.s64 	%rd638, %rd592, %rd637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd632, 45;
	shr.b64 	%rhs, %rd632, 19;
	add.u64 	%rd639, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd632, 3;
	shr.b64 	%rhs, %rd632, 61;
	add.u64 	%rd640, %lhs, %rhs;
	}
	xor.b64  	%rd641, %rd639, %rd640;
	shr.u64 	%rd642, %rd632, 6;
	xor.b64  	%rd643, %rd641, %rd642;
	add.s64 	%rd644, %rd600, %rd643;
	add.s64 	%rd645, %rd644, 4611686018427388198;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd638, 45;
	shr.b64 	%rhs, %rd638, 19;
	add.u64 	%rd646, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd638, 3;
	shr.b64 	%rhs, %rd638, 61;
	add.u64 	%rd647, %lhs, %rhs;
	}
	xor.b64  	%rd648, %rd646, %rd647;
	shr.u64 	%rd649, %rd638, 6;
	xor.b64  	%rd650, %rd648, %rd649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd524, 63;
	shr.b64 	%rhs, %rd524, 1;
	add.u64 	%rd651, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd524, 56;
	shr.b64 	%rhs, %rd524, 8;
	add.u64 	%rd652, %lhs, %rhs;
	}
	xor.b64  	%rd653, %rd651, %rd652;
	shr.u64 	%rd654, %rd524, 7;
	xor.b64  	%rd655, %rd653, %rd654;
	add.s64 	%rd656, %rd655, %rd607;
	add.s64 	%rd657, %rd656, %rd650;
	add.s64 	%rd658, %rd657, 576;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd506, 50;
	shr.b64 	%rhs, %rd506, 14;
	add.u64 	%rd659, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd506, 46;
	shr.b64 	%rhs, %rd506, 18;
	add.u64 	%rd660, %lhs, %rhs;
	}
	xor.b64  	%rd661, %rd659, %rd660;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd506, 23;
	shr.b64 	%rhs, %rd506, 41;
	add.u64 	%rd662, %lhs, %rhs;
	}
	xor.b64  	%rd663, %rd661, %rd662;
	xor.b64  	%rd664, %rd483, %rd460;
	and.b64  	%rd665, %rd506, %rd664;
	xor.b64  	%rd666, %rd665, %rd460;
	add.s64 	%rd667, %rd666, %rd437;
	add.s64 	%rd668, %rd667, %rd663;
	add.s64 	%rd669, %rd668, %rd524;
	add.s64 	%rd670, %rd669, -1973867731355612462;
	add.s64 	%rd671, %rd670, %rd448;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd517, 36;
	shr.b64 	%rhs, %rd517, 28;
	add.u64 	%rd672, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd517, 30;
	shr.b64 	%rhs, %rd517, 34;
	add.u64 	%rd673, %lhs, %rhs;
	}
	xor.b64  	%rd674, %rd672, %rd673;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd517, 25;
	shr.b64 	%rhs, %rd517, 39;
	add.u64 	%rd675, %lhs, %rhs;
	}
	xor.b64  	%rd676, %rd674, %rd675;
	and.b64  	%rd677, %rd517, %rd494;
	xor.b64  	%rd678, %rd517, %rd494;
	and.b64  	%rd679, %rd678, %rd471;
	or.b64  	%rd680, %rd679, %rd677;
	add.s64 	%rd681, %rd680, %rd676;
	add.s64 	%rd682, %rd681, %rd670;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd671, 50;
	shr.b64 	%rhs, %rd671, 14;
	add.u64 	%rd683, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd671, 46;
	shr.b64 	%rhs, %rd671, 18;
	add.u64 	%rd684, %lhs, %rhs;
	}
	xor.b64  	%rd685, %rd683, %rd684;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd671, 23;
	shr.b64 	%rhs, %rd671, 41;
	add.u64 	%rd686, %lhs, %rhs;
	}
	xor.b64  	%rd687, %rd685, %rd686;
	xor.b64  	%rd688, %rd506, %rd483;
	and.b64  	%rd689, %rd671, %rd688;
	xor.b64  	%rd690, %rd689, %rd483;
	add.s64 	%rd691, %rd531, %rd460;
	add.s64 	%rd692, %rd691, %rd690;
	add.s64 	%rd693, %rd692, %rd687;
	add.s64 	%rd694, %rd693, -1171420211273849373;
	add.s64 	%rd695, %rd694, %rd471;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd682, 36;
	shr.b64 	%rhs, %rd682, 28;
	add.u64 	%rd696, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd682, 30;
	shr.b64 	%rhs, %rd682, 34;
	add.u64 	%rd697, %lhs, %rhs;
	}
	xor.b64  	%rd698, %rd696, %rd697;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd682, 25;
	shr.b64 	%rhs, %rd682, 39;
	add.u64 	%rd699, %lhs, %rhs;
	}
	xor.b64  	%rd700, %rd698, %rd699;
	and.b64  	%rd701, %rd682, %rd517;
	xor.b64  	%rd702, %rd682, %rd517;
	and.b64  	%rd703, %rd702, %rd494;
	or.b64  	%rd704, %rd703, %rd701;
	add.s64 	%rd705, %rd704, %rd700;
	add.s64 	%rd706, %rd705, %rd694;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd695, 50;
	shr.b64 	%rhs, %rd695, 14;
	add.u64 	%rd707, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd695, 46;
	shr.b64 	%rhs, %rd695, 18;
	add.u64 	%rd708, %lhs, %rhs;
	}
	xor.b64  	%rd709, %rd707, %rd708;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd695, 23;
	shr.b64 	%rhs, %rd695, 41;
	add.u64 	%rd710, %lhs, %rhs;
	}
	xor.b64  	%rd711, %rd709, %rd710;
	xor.b64  	%rd712, %rd671, %rd506;
	and.b64  	%rd713, %rd695, %rd712;
	xor.b64  	%rd714, %rd713, %rd506;
	add.s64 	%rd715, %rd543, %rd483;
	add.s64 	%rd716, %rd715, %rd714;
	add.s64 	%rd717, %rd716, %rd711;
	add.s64 	%rd718, %rd717, 1135362057144423861;
	add.s64 	%rd719, %rd718, %rd494;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd706, 36;
	shr.b64 	%rhs, %rd706, 28;
	add.u64 	%rd720, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd706, 30;
	shr.b64 	%rhs, %rd706, 34;
	add.u64 	%rd721, %lhs, %rhs;
	}
	xor.b64  	%rd722, %rd720, %rd721;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd706, 25;
	shr.b64 	%rhs, %rd706, 39;
	add.u64 	%rd723, %lhs, %rhs;
	}
	xor.b64  	%rd724, %rd722, %rd723;
	and.b64  	%rd725, %rd706, %rd682;
	xor.b64  	%rd726, %rd706, %rd682;
	and.b64  	%rd727, %rd726, %rd517;
	or.b64  	%rd728, %rd727, %rd725;
	add.s64 	%rd729, %rd728, %rd724;
	add.s64 	%rd730, %rd729, %rd718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd719, 50;
	shr.b64 	%rhs, %rd719, 14;
	add.u64 	%rd731, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd719, 46;
	shr.b64 	%rhs, %rd719, 18;
	add.u64 	%rd732, %lhs, %rhs;
	}
	xor.b64  	%rd733, %rd731, %rd732;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd719, 23;
	shr.b64 	%rhs, %rd719, 41;
	add.u64 	%rd734, %lhs, %rhs;
	}
	xor.b64  	%rd735, %rd733, %rd734;
	xor.b64  	%rd736, %rd695, %rd671;
	and.b64  	%rd737, %rd719, %rd736;
	xor.b64  	%rd738, %rd737, %rd671;
	add.s64 	%rd739, %rd555, %rd506;
	add.s64 	%rd740, %rd739, %rd738;
	add.s64 	%rd741, %rd740, %rd735;
	add.s64 	%rd742, %rd741, 2597628984639134821;
	add.s64 	%rd743, %rd742, %rd517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd730, 36;
	shr.b64 	%rhs, %rd730, 28;
	add.u64 	%rd744, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd730, 30;
	shr.b64 	%rhs, %rd730, 34;
	add.u64 	%rd745, %lhs, %rhs;
	}
	xor.b64  	%rd746, %rd744, %rd745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd730, 25;
	shr.b64 	%rhs, %rd730, 39;
	add.u64 	%rd747, %lhs, %rhs;
	}
	xor.b64  	%rd748, %rd746, %rd747;
	and.b64  	%rd749, %rd730, %rd706;
	xor.b64  	%rd750, %rd730, %rd706;
	and.b64  	%rd751, %rd750, %rd682;
	or.b64  	%rd752, %rd751, %rd749;
	add.s64 	%rd753, %rd752, %rd748;
	add.s64 	%rd754, %rd753, %rd742;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd743, 50;
	shr.b64 	%rhs, %rd743, 14;
	add.u64 	%rd755, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd743, 46;
	shr.b64 	%rhs, %rd743, 18;
	add.u64 	%rd756, %lhs, %rhs;
	}
	xor.b64  	%rd757, %rd755, %rd756;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd743, 23;
	shr.b64 	%rhs, %rd743, 41;
	add.u64 	%rd758, %lhs, %rhs;
	}
	xor.b64  	%rd759, %rd757, %rd758;
	xor.b64  	%rd760, %rd719, %rd695;
	and.b64  	%rd761, %rd743, %rd760;
	xor.b64  	%rd762, %rd761, %rd695;
	add.s64 	%rd763, %rd567, %rd671;
	add.s64 	%rd764, %rd763, %rd762;
	add.s64 	%rd765, %rd764, %rd759;
	add.s64 	%rd766, %rd765, 3308224258029322869;
	add.s64 	%rd767, %rd766, %rd682;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd754, 36;
	shr.b64 	%rhs, %rd754, 28;
	add.u64 	%rd768, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd754, 30;
	shr.b64 	%rhs, %rd754, 34;
	add.u64 	%rd769, %lhs, %rhs;
	}
	xor.b64  	%rd770, %rd768, %rd769;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd754, 25;
	shr.b64 	%rhs, %rd754, 39;
	add.u64 	%rd771, %lhs, %rhs;
	}
	xor.b64  	%rd772, %rd770, %rd771;
	and.b64  	%rd773, %rd754, %rd730;
	xor.b64  	%rd774, %rd754, %rd730;
	and.b64  	%rd775, %rd774, %rd706;
	or.b64  	%rd776, %rd775, %rd773;
	add.s64 	%rd777, %rd776, %rd772;
	add.s64 	%rd778, %rd777, %rd766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd767, 50;
	shr.b64 	%rhs, %rd767, 14;
	add.u64 	%rd779, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd767, 46;
	shr.b64 	%rhs, %rd767, 18;
	add.u64 	%rd780, %lhs, %rhs;
	}
	xor.b64  	%rd781, %rd779, %rd780;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd767, 23;
	shr.b64 	%rhs, %rd767, 41;
	add.u64 	%rd782, %lhs, %rhs;
	}
	xor.b64  	%rd783, %rd781, %rd782;
	xor.b64  	%rd784, %rd743, %rd719;
	and.b64  	%rd785, %rd767, %rd784;
	xor.b64  	%rd786, %rd785, %rd719;
	add.s64 	%rd787, %rd579, %rd695;
	add.s64 	%rd788, %rd787, %rd786;
	add.s64 	%rd789, %rd788, %rd783;
	add.s64 	%rd790, %rd789, 5365058923640841347;
	add.s64 	%rd791, %rd790, %rd706;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd778, 36;
	shr.b64 	%rhs, %rd778, 28;
	add.u64 	%rd792, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd778, 30;
	shr.b64 	%rhs, %rd778, 34;
	add.u64 	%rd793, %lhs, %rhs;
	}
	xor.b64  	%rd794, %rd792, %rd793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd778, 25;
	shr.b64 	%rhs, %rd778, 39;
	add.u64 	%rd795, %lhs, %rhs;
	}
	xor.b64  	%rd796, %rd794, %rd795;
	and.b64  	%rd797, %rd778, %rd754;
	xor.b64  	%rd798, %rd778, %rd754;
	and.b64  	%rd799, %rd798, %rd730;
	or.b64  	%rd800, %rd799, %rd797;
	add.s64 	%rd801, %rd800, %rd796;
	add.s64 	%rd802, %rd801, %rd790;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd791, 50;
	shr.b64 	%rhs, %rd791, 14;
	add.u64 	%rd803, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd791, 46;
	shr.b64 	%rhs, %rd791, 18;
	add.u64 	%rd804, %lhs, %rhs;
	}
	xor.b64  	%rd805, %rd803, %rd804;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd791, 23;
	shr.b64 	%rhs, %rd791, 41;
	add.u64 	%rd806, %lhs, %rhs;
	}
	xor.b64  	%rd807, %rd805, %rd806;
	xor.b64  	%rd808, %rd767, %rd743;
	and.b64  	%rd809, %rd791, %rd808;
	xor.b64  	%rd810, %rd809, %rd743;
	add.s64 	%rd811, %rd592, %rd719;
	add.s64 	%rd812, %rd811, %rd810;
	add.s64 	%rd813, %rd812, %rd807;
	add.s64 	%rd814, %rd813, 6679025012923562964;
	add.s64 	%rd815, %rd814, %rd730;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd802, 36;
	shr.b64 	%rhs, %rd802, 28;
	add.u64 	%rd816, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd802, 30;
	shr.b64 	%rhs, %rd802, 34;
	add.u64 	%rd817, %lhs, %rhs;
	}
	xor.b64  	%rd818, %rd816, %rd817;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd802, 25;
	shr.b64 	%rhs, %rd802, 39;
	add.u64 	%rd819, %lhs, %rhs;
	}
	xor.b64  	%rd820, %rd818, %rd819;
	and.b64  	%rd821, %rd802, %rd778;
	xor.b64  	%rd822, %rd802, %rd778;
	and.b64  	%rd823, %rd822, %rd754;
	or.b64  	%rd824, %rd823, %rd821;
	add.s64 	%rd825, %rd824, %rd820;
	add.s64 	%rd826, %rd825, %rd814;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd815, 50;
	shr.b64 	%rhs, %rd815, 14;
	add.u64 	%rd827, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd815, 46;
	shr.b64 	%rhs, %rd815, 18;
	add.u64 	%rd828, %lhs, %rhs;
	}
	xor.b64  	%rd829, %rd827, %rd828;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd815, 23;
	shr.b64 	%rhs, %rd815, 41;
	add.u64 	%rd830, %lhs, %rhs;
	}
	xor.b64  	%rd831, %rd829, %rd830;
	xor.b64  	%rd832, %rd791, %rd767;
	and.b64  	%rd833, %rd815, %rd832;
	xor.b64  	%rd834, %rd833, %rd767;
	add.s64 	%rd835, %rd600, %rd743;
	add.s64 	%rd836, %rd835, %rd834;
	add.s64 	%rd837, %rd836, %rd831;
	add.s64 	%rd838, %rd837, 8573033837759648693;
	add.s64 	%rd839, %rd838, %rd754;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd826, 36;
	shr.b64 	%rhs, %rd826, 28;
	add.u64 	%rd840, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd826, 30;
	shr.b64 	%rhs, %rd826, 34;
	add.u64 	%rd841, %lhs, %rhs;
	}
	xor.b64  	%rd842, %rd840, %rd841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd826, 25;
	shr.b64 	%rhs, %rd826, 39;
	add.u64 	%rd843, %lhs, %rhs;
	}
	xor.b64  	%rd844, %rd842, %rd843;
	and.b64  	%rd845, %rd826, %rd802;
	xor.b64  	%rd846, %rd826, %rd802;
	and.b64  	%rd847, %rd846, %rd778;
	or.b64  	%rd848, %rd847, %rd845;
	add.s64 	%rd849, %rd848, %rd844;
	add.s64 	%rd850, %rd849, %rd838;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd839, 50;
	shr.b64 	%rhs, %rd839, 14;
	add.u64 	%rd851, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd839, 46;
	shr.b64 	%rhs, %rd839, 18;
	add.u64 	%rd852, %lhs, %rhs;
	}
	xor.b64  	%rd853, %rd851, %rd852;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd839, 23;
	shr.b64 	%rhs, %rd839, 41;
	add.u64 	%rd854, %lhs, %rhs;
	}
	xor.b64  	%rd855, %rd853, %rd854;
	xor.b64  	%rd856, %rd815, %rd791;
	and.b64  	%rd857, %rd839, %rd856;
	xor.b64  	%rd858, %rd857, %rd791;
	add.s64 	%rd859, %rd607, %rd767;
	add.s64 	%rd860, %rd859, %rd858;
	add.s64 	%rd861, %rd860, %rd855;
	add.s64 	%rd862, %rd861, -7476448914759557205;
	add.s64 	%rd863, %rd862, %rd778;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd850, 36;
	shr.b64 	%rhs, %rd850, 28;
	add.u64 	%rd864, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd850, 30;
	shr.b64 	%rhs, %rd850, 34;
	add.u64 	%rd865, %lhs, %rhs;
	}
	xor.b64  	%rd866, %rd864, %rd865;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd850, 25;
	shr.b64 	%rhs, %rd850, 39;
	add.u64 	%rd867, %lhs, %rhs;
	}
	xor.b64  	%rd868, %rd866, %rd867;
	and.b64  	%rd869, %rd850, %rd826;
	xor.b64  	%rd870, %rd850, %rd826;
	and.b64  	%rd871, %rd870, %rd802;
	or.b64  	%rd872, %rd871, %rd869;
	add.s64 	%rd873, %rd872, %rd868;
	add.s64 	%rd874, %rd873, %rd862;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd863, 50;
	shr.b64 	%rhs, %rd863, 14;
	add.u64 	%rd875, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd863, 46;
	shr.b64 	%rhs, %rd863, 18;
	add.u64 	%rd876, %lhs, %rhs;
	}
	xor.b64  	%rd877, %rd875, %rd876;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd863, 23;
	shr.b64 	%rhs, %rd863, 41;
	add.u64 	%rd878, %lhs, %rhs;
	}
	xor.b64  	%rd879, %rd877, %rd878;
	xor.b64  	%rd880, %rd839, %rd815;
	and.b64  	%rd881, %rd863, %rd880;
	xor.b64  	%rd882, %rd881, %rd815;
	add.s64 	%rd883, %rd614, %rd791;
	add.s64 	%rd884, %rd883, %rd882;
	add.s64 	%rd885, %rd884, %rd879;
	add.s64 	%rd886, %rd885, -6327057829258317296;
	add.s64 	%rd887, %rd886, %rd802;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd874, 36;
	shr.b64 	%rhs, %rd874, 28;
	add.u64 	%rd888, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd874, 30;
	shr.b64 	%rhs, %rd874, 34;
	add.u64 	%rd889, %lhs, %rhs;
	}
	xor.b64  	%rd890, %rd888, %rd889;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd874, 25;
	shr.b64 	%rhs, %rd874, 39;
	add.u64 	%rd891, %lhs, %rhs;
	}
	xor.b64  	%rd892, %rd890, %rd891;
	and.b64  	%rd893, %rd874, %rd850;
	xor.b64  	%rd894, %rd874, %rd850;
	and.b64  	%rd895, %rd894, %rd826;
	or.b64  	%rd896, %rd895, %rd893;
	add.s64 	%rd897, %rd896, %rd892;
	add.s64 	%rd898, %rd897, %rd886;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd887, 50;
	shr.b64 	%rhs, %rd887, 14;
	add.u64 	%rd899, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd887, 46;
	shr.b64 	%rhs, %rd887, 18;
	add.u64 	%rd900, %lhs, %rhs;
	}
	xor.b64  	%rd901, %rd899, %rd900;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd887, 23;
	shr.b64 	%rhs, %rd887, 41;
	add.u64 	%rd902, %lhs, %rhs;
	}
	xor.b64  	%rd903, %rd901, %rd902;
	xor.b64  	%rd904, %rd863, %rd839;
	and.b64  	%rd905, %rd887, %rd904;
	xor.b64  	%rd906, %rd905, %rd839;
	add.s64 	%rd907, %rd620, %rd815;
	add.s64 	%rd908, %rd907, %rd906;
	add.s64 	%rd909, %rd908, %rd903;
	add.s64 	%rd910, %rd909, -5763719355590565569;
	add.s64 	%rd911, %rd910, %rd826;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd898, 36;
	shr.b64 	%rhs, %rd898, 28;
	add.u64 	%rd912, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd898, 30;
	shr.b64 	%rhs, %rd898, 34;
	add.u64 	%rd913, %lhs, %rhs;
	}
	xor.b64  	%rd914, %rd912, %rd913;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd898, 25;
	shr.b64 	%rhs, %rd898, 39;
	add.u64 	%rd915, %lhs, %rhs;
	}
	xor.b64  	%rd916, %rd914, %rd915;
	and.b64  	%rd917, %rd898, %rd874;
	xor.b64  	%rd918, %rd898, %rd874;
	and.b64  	%rd919, %rd918, %rd850;
	or.b64  	%rd920, %rd919, %rd917;
	add.s64 	%rd921, %rd920, %rd916;
	add.s64 	%rd922, %rd921, %rd910;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd911, 50;
	shr.b64 	%rhs, %rd911, 14;
	add.u64 	%rd923, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd911, 46;
	shr.b64 	%rhs, %rd911, 18;
	add.u64 	%rd924, %lhs, %rhs;
	}
	xor.b64  	%rd925, %rd923, %rd924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd911, 23;
	shr.b64 	%rhs, %rd911, 41;
	add.u64 	%rd926, %lhs, %rhs;
	}
	xor.b64  	%rd927, %rd925, %rd926;
	xor.b64  	%rd928, %rd887, %rd863;
	and.b64  	%rd929, %rd911, %rd928;
	xor.b64  	%rd930, %rd929, %rd863;
	add.s64 	%rd931, %rd626, %rd839;
	add.s64 	%rd932, %rd931, %rd930;
	add.s64 	%rd933, %rd932, %rd927;
	add.s64 	%rd934, %rd933, -4658551843659510044;
	add.s64 	%rd935, %rd934, %rd850;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd922, 36;
	shr.b64 	%rhs, %rd922, 28;
	add.u64 	%rd936, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd922, 30;
	shr.b64 	%rhs, %rd922, 34;
	add.u64 	%rd937, %lhs, %rhs;
	}
	xor.b64  	%rd938, %rd936, %rd937;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd922, 25;
	shr.b64 	%rhs, %rd922, 39;
	add.u64 	%rd939, %lhs, %rhs;
	}
	xor.b64  	%rd940, %rd938, %rd939;
	and.b64  	%rd941, %rd922, %rd898;
	xor.b64  	%rd942, %rd922, %rd898;
	and.b64  	%rd943, %rd942, %rd874;
	or.b64  	%rd944, %rd943, %rd941;
	add.s64 	%rd945, %rd944, %rd940;
	add.s64 	%rd946, %rd945, %rd934;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd935, 50;
	shr.b64 	%rhs, %rd935, 14;
	add.u64 	%rd947, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd935, 46;
	shr.b64 	%rhs, %rd935, 18;
	add.u64 	%rd948, %lhs, %rhs;
	}
	xor.b64  	%rd949, %rd947, %rd948;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd935, 23;
	shr.b64 	%rhs, %rd935, 41;
	add.u64 	%rd950, %lhs, %rhs;
	}
	xor.b64  	%rd951, %rd949, %rd950;
	xor.b64  	%rd952, %rd911, %rd887;
	and.b64  	%rd953, %rd935, %rd952;
	xor.b64  	%rd954, %rd953, %rd887;
	add.s64 	%rd955, %rd632, %rd863;
	add.s64 	%rd956, %rd955, %rd954;
	add.s64 	%rd957, %rd956, %rd951;
	add.s64 	%rd958, %rd957, -4116276920077217854;
	add.s64 	%rd959, %rd958, %rd874;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd946, 36;
	shr.b64 	%rhs, %rd946, 28;
	add.u64 	%rd960, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd946, 30;
	shr.b64 	%rhs, %rd946, 34;
	add.u64 	%rd961, %lhs, %rhs;
	}
	xor.b64  	%rd962, %rd960, %rd961;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd946, 25;
	shr.b64 	%rhs, %rd946, 39;
	add.u64 	%rd963, %lhs, %rhs;
	}
	xor.b64  	%rd964, %rd962, %rd963;
	and.b64  	%rd965, %rd946, %rd922;
	xor.b64  	%rd966, %rd946, %rd922;
	and.b64  	%rd967, %rd966, %rd898;
	or.b64  	%rd968, %rd967, %rd965;
	add.s64 	%rd969, %rd968, %rd964;
	add.s64 	%rd970, %rd969, %rd958;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd959, 50;
	shr.b64 	%rhs, %rd959, 14;
	add.u64 	%rd971, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd959, 46;
	shr.b64 	%rhs, %rd959, 18;
	add.u64 	%rd972, %lhs, %rhs;
	}
	xor.b64  	%rd973, %rd971, %rd972;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd959, 23;
	shr.b64 	%rhs, %rd959, 41;
	add.u64 	%rd974, %lhs, %rhs;
	}
	xor.b64  	%rd975, %rd973, %rd974;
	xor.b64  	%rd976, %rd935, %rd911;
	and.b64  	%rd977, %rd959, %rd976;
	xor.b64  	%rd978, %rd977, %rd911;
	add.s64 	%rd979, %rd638, %rd887;
	add.s64 	%rd980, %rd979, %rd978;
	add.s64 	%rd981, %rd980, %rd975;
	add.s64 	%rd982, %rd981, -3051310485924567259;
	add.s64 	%rd983, %rd982, %rd898;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd970, 36;
	shr.b64 	%rhs, %rd970, 28;
	add.u64 	%rd984, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd970, 30;
	shr.b64 	%rhs, %rd970, 34;
	add.u64 	%rd985, %lhs, %rhs;
	}
	xor.b64  	%rd986, %rd984, %rd985;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd970, 25;
	shr.b64 	%rhs, %rd970, 39;
	add.u64 	%rd987, %lhs, %rhs;
	}
	xor.b64  	%rd988, %rd986, %rd987;
	and.b64  	%rd989, %rd970, %rd946;
	xor.b64  	%rd990, %rd970, %rd946;
	and.b64  	%rd991, %rd990, %rd922;
	or.b64  	%rd992, %rd991, %rd989;
	add.s64 	%rd993, %rd992, %rd988;
	add.s64 	%rd994, %rd993, %rd982;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd983, 50;
	shr.b64 	%rhs, %rd983, 14;
	add.u64 	%rd995, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd983, 46;
	shr.b64 	%rhs, %rd983, 18;
	add.u64 	%rd996, %lhs, %rhs;
	}
	xor.b64  	%rd997, %rd995, %rd996;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd983, 23;
	shr.b64 	%rhs, %rd983, 41;
	add.u64 	%rd998, %lhs, %rhs;
	}
	xor.b64  	%rd999, %rd997, %rd998;
	xor.b64  	%rd1000, %rd959, %rd935;
	and.b64  	%rd1001, %rd983, %rd1000;
	xor.b64  	%rd1002, %rd1001, %rd935;
	add.s64 	%rd1003, %rd645, %rd911;
	add.s64 	%rd1004, %rd1003, %rd1002;
	add.s64 	%rd1005, %rd1004, %rd999;
	add.s64 	%rd1006, %rd1005, 489312712824947311;
	add.s64 	%rd1007, %rd1006, %rd922;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd994, 36;
	shr.b64 	%rhs, %rd994, 28;
	add.u64 	%rd1008, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd994, 30;
	shr.b64 	%rhs, %rd994, 34;
	add.u64 	%rd1009, %lhs, %rhs;
	}
	xor.b64  	%rd1010, %rd1008, %rd1009;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd994, 25;
	shr.b64 	%rhs, %rd994, 39;
	add.u64 	%rd1011, %lhs, %rhs;
	}
	xor.b64  	%rd1012, %rd1010, %rd1011;
	and.b64  	%rd1013, %rd994, %rd970;
	xor.b64  	%rd1014, %rd994, %rd970;
	and.b64  	%rd1015, %rd1014, %rd946;
	or.b64  	%rd1016, %rd1015, %rd1013;
	add.s64 	%rd1017, %rd1016, %rd1012;
	add.s64 	%rd1018, %rd1017, %rd1006;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1007, 50;
	shr.b64 	%rhs, %rd1007, 14;
	add.u64 	%rd1019, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1007, 46;
	shr.b64 	%rhs, %rd1007, 18;
	add.u64 	%rd1020, %lhs, %rhs;
	}
	xor.b64  	%rd1021, %rd1019, %rd1020;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1007, 23;
	shr.b64 	%rhs, %rd1007, 41;
	add.u64 	%rd1022, %lhs, %rhs;
	}
	xor.b64  	%rd1023, %rd1021, %rd1022;
	xor.b64  	%rd1024, %rd983, %rd959;
	and.b64  	%rd1025, %rd1007, %rd1024;
	xor.b64  	%rd1026, %rd1025, %rd959;
	add.s64 	%rd1027, %rd658, %rd935;
	add.s64 	%rd1028, %rd1027, %rd1026;
	add.s64 	%rd1029, %rd1028, %rd1023;
	add.s64 	%rd1030, %rd1029, 1452737877330783856;
	add.s64 	%rd1031, %rd1030, %rd946;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1018, 36;
	shr.b64 	%rhs, %rd1018, 28;
	add.u64 	%rd1032, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1018, 30;
	shr.b64 	%rhs, %rd1018, 34;
	add.u64 	%rd1033, %lhs, %rhs;
	}
	xor.b64  	%rd1034, %rd1032, %rd1033;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1018, 25;
	shr.b64 	%rhs, %rd1018, 39;
	add.u64 	%rd1035, %lhs, %rhs;
	}
	xor.b64  	%rd1036, %rd1034, %rd1035;
	and.b64  	%rd1037, %rd1018, %rd994;
	xor.b64  	%rd1038, %rd1018, %rd994;
	and.b64  	%rd1039, %rd1038, %rd970;
	or.b64  	%rd1040, %rd1039, %rd1037;
	add.s64 	%rd1041, %rd1040, %rd1036;
	add.s64 	%rd1042, %rd1041, %rd1030;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd645, 45;
	shr.b64 	%rhs, %rd645, 19;
	add.u64 	%rd1043, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd645, 3;
	shr.b64 	%rhs, %rd645, 61;
	add.u64 	%rd1044, %lhs, %rhs;
	}
	xor.b64  	%rd1045, %rd1043, %rd1044;
	shr.u64 	%rd1046, %rd645, 6;
	xor.b64  	%rd1047, %rd1045, %rd1046;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd531, 63;
	shr.b64 	%rhs, %rd531, 1;
	add.u64 	%rd1048, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd531, 56;
	shr.b64 	%rhs, %rd531, 8;
	add.u64 	%rd1049, %lhs, %rhs;
	}
	xor.b64  	%rd1050, %rd1048, %rd1049;
	shr.u64 	%rd1051, %rd531, 7;
	xor.b64  	%rd1052, %rd1050, %rd1051;
	add.s64 	%rd1053, %rd1052, %rd524;
	add.s64 	%rd1054, %rd1053, %rd614;
	add.s64 	%rd1055, %rd1054, %rd1047;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd658, 45;
	shr.b64 	%rhs, %rd658, 19;
	add.u64 	%rd1056, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd658, 3;
	shr.b64 	%rhs, %rd658, 61;
	add.u64 	%rd1057, %lhs, %rhs;
	}
	xor.b64  	%rd1058, %rd1056, %rd1057;
	shr.u64 	%rd1059, %rd658, 6;
	xor.b64  	%rd1060, %rd1058, %rd1059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd543, 63;
	shr.b64 	%rhs, %rd543, 1;
	add.u64 	%rd1061, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd543, 56;
	shr.b64 	%rhs, %rd543, 8;
	add.u64 	%rd1062, %lhs, %rhs;
	}
	xor.b64  	%rd1063, %rd1061, %rd1062;
	shr.u64 	%rd1064, %rd543, 7;
	xor.b64  	%rd1065, %rd1063, %rd1064;
	add.s64 	%rd1066, %rd1065, %rd531;
	add.s64 	%rd1067, %rd1066, %rd620;
	add.s64 	%rd1068, %rd1067, %rd1060;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1055, 45;
	shr.b64 	%rhs, %rd1055, 19;
	add.u64 	%rd1069, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1055, 3;
	shr.b64 	%rhs, %rd1055, 61;
	add.u64 	%rd1070, %lhs, %rhs;
	}
	xor.b64  	%rd1071, %rd1069, %rd1070;
	shr.u64 	%rd1072, %rd1055, 6;
	xor.b64  	%rd1073, %rd1071, %rd1072;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd555, 63;
	shr.b64 	%rhs, %rd555, 1;
	add.u64 	%rd1074, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd555, 56;
	shr.b64 	%rhs, %rd555, 8;
	add.u64 	%rd1075, %lhs, %rhs;
	}
	xor.b64  	%rd1076, %rd1074, %rd1075;
	shr.u64 	%rd1077, %rd555, 7;
	xor.b64  	%rd1078, %rd1076, %rd1077;
	add.s64 	%rd1079, %rd1078, %rd543;
	add.s64 	%rd1080, %rd1079, %rd626;
	add.s64 	%rd1081, %rd1080, %rd1073;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1068, 45;
	shr.b64 	%rhs, %rd1068, 19;
	add.u64 	%rd1082, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1068, 3;
	shr.b64 	%rhs, %rd1068, 61;
	add.u64 	%rd1083, %lhs, %rhs;
	}
	xor.b64  	%rd1084, %rd1082, %rd1083;
	shr.u64 	%rd1085, %rd1068, 6;
	xor.b64  	%rd1086, %rd1084, %rd1085;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd567, 63;
	shr.b64 	%rhs, %rd567, 1;
	add.u64 	%rd1087, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd567, 56;
	shr.b64 	%rhs, %rd567, 8;
	add.u64 	%rd1088, %lhs, %rhs;
	}
	xor.b64  	%rd1089, %rd1087, %rd1088;
	shr.u64 	%rd1090, %rd567, 7;
	xor.b64  	%rd1091, %rd1089, %rd1090;
	add.s64 	%rd1092, %rd1091, %rd555;
	add.s64 	%rd1093, %rd1092, %rd632;
	add.s64 	%rd1094, %rd1093, %rd1086;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1081, 45;
	shr.b64 	%rhs, %rd1081, 19;
	add.u64 	%rd1095, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1081, 3;
	shr.b64 	%rhs, %rd1081, 61;
	add.u64 	%rd1096, %lhs, %rhs;
	}
	xor.b64  	%rd1097, %rd1095, %rd1096;
	shr.u64 	%rd1098, %rd1081, 6;
	xor.b64  	%rd1099, %rd1097, %rd1098;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd579, 63;
	shr.b64 	%rhs, %rd579, 1;
	add.u64 	%rd1100, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd579, 56;
	shr.b64 	%rhs, %rd579, 8;
	add.u64 	%rd1101, %lhs, %rhs;
	}
	xor.b64  	%rd1102, %rd1100, %rd1101;
	shr.u64 	%rd1103, %rd579, 7;
	xor.b64  	%rd1104, %rd1102, %rd1103;
	add.s64 	%rd1105, %rd1104, %rd567;
	add.s64 	%rd1106, %rd1105, %rd638;
	add.s64 	%rd1107, %rd1106, %rd1099;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1094, 45;
	shr.b64 	%rhs, %rd1094, 19;
	add.u64 	%rd1108, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1094, 3;
	shr.b64 	%rhs, %rd1094, 61;
	add.u64 	%rd1109, %lhs, %rhs;
	}
	xor.b64  	%rd1110, %rd1108, %rd1109;
	shr.u64 	%rd1111, %rd1094, 6;
	xor.b64  	%rd1112, %rd1110, %rd1111;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd592, 63;
	shr.b64 	%rhs, %rd592, 1;
	add.u64 	%rd1113, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd592, 56;
	shr.b64 	%rhs, %rd592, 8;
	add.u64 	%rd1114, %lhs, %rhs;
	}
	xor.b64  	%rd1115, %rd1113, %rd1114;
	shr.u64 	%rd1116, %rd592, 7;
	xor.b64  	%rd1117, %rd1115, %rd1116;
	add.s64 	%rd1118, %rd1117, %rd579;
	add.s64 	%rd1119, %rd1118, %rd645;
	add.s64 	%rd1120, %rd1119, %rd1112;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1107, 45;
	shr.b64 	%rhs, %rd1107, 19;
	add.u64 	%rd1121, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1107, 3;
	shr.b64 	%rhs, %rd1107, 61;
	add.u64 	%rd1122, %lhs, %rhs;
	}
	xor.b64  	%rd1123, %rd1121, %rd1122;
	shr.u64 	%rd1124, %rd1107, 6;
	xor.b64  	%rd1125, %rd1123, %rd1124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd600, 63;
	shr.b64 	%rhs, %rd600, 1;
	add.u64 	%rd1126, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd600, 56;
	shr.b64 	%rhs, %rd600, 8;
	add.u64 	%rd1127, %lhs, %rhs;
	}
	xor.b64  	%rd1128, %rd1126, %rd1127;
	shr.u64 	%rd1129, %rd600, 7;
	xor.b64  	%rd1130, %rd1128, %rd1129;
	add.s64 	%rd1131, %rd1130, %rd592;
	add.s64 	%rd1132, %rd1131, %rd658;
	add.s64 	%rd1133, %rd1132, %rd1125;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1120, 45;
	shr.b64 	%rhs, %rd1120, 19;
	add.u64 	%rd1134, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1120, 3;
	shr.b64 	%rhs, %rd1120, 61;
	add.u64 	%rd1135, %lhs, %rhs;
	}
	xor.b64  	%rd1136, %rd1134, %rd1135;
	shr.u64 	%rd1137, %rd1120, 6;
	xor.b64  	%rd1138, %rd1136, %rd1137;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd607, 63;
	shr.b64 	%rhs, %rd607, 1;
	add.u64 	%rd1139, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd607, 56;
	shr.b64 	%rhs, %rd607, 8;
	add.u64 	%rd1140, %lhs, %rhs;
	}
	xor.b64  	%rd1141, %rd1139, %rd1140;
	shr.u64 	%rd1142, %rd607, 7;
	xor.b64  	%rd1143, %rd1141, %rd1142;
	add.s64 	%rd1144, %rd1143, %rd600;
	add.s64 	%rd1145, %rd1144, %rd1055;
	add.s64 	%rd1146, %rd1145, %rd1138;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1133, 45;
	shr.b64 	%rhs, %rd1133, 19;
	add.u64 	%rd1147, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1133, 3;
	shr.b64 	%rhs, %rd1133, 61;
	add.u64 	%rd1148, %lhs, %rhs;
	}
	xor.b64  	%rd1149, %rd1147, %rd1148;
	shr.u64 	%rd1150, %rd1133, 6;
	xor.b64  	%rd1151, %rd1149, %rd1150;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd614, 63;
	shr.b64 	%rhs, %rd614, 1;
	add.u64 	%rd1152, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd614, 56;
	shr.b64 	%rhs, %rd614, 8;
	add.u64 	%rd1153, %lhs, %rhs;
	}
	xor.b64  	%rd1154, %rd1152, %rd1153;
	shr.u64 	%rd1155, %rd614, 7;
	xor.b64  	%rd1156, %rd1154, %rd1155;
	add.s64 	%rd1157, %rd1156, %rd607;
	add.s64 	%rd1158, %rd1157, %rd1068;
	add.s64 	%rd1159, %rd1158, %rd1151;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1146, 45;
	shr.b64 	%rhs, %rd1146, 19;
	add.u64 	%rd1160, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1146, 3;
	shr.b64 	%rhs, %rd1146, 61;
	add.u64 	%rd1161, %lhs, %rhs;
	}
	xor.b64  	%rd1162, %rd1160, %rd1161;
	shr.u64 	%rd1163, %rd1146, 6;
	xor.b64  	%rd1164, %rd1162, %rd1163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd620, 63;
	shr.b64 	%rhs, %rd620, 1;
	add.u64 	%rd1165, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd620, 56;
	shr.b64 	%rhs, %rd620, 8;
	add.u64 	%rd1166, %lhs, %rhs;
	}
	xor.b64  	%rd1167, %rd1165, %rd1166;
	shr.u64 	%rd1168, %rd620, 7;
	xor.b64  	%rd1169, %rd1167, %rd1168;
	add.s64 	%rd1170, %rd1169, %rd614;
	add.s64 	%rd1171, %rd1170, %rd1081;
	add.s64 	%rd1172, %rd1171, %rd1164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1159, 45;
	shr.b64 	%rhs, %rd1159, 19;
	add.u64 	%rd1173, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1159, 3;
	shr.b64 	%rhs, %rd1159, 61;
	add.u64 	%rd1174, %lhs, %rhs;
	}
	xor.b64  	%rd1175, %rd1173, %rd1174;
	shr.u64 	%rd1176, %rd1159, 6;
	xor.b64  	%rd1177, %rd1175, %rd1176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd626, 63;
	shr.b64 	%rhs, %rd626, 1;
	add.u64 	%rd1178, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd626, 56;
	shr.b64 	%rhs, %rd626, 8;
	add.u64 	%rd1179, %lhs, %rhs;
	}
	xor.b64  	%rd1180, %rd1178, %rd1179;
	shr.u64 	%rd1181, %rd626, 7;
	xor.b64  	%rd1182, %rd1180, %rd1181;
	add.s64 	%rd1183, %rd1182, %rd620;
	add.s64 	%rd1184, %rd1183, %rd1094;
	add.s64 	%rd1185, %rd1184, %rd1177;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1172, 45;
	shr.b64 	%rhs, %rd1172, 19;
	add.u64 	%rd1186, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1172, 3;
	shr.b64 	%rhs, %rd1172, 61;
	add.u64 	%rd1187, %lhs, %rhs;
	}
	xor.b64  	%rd1188, %rd1186, %rd1187;
	shr.u64 	%rd1189, %rd1172, 6;
	xor.b64  	%rd1190, %rd1188, %rd1189;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd632, 63;
	shr.b64 	%rhs, %rd632, 1;
	add.u64 	%rd1191, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd632, 56;
	shr.b64 	%rhs, %rd632, 8;
	add.u64 	%rd1192, %lhs, %rhs;
	}
	xor.b64  	%rd1193, %rd1191, %rd1192;
	shr.u64 	%rd1194, %rd632, 7;
	xor.b64  	%rd1195, %rd1193, %rd1194;
	add.s64 	%rd1196, %rd1195, %rd626;
	add.s64 	%rd1197, %rd1196, %rd1107;
	add.s64 	%rd1198, %rd1197, %rd1190;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1185, 45;
	shr.b64 	%rhs, %rd1185, 19;
	add.u64 	%rd1199, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1185, 3;
	shr.b64 	%rhs, %rd1185, 61;
	add.u64 	%rd1200, %lhs, %rhs;
	}
	xor.b64  	%rd1201, %rd1199, %rd1200;
	shr.u64 	%rd1202, %rd1185, 6;
	xor.b64  	%rd1203, %rd1201, %rd1202;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd638, 63;
	shr.b64 	%rhs, %rd638, 1;
	add.u64 	%rd1204, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd638, 56;
	shr.b64 	%rhs, %rd638, 8;
	add.u64 	%rd1205, %lhs, %rhs;
	}
	xor.b64  	%rd1206, %rd1204, %rd1205;
	shr.u64 	%rd1207, %rd638, 7;
	xor.b64  	%rd1208, %rd1206, %rd1207;
	add.s64 	%rd1209, %rd1208, %rd632;
	add.s64 	%rd1210, %rd1209, %rd1120;
	add.s64 	%rd1211, %rd1210, %rd1203;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1198, 45;
	shr.b64 	%rhs, %rd1198, 19;
	add.u64 	%rd1212, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1198, 3;
	shr.b64 	%rhs, %rd1198, 61;
	add.u64 	%rd1213, %lhs, %rhs;
	}
	xor.b64  	%rd1214, %rd1212, %rd1213;
	shr.u64 	%rd1215, %rd1198, 6;
	xor.b64  	%rd1216, %rd1214, %rd1215;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd645, 63;
	shr.b64 	%rhs, %rd645, 1;
	add.u64 	%rd1217, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd645, 56;
	shr.b64 	%rhs, %rd645, 8;
	add.u64 	%rd1218, %lhs, %rhs;
	}
	xor.b64  	%rd1219, %rd1217, %rd1218;
	shr.u64 	%rd1220, %rd645, 7;
	xor.b64  	%rd1221, %rd1219, %rd1220;
	add.s64 	%rd1222, %rd1221, %rd638;
	add.s64 	%rd1223, %rd1222, %rd1133;
	add.s64 	%rd1224, %rd1223, %rd1216;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1211, 45;
	shr.b64 	%rhs, %rd1211, 19;
	add.u64 	%rd1225, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1211, 3;
	shr.b64 	%rhs, %rd1211, 61;
	add.u64 	%rd1226, %lhs, %rhs;
	}
	xor.b64  	%rd1227, %rd1225, %rd1226;
	shr.u64 	%rd1228, %rd1211, 6;
	xor.b64  	%rd1229, %rd1227, %rd1228;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd658, 63;
	shr.b64 	%rhs, %rd658, 1;
	add.u64 	%rd1230, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd658, 56;
	shr.b64 	%rhs, %rd658, 8;
	add.u64 	%rd1231, %lhs, %rhs;
	}
	xor.b64  	%rd1232, %rd1230, %rd1231;
	shr.u64 	%rd1233, %rd658, 7;
	xor.b64  	%rd1234, %rd1232, %rd1233;
	add.s64 	%rd1235, %rd1234, %rd645;
	add.s64 	%rd1236, %rd1235, %rd1146;
	add.s64 	%rd1237, %rd1236, %rd1229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1224, 45;
	shr.b64 	%rhs, %rd1224, 19;
	add.u64 	%rd1238, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1224, 3;
	shr.b64 	%rhs, %rd1224, 61;
	add.u64 	%rd1239, %lhs, %rhs;
	}
	xor.b64  	%rd1240, %rd1238, %rd1239;
	shr.u64 	%rd1241, %rd1224, 6;
	xor.b64  	%rd1242, %rd1240, %rd1241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1055, 63;
	shr.b64 	%rhs, %rd1055, 1;
	add.u64 	%rd1243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1055, 56;
	shr.b64 	%rhs, %rd1055, 8;
	add.u64 	%rd1244, %lhs, %rhs;
	}
	xor.b64  	%rd1245, %rd1243, %rd1244;
	shr.u64 	%rd1246, %rd1055, 7;
	xor.b64  	%rd1247, %rd1245, %rd1246;
	add.s64 	%rd1248, %rd1247, %rd658;
	add.s64 	%rd1249, %rd1248, %rd1159;
	add.s64 	%rd1250, %rd1249, %rd1242;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1031, 50;
	shr.b64 	%rhs, %rd1031, 14;
	add.u64 	%rd1251, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1031, 46;
	shr.b64 	%rhs, %rd1031, 18;
	add.u64 	%rd1252, %lhs, %rhs;
	}
	xor.b64  	%rd1253, %rd1251, %rd1252;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1031, 23;
	shr.b64 	%rhs, %rd1031, 41;
	add.u64 	%rd1254, %lhs, %rhs;
	}
	xor.b64  	%rd1255, %rd1253, %rd1254;
	xor.b64  	%rd1256, %rd1007, %rd983;
	and.b64  	%rd1257, %rd1031, %rd1256;
	xor.b64  	%rd1258, %rd1257, %rd983;
	add.s64 	%rd1259, %rd1258, %rd959;
	add.s64 	%rd1260, %rd1259, %rd1255;
	add.s64 	%rd1261, %rd1260, %rd1055;
	add.s64 	%rd1262, %rd1261, 2861767655752347644;
	add.s64 	%rd1263, %rd1262, %rd970;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1042, 36;
	shr.b64 	%rhs, %rd1042, 28;
	add.u64 	%rd1264, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1042, 30;
	shr.b64 	%rhs, %rd1042, 34;
	add.u64 	%rd1265, %lhs, %rhs;
	}
	xor.b64  	%rd1266, %rd1264, %rd1265;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1042, 25;
	shr.b64 	%rhs, %rd1042, 39;
	add.u64 	%rd1267, %lhs, %rhs;
	}
	xor.b64  	%rd1268, %rd1266, %rd1267;
	and.b64  	%rd1269, %rd1042, %rd1018;
	xor.b64  	%rd1270, %rd1042, %rd1018;
	and.b64  	%rd1271, %rd1270, %rd994;
	or.b64  	%rd1272, %rd1271, %rd1269;
	add.s64 	%rd1273, %rd1272, %rd1268;
	add.s64 	%rd1274, %rd1273, %rd1262;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1263, 50;
	shr.b64 	%rhs, %rd1263, 14;
	add.u64 	%rd1275, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1263, 46;
	shr.b64 	%rhs, %rd1263, 18;
	add.u64 	%rd1276, %lhs, %rhs;
	}
	xor.b64  	%rd1277, %rd1275, %rd1276;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1263, 23;
	shr.b64 	%rhs, %rd1263, 41;
	add.u64 	%rd1278, %lhs, %rhs;
	}
	xor.b64  	%rd1279, %rd1277, %rd1278;
	xor.b64  	%rd1280, %rd1031, %rd1007;
	and.b64  	%rd1281, %rd1263, %rd1280;
	xor.b64  	%rd1282, %rd1281, %rd1007;
	add.s64 	%rd1283, %rd1068, %rd983;
	add.s64 	%rd1284, %rd1283, %rd1282;
	add.s64 	%rd1285, %rd1284, %rd1279;
	add.s64 	%rd1286, %rd1285, 3322285676063803686;
	add.s64 	%rd1287, %rd1286, %rd994;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1274, 36;
	shr.b64 	%rhs, %rd1274, 28;
	add.u64 	%rd1288, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1274, 30;
	shr.b64 	%rhs, %rd1274, 34;
	add.u64 	%rd1289, %lhs, %rhs;
	}
	xor.b64  	%rd1290, %rd1288, %rd1289;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1274, 25;
	shr.b64 	%rhs, %rd1274, 39;
	add.u64 	%rd1291, %lhs, %rhs;
	}
	xor.b64  	%rd1292, %rd1290, %rd1291;
	and.b64  	%rd1293, %rd1274, %rd1042;
	xor.b64  	%rd1294, %rd1274, %rd1042;
	and.b64  	%rd1295, %rd1294, %rd1018;
	or.b64  	%rd1296, %rd1295, %rd1293;
	add.s64 	%rd1297, %rd1296, %rd1292;
	add.s64 	%rd1298, %rd1297, %rd1286;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1287, 50;
	shr.b64 	%rhs, %rd1287, 14;
	add.u64 	%rd1299, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1287, 46;
	shr.b64 	%rhs, %rd1287, 18;
	add.u64 	%rd1300, %lhs, %rhs;
	}
	xor.b64  	%rd1301, %rd1299, %rd1300;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1287, 23;
	shr.b64 	%rhs, %rd1287, 41;
	add.u64 	%rd1302, %lhs, %rhs;
	}
	xor.b64  	%rd1303, %rd1301, %rd1302;
	xor.b64  	%rd1304, %rd1263, %rd1031;
	and.b64  	%rd1305, %rd1287, %rd1304;
	xor.b64  	%rd1306, %rd1305, %rd1031;
	add.s64 	%rd1307, %rd1081, %rd1007;
	add.s64 	%rd1308, %rd1307, %rd1306;
	add.s64 	%rd1309, %rd1308, %rd1303;
	add.s64 	%rd1310, %rd1309, 5560940570517711597;
	add.s64 	%rd1311, %rd1310, %rd1018;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1298, 36;
	shr.b64 	%rhs, %rd1298, 28;
	add.u64 	%rd1312, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1298, 30;
	shr.b64 	%rhs, %rd1298, 34;
	add.u64 	%rd1313, %lhs, %rhs;
	}
	xor.b64  	%rd1314, %rd1312, %rd1313;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1298, 25;
	shr.b64 	%rhs, %rd1298, 39;
	add.u64 	%rd1315, %lhs, %rhs;
	}
	xor.b64  	%rd1316, %rd1314, %rd1315;
	and.b64  	%rd1317, %rd1298, %rd1274;
	xor.b64  	%rd1318, %rd1298, %rd1274;
	and.b64  	%rd1319, %rd1318, %rd1042;
	or.b64  	%rd1320, %rd1319, %rd1317;
	add.s64 	%rd1321, %rd1320, %rd1316;
	add.s64 	%rd1322, %rd1321, %rd1310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1311, 50;
	shr.b64 	%rhs, %rd1311, 14;
	add.u64 	%rd1323, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1311, 46;
	shr.b64 	%rhs, %rd1311, 18;
	add.u64 	%rd1324, %lhs, %rhs;
	}
	xor.b64  	%rd1325, %rd1323, %rd1324;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1311, 23;
	shr.b64 	%rhs, %rd1311, 41;
	add.u64 	%rd1326, %lhs, %rhs;
	}
	xor.b64  	%rd1327, %rd1325, %rd1326;
	xor.b64  	%rd1328, %rd1287, %rd1263;
	and.b64  	%rd1329, %rd1311, %rd1328;
	xor.b64  	%rd1330, %rd1329, %rd1263;
	add.s64 	%rd1331, %rd1094, %rd1031;
	add.s64 	%rd1332, %rd1331, %rd1330;
	add.s64 	%rd1333, %rd1332, %rd1327;
	add.s64 	%rd1334, %rd1333, 5996557281743188959;
	add.s64 	%rd1335, %rd1334, %rd1042;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1322, 36;
	shr.b64 	%rhs, %rd1322, 28;
	add.u64 	%rd1336, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1322, 30;
	shr.b64 	%rhs, %rd1322, 34;
	add.u64 	%rd1337, %lhs, %rhs;
	}
	xor.b64  	%rd1338, %rd1336, %rd1337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1322, 25;
	shr.b64 	%rhs, %rd1322, 39;
	add.u64 	%rd1339, %lhs, %rhs;
	}
	xor.b64  	%rd1340, %rd1338, %rd1339;
	and.b64  	%rd1341, %rd1322, %rd1298;
	xor.b64  	%rd1342, %rd1322, %rd1298;
	and.b64  	%rd1343, %rd1342, %rd1274;
	or.b64  	%rd1344, %rd1343, %rd1341;
	add.s64 	%rd1345, %rd1344, %rd1340;
	add.s64 	%rd1346, %rd1345, %rd1334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1335, 50;
	shr.b64 	%rhs, %rd1335, 14;
	add.u64 	%rd1347, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1335, 46;
	shr.b64 	%rhs, %rd1335, 18;
	add.u64 	%rd1348, %lhs, %rhs;
	}
	xor.b64  	%rd1349, %rd1347, %rd1348;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1335, 23;
	shr.b64 	%rhs, %rd1335, 41;
	add.u64 	%rd1350, %lhs, %rhs;
	}
	xor.b64  	%rd1351, %rd1349, %rd1350;
	xor.b64  	%rd1352, %rd1311, %rd1287;
	and.b64  	%rd1353, %rd1335, %rd1352;
	xor.b64  	%rd1354, %rd1353, %rd1287;
	add.s64 	%rd1355, %rd1107, %rd1263;
	add.s64 	%rd1356, %rd1355, %rd1354;
	add.s64 	%rd1357, %rd1356, %rd1351;
	add.s64 	%rd1358, %rd1357, 7280758554555802590;
	add.s64 	%rd1359, %rd1358, %rd1274;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1346, 36;
	shr.b64 	%rhs, %rd1346, 28;
	add.u64 	%rd1360, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1346, 30;
	shr.b64 	%rhs, %rd1346, 34;
	add.u64 	%rd1361, %lhs, %rhs;
	}
	xor.b64  	%rd1362, %rd1360, %rd1361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1346, 25;
	shr.b64 	%rhs, %rd1346, 39;
	add.u64 	%rd1363, %lhs, %rhs;
	}
	xor.b64  	%rd1364, %rd1362, %rd1363;
	and.b64  	%rd1365, %rd1346, %rd1322;
	xor.b64  	%rd1366, %rd1346, %rd1322;
	and.b64  	%rd1367, %rd1366, %rd1298;
	or.b64  	%rd1368, %rd1367, %rd1365;
	add.s64 	%rd1369, %rd1368, %rd1364;
	add.s64 	%rd1370, %rd1369, %rd1358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1359, 50;
	shr.b64 	%rhs, %rd1359, 14;
	add.u64 	%rd1371, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1359, 46;
	shr.b64 	%rhs, %rd1359, 18;
	add.u64 	%rd1372, %lhs, %rhs;
	}
	xor.b64  	%rd1373, %rd1371, %rd1372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1359, 23;
	shr.b64 	%rhs, %rd1359, 41;
	add.u64 	%rd1374, %lhs, %rhs;
	}
	xor.b64  	%rd1375, %rd1373, %rd1374;
	xor.b64  	%rd1376, %rd1335, %rd1311;
	and.b64  	%rd1377, %rd1359, %rd1376;
	xor.b64  	%rd1378, %rd1377, %rd1311;
	add.s64 	%rd1379, %rd1120, %rd1287;
	add.s64 	%rd1380, %rd1379, %rd1378;
	add.s64 	%rd1381, %rd1380, %rd1375;
	add.s64 	%rd1382, %rd1381, 8532644243296465576;
	add.s64 	%rd1383, %rd1382, %rd1298;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1370, 36;
	shr.b64 	%rhs, %rd1370, 28;
	add.u64 	%rd1384, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1370, 30;
	shr.b64 	%rhs, %rd1370, 34;
	add.u64 	%rd1385, %lhs, %rhs;
	}
	xor.b64  	%rd1386, %rd1384, %rd1385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1370, 25;
	shr.b64 	%rhs, %rd1370, 39;
	add.u64 	%rd1387, %lhs, %rhs;
	}
	xor.b64  	%rd1388, %rd1386, %rd1387;
	and.b64  	%rd1389, %rd1370, %rd1346;
	xor.b64  	%rd1390, %rd1370, %rd1346;
	and.b64  	%rd1391, %rd1390, %rd1322;
	or.b64  	%rd1392, %rd1391, %rd1389;
	add.s64 	%rd1393, %rd1392, %rd1388;
	add.s64 	%rd1394, %rd1393, %rd1382;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1383, 50;
	shr.b64 	%rhs, %rd1383, 14;
	add.u64 	%rd1395, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1383, 46;
	shr.b64 	%rhs, %rd1383, 18;
	add.u64 	%rd1396, %lhs, %rhs;
	}
	xor.b64  	%rd1397, %rd1395, %rd1396;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1383, 23;
	shr.b64 	%rhs, %rd1383, 41;
	add.u64 	%rd1398, %lhs, %rhs;
	}
	xor.b64  	%rd1399, %rd1397, %rd1398;
	xor.b64  	%rd1400, %rd1359, %rd1335;
	and.b64  	%rd1401, %rd1383, %rd1400;
	xor.b64  	%rd1402, %rd1401, %rd1335;
	add.s64 	%rd1403, %rd1133, %rd1311;
	add.s64 	%rd1404, %rd1403, %rd1402;
	add.s64 	%rd1405, %rd1404, %rd1399;
	add.s64 	%rd1406, %rd1405, -9096487096722542874;
	add.s64 	%rd1407, %rd1406, %rd1322;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1394, 36;
	shr.b64 	%rhs, %rd1394, 28;
	add.u64 	%rd1408, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1394, 30;
	shr.b64 	%rhs, %rd1394, 34;
	add.u64 	%rd1409, %lhs, %rhs;
	}
	xor.b64  	%rd1410, %rd1408, %rd1409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1394, 25;
	shr.b64 	%rhs, %rd1394, 39;
	add.u64 	%rd1411, %lhs, %rhs;
	}
	xor.b64  	%rd1412, %rd1410, %rd1411;
	and.b64  	%rd1413, %rd1394, %rd1370;
	xor.b64  	%rd1414, %rd1394, %rd1370;
	and.b64  	%rd1415, %rd1414, %rd1346;
	or.b64  	%rd1416, %rd1415, %rd1413;
	add.s64 	%rd1417, %rd1416, %rd1412;
	add.s64 	%rd1418, %rd1417, %rd1406;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1407, 50;
	shr.b64 	%rhs, %rd1407, 14;
	add.u64 	%rd1419, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1407, 46;
	shr.b64 	%rhs, %rd1407, 18;
	add.u64 	%rd1420, %lhs, %rhs;
	}
	xor.b64  	%rd1421, %rd1419, %rd1420;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1407, 23;
	shr.b64 	%rhs, %rd1407, 41;
	add.u64 	%rd1422, %lhs, %rhs;
	}
	xor.b64  	%rd1423, %rd1421, %rd1422;
	xor.b64  	%rd1424, %rd1383, %rd1359;
	and.b64  	%rd1425, %rd1407, %rd1424;
	xor.b64  	%rd1426, %rd1425, %rd1359;
	add.s64 	%rd1427, %rd1146, %rd1335;
	add.s64 	%rd1428, %rd1427, %rd1426;
	add.s64 	%rd1429, %rd1428, %rd1423;
	add.s64 	%rd1430, %rd1429, -7894198246740708037;
	add.s64 	%rd1431, %rd1430, %rd1346;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1418, 36;
	shr.b64 	%rhs, %rd1418, 28;
	add.u64 	%rd1432, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1418, 30;
	shr.b64 	%rhs, %rd1418, 34;
	add.u64 	%rd1433, %lhs, %rhs;
	}
	xor.b64  	%rd1434, %rd1432, %rd1433;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1418, 25;
	shr.b64 	%rhs, %rd1418, 39;
	add.u64 	%rd1435, %lhs, %rhs;
	}
	xor.b64  	%rd1436, %rd1434, %rd1435;
	and.b64  	%rd1437, %rd1418, %rd1394;
	xor.b64  	%rd1438, %rd1418, %rd1394;
	and.b64  	%rd1439, %rd1438, %rd1370;
	or.b64  	%rd1440, %rd1439, %rd1437;
	add.s64 	%rd1441, %rd1440, %rd1436;
	add.s64 	%rd1442, %rd1441, %rd1430;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1431, 50;
	shr.b64 	%rhs, %rd1431, 14;
	add.u64 	%rd1443, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1431, 46;
	shr.b64 	%rhs, %rd1431, 18;
	add.u64 	%rd1444, %lhs, %rhs;
	}
	xor.b64  	%rd1445, %rd1443, %rd1444;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1431, 23;
	shr.b64 	%rhs, %rd1431, 41;
	add.u64 	%rd1446, %lhs, %rhs;
	}
	xor.b64  	%rd1447, %rd1445, %rd1446;
	xor.b64  	%rd1448, %rd1407, %rd1383;
	and.b64  	%rd1449, %rd1431, %rd1448;
	xor.b64  	%rd1450, %rd1449, %rd1383;
	add.s64 	%rd1451, %rd1159, %rd1359;
	add.s64 	%rd1452, %rd1451, %rd1450;
	add.s64 	%rd1453, %rd1452, %rd1447;
	add.s64 	%rd1454, %rd1453, -6719396339535248540;
	add.s64 	%rd1455, %rd1454, %rd1370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1442, 36;
	shr.b64 	%rhs, %rd1442, 28;
	add.u64 	%rd1456, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1442, 30;
	shr.b64 	%rhs, %rd1442, 34;
	add.u64 	%rd1457, %lhs, %rhs;
	}
	xor.b64  	%rd1458, %rd1456, %rd1457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1442, 25;
	shr.b64 	%rhs, %rd1442, 39;
	add.u64 	%rd1459, %lhs, %rhs;
	}
	xor.b64  	%rd1460, %rd1458, %rd1459;
	and.b64  	%rd1461, %rd1442, %rd1418;
	xor.b64  	%rd1462, %rd1442, %rd1418;
	and.b64  	%rd1463, %rd1462, %rd1394;
	or.b64  	%rd1464, %rd1463, %rd1461;
	add.s64 	%rd1465, %rd1464, %rd1460;
	add.s64 	%rd1466, %rd1465, %rd1454;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1455, 50;
	shr.b64 	%rhs, %rd1455, 14;
	add.u64 	%rd1467, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1455, 46;
	shr.b64 	%rhs, %rd1455, 18;
	add.u64 	%rd1468, %lhs, %rhs;
	}
	xor.b64  	%rd1469, %rd1467, %rd1468;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1455, 23;
	shr.b64 	%rhs, %rd1455, 41;
	add.u64 	%rd1470, %lhs, %rhs;
	}
	xor.b64  	%rd1471, %rd1469, %rd1470;
	xor.b64  	%rd1472, %rd1431, %rd1407;
	and.b64  	%rd1473, %rd1455, %rd1472;
	xor.b64  	%rd1474, %rd1473, %rd1407;
	add.s64 	%rd1475, %rd1172, %rd1383;
	add.s64 	%rd1476, %rd1475, %rd1474;
	add.s64 	%rd1477, %rd1476, %rd1471;
	add.s64 	%rd1478, %rd1477, -6333637450476146687;
	add.s64 	%rd1479, %rd1478, %rd1394;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1466, 36;
	shr.b64 	%rhs, %rd1466, 28;
	add.u64 	%rd1480, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1466, 30;
	shr.b64 	%rhs, %rd1466, 34;
	add.u64 	%rd1481, %lhs, %rhs;
	}
	xor.b64  	%rd1482, %rd1480, %rd1481;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1466, 25;
	shr.b64 	%rhs, %rd1466, 39;
	add.u64 	%rd1483, %lhs, %rhs;
	}
	xor.b64  	%rd1484, %rd1482, %rd1483;
	and.b64  	%rd1485, %rd1466, %rd1442;
	xor.b64  	%rd1486, %rd1466, %rd1442;
	and.b64  	%rd1487, %rd1486, %rd1418;
	or.b64  	%rd1488, %rd1487, %rd1485;
	add.s64 	%rd1489, %rd1488, %rd1484;
	add.s64 	%rd1490, %rd1489, %rd1478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1479, 50;
	shr.b64 	%rhs, %rd1479, 14;
	add.u64 	%rd1491, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1479, 46;
	shr.b64 	%rhs, %rd1479, 18;
	add.u64 	%rd1492, %lhs, %rhs;
	}
	xor.b64  	%rd1493, %rd1491, %rd1492;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1479, 23;
	shr.b64 	%rhs, %rd1479, 41;
	add.u64 	%rd1494, %lhs, %rhs;
	}
	xor.b64  	%rd1495, %rd1493, %rd1494;
	xor.b64  	%rd1496, %rd1455, %rd1431;
	and.b64  	%rd1497, %rd1479, %rd1496;
	xor.b64  	%rd1498, %rd1497, %rd1431;
	add.s64 	%rd1499, %rd1185, %rd1407;
	add.s64 	%rd1500, %rd1499, %rd1498;
	add.s64 	%rd1501, %rd1500, %rd1495;
	add.s64 	%rd1502, %rd1501, -4446306890439682159;
	add.s64 	%rd1503, %rd1502, %rd1418;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1490, 36;
	shr.b64 	%rhs, %rd1490, 28;
	add.u64 	%rd1504, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1490, 30;
	shr.b64 	%rhs, %rd1490, 34;
	add.u64 	%rd1505, %lhs, %rhs;
	}
	xor.b64  	%rd1506, %rd1504, %rd1505;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1490, 25;
	shr.b64 	%rhs, %rd1490, 39;
	add.u64 	%rd1507, %lhs, %rhs;
	}
	xor.b64  	%rd1508, %rd1506, %rd1507;
	and.b64  	%rd1509, %rd1490, %rd1466;
	xor.b64  	%rd1510, %rd1490, %rd1466;
	and.b64  	%rd1511, %rd1510, %rd1442;
	or.b64  	%rd1512, %rd1511, %rd1509;
	add.s64 	%rd1513, %rd1512, %rd1508;
	add.s64 	%rd1514, %rd1513, %rd1502;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1503, 50;
	shr.b64 	%rhs, %rd1503, 14;
	add.u64 	%rd1515, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1503, 46;
	shr.b64 	%rhs, %rd1503, 18;
	add.u64 	%rd1516, %lhs, %rhs;
	}
	xor.b64  	%rd1517, %rd1515, %rd1516;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1503, 23;
	shr.b64 	%rhs, %rd1503, 41;
	add.u64 	%rd1518, %lhs, %rhs;
	}
	xor.b64  	%rd1519, %rd1517, %rd1518;
	xor.b64  	%rd1520, %rd1479, %rd1455;
	and.b64  	%rd1521, %rd1503, %rd1520;
	xor.b64  	%rd1522, %rd1521, %rd1455;
	add.s64 	%rd1523, %rd1198, %rd1431;
	add.s64 	%rd1524, %rd1523, %rd1522;
	add.s64 	%rd1525, %rd1524, %rd1519;
	add.s64 	%rd1526, %rd1525, -4076793802049405392;
	add.s64 	%rd1527, %rd1526, %rd1442;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1514, 36;
	shr.b64 	%rhs, %rd1514, 28;
	add.u64 	%rd1528, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1514, 30;
	shr.b64 	%rhs, %rd1514, 34;
	add.u64 	%rd1529, %lhs, %rhs;
	}
	xor.b64  	%rd1530, %rd1528, %rd1529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1514, 25;
	shr.b64 	%rhs, %rd1514, 39;
	add.u64 	%rd1531, %lhs, %rhs;
	}
	xor.b64  	%rd1532, %rd1530, %rd1531;
	and.b64  	%rd1533, %rd1514, %rd1490;
	xor.b64  	%rd1534, %rd1514, %rd1490;
	and.b64  	%rd1535, %rd1534, %rd1466;
	or.b64  	%rd1536, %rd1535, %rd1533;
	add.s64 	%rd1537, %rd1536, %rd1532;
	add.s64 	%rd1538, %rd1537, %rd1526;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1527, 50;
	shr.b64 	%rhs, %rd1527, 14;
	add.u64 	%rd1539, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1527, 46;
	shr.b64 	%rhs, %rd1527, 18;
	add.u64 	%rd1540, %lhs, %rhs;
	}
	xor.b64  	%rd1541, %rd1539, %rd1540;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1527, 23;
	shr.b64 	%rhs, %rd1527, 41;
	add.u64 	%rd1542, %lhs, %rhs;
	}
	xor.b64  	%rd1543, %rd1541, %rd1542;
	xor.b64  	%rd1544, %rd1503, %rd1479;
	and.b64  	%rd1545, %rd1527, %rd1544;
	xor.b64  	%rd1546, %rd1545, %rd1479;
	add.s64 	%rd1547, %rd1211, %rd1455;
	add.s64 	%rd1548, %rd1547, %rd1546;
	add.s64 	%rd1549, %rd1548, %rd1543;
	add.s64 	%rd1550, %rd1549, -3345356375505022440;
	add.s64 	%rd1551, %rd1550, %rd1466;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1538, 36;
	shr.b64 	%rhs, %rd1538, 28;
	add.u64 	%rd1552, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1538, 30;
	shr.b64 	%rhs, %rd1538, 34;
	add.u64 	%rd1553, %lhs, %rhs;
	}
	xor.b64  	%rd1554, %rd1552, %rd1553;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1538, 25;
	shr.b64 	%rhs, %rd1538, 39;
	add.u64 	%rd1555, %lhs, %rhs;
	}
	xor.b64  	%rd1556, %rd1554, %rd1555;
	and.b64  	%rd1557, %rd1538, %rd1514;
	xor.b64  	%rd1558, %rd1538, %rd1514;
	and.b64  	%rd1559, %rd1558, %rd1490;
	or.b64  	%rd1560, %rd1559, %rd1557;
	add.s64 	%rd1561, %rd1560, %rd1556;
	add.s64 	%rd1562, %rd1561, %rd1550;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1551, 50;
	shr.b64 	%rhs, %rd1551, 14;
	add.u64 	%rd1563, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1551, 46;
	shr.b64 	%rhs, %rd1551, 18;
	add.u64 	%rd1564, %lhs, %rhs;
	}
	xor.b64  	%rd1565, %rd1563, %rd1564;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1551, 23;
	shr.b64 	%rhs, %rd1551, 41;
	add.u64 	%rd1566, %lhs, %rhs;
	}
	xor.b64  	%rd1567, %rd1565, %rd1566;
	xor.b64  	%rd1568, %rd1527, %rd1503;
	and.b64  	%rd1569, %rd1551, %rd1568;
	xor.b64  	%rd1570, %rd1569, %rd1503;
	add.s64 	%rd1571, %rd1224, %rd1479;
	add.s64 	%rd1572, %rd1571, %rd1570;
	add.s64 	%rd1573, %rd1572, %rd1567;
	add.s64 	%rd1574, %rd1573, -2983346525034927856;
	add.s64 	%rd1575, %rd1574, %rd1490;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1562, 36;
	shr.b64 	%rhs, %rd1562, 28;
	add.u64 	%rd1576, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1562, 30;
	shr.b64 	%rhs, %rd1562, 34;
	add.u64 	%rd1577, %lhs, %rhs;
	}
	xor.b64  	%rd1578, %rd1576, %rd1577;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1562, 25;
	shr.b64 	%rhs, %rd1562, 39;
	add.u64 	%rd1579, %lhs, %rhs;
	}
	xor.b64  	%rd1580, %rd1578, %rd1579;
	and.b64  	%rd1581, %rd1562, %rd1538;
	xor.b64  	%rd1582, %rd1562, %rd1538;
	and.b64  	%rd1583, %rd1582, %rd1514;
	or.b64  	%rd1584, %rd1583, %rd1581;
	add.s64 	%rd1585, %rd1584, %rd1580;
	add.s64 	%rd1586, %rd1585, %rd1574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1575, 50;
	shr.b64 	%rhs, %rd1575, 14;
	add.u64 	%rd1587, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1575, 46;
	shr.b64 	%rhs, %rd1575, 18;
	add.u64 	%rd1588, %lhs, %rhs;
	}
	xor.b64  	%rd1589, %rd1587, %rd1588;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1575, 23;
	shr.b64 	%rhs, %rd1575, 41;
	add.u64 	%rd1590, %lhs, %rhs;
	}
	xor.b64  	%rd1591, %rd1589, %rd1590;
	xor.b64  	%rd1592, %rd1551, %rd1527;
	and.b64  	%rd1593, %rd1575, %rd1592;
	xor.b64  	%rd1594, %rd1593, %rd1527;
	add.s64 	%rd1595, %rd1237, %rd1503;
	add.s64 	%rd1596, %rd1595, %rd1594;
	add.s64 	%rd1597, %rd1596, %rd1591;
	add.s64 	%rd1598, %rd1597, -860691631967231958;
	add.s64 	%rd1599, %rd1598, %rd1514;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1586, 36;
	shr.b64 	%rhs, %rd1586, 28;
	add.u64 	%rd1600, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1586, 30;
	shr.b64 	%rhs, %rd1586, 34;
	add.u64 	%rd1601, %lhs, %rhs;
	}
	xor.b64  	%rd1602, %rd1600, %rd1601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1586, 25;
	shr.b64 	%rhs, %rd1586, 39;
	add.u64 	%rd1603, %lhs, %rhs;
	}
	xor.b64  	%rd1604, %rd1602, %rd1603;
	and.b64  	%rd1605, %rd1586, %rd1562;
	xor.b64  	%rd1606, %rd1586, %rd1562;
	and.b64  	%rd1607, %rd1606, %rd1538;
	or.b64  	%rd1608, %rd1607, %rd1605;
	add.s64 	%rd1609, %rd1608, %rd1604;
	add.s64 	%rd1610, %rd1609, %rd1598;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1599, 50;
	shr.b64 	%rhs, %rd1599, 14;
	add.u64 	%rd1611, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1599, 46;
	shr.b64 	%rhs, %rd1599, 18;
	add.u64 	%rd1612, %lhs, %rhs;
	}
	xor.b64  	%rd1613, %rd1611, %rd1612;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1599, 23;
	shr.b64 	%rhs, %rd1599, 41;
	add.u64 	%rd1614, %lhs, %rhs;
	}
	xor.b64  	%rd1615, %rd1613, %rd1614;
	xor.b64  	%rd1616, %rd1575, %rd1551;
	and.b64  	%rd1617, %rd1599, %rd1616;
	xor.b64  	%rd1618, %rd1617, %rd1551;
	add.s64 	%rd1619, %rd1250, %rd1527;
	add.s64 	%rd1620, %rd1619, %rd1618;
	add.s64 	%rd1621, %rd1620, %rd1615;
	add.s64 	%rd1622, %rd1621, 1182934255886127544;
	add.s64 	%rd1623, %rd1622, %rd1538;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1610, 36;
	shr.b64 	%rhs, %rd1610, 28;
	add.u64 	%rd1624, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1610, 30;
	shr.b64 	%rhs, %rd1610, 34;
	add.u64 	%rd1625, %lhs, %rhs;
	}
	xor.b64  	%rd1626, %rd1624, %rd1625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1610, 25;
	shr.b64 	%rhs, %rd1610, 39;
	add.u64 	%rd1627, %lhs, %rhs;
	}
	xor.b64  	%rd1628, %rd1626, %rd1627;
	and.b64  	%rd1629, %rd1610, %rd1586;
	xor.b64  	%rd1630, %rd1610, %rd1586;
	and.b64  	%rd1631, %rd1630, %rd1562;
	or.b64  	%rd1632, %rd1631, %rd1629;
	add.s64 	%rd1633, %rd1632, %rd1628;
	add.s64 	%rd1634, %rd1633, %rd1622;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1237, 45;
	shr.b64 	%rhs, %rd1237, 19;
	add.u64 	%rd1635, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1237, 3;
	shr.b64 	%rhs, %rd1237, 61;
	add.u64 	%rd1636, %lhs, %rhs;
	}
	xor.b64  	%rd1637, %rd1635, %rd1636;
	shr.u64 	%rd1638, %rd1237, 6;
	xor.b64  	%rd1639, %rd1637, %rd1638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1068, 63;
	shr.b64 	%rhs, %rd1068, 1;
	add.u64 	%rd1640, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1068, 56;
	shr.b64 	%rhs, %rd1068, 8;
	add.u64 	%rd1641, %lhs, %rhs;
	}
	xor.b64  	%rd1642, %rd1640, %rd1641;
	shr.u64 	%rd1643, %rd1068, 7;
	xor.b64  	%rd1644, %rd1642, %rd1643;
	add.s64 	%rd1645, %rd1644, %rd1055;
	add.s64 	%rd1646, %rd1645, %rd1172;
	add.s64 	%rd1647, %rd1646, %rd1639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1250, 45;
	shr.b64 	%rhs, %rd1250, 19;
	add.u64 	%rd1648, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1250, 3;
	shr.b64 	%rhs, %rd1250, 61;
	add.u64 	%rd1649, %lhs, %rhs;
	}
	xor.b64  	%rd1650, %rd1648, %rd1649;
	shr.u64 	%rd1651, %rd1250, 6;
	xor.b64  	%rd1652, %rd1650, %rd1651;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1081, 63;
	shr.b64 	%rhs, %rd1081, 1;
	add.u64 	%rd1653, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1081, 56;
	shr.b64 	%rhs, %rd1081, 8;
	add.u64 	%rd1654, %lhs, %rhs;
	}
	xor.b64  	%rd1655, %rd1653, %rd1654;
	shr.u64 	%rd1656, %rd1081, 7;
	xor.b64  	%rd1657, %rd1655, %rd1656;
	add.s64 	%rd1658, %rd1657, %rd1068;
	add.s64 	%rd1659, %rd1658, %rd1185;
	add.s64 	%rd1660, %rd1659, %rd1652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1647, 45;
	shr.b64 	%rhs, %rd1647, 19;
	add.u64 	%rd1661, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1647, 3;
	shr.b64 	%rhs, %rd1647, 61;
	add.u64 	%rd1662, %lhs, %rhs;
	}
	xor.b64  	%rd1663, %rd1661, %rd1662;
	shr.u64 	%rd1664, %rd1647, 6;
	xor.b64  	%rd1665, %rd1663, %rd1664;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1094, 63;
	shr.b64 	%rhs, %rd1094, 1;
	add.u64 	%rd1666, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1094, 56;
	shr.b64 	%rhs, %rd1094, 8;
	add.u64 	%rd1667, %lhs, %rhs;
	}
	xor.b64  	%rd1668, %rd1666, %rd1667;
	shr.u64 	%rd1669, %rd1094, 7;
	xor.b64  	%rd1670, %rd1668, %rd1669;
	add.s64 	%rd1671, %rd1670, %rd1081;
	add.s64 	%rd1672, %rd1671, %rd1198;
	add.s64 	%rd1673, %rd1672, %rd1665;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1660, 45;
	shr.b64 	%rhs, %rd1660, 19;
	add.u64 	%rd1674, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1660, 3;
	shr.b64 	%rhs, %rd1660, 61;
	add.u64 	%rd1675, %lhs, %rhs;
	}
	xor.b64  	%rd1676, %rd1674, %rd1675;
	shr.u64 	%rd1677, %rd1660, 6;
	xor.b64  	%rd1678, %rd1676, %rd1677;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1107, 63;
	shr.b64 	%rhs, %rd1107, 1;
	add.u64 	%rd1679, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1107, 56;
	shr.b64 	%rhs, %rd1107, 8;
	add.u64 	%rd1680, %lhs, %rhs;
	}
	xor.b64  	%rd1681, %rd1679, %rd1680;
	shr.u64 	%rd1682, %rd1107, 7;
	xor.b64  	%rd1683, %rd1681, %rd1682;
	add.s64 	%rd1684, %rd1683, %rd1094;
	add.s64 	%rd1685, %rd1684, %rd1211;
	add.s64 	%rd1686, %rd1685, %rd1678;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1673, 45;
	shr.b64 	%rhs, %rd1673, 19;
	add.u64 	%rd1687, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1673, 3;
	shr.b64 	%rhs, %rd1673, 61;
	add.u64 	%rd1688, %lhs, %rhs;
	}
	xor.b64  	%rd1689, %rd1687, %rd1688;
	shr.u64 	%rd1690, %rd1673, 6;
	xor.b64  	%rd1691, %rd1689, %rd1690;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1120, 63;
	shr.b64 	%rhs, %rd1120, 1;
	add.u64 	%rd1692, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1120, 56;
	shr.b64 	%rhs, %rd1120, 8;
	add.u64 	%rd1693, %lhs, %rhs;
	}
	xor.b64  	%rd1694, %rd1692, %rd1693;
	shr.u64 	%rd1695, %rd1120, 7;
	xor.b64  	%rd1696, %rd1694, %rd1695;
	add.s64 	%rd1697, %rd1696, %rd1107;
	add.s64 	%rd1698, %rd1697, %rd1224;
	add.s64 	%rd1699, %rd1698, %rd1691;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1686, 45;
	shr.b64 	%rhs, %rd1686, 19;
	add.u64 	%rd1700, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1686, 3;
	shr.b64 	%rhs, %rd1686, 61;
	add.u64 	%rd1701, %lhs, %rhs;
	}
	xor.b64  	%rd1702, %rd1700, %rd1701;
	shr.u64 	%rd1703, %rd1686, 6;
	xor.b64  	%rd1704, %rd1702, %rd1703;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1133, 63;
	shr.b64 	%rhs, %rd1133, 1;
	add.u64 	%rd1705, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1133, 56;
	shr.b64 	%rhs, %rd1133, 8;
	add.u64 	%rd1706, %lhs, %rhs;
	}
	xor.b64  	%rd1707, %rd1705, %rd1706;
	shr.u64 	%rd1708, %rd1133, 7;
	xor.b64  	%rd1709, %rd1707, %rd1708;
	add.s64 	%rd1710, %rd1709, %rd1120;
	add.s64 	%rd1711, %rd1710, %rd1237;
	add.s64 	%rd1712, %rd1711, %rd1704;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1699, 45;
	shr.b64 	%rhs, %rd1699, 19;
	add.u64 	%rd1713, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1699, 3;
	shr.b64 	%rhs, %rd1699, 61;
	add.u64 	%rd1714, %lhs, %rhs;
	}
	xor.b64  	%rd1715, %rd1713, %rd1714;
	shr.u64 	%rd1716, %rd1699, 6;
	xor.b64  	%rd1717, %rd1715, %rd1716;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1146, 63;
	shr.b64 	%rhs, %rd1146, 1;
	add.u64 	%rd1718, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1146, 56;
	shr.b64 	%rhs, %rd1146, 8;
	add.u64 	%rd1719, %lhs, %rhs;
	}
	xor.b64  	%rd1720, %rd1718, %rd1719;
	shr.u64 	%rd1721, %rd1146, 7;
	xor.b64  	%rd1722, %rd1720, %rd1721;
	add.s64 	%rd1723, %rd1722, %rd1133;
	add.s64 	%rd1724, %rd1723, %rd1250;
	add.s64 	%rd1725, %rd1724, %rd1717;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1712, 45;
	shr.b64 	%rhs, %rd1712, 19;
	add.u64 	%rd1726, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1712, 3;
	shr.b64 	%rhs, %rd1712, 61;
	add.u64 	%rd1727, %lhs, %rhs;
	}
	xor.b64  	%rd1728, %rd1726, %rd1727;
	shr.u64 	%rd1729, %rd1712, 6;
	xor.b64  	%rd1730, %rd1728, %rd1729;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1159, 63;
	shr.b64 	%rhs, %rd1159, 1;
	add.u64 	%rd1731, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1159, 56;
	shr.b64 	%rhs, %rd1159, 8;
	add.u64 	%rd1732, %lhs, %rhs;
	}
	xor.b64  	%rd1733, %rd1731, %rd1732;
	shr.u64 	%rd1734, %rd1159, 7;
	xor.b64  	%rd1735, %rd1733, %rd1734;
	add.s64 	%rd1736, %rd1735, %rd1146;
	add.s64 	%rd1737, %rd1736, %rd1647;
	add.s64 	%rd1738, %rd1737, %rd1730;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1725, 45;
	shr.b64 	%rhs, %rd1725, 19;
	add.u64 	%rd1739, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1725, 3;
	shr.b64 	%rhs, %rd1725, 61;
	add.u64 	%rd1740, %lhs, %rhs;
	}
	xor.b64  	%rd1741, %rd1739, %rd1740;
	shr.u64 	%rd1742, %rd1725, 6;
	xor.b64  	%rd1743, %rd1741, %rd1742;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1172, 63;
	shr.b64 	%rhs, %rd1172, 1;
	add.u64 	%rd1744, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1172, 56;
	shr.b64 	%rhs, %rd1172, 8;
	add.u64 	%rd1745, %lhs, %rhs;
	}
	xor.b64  	%rd1746, %rd1744, %rd1745;
	shr.u64 	%rd1747, %rd1172, 7;
	xor.b64  	%rd1748, %rd1746, %rd1747;
	add.s64 	%rd1749, %rd1748, %rd1159;
	add.s64 	%rd1750, %rd1749, %rd1660;
	add.s64 	%rd1751, %rd1750, %rd1743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1738, 45;
	shr.b64 	%rhs, %rd1738, 19;
	add.u64 	%rd1752, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1738, 3;
	shr.b64 	%rhs, %rd1738, 61;
	add.u64 	%rd1753, %lhs, %rhs;
	}
	xor.b64  	%rd1754, %rd1752, %rd1753;
	shr.u64 	%rd1755, %rd1738, 6;
	xor.b64  	%rd1756, %rd1754, %rd1755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1185, 63;
	shr.b64 	%rhs, %rd1185, 1;
	add.u64 	%rd1757, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1185, 56;
	shr.b64 	%rhs, %rd1185, 8;
	add.u64 	%rd1758, %lhs, %rhs;
	}
	xor.b64  	%rd1759, %rd1757, %rd1758;
	shr.u64 	%rd1760, %rd1185, 7;
	xor.b64  	%rd1761, %rd1759, %rd1760;
	add.s64 	%rd1762, %rd1761, %rd1172;
	add.s64 	%rd1763, %rd1762, %rd1673;
	add.s64 	%rd1764, %rd1763, %rd1756;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1751, 45;
	shr.b64 	%rhs, %rd1751, 19;
	add.u64 	%rd1765, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1751, 3;
	shr.b64 	%rhs, %rd1751, 61;
	add.u64 	%rd1766, %lhs, %rhs;
	}
	xor.b64  	%rd1767, %rd1765, %rd1766;
	shr.u64 	%rd1768, %rd1751, 6;
	xor.b64  	%rd1769, %rd1767, %rd1768;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1198, 63;
	shr.b64 	%rhs, %rd1198, 1;
	add.u64 	%rd1770, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1198, 56;
	shr.b64 	%rhs, %rd1198, 8;
	add.u64 	%rd1771, %lhs, %rhs;
	}
	xor.b64  	%rd1772, %rd1770, %rd1771;
	shr.u64 	%rd1773, %rd1198, 7;
	xor.b64  	%rd1774, %rd1772, %rd1773;
	add.s64 	%rd1775, %rd1774, %rd1185;
	add.s64 	%rd1776, %rd1775, %rd1686;
	add.s64 	%rd1777, %rd1776, %rd1769;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1764, 45;
	shr.b64 	%rhs, %rd1764, 19;
	add.u64 	%rd1778, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1764, 3;
	shr.b64 	%rhs, %rd1764, 61;
	add.u64 	%rd1779, %lhs, %rhs;
	}
	xor.b64  	%rd1780, %rd1778, %rd1779;
	shr.u64 	%rd1781, %rd1764, 6;
	xor.b64  	%rd1782, %rd1780, %rd1781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1211, 63;
	shr.b64 	%rhs, %rd1211, 1;
	add.u64 	%rd1783, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1211, 56;
	shr.b64 	%rhs, %rd1211, 8;
	add.u64 	%rd1784, %lhs, %rhs;
	}
	xor.b64  	%rd1785, %rd1783, %rd1784;
	shr.u64 	%rd1786, %rd1211, 7;
	xor.b64  	%rd1787, %rd1785, %rd1786;
	add.s64 	%rd1788, %rd1787, %rd1198;
	add.s64 	%rd1789, %rd1788, %rd1699;
	add.s64 	%rd1790, %rd1789, %rd1782;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1777, 45;
	shr.b64 	%rhs, %rd1777, 19;
	add.u64 	%rd1791, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1777, 3;
	shr.b64 	%rhs, %rd1777, 61;
	add.u64 	%rd1792, %lhs, %rhs;
	}
	xor.b64  	%rd1793, %rd1791, %rd1792;
	shr.u64 	%rd1794, %rd1777, 6;
	xor.b64  	%rd1795, %rd1793, %rd1794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1224, 63;
	shr.b64 	%rhs, %rd1224, 1;
	add.u64 	%rd1796, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1224, 56;
	shr.b64 	%rhs, %rd1224, 8;
	add.u64 	%rd1797, %lhs, %rhs;
	}
	xor.b64  	%rd1798, %rd1796, %rd1797;
	shr.u64 	%rd1799, %rd1224, 7;
	xor.b64  	%rd1800, %rd1798, %rd1799;
	add.s64 	%rd1801, %rd1800, %rd1211;
	add.s64 	%rd1802, %rd1801, %rd1712;
	add.s64 	%rd1803, %rd1802, %rd1795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1790, 45;
	shr.b64 	%rhs, %rd1790, 19;
	add.u64 	%rd1804, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1790, 3;
	shr.b64 	%rhs, %rd1790, 61;
	add.u64 	%rd1805, %lhs, %rhs;
	}
	xor.b64  	%rd1806, %rd1804, %rd1805;
	shr.u64 	%rd1807, %rd1790, 6;
	xor.b64  	%rd1808, %rd1806, %rd1807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1237, 63;
	shr.b64 	%rhs, %rd1237, 1;
	add.u64 	%rd1809, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1237, 56;
	shr.b64 	%rhs, %rd1237, 8;
	add.u64 	%rd1810, %lhs, %rhs;
	}
	xor.b64  	%rd1811, %rd1809, %rd1810;
	shr.u64 	%rd1812, %rd1237, 7;
	xor.b64  	%rd1813, %rd1811, %rd1812;
	add.s64 	%rd1814, %rd1813, %rd1224;
	add.s64 	%rd1815, %rd1814, %rd1725;
	add.s64 	%rd1816, %rd1815, %rd1808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1803, 45;
	shr.b64 	%rhs, %rd1803, 19;
	add.u64 	%rd1817, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1803, 3;
	shr.b64 	%rhs, %rd1803, 61;
	add.u64 	%rd1818, %lhs, %rhs;
	}
	xor.b64  	%rd1819, %rd1817, %rd1818;
	shr.u64 	%rd1820, %rd1803, 6;
	xor.b64  	%rd1821, %rd1819, %rd1820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1250, 63;
	shr.b64 	%rhs, %rd1250, 1;
	add.u64 	%rd1822, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1250, 56;
	shr.b64 	%rhs, %rd1250, 8;
	add.u64 	%rd1823, %lhs, %rhs;
	}
	xor.b64  	%rd1824, %rd1822, %rd1823;
	shr.u64 	%rd1825, %rd1250, 7;
	xor.b64  	%rd1826, %rd1824, %rd1825;
	add.s64 	%rd1827, %rd1826, %rd1237;
	add.s64 	%rd1828, %rd1827, %rd1738;
	add.s64 	%rd1829, %rd1828, %rd1821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1816, 45;
	shr.b64 	%rhs, %rd1816, 19;
	add.u64 	%rd1830, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1816, 3;
	shr.b64 	%rhs, %rd1816, 61;
	add.u64 	%rd1831, %lhs, %rhs;
	}
	xor.b64  	%rd1832, %rd1830, %rd1831;
	shr.u64 	%rd1833, %rd1816, 6;
	xor.b64  	%rd1834, %rd1832, %rd1833;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1647, 63;
	shr.b64 	%rhs, %rd1647, 1;
	add.u64 	%rd1835, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1647, 56;
	shr.b64 	%rhs, %rd1647, 8;
	add.u64 	%rd1836, %lhs, %rhs;
	}
	xor.b64  	%rd1837, %rd1835, %rd1836;
	shr.u64 	%rd1838, %rd1647, 7;
	xor.b64  	%rd1839, %rd1837, %rd1838;
	add.s64 	%rd1840, %rd1839, %rd1250;
	add.s64 	%rd1841, %rd1840, %rd1751;
	add.s64 	%rd1842, %rd1841, %rd1834;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1623, 50;
	shr.b64 	%rhs, %rd1623, 14;
	add.u64 	%rd1843, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1623, 46;
	shr.b64 	%rhs, %rd1623, 18;
	add.u64 	%rd1844, %lhs, %rhs;
	}
	xor.b64  	%rd1845, %rd1843, %rd1844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1623, 23;
	shr.b64 	%rhs, %rd1623, 41;
	add.u64 	%rd1846, %lhs, %rhs;
	}
	xor.b64  	%rd1847, %rd1845, %rd1846;
	xor.b64  	%rd1848, %rd1599, %rd1575;
	and.b64  	%rd1849, %rd1623, %rd1848;
	xor.b64  	%rd1850, %rd1849, %rd1575;
	add.s64 	%rd1851, %rd1850, %rd1551;
	add.s64 	%rd1852, %rd1851, %rd1847;
	add.s64 	%rd1853, %rd1852, %rd1647;
	add.s64 	%rd1854, %rd1853, 1847814050463011016;
	add.s64 	%rd1855, %rd1854, %rd1562;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1634, 36;
	shr.b64 	%rhs, %rd1634, 28;
	add.u64 	%rd1856, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1634, 30;
	shr.b64 	%rhs, %rd1634, 34;
	add.u64 	%rd1857, %lhs, %rhs;
	}
	xor.b64  	%rd1858, %rd1856, %rd1857;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1634, 25;
	shr.b64 	%rhs, %rd1634, 39;
	add.u64 	%rd1859, %lhs, %rhs;
	}
	xor.b64  	%rd1860, %rd1858, %rd1859;
	and.b64  	%rd1861, %rd1634, %rd1610;
	xor.b64  	%rd1862, %rd1634, %rd1610;
	and.b64  	%rd1863, %rd1862, %rd1586;
	or.b64  	%rd1864, %rd1863, %rd1861;
	add.s64 	%rd1865, %rd1864, %rd1860;
	add.s64 	%rd1866, %rd1865, %rd1854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1855, 50;
	shr.b64 	%rhs, %rd1855, 14;
	add.u64 	%rd1867, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1855, 46;
	shr.b64 	%rhs, %rd1855, 18;
	add.u64 	%rd1868, %lhs, %rhs;
	}
	xor.b64  	%rd1869, %rd1867, %rd1868;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1855, 23;
	shr.b64 	%rhs, %rd1855, 41;
	add.u64 	%rd1870, %lhs, %rhs;
	}
	xor.b64  	%rd1871, %rd1869, %rd1870;
	xor.b64  	%rd1872, %rd1623, %rd1599;
	and.b64  	%rd1873, %rd1855, %rd1872;
	xor.b64  	%rd1874, %rd1873, %rd1599;
	add.s64 	%rd1875, %rd1660, %rd1575;
	add.s64 	%rd1876, %rd1875, %rd1874;
	add.s64 	%rd1877, %rd1876, %rd1871;
	add.s64 	%rd1878, %rd1877, 2177327727835720531;
	add.s64 	%rd1879, %rd1878, %rd1586;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1866, 36;
	shr.b64 	%rhs, %rd1866, 28;
	add.u64 	%rd1880, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1866, 30;
	shr.b64 	%rhs, %rd1866, 34;
	add.u64 	%rd1881, %lhs, %rhs;
	}
	xor.b64  	%rd1882, %rd1880, %rd1881;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1866, 25;
	shr.b64 	%rhs, %rd1866, 39;
	add.u64 	%rd1883, %lhs, %rhs;
	}
	xor.b64  	%rd1884, %rd1882, %rd1883;
	and.b64  	%rd1885, %rd1866, %rd1634;
	xor.b64  	%rd1886, %rd1866, %rd1634;
	and.b64  	%rd1887, %rd1886, %rd1610;
	or.b64  	%rd1888, %rd1887, %rd1885;
	add.s64 	%rd1889, %rd1888, %rd1884;
	add.s64 	%rd1890, %rd1889, %rd1878;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1879, 50;
	shr.b64 	%rhs, %rd1879, 14;
	add.u64 	%rd1891, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1879, 46;
	shr.b64 	%rhs, %rd1879, 18;
	add.u64 	%rd1892, %lhs, %rhs;
	}
	xor.b64  	%rd1893, %rd1891, %rd1892;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1879, 23;
	shr.b64 	%rhs, %rd1879, 41;
	add.u64 	%rd1894, %lhs, %rhs;
	}
	xor.b64  	%rd1895, %rd1893, %rd1894;
	xor.b64  	%rd1896, %rd1855, %rd1623;
	and.b64  	%rd1897, %rd1879, %rd1896;
	xor.b64  	%rd1898, %rd1897, %rd1623;
	add.s64 	%rd1899, %rd1673, %rd1599;
	add.s64 	%rd1900, %rd1899, %rd1898;
	add.s64 	%rd1901, %rd1900, %rd1895;
	add.s64 	%rd1902, %rd1901, 2830643537854262169;
	add.s64 	%rd1903, %rd1902, %rd1610;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1890, 36;
	shr.b64 	%rhs, %rd1890, 28;
	add.u64 	%rd1904, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1890, 30;
	shr.b64 	%rhs, %rd1890, 34;
	add.u64 	%rd1905, %lhs, %rhs;
	}
	xor.b64  	%rd1906, %rd1904, %rd1905;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1890, 25;
	shr.b64 	%rhs, %rd1890, 39;
	add.u64 	%rd1907, %lhs, %rhs;
	}
	xor.b64  	%rd1908, %rd1906, %rd1907;
	and.b64  	%rd1909, %rd1890, %rd1866;
	xor.b64  	%rd1910, %rd1890, %rd1866;
	and.b64  	%rd1911, %rd1910, %rd1634;
	or.b64  	%rd1912, %rd1911, %rd1909;
	add.s64 	%rd1913, %rd1912, %rd1908;
	add.s64 	%rd1914, %rd1913, %rd1902;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1903, 50;
	shr.b64 	%rhs, %rd1903, 14;
	add.u64 	%rd1915, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1903, 46;
	shr.b64 	%rhs, %rd1903, 18;
	add.u64 	%rd1916, %lhs, %rhs;
	}
	xor.b64  	%rd1917, %rd1915, %rd1916;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1903, 23;
	shr.b64 	%rhs, %rd1903, 41;
	add.u64 	%rd1918, %lhs, %rhs;
	}
	xor.b64  	%rd1919, %rd1917, %rd1918;
	xor.b64  	%rd1920, %rd1879, %rd1855;
	and.b64  	%rd1921, %rd1903, %rd1920;
	xor.b64  	%rd1922, %rd1921, %rd1855;
	add.s64 	%rd1923, %rd1686, %rd1623;
	add.s64 	%rd1924, %rd1923, %rd1922;
	add.s64 	%rd1925, %rd1924, %rd1919;
	add.s64 	%rd1926, %rd1925, 3796741975233480872;
	add.s64 	%rd1927, %rd1926, %rd1634;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1914, 36;
	shr.b64 	%rhs, %rd1914, 28;
	add.u64 	%rd1928, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1914, 30;
	shr.b64 	%rhs, %rd1914, 34;
	add.u64 	%rd1929, %lhs, %rhs;
	}
	xor.b64  	%rd1930, %rd1928, %rd1929;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1914, 25;
	shr.b64 	%rhs, %rd1914, 39;
	add.u64 	%rd1931, %lhs, %rhs;
	}
	xor.b64  	%rd1932, %rd1930, %rd1931;
	and.b64  	%rd1933, %rd1914, %rd1890;
	xor.b64  	%rd1934, %rd1914, %rd1890;
	and.b64  	%rd1935, %rd1934, %rd1866;
	or.b64  	%rd1936, %rd1935, %rd1933;
	add.s64 	%rd1937, %rd1936, %rd1932;
	add.s64 	%rd1938, %rd1937, %rd1926;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1927, 50;
	shr.b64 	%rhs, %rd1927, 14;
	add.u64 	%rd1939, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1927, 46;
	shr.b64 	%rhs, %rd1927, 18;
	add.u64 	%rd1940, %lhs, %rhs;
	}
	xor.b64  	%rd1941, %rd1939, %rd1940;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1927, 23;
	shr.b64 	%rhs, %rd1927, 41;
	add.u64 	%rd1942, %lhs, %rhs;
	}
	xor.b64  	%rd1943, %rd1941, %rd1942;
	xor.b64  	%rd1944, %rd1903, %rd1879;
	and.b64  	%rd1945, %rd1927, %rd1944;
	xor.b64  	%rd1946, %rd1945, %rd1879;
	add.s64 	%rd1947, %rd1699, %rd1855;
	add.s64 	%rd1948, %rd1947, %rd1946;
	add.s64 	%rd1949, %rd1948, %rd1943;
	add.s64 	%rd1950, %rd1949, 4115178125766777443;
	add.s64 	%rd1951, %rd1950, %rd1866;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1938, 36;
	shr.b64 	%rhs, %rd1938, 28;
	add.u64 	%rd1952, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1938, 30;
	shr.b64 	%rhs, %rd1938, 34;
	add.u64 	%rd1953, %lhs, %rhs;
	}
	xor.b64  	%rd1954, %rd1952, %rd1953;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1938, 25;
	shr.b64 	%rhs, %rd1938, 39;
	add.u64 	%rd1955, %lhs, %rhs;
	}
	xor.b64  	%rd1956, %rd1954, %rd1955;
	and.b64  	%rd1957, %rd1938, %rd1914;
	xor.b64  	%rd1958, %rd1938, %rd1914;
	and.b64  	%rd1959, %rd1958, %rd1890;
	or.b64  	%rd1960, %rd1959, %rd1957;
	add.s64 	%rd1961, %rd1960, %rd1956;
	add.s64 	%rd1962, %rd1961, %rd1950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1951, 50;
	shr.b64 	%rhs, %rd1951, 14;
	add.u64 	%rd1963, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1951, 46;
	shr.b64 	%rhs, %rd1951, 18;
	add.u64 	%rd1964, %lhs, %rhs;
	}
	xor.b64  	%rd1965, %rd1963, %rd1964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1951, 23;
	shr.b64 	%rhs, %rd1951, 41;
	add.u64 	%rd1966, %lhs, %rhs;
	}
	xor.b64  	%rd1967, %rd1965, %rd1966;
	xor.b64  	%rd1968, %rd1927, %rd1903;
	and.b64  	%rd1969, %rd1951, %rd1968;
	xor.b64  	%rd1970, %rd1969, %rd1903;
	add.s64 	%rd1971, %rd1712, %rd1879;
	add.s64 	%rd1972, %rd1971, %rd1970;
	add.s64 	%rd1973, %rd1972, %rd1967;
	add.s64 	%rd1974, %rd1973, 5681478168544905931;
	add.s64 	%rd1975, %rd1974, %rd1890;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1962, 36;
	shr.b64 	%rhs, %rd1962, 28;
	add.u64 	%rd1976, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1962, 30;
	shr.b64 	%rhs, %rd1962, 34;
	add.u64 	%rd1977, %lhs, %rhs;
	}
	xor.b64  	%rd1978, %rd1976, %rd1977;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1962, 25;
	shr.b64 	%rhs, %rd1962, 39;
	add.u64 	%rd1979, %lhs, %rhs;
	}
	xor.b64  	%rd1980, %rd1978, %rd1979;
	and.b64  	%rd1981, %rd1962, %rd1938;
	xor.b64  	%rd1982, %rd1962, %rd1938;
	and.b64  	%rd1983, %rd1982, %rd1914;
	or.b64  	%rd1984, %rd1983, %rd1981;
	add.s64 	%rd1985, %rd1984, %rd1980;
	add.s64 	%rd1986, %rd1985, %rd1974;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1975, 50;
	shr.b64 	%rhs, %rd1975, 14;
	add.u64 	%rd1987, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1975, 46;
	shr.b64 	%rhs, %rd1975, 18;
	add.u64 	%rd1988, %lhs, %rhs;
	}
	xor.b64  	%rd1989, %rd1987, %rd1988;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1975, 23;
	shr.b64 	%rhs, %rd1975, 41;
	add.u64 	%rd1990, %lhs, %rhs;
	}
	xor.b64  	%rd1991, %rd1989, %rd1990;
	xor.b64  	%rd1992, %rd1951, %rd1927;
	and.b64  	%rd1993, %rd1975, %rd1992;
	xor.b64  	%rd1994, %rd1993, %rd1927;
	add.s64 	%rd1995, %rd1725, %rd1903;
	add.s64 	%rd1996, %rd1995, %rd1994;
	add.s64 	%rd1997, %rd1996, %rd1991;
	add.s64 	%rd1998, %rd1997, 6601373596472566643;
	add.s64 	%rd1999, %rd1998, %rd1914;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1986, 36;
	shr.b64 	%rhs, %rd1986, 28;
	add.u64 	%rd2000, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1986, 30;
	shr.b64 	%rhs, %rd1986, 34;
	add.u64 	%rd2001, %lhs, %rhs;
	}
	xor.b64  	%rd2002, %rd2000, %rd2001;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1986, 25;
	shr.b64 	%rhs, %rd1986, 39;
	add.u64 	%rd2003, %lhs, %rhs;
	}
	xor.b64  	%rd2004, %rd2002, %rd2003;
	and.b64  	%rd2005, %rd1986, %rd1962;
	xor.b64  	%rd2006, %rd1986, %rd1962;
	and.b64  	%rd2007, %rd2006, %rd1938;
	or.b64  	%rd2008, %rd2007, %rd2005;
	add.s64 	%rd2009, %rd2008, %rd2004;
	add.s64 	%rd2010, %rd2009, %rd1998;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1999, 50;
	shr.b64 	%rhs, %rd1999, 14;
	add.u64 	%rd2011, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1999, 46;
	shr.b64 	%rhs, %rd1999, 18;
	add.u64 	%rd2012, %lhs, %rhs;
	}
	xor.b64  	%rd2013, %rd2011, %rd2012;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1999, 23;
	shr.b64 	%rhs, %rd1999, 41;
	add.u64 	%rd2014, %lhs, %rhs;
	}
	xor.b64  	%rd2015, %rd2013, %rd2014;
	xor.b64  	%rd2016, %rd1975, %rd1951;
	and.b64  	%rd2017, %rd1999, %rd2016;
	xor.b64  	%rd2018, %rd2017, %rd1951;
	add.s64 	%rd2019, %rd1738, %rd1927;
	add.s64 	%rd2020, %rd2019, %rd2018;
	add.s64 	%rd2021, %rd2020, %rd2015;
	add.s64 	%rd2022, %rd2021, 7507060721942968483;
	add.s64 	%rd2023, %rd2022, %rd1938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2010, 36;
	shr.b64 	%rhs, %rd2010, 28;
	add.u64 	%rd2024, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2010, 30;
	shr.b64 	%rhs, %rd2010, 34;
	add.u64 	%rd2025, %lhs, %rhs;
	}
	xor.b64  	%rd2026, %rd2024, %rd2025;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2010, 25;
	shr.b64 	%rhs, %rd2010, 39;
	add.u64 	%rd2027, %lhs, %rhs;
	}
	xor.b64  	%rd2028, %rd2026, %rd2027;
	and.b64  	%rd2029, %rd2010, %rd1986;
	xor.b64  	%rd2030, %rd2010, %rd1986;
	and.b64  	%rd2031, %rd2030, %rd1962;
	or.b64  	%rd2032, %rd2031, %rd2029;
	add.s64 	%rd2033, %rd2032, %rd2028;
	add.s64 	%rd2034, %rd2033, %rd2022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2023, 50;
	shr.b64 	%rhs, %rd2023, 14;
	add.u64 	%rd2035, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2023, 46;
	shr.b64 	%rhs, %rd2023, 18;
	add.u64 	%rd2036, %lhs, %rhs;
	}
	xor.b64  	%rd2037, %rd2035, %rd2036;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2023, 23;
	shr.b64 	%rhs, %rd2023, 41;
	add.u64 	%rd2038, %lhs, %rhs;
	}
	xor.b64  	%rd2039, %rd2037, %rd2038;
	xor.b64  	%rd2040, %rd1999, %rd1975;
	and.b64  	%rd2041, %rd2023, %rd2040;
	xor.b64  	%rd2042, %rd2041, %rd1975;
	add.s64 	%rd2043, %rd1751, %rd1951;
	add.s64 	%rd2044, %rd2043, %rd2042;
	add.s64 	%rd2045, %rd2044, %rd2039;
	add.s64 	%rd2046, %rd2045, 8399075790359081724;
	add.s64 	%rd2047, %rd2046, %rd1962;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2034, 36;
	shr.b64 	%rhs, %rd2034, 28;
	add.u64 	%rd2048, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2034, 30;
	shr.b64 	%rhs, %rd2034, 34;
	add.u64 	%rd2049, %lhs, %rhs;
	}
	xor.b64  	%rd2050, %rd2048, %rd2049;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2034, 25;
	shr.b64 	%rhs, %rd2034, 39;
	add.u64 	%rd2051, %lhs, %rhs;
	}
	xor.b64  	%rd2052, %rd2050, %rd2051;
	and.b64  	%rd2053, %rd2034, %rd2010;
	xor.b64  	%rd2054, %rd2034, %rd2010;
	and.b64  	%rd2055, %rd2054, %rd1986;
	or.b64  	%rd2056, %rd2055, %rd2053;
	add.s64 	%rd2057, %rd2056, %rd2052;
	add.s64 	%rd2058, %rd2057, %rd2046;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2047, 50;
	shr.b64 	%rhs, %rd2047, 14;
	add.u64 	%rd2059, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2047, 46;
	shr.b64 	%rhs, %rd2047, 18;
	add.u64 	%rd2060, %lhs, %rhs;
	}
	xor.b64  	%rd2061, %rd2059, %rd2060;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2047, 23;
	shr.b64 	%rhs, %rd2047, 41;
	add.u64 	%rd2062, %lhs, %rhs;
	}
	xor.b64  	%rd2063, %rd2061, %rd2062;
	xor.b64  	%rd2064, %rd2023, %rd1999;
	and.b64  	%rd2065, %rd2047, %rd2064;
	xor.b64  	%rd2066, %rd2065, %rd1999;
	add.s64 	%rd2067, %rd1764, %rd1975;
	add.s64 	%rd2068, %rd2067, %rd2066;
	add.s64 	%rd2069, %rd2068, %rd2063;
	add.s64 	%rd2070, %rd2069, 8693463985226723168;
	add.s64 	%rd2071, %rd2070, %rd1986;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2058, 36;
	shr.b64 	%rhs, %rd2058, 28;
	add.u64 	%rd2072, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2058, 30;
	shr.b64 	%rhs, %rd2058, 34;
	add.u64 	%rd2073, %lhs, %rhs;
	}
	xor.b64  	%rd2074, %rd2072, %rd2073;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2058, 25;
	shr.b64 	%rhs, %rd2058, 39;
	add.u64 	%rd2075, %lhs, %rhs;
	}
	xor.b64  	%rd2076, %rd2074, %rd2075;
	and.b64  	%rd2077, %rd2058, %rd2034;
	xor.b64  	%rd2078, %rd2058, %rd2034;
	and.b64  	%rd2079, %rd2078, %rd2010;
	or.b64  	%rd2080, %rd2079, %rd2077;
	add.s64 	%rd2081, %rd2080, %rd2076;
	add.s64 	%rd2082, %rd2081, %rd2070;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2071, 50;
	shr.b64 	%rhs, %rd2071, 14;
	add.u64 	%rd2083, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2071, 46;
	shr.b64 	%rhs, %rd2071, 18;
	add.u64 	%rd2084, %lhs, %rhs;
	}
	xor.b64  	%rd2085, %rd2083, %rd2084;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2071, 23;
	shr.b64 	%rhs, %rd2071, 41;
	add.u64 	%rd2086, %lhs, %rhs;
	}
	xor.b64  	%rd2087, %rd2085, %rd2086;
	xor.b64  	%rd2088, %rd2047, %rd2023;
	and.b64  	%rd2089, %rd2071, %rd2088;
	xor.b64  	%rd2090, %rd2089, %rd2023;
	add.s64 	%rd2091, %rd1777, %rd1999;
	add.s64 	%rd2092, %rd2091, %rd2090;
	add.s64 	%rd2093, %rd2092, %rd2087;
	add.s64 	%rd2094, %rd2093, -8878714635349349518;
	add.s64 	%rd2095, %rd2094, %rd2010;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2082, 36;
	shr.b64 	%rhs, %rd2082, 28;
	add.u64 	%rd2096, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2082, 30;
	shr.b64 	%rhs, %rd2082, 34;
	add.u64 	%rd2097, %lhs, %rhs;
	}
	xor.b64  	%rd2098, %rd2096, %rd2097;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2082, 25;
	shr.b64 	%rhs, %rd2082, 39;
	add.u64 	%rd2099, %lhs, %rhs;
	}
	xor.b64  	%rd2100, %rd2098, %rd2099;
	and.b64  	%rd2101, %rd2082, %rd2058;
	xor.b64  	%rd2102, %rd2082, %rd2058;
	and.b64  	%rd2103, %rd2102, %rd2034;
	or.b64  	%rd2104, %rd2103, %rd2101;
	add.s64 	%rd2105, %rd2104, %rd2100;
	add.s64 	%rd2106, %rd2105, %rd2094;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2095, 50;
	shr.b64 	%rhs, %rd2095, 14;
	add.u64 	%rd2107, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2095, 46;
	shr.b64 	%rhs, %rd2095, 18;
	add.u64 	%rd2108, %lhs, %rhs;
	}
	xor.b64  	%rd2109, %rd2107, %rd2108;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2095, 23;
	shr.b64 	%rhs, %rd2095, 41;
	add.u64 	%rd2110, %lhs, %rhs;
	}
	xor.b64  	%rd2111, %rd2109, %rd2110;
	xor.b64  	%rd2112, %rd2071, %rd2047;
	and.b64  	%rd2113, %rd2095, %rd2112;
	xor.b64  	%rd2114, %rd2113, %rd2047;
	add.s64 	%rd2115, %rd1790, %rd2023;
	add.s64 	%rd2116, %rd2115, %rd2114;
	add.s64 	%rd2117, %rd2116, %rd2111;
	add.s64 	%rd2118, %rd2117, -8302665154208450068;
	add.s64 	%rd2119, %rd2118, %rd2034;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2106, 36;
	shr.b64 	%rhs, %rd2106, 28;
	add.u64 	%rd2120, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2106, 30;
	shr.b64 	%rhs, %rd2106, 34;
	add.u64 	%rd2121, %lhs, %rhs;
	}
	xor.b64  	%rd2122, %rd2120, %rd2121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2106, 25;
	shr.b64 	%rhs, %rd2106, 39;
	add.u64 	%rd2123, %lhs, %rhs;
	}
	xor.b64  	%rd2124, %rd2122, %rd2123;
	and.b64  	%rd2125, %rd2106, %rd2082;
	xor.b64  	%rd2126, %rd2106, %rd2082;
	and.b64  	%rd2127, %rd2126, %rd2058;
	or.b64  	%rd2128, %rd2127, %rd2125;
	add.s64 	%rd2129, %rd2128, %rd2124;
	add.s64 	%rd2130, %rd2129, %rd2118;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2119, 50;
	shr.b64 	%rhs, %rd2119, 14;
	add.u64 	%rd2131, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2119, 46;
	shr.b64 	%rhs, %rd2119, 18;
	add.u64 	%rd2132, %lhs, %rhs;
	}
	xor.b64  	%rd2133, %rd2131, %rd2132;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2119, 23;
	shr.b64 	%rhs, %rd2119, 41;
	add.u64 	%rd2134, %lhs, %rhs;
	}
	xor.b64  	%rd2135, %rd2133, %rd2134;
	xor.b64  	%rd2136, %rd2095, %rd2071;
	and.b64  	%rd2137, %rd2119, %rd2136;
	xor.b64  	%rd2138, %rd2137, %rd2071;
	add.s64 	%rd2139, %rd1803, %rd2047;
	add.s64 	%rd2140, %rd2139, %rd2138;
	add.s64 	%rd2141, %rd2140, %rd2135;
	add.s64 	%rd2142, %rd2141, -8016688836872298968;
	add.s64 	%rd2143, %rd2142, %rd2058;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2130, 36;
	shr.b64 	%rhs, %rd2130, 28;
	add.u64 	%rd2144, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2130, 30;
	shr.b64 	%rhs, %rd2130, 34;
	add.u64 	%rd2145, %lhs, %rhs;
	}
	xor.b64  	%rd2146, %rd2144, %rd2145;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2130, 25;
	shr.b64 	%rhs, %rd2130, 39;
	add.u64 	%rd2147, %lhs, %rhs;
	}
	xor.b64  	%rd2148, %rd2146, %rd2147;
	and.b64  	%rd2149, %rd2130, %rd2106;
	xor.b64  	%rd2150, %rd2130, %rd2106;
	and.b64  	%rd2151, %rd2150, %rd2082;
	or.b64  	%rd2152, %rd2151, %rd2149;
	add.s64 	%rd2153, %rd2152, %rd2148;
	add.s64 	%rd2154, %rd2153, %rd2142;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2143, 50;
	shr.b64 	%rhs, %rd2143, 14;
	add.u64 	%rd2155, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2143, 46;
	shr.b64 	%rhs, %rd2143, 18;
	add.u64 	%rd2156, %lhs, %rhs;
	}
	xor.b64  	%rd2157, %rd2155, %rd2156;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2143, 23;
	shr.b64 	%rhs, %rd2143, 41;
	add.u64 	%rd2158, %lhs, %rhs;
	}
	xor.b64  	%rd2159, %rd2157, %rd2158;
	xor.b64  	%rd2160, %rd2119, %rd2095;
	and.b64  	%rd2161, %rd2143, %rd2160;
	xor.b64  	%rd2162, %rd2161, %rd2095;
	add.s64 	%rd2163, %rd1816, %rd2071;
	add.s64 	%rd2164, %rd2163, %rd2162;
	add.s64 	%rd2165, %rd2164, %rd2159;
	add.s64 	%rd2166, %rd2165, -6606660893046293015;
	add.s64 	%rd2167, %rd2166, %rd2082;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2154, 36;
	shr.b64 	%rhs, %rd2154, 28;
	add.u64 	%rd2168, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2154, 30;
	shr.b64 	%rhs, %rd2154, 34;
	add.u64 	%rd2169, %lhs, %rhs;
	}
	xor.b64  	%rd2170, %rd2168, %rd2169;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2154, 25;
	shr.b64 	%rhs, %rd2154, 39;
	add.u64 	%rd2171, %lhs, %rhs;
	}
	xor.b64  	%rd2172, %rd2170, %rd2171;
	and.b64  	%rd2173, %rd2154, %rd2130;
	xor.b64  	%rd2174, %rd2154, %rd2130;
	and.b64  	%rd2175, %rd2174, %rd2106;
	or.b64  	%rd2176, %rd2175, %rd2173;
	add.s64 	%rd2177, %rd2176, %rd2172;
	add.s64 	%rd2178, %rd2177, %rd2166;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2167, 50;
	shr.b64 	%rhs, %rd2167, 14;
	add.u64 	%rd2179, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2167, 46;
	shr.b64 	%rhs, %rd2167, 18;
	add.u64 	%rd2180, %lhs, %rhs;
	}
	xor.b64  	%rd2181, %rd2179, %rd2180;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2167, 23;
	shr.b64 	%rhs, %rd2167, 41;
	add.u64 	%rd2182, %lhs, %rhs;
	}
	xor.b64  	%rd2183, %rd2181, %rd2182;
	xor.b64  	%rd2184, %rd2143, %rd2119;
	and.b64  	%rd2185, %rd2167, %rd2184;
	xor.b64  	%rd2186, %rd2185, %rd2119;
	add.s64 	%rd2187, %rd1829, %rd2095;
	add.s64 	%rd2188, %rd2187, %rd2186;
	add.s64 	%rd2189, %rd2188, %rd2183;
	add.s64 	%rd2190, %rd2189, -4685533653050689259;
	add.s64 	%rd2191, %rd2190, %rd2106;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2178, 36;
	shr.b64 	%rhs, %rd2178, 28;
	add.u64 	%rd2192, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2178, 30;
	shr.b64 	%rhs, %rd2178, 34;
	add.u64 	%rd2193, %lhs, %rhs;
	}
	xor.b64  	%rd2194, %rd2192, %rd2193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2178, 25;
	shr.b64 	%rhs, %rd2178, 39;
	add.u64 	%rd2195, %lhs, %rhs;
	}
	xor.b64  	%rd2196, %rd2194, %rd2195;
	and.b64  	%rd2197, %rd2178, %rd2154;
	xor.b64  	%rd2198, %rd2178, %rd2154;
	and.b64  	%rd2199, %rd2198, %rd2130;
	or.b64  	%rd2200, %rd2199, %rd2197;
	add.s64 	%rd2201, %rd2200, %rd2196;
	add.s64 	%rd2202, %rd2201, %rd2190;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2191, 50;
	shr.b64 	%rhs, %rd2191, 14;
	add.u64 	%rd2203, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2191, 46;
	shr.b64 	%rhs, %rd2191, 18;
	add.u64 	%rd2204, %lhs, %rhs;
	}
	xor.b64  	%rd2205, %rd2203, %rd2204;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2191, 23;
	shr.b64 	%rhs, %rd2191, 41;
	add.u64 	%rd2206, %lhs, %rhs;
	}
	xor.b64  	%rd2207, %rd2205, %rd2206;
	xor.b64  	%rd2208, %rd2167, %rd2143;
	and.b64  	%rd2209, %rd2191, %rd2208;
	xor.b64  	%rd2210, %rd2209, %rd2143;
	add.s64 	%rd2211, %rd1842, %rd2119;
	add.s64 	%rd2212, %rd2211, %rd2210;
	add.s64 	%rd2213, %rd2212, %rd2207;
	add.s64 	%rd2214, %rd2213, -4147400797238176981;
	add.s64 	%rd2215, %rd2214, %rd2130;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2202, 36;
	shr.b64 	%rhs, %rd2202, 28;
	add.u64 	%rd2216, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2202, 30;
	shr.b64 	%rhs, %rd2202, 34;
	add.u64 	%rd2217, %lhs, %rhs;
	}
	xor.b64  	%rd2218, %rd2216, %rd2217;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2202, 25;
	shr.b64 	%rhs, %rd2202, 39;
	add.u64 	%rd2219, %lhs, %rhs;
	}
	xor.b64  	%rd2220, %rd2218, %rd2219;
	and.b64  	%rd2221, %rd2202, %rd2178;
	xor.b64  	%rd2222, %rd2202, %rd2178;
	and.b64  	%rd2223, %rd2222, %rd2154;
	or.b64  	%rd2224, %rd2223, %rd2221;
	add.s64 	%rd2225, %rd2224, %rd2220;
	add.s64 	%rd2226, %rd2225, %rd2214;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1829, 45;
	shr.b64 	%rhs, %rd1829, 19;
	add.u64 	%rd2227, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1829, 3;
	shr.b64 	%rhs, %rd1829, 61;
	add.u64 	%rd2228, %lhs, %rhs;
	}
	xor.b64  	%rd2229, %rd2227, %rd2228;
	shr.u64 	%rd2230, %rd1829, 6;
	xor.b64  	%rd2231, %rd2229, %rd2230;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1660, 63;
	shr.b64 	%rhs, %rd1660, 1;
	add.u64 	%rd2232, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1660, 56;
	shr.b64 	%rhs, %rd1660, 8;
	add.u64 	%rd2233, %lhs, %rhs;
	}
	xor.b64  	%rd2234, %rd2232, %rd2233;
	shr.u64 	%rd2235, %rd1660, 7;
	xor.b64  	%rd2236, %rd2234, %rd2235;
	add.s64 	%rd2237, %rd2236, %rd1647;
	add.s64 	%rd2238, %rd2237, %rd1764;
	add.s64 	%rd2239, %rd2238, %rd2231;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1842, 45;
	shr.b64 	%rhs, %rd1842, 19;
	add.u64 	%rd2240, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1842, 3;
	shr.b64 	%rhs, %rd1842, 61;
	add.u64 	%rd2241, %lhs, %rhs;
	}
	xor.b64  	%rd2242, %rd2240, %rd2241;
	shr.u64 	%rd2243, %rd1842, 6;
	xor.b64  	%rd2244, %rd2242, %rd2243;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1673, 63;
	shr.b64 	%rhs, %rd1673, 1;
	add.u64 	%rd2245, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1673, 56;
	shr.b64 	%rhs, %rd1673, 8;
	add.u64 	%rd2246, %lhs, %rhs;
	}
	xor.b64  	%rd2247, %rd2245, %rd2246;
	shr.u64 	%rd2248, %rd1673, 7;
	xor.b64  	%rd2249, %rd2247, %rd2248;
	add.s64 	%rd2250, %rd2249, %rd1660;
	add.s64 	%rd2251, %rd2250, %rd1777;
	add.s64 	%rd2252, %rd2251, %rd2244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2239, 45;
	shr.b64 	%rhs, %rd2239, 19;
	add.u64 	%rd2253, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2239, 3;
	shr.b64 	%rhs, %rd2239, 61;
	add.u64 	%rd2254, %lhs, %rhs;
	}
	xor.b64  	%rd2255, %rd2253, %rd2254;
	shr.u64 	%rd2256, %rd2239, 6;
	xor.b64  	%rd2257, %rd2255, %rd2256;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1686, 63;
	shr.b64 	%rhs, %rd1686, 1;
	add.u64 	%rd2258, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1686, 56;
	shr.b64 	%rhs, %rd1686, 8;
	add.u64 	%rd2259, %lhs, %rhs;
	}
	xor.b64  	%rd2260, %rd2258, %rd2259;
	shr.u64 	%rd2261, %rd1686, 7;
	xor.b64  	%rd2262, %rd2260, %rd2261;
	add.s64 	%rd2263, %rd2262, %rd1673;
	add.s64 	%rd2264, %rd2263, %rd1790;
	add.s64 	%rd2265, %rd2264, %rd2257;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2252, 45;
	shr.b64 	%rhs, %rd2252, 19;
	add.u64 	%rd2266, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2252, 3;
	shr.b64 	%rhs, %rd2252, 61;
	add.u64 	%rd2267, %lhs, %rhs;
	}
	xor.b64  	%rd2268, %rd2266, %rd2267;
	shr.u64 	%rd2269, %rd2252, 6;
	xor.b64  	%rd2270, %rd2268, %rd2269;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1699, 63;
	shr.b64 	%rhs, %rd1699, 1;
	add.u64 	%rd2271, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1699, 56;
	shr.b64 	%rhs, %rd1699, 8;
	add.u64 	%rd2272, %lhs, %rhs;
	}
	xor.b64  	%rd2273, %rd2271, %rd2272;
	shr.u64 	%rd2274, %rd1699, 7;
	xor.b64  	%rd2275, %rd2273, %rd2274;
	add.s64 	%rd2276, %rd2275, %rd1686;
	add.s64 	%rd2277, %rd2276, %rd1803;
	add.s64 	%rd2278, %rd2277, %rd2270;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2265, 45;
	shr.b64 	%rhs, %rd2265, 19;
	add.u64 	%rd2279, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2265, 3;
	shr.b64 	%rhs, %rd2265, 61;
	add.u64 	%rd2280, %lhs, %rhs;
	}
	xor.b64  	%rd2281, %rd2279, %rd2280;
	shr.u64 	%rd2282, %rd2265, 6;
	xor.b64  	%rd2283, %rd2281, %rd2282;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1712, 63;
	shr.b64 	%rhs, %rd1712, 1;
	add.u64 	%rd2284, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1712, 56;
	shr.b64 	%rhs, %rd1712, 8;
	add.u64 	%rd2285, %lhs, %rhs;
	}
	xor.b64  	%rd2286, %rd2284, %rd2285;
	shr.u64 	%rd2287, %rd1712, 7;
	xor.b64  	%rd2288, %rd2286, %rd2287;
	add.s64 	%rd2289, %rd2288, %rd1699;
	add.s64 	%rd2290, %rd2289, %rd1816;
	add.s64 	%rd2291, %rd2290, %rd2283;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2278, 45;
	shr.b64 	%rhs, %rd2278, 19;
	add.u64 	%rd2292, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2278, 3;
	shr.b64 	%rhs, %rd2278, 61;
	add.u64 	%rd2293, %lhs, %rhs;
	}
	xor.b64  	%rd2294, %rd2292, %rd2293;
	shr.u64 	%rd2295, %rd2278, 6;
	xor.b64  	%rd2296, %rd2294, %rd2295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1725, 63;
	shr.b64 	%rhs, %rd1725, 1;
	add.u64 	%rd2297, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1725, 56;
	shr.b64 	%rhs, %rd1725, 8;
	add.u64 	%rd2298, %lhs, %rhs;
	}
	xor.b64  	%rd2299, %rd2297, %rd2298;
	shr.u64 	%rd2300, %rd1725, 7;
	xor.b64  	%rd2301, %rd2299, %rd2300;
	add.s64 	%rd2302, %rd2301, %rd1712;
	add.s64 	%rd2303, %rd2302, %rd1829;
	add.s64 	%rd2304, %rd2303, %rd2296;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2291, 45;
	shr.b64 	%rhs, %rd2291, 19;
	add.u64 	%rd2305, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2291, 3;
	shr.b64 	%rhs, %rd2291, 61;
	add.u64 	%rd2306, %lhs, %rhs;
	}
	xor.b64  	%rd2307, %rd2305, %rd2306;
	shr.u64 	%rd2308, %rd2291, 6;
	xor.b64  	%rd2309, %rd2307, %rd2308;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1738, 63;
	shr.b64 	%rhs, %rd1738, 1;
	add.u64 	%rd2310, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1738, 56;
	shr.b64 	%rhs, %rd1738, 8;
	add.u64 	%rd2311, %lhs, %rhs;
	}
	xor.b64  	%rd2312, %rd2310, %rd2311;
	shr.u64 	%rd2313, %rd1738, 7;
	xor.b64  	%rd2314, %rd2312, %rd2313;
	add.s64 	%rd2315, %rd2314, %rd1725;
	add.s64 	%rd2316, %rd2315, %rd1842;
	add.s64 	%rd2317, %rd2316, %rd2309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2304, 45;
	shr.b64 	%rhs, %rd2304, 19;
	add.u64 	%rd2318, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2304, 3;
	shr.b64 	%rhs, %rd2304, 61;
	add.u64 	%rd2319, %lhs, %rhs;
	}
	xor.b64  	%rd2320, %rd2318, %rd2319;
	shr.u64 	%rd2321, %rd2304, 6;
	xor.b64  	%rd2322, %rd2320, %rd2321;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1751, 63;
	shr.b64 	%rhs, %rd1751, 1;
	add.u64 	%rd2323, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1751, 56;
	shr.b64 	%rhs, %rd1751, 8;
	add.u64 	%rd2324, %lhs, %rhs;
	}
	xor.b64  	%rd2325, %rd2323, %rd2324;
	shr.u64 	%rd2326, %rd1751, 7;
	xor.b64  	%rd2327, %rd2325, %rd2326;
	add.s64 	%rd2328, %rd2327, %rd1738;
	add.s64 	%rd2329, %rd2328, %rd2239;
	add.s64 	%rd2330, %rd2329, %rd2322;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2317, 45;
	shr.b64 	%rhs, %rd2317, 19;
	add.u64 	%rd2331, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2317, 3;
	shr.b64 	%rhs, %rd2317, 61;
	add.u64 	%rd2332, %lhs, %rhs;
	}
	xor.b64  	%rd2333, %rd2331, %rd2332;
	shr.u64 	%rd2334, %rd2317, 6;
	xor.b64  	%rd2335, %rd2333, %rd2334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1764, 63;
	shr.b64 	%rhs, %rd1764, 1;
	add.u64 	%rd2336, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1764, 56;
	shr.b64 	%rhs, %rd1764, 8;
	add.u64 	%rd2337, %lhs, %rhs;
	}
	xor.b64  	%rd2338, %rd2336, %rd2337;
	shr.u64 	%rd2339, %rd1764, 7;
	xor.b64  	%rd2340, %rd2338, %rd2339;
	add.s64 	%rd2341, %rd2340, %rd1751;
	add.s64 	%rd2342, %rd2341, %rd2252;
	add.s64 	%rd2343, %rd2342, %rd2335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2330, 45;
	shr.b64 	%rhs, %rd2330, 19;
	add.u64 	%rd2344, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2330, 3;
	shr.b64 	%rhs, %rd2330, 61;
	add.u64 	%rd2345, %lhs, %rhs;
	}
	xor.b64  	%rd2346, %rd2344, %rd2345;
	shr.u64 	%rd2347, %rd2330, 6;
	xor.b64  	%rd2348, %rd2346, %rd2347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1777, 63;
	shr.b64 	%rhs, %rd1777, 1;
	add.u64 	%rd2349, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1777, 56;
	shr.b64 	%rhs, %rd1777, 8;
	add.u64 	%rd2350, %lhs, %rhs;
	}
	xor.b64  	%rd2351, %rd2349, %rd2350;
	shr.u64 	%rd2352, %rd1777, 7;
	xor.b64  	%rd2353, %rd2351, %rd2352;
	add.s64 	%rd2354, %rd2353, %rd1764;
	add.s64 	%rd2355, %rd2354, %rd2265;
	add.s64 	%rd2356, %rd2355, %rd2348;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2343, 45;
	shr.b64 	%rhs, %rd2343, 19;
	add.u64 	%rd2357, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2343, 3;
	shr.b64 	%rhs, %rd2343, 61;
	add.u64 	%rd2358, %lhs, %rhs;
	}
	xor.b64  	%rd2359, %rd2357, %rd2358;
	shr.u64 	%rd2360, %rd2343, 6;
	xor.b64  	%rd2361, %rd2359, %rd2360;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1790, 63;
	shr.b64 	%rhs, %rd1790, 1;
	add.u64 	%rd2362, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1790, 56;
	shr.b64 	%rhs, %rd1790, 8;
	add.u64 	%rd2363, %lhs, %rhs;
	}
	xor.b64  	%rd2364, %rd2362, %rd2363;
	shr.u64 	%rd2365, %rd1790, 7;
	xor.b64  	%rd2366, %rd2364, %rd2365;
	add.s64 	%rd2367, %rd2366, %rd1777;
	add.s64 	%rd2368, %rd2367, %rd2278;
	add.s64 	%rd2369, %rd2368, %rd2361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2356, 45;
	shr.b64 	%rhs, %rd2356, 19;
	add.u64 	%rd2370, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2356, 3;
	shr.b64 	%rhs, %rd2356, 61;
	add.u64 	%rd2371, %lhs, %rhs;
	}
	xor.b64  	%rd2372, %rd2370, %rd2371;
	shr.u64 	%rd2373, %rd2356, 6;
	xor.b64  	%rd2374, %rd2372, %rd2373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1803, 63;
	shr.b64 	%rhs, %rd1803, 1;
	add.u64 	%rd2375, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1803, 56;
	shr.b64 	%rhs, %rd1803, 8;
	add.u64 	%rd2376, %lhs, %rhs;
	}
	xor.b64  	%rd2377, %rd2375, %rd2376;
	shr.u64 	%rd2378, %rd1803, 7;
	xor.b64  	%rd2379, %rd2377, %rd2378;
	add.s64 	%rd2380, %rd2379, %rd1790;
	add.s64 	%rd2381, %rd2380, %rd2291;
	add.s64 	%rd2382, %rd2381, %rd2374;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2369, 45;
	shr.b64 	%rhs, %rd2369, 19;
	add.u64 	%rd2383, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2369, 3;
	shr.b64 	%rhs, %rd2369, 61;
	add.u64 	%rd2384, %lhs, %rhs;
	}
	xor.b64  	%rd2385, %rd2383, %rd2384;
	shr.u64 	%rd2386, %rd2369, 6;
	xor.b64  	%rd2387, %rd2385, %rd2386;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1816, 63;
	shr.b64 	%rhs, %rd1816, 1;
	add.u64 	%rd2388, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1816, 56;
	shr.b64 	%rhs, %rd1816, 8;
	add.u64 	%rd2389, %lhs, %rhs;
	}
	xor.b64  	%rd2390, %rd2388, %rd2389;
	shr.u64 	%rd2391, %rd1816, 7;
	xor.b64  	%rd2392, %rd2390, %rd2391;
	add.s64 	%rd2393, %rd2392, %rd1803;
	add.s64 	%rd2394, %rd2393, %rd2304;
	add.s64 	%rd2395, %rd2394, %rd2387;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2382, 45;
	shr.b64 	%rhs, %rd2382, 19;
	add.u64 	%rd2396, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2382, 3;
	shr.b64 	%rhs, %rd2382, 61;
	add.u64 	%rd2397, %lhs, %rhs;
	}
	xor.b64  	%rd2398, %rd2396, %rd2397;
	shr.u64 	%rd2399, %rd2382, 6;
	xor.b64  	%rd2400, %rd2398, %rd2399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1829, 63;
	shr.b64 	%rhs, %rd1829, 1;
	add.u64 	%rd2401, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1829, 56;
	shr.b64 	%rhs, %rd1829, 8;
	add.u64 	%rd2402, %lhs, %rhs;
	}
	xor.b64  	%rd2403, %rd2401, %rd2402;
	shr.u64 	%rd2404, %rd1829, 7;
	xor.b64  	%rd2405, %rd2403, %rd2404;
	add.s64 	%rd2406, %rd2405, %rd1816;
	add.s64 	%rd2407, %rd2406, %rd2317;
	add.s64 	%rd2408, %rd2407, %rd2400;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2395, 45;
	shr.b64 	%rhs, %rd2395, 19;
	add.u64 	%rd2409, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2395, 3;
	shr.b64 	%rhs, %rd2395, 61;
	add.u64 	%rd2410, %lhs, %rhs;
	}
	xor.b64  	%rd2411, %rd2409, %rd2410;
	shr.u64 	%rd2412, %rd2395, 6;
	xor.b64  	%rd2413, %rd2411, %rd2412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1842, 63;
	shr.b64 	%rhs, %rd1842, 1;
	add.u64 	%rd2414, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1842, 56;
	shr.b64 	%rhs, %rd1842, 8;
	add.u64 	%rd2415, %lhs, %rhs;
	}
	xor.b64  	%rd2416, %rd2414, %rd2415;
	shr.u64 	%rd2417, %rd1842, 7;
	xor.b64  	%rd2418, %rd2416, %rd2417;
	add.s64 	%rd2419, %rd2418, %rd1829;
	add.s64 	%rd2420, %rd2419, %rd2330;
	add.s64 	%rd2421, %rd2420, %rd2413;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2408, 45;
	shr.b64 	%rhs, %rd2408, 19;
	add.u64 	%rd2422, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2408, 3;
	shr.b64 	%rhs, %rd2408, 61;
	add.u64 	%rd2423, %lhs, %rhs;
	}
	xor.b64  	%rd2424, %rd2422, %rd2423;
	shr.u64 	%rd2425, %rd2408, 6;
	xor.b64  	%rd2426, %rd2424, %rd2425;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2239, 63;
	shr.b64 	%rhs, %rd2239, 1;
	add.u64 	%rd2427, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2239, 56;
	shr.b64 	%rhs, %rd2239, 8;
	add.u64 	%rd2428, %lhs, %rhs;
	}
	xor.b64  	%rd2429, %rd2427, %rd2428;
	shr.u64 	%rd2430, %rd2239, 7;
	xor.b64  	%rd2431, %rd2429, %rd2430;
	add.s64 	%rd2432, %rd2431, %rd1842;
	add.s64 	%rd2433, %rd2432, %rd2343;
	add.s64 	%rd2434, %rd2433, %rd2426;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2215, 50;
	shr.b64 	%rhs, %rd2215, 14;
	add.u64 	%rd2435, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2215, 46;
	shr.b64 	%rhs, %rd2215, 18;
	add.u64 	%rd2436, %lhs, %rhs;
	}
	xor.b64  	%rd2437, %rd2435, %rd2436;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2215, 23;
	shr.b64 	%rhs, %rd2215, 41;
	add.u64 	%rd2438, %lhs, %rhs;
	}
	xor.b64  	%rd2439, %rd2437, %rd2438;
	xor.b64  	%rd2440, %rd2191, %rd2167;
	and.b64  	%rd2441, %rd2215, %rd2440;
	xor.b64  	%rd2442, %rd2441, %rd2167;
	add.s64 	%rd2443, %rd2442, %rd2143;
	add.s64 	%rd2444, %rd2443, %rd2439;
	add.s64 	%rd2445, %rd2444, %rd2239;
	add.s64 	%rd2446, %rd2445, -3880063495543823972;
	add.s64 	%rd2447, %rd2446, %rd2154;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2226, 36;
	shr.b64 	%rhs, %rd2226, 28;
	add.u64 	%rd2448, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2226, 30;
	shr.b64 	%rhs, %rd2226, 34;
	add.u64 	%rd2449, %lhs, %rhs;
	}
	xor.b64  	%rd2450, %rd2448, %rd2449;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2226, 25;
	shr.b64 	%rhs, %rd2226, 39;
	add.u64 	%rd2451, %lhs, %rhs;
	}
	xor.b64  	%rd2452, %rd2450, %rd2451;
	and.b64  	%rd2453, %rd2226, %rd2202;
	xor.b64  	%rd2454, %rd2226, %rd2202;
	and.b64  	%rd2455, %rd2454, %rd2178;
	or.b64  	%rd2456, %rd2455, %rd2453;
	add.s64 	%rd2457, %rd2456, %rd2452;
	add.s64 	%rd2458, %rd2457, %rd2446;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2447, 50;
	shr.b64 	%rhs, %rd2447, 14;
	add.u64 	%rd2459, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2447, 46;
	shr.b64 	%rhs, %rd2447, 18;
	add.u64 	%rd2460, %lhs, %rhs;
	}
	xor.b64  	%rd2461, %rd2459, %rd2460;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2447, 23;
	shr.b64 	%rhs, %rd2447, 41;
	add.u64 	%rd2462, %lhs, %rhs;
	}
	xor.b64  	%rd2463, %rd2461, %rd2462;
	xor.b64  	%rd2464, %rd2215, %rd2191;
	and.b64  	%rd2465, %rd2447, %rd2464;
	xor.b64  	%rd2466, %rd2465, %rd2191;
	add.s64 	%rd2467, %rd2252, %rd2167;
	add.s64 	%rd2468, %rd2467, %rd2466;
	add.s64 	%rd2469, %rd2468, %rd2463;
	add.s64 	%rd2470, %rd2469, -3348786107499101689;
	add.s64 	%rd2471, %rd2470, %rd2178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2458, 36;
	shr.b64 	%rhs, %rd2458, 28;
	add.u64 	%rd2472, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2458, 30;
	shr.b64 	%rhs, %rd2458, 34;
	add.u64 	%rd2473, %lhs, %rhs;
	}
	xor.b64  	%rd2474, %rd2472, %rd2473;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2458, 25;
	shr.b64 	%rhs, %rd2458, 39;
	add.u64 	%rd2475, %lhs, %rhs;
	}
	xor.b64  	%rd2476, %rd2474, %rd2475;
	and.b64  	%rd2477, %rd2458, %rd2226;
	xor.b64  	%rd2478, %rd2458, %rd2226;
	and.b64  	%rd2479, %rd2478, %rd2202;
	or.b64  	%rd2480, %rd2479, %rd2477;
	add.s64 	%rd2481, %rd2480, %rd2476;
	add.s64 	%rd2482, %rd2481, %rd2470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2471, 50;
	shr.b64 	%rhs, %rd2471, 14;
	add.u64 	%rd2483, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2471, 46;
	shr.b64 	%rhs, %rd2471, 18;
	add.u64 	%rd2484, %lhs, %rhs;
	}
	xor.b64  	%rd2485, %rd2483, %rd2484;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2471, 23;
	shr.b64 	%rhs, %rd2471, 41;
	add.u64 	%rd2486, %lhs, %rhs;
	}
	xor.b64  	%rd2487, %rd2485, %rd2486;
	xor.b64  	%rd2488, %rd2447, %rd2215;
	and.b64  	%rd2489, %rd2471, %rd2488;
	xor.b64  	%rd2490, %rd2489, %rd2215;
	add.s64 	%rd2491, %rd2265, %rd2191;
	add.s64 	%rd2492, %rd2491, %rd2490;
	add.s64 	%rd2493, %rd2492, %rd2487;
	add.s64 	%rd2494, %rd2493, -1523767162380948706;
	add.s64 	%rd2495, %rd2494, %rd2202;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2482, 36;
	shr.b64 	%rhs, %rd2482, 28;
	add.u64 	%rd2496, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2482, 30;
	shr.b64 	%rhs, %rd2482, 34;
	add.u64 	%rd2497, %lhs, %rhs;
	}
	xor.b64  	%rd2498, %rd2496, %rd2497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2482, 25;
	shr.b64 	%rhs, %rd2482, 39;
	add.u64 	%rd2499, %lhs, %rhs;
	}
	xor.b64  	%rd2500, %rd2498, %rd2499;
	and.b64  	%rd2501, %rd2482, %rd2458;
	xor.b64  	%rd2502, %rd2482, %rd2458;
	and.b64  	%rd2503, %rd2502, %rd2226;
	or.b64  	%rd2504, %rd2503, %rd2501;
	add.s64 	%rd2505, %rd2504, %rd2500;
	add.s64 	%rd2506, %rd2505, %rd2494;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2495, 50;
	shr.b64 	%rhs, %rd2495, 14;
	add.u64 	%rd2507, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2495, 46;
	shr.b64 	%rhs, %rd2495, 18;
	add.u64 	%rd2508, %lhs, %rhs;
	}
	xor.b64  	%rd2509, %rd2507, %rd2508;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2495, 23;
	shr.b64 	%rhs, %rd2495, 41;
	add.u64 	%rd2510, %lhs, %rhs;
	}
	xor.b64  	%rd2511, %rd2509, %rd2510;
	xor.b64  	%rd2512, %rd2471, %rd2447;
	and.b64  	%rd2513, %rd2495, %rd2512;
	xor.b64  	%rd2514, %rd2513, %rd2447;
	add.s64 	%rd2515, %rd2278, %rd2215;
	add.s64 	%rd2516, %rd2515, %rd2514;
	add.s64 	%rd2517, %rd2516, %rd2511;
	add.s64 	%rd2518, %rd2517, -757361751448694408;
	add.s64 	%rd2519, %rd2518, %rd2226;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2506, 36;
	shr.b64 	%rhs, %rd2506, 28;
	add.u64 	%rd2520, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2506, 30;
	shr.b64 	%rhs, %rd2506, 34;
	add.u64 	%rd2521, %lhs, %rhs;
	}
	xor.b64  	%rd2522, %rd2520, %rd2521;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2506, 25;
	shr.b64 	%rhs, %rd2506, 39;
	add.u64 	%rd2523, %lhs, %rhs;
	}
	xor.b64  	%rd2524, %rd2522, %rd2523;
	and.b64  	%rd2525, %rd2506, %rd2482;
	xor.b64  	%rd2526, %rd2506, %rd2482;
	and.b64  	%rd2527, %rd2526, %rd2458;
	or.b64  	%rd2528, %rd2527, %rd2525;
	add.s64 	%rd2529, %rd2528, %rd2524;
	add.s64 	%rd2530, %rd2529, %rd2518;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2519, 50;
	shr.b64 	%rhs, %rd2519, 14;
	add.u64 	%rd2531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2519, 46;
	shr.b64 	%rhs, %rd2519, 18;
	add.u64 	%rd2532, %lhs, %rhs;
	}
	xor.b64  	%rd2533, %rd2531, %rd2532;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2519, 23;
	shr.b64 	%rhs, %rd2519, 41;
	add.u64 	%rd2534, %lhs, %rhs;
	}
	xor.b64  	%rd2535, %rd2533, %rd2534;
	xor.b64  	%rd2536, %rd2495, %rd2471;
	and.b64  	%rd2537, %rd2519, %rd2536;
	xor.b64  	%rd2538, %rd2537, %rd2471;
	add.s64 	%rd2539, %rd2291, %rd2447;
	add.s64 	%rd2540, %rd2539, %rd2538;
	add.s64 	%rd2541, %rd2540, %rd2535;
	add.s64 	%rd2542, %rd2541, 500013540394364858;
	add.s64 	%rd2543, %rd2542, %rd2458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2530, 36;
	shr.b64 	%rhs, %rd2530, 28;
	add.u64 	%rd2544, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2530, 30;
	shr.b64 	%rhs, %rd2530, 34;
	add.u64 	%rd2545, %lhs, %rhs;
	}
	xor.b64  	%rd2546, %rd2544, %rd2545;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2530, 25;
	shr.b64 	%rhs, %rd2530, 39;
	add.u64 	%rd2547, %lhs, %rhs;
	}
	xor.b64  	%rd2548, %rd2546, %rd2547;
	and.b64  	%rd2549, %rd2530, %rd2506;
	xor.b64  	%rd2550, %rd2530, %rd2506;
	and.b64  	%rd2551, %rd2550, %rd2482;
	or.b64  	%rd2552, %rd2551, %rd2549;
	add.s64 	%rd2553, %rd2552, %rd2548;
	add.s64 	%rd2554, %rd2553, %rd2542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2543, 50;
	shr.b64 	%rhs, %rd2543, 14;
	add.u64 	%rd2555, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2543, 46;
	shr.b64 	%rhs, %rd2543, 18;
	add.u64 	%rd2556, %lhs, %rhs;
	}
	xor.b64  	%rd2557, %rd2555, %rd2556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2543, 23;
	shr.b64 	%rhs, %rd2543, 41;
	add.u64 	%rd2558, %lhs, %rhs;
	}
	xor.b64  	%rd2559, %rd2557, %rd2558;
	xor.b64  	%rd2560, %rd2519, %rd2495;
	and.b64  	%rd2561, %rd2543, %rd2560;
	xor.b64  	%rd2562, %rd2561, %rd2495;
	add.s64 	%rd2563, %rd2304, %rd2471;
	add.s64 	%rd2564, %rd2563, %rd2562;
	add.s64 	%rd2565, %rd2564, %rd2559;
	add.s64 	%rd2566, %rd2565, 748580250866718886;
	add.s64 	%rd2567, %rd2566, %rd2482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2554, 36;
	shr.b64 	%rhs, %rd2554, 28;
	add.u64 	%rd2568, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2554, 30;
	shr.b64 	%rhs, %rd2554, 34;
	add.u64 	%rd2569, %lhs, %rhs;
	}
	xor.b64  	%rd2570, %rd2568, %rd2569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2554, 25;
	shr.b64 	%rhs, %rd2554, 39;
	add.u64 	%rd2571, %lhs, %rhs;
	}
	xor.b64  	%rd2572, %rd2570, %rd2571;
	and.b64  	%rd2573, %rd2554, %rd2530;
	xor.b64  	%rd2574, %rd2554, %rd2530;
	and.b64  	%rd2575, %rd2574, %rd2506;
	or.b64  	%rd2576, %rd2575, %rd2573;
	add.s64 	%rd2577, %rd2576, %rd2572;
	add.s64 	%rd2578, %rd2577, %rd2566;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2567, 50;
	shr.b64 	%rhs, %rd2567, 14;
	add.u64 	%rd2579, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2567, 46;
	shr.b64 	%rhs, %rd2567, 18;
	add.u64 	%rd2580, %lhs, %rhs;
	}
	xor.b64  	%rd2581, %rd2579, %rd2580;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2567, 23;
	shr.b64 	%rhs, %rd2567, 41;
	add.u64 	%rd2582, %lhs, %rhs;
	}
	xor.b64  	%rd2583, %rd2581, %rd2582;
	xor.b64  	%rd2584, %rd2543, %rd2519;
	and.b64  	%rd2585, %rd2567, %rd2584;
	xor.b64  	%rd2586, %rd2585, %rd2519;
	add.s64 	%rd2587, %rd2317, %rd2495;
	add.s64 	%rd2588, %rd2587, %rd2586;
	add.s64 	%rd2589, %rd2588, %rd2583;
	add.s64 	%rd2590, %rd2589, 1242879168328830382;
	add.s64 	%rd2591, %rd2590, %rd2506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2578, 36;
	shr.b64 	%rhs, %rd2578, 28;
	add.u64 	%rd2592, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2578, 30;
	shr.b64 	%rhs, %rd2578, 34;
	add.u64 	%rd2593, %lhs, %rhs;
	}
	xor.b64  	%rd2594, %rd2592, %rd2593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2578, 25;
	shr.b64 	%rhs, %rd2578, 39;
	add.u64 	%rd2595, %lhs, %rhs;
	}
	xor.b64  	%rd2596, %rd2594, %rd2595;
	and.b64  	%rd2597, %rd2578, %rd2554;
	xor.b64  	%rd2598, %rd2578, %rd2554;
	and.b64  	%rd2599, %rd2598, %rd2530;
	or.b64  	%rd2600, %rd2599, %rd2597;
	add.s64 	%rd2601, %rd2600, %rd2596;
	add.s64 	%rd2602, %rd2601, %rd2590;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2591, 50;
	shr.b64 	%rhs, %rd2591, 14;
	add.u64 	%rd2603, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2591, 46;
	shr.b64 	%rhs, %rd2591, 18;
	add.u64 	%rd2604, %lhs, %rhs;
	}
	xor.b64  	%rd2605, %rd2603, %rd2604;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2591, 23;
	shr.b64 	%rhs, %rd2591, 41;
	add.u64 	%rd2606, %lhs, %rhs;
	}
	xor.b64  	%rd2607, %rd2605, %rd2606;
	xor.b64  	%rd2608, %rd2567, %rd2543;
	and.b64  	%rd2609, %rd2591, %rd2608;
	xor.b64  	%rd2610, %rd2609, %rd2543;
	add.s64 	%rd2611, %rd2330, %rd2519;
	add.s64 	%rd2612, %rd2611, %rd2610;
	add.s64 	%rd2613, %rd2612, %rd2607;
	add.s64 	%rd2614, %rd2613, 1977374033974150939;
	add.s64 	%rd2615, %rd2614, %rd2530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2602, 36;
	shr.b64 	%rhs, %rd2602, 28;
	add.u64 	%rd2616, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2602, 30;
	shr.b64 	%rhs, %rd2602, 34;
	add.u64 	%rd2617, %lhs, %rhs;
	}
	xor.b64  	%rd2618, %rd2616, %rd2617;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2602, 25;
	shr.b64 	%rhs, %rd2602, 39;
	add.u64 	%rd2619, %lhs, %rhs;
	}
	xor.b64  	%rd2620, %rd2618, %rd2619;
	and.b64  	%rd2621, %rd2602, %rd2578;
	xor.b64  	%rd2622, %rd2602, %rd2578;
	and.b64  	%rd2623, %rd2622, %rd2554;
	or.b64  	%rd2624, %rd2623, %rd2621;
	add.s64 	%rd2625, %rd2624, %rd2620;
	add.s64 	%rd2626, %rd2625, %rd2614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2615, 50;
	shr.b64 	%rhs, %rd2615, 14;
	add.u64 	%rd2627, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2615, 46;
	shr.b64 	%rhs, %rd2615, 18;
	add.u64 	%rd2628, %lhs, %rhs;
	}
	xor.b64  	%rd2629, %rd2627, %rd2628;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2615, 23;
	shr.b64 	%rhs, %rd2615, 41;
	add.u64 	%rd2630, %lhs, %rhs;
	}
	xor.b64  	%rd2631, %rd2629, %rd2630;
	xor.b64  	%rd2632, %rd2591, %rd2567;
	and.b64  	%rd2633, %rd2615, %rd2632;
	xor.b64  	%rd2634, %rd2633, %rd2567;
	add.s64 	%rd2635, %rd2343, %rd2543;
	add.s64 	%rd2636, %rd2635, %rd2634;
	add.s64 	%rd2637, %rd2636, %rd2631;
	add.s64 	%rd2638, %rd2637, 2944078676154940804;
	add.s64 	%rd2639, %rd2638, %rd2554;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2626, 36;
	shr.b64 	%rhs, %rd2626, 28;
	add.u64 	%rd2640, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2626, 30;
	shr.b64 	%rhs, %rd2626, 34;
	add.u64 	%rd2641, %lhs, %rhs;
	}
	xor.b64  	%rd2642, %rd2640, %rd2641;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2626, 25;
	shr.b64 	%rhs, %rd2626, 39;
	add.u64 	%rd2643, %lhs, %rhs;
	}
	xor.b64  	%rd2644, %rd2642, %rd2643;
	and.b64  	%rd2645, %rd2626, %rd2602;
	xor.b64  	%rd2646, %rd2626, %rd2602;
	and.b64  	%rd2647, %rd2646, %rd2578;
	or.b64  	%rd2648, %rd2647, %rd2645;
	add.s64 	%rd2649, %rd2648, %rd2644;
	add.s64 	%rd2650, %rd2649, %rd2638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2639, 50;
	shr.b64 	%rhs, %rd2639, 14;
	add.u64 	%rd2651, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2639, 46;
	shr.b64 	%rhs, %rd2639, 18;
	add.u64 	%rd2652, %lhs, %rhs;
	}
	xor.b64  	%rd2653, %rd2651, %rd2652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2639, 23;
	shr.b64 	%rhs, %rd2639, 41;
	add.u64 	%rd2654, %lhs, %rhs;
	}
	xor.b64  	%rd2655, %rd2653, %rd2654;
	xor.b64  	%rd2656, %rd2615, %rd2591;
	and.b64  	%rd2657, %rd2639, %rd2656;
	xor.b64  	%rd2658, %rd2657, %rd2591;
	add.s64 	%rd2659, %rd2356, %rd2567;
	add.s64 	%rd2660, %rd2659, %rd2658;
	add.s64 	%rd2661, %rd2660, %rd2655;
	add.s64 	%rd2662, %rd2661, 3659926193048069267;
	add.s64 	%rd2663, %rd2662, %rd2578;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2650, 36;
	shr.b64 	%rhs, %rd2650, 28;
	add.u64 	%rd2664, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2650, 30;
	shr.b64 	%rhs, %rd2650, 34;
	add.u64 	%rd2665, %lhs, %rhs;
	}
	xor.b64  	%rd2666, %rd2664, %rd2665;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2650, 25;
	shr.b64 	%rhs, %rd2650, 39;
	add.u64 	%rd2667, %lhs, %rhs;
	}
	xor.b64  	%rd2668, %rd2666, %rd2667;
	and.b64  	%rd2669, %rd2650, %rd2626;
	xor.b64  	%rd2670, %rd2650, %rd2626;
	and.b64  	%rd2671, %rd2670, %rd2602;
	or.b64  	%rd2672, %rd2671, %rd2669;
	add.s64 	%rd2673, %rd2672, %rd2668;
	add.s64 	%rd2674, %rd2673, %rd2662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2663, 50;
	shr.b64 	%rhs, %rd2663, 14;
	add.u64 	%rd2675, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2663, 46;
	shr.b64 	%rhs, %rd2663, 18;
	add.u64 	%rd2676, %lhs, %rhs;
	}
	xor.b64  	%rd2677, %rd2675, %rd2676;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2663, 23;
	shr.b64 	%rhs, %rd2663, 41;
	add.u64 	%rd2678, %lhs, %rhs;
	}
	xor.b64  	%rd2679, %rd2677, %rd2678;
	xor.b64  	%rd2680, %rd2639, %rd2615;
	and.b64  	%rd2681, %rd2663, %rd2680;
	xor.b64  	%rd2682, %rd2681, %rd2615;
	add.s64 	%rd2683, %rd2369, %rd2591;
	add.s64 	%rd2684, %rd2683, %rd2682;
	add.s64 	%rd2685, %rd2684, %rd2679;
	add.s64 	%rd2686, %rd2685, 4368137639120453308;
	add.s64 	%rd2687, %rd2686, %rd2602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2674, 36;
	shr.b64 	%rhs, %rd2674, 28;
	add.u64 	%rd2688, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2674, 30;
	shr.b64 	%rhs, %rd2674, 34;
	add.u64 	%rd2689, %lhs, %rhs;
	}
	xor.b64  	%rd2690, %rd2688, %rd2689;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2674, 25;
	shr.b64 	%rhs, %rd2674, 39;
	add.u64 	%rd2691, %lhs, %rhs;
	}
	xor.b64  	%rd2692, %rd2690, %rd2691;
	and.b64  	%rd2693, %rd2674, %rd2650;
	xor.b64  	%rd2694, %rd2674, %rd2650;
	and.b64  	%rd2695, %rd2694, %rd2626;
	or.b64  	%rd2696, %rd2695, %rd2693;
	add.s64 	%rd2697, %rd2696, %rd2692;
	add.s64 	%rd2698, %rd2697, %rd2686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2687, 50;
	shr.b64 	%rhs, %rd2687, 14;
	add.u64 	%rd2699, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2687, 46;
	shr.b64 	%rhs, %rd2687, 18;
	add.u64 	%rd2700, %lhs, %rhs;
	}
	xor.b64  	%rd2701, %rd2699, %rd2700;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2687, 23;
	shr.b64 	%rhs, %rd2687, 41;
	add.u64 	%rd2702, %lhs, %rhs;
	}
	xor.b64  	%rd2703, %rd2701, %rd2702;
	xor.b64  	%rd2704, %rd2663, %rd2639;
	and.b64  	%rd2705, %rd2687, %rd2704;
	xor.b64  	%rd2706, %rd2705, %rd2639;
	add.s64 	%rd2707, %rd2382, %rd2615;
	add.s64 	%rd2708, %rd2707, %rd2706;
	add.s64 	%rd2709, %rd2708, %rd2703;
	add.s64 	%rd2710, %rd2709, 4836135668995329356;
	add.s64 	%rd2711, %rd2710, %rd2626;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2698, 36;
	shr.b64 	%rhs, %rd2698, 28;
	add.u64 	%rd2712, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2698, 30;
	shr.b64 	%rhs, %rd2698, 34;
	add.u64 	%rd2713, %lhs, %rhs;
	}
	xor.b64  	%rd2714, %rd2712, %rd2713;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2698, 25;
	shr.b64 	%rhs, %rd2698, 39;
	add.u64 	%rd2715, %lhs, %rhs;
	}
	xor.b64  	%rd2716, %rd2714, %rd2715;
	and.b64  	%rd2717, %rd2698, %rd2674;
	xor.b64  	%rd2718, %rd2698, %rd2674;
	and.b64  	%rd2719, %rd2718, %rd2650;
	or.b64  	%rd2720, %rd2719, %rd2717;
	add.s64 	%rd2721, %rd2720, %rd2716;
	add.s64 	%rd2722, %rd2721, %rd2710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2711, 50;
	shr.b64 	%rhs, %rd2711, 14;
	add.u64 	%rd2723, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2711, 46;
	shr.b64 	%rhs, %rd2711, 18;
	add.u64 	%rd2724, %lhs, %rhs;
	}
	xor.b64  	%rd2725, %rd2723, %rd2724;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2711, 23;
	shr.b64 	%rhs, %rd2711, 41;
	add.u64 	%rd2726, %lhs, %rhs;
	}
	xor.b64  	%rd2727, %rd2725, %rd2726;
	xor.b64  	%rd2728, %rd2687, %rd2663;
	and.b64  	%rd2729, %rd2711, %rd2728;
	xor.b64  	%rd2730, %rd2729, %rd2663;
	add.s64 	%rd2731, %rd2395, %rd2639;
	add.s64 	%rd2732, %rd2731, %rd2730;
	add.s64 	%rd2733, %rd2732, %rd2727;
	add.s64 	%rd2734, %rd2733, 5532061633213252278;
	add.s64 	%rd2735, %rd2734, %rd2650;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2722, 36;
	shr.b64 	%rhs, %rd2722, 28;
	add.u64 	%rd2736, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2722, 30;
	shr.b64 	%rhs, %rd2722, 34;
	add.u64 	%rd2737, %lhs, %rhs;
	}
	xor.b64  	%rd2738, %rd2736, %rd2737;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2722, 25;
	shr.b64 	%rhs, %rd2722, 39;
	add.u64 	%rd2739, %lhs, %rhs;
	}
	xor.b64  	%rd2740, %rd2738, %rd2739;
	and.b64  	%rd2741, %rd2722, %rd2698;
	xor.b64  	%rd2742, %rd2722, %rd2698;
	and.b64  	%rd2743, %rd2742, %rd2674;
	or.b64  	%rd2744, %rd2743, %rd2741;
	add.s64 	%rd2745, %rd2744, %rd2740;
	add.s64 	%rd18, %rd2745, %rd2734;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2735, 50;
	shr.b64 	%rhs, %rd2735, 14;
	add.u64 	%rd2746, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2735, 46;
	shr.b64 	%rhs, %rd2735, 18;
	add.u64 	%rd2747, %lhs, %rhs;
	}
	xor.b64  	%rd2748, %rd2746, %rd2747;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2735, 23;
	shr.b64 	%rhs, %rd2735, 41;
	add.u64 	%rd2749, %lhs, %rhs;
	}
	xor.b64  	%rd2750, %rd2748, %rd2749;
	xor.b64  	%rd2751, %rd2711, %rd2687;
	and.b64  	%rd2752, %rd2735, %rd2751;
	xor.b64  	%rd2753, %rd2752, %rd2687;
	add.s64 	%rd2754, %rd2408, %rd2663;
	add.s64 	%rd2755, %rd2754, %rd2753;
	add.s64 	%rd2756, %rd2755, %rd2750;
	add.s64 	%rd2757, %rd2756, 6448918945643986474;
	add.s64 	%rd2758, %rd2757, %rd2674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd18, 36;
	shr.b64 	%rhs, %rd18, 28;
	add.u64 	%rd2759, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd18, 30;
	shr.b64 	%rhs, %rd18, 34;
	add.u64 	%rd2760, %lhs, %rhs;
	}
	xor.b64  	%rd2761, %rd2759, %rd2760;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd18, 25;
	shr.b64 	%rhs, %rd18, 39;
	add.u64 	%rd2762, %lhs, %rhs;
	}
	xor.b64  	%rd2763, %rd2761, %rd2762;
	and.b64  	%rd2764, %rd18, %rd2722;
	xor.b64  	%rd2765, %rd18, %rd2722;
	and.b64  	%rd2766, %rd2765, %rd2698;
	or.b64  	%rd2767, %rd2766, %rd2764;
	add.s64 	%rd2768, %rd2767, %rd2763;
	add.s64 	%rd19, %rd2768, %rd2757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2758, 50;
	shr.b64 	%rhs, %rd2758, 14;
	add.u64 	%rd2769, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2758, 46;
	shr.b64 	%rhs, %rd2758, 18;
	add.u64 	%rd2770, %lhs, %rhs;
	}
	xor.b64  	%rd2771, %rd2769, %rd2770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2758, 23;
	shr.b64 	%rhs, %rd2758, 41;
	add.u64 	%rd2772, %lhs, %rhs;
	}
	xor.b64  	%rd2773, %rd2771, %rd2772;
	xor.b64  	%rd2774, %rd2735, %rd2711;
	and.b64  	%rd2775, %rd2758, %rd2774;
	xor.b64  	%rd2776, %rd2775, %rd2711;
	add.s64 	%rd2777, %rd2421, %rd2687;
	add.s64 	%rd2778, %rd2777, %rd2776;
	add.s64 	%rd2779, %rd2778, %rd2773;
	add.s64 	%rd2780, %rd2779, 6902733635092675308;
	add.s64 	%rd2781, %rd2780, %rd2698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd19, 36;
	shr.b64 	%rhs, %rd19, 28;
	add.u64 	%rd2782, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd19, 30;
	shr.b64 	%rhs, %rd19, 34;
	add.u64 	%rd2783, %lhs, %rhs;
	}
	xor.b64  	%rd2784, %rd2782, %rd2783;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd19, 25;
	shr.b64 	%rhs, %rd19, 39;
	add.u64 	%rd2785, %lhs, %rhs;
	}
	xor.b64  	%rd2786, %rd2784, %rd2785;
	and.b64  	%rd2787, %rd19, %rd18;
	xor.b64  	%rd2788, %rd19, %rd18;
	and.b64  	%rd2789, %rd2788, %rd2722;
	or.b64  	%rd2790, %rd2789, %rd2787;
	add.s64 	%rd2791, %rd2790, %rd2786;
	add.s64 	%rd20, %rd2791, %rd2780;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2781, 50;
	shr.b64 	%rhs, %rd2781, 14;
	add.u64 	%rd2792, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2781, 46;
	shr.b64 	%rhs, %rd2781, 18;
	add.u64 	%rd2793, %lhs, %rhs;
	}
	xor.b64  	%rd2794, %rd2792, %rd2793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2781, 23;
	shr.b64 	%rhs, %rd2781, 41;
	add.u64 	%rd2795, %lhs, %rhs;
	}
	xor.b64  	%rd2796, %rd2794, %rd2795;
	xor.b64  	%rd2797, %rd2758, %rd2735;
	and.b64  	%rd2798, %rd2781, %rd2797;
	xor.b64  	%rd2799, %rd2798, %rd2735;
	add.s64 	%rd2800, %rd2434, %rd2711;
	add.s64 	%rd2801, %rd2800, %rd2799;
	add.s64 	%rd2802, %rd2801, %rd2796;
	add.s64 	%rd21, %rd2802, 7801388544844847127;
	st.local.v4.u32 	[%rd1], {%r173, %r172, %r175, %r174};
	st.local.v4.u32 	[%rd2], {%r177, %r176, %r179, %r178};
	st.local.v4.u32 	[%rd3], {%r181, %r180, %r183, %r182};
	st.local.v4.u32 	[%rd4], {%r185, %r184, %r187, %r186};
	mov.u32 	%r209, 811676750;
	mov.u32 	%r210, -676720787;
	st.local.v4.u32 	[%rd5], {%r210, %r209, %r206, %r206};
	st.local.v4.u32 	[%rd6], {%r206, %r206, %r206, %r206};
	st.local.v4.u32 	[%rd7], {%r206, %r206, %r206, %r206};
	st.local.v4.u32 	[%rd8], {%r206, %r206, %r206, %r206};
	st.local.u64 	[%rd9], %rd152;
	st.local.u64 	[%rd9+8], %rd153;
	st.local.u64 	[%rd9+16], %rd154;
	st.local.u64 	[%rd9+24], %rd155;
	st.local.u64 	[%rd9+32], %rd156;
	st.local.u64 	[%rd9+40], %rd157;
	st.local.u64 	[%rd9+48], %rd158;
	st.local.u64 	[%rd9+56], %rd159;
	st.local.v2.u32 	[%rd9+64], {%r206, %r206};
	st.local.v2.u32 	[%rd9+72], {%r206, %r206};
	st.local.v2.u32 	[%rd9+80], {%r206, %r206};
	st.local.v2.u32 	[%rd9+88], {%r206, %r206};
	st.local.v2.u32 	[%rd9+96], {%r206, %r206};
	st.local.v2.u32 	[%rd9+104], {%r206, %r206};
	st.local.v2.u32 	[%rd9+112], {%r206, %r206};
	st.local.u64 	[%rd9+120], %rd151;
	st.local.v2.u32 	[%rd9+128], {%r206, %r206};
	st.local.v2.u32 	[%rd9+136], {%r206, %r206};
	st.local.v2.u32 	[%rd9+144], {%r206, %r206};
	st.local.v2.u32 	[%rd9+152], {%r206, %r206};
	st.local.v2.u32 	[%rd9+160], {%r206, %r206};
	st.local.v2.u32 	[%rd9+168], {%r206, %r206};
	st.local.v2.u32 	[%rd9+176], {%r206, %r206};
	st.local.v2.u32 	[%rd9+184], {%r206, %r206};
	st.local.u32 	[%rd9+192], %r206;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd101;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd93;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd94;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd95;
	.param .b64 param4;
	st.param.b64 	[param4+0], %rd96;
	.param .b64 param5;
	st.param.b64 	[param5+0], %rd97;
	.param .b64 param6;
	st.param.b64 	[param6+0], %rd98;
	.param .b64 param7;
	st.param.b64 	[param7+0], %rd99;
	.param .b64 param8;
	st.param.b64 	[param8+0], %rd100;
	.param .b32 param9;
	st.param.b32 	[param9+0], 72;
	call.uni 
	sha512_update_128, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	} // callseq 2
	ld.local.u32 	%r3, [%rd9+192];
	and.b32  	%r211, %r3, 127;
	and.b32  	%r212, %r3, 12;
	shl.b32 	%r213, %r3, 3;
	not.b32 	%r214, %r213;
	and.b32  	%r215, %r214, 24;
	mov.u32 	%r216, 255;
	shl.b32 	%r217, %r216, %r215;
	setp.eq.s32 	%p5, %r212, 0;
	selp.b32 	%r218, %r217, 0, %p5;
	setp.eq.s32 	%p6, %r212, 4;
	selp.b32 	%r219, %r217, 0, %p6;
	setp.eq.s32 	%p7, %r212, 8;
	selp.b32 	%r220, %r217, 0, %p7;
	setp.eq.s32 	%p8, %r212, 12;
	selp.b32 	%r221, %r217, 0, %p8;
	shr.u32 	%r222, %r211, 4;
	setp.eq.s32 	%p9, %r222, 0;
	selp.b32 	%r223, -2139062144, 0, %p9;
	and.b32  	%r224, %r218, %r223;
	ld.local.v2.u32 	{%r225, %r226}, [%rd9+64];
	or.b32  	%r3544, %r224, %r225;
	and.b32  	%r229, %r219, %r223;
	or.b32  	%r3543, %r229, %r226;
	st.local.v2.u32 	[%rd9+64], {%r3544, %r3543};
	and.b32  	%r230, %r220, %r223;
	ld.local.v2.u32 	{%r231, %r232}, [%rd9+72];
	or.b32  	%r3542, %r230, %r231;
	and.b32  	%r235, %r221, %r223;
	or.b32  	%r3541, %r232, %r235;
	st.local.v2.u32 	[%rd9+72], {%r3542, %r3541};
	setp.eq.s32 	%p10, %r222, 1;
	selp.b32 	%r236, -2139062144, 0, %p10;
	and.b32  	%r237, %r218, %r236;
	ld.local.v2.u32 	{%r238, %r239}, [%rd9+80];
	or.b32  	%r3540, %r238, %r237;
	and.b32  	%r242, %r219, %r236;
	or.b32  	%r3539, %r239, %r242;
	st.local.v2.u32 	[%rd9+80], {%r3540, %r3539};
	and.b32  	%r243, %r220, %r236;
	ld.local.v2.u32 	{%r244, %r245}, [%rd9+88];
	or.b32  	%r3538, %r244, %r243;
	and.b32  	%r248, %r221, %r236;
	or.b32  	%r3537, %r245, %r248;
	st.local.v2.u32 	[%rd9+88], {%r3538, %r3537};
	setp.eq.s32 	%p11, %r222, 2;
	selp.b32 	%r249, -2139062144, 0, %p11;
	and.b32  	%r250, %r218, %r249;
	ld.local.v2.u32 	{%r251, %r252}, [%rd9+96];
	or.b32  	%r3536, %r251, %r250;
	and.b32  	%r255, %r219, %r249;
	or.b32  	%r3535, %r252, %r255;
	st.local.v2.u32 	[%rd9+96], {%r3536, %r3535};
	and.b32  	%r256, %r220, %r249;
	ld.local.v2.u32 	{%r257, %r258}, [%rd9+104];
	or.b32  	%r3534, %r257, %r256;
	and.b32  	%r261, %r221, %r249;
	or.b32  	%r3533, %r258, %r261;
	st.local.v2.u32 	[%rd9+104], {%r3534, %r3533};
	setp.eq.s32 	%p12, %r222, 3;
	selp.b32 	%r262, -2139062144, 0, %p12;
	and.b32  	%r263, %r218, %r262;
	ld.local.v2.u32 	{%r264, %r265}, [%rd9+112];
	or.b32  	%r3532, %r264, %r263;
	and.b32  	%r268, %r219, %r262;
	or.b32  	%r3531, %r265, %r268;
	st.local.v2.u32 	[%rd9+112], {%r3532, %r3531};
	and.b32  	%r269, %r220, %r262;
	ld.local.v2.u32 	{%r270, %r271}, [%rd9+120];
	or.b32  	%r3530, %r270, %r269;
	and.b32  	%r274, %r221, %r262;
	or.b32  	%r3529, %r271, %r274;
	st.local.v2.u32 	[%rd9+120], {%r3530, %r3529};
	setp.eq.s32 	%p13, %r222, 4;
	selp.b32 	%r275, -2139062144, 0, %p13;
	and.b32  	%r276, %r218, %r275;
	ld.local.v2.u32 	{%r277, %r278}, [%rd9+128];
	or.b32  	%r3528, %r277, %r276;
	and.b32  	%r281, %r219, %r275;
	or.b32  	%r3527, %r278, %r281;
	st.local.v2.u32 	[%rd9+128], {%r3528, %r3527};
	and.b32  	%r282, %r220, %r275;
	ld.local.v2.u32 	{%r283, %r284}, [%rd9+136];
	or.b32  	%r3526, %r283, %r282;
	and.b32  	%r287, %r221, %r275;
	or.b32  	%r3525, %r284, %r287;
	st.local.v2.u32 	[%rd9+136], {%r3526, %r3525};
	setp.eq.s32 	%p14, %r222, 5;
	selp.b32 	%r288, -2139062144, 0, %p14;
	and.b32  	%r289, %r218, %r288;
	ld.local.v2.u32 	{%r290, %r291}, [%rd9+144];
	or.b32  	%r3524, %r290, %r289;
	and.b32  	%r294, %r219, %r288;
	or.b32  	%r3523, %r291, %r294;
	st.local.v2.u32 	[%rd9+144], {%r3524, %r3523};
	and.b32  	%r295, %r220, %r288;
	ld.local.v2.u32 	{%r296, %r297}, [%rd9+152];
	or.b32  	%r3522, %r296, %r295;
	and.b32  	%r300, %r221, %r288;
	or.b32  	%r3521, %r297, %r300;
	st.local.v2.u32 	[%rd9+152], {%r3522, %r3521};
	setp.eq.s32 	%p15, %r222, 6;
	selp.b32 	%r301, -2139062144, 0, %p15;
	and.b32  	%r302, %r218, %r301;
	ld.local.v2.u32 	{%r303, %r304}, [%rd9+160];
	or.b32  	%r3520, %r303, %r302;
	and.b32  	%r307, %r219, %r301;
	or.b32  	%r3519, %r304, %r307;
	st.local.v2.u32 	[%rd9+160], {%r3520, %r3519};
	and.b32  	%r308, %r220, %r301;
	ld.local.v2.u32 	{%r309, %r310}, [%rd9+168];
	or.b32  	%r3518, %r309, %r308;
	and.b32  	%r313, %r221, %r301;
	or.b32  	%r3517, %r310, %r313;
	st.local.v2.u32 	[%rd9+168], {%r3518, %r3517};
	setp.eq.s32 	%p16, %r222, 7;
	selp.b32 	%r314, -2139062144, 0, %p16;
	and.b32  	%r315, %r218, %r314;
	ld.local.v2.u32 	{%r316, %r317}, [%rd9+176];
	or.b32  	%r3516, %r316, %r315;
	and.b32  	%r320, %r219, %r314;
	or.b32  	%r3515, %r317, %r320;
	st.local.v2.u32 	[%rd9+176], {%r3516, %r3515};
	and.b32  	%r321, %r220, %r314;
	ld.local.v2.u32 	{%r322, %r323}, [%rd9+184];
	or.b32  	%r34, %r322, %r321;
	and.b32  	%r326, %r221, %r314;
	or.b32  	%r35, %r323, %r326;
	st.local.v2.u32 	[%rd9+184], {%r34, %r35};
	setp.lt.u32 	%p17, %r211, 112;
	ld.local.u64 	%rd16649, [%rd9];
	ld.local.u64 	%rd16648, [%rd9+8];
	ld.local.u64 	%rd16647, [%rd9+16];
	ld.local.u64 	%rd16646, [%rd9+24];
	ld.local.u64 	%rd16645, [%rd9+32];
	ld.local.u64 	%rd16644, [%rd9+40];
	ld.local.u64 	%rd16643, [%rd9+48];
	ld.local.u64 	%rd16642, [%rd9+56];
	@%p17 bra 	$L__BB4_6;

	add.u64 	%rd16639, %SPL, 144;
	mov.b64 	%rd2812, {%r3543, %r3544};
	mov.b64 	%rd2813, {%r3541, %r3542};
	mov.b64 	%rd2814, {%r3539, %r3540};
	mov.b64 	%rd2815, {%r3537, %r3538};
	mov.b64 	%rd2816, {%r3535, %r3536};
	mov.b64 	%rd2817, {%r3533, %r3534};
	mov.b64 	%rd2818, {%r3531, %r3532};
	mov.b64 	%rd2819, {%r3529, %r3530};
	mov.b64 	%rd2820, {%r3527, %r3528};
	mov.b64 	%rd2821, {%r3525, %r3526};
	mov.b64 	%rd2822, {%r3523, %r3524};
	mov.b64 	%rd2823, {%r3521, %r3522};
	mov.b64 	%rd2824, {%r3519, %r3520};
	mov.b64 	%rd2825, {%r3517, %r3518};
	mov.b64 	%rd2826, {%r3515, %r3516};
	mov.b64 	%rd2827, {%r35, %r34};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16645, 46;
	shr.b64 	%rhs, %rd16645, 18;
	add.u64 	%rd2828, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16645, 50;
	shr.b64 	%rhs, %rd16645, 14;
	add.u64 	%rd2829, %lhs, %rhs;
	}
	xor.b64  	%rd2830, %rd2829, %rd2828;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16645, 23;
	shr.b64 	%rhs, %rd16645, 41;
	add.u64 	%rd2831, %lhs, %rhs;
	}
	xor.b64  	%rd2832, %rd2830, %rd2831;
	xor.b64  	%rd2833, %rd16643, %rd16644;
	and.b64  	%rd2834, %rd2833, %rd16645;
	xor.b64  	%rd2835, %rd2834, %rd16643;
	add.s64 	%rd2836, %rd2812, %rd16642;
	add.s64 	%rd2837, %rd2836, %rd2832;
	add.s64 	%rd2838, %rd2837, %rd2835;
	add.s64 	%rd2839, %rd2838, 4794697086780616226;
	add.s64 	%rd2840, %rd2839, %rd16646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16649, 30;
	shr.b64 	%rhs, %rd16649, 34;
	add.u64 	%rd2841, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16649, 36;
	shr.b64 	%rhs, %rd16649, 28;
	add.u64 	%rd2842, %lhs, %rhs;
	}
	xor.b64  	%rd2843, %rd2842, %rd2841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16649, 25;
	shr.b64 	%rhs, %rd16649, 39;
	add.u64 	%rd2844, %lhs, %rhs;
	}
	xor.b64  	%rd2845, %rd2843, %rd2844;
	xor.b64  	%rd2846, %rd16648, %rd16649;
	and.b64  	%rd2847, %rd16647, %rd2846;
	and.b64  	%rd2848, %rd16648, %rd16649;
	or.b64  	%rd2849, %rd2847, %rd2848;
	add.s64 	%rd2850, %rd2849, %rd2845;
	add.s64 	%rd2851, %rd2850, %rd2839;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2840, 50;
	shr.b64 	%rhs, %rd2840, 14;
	add.u64 	%rd2852, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2840, 46;
	shr.b64 	%rhs, %rd2840, 18;
	add.u64 	%rd2853, %lhs, %rhs;
	}
	xor.b64  	%rd2854, %rd2852, %rd2853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2840, 23;
	shr.b64 	%rhs, %rd2840, 41;
	add.u64 	%rd2855, %lhs, %rhs;
	}
	xor.b64  	%rd2856, %rd2854, %rd2855;
	xor.b64  	%rd2857, %rd16644, %rd16645;
	and.b64  	%rd2858, %rd2840, %rd2857;
	xor.b64  	%rd2859, %rd2858, %rd16644;
	add.s64 	%rd2860, %rd2813, %rd16643;
	add.s64 	%rd2861, %rd2860, %rd2859;
	add.s64 	%rd2862, %rd2861, %rd2856;
	add.s64 	%rd2863, %rd2862, 8158064640168781261;
	add.s64 	%rd2864, %rd2863, %rd16647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2851, 36;
	shr.b64 	%rhs, %rd2851, 28;
	add.u64 	%rd2865, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2851, 30;
	shr.b64 	%rhs, %rd2851, 34;
	add.u64 	%rd2866, %lhs, %rhs;
	}
	xor.b64  	%rd2867, %rd2865, %rd2866;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2851, 25;
	shr.b64 	%rhs, %rd2851, 39;
	add.u64 	%rd2868, %lhs, %rhs;
	}
	xor.b64  	%rd2869, %rd2867, %rd2868;
	and.b64  	%rd2870, %rd2851, %rd16649;
	xor.b64  	%rd2871, %rd2851, %rd16649;
	and.b64  	%rd2872, %rd2871, %rd16648;
	or.b64  	%rd2873, %rd2872, %rd2870;
	add.s64 	%rd2874, %rd2873, %rd2869;
	add.s64 	%rd2875, %rd2874, %rd2863;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2864, 50;
	shr.b64 	%rhs, %rd2864, 14;
	add.u64 	%rd2876, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2864, 46;
	shr.b64 	%rhs, %rd2864, 18;
	add.u64 	%rd2877, %lhs, %rhs;
	}
	xor.b64  	%rd2878, %rd2876, %rd2877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2864, 23;
	shr.b64 	%rhs, %rd2864, 41;
	add.u64 	%rd2879, %lhs, %rhs;
	}
	xor.b64  	%rd2880, %rd2878, %rd2879;
	xor.b64  	%rd2881, %rd2840, %rd16645;
	and.b64  	%rd2882, %rd2864, %rd2881;
	xor.b64  	%rd2883, %rd2882, %rd16645;
	add.s64 	%rd2884, %rd2814, %rd16644;
	add.s64 	%rd2885, %rd2884, %rd2883;
	add.s64 	%rd2886, %rd2885, %rd2880;
	add.s64 	%rd2887, %rd2886, -5349999486874862801;
	add.s64 	%rd2888, %rd2887, %rd16648;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2875, 36;
	shr.b64 	%rhs, %rd2875, 28;
	add.u64 	%rd2889, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2875, 30;
	shr.b64 	%rhs, %rd2875, 34;
	add.u64 	%rd2890, %lhs, %rhs;
	}
	xor.b64  	%rd2891, %rd2889, %rd2890;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2875, 25;
	shr.b64 	%rhs, %rd2875, 39;
	add.u64 	%rd2892, %lhs, %rhs;
	}
	xor.b64  	%rd2893, %rd2891, %rd2892;
	and.b64  	%rd2894, %rd2875, %rd2851;
	xor.b64  	%rd2895, %rd2875, %rd2851;
	and.b64  	%rd2896, %rd2895, %rd16649;
	or.b64  	%rd2897, %rd2896, %rd2894;
	add.s64 	%rd2898, %rd2897, %rd2893;
	add.s64 	%rd2899, %rd2898, %rd2887;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2888, 50;
	shr.b64 	%rhs, %rd2888, 14;
	add.u64 	%rd2900, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2888, 46;
	shr.b64 	%rhs, %rd2888, 18;
	add.u64 	%rd2901, %lhs, %rhs;
	}
	xor.b64  	%rd2902, %rd2900, %rd2901;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2888, 23;
	shr.b64 	%rhs, %rd2888, 41;
	add.u64 	%rd2903, %lhs, %rhs;
	}
	xor.b64  	%rd2904, %rd2902, %rd2903;
	xor.b64  	%rd2905, %rd2864, %rd2840;
	and.b64  	%rd2906, %rd2888, %rd2905;
	xor.b64  	%rd2907, %rd2906, %rd2840;
	add.s64 	%rd2908, %rd2815, %rd16645;
	add.s64 	%rd2909, %rd2908, %rd2907;
	add.s64 	%rd2910, %rd2909, %rd2904;
	add.s64 	%rd2911, %rd2910, -1606136188198331460;
	add.s64 	%rd2912, %rd2911, %rd16649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2899, 36;
	shr.b64 	%rhs, %rd2899, 28;
	add.u64 	%rd2913, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2899, 30;
	shr.b64 	%rhs, %rd2899, 34;
	add.u64 	%rd2914, %lhs, %rhs;
	}
	xor.b64  	%rd2915, %rd2913, %rd2914;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2899, 25;
	shr.b64 	%rhs, %rd2899, 39;
	add.u64 	%rd2916, %lhs, %rhs;
	}
	xor.b64  	%rd2917, %rd2915, %rd2916;
	and.b64  	%rd2918, %rd2899, %rd2875;
	xor.b64  	%rd2919, %rd2899, %rd2875;
	and.b64  	%rd2920, %rd2919, %rd2851;
	or.b64  	%rd2921, %rd2920, %rd2918;
	add.s64 	%rd2922, %rd2921, %rd2917;
	add.s64 	%rd2923, %rd2922, %rd2911;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2912, 50;
	shr.b64 	%rhs, %rd2912, 14;
	add.u64 	%rd2924, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2912, 46;
	shr.b64 	%rhs, %rd2912, 18;
	add.u64 	%rd2925, %lhs, %rhs;
	}
	xor.b64  	%rd2926, %rd2924, %rd2925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2912, 23;
	shr.b64 	%rhs, %rd2912, 41;
	add.u64 	%rd2927, %lhs, %rhs;
	}
	xor.b64  	%rd2928, %rd2926, %rd2927;
	xor.b64  	%rd2929, %rd2888, %rd2864;
	and.b64  	%rd2930, %rd2912, %rd2929;
	xor.b64  	%rd2931, %rd2930, %rd2864;
	add.s64 	%rd2932, %rd2816, %rd2840;
	add.s64 	%rd2933, %rd2932, %rd2931;
	add.s64 	%rd2934, %rd2933, %rd2928;
	add.s64 	%rd2935, %rd2934, 4131703408338449720;
	add.s64 	%rd2936, %rd2935, %rd2851;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2923, 36;
	shr.b64 	%rhs, %rd2923, 28;
	add.u64 	%rd2937, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2923, 30;
	shr.b64 	%rhs, %rd2923, 34;
	add.u64 	%rd2938, %lhs, %rhs;
	}
	xor.b64  	%rd2939, %rd2937, %rd2938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2923, 25;
	shr.b64 	%rhs, %rd2923, 39;
	add.u64 	%rd2940, %lhs, %rhs;
	}
	xor.b64  	%rd2941, %rd2939, %rd2940;
	and.b64  	%rd2942, %rd2923, %rd2899;
	xor.b64  	%rd2943, %rd2923, %rd2899;
	and.b64  	%rd2944, %rd2943, %rd2875;
	or.b64  	%rd2945, %rd2944, %rd2942;
	add.s64 	%rd2946, %rd2945, %rd2941;
	add.s64 	%rd2947, %rd2946, %rd2935;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2936, 50;
	shr.b64 	%rhs, %rd2936, 14;
	add.u64 	%rd2948, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2936, 46;
	shr.b64 	%rhs, %rd2936, 18;
	add.u64 	%rd2949, %lhs, %rhs;
	}
	xor.b64  	%rd2950, %rd2948, %rd2949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2936, 23;
	shr.b64 	%rhs, %rd2936, 41;
	add.u64 	%rd2951, %lhs, %rhs;
	}
	xor.b64  	%rd2952, %rd2950, %rd2951;
	xor.b64  	%rd2953, %rd2912, %rd2888;
	and.b64  	%rd2954, %rd2936, %rd2953;
	xor.b64  	%rd2955, %rd2954, %rd2888;
	add.s64 	%rd2956, %rd2817, %rd2864;
	add.s64 	%rd2957, %rd2956, %rd2955;
	add.s64 	%rd2958, %rd2957, %rd2952;
	add.s64 	%rd2959, %rd2958, 6480981068601479193;
	add.s64 	%rd2960, %rd2959, %rd2875;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2947, 36;
	shr.b64 	%rhs, %rd2947, 28;
	add.u64 	%rd2961, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2947, 30;
	shr.b64 	%rhs, %rd2947, 34;
	add.u64 	%rd2962, %lhs, %rhs;
	}
	xor.b64  	%rd2963, %rd2961, %rd2962;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2947, 25;
	shr.b64 	%rhs, %rd2947, 39;
	add.u64 	%rd2964, %lhs, %rhs;
	}
	xor.b64  	%rd2965, %rd2963, %rd2964;
	and.b64  	%rd2966, %rd2947, %rd2923;
	xor.b64  	%rd2967, %rd2947, %rd2923;
	and.b64  	%rd2968, %rd2967, %rd2899;
	or.b64  	%rd2969, %rd2968, %rd2966;
	add.s64 	%rd2970, %rd2969, %rd2965;
	add.s64 	%rd2971, %rd2970, %rd2959;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2960, 50;
	shr.b64 	%rhs, %rd2960, 14;
	add.u64 	%rd2972, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2960, 46;
	shr.b64 	%rhs, %rd2960, 18;
	add.u64 	%rd2973, %lhs, %rhs;
	}
	xor.b64  	%rd2974, %rd2972, %rd2973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2960, 23;
	shr.b64 	%rhs, %rd2960, 41;
	add.u64 	%rd2975, %lhs, %rhs;
	}
	xor.b64  	%rd2976, %rd2974, %rd2975;
	xor.b64  	%rd2977, %rd2936, %rd2912;
	and.b64  	%rd2978, %rd2960, %rd2977;
	xor.b64  	%rd2979, %rd2978, %rd2912;
	add.s64 	%rd2980, %rd2818, %rd2888;
	add.s64 	%rd2981, %rd2980, %rd2979;
	add.s64 	%rd2982, %rd2981, %rd2976;
	add.s64 	%rd2983, %rd2982, -7908458776815382629;
	add.s64 	%rd2984, %rd2983, %rd2899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2971, 36;
	shr.b64 	%rhs, %rd2971, 28;
	add.u64 	%rd2985, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2971, 30;
	shr.b64 	%rhs, %rd2971, 34;
	add.u64 	%rd2986, %lhs, %rhs;
	}
	xor.b64  	%rd2987, %rd2985, %rd2986;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2971, 25;
	shr.b64 	%rhs, %rd2971, 39;
	add.u64 	%rd2988, %lhs, %rhs;
	}
	xor.b64  	%rd2989, %rd2987, %rd2988;
	and.b64  	%rd2990, %rd2971, %rd2947;
	xor.b64  	%rd2991, %rd2971, %rd2947;
	and.b64  	%rd2992, %rd2991, %rd2923;
	or.b64  	%rd2993, %rd2992, %rd2990;
	add.s64 	%rd2994, %rd2993, %rd2989;
	add.s64 	%rd2995, %rd2994, %rd2983;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2984, 50;
	shr.b64 	%rhs, %rd2984, 14;
	add.u64 	%rd2996, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2984, 46;
	shr.b64 	%rhs, %rd2984, 18;
	add.u64 	%rd2997, %lhs, %rhs;
	}
	xor.b64  	%rd2998, %rd2996, %rd2997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2984, 23;
	shr.b64 	%rhs, %rd2984, 41;
	add.u64 	%rd2999, %lhs, %rhs;
	}
	xor.b64  	%rd3000, %rd2998, %rd2999;
	xor.b64  	%rd3001, %rd2960, %rd2936;
	and.b64  	%rd3002, %rd2984, %rd3001;
	xor.b64  	%rd3003, %rd3002, %rd2936;
	add.s64 	%rd3004, %rd2819, %rd2912;
	add.s64 	%rd3005, %rd3004, %rd3003;
	add.s64 	%rd3006, %rd3005, %rd3000;
	add.s64 	%rd3007, %rd3006, -6116909921290321640;
	add.s64 	%rd3008, %rd3007, %rd2923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2995, 36;
	shr.b64 	%rhs, %rd2995, 28;
	add.u64 	%rd3009, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2995, 30;
	shr.b64 	%rhs, %rd2995, 34;
	add.u64 	%rd3010, %lhs, %rhs;
	}
	xor.b64  	%rd3011, %rd3009, %rd3010;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2995, 25;
	shr.b64 	%rhs, %rd2995, 39;
	add.u64 	%rd3012, %lhs, %rhs;
	}
	xor.b64  	%rd3013, %rd3011, %rd3012;
	and.b64  	%rd3014, %rd2995, %rd2971;
	xor.b64  	%rd3015, %rd2995, %rd2971;
	and.b64  	%rd3016, %rd3015, %rd2947;
	or.b64  	%rd3017, %rd3016, %rd3014;
	add.s64 	%rd3018, %rd3017, %rd3013;
	add.s64 	%rd3019, %rd3018, %rd3007;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3008, 50;
	shr.b64 	%rhs, %rd3008, 14;
	add.u64 	%rd3020, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3008, 46;
	shr.b64 	%rhs, %rd3008, 18;
	add.u64 	%rd3021, %lhs, %rhs;
	}
	xor.b64  	%rd3022, %rd3020, %rd3021;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3008, 23;
	shr.b64 	%rhs, %rd3008, 41;
	add.u64 	%rd3023, %lhs, %rhs;
	}
	xor.b64  	%rd3024, %rd3022, %rd3023;
	xor.b64  	%rd3025, %rd2984, %rd2960;
	and.b64  	%rd3026, %rd3008, %rd3025;
	xor.b64  	%rd3027, %rd3026, %rd2960;
	add.s64 	%rd3028, %rd2820, %rd2936;
	add.s64 	%rd3029, %rd3028, %rd3027;
	add.s64 	%rd3030, %rd3029, %rd3024;
	add.s64 	%rd3031, %rd3030, -2880145864133508542;
	add.s64 	%rd3032, %rd3031, %rd2947;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3019, 36;
	shr.b64 	%rhs, %rd3019, 28;
	add.u64 	%rd3033, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3019, 30;
	shr.b64 	%rhs, %rd3019, 34;
	add.u64 	%rd3034, %lhs, %rhs;
	}
	xor.b64  	%rd3035, %rd3033, %rd3034;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3019, 25;
	shr.b64 	%rhs, %rd3019, 39;
	add.u64 	%rd3036, %lhs, %rhs;
	}
	xor.b64  	%rd3037, %rd3035, %rd3036;
	and.b64  	%rd3038, %rd3019, %rd2995;
	xor.b64  	%rd3039, %rd3019, %rd2995;
	and.b64  	%rd3040, %rd3039, %rd2971;
	or.b64  	%rd3041, %rd3040, %rd3038;
	add.s64 	%rd3042, %rd3041, %rd3037;
	add.s64 	%rd3043, %rd3042, %rd3031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3032, 50;
	shr.b64 	%rhs, %rd3032, 14;
	add.u64 	%rd3044, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3032, 46;
	shr.b64 	%rhs, %rd3032, 18;
	add.u64 	%rd3045, %lhs, %rhs;
	}
	xor.b64  	%rd3046, %rd3044, %rd3045;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3032, 23;
	shr.b64 	%rhs, %rd3032, 41;
	add.u64 	%rd3047, %lhs, %rhs;
	}
	xor.b64  	%rd3048, %rd3046, %rd3047;
	xor.b64  	%rd3049, %rd3008, %rd2984;
	and.b64  	%rd3050, %rd3032, %rd3049;
	xor.b64  	%rd3051, %rd3050, %rd2984;
	add.s64 	%rd3052, %rd2821, %rd2960;
	add.s64 	%rd3053, %rd3052, %rd3051;
	add.s64 	%rd3054, %rd3053, %rd3048;
	add.s64 	%rd3055, %rd3054, 1334009975649890238;
	add.s64 	%rd3056, %rd3055, %rd2971;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3043, 36;
	shr.b64 	%rhs, %rd3043, 28;
	add.u64 	%rd3057, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3043, 30;
	shr.b64 	%rhs, %rd3043, 34;
	add.u64 	%rd3058, %lhs, %rhs;
	}
	xor.b64  	%rd3059, %rd3057, %rd3058;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3043, 25;
	shr.b64 	%rhs, %rd3043, 39;
	add.u64 	%rd3060, %lhs, %rhs;
	}
	xor.b64  	%rd3061, %rd3059, %rd3060;
	and.b64  	%rd3062, %rd3043, %rd3019;
	xor.b64  	%rd3063, %rd3043, %rd3019;
	and.b64  	%rd3064, %rd3063, %rd2995;
	or.b64  	%rd3065, %rd3064, %rd3062;
	add.s64 	%rd3066, %rd3065, %rd3061;
	add.s64 	%rd3067, %rd3066, %rd3055;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3056, 50;
	shr.b64 	%rhs, %rd3056, 14;
	add.u64 	%rd3068, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3056, 46;
	shr.b64 	%rhs, %rd3056, 18;
	add.u64 	%rd3069, %lhs, %rhs;
	}
	xor.b64  	%rd3070, %rd3068, %rd3069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3056, 23;
	shr.b64 	%rhs, %rd3056, 41;
	add.u64 	%rd3071, %lhs, %rhs;
	}
	xor.b64  	%rd3072, %rd3070, %rd3071;
	xor.b64  	%rd3073, %rd3032, %rd3008;
	and.b64  	%rd3074, %rd3056, %rd3073;
	xor.b64  	%rd3075, %rd3074, %rd3008;
	add.s64 	%rd3076, %rd2822, %rd2984;
	add.s64 	%rd3077, %rd3076, %rd3075;
	add.s64 	%rd3078, %rd3077, %rd3072;
	add.s64 	%rd3079, %rd3078, 2608012711638119052;
	add.s64 	%rd3080, %rd3079, %rd2995;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3067, 36;
	shr.b64 	%rhs, %rd3067, 28;
	add.u64 	%rd3081, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3067, 30;
	shr.b64 	%rhs, %rd3067, 34;
	add.u64 	%rd3082, %lhs, %rhs;
	}
	xor.b64  	%rd3083, %rd3081, %rd3082;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3067, 25;
	shr.b64 	%rhs, %rd3067, 39;
	add.u64 	%rd3084, %lhs, %rhs;
	}
	xor.b64  	%rd3085, %rd3083, %rd3084;
	and.b64  	%rd3086, %rd3067, %rd3043;
	xor.b64  	%rd3087, %rd3067, %rd3043;
	and.b64  	%rd3088, %rd3087, %rd3019;
	or.b64  	%rd3089, %rd3088, %rd3086;
	add.s64 	%rd3090, %rd3089, %rd3085;
	add.s64 	%rd3091, %rd3090, %rd3079;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3080, 50;
	shr.b64 	%rhs, %rd3080, 14;
	add.u64 	%rd3092, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3080, 46;
	shr.b64 	%rhs, %rd3080, 18;
	add.u64 	%rd3093, %lhs, %rhs;
	}
	xor.b64  	%rd3094, %rd3092, %rd3093;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3080, 23;
	shr.b64 	%rhs, %rd3080, 41;
	add.u64 	%rd3095, %lhs, %rhs;
	}
	xor.b64  	%rd3096, %rd3094, %rd3095;
	xor.b64  	%rd3097, %rd3056, %rd3032;
	and.b64  	%rd3098, %rd3080, %rd3097;
	xor.b64  	%rd3099, %rd3098, %rd3032;
	add.s64 	%rd3100, %rd2823, %rd3008;
	add.s64 	%rd3101, %rd3100, %rd3099;
	add.s64 	%rd3102, %rd3101, %rd3096;
	add.s64 	%rd3103, %rd3102, 6128411473006802146;
	add.s64 	%rd3104, %rd3103, %rd3019;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3091, 36;
	shr.b64 	%rhs, %rd3091, 28;
	add.u64 	%rd3105, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3091, 30;
	shr.b64 	%rhs, %rd3091, 34;
	add.u64 	%rd3106, %lhs, %rhs;
	}
	xor.b64  	%rd3107, %rd3105, %rd3106;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3091, 25;
	shr.b64 	%rhs, %rd3091, 39;
	add.u64 	%rd3108, %lhs, %rhs;
	}
	xor.b64  	%rd3109, %rd3107, %rd3108;
	and.b64  	%rd3110, %rd3091, %rd3067;
	xor.b64  	%rd3111, %rd3091, %rd3067;
	and.b64  	%rd3112, %rd3111, %rd3043;
	or.b64  	%rd3113, %rd3112, %rd3110;
	add.s64 	%rd3114, %rd3113, %rd3109;
	add.s64 	%rd3115, %rd3114, %rd3103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3104, 50;
	shr.b64 	%rhs, %rd3104, 14;
	add.u64 	%rd3116, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3104, 46;
	shr.b64 	%rhs, %rd3104, 18;
	add.u64 	%rd3117, %lhs, %rhs;
	}
	xor.b64  	%rd3118, %rd3116, %rd3117;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3104, 23;
	shr.b64 	%rhs, %rd3104, 41;
	add.u64 	%rd3119, %lhs, %rhs;
	}
	xor.b64  	%rd3120, %rd3118, %rd3119;
	xor.b64  	%rd3121, %rd3080, %rd3056;
	and.b64  	%rd3122, %rd3104, %rd3121;
	xor.b64  	%rd3123, %rd3122, %rd3056;
	add.s64 	%rd3124, %rd2824, %rd3032;
	add.s64 	%rd3125, %rd3124, %rd3123;
	add.s64 	%rd3126, %rd3125, %rd3120;
	add.s64 	%rd3127, %rd3126, 8268148722764581231;
	add.s64 	%rd3128, %rd3127, %rd3043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3115, 36;
	shr.b64 	%rhs, %rd3115, 28;
	add.u64 	%rd3129, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3115, 30;
	shr.b64 	%rhs, %rd3115, 34;
	add.u64 	%rd3130, %lhs, %rhs;
	}
	xor.b64  	%rd3131, %rd3129, %rd3130;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3115, 25;
	shr.b64 	%rhs, %rd3115, 39;
	add.u64 	%rd3132, %lhs, %rhs;
	}
	xor.b64  	%rd3133, %rd3131, %rd3132;
	and.b64  	%rd3134, %rd3115, %rd3091;
	xor.b64  	%rd3135, %rd3115, %rd3091;
	and.b64  	%rd3136, %rd3135, %rd3067;
	or.b64  	%rd3137, %rd3136, %rd3134;
	add.s64 	%rd3138, %rd3137, %rd3133;
	add.s64 	%rd3139, %rd3138, %rd3127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3128, 50;
	shr.b64 	%rhs, %rd3128, 14;
	add.u64 	%rd3140, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3128, 46;
	shr.b64 	%rhs, %rd3128, 18;
	add.u64 	%rd3141, %lhs, %rhs;
	}
	xor.b64  	%rd3142, %rd3140, %rd3141;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3128, 23;
	shr.b64 	%rhs, %rd3128, 41;
	add.u64 	%rd3143, %lhs, %rhs;
	}
	xor.b64  	%rd3144, %rd3142, %rd3143;
	xor.b64  	%rd3145, %rd3104, %rd3080;
	and.b64  	%rd3146, %rd3128, %rd3145;
	xor.b64  	%rd3147, %rd3146, %rd3080;
	add.s64 	%rd3148, %rd2825, %rd3056;
	add.s64 	%rd3149, %rd3148, %rd3147;
	add.s64 	%rd3150, %rd3149, %rd3144;
	add.s64 	%rd3151, %rd3150, -9160688886553864527;
	add.s64 	%rd3152, %rd3151, %rd3067;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3139, 36;
	shr.b64 	%rhs, %rd3139, 28;
	add.u64 	%rd3153, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3139, 30;
	shr.b64 	%rhs, %rd3139, 34;
	add.u64 	%rd3154, %lhs, %rhs;
	}
	xor.b64  	%rd3155, %rd3153, %rd3154;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3139, 25;
	shr.b64 	%rhs, %rd3139, 39;
	add.u64 	%rd3156, %lhs, %rhs;
	}
	xor.b64  	%rd3157, %rd3155, %rd3156;
	and.b64  	%rd3158, %rd3139, %rd3115;
	xor.b64  	%rd3159, %rd3139, %rd3115;
	and.b64  	%rd3160, %rd3159, %rd3091;
	or.b64  	%rd3161, %rd3160, %rd3158;
	add.s64 	%rd3162, %rd3161, %rd3157;
	add.s64 	%rd3163, %rd3162, %rd3151;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3152, 50;
	shr.b64 	%rhs, %rd3152, 14;
	add.u64 	%rd3164, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3152, 46;
	shr.b64 	%rhs, %rd3152, 18;
	add.u64 	%rd3165, %lhs, %rhs;
	}
	xor.b64  	%rd3166, %rd3164, %rd3165;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3152, 23;
	shr.b64 	%rhs, %rd3152, 41;
	add.u64 	%rd3167, %lhs, %rhs;
	}
	xor.b64  	%rd3168, %rd3166, %rd3167;
	xor.b64  	%rd3169, %rd3128, %rd3104;
	and.b64  	%rd3170, %rd3152, %rd3169;
	xor.b64  	%rd3171, %rd3170, %rd3104;
	add.s64 	%rd3172, %rd2826, %rd3080;
	add.s64 	%rd3173, %rd3172, %rd3171;
	add.s64 	%rd3174, %rd3173, %rd3168;
	add.s64 	%rd3175, %rd3174, -7215885187991268811;
	add.s64 	%rd3176, %rd3175, %rd3091;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3163, 36;
	shr.b64 	%rhs, %rd3163, 28;
	add.u64 	%rd3177, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3163, 30;
	shr.b64 	%rhs, %rd3163, 34;
	add.u64 	%rd3178, %lhs, %rhs;
	}
	xor.b64  	%rd3179, %rd3177, %rd3178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3163, 25;
	shr.b64 	%rhs, %rd3163, 39;
	add.u64 	%rd3180, %lhs, %rhs;
	}
	xor.b64  	%rd3181, %rd3179, %rd3180;
	and.b64  	%rd3182, %rd3163, %rd3139;
	xor.b64  	%rd3183, %rd3163, %rd3139;
	and.b64  	%rd3184, %rd3183, %rd3115;
	or.b64  	%rd3185, %rd3184, %rd3182;
	add.s64 	%rd3186, %rd3185, %rd3181;
	add.s64 	%rd3187, %rd3186, %rd3175;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3176, 50;
	shr.b64 	%rhs, %rd3176, 14;
	add.u64 	%rd3188, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3176, 46;
	shr.b64 	%rhs, %rd3176, 18;
	add.u64 	%rd3189, %lhs, %rhs;
	}
	xor.b64  	%rd3190, %rd3188, %rd3189;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3176, 23;
	shr.b64 	%rhs, %rd3176, 41;
	add.u64 	%rd3191, %lhs, %rhs;
	}
	xor.b64  	%rd3192, %rd3190, %rd3191;
	xor.b64  	%rd3193, %rd3152, %rd3128;
	and.b64  	%rd3194, %rd3176, %rd3193;
	xor.b64  	%rd3195, %rd3194, %rd3128;
	add.s64 	%rd3196, %rd2827, %rd3104;
	add.s64 	%rd3197, %rd3196, %rd3195;
	add.s64 	%rd3198, %rd3197, %rd3192;
	add.s64 	%rd3199, %rd3198, -4495734319001033068;
	add.s64 	%rd3200, %rd3199, %rd3115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3187, 36;
	shr.b64 	%rhs, %rd3187, 28;
	add.u64 	%rd3201, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3187, 30;
	shr.b64 	%rhs, %rd3187, 34;
	add.u64 	%rd3202, %lhs, %rhs;
	}
	xor.b64  	%rd3203, %rd3201, %rd3202;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3187, 25;
	shr.b64 	%rhs, %rd3187, 39;
	add.u64 	%rd3204, %lhs, %rhs;
	}
	xor.b64  	%rd3205, %rd3203, %rd3204;
	and.b64  	%rd3206, %rd3187, %rd3163;
	xor.b64  	%rd3207, %rd3187, %rd3163;
	and.b64  	%rd3208, %rd3207, %rd3139;
	or.b64  	%rd3209, %rd3208, %rd3206;
	add.s64 	%rd3210, %rd3209, %rd3205;
	add.s64 	%rd3211, %rd3210, %rd3199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2826, 45;
	shr.b64 	%rhs, %rd2826, 19;
	add.u64 	%rd3212, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2826, 3;
	shr.b64 	%rhs, %rd2826, 61;
	add.u64 	%rd3213, %lhs, %rhs;
	}
	xor.b64  	%rd3214, %rd3212, %rd3213;
	shr.u64 	%rd3215, %rd2826, 6;
	xor.b64  	%rd3216, %rd3214, %rd3215;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2813, 63;
	shr.b64 	%rhs, %rd2813, 1;
	add.u64 	%rd3217, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2813, 56;
	shr.b64 	%rhs, %rd2813, 8;
	add.u64 	%rd3218, %lhs, %rhs;
	}
	xor.b64  	%rd3219, %rd3217, %rd3218;
	shr.u64 	%rd3220, %rd2813, 7;
	xor.b64  	%rd3221, %rd3219, %rd3220;
	add.s64 	%rd3222, %rd3221, %rd2812;
	add.s64 	%rd3223, %rd3222, %rd2821;
	add.s64 	%rd3224, %rd3223, %rd3216;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2827, 45;
	shr.b64 	%rhs, %rd2827, 19;
	add.u64 	%rd3225, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2827, 3;
	shr.b64 	%rhs, %rd2827, 61;
	add.u64 	%rd3226, %lhs, %rhs;
	}
	xor.b64  	%rd3227, %rd3225, %rd3226;
	shr.u64 	%rd3228, %rd2827, 6;
	xor.b64  	%rd3229, %rd3227, %rd3228;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2814, 63;
	shr.b64 	%rhs, %rd2814, 1;
	add.u64 	%rd3230, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2814, 56;
	shr.b64 	%rhs, %rd2814, 8;
	add.u64 	%rd3231, %lhs, %rhs;
	}
	xor.b64  	%rd3232, %rd3230, %rd3231;
	shr.u64 	%rd3233, %rd2814, 7;
	xor.b64  	%rd3234, %rd3232, %rd3233;
	add.s64 	%rd3235, %rd3234, %rd2813;
	add.s64 	%rd3236, %rd3235, %rd2822;
	add.s64 	%rd3237, %rd3236, %rd3229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 45;
	shr.b64 	%rhs, %rd3224, 19;
	add.u64 	%rd3238, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 3;
	shr.b64 	%rhs, %rd3224, 61;
	add.u64 	%rd3239, %lhs, %rhs;
	}
	xor.b64  	%rd3240, %rd3238, %rd3239;
	shr.u64 	%rd3241, %rd3224, 6;
	xor.b64  	%rd3242, %rd3240, %rd3241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2815, 63;
	shr.b64 	%rhs, %rd2815, 1;
	add.u64 	%rd3243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2815, 56;
	shr.b64 	%rhs, %rd2815, 8;
	add.u64 	%rd3244, %lhs, %rhs;
	}
	xor.b64  	%rd3245, %rd3243, %rd3244;
	shr.u64 	%rd3246, %rd2815, 7;
	xor.b64  	%rd3247, %rd3245, %rd3246;
	add.s64 	%rd3248, %rd3247, %rd2814;
	add.s64 	%rd3249, %rd3248, %rd2823;
	add.s64 	%rd3250, %rd3249, %rd3242;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 45;
	shr.b64 	%rhs, %rd3237, 19;
	add.u64 	%rd3251, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 3;
	shr.b64 	%rhs, %rd3237, 61;
	add.u64 	%rd3252, %lhs, %rhs;
	}
	xor.b64  	%rd3253, %rd3251, %rd3252;
	shr.u64 	%rd3254, %rd3237, 6;
	xor.b64  	%rd3255, %rd3253, %rd3254;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2816, 63;
	shr.b64 	%rhs, %rd2816, 1;
	add.u64 	%rd3256, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2816, 56;
	shr.b64 	%rhs, %rd2816, 8;
	add.u64 	%rd3257, %lhs, %rhs;
	}
	xor.b64  	%rd3258, %rd3256, %rd3257;
	shr.u64 	%rd3259, %rd2816, 7;
	xor.b64  	%rd3260, %rd3258, %rd3259;
	add.s64 	%rd3261, %rd3260, %rd2815;
	add.s64 	%rd3262, %rd3261, %rd2824;
	add.s64 	%rd3263, %rd3262, %rd3255;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 45;
	shr.b64 	%rhs, %rd3250, 19;
	add.u64 	%rd3264, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 3;
	shr.b64 	%rhs, %rd3250, 61;
	add.u64 	%rd3265, %lhs, %rhs;
	}
	xor.b64  	%rd3266, %rd3264, %rd3265;
	shr.u64 	%rd3267, %rd3250, 6;
	xor.b64  	%rd3268, %rd3266, %rd3267;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2817, 63;
	shr.b64 	%rhs, %rd2817, 1;
	add.u64 	%rd3269, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2817, 56;
	shr.b64 	%rhs, %rd2817, 8;
	add.u64 	%rd3270, %lhs, %rhs;
	}
	xor.b64  	%rd3271, %rd3269, %rd3270;
	shr.u64 	%rd3272, %rd2817, 7;
	xor.b64  	%rd3273, %rd3271, %rd3272;
	add.s64 	%rd3274, %rd3273, %rd2816;
	add.s64 	%rd3275, %rd3274, %rd2825;
	add.s64 	%rd3276, %rd3275, %rd3268;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3263, 45;
	shr.b64 	%rhs, %rd3263, 19;
	add.u64 	%rd3277, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3263, 3;
	shr.b64 	%rhs, %rd3263, 61;
	add.u64 	%rd3278, %lhs, %rhs;
	}
	xor.b64  	%rd3279, %rd3277, %rd3278;
	shr.u64 	%rd3280, %rd3263, 6;
	xor.b64  	%rd3281, %rd3279, %rd3280;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2818, 63;
	shr.b64 	%rhs, %rd2818, 1;
	add.u64 	%rd3282, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2818, 56;
	shr.b64 	%rhs, %rd2818, 8;
	add.u64 	%rd3283, %lhs, %rhs;
	}
	xor.b64  	%rd3284, %rd3282, %rd3283;
	shr.u64 	%rd3285, %rd2818, 7;
	xor.b64  	%rd3286, %rd3284, %rd3285;
	add.s64 	%rd3287, %rd3286, %rd2817;
	add.s64 	%rd3288, %rd3287, %rd2826;
	add.s64 	%rd3289, %rd3288, %rd3281;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3276, 45;
	shr.b64 	%rhs, %rd3276, 19;
	add.u64 	%rd3290, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3276, 3;
	shr.b64 	%rhs, %rd3276, 61;
	add.u64 	%rd3291, %lhs, %rhs;
	}
	xor.b64  	%rd3292, %rd3290, %rd3291;
	shr.u64 	%rd3293, %rd3276, 6;
	xor.b64  	%rd3294, %rd3292, %rd3293;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2819, 63;
	shr.b64 	%rhs, %rd2819, 1;
	add.u64 	%rd3295, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2819, 56;
	shr.b64 	%rhs, %rd2819, 8;
	add.u64 	%rd3296, %lhs, %rhs;
	}
	xor.b64  	%rd3297, %rd3295, %rd3296;
	shr.u64 	%rd3298, %rd2819, 7;
	xor.b64  	%rd3299, %rd3297, %rd3298;
	add.s64 	%rd3300, %rd3299, %rd2818;
	add.s64 	%rd3301, %rd3300, %rd2827;
	add.s64 	%rd3302, %rd3301, %rd3294;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3289, 45;
	shr.b64 	%rhs, %rd3289, 19;
	add.u64 	%rd3303, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3289, 3;
	shr.b64 	%rhs, %rd3289, 61;
	add.u64 	%rd3304, %lhs, %rhs;
	}
	xor.b64  	%rd3305, %rd3303, %rd3304;
	shr.u64 	%rd3306, %rd3289, 6;
	xor.b64  	%rd3307, %rd3305, %rd3306;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2820, 63;
	shr.b64 	%rhs, %rd2820, 1;
	add.u64 	%rd3308, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2820, 56;
	shr.b64 	%rhs, %rd2820, 8;
	add.u64 	%rd3309, %lhs, %rhs;
	}
	xor.b64  	%rd3310, %rd3308, %rd3309;
	shr.u64 	%rd3311, %rd2820, 7;
	xor.b64  	%rd3312, %rd3310, %rd3311;
	add.s64 	%rd3313, %rd3312, %rd2819;
	add.s64 	%rd3314, %rd3313, %rd3224;
	add.s64 	%rd3315, %rd3314, %rd3307;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3302, 45;
	shr.b64 	%rhs, %rd3302, 19;
	add.u64 	%rd3316, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3302, 3;
	shr.b64 	%rhs, %rd3302, 61;
	add.u64 	%rd3317, %lhs, %rhs;
	}
	xor.b64  	%rd3318, %rd3316, %rd3317;
	shr.u64 	%rd3319, %rd3302, 6;
	xor.b64  	%rd3320, %rd3318, %rd3319;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2821, 63;
	shr.b64 	%rhs, %rd2821, 1;
	add.u64 	%rd3321, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2821, 56;
	shr.b64 	%rhs, %rd2821, 8;
	add.u64 	%rd3322, %lhs, %rhs;
	}
	xor.b64  	%rd3323, %rd3321, %rd3322;
	shr.u64 	%rd3324, %rd2821, 7;
	xor.b64  	%rd3325, %rd3323, %rd3324;
	add.s64 	%rd3326, %rd3325, %rd2820;
	add.s64 	%rd3327, %rd3326, %rd3237;
	add.s64 	%rd3328, %rd3327, %rd3320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3315, 45;
	shr.b64 	%rhs, %rd3315, 19;
	add.u64 	%rd3329, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3315, 3;
	shr.b64 	%rhs, %rd3315, 61;
	add.u64 	%rd3330, %lhs, %rhs;
	}
	xor.b64  	%rd3331, %rd3329, %rd3330;
	shr.u64 	%rd3332, %rd3315, 6;
	xor.b64  	%rd3333, %rd3331, %rd3332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2822, 63;
	shr.b64 	%rhs, %rd2822, 1;
	add.u64 	%rd3334, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2822, 56;
	shr.b64 	%rhs, %rd2822, 8;
	add.u64 	%rd3335, %lhs, %rhs;
	}
	xor.b64  	%rd3336, %rd3334, %rd3335;
	shr.u64 	%rd3337, %rd2822, 7;
	xor.b64  	%rd3338, %rd3336, %rd3337;
	add.s64 	%rd3339, %rd3338, %rd2821;
	add.s64 	%rd3340, %rd3339, %rd3250;
	add.s64 	%rd3341, %rd3340, %rd3333;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3328, 45;
	shr.b64 	%rhs, %rd3328, 19;
	add.u64 	%rd3342, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3328, 3;
	shr.b64 	%rhs, %rd3328, 61;
	add.u64 	%rd3343, %lhs, %rhs;
	}
	xor.b64  	%rd3344, %rd3342, %rd3343;
	shr.u64 	%rd3345, %rd3328, 6;
	xor.b64  	%rd3346, %rd3344, %rd3345;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2823, 63;
	shr.b64 	%rhs, %rd2823, 1;
	add.u64 	%rd3347, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2823, 56;
	shr.b64 	%rhs, %rd2823, 8;
	add.u64 	%rd3348, %lhs, %rhs;
	}
	xor.b64  	%rd3349, %rd3347, %rd3348;
	shr.u64 	%rd3350, %rd2823, 7;
	xor.b64  	%rd3351, %rd3349, %rd3350;
	add.s64 	%rd3352, %rd3351, %rd2822;
	add.s64 	%rd3353, %rd3352, %rd3263;
	add.s64 	%rd3354, %rd3353, %rd3346;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3341, 45;
	shr.b64 	%rhs, %rd3341, 19;
	add.u64 	%rd3355, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3341, 3;
	shr.b64 	%rhs, %rd3341, 61;
	add.u64 	%rd3356, %lhs, %rhs;
	}
	xor.b64  	%rd3357, %rd3355, %rd3356;
	shr.u64 	%rd3358, %rd3341, 6;
	xor.b64  	%rd3359, %rd3357, %rd3358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2824, 63;
	shr.b64 	%rhs, %rd2824, 1;
	add.u64 	%rd3360, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2824, 56;
	shr.b64 	%rhs, %rd2824, 8;
	add.u64 	%rd3361, %lhs, %rhs;
	}
	xor.b64  	%rd3362, %rd3360, %rd3361;
	shr.u64 	%rd3363, %rd2824, 7;
	xor.b64  	%rd3364, %rd3362, %rd3363;
	add.s64 	%rd3365, %rd3364, %rd2823;
	add.s64 	%rd3366, %rd3365, %rd3276;
	add.s64 	%rd3367, %rd3366, %rd3359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3354, 45;
	shr.b64 	%rhs, %rd3354, 19;
	add.u64 	%rd3368, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3354, 3;
	shr.b64 	%rhs, %rd3354, 61;
	add.u64 	%rd3369, %lhs, %rhs;
	}
	xor.b64  	%rd3370, %rd3368, %rd3369;
	shr.u64 	%rd3371, %rd3354, 6;
	xor.b64  	%rd3372, %rd3370, %rd3371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2825, 63;
	shr.b64 	%rhs, %rd2825, 1;
	add.u64 	%rd3373, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2825, 56;
	shr.b64 	%rhs, %rd2825, 8;
	add.u64 	%rd3374, %lhs, %rhs;
	}
	xor.b64  	%rd3375, %rd3373, %rd3374;
	shr.u64 	%rd3376, %rd2825, 7;
	xor.b64  	%rd3377, %rd3375, %rd3376;
	add.s64 	%rd3378, %rd3377, %rd2824;
	add.s64 	%rd3379, %rd3378, %rd3289;
	add.s64 	%rd3380, %rd3379, %rd3372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3367, 45;
	shr.b64 	%rhs, %rd3367, 19;
	add.u64 	%rd3381, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3367, 3;
	shr.b64 	%rhs, %rd3367, 61;
	add.u64 	%rd3382, %lhs, %rhs;
	}
	xor.b64  	%rd3383, %rd3381, %rd3382;
	shr.u64 	%rd3384, %rd3367, 6;
	xor.b64  	%rd3385, %rd3383, %rd3384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2826, 63;
	shr.b64 	%rhs, %rd2826, 1;
	add.u64 	%rd3386, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2826, 56;
	shr.b64 	%rhs, %rd2826, 8;
	add.u64 	%rd3387, %lhs, %rhs;
	}
	xor.b64  	%rd3388, %rd3386, %rd3387;
	shr.u64 	%rd3389, %rd2826, 7;
	xor.b64  	%rd3390, %rd3388, %rd3389;
	add.s64 	%rd3391, %rd3390, %rd2825;
	add.s64 	%rd3392, %rd3391, %rd3302;
	add.s64 	%rd3393, %rd3392, %rd3385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3380, 45;
	shr.b64 	%rhs, %rd3380, 19;
	add.u64 	%rd3394, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3380, 3;
	shr.b64 	%rhs, %rd3380, 61;
	add.u64 	%rd3395, %lhs, %rhs;
	}
	xor.b64  	%rd3396, %rd3394, %rd3395;
	shr.u64 	%rd3397, %rd3380, 6;
	xor.b64  	%rd3398, %rd3396, %rd3397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2827, 63;
	shr.b64 	%rhs, %rd2827, 1;
	add.u64 	%rd3399, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2827, 56;
	shr.b64 	%rhs, %rd2827, 8;
	add.u64 	%rd3400, %lhs, %rhs;
	}
	xor.b64  	%rd3401, %rd3399, %rd3400;
	shr.u64 	%rd3402, %rd2827, 7;
	xor.b64  	%rd3403, %rd3401, %rd3402;
	add.s64 	%rd3404, %rd3403, %rd2826;
	add.s64 	%rd3405, %rd3404, %rd3315;
	add.s64 	%rd3406, %rd3405, %rd3398;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3393, 45;
	shr.b64 	%rhs, %rd3393, 19;
	add.u64 	%rd3407, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3393, 3;
	shr.b64 	%rhs, %rd3393, 61;
	add.u64 	%rd3408, %lhs, %rhs;
	}
	xor.b64  	%rd3409, %rd3407, %rd3408;
	shr.u64 	%rd3410, %rd3393, 6;
	xor.b64  	%rd3411, %rd3409, %rd3410;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 63;
	shr.b64 	%rhs, %rd3224, 1;
	add.u64 	%rd3412, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 56;
	shr.b64 	%rhs, %rd3224, 8;
	add.u64 	%rd3413, %lhs, %rhs;
	}
	xor.b64  	%rd3414, %rd3412, %rd3413;
	shr.u64 	%rd3415, %rd3224, 7;
	xor.b64  	%rd3416, %rd3414, %rd3415;
	add.s64 	%rd3417, %rd3416, %rd2827;
	add.s64 	%rd3418, %rd3417, %rd3328;
	add.s64 	%rd3419, %rd3418, %rd3411;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3200, 50;
	shr.b64 	%rhs, %rd3200, 14;
	add.u64 	%rd3420, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3200, 46;
	shr.b64 	%rhs, %rd3200, 18;
	add.u64 	%rd3421, %lhs, %rhs;
	}
	xor.b64  	%rd3422, %rd3420, %rd3421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3200, 23;
	shr.b64 	%rhs, %rd3200, 41;
	add.u64 	%rd3423, %lhs, %rhs;
	}
	xor.b64  	%rd3424, %rd3422, %rd3423;
	xor.b64  	%rd3425, %rd3176, %rd3152;
	and.b64  	%rd3426, %rd3200, %rd3425;
	xor.b64  	%rd3427, %rd3426, %rd3152;
	add.s64 	%rd3428, %rd3224, %rd3128;
	add.s64 	%rd3429, %rd3428, %rd3427;
	add.s64 	%rd3430, %rd3429, %rd3424;
	add.s64 	%rd3431, %rd3430, -1973867731355612462;
	add.s64 	%rd3432, %rd3431, %rd3139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3211, 36;
	shr.b64 	%rhs, %rd3211, 28;
	add.u64 	%rd3433, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3211, 30;
	shr.b64 	%rhs, %rd3211, 34;
	add.u64 	%rd3434, %lhs, %rhs;
	}
	xor.b64  	%rd3435, %rd3433, %rd3434;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3211, 25;
	shr.b64 	%rhs, %rd3211, 39;
	add.u64 	%rd3436, %lhs, %rhs;
	}
	xor.b64  	%rd3437, %rd3435, %rd3436;
	and.b64  	%rd3438, %rd3211, %rd3187;
	xor.b64  	%rd3439, %rd3211, %rd3187;
	and.b64  	%rd3440, %rd3439, %rd3163;
	or.b64  	%rd3441, %rd3440, %rd3438;
	add.s64 	%rd3442, %rd3441, %rd3437;
	add.s64 	%rd3443, %rd3442, %rd3431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3432, 50;
	shr.b64 	%rhs, %rd3432, 14;
	add.u64 	%rd3444, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3432, 46;
	shr.b64 	%rhs, %rd3432, 18;
	add.u64 	%rd3445, %lhs, %rhs;
	}
	xor.b64  	%rd3446, %rd3444, %rd3445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3432, 23;
	shr.b64 	%rhs, %rd3432, 41;
	add.u64 	%rd3447, %lhs, %rhs;
	}
	xor.b64  	%rd3448, %rd3446, %rd3447;
	xor.b64  	%rd3449, %rd3200, %rd3176;
	and.b64  	%rd3450, %rd3432, %rd3449;
	xor.b64  	%rd3451, %rd3450, %rd3176;
	add.s64 	%rd3452, %rd3237, %rd3152;
	add.s64 	%rd3453, %rd3452, %rd3451;
	add.s64 	%rd3454, %rd3453, %rd3448;
	add.s64 	%rd3455, %rd3454, -1171420211273849373;
	add.s64 	%rd3456, %rd3455, %rd3163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3443, 36;
	shr.b64 	%rhs, %rd3443, 28;
	add.u64 	%rd3457, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3443, 30;
	shr.b64 	%rhs, %rd3443, 34;
	add.u64 	%rd3458, %lhs, %rhs;
	}
	xor.b64  	%rd3459, %rd3457, %rd3458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3443, 25;
	shr.b64 	%rhs, %rd3443, 39;
	add.u64 	%rd3460, %lhs, %rhs;
	}
	xor.b64  	%rd3461, %rd3459, %rd3460;
	and.b64  	%rd3462, %rd3443, %rd3211;
	xor.b64  	%rd3463, %rd3443, %rd3211;
	and.b64  	%rd3464, %rd3463, %rd3187;
	or.b64  	%rd3465, %rd3464, %rd3462;
	add.s64 	%rd3466, %rd3465, %rd3461;
	add.s64 	%rd3467, %rd3466, %rd3455;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3456, 50;
	shr.b64 	%rhs, %rd3456, 14;
	add.u64 	%rd3468, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3456, 46;
	shr.b64 	%rhs, %rd3456, 18;
	add.u64 	%rd3469, %lhs, %rhs;
	}
	xor.b64  	%rd3470, %rd3468, %rd3469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3456, 23;
	shr.b64 	%rhs, %rd3456, 41;
	add.u64 	%rd3471, %lhs, %rhs;
	}
	xor.b64  	%rd3472, %rd3470, %rd3471;
	xor.b64  	%rd3473, %rd3432, %rd3200;
	and.b64  	%rd3474, %rd3456, %rd3473;
	xor.b64  	%rd3475, %rd3474, %rd3200;
	add.s64 	%rd3476, %rd3250, %rd3176;
	add.s64 	%rd3477, %rd3476, %rd3475;
	add.s64 	%rd3478, %rd3477, %rd3472;
	add.s64 	%rd3479, %rd3478, 1135362057144423861;
	add.s64 	%rd3480, %rd3479, %rd3187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3467, 36;
	shr.b64 	%rhs, %rd3467, 28;
	add.u64 	%rd3481, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3467, 30;
	shr.b64 	%rhs, %rd3467, 34;
	add.u64 	%rd3482, %lhs, %rhs;
	}
	xor.b64  	%rd3483, %rd3481, %rd3482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3467, 25;
	shr.b64 	%rhs, %rd3467, 39;
	add.u64 	%rd3484, %lhs, %rhs;
	}
	xor.b64  	%rd3485, %rd3483, %rd3484;
	and.b64  	%rd3486, %rd3467, %rd3443;
	xor.b64  	%rd3487, %rd3467, %rd3443;
	and.b64  	%rd3488, %rd3487, %rd3211;
	or.b64  	%rd3489, %rd3488, %rd3486;
	add.s64 	%rd3490, %rd3489, %rd3485;
	add.s64 	%rd3491, %rd3490, %rd3479;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3480, 50;
	shr.b64 	%rhs, %rd3480, 14;
	add.u64 	%rd3492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3480, 46;
	shr.b64 	%rhs, %rd3480, 18;
	add.u64 	%rd3493, %lhs, %rhs;
	}
	xor.b64  	%rd3494, %rd3492, %rd3493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3480, 23;
	shr.b64 	%rhs, %rd3480, 41;
	add.u64 	%rd3495, %lhs, %rhs;
	}
	xor.b64  	%rd3496, %rd3494, %rd3495;
	xor.b64  	%rd3497, %rd3456, %rd3432;
	and.b64  	%rd3498, %rd3480, %rd3497;
	xor.b64  	%rd3499, %rd3498, %rd3432;
	add.s64 	%rd3500, %rd3263, %rd3200;
	add.s64 	%rd3501, %rd3500, %rd3499;
	add.s64 	%rd3502, %rd3501, %rd3496;
	add.s64 	%rd3503, %rd3502, 2597628984639134821;
	add.s64 	%rd3504, %rd3503, %rd3211;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3491, 36;
	shr.b64 	%rhs, %rd3491, 28;
	add.u64 	%rd3505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3491, 30;
	shr.b64 	%rhs, %rd3491, 34;
	add.u64 	%rd3506, %lhs, %rhs;
	}
	xor.b64  	%rd3507, %rd3505, %rd3506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3491, 25;
	shr.b64 	%rhs, %rd3491, 39;
	add.u64 	%rd3508, %lhs, %rhs;
	}
	xor.b64  	%rd3509, %rd3507, %rd3508;
	and.b64  	%rd3510, %rd3491, %rd3467;
	xor.b64  	%rd3511, %rd3491, %rd3467;
	and.b64  	%rd3512, %rd3511, %rd3443;
	or.b64  	%rd3513, %rd3512, %rd3510;
	add.s64 	%rd3514, %rd3513, %rd3509;
	add.s64 	%rd3515, %rd3514, %rd3503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3504, 50;
	shr.b64 	%rhs, %rd3504, 14;
	add.u64 	%rd3516, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3504, 46;
	shr.b64 	%rhs, %rd3504, 18;
	add.u64 	%rd3517, %lhs, %rhs;
	}
	xor.b64  	%rd3518, %rd3516, %rd3517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3504, 23;
	shr.b64 	%rhs, %rd3504, 41;
	add.u64 	%rd3519, %lhs, %rhs;
	}
	xor.b64  	%rd3520, %rd3518, %rd3519;
	xor.b64  	%rd3521, %rd3480, %rd3456;
	and.b64  	%rd3522, %rd3504, %rd3521;
	xor.b64  	%rd3523, %rd3522, %rd3456;
	add.s64 	%rd3524, %rd3276, %rd3432;
	add.s64 	%rd3525, %rd3524, %rd3523;
	add.s64 	%rd3526, %rd3525, %rd3520;
	add.s64 	%rd3527, %rd3526, 3308224258029322869;
	add.s64 	%rd3528, %rd3527, %rd3443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3515, 36;
	shr.b64 	%rhs, %rd3515, 28;
	add.u64 	%rd3529, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3515, 30;
	shr.b64 	%rhs, %rd3515, 34;
	add.u64 	%rd3530, %lhs, %rhs;
	}
	xor.b64  	%rd3531, %rd3529, %rd3530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3515, 25;
	shr.b64 	%rhs, %rd3515, 39;
	add.u64 	%rd3532, %lhs, %rhs;
	}
	xor.b64  	%rd3533, %rd3531, %rd3532;
	and.b64  	%rd3534, %rd3515, %rd3491;
	xor.b64  	%rd3535, %rd3515, %rd3491;
	and.b64  	%rd3536, %rd3535, %rd3467;
	or.b64  	%rd3537, %rd3536, %rd3534;
	add.s64 	%rd3538, %rd3537, %rd3533;
	add.s64 	%rd3539, %rd3538, %rd3527;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3528, 50;
	shr.b64 	%rhs, %rd3528, 14;
	add.u64 	%rd3540, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3528, 46;
	shr.b64 	%rhs, %rd3528, 18;
	add.u64 	%rd3541, %lhs, %rhs;
	}
	xor.b64  	%rd3542, %rd3540, %rd3541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3528, 23;
	shr.b64 	%rhs, %rd3528, 41;
	add.u64 	%rd3543, %lhs, %rhs;
	}
	xor.b64  	%rd3544, %rd3542, %rd3543;
	xor.b64  	%rd3545, %rd3504, %rd3480;
	and.b64  	%rd3546, %rd3528, %rd3545;
	xor.b64  	%rd3547, %rd3546, %rd3480;
	add.s64 	%rd3548, %rd3289, %rd3456;
	add.s64 	%rd3549, %rd3548, %rd3547;
	add.s64 	%rd3550, %rd3549, %rd3544;
	add.s64 	%rd3551, %rd3550, 5365058923640841347;
	add.s64 	%rd3552, %rd3551, %rd3467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3539, 36;
	shr.b64 	%rhs, %rd3539, 28;
	add.u64 	%rd3553, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3539, 30;
	shr.b64 	%rhs, %rd3539, 34;
	add.u64 	%rd3554, %lhs, %rhs;
	}
	xor.b64  	%rd3555, %rd3553, %rd3554;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3539, 25;
	shr.b64 	%rhs, %rd3539, 39;
	add.u64 	%rd3556, %lhs, %rhs;
	}
	xor.b64  	%rd3557, %rd3555, %rd3556;
	and.b64  	%rd3558, %rd3539, %rd3515;
	xor.b64  	%rd3559, %rd3539, %rd3515;
	and.b64  	%rd3560, %rd3559, %rd3491;
	or.b64  	%rd3561, %rd3560, %rd3558;
	add.s64 	%rd3562, %rd3561, %rd3557;
	add.s64 	%rd3563, %rd3562, %rd3551;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3552, 50;
	shr.b64 	%rhs, %rd3552, 14;
	add.u64 	%rd3564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3552, 46;
	shr.b64 	%rhs, %rd3552, 18;
	add.u64 	%rd3565, %lhs, %rhs;
	}
	xor.b64  	%rd3566, %rd3564, %rd3565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3552, 23;
	shr.b64 	%rhs, %rd3552, 41;
	add.u64 	%rd3567, %lhs, %rhs;
	}
	xor.b64  	%rd3568, %rd3566, %rd3567;
	xor.b64  	%rd3569, %rd3528, %rd3504;
	and.b64  	%rd3570, %rd3552, %rd3569;
	xor.b64  	%rd3571, %rd3570, %rd3504;
	add.s64 	%rd3572, %rd3302, %rd3480;
	add.s64 	%rd3573, %rd3572, %rd3571;
	add.s64 	%rd3574, %rd3573, %rd3568;
	add.s64 	%rd3575, %rd3574, 6679025012923562964;
	add.s64 	%rd3576, %rd3575, %rd3491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3563, 36;
	shr.b64 	%rhs, %rd3563, 28;
	add.u64 	%rd3577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3563, 30;
	shr.b64 	%rhs, %rd3563, 34;
	add.u64 	%rd3578, %lhs, %rhs;
	}
	xor.b64  	%rd3579, %rd3577, %rd3578;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3563, 25;
	shr.b64 	%rhs, %rd3563, 39;
	add.u64 	%rd3580, %lhs, %rhs;
	}
	xor.b64  	%rd3581, %rd3579, %rd3580;
	and.b64  	%rd3582, %rd3563, %rd3539;
	xor.b64  	%rd3583, %rd3563, %rd3539;
	and.b64  	%rd3584, %rd3583, %rd3515;
	or.b64  	%rd3585, %rd3584, %rd3582;
	add.s64 	%rd3586, %rd3585, %rd3581;
	add.s64 	%rd3587, %rd3586, %rd3575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3576, 50;
	shr.b64 	%rhs, %rd3576, 14;
	add.u64 	%rd3588, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3576, 46;
	shr.b64 	%rhs, %rd3576, 18;
	add.u64 	%rd3589, %lhs, %rhs;
	}
	xor.b64  	%rd3590, %rd3588, %rd3589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3576, 23;
	shr.b64 	%rhs, %rd3576, 41;
	add.u64 	%rd3591, %lhs, %rhs;
	}
	xor.b64  	%rd3592, %rd3590, %rd3591;
	xor.b64  	%rd3593, %rd3552, %rd3528;
	and.b64  	%rd3594, %rd3576, %rd3593;
	xor.b64  	%rd3595, %rd3594, %rd3528;
	add.s64 	%rd3596, %rd3315, %rd3504;
	add.s64 	%rd3597, %rd3596, %rd3595;
	add.s64 	%rd3598, %rd3597, %rd3592;
	add.s64 	%rd3599, %rd3598, 8573033837759648693;
	add.s64 	%rd3600, %rd3599, %rd3515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3587, 36;
	shr.b64 	%rhs, %rd3587, 28;
	add.u64 	%rd3601, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3587, 30;
	shr.b64 	%rhs, %rd3587, 34;
	add.u64 	%rd3602, %lhs, %rhs;
	}
	xor.b64  	%rd3603, %rd3601, %rd3602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3587, 25;
	shr.b64 	%rhs, %rd3587, 39;
	add.u64 	%rd3604, %lhs, %rhs;
	}
	xor.b64  	%rd3605, %rd3603, %rd3604;
	and.b64  	%rd3606, %rd3587, %rd3563;
	xor.b64  	%rd3607, %rd3587, %rd3563;
	and.b64  	%rd3608, %rd3607, %rd3539;
	or.b64  	%rd3609, %rd3608, %rd3606;
	add.s64 	%rd3610, %rd3609, %rd3605;
	add.s64 	%rd3611, %rd3610, %rd3599;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3600, 50;
	shr.b64 	%rhs, %rd3600, 14;
	add.u64 	%rd3612, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3600, 46;
	shr.b64 	%rhs, %rd3600, 18;
	add.u64 	%rd3613, %lhs, %rhs;
	}
	xor.b64  	%rd3614, %rd3612, %rd3613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3600, 23;
	shr.b64 	%rhs, %rd3600, 41;
	add.u64 	%rd3615, %lhs, %rhs;
	}
	xor.b64  	%rd3616, %rd3614, %rd3615;
	xor.b64  	%rd3617, %rd3576, %rd3552;
	and.b64  	%rd3618, %rd3600, %rd3617;
	xor.b64  	%rd3619, %rd3618, %rd3552;
	add.s64 	%rd3620, %rd3328, %rd3528;
	add.s64 	%rd3621, %rd3620, %rd3619;
	add.s64 	%rd3622, %rd3621, %rd3616;
	add.s64 	%rd3623, %rd3622, -7476448914759557205;
	add.s64 	%rd3624, %rd3623, %rd3539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3611, 36;
	shr.b64 	%rhs, %rd3611, 28;
	add.u64 	%rd3625, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3611, 30;
	shr.b64 	%rhs, %rd3611, 34;
	add.u64 	%rd3626, %lhs, %rhs;
	}
	xor.b64  	%rd3627, %rd3625, %rd3626;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3611, 25;
	shr.b64 	%rhs, %rd3611, 39;
	add.u64 	%rd3628, %lhs, %rhs;
	}
	xor.b64  	%rd3629, %rd3627, %rd3628;
	and.b64  	%rd3630, %rd3611, %rd3587;
	xor.b64  	%rd3631, %rd3611, %rd3587;
	and.b64  	%rd3632, %rd3631, %rd3563;
	or.b64  	%rd3633, %rd3632, %rd3630;
	add.s64 	%rd3634, %rd3633, %rd3629;
	add.s64 	%rd3635, %rd3634, %rd3623;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3624, 50;
	shr.b64 	%rhs, %rd3624, 14;
	add.u64 	%rd3636, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3624, 46;
	shr.b64 	%rhs, %rd3624, 18;
	add.u64 	%rd3637, %lhs, %rhs;
	}
	xor.b64  	%rd3638, %rd3636, %rd3637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3624, 23;
	shr.b64 	%rhs, %rd3624, 41;
	add.u64 	%rd3639, %lhs, %rhs;
	}
	xor.b64  	%rd3640, %rd3638, %rd3639;
	xor.b64  	%rd3641, %rd3600, %rd3576;
	and.b64  	%rd3642, %rd3624, %rd3641;
	xor.b64  	%rd3643, %rd3642, %rd3576;
	add.s64 	%rd3644, %rd3341, %rd3552;
	add.s64 	%rd3645, %rd3644, %rd3643;
	add.s64 	%rd3646, %rd3645, %rd3640;
	add.s64 	%rd3647, %rd3646, -6327057829258317296;
	add.s64 	%rd3648, %rd3647, %rd3563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3635, 36;
	shr.b64 	%rhs, %rd3635, 28;
	add.u64 	%rd3649, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3635, 30;
	shr.b64 	%rhs, %rd3635, 34;
	add.u64 	%rd3650, %lhs, %rhs;
	}
	xor.b64  	%rd3651, %rd3649, %rd3650;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3635, 25;
	shr.b64 	%rhs, %rd3635, 39;
	add.u64 	%rd3652, %lhs, %rhs;
	}
	xor.b64  	%rd3653, %rd3651, %rd3652;
	and.b64  	%rd3654, %rd3635, %rd3611;
	xor.b64  	%rd3655, %rd3635, %rd3611;
	and.b64  	%rd3656, %rd3655, %rd3587;
	or.b64  	%rd3657, %rd3656, %rd3654;
	add.s64 	%rd3658, %rd3657, %rd3653;
	add.s64 	%rd3659, %rd3658, %rd3647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3648, 50;
	shr.b64 	%rhs, %rd3648, 14;
	add.u64 	%rd3660, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3648, 46;
	shr.b64 	%rhs, %rd3648, 18;
	add.u64 	%rd3661, %lhs, %rhs;
	}
	xor.b64  	%rd3662, %rd3660, %rd3661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3648, 23;
	shr.b64 	%rhs, %rd3648, 41;
	add.u64 	%rd3663, %lhs, %rhs;
	}
	xor.b64  	%rd3664, %rd3662, %rd3663;
	xor.b64  	%rd3665, %rd3624, %rd3600;
	and.b64  	%rd3666, %rd3648, %rd3665;
	xor.b64  	%rd3667, %rd3666, %rd3600;
	add.s64 	%rd3668, %rd3354, %rd3576;
	add.s64 	%rd3669, %rd3668, %rd3667;
	add.s64 	%rd3670, %rd3669, %rd3664;
	add.s64 	%rd3671, %rd3670, -5763719355590565569;
	add.s64 	%rd3672, %rd3671, %rd3587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3659, 36;
	shr.b64 	%rhs, %rd3659, 28;
	add.u64 	%rd3673, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3659, 30;
	shr.b64 	%rhs, %rd3659, 34;
	add.u64 	%rd3674, %lhs, %rhs;
	}
	xor.b64  	%rd3675, %rd3673, %rd3674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3659, 25;
	shr.b64 	%rhs, %rd3659, 39;
	add.u64 	%rd3676, %lhs, %rhs;
	}
	xor.b64  	%rd3677, %rd3675, %rd3676;
	and.b64  	%rd3678, %rd3659, %rd3635;
	xor.b64  	%rd3679, %rd3659, %rd3635;
	and.b64  	%rd3680, %rd3679, %rd3611;
	or.b64  	%rd3681, %rd3680, %rd3678;
	add.s64 	%rd3682, %rd3681, %rd3677;
	add.s64 	%rd3683, %rd3682, %rd3671;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3672, 50;
	shr.b64 	%rhs, %rd3672, 14;
	add.u64 	%rd3684, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3672, 46;
	shr.b64 	%rhs, %rd3672, 18;
	add.u64 	%rd3685, %lhs, %rhs;
	}
	xor.b64  	%rd3686, %rd3684, %rd3685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3672, 23;
	shr.b64 	%rhs, %rd3672, 41;
	add.u64 	%rd3687, %lhs, %rhs;
	}
	xor.b64  	%rd3688, %rd3686, %rd3687;
	xor.b64  	%rd3689, %rd3648, %rd3624;
	and.b64  	%rd3690, %rd3672, %rd3689;
	xor.b64  	%rd3691, %rd3690, %rd3624;
	add.s64 	%rd3692, %rd3367, %rd3600;
	add.s64 	%rd3693, %rd3692, %rd3691;
	add.s64 	%rd3694, %rd3693, %rd3688;
	add.s64 	%rd3695, %rd3694, -4658551843659510044;
	add.s64 	%rd3696, %rd3695, %rd3611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3683, 36;
	shr.b64 	%rhs, %rd3683, 28;
	add.u64 	%rd3697, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3683, 30;
	shr.b64 	%rhs, %rd3683, 34;
	add.u64 	%rd3698, %lhs, %rhs;
	}
	xor.b64  	%rd3699, %rd3697, %rd3698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3683, 25;
	shr.b64 	%rhs, %rd3683, 39;
	add.u64 	%rd3700, %lhs, %rhs;
	}
	xor.b64  	%rd3701, %rd3699, %rd3700;
	and.b64  	%rd3702, %rd3683, %rd3659;
	xor.b64  	%rd3703, %rd3683, %rd3659;
	and.b64  	%rd3704, %rd3703, %rd3635;
	or.b64  	%rd3705, %rd3704, %rd3702;
	add.s64 	%rd3706, %rd3705, %rd3701;
	add.s64 	%rd3707, %rd3706, %rd3695;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3696, 50;
	shr.b64 	%rhs, %rd3696, 14;
	add.u64 	%rd3708, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3696, 46;
	shr.b64 	%rhs, %rd3696, 18;
	add.u64 	%rd3709, %lhs, %rhs;
	}
	xor.b64  	%rd3710, %rd3708, %rd3709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3696, 23;
	shr.b64 	%rhs, %rd3696, 41;
	add.u64 	%rd3711, %lhs, %rhs;
	}
	xor.b64  	%rd3712, %rd3710, %rd3711;
	xor.b64  	%rd3713, %rd3672, %rd3648;
	and.b64  	%rd3714, %rd3696, %rd3713;
	xor.b64  	%rd3715, %rd3714, %rd3648;
	add.s64 	%rd3716, %rd3380, %rd3624;
	add.s64 	%rd3717, %rd3716, %rd3715;
	add.s64 	%rd3718, %rd3717, %rd3712;
	add.s64 	%rd3719, %rd3718, -4116276920077217854;
	add.s64 	%rd3720, %rd3719, %rd3635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3707, 36;
	shr.b64 	%rhs, %rd3707, 28;
	add.u64 	%rd3721, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3707, 30;
	shr.b64 	%rhs, %rd3707, 34;
	add.u64 	%rd3722, %lhs, %rhs;
	}
	xor.b64  	%rd3723, %rd3721, %rd3722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3707, 25;
	shr.b64 	%rhs, %rd3707, 39;
	add.u64 	%rd3724, %lhs, %rhs;
	}
	xor.b64  	%rd3725, %rd3723, %rd3724;
	and.b64  	%rd3726, %rd3707, %rd3683;
	xor.b64  	%rd3727, %rd3707, %rd3683;
	and.b64  	%rd3728, %rd3727, %rd3659;
	or.b64  	%rd3729, %rd3728, %rd3726;
	add.s64 	%rd3730, %rd3729, %rd3725;
	add.s64 	%rd3731, %rd3730, %rd3719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3720, 50;
	shr.b64 	%rhs, %rd3720, 14;
	add.u64 	%rd3732, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3720, 46;
	shr.b64 	%rhs, %rd3720, 18;
	add.u64 	%rd3733, %lhs, %rhs;
	}
	xor.b64  	%rd3734, %rd3732, %rd3733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3720, 23;
	shr.b64 	%rhs, %rd3720, 41;
	add.u64 	%rd3735, %lhs, %rhs;
	}
	xor.b64  	%rd3736, %rd3734, %rd3735;
	xor.b64  	%rd3737, %rd3696, %rd3672;
	and.b64  	%rd3738, %rd3720, %rd3737;
	xor.b64  	%rd3739, %rd3738, %rd3672;
	add.s64 	%rd3740, %rd3393, %rd3648;
	add.s64 	%rd3741, %rd3740, %rd3739;
	add.s64 	%rd3742, %rd3741, %rd3736;
	add.s64 	%rd3743, %rd3742, -3051310485924567259;
	add.s64 	%rd3744, %rd3743, %rd3659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3731, 36;
	shr.b64 	%rhs, %rd3731, 28;
	add.u64 	%rd3745, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3731, 30;
	shr.b64 	%rhs, %rd3731, 34;
	add.u64 	%rd3746, %lhs, %rhs;
	}
	xor.b64  	%rd3747, %rd3745, %rd3746;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3731, 25;
	shr.b64 	%rhs, %rd3731, 39;
	add.u64 	%rd3748, %lhs, %rhs;
	}
	xor.b64  	%rd3749, %rd3747, %rd3748;
	and.b64  	%rd3750, %rd3731, %rd3707;
	xor.b64  	%rd3751, %rd3731, %rd3707;
	and.b64  	%rd3752, %rd3751, %rd3683;
	or.b64  	%rd3753, %rd3752, %rd3750;
	add.s64 	%rd3754, %rd3753, %rd3749;
	add.s64 	%rd3755, %rd3754, %rd3743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3744, 50;
	shr.b64 	%rhs, %rd3744, 14;
	add.u64 	%rd3756, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3744, 46;
	shr.b64 	%rhs, %rd3744, 18;
	add.u64 	%rd3757, %lhs, %rhs;
	}
	xor.b64  	%rd3758, %rd3756, %rd3757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3744, 23;
	shr.b64 	%rhs, %rd3744, 41;
	add.u64 	%rd3759, %lhs, %rhs;
	}
	xor.b64  	%rd3760, %rd3758, %rd3759;
	xor.b64  	%rd3761, %rd3720, %rd3696;
	and.b64  	%rd3762, %rd3744, %rd3761;
	xor.b64  	%rd3763, %rd3762, %rd3696;
	add.s64 	%rd3764, %rd3406, %rd3672;
	add.s64 	%rd3765, %rd3764, %rd3763;
	add.s64 	%rd3766, %rd3765, %rd3760;
	add.s64 	%rd3767, %rd3766, 489312712824947311;
	add.s64 	%rd3768, %rd3767, %rd3683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3755, 36;
	shr.b64 	%rhs, %rd3755, 28;
	add.u64 	%rd3769, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3755, 30;
	shr.b64 	%rhs, %rd3755, 34;
	add.u64 	%rd3770, %lhs, %rhs;
	}
	xor.b64  	%rd3771, %rd3769, %rd3770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3755, 25;
	shr.b64 	%rhs, %rd3755, 39;
	add.u64 	%rd3772, %lhs, %rhs;
	}
	xor.b64  	%rd3773, %rd3771, %rd3772;
	and.b64  	%rd3774, %rd3755, %rd3731;
	xor.b64  	%rd3775, %rd3755, %rd3731;
	and.b64  	%rd3776, %rd3775, %rd3707;
	or.b64  	%rd3777, %rd3776, %rd3774;
	add.s64 	%rd3778, %rd3777, %rd3773;
	add.s64 	%rd3779, %rd3778, %rd3767;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3768, 50;
	shr.b64 	%rhs, %rd3768, 14;
	add.u64 	%rd3780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3768, 46;
	shr.b64 	%rhs, %rd3768, 18;
	add.u64 	%rd3781, %lhs, %rhs;
	}
	xor.b64  	%rd3782, %rd3780, %rd3781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3768, 23;
	shr.b64 	%rhs, %rd3768, 41;
	add.u64 	%rd3783, %lhs, %rhs;
	}
	xor.b64  	%rd3784, %rd3782, %rd3783;
	xor.b64  	%rd3785, %rd3744, %rd3720;
	and.b64  	%rd3786, %rd3768, %rd3785;
	xor.b64  	%rd3787, %rd3786, %rd3720;
	add.s64 	%rd3788, %rd3419, %rd3696;
	add.s64 	%rd3789, %rd3788, %rd3787;
	add.s64 	%rd3790, %rd3789, %rd3784;
	add.s64 	%rd3791, %rd3790, 1452737877330783856;
	add.s64 	%rd3792, %rd3791, %rd3707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3779, 36;
	shr.b64 	%rhs, %rd3779, 28;
	add.u64 	%rd3793, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3779, 30;
	shr.b64 	%rhs, %rd3779, 34;
	add.u64 	%rd3794, %lhs, %rhs;
	}
	xor.b64  	%rd3795, %rd3793, %rd3794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3779, 25;
	shr.b64 	%rhs, %rd3779, 39;
	add.u64 	%rd3796, %lhs, %rhs;
	}
	xor.b64  	%rd3797, %rd3795, %rd3796;
	and.b64  	%rd3798, %rd3779, %rd3755;
	xor.b64  	%rd3799, %rd3779, %rd3755;
	and.b64  	%rd3800, %rd3799, %rd3731;
	or.b64  	%rd3801, %rd3800, %rd3798;
	add.s64 	%rd3802, %rd3801, %rd3797;
	add.s64 	%rd3803, %rd3802, %rd3791;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3406, 45;
	shr.b64 	%rhs, %rd3406, 19;
	add.u64 	%rd3804, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3406, 3;
	shr.b64 	%rhs, %rd3406, 61;
	add.u64 	%rd3805, %lhs, %rhs;
	}
	xor.b64  	%rd3806, %rd3804, %rd3805;
	shr.u64 	%rd3807, %rd3406, 6;
	xor.b64  	%rd3808, %rd3806, %rd3807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 63;
	shr.b64 	%rhs, %rd3237, 1;
	add.u64 	%rd3809, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3237, 56;
	shr.b64 	%rhs, %rd3237, 8;
	add.u64 	%rd3810, %lhs, %rhs;
	}
	xor.b64  	%rd3811, %rd3809, %rd3810;
	shr.u64 	%rd3812, %rd3237, 7;
	xor.b64  	%rd3813, %rd3811, %rd3812;
	add.s64 	%rd3814, %rd3813, %rd3224;
	add.s64 	%rd3815, %rd3814, %rd3341;
	add.s64 	%rd3816, %rd3815, %rd3808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 45;
	shr.b64 	%rhs, %rd3419, 19;
	add.u64 	%rd3817, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 3;
	shr.b64 	%rhs, %rd3419, 61;
	add.u64 	%rd3818, %lhs, %rhs;
	}
	xor.b64  	%rd3819, %rd3817, %rd3818;
	shr.u64 	%rd3820, %rd3419, 6;
	xor.b64  	%rd3821, %rd3819, %rd3820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 63;
	shr.b64 	%rhs, %rd3250, 1;
	add.u64 	%rd3822, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3250, 56;
	shr.b64 	%rhs, %rd3250, 8;
	add.u64 	%rd3823, %lhs, %rhs;
	}
	xor.b64  	%rd3824, %rd3822, %rd3823;
	shr.u64 	%rd3825, %rd3250, 7;
	xor.b64  	%rd3826, %rd3824, %rd3825;
	add.s64 	%rd3827, %rd3826, %rd3237;
	add.s64 	%rd3828, %rd3827, %rd3354;
	add.s64 	%rd3829, %rd3828, %rd3821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 45;
	shr.b64 	%rhs, %rd3816, 19;
	add.u64 	%rd3830, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 3;
	shr.b64 	%rhs, %rd3816, 61;
	add.u64 	%rd3831, %lhs, %rhs;
	}
	xor.b64  	%rd3832, %rd3830, %rd3831;
	shr.u64 	%rd3833, %rd3816, 6;
	xor.b64  	%rd3834, %rd3832, %rd3833;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3263, 63;
	shr.b64 	%rhs, %rd3263, 1;
	add.u64 	%rd3835, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3263, 56;
	shr.b64 	%rhs, %rd3263, 8;
	add.u64 	%rd3836, %lhs, %rhs;
	}
	xor.b64  	%rd3837, %rd3835, %rd3836;
	shr.u64 	%rd3838, %rd3263, 7;
	xor.b64  	%rd3839, %rd3837, %rd3838;
	add.s64 	%rd3840, %rd3839, %rd3250;
	add.s64 	%rd3841, %rd3840, %rd3367;
	add.s64 	%rd3842, %rd3841, %rd3834;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 45;
	shr.b64 	%rhs, %rd3829, 19;
	add.u64 	%rd3843, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 3;
	shr.b64 	%rhs, %rd3829, 61;
	add.u64 	%rd3844, %lhs, %rhs;
	}
	xor.b64  	%rd3845, %rd3843, %rd3844;
	shr.u64 	%rd3846, %rd3829, 6;
	xor.b64  	%rd3847, %rd3845, %rd3846;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3276, 63;
	shr.b64 	%rhs, %rd3276, 1;
	add.u64 	%rd3848, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3276, 56;
	shr.b64 	%rhs, %rd3276, 8;
	add.u64 	%rd3849, %lhs, %rhs;
	}
	xor.b64  	%rd3850, %rd3848, %rd3849;
	shr.u64 	%rd3851, %rd3276, 7;
	xor.b64  	%rd3852, %rd3850, %rd3851;
	add.s64 	%rd3853, %rd3852, %rd3263;
	add.s64 	%rd3854, %rd3853, %rd3380;
	add.s64 	%rd3855, %rd3854, %rd3847;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 45;
	shr.b64 	%rhs, %rd3842, 19;
	add.u64 	%rd3856, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 3;
	shr.b64 	%rhs, %rd3842, 61;
	add.u64 	%rd3857, %lhs, %rhs;
	}
	xor.b64  	%rd3858, %rd3856, %rd3857;
	shr.u64 	%rd3859, %rd3842, 6;
	xor.b64  	%rd3860, %rd3858, %rd3859;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3289, 63;
	shr.b64 	%rhs, %rd3289, 1;
	add.u64 	%rd3861, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3289, 56;
	shr.b64 	%rhs, %rd3289, 8;
	add.u64 	%rd3862, %lhs, %rhs;
	}
	xor.b64  	%rd3863, %rd3861, %rd3862;
	shr.u64 	%rd3864, %rd3289, 7;
	xor.b64  	%rd3865, %rd3863, %rd3864;
	add.s64 	%rd3866, %rd3865, %rd3276;
	add.s64 	%rd3867, %rd3866, %rd3393;
	add.s64 	%rd3868, %rd3867, %rd3860;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3855, 45;
	shr.b64 	%rhs, %rd3855, 19;
	add.u64 	%rd3869, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3855, 3;
	shr.b64 	%rhs, %rd3855, 61;
	add.u64 	%rd3870, %lhs, %rhs;
	}
	xor.b64  	%rd3871, %rd3869, %rd3870;
	shr.u64 	%rd3872, %rd3855, 6;
	xor.b64  	%rd3873, %rd3871, %rd3872;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3302, 63;
	shr.b64 	%rhs, %rd3302, 1;
	add.u64 	%rd3874, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3302, 56;
	shr.b64 	%rhs, %rd3302, 8;
	add.u64 	%rd3875, %lhs, %rhs;
	}
	xor.b64  	%rd3876, %rd3874, %rd3875;
	shr.u64 	%rd3877, %rd3302, 7;
	xor.b64  	%rd3878, %rd3876, %rd3877;
	add.s64 	%rd3879, %rd3878, %rd3289;
	add.s64 	%rd3880, %rd3879, %rd3406;
	add.s64 	%rd3881, %rd3880, %rd3873;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3868, 45;
	shr.b64 	%rhs, %rd3868, 19;
	add.u64 	%rd3882, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3868, 3;
	shr.b64 	%rhs, %rd3868, 61;
	add.u64 	%rd3883, %lhs, %rhs;
	}
	xor.b64  	%rd3884, %rd3882, %rd3883;
	shr.u64 	%rd3885, %rd3868, 6;
	xor.b64  	%rd3886, %rd3884, %rd3885;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3315, 63;
	shr.b64 	%rhs, %rd3315, 1;
	add.u64 	%rd3887, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3315, 56;
	shr.b64 	%rhs, %rd3315, 8;
	add.u64 	%rd3888, %lhs, %rhs;
	}
	xor.b64  	%rd3889, %rd3887, %rd3888;
	shr.u64 	%rd3890, %rd3315, 7;
	xor.b64  	%rd3891, %rd3889, %rd3890;
	add.s64 	%rd3892, %rd3891, %rd3302;
	add.s64 	%rd3893, %rd3892, %rd3419;
	add.s64 	%rd3894, %rd3893, %rd3886;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3881, 45;
	shr.b64 	%rhs, %rd3881, 19;
	add.u64 	%rd3895, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3881, 3;
	shr.b64 	%rhs, %rd3881, 61;
	add.u64 	%rd3896, %lhs, %rhs;
	}
	xor.b64  	%rd3897, %rd3895, %rd3896;
	shr.u64 	%rd3898, %rd3881, 6;
	xor.b64  	%rd3899, %rd3897, %rd3898;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3328, 63;
	shr.b64 	%rhs, %rd3328, 1;
	add.u64 	%rd3900, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3328, 56;
	shr.b64 	%rhs, %rd3328, 8;
	add.u64 	%rd3901, %lhs, %rhs;
	}
	xor.b64  	%rd3902, %rd3900, %rd3901;
	shr.u64 	%rd3903, %rd3328, 7;
	xor.b64  	%rd3904, %rd3902, %rd3903;
	add.s64 	%rd3905, %rd3904, %rd3315;
	add.s64 	%rd3906, %rd3905, %rd3816;
	add.s64 	%rd3907, %rd3906, %rd3899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3894, 45;
	shr.b64 	%rhs, %rd3894, 19;
	add.u64 	%rd3908, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3894, 3;
	shr.b64 	%rhs, %rd3894, 61;
	add.u64 	%rd3909, %lhs, %rhs;
	}
	xor.b64  	%rd3910, %rd3908, %rd3909;
	shr.u64 	%rd3911, %rd3894, 6;
	xor.b64  	%rd3912, %rd3910, %rd3911;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3341, 63;
	shr.b64 	%rhs, %rd3341, 1;
	add.u64 	%rd3913, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3341, 56;
	shr.b64 	%rhs, %rd3341, 8;
	add.u64 	%rd3914, %lhs, %rhs;
	}
	xor.b64  	%rd3915, %rd3913, %rd3914;
	shr.u64 	%rd3916, %rd3341, 7;
	xor.b64  	%rd3917, %rd3915, %rd3916;
	add.s64 	%rd3918, %rd3917, %rd3328;
	add.s64 	%rd3919, %rd3918, %rd3829;
	add.s64 	%rd3920, %rd3919, %rd3912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3907, 45;
	shr.b64 	%rhs, %rd3907, 19;
	add.u64 	%rd3921, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3907, 3;
	shr.b64 	%rhs, %rd3907, 61;
	add.u64 	%rd3922, %lhs, %rhs;
	}
	xor.b64  	%rd3923, %rd3921, %rd3922;
	shr.u64 	%rd3924, %rd3907, 6;
	xor.b64  	%rd3925, %rd3923, %rd3924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3354, 63;
	shr.b64 	%rhs, %rd3354, 1;
	add.u64 	%rd3926, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3354, 56;
	shr.b64 	%rhs, %rd3354, 8;
	add.u64 	%rd3927, %lhs, %rhs;
	}
	xor.b64  	%rd3928, %rd3926, %rd3927;
	shr.u64 	%rd3929, %rd3354, 7;
	xor.b64  	%rd3930, %rd3928, %rd3929;
	add.s64 	%rd3931, %rd3930, %rd3341;
	add.s64 	%rd3932, %rd3931, %rd3842;
	add.s64 	%rd3933, %rd3932, %rd3925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3920, 45;
	shr.b64 	%rhs, %rd3920, 19;
	add.u64 	%rd3934, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3920, 3;
	shr.b64 	%rhs, %rd3920, 61;
	add.u64 	%rd3935, %lhs, %rhs;
	}
	xor.b64  	%rd3936, %rd3934, %rd3935;
	shr.u64 	%rd3937, %rd3920, 6;
	xor.b64  	%rd3938, %rd3936, %rd3937;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3367, 63;
	shr.b64 	%rhs, %rd3367, 1;
	add.u64 	%rd3939, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3367, 56;
	shr.b64 	%rhs, %rd3367, 8;
	add.u64 	%rd3940, %lhs, %rhs;
	}
	xor.b64  	%rd3941, %rd3939, %rd3940;
	shr.u64 	%rd3942, %rd3367, 7;
	xor.b64  	%rd3943, %rd3941, %rd3942;
	add.s64 	%rd3944, %rd3943, %rd3354;
	add.s64 	%rd3945, %rd3944, %rd3855;
	add.s64 	%rd3946, %rd3945, %rd3938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3933, 45;
	shr.b64 	%rhs, %rd3933, 19;
	add.u64 	%rd3947, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3933, 3;
	shr.b64 	%rhs, %rd3933, 61;
	add.u64 	%rd3948, %lhs, %rhs;
	}
	xor.b64  	%rd3949, %rd3947, %rd3948;
	shr.u64 	%rd3950, %rd3933, 6;
	xor.b64  	%rd3951, %rd3949, %rd3950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3380, 63;
	shr.b64 	%rhs, %rd3380, 1;
	add.u64 	%rd3952, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3380, 56;
	shr.b64 	%rhs, %rd3380, 8;
	add.u64 	%rd3953, %lhs, %rhs;
	}
	xor.b64  	%rd3954, %rd3952, %rd3953;
	shr.u64 	%rd3955, %rd3380, 7;
	xor.b64  	%rd3956, %rd3954, %rd3955;
	add.s64 	%rd3957, %rd3956, %rd3367;
	add.s64 	%rd3958, %rd3957, %rd3868;
	add.s64 	%rd3959, %rd3958, %rd3951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3946, 45;
	shr.b64 	%rhs, %rd3946, 19;
	add.u64 	%rd3960, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3946, 3;
	shr.b64 	%rhs, %rd3946, 61;
	add.u64 	%rd3961, %lhs, %rhs;
	}
	xor.b64  	%rd3962, %rd3960, %rd3961;
	shr.u64 	%rd3963, %rd3946, 6;
	xor.b64  	%rd3964, %rd3962, %rd3963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3393, 63;
	shr.b64 	%rhs, %rd3393, 1;
	add.u64 	%rd3965, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3393, 56;
	shr.b64 	%rhs, %rd3393, 8;
	add.u64 	%rd3966, %lhs, %rhs;
	}
	xor.b64  	%rd3967, %rd3965, %rd3966;
	shr.u64 	%rd3968, %rd3393, 7;
	xor.b64  	%rd3969, %rd3967, %rd3968;
	add.s64 	%rd3970, %rd3969, %rd3380;
	add.s64 	%rd3971, %rd3970, %rd3881;
	add.s64 	%rd3972, %rd3971, %rd3964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3959, 45;
	shr.b64 	%rhs, %rd3959, 19;
	add.u64 	%rd3973, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3959, 3;
	shr.b64 	%rhs, %rd3959, 61;
	add.u64 	%rd3974, %lhs, %rhs;
	}
	xor.b64  	%rd3975, %rd3973, %rd3974;
	shr.u64 	%rd3976, %rd3959, 6;
	xor.b64  	%rd3977, %rd3975, %rd3976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3406, 63;
	shr.b64 	%rhs, %rd3406, 1;
	add.u64 	%rd3978, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3406, 56;
	shr.b64 	%rhs, %rd3406, 8;
	add.u64 	%rd3979, %lhs, %rhs;
	}
	xor.b64  	%rd3980, %rd3978, %rd3979;
	shr.u64 	%rd3981, %rd3406, 7;
	xor.b64  	%rd3982, %rd3980, %rd3981;
	add.s64 	%rd3983, %rd3982, %rd3393;
	add.s64 	%rd3984, %rd3983, %rd3894;
	add.s64 	%rd3985, %rd3984, %rd3977;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3972, 45;
	shr.b64 	%rhs, %rd3972, 19;
	add.u64 	%rd3986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3972, 3;
	shr.b64 	%rhs, %rd3972, 61;
	add.u64 	%rd3987, %lhs, %rhs;
	}
	xor.b64  	%rd3988, %rd3986, %rd3987;
	shr.u64 	%rd3989, %rd3972, 6;
	xor.b64  	%rd3990, %rd3988, %rd3989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 63;
	shr.b64 	%rhs, %rd3419, 1;
	add.u64 	%rd3991, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 56;
	shr.b64 	%rhs, %rd3419, 8;
	add.u64 	%rd3992, %lhs, %rhs;
	}
	xor.b64  	%rd3993, %rd3991, %rd3992;
	shr.u64 	%rd3994, %rd3419, 7;
	xor.b64  	%rd3995, %rd3993, %rd3994;
	add.s64 	%rd3996, %rd3995, %rd3406;
	add.s64 	%rd3997, %rd3996, %rd3907;
	add.s64 	%rd3998, %rd3997, %rd3990;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3985, 45;
	shr.b64 	%rhs, %rd3985, 19;
	add.u64 	%rd3999, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3985, 3;
	shr.b64 	%rhs, %rd3985, 61;
	add.u64 	%rd4000, %lhs, %rhs;
	}
	xor.b64  	%rd4001, %rd3999, %rd4000;
	shr.u64 	%rd4002, %rd3985, 6;
	xor.b64  	%rd4003, %rd4001, %rd4002;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 63;
	shr.b64 	%rhs, %rd3816, 1;
	add.u64 	%rd4004, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 56;
	shr.b64 	%rhs, %rd3816, 8;
	add.u64 	%rd4005, %lhs, %rhs;
	}
	xor.b64  	%rd4006, %rd4004, %rd4005;
	shr.u64 	%rd4007, %rd3816, 7;
	xor.b64  	%rd4008, %rd4006, %rd4007;
	add.s64 	%rd4009, %rd4008, %rd3419;
	add.s64 	%rd4010, %rd4009, %rd3920;
	add.s64 	%rd4011, %rd4010, %rd4003;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3792, 50;
	shr.b64 	%rhs, %rd3792, 14;
	add.u64 	%rd4012, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3792, 46;
	shr.b64 	%rhs, %rd3792, 18;
	add.u64 	%rd4013, %lhs, %rhs;
	}
	xor.b64  	%rd4014, %rd4012, %rd4013;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3792, 23;
	shr.b64 	%rhs, %rd3792, 41;
	add.u64 	%rd4015, %lhs, %rhs;
	}
	xor.b64  	%rd4016, %rd4014, %rd4015;
	xor.b64  	%rd4017, %rd3768, %rd3744;
	and.b64  	%rd4018, %rd3792, %rd4017;
	xor.b64  	%rd4019, %rd4018, %rd3744;
	add.s64 	%rd4020, %rd3816, %rd3720;
	add.s64 	%rd4021, %rd4020, %rd4019;
	add.s64 	%rd4022, %rd4021, %rd4016;
	add.s64 	%rd4023, %rd4022, 2861767655752347644;
	add.s64 	%rd4024, %rd4023, %rd3731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3803, 36;
	shr.b64 	%rhs, %rd3803, 28;
	add.u64 	%rd4025, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3803, 30;
	shr.b64 	%rhs, %rd3803, 34;
	add.u64 	%rd4026, %lhs, %rhs;
	}
	xor.b64  	%rd4027, %rd4025, %rd4026;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3803, 25;
	shr.b64 	%rhs, %rd3803, 39;
	add.u64 	%rd4028, %lhs, %rhs;
	}
	xor.b64  	%rd4029, %rd4027, %rd4028;
	and.b64  	%rd4030, %rd3803, %rd3779;
	xor.b64  	%rd4031, %rd3803, %rd3779;
	and.b64  	%rd4032, %rd4031, %rd3755;
	or.b64  	%rd4033, %rd4032, %rd4030;
	add.s64 	%rd4034, %rd4033, %rd4029;
	add.s64 	%rd4035, %rd4034, %rd4023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4024, 50;
	shr.b64 	%rhs, %rd4024, 14;
	add.u64 	%rd4036, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4024, 46;
	shr.b64 	%rhs, %rd4024, 18;
	add.u64 	%rd4037, %lhs, %rhs;
	}
	xor.b64  	%rd4038, %rd4036, %rd4037;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4024, 23;
	shr.b64 	%rhs, %rd4024, 41;
	add.u64 	%rd4039, %lhs, %rhs;
	}
	xor.b64  	%rd4040, %rd4038, %rd4039;
	xor.b64  	%rd4041, %rd3792, %rd3768;
	and.b64  	%rd4042, %rd4024, %rd4041;
	xor.b64  	%rd4043, %rd4042, %rd3768;
	add.s64 	%rd4044, %rd3829, %rd3744;
	add.s64 	%rd4045, %rd4044, %rd4043;
	add.s64 	%rd4046, %rd4045, %rd4040;
	add.s64 	%rd4047, %rd4046, 3322285676063803686;
	add.s64 	%rd4048, %rd4047, %rd3755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4035, 36;
	shr.b64 	%rhs, %rd4035, 28;
	add.u64 	%rd4049, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4035, 30;
	shr.b64 	%rhs, %rd4035, 34;
	add.u64 	%rd4050, %lhs, %rhs;
	}
	xor.b64  	%rd4051, %rd4049, %rd4050;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4035, 25;
	shr.b64 	%rhs, %rd4035, 39;
	add.u64 	%rd4052, %lhs, %rhs;
	}
	xor.b64  	%rd4053, %rd4051, %rd4052;
	and.b64  	%rd4054, %rd4035, %rd3803;
	xor.b64  	%rd4055, %rd4035, %rd3803;
	and.b64  	%rd4056, %rd4055, %rd3779;
	or.b64  	%rd4057, %rd4056, %rd4054;
	add.s64 	%rd4058, %rd4057, %rd4053;
	add.s64 	%rd4059, %rd4058, %rd4047;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4048, 50;
	shr.b64 	%rhs, %rd4048, 14;
	add.u64 	%rd4060, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4048, 46;
	shr.b64 	%rhs, %rd4048, 18;
	add.u64 	%rd4061, %lhs, %rhs;
	}
	xor.b64  	%rd4062, %rd4060, %rd4061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4048, 23;
	shr.b64 	%rhs, %rd4048, 41;
	add.u64 	%rd4063, %lhs, %rhs;
	}
	xor.b64  	%rd4064, %rd4062, %rd4063;
	xor.b64  	%rd4065, %rd4024, %rd3792;
	and.b64  	%rd4066, %rd4048, %rd4065;
	xor.b64  	%rd4067, %rd4066, %rd3792;
	add.s64 	%rd4068, %rd3842, %rd3768;
	add.s64 	%rd4069, %rd4068, %rd4067;
	add.s64 	%rd4070, %rd4069, %rd4064;
	add.s64 	%rd4071, %rd4070, 5560940570517711597;
	add.s64 	%rd4072, %rd4071, %rd3779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4059, 36;
	shr.b64 	%rhs, %rd4059, 28;
	add.u64 	%rd4073, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4059, 30;
	shr.b64 	%rhs, %rd4059, 34;
	add.u64 	%rd4074, %lhs, %rhs;
	}
	xor.b64  	%rd4075, %rd4073, %rd4074;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4059, 25;
	shr.b64 	%rhs, %rd4059, 39;
	add.u64 	%rd4076, %lhs, %rhs;
	}
	xor.b64  	%rd4077, %rd4075, %rd4076;
	and.b64  	%rd4078, %rd4059, %rd4035;
	xor.b64  	%rd4079, %rd4059, %rd4035;
	and.b64  	%rd4080, %rd4079, %rd3803;
	or.b64  	%rd4081, %rd4080, %rd4078;
	add.s64 	%rd4082, %rd4081, %rd4077;
	add.s64 	%rd4083, %rd4082, %rd4071;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4072, 50;
	shr.b64 	%rhs, %rd4072, 14;
	add.u64 	%rd4084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4072, 46;
	shr.b64 	%rhs, %rd4072, 18;
	add.u64 	%rd4085, %lhs, %rhs;
	}
	xor.b64  	%rd4086, %rd4084, %rd4085;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4072, 23;
	shr.b64 	%rhs, %rd4072, 41;
	add.u64 	%rd4087, %lhs, %rhs;
	}
	xor.b64  	%rd4088, %rd4086, %rd4087;
	xor.b64  	%rd4089, %rd4048, %rd4024;
	and.b64  	%rd4090, %rd4072, %rd4089;
	xor.b64  	%rd4091, %rd4090, %rd4024;
	add.s64 	%rd4092, %rd3855, %rd3792;
	add.s64 	%rd4093, %rd4092, %rd4091;
	add.s64 	%rd4094, %rd4093, %rd4088;
	add.s64 	%rd4095, %rd4094, 5996557281743188959;
	add.s64 	%rd4096, %rd4095, %rd3803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4083, 36;
	shr.b64 	%rhs, %rd4083, 28;
	add.u64 	%rd4097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4083, 30;
	shr.b64 	%rhs, %rd4083, 34;
	add.u64 	%rd4098, %lhs, %rhs;
	}
	xor.b64  	%rd4099, %rd4097, %rd4098;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4083, 25;
	shr.b64 	%rhs, %rd4083, 39;
	add.u64 	%rd4100, %lhs, %rhs;
	}
	xor.b64  	%rd4101, %rd4099, %rd4100;
	and.b64  	%rd4102, %rd4083, %rd4059;
	xor.b64  	%rd4103, %rd4083, %rd4059;
	and.b64  	%rd4104, %rd4103, %rd4035;
	or.b64  	%rd4105, %rd4104, %rd4102;
	add.s64 	%rd4106, %rd4105, %rd4101;
	add.s64 	%rd4107, %rd4106, %rd4095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4096, 50;
	shr.b64 	%rhs, %rd4096, 14;
	add.u64 	%rd4108, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4096, 46;
	shr.b64 	%rhs, %rd4096, 18;
	add.u64 	%rd4109, %lhs, %rhs;
	}
	xor.b64  	%rd4110, %rd4108, %rd4109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4096, 23;
	shr.b64 	%rhs, %rd4096, 41;
	add.u64 	%rd4111, %lhs, %rhs;
	}
	xor.b64  	%rd4112, %rd4110, %rd4111;
	xor.b64  	%rd4113, %rd4072, %rd4048;
	and.b64  	%rd4114, %rd4096, %rd4113;
	xor.b64  	%rd4115, %rd4114, %rd4048;
	add.s64 	%rd4116, %rd3868, %rd4024;
	add.s64 	%rd4117, %rd4116, %rd4115;
	add.s64 	%rd4118, %rd4117, %rd4112;
	add.s64 	%rd4119, %rd4118, 7280758554555802590;
	add.s64 	%rd4120, %rd4119, %rd4035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4107, 36;
	shr.b64 	%rhs, %rd4107, 28;
	add.u64 	%rd4121, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4107, 30;
	shr.b64 	%rhs, %rd4107, 34;
	add.u64 	%rd4122, %lhs, %rhs;
	}
	xor.b64  	%rd4123, %rd4121, %rd4122;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4107, 25;
	shr.b64 	%rhs, %rd4107, 39;
	add.u64 	%rd4124, %lhs, %rhs;
	}
	xor.b64  	%rd4125, %rd4123, %rd4124;
	and.b64  	%rd4126, %rd4107, %rd4083;
	xor.b64  	%rd4127, %rd4107, %rd4083;
	and.b64  	%rd4128, %rd4127, %rd4059;
	or.b64  	%rd4129, %rd4128, %rd4126;
	add.s64 	%rd4130, %rd4129, %rd4125;
	add.s64 	%rd4131, %rd4130, %rd4119;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4120, 50;
	shr.b64 	%rhs, %rd4120, 14;
	add.u64 	%rd4132, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4120, 46;
	shr.b64 	%rhs, %rd4120, 18;
	add.u64 	%rd4133, %lhs, %rhs;
	}
	xor.b64  	%rd4134, %rd4132, %rd4133;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4120, 23;
	shr.b64 	%rhs, %rd4120, 41;
	add.u64 	%rd4135, %lhs, %rhs;
	}
	xor.b64  	%rd4136, %rd4134, %rd4135;
	xor.b64  	%rd4137, %rd4096, %rd4072;
	and.b64  	%rd4138, %rd4120, %rd4137;
	xor.b64  	%rd4139, %rd4138, %rd4072;
	add.s64 	%rd4140, %rd3881, %rd4048;
	add.s64 	%rd4141, %rd4140, %rd4139;
	add.s64 	%rd4142, %rd4141, %rd4136;
	add.s64 	%rd4143, %rd4142, 8532644243296465576;
	add.s64 	%rd4144, %rd4143, %rd4059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4131, 36;
	shr.b64 	%rhs, %rd4131, 28;
	add.u64 	%rd4145, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4131, 30;
	shr.b64 	%rhs, %rd4131, 34;
	add.u64 	%rd4146, %lhs, %rhs;
	}
	xor.b64  	%rd4147, %rd4145, %rd4146;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4131, 25;
	shr.b64 	%rhs, %rd4131, 39;
	add.u64 	%rd4148, %lhs, %rhs;
	}
	xor.b64  	%rd4149, %rd4147, %rd4148;
	and.b64  	%rd4150, %rd4131, %rd4107;
	xor.b64  	%rd4151, %rd4131, %rd4107;
	and.b64  	%rd4152, %rd4151, %rd4083;
	or.b64  	%rd4153, %rd4152, %rd4150;
	add.s64 	%rd4154, %rd4153, %rd4149;
	add.s64 	%rd4155, %rd4154, %rd4143;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4144, 50;
	shr.b64 	%rhs, %rd4144, 14;
	add.u64 	%rd4156, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4144, 46;
	shr.b64 	%rhs, %rd4144, 18;
	add.u64 	%rd4157, %lhs, %rhs;
	}
	xor.b64  	%rd4158, %rd4156, %rd4157;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4144, 23;
	shr.b64 	%rhs, %rd4144, 41;
	add.u64 	%rd4159, %lhs, %rhs;
	}
	xor.b64  	%rd4160, %rd4158, %rd4159;
	xor.b64  	%rd4161, %rd4120, %rd4096;
	and.b64  	%rd4162, %rd4144, %rd4161;
	xor.b64  	%rd4163, %rd4162, %rd4096;
	add.s64 	%rd4164, %rd3894, %rd4072;
	add.s64 	%rd4165, %rd4164, %rd4163;
	add.s64 	%rd4166, %rd4165, %rd4160;
	add.s64 	%rd4167, %rd4166, -9096487096722542874;
	add.s64 	%rd4168, %rd4167, %rd4083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4155, 36;
	shr.b64 	%rhs, %rd4155, 28;
	add.u64 	%rd4169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4155, 30;
	shr.b64 	%rhs, %rd4155, 34;
	add.u64 	%rd4170, %lhs, %rhs;
	}
	xor.b64  	%rd4171, %rd4169, %rd4170;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4155, 25;
	shr.b64 	%rhs, %rd4155, 39;
	add.u64 	%rd4172, %lhs, %rhs;
	}
	xor.b64  	%rd4173, %rd4171, %rd4172;
	and.b64  	%rd4174, %rd4155, %rd4131;
	xor.b64  	%rd4175, %rd4155, %rd4131;
	and.b64  	%rd4176, %rd4175, %rd4107;
	or.b64  	%rd4177, %rd4176, %rd4174;
	add.s64 	%rd4178, %rd4177, %rd4173;
	add.s64 	%rd4179, %rd4178, %rd4167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4168, 50;
	shr.b64 	%rhs, %rd4168, 14;
	add.u64 	%rd4180, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4168, 46;
	shr.b64 	%rhs, %rd4168, 18;
	add.u64 	%rd4181, %lhs, %rhs;
	}
	xor.b64  	%rd4182, %rd4180, %rd4181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4168, 23;
	shr.b64 	%rhs, %rd4168, 41;
	add.u64 	%rd4183, %lhs, %rhs;
	}
	xor.b64  	%rd4184, %rd4182, %rd4183;
	xor.b64  	%rd4185, %rd4144, %rd4120;
	and.b64  	%rd4186, %rd4168, %rd4185;
	xor.b64  	%rd4187, %rd4186, %rd4120;
	add.s64 	%rd4188, %rd3907, %rd4096;
	add.s64 	%rd4189, %rd4188, %rd4187;
	add.s64 	%rd4190, %rd4189, %rd4184;
	add.s64 	%rd4191, %rd4190, -7894198246740708037;
	add.s64 	%rd4192, %rd4191, %rd4107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4179, 36;
	shr.b64 	%rhs, %rd4179, 28;
	add.u64 	%rd4193, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4179, 30;
	shr.b64 	%rhs, %rd4179, 34;
	add.u64 	%rd4194, %lhs, %rhs;
	}
	xor.b64  	%rd4195, %rd4193, %rd4194;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4179, 25;
	shr.b64 	%rhs, %rd4179, 39;
	add.u64 	%rd4196, %lhs, %rhs;
	}
	xor.b64  	%rd4197, %rd4195, %rd4196;
	and.b64  	%rd4198, %rd4179, %rd4155;
	xor.b64  	%rd4199, %rd4179, %rd4155;
	and.b64  	%rd4200, %rd4199, %rd4131;
	or.b64  	%rd4201, %rd4200, %rd4198;
	add.s64 	%rd4202, %rd4201, %rd4197;
	add.s64 	%rd4203, %rd4202, %rd4191;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4192, 50;
	shr.b64 	%rhs, %rd4192, 14;
	add.u64 	%rd4204, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4192, 46;
	shr.b64 	%rhs, %rd4192, 18;
	add.u64 	%rd4205, %lhs, %rhs;
	}
	xor.b64  	%rd4206, %rd4204, %rd4205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4192, 23;
	shr.b64 	%rhs, %rd4192, 41;
	add.u64 	%rd4207, %lhs, %rhs;
	}
	xor.b64  	%rd4208, %rd4206, %rd4207;
	xor.b64  	%rd4209, %rd4168, %rd4144;
	and.b64  	%rd4210, %rd4192, %rd4209;
	xor.b64  	%rd4211, %rd4210, %rd4144;
	add.s64 	%rd4212, %rd3920, %rd4120;
	add.s64 	%rd4213, %rd4212, %rd4211;
	add.s64 	%rd4214, %rd4213, %rd4208;
	add.s64 	%rd4215, %rd4214, -6719396339535248540;
	add.s64 	%rd4216, %rd4215, %rd4131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4203, 36;
	shr.b64 	%rhs, %rd4203, 28;
	add.u64 	%rd4217, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4203, 30;
	shr.b64 	%rhs, %rd4203, 34;
	add.u64 	%rd4218, %lhs, %rhs;
	}
	xor.b64  	%rd4219, %rd4217, %rd4218;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4203, 25;
	shr.b64 	%rhs, %rd4203, 39;
	add.u64 	%rd4220, %lhs, %rhs;
	}
	xor.b64  	%rd4221, %rd4219, %rd4220;
	and.b64  	%rd4222, %rd4203, %rd4179;
	xor.b64  	%rd4223, %rd4203, %rd4179;
	and.b64  	%rd4224, %rd4223, %rd4155;
	or.b64  	%rd4225, %rd4224, %rd4222;
	add.s64 	%rd4226, %rd4225, %rd4221;
	add.s64 	%rd4227, %rd4226, %rd4215;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4216, 50;
	shr.b64 	%rhs, %rd4216, 14;
	add.u64 	%rd4228, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4216, 46;
	shr.b64 	%rhs, %rd4216, 18;
	add.u64 	%rd4229, %lhs, %rhs;
	}
	xor.b64  	%rd4230, %rd4228, %rd4229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4216, 23;
	shr.b64 	%rhs, %rd4216, 41;
	add.u64 	%rd4231, %lhs, %rhs;
	}
	xor.b64  	%rd4232, %rd4230, %rd4231;
	xor.b64  	%rd4233, %rd4192, %rd4168;
	and.b64  	%rd4234, %rd4216, %rd4233;
	xor.b64  	%rd4235, %rd4234, %rd4168;
	add.s64 	%rd4236, %rd3933, %rd4144;
	add.s64 	%rd4237, %rd4236, %rd4235;
	add.s64 	%rd4238, %rd4237, %rd4232;
	add.s64 	%rd4239, %rd4238, -6333637450476146687;
	add.s64 	%rd4240, %rd4239, %rd4155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4227, 36;
	shr.b64 	%rhs, %rd4227, 28;
	add.u64 	%rd4241, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4227, 30;
	shr.b64 	%rhs, %rd4227, 34;
	add.u64 	%rd4242, %lhs, %rhs;
	}
	xor.b64  	%rd4243, %rd4241, %rd4242;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4227, 25;
	shr.b64 	%rhs, %rd4227, 39;
	add.u64 	%rd4244, %lhs, %rhs;
	}
	xor.b64  	%rd4245, %rd4243, %rd4244;
	and.b64  	%rd4246, %rd4227, %rd4203;
	xor.b64  	%rd4247, %rd4227, %rd4203;
	and.b64  	%rd4248, %rd4247, %rd4179;
	or.b64  	%rd4249, %rd4248, %rd4246;
	add.s64 	%rd4250, %rd4249, %rd4245;
	add.s64 	%rd4251, %rd4250, %rd4239;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4240, 50;
	shr.b64 	%rhs, %rd4240, 14;
	add.u64 	%rd4252, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4240, 46;
	shr.b64 	%rhs, %rd4240, 18;
	add.u64 	%rd4253, %lhs, %rhs;
	}
	xor.b64  	%rd4254, %rd4252, %rd4253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4240, 23;
	shr.b64 	%rhs, %rd4240, 41;
	add.u64 	%rd4255, %lhs, %rhs;
	}
	xor.b64  	%rd4256, %rd4254, %rd4255;
	xor.b64  	%rd4257, %rd4216, %rd4192;
	and.b64  	%rd4258, %rd4240, %rd4257;
	xor.b64  	%rd4259, %rd4258, %rd4192;
	add.s64 	%rd4260, %rd3946, %rd4168;
	add.s64 	%rd4261, %rd4260, %rd4259;
	add.s64 	%rd4262, %rd4261, %rd4256;
	add.s64 	%rd4263, %rd4262, -4446306890439682159;
	add.s64 	%rd4264, %rd4263, %rd4179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4251, 36;
	shr.b64 	%rhs, %rd4251, 28;
	add.u64 	%rd4265, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4251, 30;
	shr.b64 	%rhs, %rd4251, 34;
	add.u64 	%rd4266, %lhs, %rhs;
	}
	xor.b64  	%rd4267, %rd4265, %rd4266;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4251, 25;
	shr.b64 	%rhs, %rd4251, 39;
	add.u64 	%rd4268, %lhs, %rhs;
	}
	xor.b64  	%rd4269, %rd4267, %rd4268;
	and.b64  	%rd4270, %rd4251, %rd4227;
	xor.b64  	%rd4271, %rd4251, %rd4227;
	and.b64  	%rd4272, %rd4271, %rd4203;
	or.b64  	%rd4273, %rd4272, %rd4270;
	add.s64 	%rd4274, %rd4273, %rd4269;
	add.s64 	%rd4275, %rd4274, %rd4263;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4264, 50;
	shr.b64 	%rhs, %rd4264, 14;
	add.u64 	%rd4276, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4264, 46;
	shr.b64 	%rhs, %rd4264, 18;
	add.u64 	%rd4277, %lhs, %rhs;
	}
	xor.b64  	%rd4278, %rd4276, %rd4277;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4264, 23;
	shr.b64 	%rhs, %rd4264, 41;
	add.u64 	%rd4279, %lhs, %rhs;
	}
	xor.b64  	%rd4280, %rd4278, %rd4279;
	xor.b64  	%rd4281, %rd4240, %rd4216;
	and.b64  	%rd4282, %rd4264, %rd4281;
	xor.b64  	%rd4283, %rd4282, %rd4216;
	add.s64 	%rd4284, %rd3959, %rd4192;
	add.s64 	%rd4285, %rd4284, %rd4283;
	add.s64 	%rd4286, %rd4285, %rd4280;
	add.s64 	%rd4287, %rd4286, -4076793802049405392;
	add.s64 	%rd4288, %rd4287, %rd4203;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4275, 36;
	shr.b64 	%rhs, %rd4275, 28;
	add.u64 	%rd4289, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4275, 30;
	shr.b64 	%rhs, %rd4275, 34;
	add.u64 	%rd4290, %lhs, %rhs;
	}
	xor.b64  	%rd4291, %rd4289, %rd4290;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4275, 25;
	shr.b64 	%rhs, %rd4275, 39;
	add.u64 	%rd4292, %lhs, %rhs;
	}
	xor.b64  	%rd4293, %rd4291, %rd4292;
	and.b64  	%rd4294, %rd4275, %rd4251;
	xor.b64  	%rd4295, %rd4275, %rd4251;
	and.b64  	%rd4296, %rd4295, %rd4227;
	or.b64  	%rd4297, %rd4296, %rd4294;
	add.s64 	%rd4298, %rd4297, %rd4293;
	add.s64 	%rd4299, %rd4298, %rd4287;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4288, 50;
	shr.b64 	%rhs, %rd4288, 14;
	add.u64 	%rd4300, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4288, 46;
	shr.b64 	%rhs, %rd4288, 18;
	add.u64 	%rd4301, %lhs, %rhs;
	}
	xor.b64  	%rd4302, %rd4300, %rd4301;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4288, 23;
	shr.b64 	%rhs, %rd4288, 41;
	add.u64 	%rd4303, %lhs, %rhs;
	}
	xor.b64  	%rd4304, %rd4302, %rd4303;
	xor.b64  	%rd4305, %rd4264, %rd4240;
	and.b64  	%rd4306, %rd4288, %rd4305;
	xor.b64  	%rd4307, %rd4306, %rd4240;
	add.s64 	%rd4308, %rd3972, %rd4216;
	add.s64 	%rd4309, %rd4308, %rd4307;
	add.s64 	%rd4310, %rd4309, %rd4304;
	add.s64 	%rd4311, %rd4310, -3345356375505022440;
	add.s64 	%rd4312, %rd4311, %rd4227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4299, 36;
	shr.b64 	%rhs, %rd4299, 28;
	add.u64 	%rd4313, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4299, 30;
	shr.b64 	%rhs, %rd4299, 34;
	add.u64 	%rd4314, %lhs, %rhs;
	}
	xor.b64  	%rd4315, %rd4313, %rd4314;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4299, 25;
	shr.b64 	%rhs, %rd4299, 39;
	add.u64 	%rd4316, %lhs, %rhs;
	}
	xor.b64  	%rd4317, %rd4315, %rd4316;
	and.b64  	%rd4318, %rd4299, %rd4275;
	xor.b64  	%rd4319, %rd4299, %rd4275;
	and.b64  	%rd4320, %rd4319, %rd4251;
	or.b64  	%rd4321, %rd4320, %rd4318;
	add.s64 	%rd4322, %rd4321, %rd4317;
	add.s64 	%rd4323, %rd4322, %rd4311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4312, 50;
	shr.b64 	%rhs, %rd4312, 14;
	add.u64 	%rd4324, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4312, 46;
	shr.b64 	%rhs, %rd4312, 18;
	add.u64 	%rd4325, %lhs, %rhs;
	}
	xor.b64  	%rd4326, %rd4324, %rd4325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4312, 23;
	shr.b64 	%rhs, %rd4312, 41;
	add.u64 	%rd4327, %lhs, %rhs;
	}
	xor.b64  	%rd4328, %rd4326, %rd4327;
	xor.b64  	%rd4329, %rd4288, %rd4264;
	and.b64  	%rd4330, %rd4312, %rd4329;
	xor.b64  	%rd4331, %rd4330, %rd4264;
	add.s64 	%rd4332, %rd3985, %rd4240;
	add.s64 	%rd4333, %rd4332, %rd4331;
	add.s64 	%rd4334, %rd4333, %rd4328;
	add.s64 	%rd4335, %rd4334, -2983346525034927856;
	add.s64 	%rd4336, %rd4335, %rd4251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4323, 36;
	shr.b64 	%rhs, %rd4323, 28;
	add.u64 	%rd4337, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4323, 30;
	shr.b64 	%rhs, %rd4323, 34;
	add.u64 	%rd4338, %lhs, %rhs;
	}
	xor.b64  	%rd4339, %rd4337, %rd4338;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4323, 25;
	shr.b64 	%rhs, %rd4323, 39;
	add.u64 	%rd4340, %lhs, %rhs;
	}
	xor.b64  	%rd4341, %rd4339, %rd4340;
	and.b64  	%rd4342, %rd4323, %rd4299;
	xor.b64  	%rd4343, %rd4323, %rd4299;
	and.b64  	%rd4344, %rd4343, %rd4275;
	or.b64  	%rd4345, %rd4344, %rd4342;
	add.s64 	%rd4346, %rd4345, %rd4341;
	add.s64 	%rd4347, %rd4346, %rd4335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4336, 50;
	shr.b64 	%rhs, %rd4336, 14;
	add.u64 	%rd4348, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4336, 46;
	shr.b64 	%rhs, %rd4336, 18;
	add.u64 	%rd4349, %lhs, %rhs;
	}
	xor.b64  	%rd4350, %rd4348, %rd4349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4336, 23;
	shr.b64 	%rhs, %rd4336, 41;
	add.u64 	%rd4351, %lhs, %rhs;
	}
	xor.b64  	%rd4352, %rd4350, %rd4351;
	xor.b64  	%rd4353, %rd4312, %rd4288;
	and.b64  	%rd4354, %rd4336, %rd4353;
	xor.b64  	%rd4355, %rd4354, %rd4288;
	add.s64 	%rd4356, %rd3998, %rd4264;
	add.s64 	%rd4357, %rd4356, %rd4355;
	add.s64 	%rd4358, %rd4357, %rd4352;
	add.s64 	%rd4359, %rd4358, -860691631967231958;
	add.s64 	%rd4360, %rd4359, %rd4275;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4347, 36;
	shr.b64 	%rhs, %rd4347, 28;
	add.u64 	%rd4361, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4347, 30;
	shr.b64 	%rhs, %rd4347, 34;
	add.u64 	%rd4362, %lhs, %rhs;
	}
	xor.b64  	%rd4363, %rd4361, %rd4362;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4347, 25;
	shr.b64 	%rhs, %rd4347, 39;
	add.u64 	%rd4364, %lhs, %rhs;
	}
	xor.b64  	%rd4365, %rd4363, %rd4364;
	and.b64  	%rd4366, %rd4347, %rd4323;
	xor.b64  	%rd4367, %rd4347, %rd4323;
	and.b64  	%rd4368, %rd4367, %rd4299;
	or.b64  	%rd4369, %rd4368, %rd4366;
	add.s64 	%rd4370, %rd4369, %rd4365;
	add.s64 	%rd4371, %rd4370, %rd4359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4360, 50;
	shr.b64 	%rhs, %rd4360, 14;
	add.u64 	%rd4372, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4360, 46;
	shr.b64 	%rhs, %rd4360, 18;
	add.u64 	%rd4373, %lhs, %rhs;
	}
	xor.b64  	%rd4374, %rd4372, %rd4373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4360, 23;
	shr.b64 	%rhs, %rd4360, 41;
	add.u64 	%rd4375, %lhs, %rhs;
	}
	xor.b64  	%rd4376, %rd4374, %rd4375;
	xor.b64  	%rd4377, %rd4336, %rd4312;
	and.b64  	%rd4378, %rd4360, %rd4377;
	xor.b64  	%rd4379, %rd4378, %rd4312;
	add.s64 	%rd4380, %rd4011, %rd4288;
	add.s64 	%rd4381, %rd4380, %rd4379;
	add.s64 	%rd4382, %rd4381, %rd4376;
	add.s64 	%rd4383, %rd4382, 1182934255886127544;
	add.s64 	%rd4384, %rd4383, %rd4299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4371, 36;
	shr.b64 	%rhs, %rd4371, 28;
	add.u64 	%rd4385, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4371, 30;
	shr.b64 	%rhs, %rd4371, 34;
	add.u64 	%rd4386, %lhs, %rhs;
	}
	xor.b64  	%rd4387, %rd4385, %rd4386;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4371, 25;
	shr.b64 	%rhs, %rd4371, 39;
	add.u64 	%rd4388, %lhs, %rhs;
	}
	xor.b64  	%rd4389, %rd4387, %rd4388;
	and.b64  	%rd4390, %rd4371, %rd4347;
	xor.b64  	%rd4391, %rd4371, %rd4347;
	and.b64  	%rd4392, %rd4391, %rd4323;
	or.b64  	%rd4393, %rd4392, %rd4390;
	add.s64 	%rd4394, %rd4393, %rd4389;
	add.s64 	%rd4395, %rd4394, %rd4383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3998, 45;
	shr.b64 	%rhs, %rd3998, 19;
	add.u64 	%rd4396, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3998, 3;
	shr.b64 	%rhs, %rd3998, 61;
	add.u64 	%rd4397, %lhs, %rhs;
	}
	xor.b64  	%rd4398, %rd4396, %rd4397;
	shr.u64 	%rd4399, %rd3998, 6;
	xor.b64  	%rd4400, %rd4398, %rd4399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 63;
	shr.b64 	%rhs, %rd3829, 1;
	add.u64 	%rd4401, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3829, 56;
	shr.b64 	%rhs, %rd3829, 8;
	add.u64 	%rd4402, %lhs, %rhs;
	}
	xor.b64  	%rd4403, %rd4401, %rd4402;
	shr.u64 	%rd4404, %rd3829, 7;
	xor.b64  	%rd4405, %rd4403, %rd4404;
	add.s64 	%rd4406, %rd4405, %rd3816;
	add.s64 	%rd4407, %rd4406, %rd3933;
	add.s64 	%rd4408, %rd4407, %rd4400;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4011, 45;
	shr.b64 	%rhs, %rd4011, 19;
	add.u64 	%rd4409, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4011, 3;
	shr.b64 	%rhs, %rd4011, 61;
	add.u64 	%rd4410, %lhs, %rhs;
	}
	xor.b64  	%rd4411, %rd4409, %rd4410;
	shr.u64 	%rd4412, %rd4011, 6;
	xor.b64  	%rd4413, %rd4411, %rd4412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 63;
	shr.b64 	%rhs, %rd3842, 1;
	add.u64 	%rd4414, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3842, 56;
	shr.b64 	%rhs, %rd3842, 8;
	add.u64 	%rd4415, %lhs, %rhs;
	}
	xor.b64  	%rd4416, %rd4414, %rd4415;
	shr.u64 	%rd4417, %rd3842, 7;
	xor.b64  	%rd4418, %rd4416, %rd4417;
	add.s64 	%rd4419, %rd4418, %rd3829;
	add.s64 	%rd4420, %rd4419, %rd3946;
	add.s64 	%rd4421, %rd4420, %rd4413;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4408, 45;
	shr.b64 	%rhs, %rd4408, 19;
	add.u64 	%rd4422, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4408, 3;
	shr.b64 	%rhs, %rd4408, 61;
	add.u64 	%rd4423, %lhs, %rhs;
	}
	xor.b64  	%rd4424, %rd4422, %rd4423;
	shr.u64 	%rd4425, %rd4408, 6;
	xor.b64  	%rd4426, %rd4424, %rd4425;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3855, 63;
	shr.b64 	%rhs, %rd3855, 1;
	add.u64 	%rd4427, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3855, 56;
	shr.b64 	%rhs, %rd3855, 8;
	add.u64 	%rd4428, %lhs, %rhs;
	}
	xor.b64  	%rd4429, %rd4427, %rd4428;
	shr.u64 	%rd4430, %rd3855, 7;
	xor.b64  	%rd4431, %rd4429, %rd4430;
	add.s64 	%rd4432, %rd4431, %rd3842;
	add.s64 	%rd4433, %rd4432, %rd3959;
	add.s64 	%rd4434, %rd4433, %rd4426;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 45;
	shr.b64 	%rhs, %rd4421, 19;
	add.u64 	%rd4435, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 3;
	shr.b64 	%rhs, %rd4421, 61;
	add.u64 	%rd4436, %lhs, %rhs;
	}
	xor.b64  	%rd4437, %rd4435, %rd4436;
	shr.u64 	%rd4438, %rd4421, 6;
	xor.b64  	%rd4439, %rd4437, %rd4438;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3868, 63;
	shr.b64 	%rhs, %rd3868, 1;
	add.u64 	%rd4440, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3868, 56;
	shr.b64 	%rhs, %rd3868, 8;
	add.u64 	%rd4441, %lhs, %rhs;
	}
	xor.b64  	%rd4442, %rd4440, %rd4441;
	shr.u64 	%rd4443, %rd3868, 7;
	xor.b64  	%rd4444, %rd4442, %rd4443;
	add.s64 	%rd4445, %rd4444, %rd3855;
	add.s64 	%rd4446, %rd4445, %rd3972;
	add.s64 	%rd4447, %rd4446, %rd4439;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 45;
	shr.b64 	%rhs, %rd4434, 19;
	add.u64 	%rd4448, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 3;
	shr.b64 	%rhs, %rd4434, 61;
	add.u64 	%rd4449, %lhs, %rhs;
	}
	xor.b64  	%rd4450, %rd4448, %rd4449;
	shr.u64 	%rd4451, %rd4434, 6;
	xor.b64  	%rd4452, %rd4450, %rd4451;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3881, 63;
	shr.b64 	%rhs, %rd3881, 1;
	add.u64 	%rd4453, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3881, 56;
	shr.b64 	%rhs, %rd3881, 8;
	add.u64 	%rd4454, %lhs, %rhs;
	}
	xor.b64  	%rd4455, %rd4453, %rd4454;
	shr.u64 	%rd4456, %rd3881, 7;
	xor.b64  	%rd4457, %rd4455, %rd4456;
	add.s64 	%rd4458, %rd4457, %rd3868;
	add.s64 	%rd4459, %rd4458, %rd3985;
	add.s64 	%rd4460, %rd4459, %rd4452;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4447, 45;
	shr.b64 	%rhs, %rd4447, 19;
	add.u64 	%rd4461, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4447, 3;
	shr.b64 	%rhs, %rd4447, 61;
	add.u64 	%rd4462, %lhs, %rhs;
	}
	xor.b64  	%rd4463, %rd4461, %rd4462;
	shr.u64 	%rd4464, %rd4447, 6;
	xor.b64  	%rd4465, %rd4463, %rd4464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3894, 63;
	shr.b64 	%rhs, %rd3894, 1;
	add.u64 	%rd4466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3894, 56;
	shr.b64 	%rhs, %rd3894, 8;
	add.u64 	%rd4467, %lhs, %rhs;
	}
	xor.b64  	%rd4468, %rd4466, %rd4467;
	shr.u64 	%rd4469, %rd3894, 7;
	xor.b64  	%rd4470, %rd4468, %rd4469;
	add.s64 	%rd4471, %rd4470, %rd3881;
	add.s64 	%rd4472, %rd4471, %rd3998;
	add.s64 	%rd4473, %rd4472, %rd4465;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4460, 45;
	shr.b64 	%rhs, %rd4460, 19;
	add.u64 	%rd4474, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4460, 3;
	shr.b64 	%rhs, %rd4460, 61;
	add.u64 	%rd4475, %lhs, %rhs;
	}
	xor.b64  	%rd4476, %rd4474, %rd4475;
	shr.u64 	%rd4477, %rd4460, 6;
	xor.b64  	%rd4478, %rd4476, %rd4477;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3907, 63;
	shr.b64 	%rhs, %rd3907, 1;
	add.u64 	%rd4479, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3907, 56;
	shr.b64 	%rhs, %rd3907, 8;
	add.u64 	%rd4480, %lhs, %rhs;
	}
	xor.b64  	%rd4481, %rd4479, %rd4480;
	shr.u64 	%rd4482, %rd3907, 7;
	xor.b64  	%rd4483, %rd4481, %rd4482;
	add.s64 	%rd4484, %rd4483, %rd3894;
	add.s64 	%rd4485, %rd4484, %rd4011;
	add.s64 	%rd4486, %rd4485, %rd4478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4473, 45;
	shr.b64 	%rhs, %rd4473, 19;
	add.u64 	%rd4487, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4473, 3;
	shr.b64 	%rhs, %rd4473, 61;
	add.u64 	%rd4488, %lhs, %rhs;
	}
	xor.b64  	%rd4489, %rd4487, %rd4488;
	shr.u64 	%rd4490, %rd4473, 6;
	xor.b64  	%rd4491, %rd4489, %rd4490;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3920, 63;
	shr.b64 	%rhs, %rd3920, 1;
	add.u64 	%rd4492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3920, 56;
	shr.b64 	%rhs, %rd3920, 8;
	add.u64 	%rd4493, %lhs, %rhs;
	}
	xor.b64  	%rd4494, %rd4492, %rd4493;
	shr.u64 	%rd4495, %rd3920, 7;
	xor.b64  	%rd4496, %rd4494, %rd4495;
	add.s64 	%rd4497, %rd4496, %rd3907;
	add.s64 	%rd4498, %rd4497, %rd4408;
	add.s64 	%rd4499, %rd4498, %rd4491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4486, 45;
	shr.b64 	%rhs, %rd4486, 19;
	add.u64 	%rd4500, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4486, 3;
	shr.b64 	%rhs, %rd4486, 61;
	add.u64 	%rd4501, %lhs, %rhs;
	}
	xor.b64  	%rd4502, %rd4500, %rd4501;
	shr.u64 	%rd4503, %rd4486, 6;
	xor.b64  	%rd4504, %rd4502, %rd4503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3933, 63;
	shr.b64 	%rhs, %rd3933, 1;
	add.u64 	%rd4505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3933, 56;
	shr.b64 	%rhs, %rd3933, 8;
	add.u64 	%rd4506, %lhs, %rhs;
	}
	xor.b64  	%rd4507, %rd4505, %rd4506;
	shr.u64 	%rd4508, %rd3933, 7;
	xor.b64  	%rd4509, %rd4507, %rd4508;
	add.s64 	%rd4510, %rd4509, %rd3920;
	add.s64 	%rd4511, %rd4510, %rd4421;
	add.s64 	%rd4512, %rd4511, %rd4504;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4499, 45;
	shr.b64 	%rhs, %rd4499, 19;
	add.u64 	%rd4513, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4499, 3;
	shr.b64 	%rhs, %rd4499, 61;
	add.u64 	%rd4514, %lhs, %rhs;
	}
	xor.b64  	%rd4515, %rd4513, %rd4514;
	shr.u64 	%rd4516, %rd4499, 6;
	xor.b64  	%rd4517, %rd4515, %rd4516;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3946, 63;
	shr.b64 	%rhs, %rd3946, 1;
	add.u64 	%rd4518, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3946, 56;
	shr.b64 	%rhs, %rd3946, 8;
	add.u64 	%rd4519, %lhs, %rhs;
	}
	xor.b64  	%rd4520, %rd4518, %rd4519;
	shr.u64 	%rd4521, %rd3946, 7;
	xor.b64  	%rd4522, %rd4520, %rd4521;
	add.s64 	%rd4523, %rd4522, %rd3933;
	add.s64 	%rd4524, %rd4523, %rd4434;
	add.s64 	%rd4525, %rd4524, %rd4517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4512, 45;
	shr.b64 	%rhs, %rd4512, 19;
	add.u64 	%rd4526, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4512, 3;
	shr.b64 	%rhs, %rd4512, 61;
	add.u64 	%rd4527, %lhs, %rhs;
	}
	xor.b64  	%rd4528, %rd4526, %rd4527;
	shr.u64 	%rd4529, %rd4512, 6;
	xor.b64  	%rd4530, %rd4528, %rd4529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3959, 63;
	shr.b64 	%rhs, %rd3959, 1;
	add.u64 	%rd4531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3959, 56;
	shr.b64 	%rhs, %rd3959, 8;
	add.u64 	%rd4532, %lhs, %rhs;
	}
	xor.b64  	%rd4533, %rd4531, %rd4532;
	shr.u64 	%rd4534, %rd3959, 7;
	xor.b64  	%rd4535, %rd4533, %rd4534;
	add.s64 	%rd4536, %rd4535, %rd3946;
	add.s64 	%rd4537, %rd4536, %rd4447;
	add.s64 	%rd4538, %rd4537, %rd4530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4525, 45;
	shr.b64 	%rhs, %rd4525, 19;
	add.u64 	%rd4539, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4525, 3;
	shr.b64 	%rhs, %rd4525, 61;
	add.u64 	%rd4540, %lhs, %rhs;
	}
	xor.b64  	%rd4541, %rd4539, %rd4540;
	shr.u64 	%rd4542, %rd4525, 6;
	xor.b64  	%rd4543, %rd4541, %rd4542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3972, 63;
	shr.b64 	%rhs, %rd3972, 1;
	add.u64 	%rd4544, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3972, 56;
	shr.b64 	%rhs, %rd3972, 8;
	add.u64 	%rd4545, %lhs, %rhs;
	}
	xor.b64  	%rd4546, %rd4544, %rd4545;
	shr.u64 	%rd4547, %rd3972, 7;
	xor.b64  	%rd4548, %rd4546, %rd4547;
	add.s64 	%rd4549, %rd4548, %rd3959;
	add.s64 	%rd4550, %rd4549, %rd4460;
	add.s64 	%rd4551, %rd4550, %rd4543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4538, 45;
	shr.b64 	%rhs, %rd4538, 19;
	add.u64 	%rd4552, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4538, 3;
	shr.b64 	%rhs, %rd4538, 61;
	add.u64 	%rd4553, %lhs, %rhs;
	}
	xor.b64  	%rd4554, %rd4552, %rd4553;
	shr.u64 	%rd4555, %rd4538, 6;
	xor.b64  	%rd4556, %rd4554, %rd4555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3985, 63;
	shr.b64 	%rhs, %rd3985, 1;
	add.u64 	%rd4557, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3985, 56;
	shr.b64 	%rhs, %rd3985, 8;
	add.u64 	%rd4558, %lhs, %rhs;
	}
	xor.b64  	%rd4559, %rd4557, %rd4558;
	shr.u64 	%rd4560, %rd3985, 7;
	xor.b64  	%rd4561, %rd4559, %rd4560;
	add.s64 	%rd4562, %rd4561, %rd3972;
	add.s64 	%rd4563, %rd4562, %rd4473;
	add.s64 	%rd4564, %rd4563, %rd4556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4551, 45;
	shr.b64 	%rhs, %rd4551, 19;
	add.u64 	%rd4565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4551, 3;
	shr.b64 	%rhs, %rd4551, 61;
	add.u64 	%rd4566, %lhs, %rhs;
	}
	xor.b64  	%rd4567, %rd4565, %rd4566;
	shr.u64 	%rd4568, %rd4551, 6;
	xor.b64  	%rd4569, %rd4567, %rd4568;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3998, 63;
	shr.b64 	%rhs, %rd3998, 1;
	add.u64 	%rd4570, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3998, 56;
	shr.b64 	%rhs, %rd3998, 8;
	add.u64 	%rd4571, %lhs, %rhs;
	}
	xor.b64  	%rd4572, %rd4570, %rd4571;
	shr.u64 	%rd4573, %rd3998, 7;
	xor.b64  	%rd4574, %rd4572, %rd4573;
	add.s64 	%rd4575, %rd4574, %rd3985;
	add.s64 	%rd4576, %rd4575, %rd4486;
	add.s64 	%rd4577, %rd4576, %rd4569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4564, 45;
	shr.b64 	%rhs, %rd4564, 19;
	add.u64 	%rd4578, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4564, 3;
	shr.b64 	%rhs, %rd4564, 61;
	add.u64 	%rd4579, %lhs, %rhs;
	}
	xor.b64  	%rd4580, %rd4578, %rd4579;
	shr.u64 	%rd4581, %rd4564, 6;
	xor.b64  	%rd4582, %rd4580, %rd4581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4011, 63;
	shr.b64 	%rhs, %rd4011, 1;
	add.u64 	%rd4583, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4011, 56;
	shr.b64 	%rhs, %rd4011, 8;
	add.u64 	%rd4584, %lhs, %rhs;
	}
	xor.b64  	%rd4585, %rd4583, %rd4584;
	shr.u64 	%rd4586, %rd4011, 7;
	xor.b64  	%rd4587, %rd4585, %rd4586;
	add.s64 	%rd4588, %rd4587, %rd3998;
	add.s64 	%rd4589, %rd4588, %rd4499;
	add.s64 	%rd4590, %rd4589, %rd4582;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 45;
	shr.b64 	%rhs, %rd4577, 19;
	add.u64 	%rd4591, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 3;
	shr.b64 	%rhs, %rd4577, 61;
	add.u64 	%rd4592, %lhs, %rhs;
	}
	xor.b64  	%rd4593, %rd4591, %rd4592;
	shr.u64 	%rd4594, %rd4577, 6;
	xor.b64  	%rd4595, %rd4593, %rd4594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4408, 63;
	shr.b64 	%rhs, %rd4408, 1;
	add.u64 	%rd4596, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4408, 56;
	shr.b64 	%rhs, %rd4408, 8;
	add.u64 	%rd4597, %lhs, %rhs;
	}
	xor.b64  	%rd4598, %rd4596, %rd4597;
	shr.u64 	%rd4599, %rd4408, 7;
	xor.b64  	%rd4600, %rd4598, %rd4599;
	add.s64 	%rd4601, %rd4600, %rd4011;
	add.s64 	%rd4602, %rd4601, %rd4512;
	add.s64 	%rd4603, %rd4602, %rd4595;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4384, 50;
	shr.b64 	%rhs, %rd4384, 14;
	add.u64 	%rd4604, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4384, 46;
	shr.b64 	%rhs, %rd4384, 18;
	add.u64 	%rd4605, %lhs, %rhs;
	}
	xor.b64  	%rd4606, %rd4604, %rd4605;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4384, 23;
	shr.b64 	%rhs, %rd4384, 41;
	add.u64 	%rd4607, %lhs, %rhs;
	}
	xor.b64  	%rd4608, %rd4606, %rd4607;
	xor.b64  	%rd4609, %rd4360, %rd4336;
	and.b64  	%rd4610, %rd4384, %rd4609;
	xor.b64  	%rd4611, %rd4610, %rd4336;
	add.s64 	%rd4612, %rd4408, %rd4312;
	add.s64 	%rd4613, %rd4612, %rd4611;
	add.s64 	%rd4614, %rd4613, %rd4608;
	add.s64 	%rd4615, %rd4614, 1847814050463011016;
	add.s64 	%rd4616, %rd4615, %rd4323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4395, 36;
	shr.b64 	%rhs, %rd4395, 28;
	add.u64 	%rd4617, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4395, 30;
	shr.b64 	%rhs, %rd4395, 34;
	add.u64 	%rd4618, %lhs, %rhs;
	}
	xor.b64  	%rd4619, %rd4617, %rd4618;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4395, 25;
	shr.b64 	%rhs, %rd4395, 39;
	add.u64 	%rd4620, %lhs, %rhs;
	}
	xor.b64  	%rd4621, %rd4619, %rd4620;
	and.b64  	%rd4622, %rd4395, %rd4371;
	xor.b64  	%rd4623, %rd4395, %rd4371;
	and.b64  	%rd4624, %rd4623, %rd4347;
	or.b64  	%rd4625, %rd4624, %rd4622;
	add.s64 	%rd4626, %rd4625, %rd4621;
	add.s64 	%rd4627, %rd4626, %rd4615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 50;
	shr.b64 	%rhs, %rd4616, 14;
	add.u64 	%rd4628, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 46;
	shr.b64 	%rhs, %rd4616, 18;
	add.u64 	%rd4629, %lhs, %rhs;
	}
	xor.b64  	%rd4630, %rd4628, %rd4629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 23;
	shr.b64 	%rhs, %rd4616, 41;
	add.u64 	%rd4631, %lhs, %rhs;
	}
	xor.b64  	%rd4632, %rd4630, %rd4631;
	xor.b64  	%rd4633, %rd4384, %rd4360;
	and.b64  	%rd4634, %rd4616, %rd4633;
	xor.b64  	%rd4635, %rd4634, %rd4360;
	add.s64 	%rd4636, %rd4421, %rd4336;
	add.s64 	%rd4637, %rd4636, %rd4635;
	add.s64 	%rd4638, %rd4637, %rd4632;
	add.s64 	%rd4639, %rd4638, 2177327727835720531;
	add.s64 	%rd4640, %rd4639, %rd4347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4627, 36;
	shr.b64 	%rhs, %rd4627, 28;
	add.u64 	%rd4641, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4627, 30;
	shr.b64 	%rhs, %rd4627, 34;
	add.u64 	%rd4642, %lhs, %rhs;
	}
	xor.b64  	%rd4643, %rd4641, %rd4642;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4627, 25;
	shr.b64 	%rhs, %rd4627, 39;
	add.u64 	%rd4644, %lhs, %rhs;
	}
	xor.b64  	%rd4645, %rd4643, %rd4644;
	and.b64  	%rd4646, %rd4627, %rd4395;
	xor.b64  	%rd4647, %rd4627, %rd4395;
	and.b64  	%rd4648, %rd4647, %rd4371;
	or.b64  	%rd4649, %rd4648, %rd4646;
	add.s64 	%rd4650, %rd4649, %rd4645;
	add.s64 	%rd4651, %rd4650, %rd4639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 50;
	shr.b64 	%rhs, %rd4640, 14;
	add.u64 	%rd4652, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 46;
	shr.b64 	%rhs, %rd4640, 18;
	add.u64 	%rd4653, %lhs, %rhs;
	}
	xor.b64  	%rd4654, %rd4652, %rd4653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 23;
	shr.b64 	%rhs, %rd4640, 41;
	add.u64 	%rd4655, %lhs, %rhs;
	}
	xor.b64  	%rd4656, %rd4654, %rd4655;
	xor.b64  	%rd4657, %rd4616, %rd4384;
	and.b64  	%rd4658, %rd4640, %rd4657;
	xor.b64  	%rd4659, %rd4658, %rd4384;
	add.s64 	%rd4660, %rd4434, %rd4360;
	add.s64 	%rd4661, %rd4660, %rd4659;
	add.s64 	%rd4662, %rd4661, %rd4656;
	add.s64 	%rd4663, %rd4662, 2830643537854262169;
	add.s64 	%rd4664, %rd4663, %rd4371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 36;
	shr.b64 	%rhs, %rd4651, 28;
	add.u64 	%rd4665, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 30;
	shr.b64 	%rhs, %rd4651, 34;
	add.u64 	%rd4666, %lhs, %rhs;
	}
	xor.b64  	%rd4667, %rd4665, %rd4666;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 25;
	shr.b64 	%rhs, %rd4651, 39;
	add.u64 	%rd4668, %lhs, %rhs;
	}
	xor.b64  	%rd4669, %rd4667, %rd4668;
	and.b64  	%rd4670, %rd4651, %rd4627;
	xor.b64  	%rd4671, %rd4651, %rd4627;
	and.b64  	%rd4672, %rd4671, %rd4395;
	or.b64  	%rd4673, %rd4672, %rd4670;
	add.s64 	%rd4674, %rd4673, %rd4669;
	add.s64 	%rd4675, %rd4674, %rd4663;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 50;
	shr.b64 	%rhs, %rd4664, 14;
	add.u64 	%rd4676, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 46;
	shr.b64 	%rhs, %rd4664, 18;
	add.u64 	%rd4677, %lhs, %rhs;
	}
	xor.b64  	%rd4678, %rd4676, %rd4677;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 23;
	shr.b64 	%rhs, %rd4664, 41;
	add.u64 	%rd4679, %lhs, %rhs;
	}
	xor.b64  	%rd4680, %rd4678, %rd4679;
	xor.b64  	%rd4681, %rd4640, %rd4616;
	and.b64  	%rd4682, %rd4664, %rd4681;
	xor.b64  	%rd4683, %rd4682, %rd4616;
	add.s64 	%rd4684, %rd4447, %rd4384;
	add.s64 	%rd4685, %rd4684, %rd4683;
	add.s64 	%rd4686, %rd4685, %rd4680;
	add.s64 	%rd4687, %rd4686, 3796741975233480872;
	add.s64 	%rd4688, %rd4687, %rd4395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 36;
	shr.b64 	%rhs, %rd4675, 28;
	add.u64 	%rd4689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 30;
	shr.b64 	%rhs, %rd4675, 34;
	add.u64 	%rd4690, %lhs, %rhs;
	}
	xor.b64  	%rd4691, %rd4689, %rd4690;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 25;
	shr.b64 	%rhs, %rd4675, 39;
	add.u64 	%rd4692, %lhs, %rhs;
	}
	xor.b64  	%rd4693, %rd4691, %rd4692;
	and.b64  	%rd4694, %rd4675, %rd4651;
	xor.b64  	%rd4695, %rd4675, %rd4651;
	and.b64  	%rd4696, %rd4695, %rd4627;
	or.b64  	%rd4697, %rd4696, %rd4694;
	add.s64 	%rd4698, %rd4697, %rd4693;
	add.s64 	%rd4699, %rd4698, %rd4687;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 50;
	shr.b64 	%rhs, %rd4688, 14;
	add.u64 	%rd4700, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 46;
	shr.b64 	%rhs, %rd4688, 18;
	add.u64 	%rd4701, %lhs, %rhs;
	}
	xor.b64  	%rd4702, %rd4700, %rd4701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 23;
	shr.b64 	%rhs, %rd4688, 41;
	add.u64 	%rd4703, %lhs, %rhs;
	}
	xor.b64  	%rd4704, %rd4702, %rd4703;
	xor.b64  	%rd4705, %rd4664, %rd4640;
	and.b64  	%rd4706, %rd4688, %rd4705;
	xor.b64  	%rd4707, %rd4706, %rd4640;
	add.s64 	%rd4708, %rd4460, %rd4616;
	add.s64 	%rd4709, %rd4708, %rd4707;
	add.s64 	%rd4710, %rd4709, %rd4704;
	add.s64 	%rd4711, %rd4710, 4115178125766777443;
	add.s64 	%rd4712, %rd4711, %rd4627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 36;
	shr.b64 	%rhs, %rd4699, 28;
	add.u64 	%rd4713, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 30;
	shr.b64 	%rhs, %rd4699, 34;
	add.u64 	%rd4714, %lhs, %rhs;
	}
	xor.b64  	%rd4715, %rd4713, %rd4714;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 25;
	shr.b64 	%rhs, %rd4699, 39;
	add.u64 	%rd4716, %lhs, %rhs;
	}
	xor.b64  	%rd4717, %rd4715, %rd4716;
	and.b64  	%rd4718, %rd4699, %rd4675;
	xor.b64  	%rd4719, %rd4699, %rd4675;
	and.b64  	%rd4720, %rd4719, %rd4651;
	or.b64  	%rd4721, %rd4720, %rd4718;
	add.s64 	%rd4722, %rd4721, %rd4717;
	add.s64 	%rd4723, %rd4722, %rd4711;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4712, 50;
	shr.b64 	%rhs, %rd4712, 14;
	add.u64 	%rd4724, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4712, 46;
	shr.b64 	%rhs, %rd4712, 18;
	add.u64 	%rd4725, %lhs, %rhs;
	}
	xor.b64  	%rd4726, %rd4724, %rd4725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4712, 23;
	shr.b64 	%rhs, %rd4712, 41;
	add.u64 	%rd4727, %lhs, %rhs;
	}
	xor.b64  	%rd4728, %rd4726, %rd4727;
	xor.b64  	%rd4729, %rd4688, %rd4664;
	and.b64  	%rd4730, %rd4712, %rd4729;
	xor.b64  	%rd4731, %rd4730, %rd4664;
	add.s64 	%rd4732, %rd4473, %rd4640;
	add.s64 	%rd4733, %rd4732, %rd4731;
	add.s64 	%rd4734, %rd4733, %rd4728;
	add.s64 	%rd4735, %rd4734, 5681478168544905931;
	add.s64 	%rd4736, %rd4735, %rd4651;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4723, 36;
	shr.b64 	%rhs, %rd4723, 28;
	add.u64 	%rd4737, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4723, 30;
	shr.b64 	%rhs, %rd4723, 34;
	add.u64 	%rd4738, %lhs, %rhs;
	}
	xor.b64  	%rd4739, %rd4737, %rd4738;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4723, 25;
	shr.b64 	%rhs, %rd4723, 39;
	add.u64 	%rd4740, %lhs, %rhs;
	}
	xor.b64  	%rd4741, %rd4739, %rd4740;
	and.b64  	%rd4742, %rd4723, %rd4699;
	xor.b64  	%rd4743, %rd4723, %rd4699;
	and.b64  	%rd4744, %rd4743, %rd4675;
	or.b64  	%rd4745, %rd4744, %rd4742;
	add.s64 	%rd4746, %rd4745, %rd4741;
	add.s64 	%rd4747, %rd4746, %rd4735;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4736, 50;
	shr.b64 	%rhs, %rd4736, 14;
	add.u64 	%rd4748, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4736, 46;
	shr.b64 	%rhs, %rd4736, 18;
	add.u64 	%rd4749, %lhs, %rhs;
	}
	xor.b64  	%rd4750, %rd4748, %rd4749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4736, 23;
	shr.b64 	%rhs, %rd4736, 41;
	add.u64 	%rd4751, %lhs, %rhs;
	}
	xor.b64  	%rd4752, %rd4750, %rd4751;
	xor.b64  	%rd4753, %rd4712, %rd4688;
	and.b64  	%rd4754, %rd4736, %rd4753;
	xor.b64  	%rd4755, %rd4754, %rd4688;
	add.s64 	%rd4756, %rd4486, %rd4664;
	add.s64 	%rd4757, %rd4756, %rd4755;
	add.s64 	%rd4758, %rd4757, %rd4752;
	add.s64 	%rd4759, %rd4758, 6601373596472566643;
	add.s64 	%rd4760, %rd4759, %rd4675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4747, 36;
	shr.b64 	%rhs, %rd4747, 28;
	add.u64 	%rd4761, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4747, 30;
	shr.b64 	%rhs, %rd4747, 34;
	add.u64 	%rd4762, %lhs, %rhs;
	}
	xor.b64  	%rd4763, %rd4761, %rd4762;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4747, 25;
	shr.b64 	%rhs, %rd4747, 39;
	add.u64 	%rd4764, %lhs, %rhs;
	}
	xor.b64  	%rd4765, %rd4763, %rd4764;
	and.b64  	%rd4766, %rd4747, %rd4723;
	xor.b64  	%rd4767, %rd4747, %rd4723;
	and.b64  	%rd4768, %rd4767, %rd4699;
	or.b64  	%rd4769, %rd4768, %rd4766;
	add.s64 	%rd4770, %rd4769, %rd4765;
	add.s64 	%rd4771, %rd4770, %rd4759;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4760, 50;
	shr.b64 	%rhs, %rd4760, 14;
	add.u64 	%rd4772, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4760, 46;
	shr.b64 	%rhs, %rd4760, 18;
	add.u64 	%rd4773, %lhs, %rhs;
	}
	xor.b64  	%rd4774, %rd4772, %rd4773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4760, 23;
	shr.b64 	%rhs, %rd4760, 41;
	add.u64 	%rd4775, %lhs, %rhs;
	}
	xor.b64  	%rd4776, %rd4774, %rd4775;
	xor.b64  	%rd4777, %rd4736, %rd4712;
	and.b64  	%rd4778, %rd4760, %rd4777;
	xor.b64  	%rd4779, %rd4778, %rd4712;
	add.s64 	%rd4780, %rd4499, %rd4688;
	add.s64 	%rd4781, %rd4780, %rd4779;
	add.s64 	%rd4782, %rd4781, %rd4776;
	add.s64 	%rd4783, %rd4782, 7507060721942968483;
	add.s64 	%rd4784, %rd4783, %rd4699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4771, 36;
	shr.b64 	%rhs, %rd4771, 28;
	add.u64 	%rd4785, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4771, 30;
	shr.b64 	%rhs, %rd4771, 34;
	add.u64 	%rd4786, %lhs, %rhs;
	}
	xor.b64  	%rd4787, %rd4785, %rd4786;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4771, 25;
	shr.b64 	%rhs, %rd4771, 39;
	add.u64 	%rd4788, %lhs, %rhs;
	}
	xor.b64  	%rd4789, %rd4787, %rd4788;
	and.b64  	%rd4790, %rd4771, %rd4747;
	xor.b64  	%rd4791, %rd4771, %rd4747;
	and.b64  	%rd4792, %rd4791, %rd4723;
	or.b64  	%rd4793, %rd4792, %rd4790;
	add.s64 	%rd4794, %rd4793, %rd4789;
	add.s64 	%rd4795, %rd4794, %rd4783;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4784, 50;
	shr.b64 	%rhs, %rd4784, 14;
	add.u64 	%rd4796, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4784, 46;
	shr.b64 	%rhs, %rd4784, 18;
	add.u64 	%rd4797, %lhs, %rhs;
	}
	xor.b64  	%rd4798, %rd4796, %rd4797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4784, 23;
	shr.b64 	%rhs, %rd4784, 41;
	add.u64 	%rd4799, %lhs, %rhs;
	}
	xor.b64  	%rd4800, %rd4798, %rd4799;
	xor.b64  	%rd4801, %rd4760, %rd4736;
	and.b64  	%rd4802, %rd4784, %rd4801;
	xor.b64  	%rd4803, %rd4802, %rd4736;
	add.s64 	%rd4804, %rd4512, %rd4712;
	add.s64 	%rd4805, %rd4804, %rd4803;
	add.s64 	%rd4806, %rd4805, %rd4800;
	add.s64 	%rd4807, %rd4806, 8399075790359081724;
	add.s64 	%rd4808, %rd4807, %rd4723;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4795, 36;
	shr.b64 	%rhs, %rd4795, 28;
	add.u64 	%rd4809, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4795, 30;
	shr.b64 	%rhs, %rd4795, 34;
	add.u64 	%rd4810, %lhs, %rhs;
	}
	xor.b64  	%rd4811, %rd4809, %rd4810;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4795, 25;
	shr.b64 	%rhs, %rd4795, 39;
	add.u64 	%rd4812, %lhs, %rhs;
	}
	xor.b64  	%rd4813, %rd4811, %rd4812;
	and.b64  	%rd4814, %rd4795, %rd4771;
	xor.b64  	%rd4815, %rd4795, %rd4771;
	and.b64  	%rd4816, %rd4815, %rd4747;
	or.b64  	%rd4817, %rd4816, %rd4814;
	add.s64 	%rd4818, %rd4817, %rd4813;
	add.s64 	%rd4819, %rd4818, %rd4807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4808, 50;
	shr.b64 	%rhs, %rd4808, 14;
	add.u64 	%rd4820, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4808, 46;
	shr.b64 	%rhs, %rd4808, 18;
	add.u64 	%rd4821, %lhs, %rhs;
	}
	xor.b64  	%rd4822, %rd4820, %rd4821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4808, 23;
	shr.b64 	%rhs, %rd4808, 41;
	add.u64 	%rd4823, %lhs, %rhs;
	}
	xor.b64  	%rd4824, %rd4822, %rd4823;
	xor.b64  	%rd4825, %rd4784, %rd4760;
	and.b64  	%rd4826, %rd4808, %rd4825;
	xor.b64  	%rd4827, %rd4826, %rd4760;
	add.s64 	%rd4828, %rd4525, %rd4736;
	add.s64 	%rd4829, %rd4828, %rd4827;
	add.s64 	%rd4830, %rd4829, %rd4824;
	add.s64 	%rd4831, %rd4830, 8693463985226723168;
	add.s64 	%rd4832, %rd4831, %rd4747;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4819, 36;
	shr.b64 	%rhs, %rd4819, 28;
	add.u64 	%rd4833, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4819, 30;
	shr.b64 	%rhs, %rd4819, 34;
	add.u64 	%rd4834, %lhs, %rhs;
	}
	xor.b64  	%rd4835, %rd4833, %rd4834;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4819, 25;
	shr.b64 	%rhs, %rd4819, 39;
	add.u64 	%rd4836, %lhs, %rhs;
	}
	xor.b64  	%rd4837, %rd4835, %rd4836;
	and.b64  	%rd4838, %rd4819, %rd4795;
	xor.b64  	%rd4839, %rd4819, %rd4795;
	and.b64  	%rd4840, %rd4839, %rd4771;
	or.b64  	%rd4841, %rd4840, %rd4838;
	add.s64 	%rd4842, %rd4841, %rd4837;
	add.s64 	%rd4843, %rd4842, %rd4831;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4832, 50;
	shr.b64 	%rhs, %rd4832, 14;
	add.u64 	%rd4844, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4832, 46;
	shr.b64 	%rhs, %rd4832, 18;
	add.u64 	%rd4845, %lhs, %rhs;
	}
	xor.b64  	%rd4846, %rd4844, %rd4845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4832, 23;
	shr.b64 	%rhs, %rd4832, 41;
	add.u64 	%rd4847, %lhs, %rhs;
	}
	xor.b64  	%rd4848, %rd4846, %rd4847;
	xor.b64  	%rd4849, %rd4808, %rd4784;
	and.b64  	%rd4850, %rd4832, %rd4849;
	xor.b64  	%rd4851, %rd4850, %rd4784;
	add.s64 	%rd4852, %rd4538, %rd4760;
	add.s64 	%rd4853, %rd4852, %rd4851;
	add.s64 	%rd4854, %rd4853, %rd4848;
	add.s64 	%rd4855, %rd4854, -8878714635349349518;
	add.s64 	%rd4856, %rd4855, %rd4771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4843, 36;
	shr.b64 	%rhs, %rd4843, 28;
	add.u64 	%rd4857, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4843, 30;
	shr.b64 	%rhs, %rd4843, 34;
	add.u64 	%rd4858, %lhs, %rhs;
	}
	xor.b64  	%rd4859, %rd4857, %rd4858;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4843, 25;
	shr.b64 	%rhs, %rd4843, 39;
	add.u64 	%rd4860, %lhs, %rhs;
	}
	xor.b64  	%rd4861, %rd4859, %rd4860;
	and.b64  	%rd4862, %rd4843, %rd4819;
	xor.b64  	%rd4863, %rd4843, %rd4819;
	and.b64  	%rd4864, %rd4863, %rd4795;
	or.b64  	%rd4865, %rd4864, %rd4862;
	add.s64 	%rd4866, %rd4865, %rd4861;
	add.s64 	%rd4867, %rd4866, %rd4855;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4856, 50;
	shr.b64 	%rhs, %rd4856, 14;
	add.u64 	%rd4868, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4856, 46;
	shr.b64 	%rhs, %rd4856, 18;
	add.u64 	%rd4869, %lhs, %rhs;
	}
	xor.b64  	%rd4870, %rd4868, %rd4869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4856, 23;
	shr.b64 	%rhs, %rd4856, 41;
	add.u64 	%rd4871, %lhs, %rhs;
	}
	xor.b64  	%rd4872, %rd4870, %rd4871;
	xor.b64  	%rd4873, %rd4832, %rd4808;
	and.b64  	%rd4874, %rd4856, %rd4873;
	xor.b64  	%rd4875, %rd4874, %rd4808;
	add.s64 	%rd4876, %rd4551, %rd4784;
	add.s64 	%rd4877, %rd4876, %rd4875;
	add.s64 	%rd4878, %rd4877, %rd4872;
	add.s64 	%rd4879, %rd4878, -8302665154208450068;
	add.s64 	%rd4880, %rd4879, %rd4795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4867, 36;
	shr.b64 	%rhs, %rd4867, 28;
	add.u64 	%rd4881, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4867, 30;
	shr.b64 	%rhs, %rd4867, 34;
	add.u64 	%rd4882, %lhs, %rhs;
	}
	xor.b64  	%rd4883, %rd4881, %rd4882;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4867, 25;
	shr.b64 	%rhs, %rd4867, 39;
	add.u64 	%rd4884, %lhs, %rhs;
	}
	xor.b64  	%rd4885, %rd4883, %rd4884;
	and.b64  	%rd4886, %rd4867, %rd4843;
	xor.b64  	%rd4887, %rd4867, %rd4843;
	and.b64  	%rd4888, %rd4887, %rd4819;
	or.b64  	%rd4889, %rd4888, %rd4886;
	add.s64 	%rd4890, %rd4889, %rd4885;
	add.s64 	%rd4891, %rd4890, %rd4879;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4880, 50;
	shr.b64 	%rhs, %rd4880, 14;
	add.u64 	%rd4892, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4880, 46;
	shr.b64 	%rhs, %rd4880, 18;
	add.u64 	%rd4893, %lhs, %rhs;
	}
	xor.b64  	%rd4894, %rd4892, %rd4893;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4880, 23;
	shr.b64 	%rhs, %rd4880, 41;
	add.u64 	%rd4895, %lhs, %rhs;
	}
	xor.b64  	%rd4896, %rd4894, %rd4895;
	xor.b64  	%rd4897, %rd4856, %rd4832;
	and.b64  	%rd4898, %rd4880, %rd4897;
	xor.b64  	%rd4899, %rd4898, %rd4832;
	add.s64 	%rd4900, %rd4564, %rd4808;
	add.s64 	%rd4901, %rd4900, %rd4899;
	add.s64 	%rd4902, %rd4901, %rd4896;
	add.s64 	%rd4903, %rd4902, -8016688836872298968;
	add.s64 	%rd4904, %rd4903, %rd4819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4891, 36;
	shr.b64 	%rhs, %rd4891, 28;
	add.u64 	%rd4905, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4891, 30;
	shr.b64 	%rhs, %rd4891, 34;
	add.u64 	%rd4906, %lhs, %rhs;
	}
	xor.b64  	%rd4907, %rd4905, %rd4906;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4891, 25;
	shr.b64 	%rhs, %rd4891, 39;
	add.u64 	%rd4908, %lhs, %rhs;
	}
	xor.b64  	%rd4909, %rd4907, %rd4908;
	and.b64  	%rd4910, %rd4891, %rd4867;
	xor.b64  	%rd4911, %rd4891, %rd4867;
	and.b64  	%rd4912, %rd4911, %rd4843;
	or.b64  	%rd4913, %rd4912, %rd4910;
	add.s64 	%rd4914, %rd4913, %rd4909;
	add.s64 	%rd4915, %rd4914, %rd4903;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4904, 50;
	shr.b64 	%rhs, %rd4904, 14;
	add.u64 	%rd4916, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4904, 46;
	shr.b64 	%rhs, %rd4904, 18;
	add.u64 	%rd4917, %lhs, %rhs;
	}
	xor.b64  	%rd4918, %rd4916, %rd4917;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4904, 23;
	shr.b64 	%rhs, %rd4904, 41;
	add.u64 	%rd4919, %lhs, %rhs;
	}
	xor.b64  	%rd4920, %rd4918, %rd4919;
	xor.b64  	%rd4921, %rd4880, %rd4856;
	and.b64  	%rd4922, %rd4904, %rd4921;
	xor.b64  	%rd4923, %rd4922, %rd4856;
	add.s64 	%rd4924, %rd4577, %rd4832;
	add.s64 	%rd4925, %rd4924, %rd4923;
	add.s64 	%rd4926, %rd4925, %rd4920;
	add.s64 	%rd4927, %rd4926, -6606660893046293015;
	add.s64 	%rd4928, %rd4927, %rd4843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4915, 36;
	shr.b64 	%rhs, %rd4915, 28;
	add.u64 	%rd4929, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4915, 30;
	shr.b64 	%rhs, %rd4915, 34;
	add.u64 	%rd4930, %lhs, %rhs;
	}
	xor.b64  	%rd4931, %rd4929, %rd4930;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4915, 25;
	shr.b64 	%rhs, %rd4915, 39;
	add.u64 	%rd4932, %lhs, %rhs;
	}
	xor.b64  	%rd4933, %rd4931, %rd4932;
	and.b64  	%rd4934, %rd4915, %rd4891;
	xor.b64  	%rd4935, %rd4915, %rd4891;
	and.b64  	%rd4936, %rd4935, %rd4867;
	or.b64  	%rd4937, %rd4936, %rd4934;
	add.s64 	%rd4938, %rd4937, %rd4933;
	add.s64 	%rd4939, %rd4938, %rd4927;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4928, 50;
	shr.b64 	%rhs, %rd4928, 14;
	add.u64 	%rd4940, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4928, 46;
	shr.b64 	%rhs, %rd4928, 18;
	add.u64 	%rd4941, %lhs, %rhs;
	}
	xor.b64  	%rd4942, %rd4940, %rd4941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4928, 23;
	shr.b64 	%rhs, %rd4928, 41;
	add.u64 	%rd4943, %lhs, %rhs;
	}
	xor.b64  	%rd4944, %rd4942, %rd4943;
	xor.b64  	%rd4945, %rd4904, %rd4880;
	and.b64  	%rd4946, %rd4928, %rd4945;
	xor.b64  	%rd4947, %rd4946, %rd4880;
	add.s64 	%rd4948, %rd4590, %rd4856;
	add.s64 	%rd4949, %rd4948, %rd4947;
	add.s64 	%rd4950, %rd4949, %rd4944;
	add.s64 	%rd4951, %rd4950, -4685533653050689259;
	add.s64 	%rd4952, %rd4951, %rd4867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4939, 36;
	shr.b64 	%rhs, %rd4939, 28;
	add.u64 	%rd4953, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4939, 30;
	shr.b64 	%rhs, %rd4939, 34;
	add.u64 	%rd4954, %lhs, %rhs;
	}
	xor.b64  	%rd4955, %rd4953, %rd4954;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4939, 25;
	shr.b64 	%rhs, %rd4939, 39;
	add.u64 	%rd4956, %lhs, %rhs;
	}
	xor.b64  	%rd4957, %rd4955, %rd4956;
	and.b64  	%rd4958, %rd4939, %rd4915;
	xor.b64  	%rd4959, %rd4939, %rd4915;
	and.b64  	%rd4960, %rd4959, %rd4891;
	or.b64  	%rd4961, %rd4960, %rd4958;
	add.s64 	%rd4962, %rd4961, %rd4957;
	add.s64 	%rd4963, %rd4962, %rd4951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4952, 50;
	shr.b64 	%rhs, %rd4952, 14;
	add.u64 	%rd4964, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4952, 46;
	shr.b64 	%rhs, %rd4952, 18;
	add.u64 	%rd4965, %lhs, %rhs;
	}
	xor.b64  	%rd4966, %rd4964, %rd4965;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4952, 23;
	shr.b64 	%rhs, %rd4952, 41;
	add.u64 	%rd4967, %lhs, %rhs;
	}
	xor.b64  	%rd4968, %rd4966, %rd4967;
	xor.b64  	%rd4969, %rd4928, %rd4904;
	and.b64  	%rd4970, %rd4952, %rd4969;
	xor.b64  	%rd4971, %rd4970, %rd4904;
	add.s64 	%rd4972, %rd4603, %rd4880;
	add.s64 	%rd4973, %rd4972, %rd4971;
	add.s64 	%rd4974, %rd4973, %rd4968;
	add.s64 	%rd4975, %rd4974, -4147400797238176981;
	add.s64 	%rd4976, %rd4975, %rd4891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4963, 36;
	shr.b64 	%rhs, %rd4963, 28;
	add.u64 	%rd4977, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4963, 30;
	shr.b64 	%rhs, %rd4963, 34;
	add.u64 	%rd4978, %lhs, %rhs;
	}
	xor.b64  	%rd4979, %rd4977, %rd4978;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4963, 25;
	shr.b64 	%rhs, %rd4963, 39;
	add.u64 	%rd4980, %lhs, %rhs;
	}
	xor.b64  	%rd4981, %rd4979, %rd4980;
	and.b64  	%rd4982, %rd4963, %rd4939;
	xor.b64  	%rd4983, %rd4963, %rd4939;
	and.b64  	%rd4984, %rd4983, %rd4915;
	or.b64  	%rd4985, %rd4984, %rd4982;
	add.s64 	%rd4986, %rd4985, %rd4981;
	add.s64 	%rd4987, %rd4986, %rd4975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4590, 45;
	shr.b64 	%rhs, %rd4590, 19;
	add.u64 	%rd4988, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4590, 3;
	shr.b64 	%rhs, %rd4590, 61;
	add.u64 	%rd4989, %lhs, %rhs;
	}
	xor.b64  	%rd4990, %rd4988, %rd4989;
	shr.u64 	%rd4991, %rd4590, 6;
	xor.b64  	%rd4992, %rd4990, %rd4991;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 63;
	shr.b64 	%rhs, %rd4421, 1;
	add.u64 	%rd4993, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 56;
	shr.b64 	%rhs, %rd4421, 8;
	add.u64 	%rd4994, %lhs, %rhs;
	}
	xor.b64  	%rd4995, %rd4993, %rd4994;
	shr.u64 	%rd4996, %rd4421, 7;
	xor.b64  	%rd4997, %rd4995, %rd4996;
	add.s64 	%rd4998, %rd4997, %rd4408;
	add.s64 	%rd4999, %rd4998, %rd4525;
	add.s64 	%rd5000, %rd4999, %rd4992;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 45;
	shr.b64 	%rhs, %rd4603, 19;
	add.u64 	%rd5001, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 3;
	shr.b64 	%rhs, %rd4603, 61;
	add.u64 	%rd5002, %lhs, %rhs;
	}
	xor.b64  	%rd5003, %rd5001, %rd5002;
	shr.u64 	%rd5004, %rd4603, 6;
	xor.b64  	%rd5005, %rd5003, %rd5004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 63;
	shr.b64 	%rhs, %rd4434, 1;
	add.u64 	%rd5006, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4434, 56;
	shr.b64 	%rhs, %rd4434, 8;
	add.u64 	%rd5007, %lhs, %rhs;
	}
	xor.b64  	%rd5008, %rd5006, %rd5007;
	shr.u64 	%rd5009, %rd4434, 7;
	xor.b64  	%rd5010, %rd5008, %rd5009;
	add.s64 	%rd5011, %rd5010, %rd4421;
	add.s64 	%rd5012, %rd5011, %rd4538;
	add.s64 	%rd5013, %rd5012, %rd5005;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5000, 45;
	shr.b64 	%rhs, %rd5000, 19;
	add.u64 	%rd5014, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5000, 3;
	shr.b64 	%rhs, %rd5000, 61;
	add.u64 	%rd5015, %lhs, %rhs;
	}
	xor.b64  	%rd5016, %rd5014, %rd5015;
	shr.u64 	%rd5017, %rd5000, 6;
	xor.b64  	%rd5018, %rd5016, %rd5017;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4447, 63;
	shr.b64 	%rhs, %rd4447, 1;
	add.u64 	%rd5019, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4447, 56;
	shr.b64 	%rhs, %rd4447, 8;
	add.u64 	%rd5020, %lhs, %rhs;
	}
	xor.b64  	%rd5021, %rd5019, %rd5020;
	shr.u64 	%rd5022, %rd4447, 7;
	xor.b64  	%rd5023, %rd5021, %rd5022;
	add.s64 	%rd5024, %rd5023, %rd4434;
	add.s64 	%rd5025, %rd5024, %rd4551;
	add.s64 	%rd5026, %rd5025, %rd5018;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5013, 45;
	shr.b64 	%rhs, %rd5013, 19;
	add.u64 	%rd5027, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5013, 3;
	shr.b64 	%rhs, %rd5013, 61;
	add.u64 	%rd5028, %lhs, %rhs;
	}
	xor.b64  	%rd5029, %rd5027, %rd5028;
	shr.u64 	%rd5030, %rd5013, 6;
	xor.b64  	%rd5031, %rd5029, %rd5030;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4460, 63;
	shr.b64 	%rhs, %rd4460, 1;
	add.u64 	%rd5032, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4460, 56;
	shr.b64 	%rhs, %rd4460, 8;
	add.u64 	%rd5033, %lhs, %rhs;
	}
	xor.b64  	%rd5034, %rd5032, %rd5033;
	shr.u64 	%rd5035, %rd4460, 7;
	xor.b64  	%rd5036, %rd5034, %rd5035;
	add.s64 	%rd5037, %rd5036, %rd4447;
	add.s64 	%rd5038, %rd5037, %rd4564;
	add.s64 	%rd5039, %rd5038, %rd5031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5026, 45;
	shr.b64 	%rhs, %rd5026, 19;
	add.u64 	%rd5040, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5026, 3;
	shr.b64 	%rhs, %rd5026, 61;
	add.u64 	%rd5041, %lhs, %rhs;
	}
	xor.b64  	%rd5042, %rd5040, %rd5041;
	shr.u64 	%rd5043, %rd5026, 6;
	xor.b64  	%rd5044, %rd5042, %rd5043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4473, 63;
	shr.b64 	%rhs, %rd4473, 1;
	add.u64 	%rd5045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4473, 56;
	shr.b64 	%rhs, %rd4473, 8;
	add.u64 	%rd5046, %lhs, %rhs;
	}
	xor.b64  	%rd5047, %rd5045, %rd5046;
	shr.u64 	%rd5048, %rd4473, 7;
	xor.b64  	%rd5049, %rd5047, %rd5048;
	add.s64 	%rd5050, %rd5049, %rd4460;
	add.s64 	%rd5051, %rd5050, %rd4577;
	add.s64 	%rd5052, %rd5051, %rd5044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5039, 45;
	shr.b64 	%rhs, %rd5039, 19;
	add.u64 	%rd5053, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5039, 3;
	shr.b64 	%rhs, %rd5039, 61;
	add.u64 	%rd5054, %lhs, %rhs;
	}
	xor.b64  	%rd5055, %rd5053, %rd5054;
	shr.u64 	%rd5056, %rd5039, 6;
	xor.b64  	%rd5057, %rd5055, %rd5056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4486, 63;
	shr.b64 	%rhs, %rd4486, 1;
	add.u64 	%rd5058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4486, 56;
	shr.b64 	%rhs, %rd4486, 8;
	add.u64 	%rd5059, %lhs, %rhs;
	}
	xor.b64  	%rd5060, %rd5058, %rd5059;
	shr.u64 	%rd5061, %rd4486, 7;
	xor.b64  	%rd5062, %rd5060, %rd5061;
	add.s64 	%rd5063, %rd5062, %rd4473;
	add.s64 	%rd5064, %rd5063, %rd4590;
	add.s64 	%rd5065, %rd5064, %rd5057;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5052, 45;
	shr.b64 	%rhs, %rd5052, 19;
	add.u64 	%rd5066, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5052, 3;
	shr.b64 	%rhs, %rd5052, 61;
	add.u64 	%rd5067, %lhs, %rhs;
	}
	xor.b64  	%rd5068, %rd5066, %rd5067;
	shr.u64 	%rd5069, %rd5052, 6;
	xor.b64  	%rd5070, %rd5068, %rd5069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4499, 63;
	shr.b64 	%rhs, %rd4499, 1;
	add.u64 	%rd5071, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4499, 56;
	shr.b64 	%rhs, %rd4499, 8;
	add.u64 	%rd5072, %lhs, %rhs;
	}
	xor.b64  	%rd5073, %rd5071, %rd5072;
	shr.u64 	%rd5074, %rd4499, 7;
	xor.b64  	%rd5075, %rd5073, %rd5074;
	add.s64 	%rd5076, %rd5075, %rd4486;
	add.s64 	%rd5077, %rd5076, %rd4603;
	add.s64 	%rd5078, %rd5077, %rd5070;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5065, 45;
	shr.b64 	%rhs, %rd5065, 19;
	add.u64 	%rd5079, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5065, 3;
	shr.b64 	%rhs, %rd5065, 61;
	add.u64 	%rd5080, %lhs, %rhs;
	}
	xor.b64  	%rd5081, %rd5079, %rd5080;
	shr.u64 	%rd5082, %rd5065, 6;
	xor.b64  	%rd5083, %rd5081, %rd5082;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4512, 63;
	shr.b64 	%rhs, %rd4512, 1;
	add.u64 	%rd5084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4512, 56;
	shr.b64 	%rhs, %rd4512, 8;
	add.u64 	%rd5085, %lhs, %rhs;
	}
	xor.b64  	%rd5086, %rd5084, %rd5085;
	shr.u64 	%rd5087, %rd4512, 7;
	xor.b64  	%rd5088, %rd5086, %rd5087;
	add.s64 	%rd5089, %rd5088, %rd4499;
	add.s64 	%rd5090, %rd5089, %rd5000;
	add.s64 	%rd5091, %rd5090, %rd5083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5078, 45;
	shr.b64 	%rhs, %rd5078, 19;
	add.u64 	%rd5092, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5078, 3;
	shr.b64 	%rhs, %rd5078, 61;
	add.u64 	%rd5093, %lhs, %rhs;
	}
	xor.b64  	%rd5094, %rd5092, %rd5093;
	shr.u64 	%rd5095, %rd5078, 6;
	xor.b64  	%rd5096, %rd5094, %rd5095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4525, 63;
	shr.b64 	%rhs, %rd4525, 1;
	add.u64 	%rd5097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4525, 56;
	shr.b64 	%rhs, %rd4525, 8;
	add.u64 	%rd5098, %lhs, %rhs;
	}
	xor.b64  	%rd5099, %rd5097, %rd5098;
	shr.u64 	%rd5100, %rd4525, 7;
	xor.b64  	%rd5101, %rd5099, %rd5100;
	add.s64 	%rd5102, %rd5101, %rd4512;
	add.s64 	%rd5103, %rd5102, %rd5013;
	add.s64 	%rd5104, %rd5103, %rd5096;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5091, 45;
	shr.b64 	%rhs, %rd5091, 19;
	add.u64 	%rd5105, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5091, 3;
	shr.b64 	%rhs, %rd5091, 61;
	add.u64 	%rd5106, %lhs, %rhs;
	}
	xor.b64  	%rd5107, %rd5105, %rd5106;
	shr.u64 	%rd5108, %rd5091, 6;
	xor.b64  	%rd5109, %rd5107, %rd5108;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4538, 63;
	shr.b64 	%rhs, %rd4538, 1;
	add.u64 	%rd5110, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4538, 56;
	shr.b64 	%rhs, %rd4538, 8;
	add.u64 	%rd5111, %lhs, %rhs;
	}
	xor.b64  	%rd5112, %rd5110, %rd5111;
	shr.u64 	%rd5113, %rd4538, 7;
	xor.b64  	%rd5114, %rd5112, %rd5113;
	add.s64 	%rd5115, %rd5114, %rd4525;
	add.s64 	%rd5116, %rd5115, %rd5026;
	add.s64 	%rd5117, %rd5116, %rd5109;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5104, 45;
	shr.b64 	%rhs, %rd5104, 19;
	add.u64 	%rd5118, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5104, 3;
	shr.b64 	%rhs, %rd5104, 61;
	add.u64 	%rd5119, %lhs, %rhs;
	}
	xor.b64  	%rd5120, %rd5118, %rd5119;
	shr.u64 	%rd5121, %rd5104, 6;
	xor.b64  	%rd5122, %rd5120, %rd5121;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4551, 63;
	shr.b64 	%rhs, %rd4551, 1;
	add.u64 	%rd5123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4551, 56;
	shr.b64 	%rhs, %rd4551, 8;
	add.u64 	%rd5124, %lhs, %rhs;
	}
	xor.b64  	%rd5125, %rd5123, %rd5124;
	shr.u64 	%rd5126, %rd4551, 7;
	xor.b64  	%rd5127, %rd5125, %rd5126;
	add.s64 	%rd5128, %rd5127, %rd4538;
	add.s64 	%rd5129, %rd5128, %rd5039;
	add.s64 	%rd5130, %rd5129, %rd5122;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5117, 45;
	shr.b64 	%rhs, %rd5117, 19;
	add.u64 	%rd5131, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5117, 3;
	shr.b64 	%rhs, %rd5117, 61;
	add.u64 	%rd5132, %lhs, %rhs;
	}
	xor.b64  	%rd5133, %rd5131, %rd5132;
	shr.u64 	%rd5134, %rd5117, 6;
	xor.b64  	%rd5135, %rd5133, %rd5134;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4564, 63;
	shr.b64 	%rhs, %rd4564, 1;
	add.u64 	%rd5136, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4564, 56;
	shr.b64 	%rhs, %rd4564, 8;
	add.u64 	%rd5137, %lhs, %rhs;
	}
	xor.b64  	%rd5138, %rd5136, %rd5137;
	shr.u64 	%rd5139, %rd4564, 7;
	xor.b64  	%rd5140, %rd5138, %rd5139;
	add.s64 	%rd5141, %rd5140, %rd4551;
	add.s64 	%rd5142, %rd5141, %rd5052;
	add.s64 	%rd5143, %rd5142, %rd5135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5130, 45;
	shr.b64 	%rhs, %rd5130, 19;
	add.u64 	%rd5144, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5130, 3;
	shr.b64 	%rhs, %rd5130, 61;
	add.u64 	%rd5145, %lhs, %rhs;
	}
	xor.b64  	%rd5146, %rd5144, %rd5145;
	shr.u64 	%rd5147, %rd5130, 6;
	xor.b64  	%rd5148, %rd5146, %rd5147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 63;
	shr.b64 	%rhs, %rd4577, 1;
	add.u64 	%rd5149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 56;
	shr.b64 	%rhs, %rd4577, 8;
	add.u64 	%rd5150, %lhs, %rhs;
	}
	xor.b64  	%rd5151, %rd5149, %rd5150;
	shr.u64 	%rd5152, %rd4577, 7;
	xor.b64  	%rd5153, %rd5151, %rd5152;
	add.s64 	%rd5154, %rd5153, %rd4564;
	add.s64 	%rd5155, %rd5154, %rd5065;
	add.s64 	%rd5156, %rd5155, %rd5148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5143, 45;
	shr.b64 	%rhs, %rd5143, 19;
	add.u64 	%rd5157, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5143, 3;
	shr.b64 	%rhs, %rd5143, 61;
	add.u64 	%rd5158, %lhs, %rhs;
	}
	xor.b64  	%rd5159, %rd5157, %rd5158;
	shr.u64 	%rd5160, %rd5143, 6;
	xor.b64  	%rd5161, %rd5159, %rd5160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4590, 63;
	shr.b64 	%rhs, %rd4590, 1;
	add.u64 	%rd5162, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4590, 56;
	shr.b64 	%rhs, %rd4590, 8;
	add.u64 	%rd5163, %lhs, %rhs;
	}
	xor.b64  	%rd5164, %rd5162, %rd5163;
	shr.u64 	%rd5165, %rd4590, 7;
	xor.b64  	%rd5166, %rd5164, %rd5165;
	add.s64 	%rd5167, %rd5166, %rd4577;
	add.s64 	%rd5168, %rd5167, %rd5078;
	add.s64 	%rd5169, %rd5168, %rd5161;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5156, 45;
	shr.b64 	%rhs, %rd5156, 19;
	add.u64 	%rd5170, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5156, 3;
	shr.b64 	%rhs, %rd5156, 61;
	add.u64 	%rd5171, %lhs, %rhs;
	}
	xor.b64  	%rd5172, %rd5170, %rd5171;
	shr.u64 	%rd5173, %rd5156, 6;
	xor.b64  	%rd5174, %rd5172, %rd5173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 63;
	shr.b64 	%rhs, %rd4603, 1;
	add.u64 	%rd5175, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 56;
	shr.b64 	%rhs, %rd4603, 8;
	add.u64 	%rd5176, %lhs, %rhs;
	}
	xor.b64  	%rd5177, %rd5175, %rd5176;
	shr.u64 	%rd5178, %rd4603, 7;
	xor.b64  	%rd5179, %rd5177, %rd5178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5169, 45;
	shr.b64 	%rhs, %rd5169, 19;
	add.u64 	%rd5180, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5169, 3;
	shr.b64 	%rhs, %rd5169, 61;
	add.u64 	%rd5181, %lhs, %rhs;
	}
	xor.b64  	%rd5182, %rd5180, %rd5181;
	shr.u64 	%rd5183, %rd5169, 6;
	xor.b64  	%rd5184, %rd5182, %rd5183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5000, 63;
	shr.b64 	%rhs, %rd5000, 1;
	add.u64 	%rd5185, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5000, 56;
	shr.b64 	%rhs, %rd5000, 8;
	add.u64 	%rd5186, %lhs, %rhs;
	}
	xor.b64  	%rd5187, %rd5185, %rd5186;
	shr.u64 	%rd5188, %rd5000, 7;
	xor.b64  	%rd5189, %rd5187, %rd5188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4976, 50;
	shr.b64 	%rhs, %rd4976, 14;
	add.u64 	%rd5190, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4976, 46;
	shr.b64 	%rhs, %rd4976, 18;
	add.u64 	%rd5191, %lhs, %rhs;
	}
	xor.b64  	%rd5192, %rd5190, %rd5191;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4976, 23;
	shr.b64 	%rhs, %rd4976, 41;
	add.u64 	%rd5193, %lhs, %rhs;
	}
	xor.b64  	%rd5194, %rd5192, %rd5193;
	xor.b64  	%rd5195, %rd4952, %rd4928;
	and.b64  	%rd5196, %rd4976, %rd5195;
	xor.b64  	%rd5197, %rd5196, %rd4928;
	add.s64 	%rd5198, %rd5000, %rd4904;
	add.s64 	%rd5199, %rd5198, %rd5197;
	add.s64 	%rd5200, %rd5199, %rd5194;
	add.s64 	%rd5201, %rd5200, -3880063495543823972;
	add.s64 	%rd5202, %rd5201, %rd4915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4987, 36;
	shr.b64 	%rhs, %rd4987, 28;
	add.u64 	%rd5203, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4987, 30;
	shr.b64 	%rhs, %rd4987, 34;
	add.u64 	%rd5204, %lhs, %rhs;
	}
	xor.b64  	%rd5205, %rd5203, %rd5204;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4987, 25;
	shr.b64 	%rhs, %rd4987, 39;
	add.u64 	%rd5206, %lhs, %rhs;
	}
	xor.b64  	%rd5207, %rd5205, %rd5206;
	and.b64  	%rd5208, %rd4987, %rd4963;
	xor.b64  	%rd5209, %rd4987, %rd4963;
	and.b64  	%rd5210, %rd5209, %rd4939;
	or.b64  	%rd5211, %rd5210, %rd5208;
	add.s64 	%rd5212, %rd5211, %rd5207;
	add.s64 	%rd5213, %rd5212, %rd5201;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5202, 50;
	shr.b64 	%rhs, %rd5202, 14;
	add.u64 	%rd5214, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5202, 46;
	shr.b64 	%rhs, %rd5202, 18;
	add.u64 	%rd5215, %lhs, %rhs;
	}
	xor.b64  	%rd5216, %rd5214, %rd5215;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5202, 23;
	shr.b64 	%rhs, %rd5202, 41;
	add.u64 	%rd5217, %lhs, %rhs;
	}
	xor.b64  	%rd5218, %rd5216, %rd5217;
	xor.b64  	%rd5219, %rd4976, %rd4952;
	and.b64  	%rd5220, %rd5202, %rd5219;
	xor.b64  	%rd5221, %rd5220, %rd4952;
	add.s64 	%rd5222, %rd5013, %rd4928;
	add.s64 	%rd5223, %rd5222, %rd5221;
	add.s64 	%rd5224, %rd5223, %rd5218;
	add.s64 	%rd5225, %rd5224, -3348786107499101689;
	add.s64 	%rd5226, %rd5225, %rd4939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5213, 36;
	shr.b64 	%rhs, %rd5213, 28;
	add.u64 	%rd5227, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5213, 30;
	shr.b64 	%rhs, %rd5213, 34;
	add.u64 	%rd5228, %lhs, %rhs;
	}
	xor.b64  	%rd5229, %rd5227, %rd5228;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5213, 25;
	shr.b64 	%rhs, %rd5213, 39;
	add.u64 	%rd5230, %lhs, %rhs;
	}
	xor.b64  	%rd5231, %rd5229, %rd5230;
	and.b64  	%rd5232, %rd5213, %rd4987;
	xor.b64  	%rd5233, %rd5213, %rd4987;
	and.b64  	%rd5234, %rd5233, %rd4963;
	or.b64  	%rd5235, %rd5234, %rd5232;
	add.s64 	%rd5236, %rd5235, %rd5231;
	add.s64 	%rd5237, %rd5236, %rd5225;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5226, 50;
	shr.b64 	%rhs, %rd5226, 14;
	add.u64 	%rd5238, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5226, 46;
	shr.b64 	%rhs, %rd5226, 18;
	add.u64 	%rd5239, %lhs, %rhs;
	}
	xor.b64  	%rd5240, %rd5238, %rd5239;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5226, 23;
	shr.b64 	%rhs, %rd5226, 41;
	add.u64 	%rd5241, %lhs, %rhs;
	}
	xor.b64  	%rd5242, %rd5240, %rd5241;
	xor.b64  	%rd5243, %rd5202, %rd4976;
	and.b64  	%rd5244, %rd5226, %rd5243;
	xor.b64  	%rd5245, %rd5244, %rd4976;
	add.s64 	%rd5246, %rd5026, %rd4952;
	add.s64 	%rd5247, %rd5246, %rd5245;
	add.s64 	%rd5248, %rd5247, %rd5242;
	add.s64 	%rd5249, %rd5248, -1523767162380948706;
	add.s64 	%rd5250, %rd5249, %rd4963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5237, 36;
	shr.b64 	%rhs, %rd5237, 28;
	add.u64 	%rd5251, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5237, 30;
	shr.b64 	%rhs, %rd5237, 34;
	add.u64 	%rd5252, %lhs, %rhs;
	}
	xor.b64  	%rd5253, %rd5251, %rd5252;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5237, 25;
	shr.b64 	%rhs, %rd5237, 39;
	add.u64 	%rd5254, %lhs, %rhs;
	}
	xor.b64  	%rd5255, %rd5253, %rd5254;
	and.b64  	%rd5256, %rd5237, %rd5213;
	xor.b64  	%rd5257, %rd5237, %rd5213;
	and.b64  	%rd5258, %rd5257, %rd4987;
	or.b64  	%rd5259, %rd5258, %rd5256;
	add.s64 	%rd5260, %rd5259, %rd5255;
	add.s64 	%rd5261, %rd5260, %rd5249;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5250, 50;
	shr.b64 	%rhs, %rd5250, 14;
	add.u64 	%rd5262, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5250, 46;
	shr.b64 	%rhs, %rd5250, 18;
	add.u64 	%rd5263, %lhs, %rhs;
	}
	xor.b64  	%rd5264, %rd5262, %rd5263;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5250, 23;
	shr.b64 	%rhs, %rd5250, 41;
	add.u64 	%rd5265, %lhs, %rhs;
	}
	xor.b64  	%rd5266, %rd5264, %rd5265;
	xor.b64  	%rd5267, %rd5226, %rd5202;
	and.b64  	%rd5268, %rd5250, %rd5267;
	xor.b64  	%rd5269, %rd5268, %rd5202;
	add.s64 	%rd5270, %rd5039, %rd4976;
	add.s64 	%rd5271, %rd5270, %rd5269;
	add.s64 	%rd5272, %rd5271, %rd5266;
	add.s64 	%rd5273, %rd5272, -757361751448694408;
	add.s64 	%rd5274, %rd5273, %rd4987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5261, 36;
	shr.b64 	%rhs, %rd5261, 28;
	add.u64 	%rd5275, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5261, 30;
	shr.b64 	%rhs, %rd5261, 34;
	add.u64 	%rd5276, %lhs, %rhs;
	}
	xor.b64  	%rd5277, %rd5275, %rd5276;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5261, 25;
	shr.b64 	%rhs, %rd5261, 39;
	add.u64 	%rd5278, %lhs, %rhs;
	}
	xor.b64  	%rd5279, %rd5277, %rd5278;
	and.b64  	%rd5280, %rd5261, %rd5237;
	xor.b64  	%rd5281, %rd5261, %rd5237;
	and.b64  	%rd5282, %rd5281, %rd5213;
	or.b64  	%rd5283, %rd5282, %rd5280;
	add.s64 	%rd5284, %rd5283, %rd5279;
	add.s64 	%rd5285, %rd5284, %rd5273;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5274, 50;
	shr.b64 	%rhs, %rd5274, 14;
	add.u64 	%rd5286, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5274, 46;
	shr.b64 	%rhs, %rd5274, 18;
	add.u64 	%rd5287, %lhs, %rhs;
	}
	xor.b64  	%rd5288, %rd5286, %rd5287;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5274, 23;
	shr.b64 	%rhs, %rd5274, 41;
	add.u64 	%rd5289, %lhs, %rhs;
	}
	xor.b64  	%rd5290, %rd5288, %rd5289;
	xor.b64  	%rd5291, %rd5250, %rd5226;
	and.b64  	%rd5292, %rd5274, %rd5291;
	xor.b64  	%rd5293, %rd5292, %rd5226;
	add.s64 	%rd5294, %rd5052, %rd5202;
	add.s64 	%rd5295, %rd5294, %rd5293;
	add.s64 	%rd5296, %rd5295, %rd5290;
	add.s64 	%rd5297, %rd5296, 500013540394364858;
	add.s64 	%rd5298, %rd5297, %rd5213;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5285, 36;
	shr.b64 	%rhs, %rd5285, 28;
	add.u64 	%rd5299, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5285, 30;
	shr.b64 	%rhs, %rd5285, 34;
	add.u64 	%rd5300, %lhs, %rhs;
	}
	xor.b64  	%rd5301, %rd5299, %rd5300;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5285, 25;
	shr.b64 	%rhs, %rd5285, 39;
	add.u64 	%rd5302, %lhs, %rhs;
	}
	xor.b64  	%rd5303, %rd5301, %rd5302;
	and.b64  	%rd5304, %rd5285, %rd5261;
	xor.b64  	%rd5305, %rd5285, %rd5261;
	and.b64  	%rd5306, %rd5305, %rd5237;
	or.b64  	%rd5307, %rd5306, %rd5304;
	add.s64 	%rd5308, %rd5307, %rd5303;
	add.s64 	%rd5309, %rd5308, %rd5297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5298, 50;
	shr.b64 	%rhs, %rd5298, 14;
	add.u64 	%rd5310, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5298, 46;
	shr.b64 	%rhs, %rd5298, 18;
	add.u64 	%rd5311, %lhs, %rhs;
	}
	xor.b64  	%rd5312, %rd5310, %rd5311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5298, 23;
	shr.b64 	%rhs, %rd5298, 41;
	add.u64 	%rd5313, %lhs, %rhs;
	}
	xor.b64  	%rd5314, %rd5312, %rd5313;
	xor.b64  	%rd5315, %rd5274, %rd5250;
	and.b64  	%rd5316, %rd5298, %rd5315;
	xor.b64  	%rd5317, %rd5316, %rd5250;
	add.s64 	%rd5318, %rd5065, %rd5226;
	add.s64 	%rd5319, %rd5318, %rd5317;
	add.s64 	%rd5320, %rd5319, %rd5314;
	add.s64 	%rd5321, %rd5320, 748580250866718886;
	add.s64 	%rd5322, %rd5321, %rd5237;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5309, 36;
	shr.b64 	%rhs, %rd5309, 28;
	add.u64 	%rd5323, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5309, 30;
	shr.b64 	%rhs, %rd5309, 34;
	add.u64 	%rd5324, %lhs, %rhs;
	}
	xor.b64  	%rd5325, %rd5323, %rd5324;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5309, 25;
	shr.b64 	%rhs, %rd5309, 39;
	add.u64 	%rd5326, %lhs, %rhs;
	}
	xor.b64  	%rd5327, %rd5325, %rd5326;
	and.b64  	%rd5328, %rd5309, %rd5285;
	xor.b64  	%rd5329, %rd5309, %rd5285;
	and.b64  	%rd5330, %rd5329, %rd5261;
	or.b64  	%rd5331, %rd5330, %rd5328;
	add.s64 	%rd5332, %rd5331, %rd5327;
	add.s64 	%rd5333, %rd5332, %rd5321;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5322, 50;
	shr.b64 	%rhs, %rd5322, 14;
	add.u64 	%rd5334, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5322, 46;
	shr.b64 	%rhs, %rd5322, 18;
	add.u64 	%rd5335, %lhs, %rhs;
	}
	xor.b64  	%rd5336, %rd5334, %rd5335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5322, 23;
	shr.b64 	%rhs, %rd5322, 41;
	add.u64 	%rd5337, %lhs, %rhs;
	}
	xor.b64  	%rd5338, %rd5336, %rd5337;
	xor.b64  	%rd5339, %rd5298, %rd5274;
	and.b64  	%rd5340, %rd5322, %rd5339;
	xor.b64  	%rd5341, %rd5340, %rd5274;
	add.s64 	%rd5342, %rd5078, %rd5250;
	add.s64 	%rd5343, %rd5342, %rd5341;
	add.s64 	%rd5344, %rd5343, %rd5338;
	add.s64 	%rd5345, %rd5344, 1242879168328830382;
	add.s64 	%rd5346, %rd5345, %rd5261;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5333, 36;
	shr.b64 	%rhs, %rd5333, 28;
	add.u64 	%rd5347, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5333, 30;
	shr.b64 	%rhs, %rd5333, 34;
	add.u64 	%rd5348, %lhs, %rhs;
	}
	xor.b64  	%rd5349, %rd5347, %rd5348;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5333, 25;
	shr.b64 	%rhs, %rd5333, 39;
	add.u64 	%rd5350, %lhs, %rhs;
	}
	xor.b64  	%rd5351, %rd5349, %rd5350;
	and.b64  	%rd5352, %rd5333, %rd5309;
	xor.b64  	%rd5353, %rd5333, %rd5309;
	and.b64  	%rd5354, %rd5353, %rd5285;
	or.b64  	%rd5355, %rd5354, %rd5352;
	add.s64 	%rd5356, %rd5355, %rd5351;
	add.s64 	%rd5357, %rd5356, %rd5345;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5346, 50;
	shr.b64 	%rhs, %rd5346, 14;
	add.u64 	%rd5358, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5346, 46;
	shr.b64 	%rhs, %rd5346, 18;
	add.u64 	%rd5359, %lhs, %rhs;
	}
	xor.b64  	%rd5360, %rd5358, %rd5359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5346, 23;
	shr.b64 	%rhs, %rd5346, 41;
	add.u64 	%rd5361, %lhs, %rhs;
	}
	xor.b64  	%rd5362, %rd5360, %rd5361;
	xor.b64  	%rd5363, %rd5322, %rd5298;
	and.b64  	%rd5364, %rd5346, %rd5363;
	xor.b64  	%rd5365, %rd5364, %rd5298;
	add.s64 	%rd5366, %rd5091, %rd5274;
	add.s64 	%rd5367, %rd5366, %rd5365;
	add.s64 	%rd5368, %rd5367, %rd5362;
	add.s64 	%rd5369, %rd5368, 1977374033974150939;
	add.s64 	%rd5370, %rd5369, %rd5285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5357, 36;
	shr.b64 	%rhs, %rd5357, 28;
	add.u64 	%rd5371, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5357, 30;
	shr.b64 	%rhs, %rd5357, 34;
	add.u64 	%rd5372, %lhs, %rhs;
	}
	xor.b64  	%rd5373, %rd5371, %rd5372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5357, 25;
	shr.b64 	%rhs, %rd5357, 39;
	add.u64 	%rd5374, %lhs, %rhs;
	}
	xor.b64  	%rd5375, %rd5373, %rd5374;
	and.b64  	%rd5376, %rd5357, %rd5333;
	xor.b64  	%rd5377, %rd5357, %rd5333;
	and.b64  	%rd5378, %rd5377, %rd5309;
	or.b64  	%rd5379, %rd5378, %rd5376;
	add.s64 	%rd5380, %rd5379, %rd5375;
	add.s64 	%rd5381, %rd5380, %rd5369;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5370, 50;
	shr.b64 	%rhs, %rd5370, 14;
	add.u64 	%rd5382, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5370, 46;
	shr.b64 	%rhs, %rd5370, 18;
	add.u64 	%rd5383, %lhs, %rhs;
	}
	xor.b64  	%rd5384, %rd5382, %rd5383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5370, 23;
	shr.b64 	%rhs, %rd5370, 41;
	add.u64 	%rd5385, %lhs, %rhs;
	}
	xor.b64  	%rd5386, %rd5384, %rd5385;
	xor.b64  	%rd5387, %rd5346, %rd5322;
	and.b64  	%rd5388, %rd5370, %rd5387;
	xor.b64  	%rd5389, %rd5388, %rd5322;
	add.s64 	%rd5390, %rd5104, %rd5298;
	add.s64 	%rd5391, %rd5390, %rd5389;
	add.s64 	%rd5392, %rd5391, %rd5386;
	add.s64 	%rd5393, %rd5392, 2944078676154940804;
	add.s64 	%rd5394, %rd5393, %rd5309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5381, 36;
	shr.b64 	%rhs, %rd5381, 28;
	add.u64 	%rd5395, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5381, 30;
	shr.b64 	%rhs, %rd5381, 34;
	add.u64 	%rd5396, %lhs, %rhs;
	}
	xor.b64  	%rd5397, %rd5395, %rd5396;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5381, 25;
	shr.b64 	%rhs, %rd5381, 39;
	add.u64 	%rd5398, %lhs, %rhs;
	}
	xor.b64  	%rd5399, %rd5397, %rd5398;
	and.b64  	%rd5400, %rd5381, %rd5357;
	xor.b64  	%rd5401, %rd5381, %rd5357;
	and.b64  	%rd5402, %rd5401, %rd5333;
	or.b64  	%rd5403, %rd5402, %rd5400;
	add.s64 	%rd5404, %rd5403, %rd5399;
	add.s64 	%rd5405, %rd5404, %rd5393;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5394, 50;
	shr.b64 	%rhs, %rd5394, 14;
	add.u64 	%rd5406, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5394, 46;
	shr.b64 	%rhs, %rd5394, 18;
	add.u64 	%rd5407, %lhs, %rhs;
	}
	xor.b64  	%rd5408, %rd5406, %rd5407;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5394, 23;
	shr.b64 	%rhs, %rd5394, 41;
	add.u64 	%rd5409, %lhs, %rhs;
	}
	xor.b64  	%rd5410, %rd5408, %rd5409;
	xor.b64  	%rd5411, %rd5370, %rd5346;
	and.b64  	%rd5412, %rd5394, %rd5411;
	xor.b64  	%rd5413, %rd5412, %rd5346;
	add.s64 	%rd5414, %rd5117, %rd5322;
	add.s64 	%rd5415, %rd5414, %rd5413;
	add.s64 	%rd5416, %rd5415, %rd5410;
	add.s64 	%rd5417, %rd5416, 3659926193048069267;
	add.s64 	%rd5418, %rd5417, %rd5333;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5405, 36;
	shr.b64 	%rhs, %rd5405, 28;
	add.u64 	%rd5419, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5405, 30;
	shr.b64 	%rhs, %rd5405, 34;
	add.u64 	%rd5420, %lhs, %rhs;
	}
	xor.b64  	%rd5421, %rd5419, %rd5420;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5405, 25;
	shr.b64 	%rhs, %rd5405, 39;
	add.u64 	%rd5422, %lhs, %rhs;
	}
	xor.b64  	%rd5423, %rd5421, %rd5422;
	and.b64  	%rd5424, %rd5405, %rd5381;
	xor.b64  	%rd5425, %rd5405, %rd5381;
	and.b64  	%rd5426, %rd5425, %rd5357;
	or.b64  	%rd5427, %rd5426, %rd5424;
	add.s64 	%rd5428, %rd5427, %rd5423;
	add.s64 	%rd5429, %rd5428, %rd5417;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5418, 50;
	shr.b64 	%rhs, %rd5418, 14;
	add.u64 	%rd5430, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5418, 46;
	shr.b64 	%rhs, %rd5418, 18;
	add.u64 	%rd5431, %lhs, %rhs;
	}
	xor.b64  	%rd5432, %rd5430, %rd5431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5418, 23;
	shr.b64 	%rhs, %rd5418, 41;
	add.u64 	%rd5433, %lhs, %rhs;
	}
	xor.b64  	%rd5434, %rd5432, %rd5433;
	xor.b64  	%rd5435, %rd5394, %rd5370;
	and.b64  	%rd5436, %rd5418, %rd5435;
	xor.b64  	%rd5437, %rd5436, %rd5370;
	add.s64 	%rd5438, %rd5130, %rd5346;
	add.s64 	%rd5439, %rd5438, %rd5437;
	add.s64 	%rd5440, %rd5439, %rd5434;
	add.s64 	%rd5441, %rd5440, 4368137639120453308;
	add.s64 	%rd5442, %rd5441, %rd5357;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5429, 36;
	shr.b64 	%rhs, %rd5429, 28;
	add.u64 	%rd5443, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5429, 30;
	shr.b64 	%rhs, %rd5429, 34;
	add.u64 	%rd5444, %lhs, %rhs;
	}
	xor.b64  	%rd5445, %rd5443, %rd5444;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5429, 25;
	shr.b64 	%rhs, %rd5429, 39;
	add.u64 	%rd5446, %lhs, %rhs;
	}
	xor.b64  	%rd5447, %rd5445, %rd5446;
	and.b64  	%rd5448, %rd5429, %rd5405;
	xor.b64  	%rd5449, %rd5429, %rd5405;
	and.b64  	%rd5450, %rd5449, %rd5381;
	or.b64  	%rd5451, %rd5450, %rd5448;
	add.s64 	%rd5452, %rd5451, %rd5447;
	add.s64 	%rd5453, %rd5452, %rd5441;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5442, 50;
	shr.b64 	%rhs, %rd5442, 14;
	add.u64 	%rd5454, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5442, 46;
	shr.b64 	%rhs, %rd5442, 18;
	add.u64 	%rd5455, %lhs, %rhs;
	}
	xor.b64  	%rd5456, %rd5454, %rd5455;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5442, 23;
	shr.b64 	%rhs, %rd5442, 41;
	add.u64 	%rd5457, %lhs, %rhs;
	}
	xor.b64  	%rd5458, %rd5456, %rd5457;
	xor.b64  	%rd5459, %rd5418, %rd5394;
	and.b64  	%rd5460, %rd5442, %rd5459;
	xor.b64  	%rd5461, %rd5460, %rd5394;
	add.s64 	%rd5462, %rd5143, %rd5370;
	add.s64 	%rd5463, %rd5462, %rd5461;
	add.s64 	%rd5464, %rd5463, %rd5458;
	add.s64 	%rd5465, %rd5464, 4836135668995329356;
	add.s64 	%rd5466, %rd5465, %rd5381;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5453, 36;
	shr.b64 	%rhs, %rd5453, 28;
	add.u64 	%rd5467, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5453, 30;
	shr.b64 	%rhs, %rd5453, 34;
	add.u64 	%rd5468, %lhs, %rhs;
	}
	xor.b64  	%rd5469, %rd5467, %rd5468;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5453, 25;
	shr.b64 	%rhs, %rd5453, 39;
	add.u64 	%rd5470, %lhs, %rhs;
	}
	xor.b64  	%rd5471, %rd5469, %rd5470;
	and.b64  	%rd5472, %rd5453, %rd5429;
	xor.b64  	%rd5473, %rd5453, %rd5429;
	and.b64  	%rd5474, %rd5473, %rd5405;
	or.b64  	%rd5475, %rd5474, %rd5472;
	add.s64 	%rd5476, %rd5475, %rd5471;
	add.s64 	%rd5477, %rd5476, %rd5465;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5466, 50;
	shr.b64 	%rhs, %rd5466, 14;
	add.u64 	%rd5478, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5466, 46;
	shr.b64 	%rhs, %rd5466, 18;
	add.u64 	%rd5479, %lhs, %rhs;
	}
	xor.b64  	%rd5480, %rd5478, %rd5479;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5466, 23;
	shr.b64 	%rhs, %rd5466, 41;
	add.u64 	%rd5481, %lhs, %rhs;
	}
	xor.b64  	%rd5482, %rd5480, %rd5481;
	xor.b64  	%rd5483, %rd5442, %rd5418;
	and.b64  	%rd5484, %rd5466, %rd5483;
	xor.b64  	%rd5485, %rd5484, %rd5418;
	add.s64 	%rd5486, %rd5156, %rd5394;
	add.s64 	%rd5487, %rd5486, %rd5485;
	add.s64 	%rd5488, %rd5487, %rd5482;
	add.s64 	%rd5489, %rd5488, 5532061633213252278;
	add.s64 	%rd5490, %rd5489, %rd5405;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5477, 36;
	shr.b64 	%rhs, %rd5477, 28;
	add.u64 	%rd5491, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5477, 30;
	shr.b64 	%rhs, %rd5477, 34;
	add.u64 	%rd5492, %lhs, %rhs;
	}
	xor.b64  	%rd5493, %rd5491, %rd5492;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5477, 25;
	shr.b64 	%rhs, %rd5477, 39;
	add.u64 	%rd5494, %lhs, %rhs;
	}
	xor.b64  	%rd5495, %rd5493, %rd5494;
	and.b64  	%rd5496, %rd5477, %rd5453;
	xor.b64  	%rd5497, %rd5477, %rd5453;
	and.b64  	%rd5498, %rd5497, %rd5429;
	or.b64  	%rd5499, %rd5498, %rd5496;
	add.s64 	%rd5500, %rd5499, %rd5495;
	add.s64 	%rd5501, %rd5500, %rd5489;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5490, 50;
	shr.b64 	%rhs, %rd5490, 14;
	add.u64 	%rd5502, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5490, 46;
	shr.b64 	%rhs, %rd5490, 18;
	add.u64 	%rd5503, %lhs, %rhs;
	}
	xor.b64  	%rd5504, %rd5502, %rd5503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5490, 23;
	shr.b64 	%rhs, %rd5490, 41;
	add.u64 	%rd5505, %lhs, %rhs;
	}
	xor.b64  	%rd5506, %rd5504, %rd5505;
	xor.b64  	%rd5507, %rd5466, %rd5442;
	and.b64  	%rd5508, %rd5490, %rd5507;
	xor.b64  	%rd5509, %rd5508, %rd5442;
	add.s64 	%rd5510, %rd5169, %rd5418;
	add.s64 	%rd5511, %rd5510, %rd5509;
	add.s64 	%rd5512, %rd5511, %rd5506;
	add.s64 	%rd5513, %rd5512, 6448918945643986474;
	add.s64 	%rd5514, %rd5513, %rd5429;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5501, 36;
	shr.b64 	%rhs, %rd5501, 28;
	add.u64 	%rd5515, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5501, 30;
	shr.b64 	%rhs, %rd5501, 34;
	add.u64 	%rd5516, %lhs, %rhs;
	}
	xor.b64  	%rd5517, %rd5515, %rd5516;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5501, 25;
	shr.b64 	%rhs, %rd5501, 39;
	add.u64 	%rd5518, %lhs, %rhs;
	}
	xor.b64  	%rd5519, %rd5517, %rd5518;
	and.b64  	%rd5520, %rd5501, %rd5477;
	xor.b64  	%rd5521, %rd5501, %rd5477;
	and.b64  	%rd5522, %rd5521, %rd5453;
	or.b64  	%rd5523, %rd5522, %rd5520;
	add.s64 	%rd5524, %rd5523, %rd5519;
	add.s64 	%rd5525, %rd5524, %rd5513;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5514, 50;
	shr.b64 	%rhs, %rd5514, 14;
	add.u64 	%rd5526, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5514, 46;
	shr.b64 	%rhs, %rd5514, 18;
	add.u64 	%rd5527, %lhs, %rhs;
	}
	xor.b64  	%rd5528, %rd5526, %rd5527;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5514, 23;
	shr.b64 	%rhs, %rd5514, 41;
	add.u64 	%rd5529, %lhs, %rhs;
	}
	xor.b64  	%rd5530, %rd5528, %rd5529;
	xor.b64  	%rd5531, %rd5490, %rd5466;
	and.b64  	%rd5532, %rd5514, %rd5531;
	xor.b64  	%rd5533, %rd5532, %rd5466;
	add.s64 	%rd5534, %rd4590, %rd5179;
	add.s64 	%rd5535, %rd5534, %rd5091;
	add.s64 	%rd5536, %rd5535, %rd5174;
	add.s64 	%rd5537, %rd5536, %rd5442;
	add.s64 	%rd5538, %rd5537, %rd5533;
	add.s64 	%rd5539, %rd5538, %rd5530;
	add.s64 	%rd5540, %rd5539, 6902733635092675308;
	add.s64 	%rd5541, %rd5540, %rd5453;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5525, 36;
	shr.b64 	%rhs, %rd5525, 28;
	add.u64 	%rd5542, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5525, 30;
	shr.b64 	%rhs, %rd5525, 34;
	add.u64 	%rd5543, %lhs, %rhs;
	}
	xor.b64  	%rd5544, %rd5542, %rd5543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5525, 25;
	shr.b64 	%rhs, %rd5525, 39;
	add.u64 	%rd5545, %lhs, %rhs;
	}
	xor.b64  	%rd5546, %rd5544, %rd5545;
	and.b64  	%rd5547, %rd5525, %rd5501;
	xor.b64  	%rd5548, %rd5525, %rd5501;
	and.b64  	%rd5549, %rd5548, %rd5477;
	or.b64  	%rd5550, %rd5549, %rd5547;
	add.s64 	%rd5551, %rd5550, %rd5546;
	add.s64 	%rd5552, %rd5551, %rd5540;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5541, 50;
	shr.b64 	%rhs, %rd5541, 14;
	add.u64 	%rd5553, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5541, 46;
	shr.b64 	%rhs, %rd5541, 18;
	add.u64 	%rd5554, %lhs, %rhs;
	}
	xor.b64  	%rd5555, %rd5553, %rd5554;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5541, 23;
	shr.b64 	%rhs, %rd5541, 41;
	add.u64 	%rd5556, %lhs, %rhs;
	}
	xor.b64  	%rd5557, %rd5555, %rd5556;
	xor.b64  	%rd5558, %rd5514, %rd5490;
	and.b64  	%rd5559, %rd5541, %rd5558;
	xor.b64  	%rd5560, %rd5559, %rd5490;
	add.s64 	%rd5561, %rd4603, %rd5189;
	add.s64 	%rd5562, %rd5561, %rd5104;
	add.s64 	%rd5563, %rd5562, %rd5184;
	add.s64 	%rd5564, %rd5563, %rd5466;
	add.s64 	%rd5565, %rd5564, %rd5560;
	add.s64 	%rd5566, %rd5565, %rd5557;
	add.s64 	%rd5567, %rd5566, 7801388544844847127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5552, 36;
	shr.b64 	%rhs, %rd5552, 28;
	add.u64 	%rd5568, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5552, 30;
	shr.b64 	%rhs, %rd5552, 34;
	add.u64 	%rd5569, %lhs, %rhs;
	}
	xor.b64  	%rd5570, %rd5568, %rd5569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5552, 25;
	shr.b64 	%rhs, %rd5552, 39;
	add.u64 	%rd5571, %lhs, %rhs;
	}
	xor.b64  	%rd5572, %rd5570, %rd5571;
	and.b64  	%rd5573, %rd5552, %rd5525;
	xor.b64  	%rd5574, %rd5552, %rd5525;
	and.b64  	%rd5575, %rd5574, %rd5501;
	or.b64  	%rd5576, %rd5575, %rd5573;
	add.s64 	%rd5577, %rd5572, %rd16649;
	add.s64 	%rd5578, %rd5577, %rd5576;
	add.s64 	%rd16649, %rd5578, %rd5567;
	st.local.u64 	[%rd16639], %rd16649;
	add.s64 	%rd16648, %rd5552, %rd16648;
	st.local.u64 	[%rd16639+8], %rd16648;
	add.s64 	%rd16647, %rd5525, %rd16647;
	st.local.u64 	[%rd16639+16], %rd16647;
	add.s64 	%rd16646, %rd5501, %rd16646;
	st.local.u64 	[%rd16639+24], %rd16646;
	add.s64 	%rd5579, %rd5477, %rd16645;
	add.s64 	%rd16645, %rd5579, %rd5567;
	st.local.u64 	[%rd16639+32], %rd16645;
	add.s64 	%rd16644, %rd5541, %rd16644;
	st.local.u64 	[%rd16639+40], %rd16644;
	add.s64 	%rd16643, %rd5514, %rd16643;
	st.local.u64 	[%rd16639+48], %rd16643;
	add.s64 	%rd16642, %rd5490, %rd16642;
	st.local.u64 	[%rd16639+56], %rd16642;
	st.local.v2.u32 	[%rd16639+64], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+72], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+80], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+88], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+96], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+104], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+112], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+120], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+128], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+136], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+144], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+152], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+160], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+168], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+176], {%r206, %r206};
	st.local.v2.u32 	[%rd16639+184], {%r206, %r206};
	mov.u32 	%r3515, %r206;
	mov.u32 	%r3516, %r206;
	mov.u32 	%r3517, %r206;
	mov.u32 	%r3518, %r206;
	mov.u32 	%r3519, %r206;
	mov.u32 	%r3520, %r206;
	mov.u32 	%r3521, %r206;
	mov.u32 	%r3522, %r206;
	mov.u32 	%r3523, %r206;
	mov.u32 	%r3524, %r206;
	mov.u32 	%r3525, %r206;
	mov.u32 	%r3526, %r206;
	mov.u32 	%r3527, %r206;
	mov.u32 	%r3528, %r206;
	mov.u32 	%r3529, %r206;
	mov.u32 	%r3530, %r206;
	mov.u32 	%r3531, %r206;
	mov.u32 	%r3532, %r206;
	mov.u32 	%r3533, %r206;
	mov.u32 	%r3534, %r206;
	mov.u32 	%r3535, %r206;
	mov.u32 	%r3536, %r206;
	mov.u32 	%r3537, %r206;
	mov.u32 	%r3538, %r206;
	mov.u32 	%r3539, %r206;
	mov.u32 	%r3540, %r206;
	mov.u32 	%r3541, %r206;
	mov.u32 	%r3542, %r206;
	mov.u32 	%r3543, %r206;
	mov.u32 	%r3544, %r206;

$L__BB4_6:
	add.u64 	%rd16637, %SPL, 144;
	add.u64 	%rd16635, %SPL, 32;
	add.u64 	%rd16632, %SPL, 16;
	ld.param.u64 	%rd16631, [m09600_comp_param_24];
	add.u64 	%rd16622, %SPL, 64;
	add.u64 	%rd16620, %SPL, 48;
	ld.param.u64 	%rd16606, [m09600_comp_param_17];
	add.u64 	%rd16604, %SPL, 128;
	add.u64 	%rd16602, %SPL, 112;
	add.u64 	%rd16600, %SPL, 96;
	add.u64 	%rd16598, %SPL, 80;
	ld.param.u64 	%rd16590, [m09600_comp_param_18];
	add.u64 	%rd16589, %SP, 128;
	add.u64 	%rd16588, %SP, 112;
	add.u64 	%rd16587, %SP, 96;
	add.u64 	%rd16586, %SP, 80;
	add.u64 	%rd16585, %SP, 64;
	add.u64 	%rd16584, %SP, 48;
	add.u64 	%rd16583, %SP, 32;
	add.u64 	%rd16582, %SP, 16;
	add.u64 	%rd16581, %SP, 144;
	st.local.u32 	[%rd16637+188], %r213;
	mov.b64 	%rd5580, {%r3543, %r3544};
	mov.b64 	%rd5581, {%r3541, %r3542};
	mov.b64 	%rd5582, {%r3539, %r3540};
	mov.b64 	%rd5583, {%r3537, %r3538};
	mov.b64 	%rd5584, {%r3535, %r3536};
	mov.b64 	%rd5585, {%r3533, %r3534};
	mov.b64 	%rd5586, {%r3531, %r3532};
	mov.b64 	%rd5587, {%r3529, %r3530};
	mov.b64 	%rd5588, {%r3527, %r3528};
	mov.b64 	%rd5589, {%r3525, %r3526};
	mov.b64 	%rd5590, {%r3523, %r3524};
	mov.b64 	%rd5591, {%r3521, %r3522};
	mov.b64 	%rd5592, {%r3519, %r3520};
	mov.b64 	%rd5593, {%r3517, %r3518};
	mov.b64 	%rd5594, {%r3515, %r3516};
	mov.b64 	%rd5595, {%r213, %r206};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16645, 46;
	shr.b64 	%rhs, %rd16645, 18;
	add.u64 	%rd5596, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16645, 50;
	shr.b64 	%rhs, %rd16645, 14;
	add.u64 	%rd5597, %lhs, %rhs;
	}
	xor.b64  	%rd5598, %rd5597, %rd5596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16645, 23;
	shr.b64 	%rhs, %rd16645, 41;
	add.u64 	%rd5599, %lhs, %rhs;
	}
	xor.b64  	%rd5600, %rd5598, %rd5599;
	xor.b64  	%rd5601, %rd16644, %rd16643;
	and.b64  	%rd5602, %rd5601, %rd16645;
	xor.b64  	%rd5603, %rd5602, %rd16643;
	add.s64 	%rd5604, %rd16642, %rd5603;
	add.s64 	%rd5605, %rd5604, %rd5600;
	add.s64 	%rd5606, %rd5605, %rd5580;
	add.s64 	%rd5607, %rd5606, 4794697086780616226;
	add.s64 	%rd5608, %rd5607, %rd16646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16649, 30;
	shr.b64 	%rhs, %rd16649, 34;
	add.u64 	%rd5609, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16649, 36;
	shr.b64 	%rhs, %rd16649, 28;
	add.u64 	%rd5610, %lhs, %rhs;
	}
	xor.b64  	%rd5611, %rd5610, %rd5609;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16649, 25;
	shr.b64 	%rhs, %rd16649, 39;
	add.u64 	%rd5612, %lhs, %rhs;
	}
	xor.b64  	%rd5613, %rd5611, %rd5612;
	xor.b64  	%rd5614, %rd16649, %rd16648;
	and.b64  	%rd5615, %rd5614, %rd16647;
	and.b64  	%rd5616, %rd16649, %rd16648;
	or.b64  	%rd5617, %rd5615, %rd5616;
	add.s64 	%rd5618, %rd5617, %rd5613;
	add.s64 	%rd5619, %rd5618, %rd5607;
	add.s64 	%rd5620, %rd16643, %rd5581;
	xor.b64  	%rd5621, %rd16645, %rd16644;
	and.b64  	%rd5622, %rd5608, %rd5621;
	xor.b64  	%rd5623, %rd5622, %rd16644;
	add.s64 	%rd5624, %rd5620, %rd5623;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5608, 50;
	shr.b64 	%rhs, %rd5608, 14;
	add.u64 	%rd5625, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5608, 46;
	shr.b64 	%rhs, %rd5608, 18;
	add.u64 	%rd5626, %lhs, %rhs;
	}
	xor.b64  	%rd5627, %rd5625, %rd5626;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5608, 23;
	shr.b64 	%rhs, %rd5608, 41;
	add.u64 	%rd5628, %lhs, %rhs;
	}
	xor.b64  	%rd5629, %rd5627, %rd5628;
	add.s64 	%rd5630, %rd5624, %rd5629;
	add.s64 	%rd5631, %rd5630, 8158064640168781261;
	add.s64 	%rd5632, %rd5631, %rd16647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5619, 36;
	shr.b64 	%rhs, %rd5619, 28;
	add.u64 	%rd5633, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5619, 30;
	shr.b64 	%rhs, %rd5619, 34;
	add.u64 	%rd5634, %lhs, %rhs;
	}
	xor.b64  	%rd5635, %rd5633, %rd5634;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5619, 25;
	shr.b64 	%rhs, %rd5619, 39;
	add.u64 	%rd5636, %lhs, %rhs;
	}
	xor.b64  	%rd5637, %rd5635, %rd5636;
	and.b64  	%rd5638, %rd5619, %rd16649;
	xor.b64  	%rd5639, %rd5619, %rd16649;
	and.b64  	%rd5640, %rd5639, %rd16648;
	or.b64  	%rd5641, %rd5640, %rd5638;
	add.s64 	%rd5642, %rd5641, %rd5637;
	add.s64 	%rd5643, %rd5642, %rd5631;
	add.s64 	%rd5644, %rd16644, %rd5582;
	xor.b64  	%rd5645, %rd5608, %rd16645;
	and.b64  	%rd5646, %rd5632, %rd5645;
	xor.b64  	%rd5647, %rd5646, %rd16645;
	add.s64 	%rd5648, %rd5644, %rd5647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5632, 50;
	shr.b64 	%rhs, %rd5632, 14;
	add.u64 	%rd5649, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5632, 46;
	shr.b64 	%rhs, %rd5632, 18;
	add.u64 	%rd5650, %lhs, %rhs;
	}
	xor.b64  	%rd5651, %rd5649, %rd5650;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5632, 23;
	shr.b64 	%rhs, %rd5632, 41;
	add.u64 	%rd5652, %lhs, %rhs;
	}
	xor.b64  	%rd5653, %rd5651, %rd5652;
	add.s64 	%rd5654, %rd5648, %rd5653;
	add.s64 	%rd5655, %rd5654, -5349999486874862801;
	add.s64 	%rd5656, %rd5655, %rd16648;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5643, 36;
	shr.b64 	%rhs, %rd5643, 28;
	add.u64 	%rd5657, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5643, 30;
	shr.b64 	%rhs, %rd5643, 34;
	add.u64 	%rd5658, %lhs, %rhs;
	}
	xor.b64  	%rd5659, %rd5657, %rd5658;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5643, 25;
	shr.b64 	%rhs, %rd5643, 39;
	add.u64 	%rd5660, %lhs, %rhs;
	}
	xor.b64  	%rd5661, %rd5659, %rd5660;
	and.b64  	%rd5662, %rd5643, %rd5619;
	xor.b64  	%rd5663, %rd5643, %rd5619;
	and.b64  	%rd5664, %rd5663, %rd16649;
	or.b64  	%rd5665, %rd5664, %rd5662;
	add.s64 	%rd5666, %rd5665, %rd5661;
	add.s64 	%rd5667, %rd5666, %rd5655;
	add.s64 	%rd5668, %rd16645, %rd5583;
	xor.b64  	%rd5669, %rd5632, %rd5608;
	and.b64  	%rd5670, %rd5656, %rd5669;
	xor.b64  	%rd5671, %rd5670, %rd5608;
	add.s64 	%rd5672, %rd5668, %rd5671;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5656, 50;
	shr.b64 	%rhs, %rd5656, 14;
	add.u64 	%rd5673, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5656, 46;
	shr.b64 	%rhs, %rd5656, 18;
	add.u64 	%rd5674, %lhs, %rhs;
	}
	xor.b64  	%rd5675, %rd5673, %rd5674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5656, 23;
	shr.b64 	%rhs, %rd5656, 41;
	add.u64 	%rd5676, %lhs, %rhs;
	}
	xor.b64  	%rd5677, %rd5675, %rd5676;
	add.s64 	%rd5678, %rd5672, %rd5677;
	add.s64 	%rd5679, %rd5678, -1606136188198331460;
	add.s64 	%rd5680, %rd5679, %rd16649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5667, 36;
	shr.b64 	%rhs, %rd5667, 28;
	add.u64 	%rd5681, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5667, 30;
	shr.b64 	%rhs, %rd5667, 34;
	add.u64 	%rd5682, %lhs, %rhs;
	}
	xor.b64  	%rd5683, %rd5681, %rd5682;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5667, 25;
	shr.b64 	%rhs, %rd5667, 39;
	add.u64 	%rd5684, %lhs, %rhs;
	}
	xor.b64  	%rd5685, %rd5683, %rd5684;
	and.b64  	%rd5686, %rd5667, %rd5643;
	xor.b64  	%rd5687, %rd5667, %rd5643;
	and.b64  	%rd5688, %rd5687, %rd5619;
	or.b64  	%rd5689, %rd5688, %rd5686;
	add.s64 	%rd5690, %rd5689, %rd5685;
	add.s64 	%rd5691, %rd5690, %rd5679;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5680, 50;
	shr.b64 	%rhs, %rd5680, 14;
	add.u64 	%rd5692, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5680, 46;
	shr.b64 	%rhs, %rd5680, 18;
	add.u64 	%rd5693, %lhs, %rhs;
	}
	xor.b64  	%rd5694, %rd5692, %rd5693;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5680, 23;
	shr.b64 	%rhs, %rd5680, 41;
	add.u64 	%rd5695, %lhs, %rhs;
	}
	xor.b64  	%rd5696, %rd5694, %rd5695;
	xor.b64  	%rd5697, %rd5656, %rd5632;
	and.b64  	%rd5698, %rd5680, %rd5697;
	xor.b64  	%rd5699, %rd5698, %rd5632;
	add.s64 	%rd5700, %rd5584, %rd5608;
	add.s64 	%rd5701, %rd5700, %rd5699;
	add.s64 	%rd5702, %rd5701, %rd5696;
	add.s64 	%rd5703, %rd5702, 4131703408338449720;
	add.s64 	%rd5704, %rd5703, %rd5619;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5691, 36;
	shr.b64 	%rhs, %rd5691, 28;
	add.u64 	%rd5705, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5691, 30;
	shr.b64 	%rhs, %rd5691, 34;
	add.u64 	%rd5706, %lhs, %rhs;
	}
	xor.b64  	%rd5707, %rd5705, %rd5706;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5691, 25;
	shr.b64 	%rhs, %rd5691, 39;
	add.u64 	%rd5708, %lhs, %rhs;
	}
	xor.b64  	%rd5709, %rd5707, %rd5708;
	and.b64  	%rd5710, %rd5691, %rd5667;
	xor.b64  	%rd5711, %rd5691, %rd5667;
	and.b64  	%rd5712, %rd5711, %rd5643;
	or.b64  	%rd5713, %rd5712, %rd5710;
	add.s64 	%rd5714, %rd5713, %rd5709;
	add.s64 	%rd5715, %rd5714, %rd5703;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5704, 50;
	shr.b64 	%rhs, %rd5704, 14;
	add.u64 	%rd5716, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5704, 46;
	shr.b64 	%rhs, %rd5704, 18;
	add.u64 	%rd5717, %lhs, %rhs;
	}
	xor.b64  	%rd5718, %rd5716, %rd5717;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5704, 23;
	shr.b64 	%rhs, %rd5704, 41;
	add.u64 	%rd5719, %lhs, %rhs;
	}
	xor.b64  	%rd5720, %rd5718, %rd5719;
	xor.b64  	%rd5721, %rd5680, %rd5656;
	and.b64  	%rd5722, %rd5704, %rd5721;
	xor.b64  	%rd5723, %rd5722, %rd5656;
	add.s64 	%rd5724, %rd5585, %rd5632;
	add.s64 	%rd5725, %rd5724, %rd5723;
	add.s64 	%rd5726, %rd5725, %rd5720;
	add.s64 	%rd5727, %rd5726, 6480981068601479193;
	add.s64 	%rd5728, %rd5727, %rd5643;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5715, 36;
	shr.b64 	%rhs, %rd5715, 28;
	add.u64 	%rd5729, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5715, 30;
	shr.b64 	%rhs, %rd5715, 34;
	add.u64 	%rd5730, %lhs, %rhs;
	}
	xor.b64  	%rd5731, %rd5729, %rd5730;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5715, 25;
	shr.b64 	%rhs, %rd5715, 39;
	add.u64 	%rd5732, %lhs, %rhs;
	}
	xor.b64  	%rd5733, %rd5731, %rd5732;
	and.b64  	%rd5734, %rd5715, %rd5691;
	xor.b64  	%rd5735, %rd5715, %rd5691;
	and.b64  	%rd5736, %rd5735, %rd5667;
	or.b64  	%rd5737, %rd5736, %rd5734;
	add.s64 	%rd5738, %rd5737, %rd5733;
	add.s64 	%rd5739, %rd5738, %rd5727;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5728, 50;
	shr.b64 	%rhs, %rd5728, 14;
	add.u64 	%rd5740, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5728, 46;
	shr.b64 	%rhs, %rd5728, 18;
	add.u64 	%rd5741, %lhs, %rhs;
	}
	xor.b64  	%rd5742, %rd5740, %rd5741;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5728, 23;
	shr.b64 	%rhs, %rd5728, 41;
	add.u64 	%rd5743, %lhs, %rhs;
	}
	xor.b64  	%rd5744, %rd5742, %rd5743;
	xor.b64  	%rd5745, %rd5704, %rd5680;
	and.b64  	%rd5746, %rd5728, %rd5745;
	xor.b64  	%rd5747, %rd5746, %rd5680;
	add.s64 	%rd5748, %rd5586, %rd5656;
	add.s64 	%rd5749, %rd5748, %rd5747;
	add.s64 	%rd5750, %rd5749, %rd5744;
	add.s64 	%rd5751, %rd5750, -7908458776815382629;
	add.s64 	%rd5752, %rd5751, %rd5667;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5739, 36;
	shr.b64 	%rhs, %rd5739, 28;
	add.u64 	%rd5753, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5739, 30;
	shr.b64 	%rhs, %rd5739, 34;
	add.u64 	%rd5754, %lhs, %rhs;
	}
	xor.b64  	%rd5755, %rd5753, %rd5754;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5739, 25;
	shr.b64 	%rhs, %rd5739, 39;
	add.u64 	%rd5756, %lhs, %rhs;
	}
	xor.b64  	%rd5757, %rd5755, %rd5756;
	and.b64  	%rd5758, %rd5739, %rd5715;
	xor.b64  	%rd5759, %rd5739, %rd5715;
	and.b64  	%rd5760, %rd5759, %rd5691;
	or.b64  	%rd5761, %rd5760, %rd5758;
	add.s64 	%rd5762, %rd5761, %rd5757;
	add.s64 	%rd5763, %rd5762, %rd5751;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5752, 50;
	shr.b64 	%rhs, %rd5752, 14;
	add.u64 	%rd5764, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5752, 46;
	shr.b64 	%rhs, %rd5752, 18;
	add.u64 	%rd5765, %lhs, %rhs;
	}
	xor.b64  	%rd5766, %rd5764, %rd5765;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5752, 23;
	shr.b64 	%rhs, %rd5752, 41;
	add.u64 	%rd5767, %lhs, %rhs;
	}
	xor.b64  	%rd5768, %rd5766, %rd5767;
	xor.b64  	%rd5769, %rd5728, %rd5704;
	and.b64  	%rd5770, %rd5752, %rd5769;
	xor.b64  	%rd5771, %rd5770, %rd5704;
	add.s64 	%rd5772, %rd5587, %rd5680;
	add.s64 	%rd5773, %rd5772, %rd5771;
	add.s64 	%rd5774, %rd5773, %rd5768;
	add.s64 	%rd5775, %rd5774, -6116909921290321640;
	add.s64 	%rd5776, %rd5775, %rd5691;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5763, 36;
	shr.b64 	%rhs, %rd5763, 28;
	add.u64 	%rd5777, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5763, 30;
	shr.b64 	%rhs, %rd5763, 34;
	add.u64 	%rd5778, %lhs, %rhs;
	}
	xor.b64  	%rd5779, %rd5777, %rd5778;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5763, 25;
	shr.b64 	%rhs, %rd5763, 39;
	add.u64 	%rd5780, %lhs, %rhs;
	}
	xor.b64  	%rd5781, %rd5779, %rd5780;
	and.b64  	%rd5782, %rd5763, %rd5739;
	xor.b64  	%rd5783, %rd5763, %rd5739;
	and.b64  	%rd5784, %rd5783, %rd5715;
	or.b64  	%rd5785, %rd5784, %rd5782;
	add.s64 	%rd5786, %rd5785, %rd5781;
	add.s64 	%rd5787, %rd5786, %rd5775;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5776, 50;
	shr.b64 	%rhs, %rd5776, 14;
	add.u64 	%rd5788, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5776, 46;
	shr.b64 	%rhs, %rd5776, 18;
	add.u64 	%rd5789, %lhs, %rhs;
	}
	xor.b64  	%rd5790, %rd5788, %rd5789;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5776, 23;
	shr.b64 	%rhs, %rd5776, 41;
	add.u64 	%rd5791, %lhs, %rhs;
	}
	xor.b64  	%rd5792, %rd5790, %rd5791;
	xor.b64  	%rd5793, %rd5752, %rd5728;
	and.b64  	%rd5794, %rd5776, %rd5793;
	xor.b64  	%rd5795, %rd5794, %rd5728;
	add.s64 	%rd5796, %rd5588, %rd5704;
	add.s64 	%rd5797, %rd5796, %rd5795;
	add.s64 	%rd5798, %rd5797, %rd5792;
	add.s64 	%rd5799, %rd5798, -2880145864133508542;
	add.s64 	%rd5800, %rd5799, %rd5715;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5787, 36;
	shr.b64 	%rhs, %rd5787, 28;
	add.u64 	%rd5801, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5787, 30;
	shr.b64 	%rhs, %rd5787, 34;
	add.u64 	%rd5802, %lhs, %rhs;
	}
	xor.b64  	%rd5803, %rd5801, %rd5802;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5787, 25;
	shr.b64 	%rhs, %rd5787, 39;
	add.u64 	%rd5804, %lhs, %rhs;
	}
	xor.b64  	%rd5805, %rd5803, %rd5804;
	and.b64  	%rd5806, %rd5787, %rd5763;
	xor.b64  	%rd5807, %rd5787, %rd5763;
	and.b64  	%rd5808, %rd5807, %rd5739;
	or.b64  	%rd5809, %rd5808, %rd5806;
	add.s64 	%rd5810, %rd5809, %rd5805;
	add.s64 	%rd5811, %rd5810, %rd5799;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5800, 50;
	shr.b64 	%rhs, %rd5800, 14;
	add.u64 	%rd5812, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5800, 46;
	shr.b64 	%rhs, %rd5800, 18;
	add.u64 	%rd5813, %lhs, %rhs;
	}
	xor.b64  	%rd5814, %rd5812, %rd5813;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5800, 23;
	shr.b64 	%rhs, %rd5800, 41;
	add.u64 	%rd5815, %lhs, %rhs;
	}
	xor.b64  	%rd5816, %rd5814, %rd5815;
	xor.b64  	%rd5817, %rd5776, %rd5752;
	and.b64  	%rd5818, %rd5800, %rd5817;
	xor.b64  	%rd5819, %rd5818, %rd5752;
	add.s64 	%rd5820, %rd5589, %rd5728;
	add.s64 	%rd5821, %rd5820, %rd5819;
	add.s64 	%rd5822, %rd5821, %rd5816;
	add.s64 	%rd5823, %rd5822, 1334009975649890238;
	add.s64 	%rd5824, %rd5823, %rd5739;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5811, 36;
	shr.b64 	%rhs, %rd5811, 28;
	add.u64 	%rd5825, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5811, 30;
	shr.b64 	%rhs, %rd5811, 34;
	add.u64 	%rd5826, %lhs, %rhs;
	}
	xor.b64  	%rd5827, %rd5825, %rd5826;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5811, 25;
	shr.b64 	%rhs, %rd5811, 39;
	add.u64 	%rd5828, %lhs, %rhs;
	}
	xor.b64  	%rd5829, %rd5827, %rd5828;
	and.b64  	%rd5830, %rd5811, %rd5787;
	xor.b64  	%rd5831, %rd5811, %rd5787;
	and.b64  	%rd5832, %rd5831, %rd5763;
	or.b64  	%rd5833, %rd5832, %rd5830;
	add.s64 	%rd5834, %rd5833, %rd5829;
	add.s64 	%rd5835, %rd5834, %rd5823;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5824, 50;
	shr.b64 	%rhs, %rd5824, 14;
	add.u64 	%rd5836, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5824, 46;
	shr.b64 	%rhs, %rd5824, 18;
	add.u64 	%rd5837, %lhs, %rhs;
	}
	xor.b64  	%rd5838, %rd5836, %rd5837;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5824, 23;
	shr.b64 	%rhs, %rd5824, 41;
	add.u64 	%rd5839, %lhs, %rhs;
	}
	xor.b64  	%rd5840, %rd5838, %rd5839;
	xor.b64  	%rd5841, %rd5800, %rd5776;
	and.b64  	%rd5842, %rd5824, %rd5841;
	xor.b64  	%rd5843, %rd5842, %rd5776;
	add.s64 	%rd5844, %rd5590, %rd5752;
	add.s64 	%rd5845, %rd5844, %rd5843;
	add.s64 	%rd5846, %rd5845, %rd5840;
	add.s64 	%rd5847, %rd5846, 2608012711638119052;
	add.s64 	%rd5848, %rd5847, %rd5763;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5835, 36;
	shr.b64 	%rhs, %rd5835, 28;
	add.u64 	%rd5849, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5835, 30;
	shr.b64 	%rhs, %rd5835, 34;
	add.u64 	%rd5850, %lhs, %rhs;
	}
	xor.b64  	%rd5851, %rd5849, %rd5850;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5835, 25;
	shr.b64 	%rhs, %rd5835, 39;
	add.u64 	%rd5852, %lhs, %rhs;
	}
	xor.b64  	%rd5853, %rd5851, %rd5852;
	and.b64  	%rd5854, %rd5835, %rd5811;
	xor.b64  	%rd5855, %rd5835, %rd5811;
	and.b64  	%rd5856, %rd5855, %rd5787;
	or.b64  	%rd5857, %rd5856, %rd5854;
	add.s64 	%rd5858, %rd5857, %rd5853;
	add.s64 	%rd5859, %rd5858, %rd5847;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5848, 50;
	shr.b64 	%rhs, %rd5848, 14;
	add.u64 	%rd5860, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5848, 46;
	shr.b64 	%rhs, %rd5848, 18;
	add.u64 	%rd5861, %lhs, %rhs;
	}
	xor.b64  	%rd5862, %rd5860, %rd5861;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5848, 23;
	shr.b64 	%rhs, %rd5848, 41;
	add.u64 	%rd5863, %lhs, %rhs;
	}
	xor.b64  	%rd5864, %rd5862, %rd5863;
	xor.b64  	%rd5865, %rd5824, %rd5800;
	and.b64  	%rd5866, %rd5848, %rd5865;
	xor.b64  	%rd5867, %rd5866, %rd5800;
	add.s64 	%rd5868, %rd5591, %rd5776;
	add.s64 	%rd5869, %rd5868, %rd5867;
	add.s64 	%rd5870, %rd5869, %rd5864;
	add.s64 	%rd5871, %rd5870, 6128411473006802146;
	add.s64 	%rd5872, %rd5871, %rd5787;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5859, 36;
	shr.b64 	%rhs, %rd5859, 28;
	add.u64 	%rd5873, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5859, 30;
	shr.b64 	%rhs, %rd5859, 34;
	add.u64 	%rd5874, %lhs, %rhs;
	}
	xor.b64  	%rd5875, %rd5873, %rd5874;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5859, 25;
	shr.b64 	%rhs, %rd5859, 39;
	add.u64 	%rd5876, %lhs, %rhs;
	}
	xor.b64  	%rd5877, %rd5875, %rd5876;
	and.b64  	%rd5878, %rd5859, %rd5835;
	xor.b64  	%rd5879, %rd5859, %rd5835;
	and.b64  	%rd5880, %rd5879, %rd5811;
	or.b64  	%rd5881, %rd5880, %rd5878;
	add.s64 	%rd5882, %rd5881, %rd5877;
	add.s64 	%rd5883, %rd5882, %rd5871;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5872, 50;
	shr.b64 	%rhs, %rd5872, 14;
	add.u64 	%rd5884, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5872, 46;
	shr.b64 	%rhs, %rd5872, 18;
	add.u64 	%rd5885, %lhs, %rhs;
	}
	xor.b64  	%rd5886, %rd5884, %rd5885;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5872, 23;
	shr.b64 	%rhs, %rd5872, 41;
	add.u64 	%rd5887, %lhs, %rhs;
	}
	xor.b64  	%rd5888, %rd5886, %rd5887;
	xor.b64  	%rd5889, %rd5848, %rd5824;
	and.b64  	%rd5890, %rd5872, %rd5889;
	xor.b64  	%rd5891, %rd5890, %rd5824;
	add.s64 	%rd5892, %rd5592, %rd5800;
	add.s64 	%rd5893, %rd5892, %rd5891;
	add.s64 	%rd5894, %rd5893, %rd5888;
	add.s64 	%rd5895, %rd5894, 8268148722764581231;
	add.s64 	%rd5896, %rd5895, %rd5811;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5883, 36;
	shr.b64 	%rhs, %rd5883, 28;
	add.u64 	%rd5897, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5883, 30;
	shr.b64 	%rhs, %rd5883, 34;
	add.u64 	%rd5898, %lhs, %rhs;
	}
	xor.b64  	%rd5899, %rd5897, %rd5898;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5883, 25;
	shr.b64 	%rhs, %rd5883, 39;
	add.u64 	%rd5900, %lhs, %rhs;
	}
	xor.b64  	%rd5901, %rd5899, %rd5900;
	and.b64  	%rd5902, %rd5883, %rd5859;
	xor.b64  	%rd5903, %rd5883, %rd5859;
	and.b64  	%rd5904, %rd5903, %rd5835;
	or.b64  	%rd5905, %rd5904, %rd5902;
	add.s64 	%rd5906, %rd5905, %rd5901;
	add.s64 	%rd5907, %rd5906, %rd5895;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5896, 50;
	shr.b64 	%rhs, %rd5896, 14;
	add.u64 	%rd5908, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5896, 46;
	shr.b64 	%rhs, %rd5896, 18;
	add.u64 	%rd5909, %lhs, %rhs;
	}
	xor.b64  	%rd5910, %rd5908, %rd5909;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5896, 23;
	shr.b64 	%rhs, %rd5896, 41;
	add.u64 	%rd5911, %lhs, %rhs;
	}
	xor.b64  	%rd5912, %rd5910, %rd5911;
	xor.b64  	%rd5913, %rd5872, %rd5848;
	and.b64  	%rd5914, %rd5896, %rd5913;
	xor.b64  	%rd5915, %rd5914, %rd5848;
	add.s64 	%rd5916, %rd5593, %rd5824;
	add.s64 	%rd5917, %rd5916, %rd5915;
	add.s64 	%rd5918, %rd5917, %rd5912;
	add.s64 	%rd5919, %rd5918, -9160688886553864527;
	add.s64 	%rd5920, %rd5919, %rd5835;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5907, 36;
	shr.b64 	%rhs, %rd5907, 28;
	add.u64 	%rd5921, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5907, 30;
	shr.b64 	%rhs, %rd5907, 34;
	add.u64 	%rd5922, %lhs, %rhs;
	}
	xor.b64  	%rd5923, %rd5921, %rd5922;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5907, 25;
	shr.b64 	%rhs, %rd5907, 39;
	add.u64 	%rd5924, %lhs, %rhs;
	}
	xor.b64  	%rd5925, %rd5923, %rd5924;
	and.b64  	%rd5926, %rd5907, %rd5883;
	xor.b64  	%rd5927, %rd5907, %rd5883;
	and.b64  	%rd5928, %rd5927, %rd5859;
	or.b64  	%rd5929, %rd5928, %rd5926;
	add.s64 	%rd5930, %rd5929, %rd5925;
	add.s64 	%rd5931, %rd5930, %rd5919;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5920, 50;
	shr.b64 	%rhs, %rd5920, 14;
	add.u64 	%rd5932, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5920, 46;
	shr.b64 	%rhs, %rd5920, 18;
	add.u64 	%rd5933, %lhs, %rhs;
	}
	xor.b64  	%rd5934, %rd5932, %rd5933;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5920, 23;
	shr.b64 	%rhs, %rd5920, 41;
	add.u64 	%rd5935, %lhs, %rhs;
	}
	xor.b64  	%rd5936, %rd5934, %rd5935;
	xor.b64  	%rd5937, %rd5896, %rd5872;
	and.b64  	%rd5938, %rd5920, %rd5937;
	xor.b64  	%rd5939, %rd5938, %rd5872;
	add.s64 	%rd5940, %rd5594, %rd5848;
	add.s64 	%rd5941, %rd5940, %rd5939;
	add.s64 	%rd5942, %rd5941, %rd5936;
	add.s64 	%rd5943, %rd5942, -7215885187991268811;
	add.s64 	%rd5944, %rd5943, %rd5859;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5931, 36;
	shr.b64 	%rhs, %rd5931, 28;
	add.u64 	%rd5945, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5931, 30;
	shr.b64 	%rhs, %rd5931, 34;
	add.u64 	%rd5946, %lhs, %rhs;
	}
	xor.b64  	%rd5947, %rd5945, %rd5946;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5931, 25;
	shr.b64 	%rhs, %rd5931, 39;
	add.u64 	%rd5948, %lhs, %rhs;
	}
	xor.b64  	%rd5949, %rd5947, %rd5948;
	and.b64  	%rd5950, %rd5931, %rd5907;
	xor.b64  	%rd5951, %rd5931, %rd5907;
	and.b64  	%rd5952, %rd5951, %rd5883;
	or.b64  	%rd5953, %rd5952, %rd5950;
	add.s64 	%rd5954, %rd5953, %rd5949;
	add.s64 	%rd5955, %rd5954, %rd5943;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5944, 50;
	shr.b64 	%rhs, %rd5944, 14;
	add.u64 	%rd5956, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5944, 46;
	shr.b64 	%rhs, %rd5944, 18;
	add.u64 	%rd5957, %lhs, %rhs;
	}
	xor.b64  	%rd5958, %rd5956, %rd5957;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5944, 23;
	shr.b64 	%rhs, %rd5944, 41;
	add.u64 	%rd5959, %lhs, %rhs;
	}
	xor.b64  	%rd5960, %rd5958, %rd5959;
	xor.b64  	%rd5961, %rd5920, %rd5896;
	and.b64  	%rd5962, %rd5944, %rd5961;
	xor.b64  	%rd5963, %rd5962, %rd5896;
	add.s64 	%rd5964, %rd5595, %rd5872;
	add.s64 	%rd5965, %rd5964, %rd5963;
	add.s64 	%rd5966, %rd5965, %rd5960;
	add.s64 	%rd5967, %rd5966, -4495734319001033068;
	add.s64 	%rd5968, %rd5967, %rd5883;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5955, 36;
	shr.b64 	%rhs, %rd5955, 28;
	add.u64 	%rd5969, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5955, 30;
	shr.b64 	%rhs, %rd5955, 34;
	add.u64 	%rd5970, %lhs, %rhs;
	}
	xor.b64  	%rd5971, %rd5969, %rd5970;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5955, 25;
	shr.b64 	%rhs, %rd5955, 39;
	add.u64 	%rd5972, %lhs, %rhs;
	}
	xor.b64  	%rd5973, %rd5971, %rd5972;
	and.b64  	%rd5974, %rd5955, %rd5931;
	xor.b64  	%rd5975, %rd5955, %rd5931;
	and.b64  	%rd5976, %rd5975, %rd5907;
	or.b64  	%rd5977, %rd5976, %rd5974;
	add.s64 	%rd5978, %rd5977, %rd5973;
	add.s64 	%rd5979, %rd5978, %rd5967;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5594, 45;
	shr.b64 	%rhs, %rd5594, 19;
	add.u64 	%rd5980, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5594, 3;
	shr.b64 	%rhs, %rd5594, 61;
	add.u64 	%rd5981, %lhs, %rhs;
	}
	xor.b64  	%rd5982, %rd5980, %rd5981;
	shr.u64 	%rd5983, %rd5594, 6;
	xor.b64  	%rd5984, %rd5982, %rd5983;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5581, 63;
	shr.b64 	%rhs, %rd5581, 1;
	add.u64 	%rd5985, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5581, 56;
	shr.b64 	%rhs, %rd5581, 8;
	add.u64 	%rd5986, %lhs, %rhs;
	}
	xor.b64  	%rd5987, %rd5985, %rd5986;
	shr.u64 	%rd5988, %rd5581, 7;
	xor.b64  	%rd5989, %rd5987, %rd5988;
	add.s64 	%rd5990, %rd5984, %rd5589;
	add.s64 	%rd5991, %rd5990, %rd5580;
	add.s64 	%rd5992, %rd5991, %rd5989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5595, 45;
	shr.b64 	%rhs, %rd5595, 19;
	add.u64 	%rd5993, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5595, 3;
	shr.b64 	%rhs, %rd5595, 61;
	add.u64 	%rd5994, %lhs, %rhs;
	}
	xor.b64  	%rd5995, %rd5993, %rd5994;
	shr.u64 	%rd5996, %rd5595, 6;
	xor.b64  	%rd5997, %rd5995, %rd5996;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5582, 63;
	shr.b64 	%rhs, %rd5582, 1;
	add.u64 	%rd5998, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5582, 56;
	shr.b64 	%rhs, %rd5582, 8;
	add.u64 	%rd5999, %lhs, %rhs;
	}
	xor.b64  	%rd6000, %rd5998, %rd5999;
	shr.u64 	%rd6001, %rd5582, 7;
	xor.b64  	%rd6002, %rd6000, %rd6001;
	add.s64 	%rd6003, %rd5997, %rd5590;
	add.s64 	%rd6004, %rd6003, %rd5581;
	add.s64 	%rd6005, %rd6004, %rd6002;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5992, 45;
	shr.b64 	%rhs, %rd5992, 19;
	add.u64 	%rd6006, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5992, 3;
	shr.b64 	%rhs, %rd5992, 61;
	add.u64 	%rd6007, %lhs, %rhs;
	}
	xor.b64  	%rd6008, %rd6006, %rd6007;
	shr.u64 	%rd6009, %rd5992, 6;
	xor.b64  	%rd6010, %rd6008, %rd6009;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5583, 63;
	shr.b64 	%rhs, %rd5583, 1;
	add.u64 	%rd6011, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5583, 56;
	shr.b64 	%rhs, %rd5583, 8;
	add.u64 	%rd6012, %lhs, %rhs;
	}
	xor.b64  	%rd6013, %rd6011, %rd6012;
	shr.u64 	%rd6014, %rd5583, 7;
	xor.b64  	%rd6015, %rd6013, %rd6014;
	add.s64 	%rd6016, %rd5582, %rd5591;
	add.s64 	%rd6017, %rd6016, %rd6015;
	add.s64 	%rd6018, %rd6017, %rd6010;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6005, 45;
	shr.b64 	%rhs, %rd6005, 19;
	add.u64 	%rd6019, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6005, 3;
	shr.b64 	%rhs, %rd6005, 61;
	add.u64 	%rd6020, %lhs, %rhs;
	}
	xor.b64  	%rd6021, %rd6019, %rd6020;
	shr.u64 	%rd6022, %rd6005, 6;
	xor.b64  	%rd6023, %rd6021, %rd6022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5584, 63;
	shr.b64 	%rhs, %rd5584, 1;
	add.u64 	%rd6024, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5584, 56;
	shr.b64 	%rhs, %rd5584, 8;
	add.u64 	%rd6025, %lhs, %rhs;
	}
	xor.b64  	%rd6026, %rd6024, %rd6025;
	shr.u64 	%rd6027, %rd5584, 7;
	xor.b64  	%rd6028, %rd6026, %rd6027;
	add.s64 	%rd6029, %rd5583, %rd5592;
	add.s64 	%rd6030, %rd6029, %rd6028;
	add.s64 	%rd6031, %rd6030, %rd6023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6018, 45;
	shr.b64 	%rhs, %rd6018, 19;
	add.u64 	%rd6032, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6018, 3;
	shr.b64 	%rhs, %rd6018, 61;
	add.u64 	%rd6033, %lhs, %rhs;
	}
	xor.b64  	%rd6034, %rd6032, %rd6033;
	shr.u64 	%rd6035, %rd6018, 6;
	xor.b64  	%rd6036, %rd6034, %rd6035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5585, 63;
	shr.b64 	%rhs, %rd5585, 1;
	add.u64 	%rd6037, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5585, 56;
	shr.b64 	%rhs, %rd5585, 8;
	add.u64 	%rd6038, %lhs, %rhs;
	}
	xor.b64  	%rd6039, %rd6037, %rd6038;
	shr.u64 	%rd6040, %rd5585, 7;
	xor.b64  	%rd6041, %rd6039, %rd6040;
	add.s64 	%rd6042, %rd5584, %rd5593;
	add.s64 	%rd6043, %rd6042, %rd6041;
	add.s64 	%rd6044, %rd6043, %rd6036;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6031, 45;
	shr.b64 	%rhs, %rd6031, 19;
	add.u64 	%rd6045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6031, 3;
	shr.b64 	%rhs, %rd6031, 61;
	add.u64 	%rd6046, %lhs, %rhs;
	}
	xor.b64  	%rd6047, %rd6045, %rd6046;
	shr.u64 	%rd6048, %rd6031, 6;
	xor.b64  	%rd6049, %rd6047, %rd6048;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5586, 63;
	shr.b64 	%rhs, %rd5586, 1;
	add.u64 	%rd6050, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5586, 56;
	shr.b64 	%rhs, %rd5586, 8;
	add.u64 	%rd6051, %lhs, %rhs;
	}
	xor.b64  	%rd6052, %rd6050, %rd6051;
	shr.u64 	%rd6053, %rd5586, 7;
	xor.b64  	%rd6054, %rd6052, %rd6053;
	add.s64 	%rd6055, %rd5585, %rd5594;
	add.s64 	%rd6056, %rd6055, %rd6054;
	add.s64 	%rd6057, %rd6056, %rd6049;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6044, 45;
	shr.b64 	%rhs, %rd6044, 19;
	add.u64 	%rd6058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6044, 3;
	shr.b64 	%rhs, %rd6044, 61;
	add.u64 	%rd6059, %lhs, %rhs;
	}
	xor.b64  	%rd6060, %rd6058, %rd6059;
	shr.u64 	%rd6061, %rd6044, 6;
	xor.b64  	%rd6062, %rd6060, %rd6061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5587, 63;
	shr.b64 	%rhs, %rd5587, 1;
	add.u64 	%rd6063, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5587, 56;
	shr.b64 	%rhs, %rd5587, 8;
	add.u64 	%rd6064, %lhs, %rhs;
	}
	xor.b64  	%rd6065, %rd6063, %rd6064;
	shr.u64 	%rd6066, %rd5587, 7;
	xor.b64  	%rd6067, %rd6065, %rd6066;
	add.s64 	%rd6068, %rd5586, %rd5595;
	add.s64 	%rd6069, %rd6068, %rd6067;
	add.s64 	%rd6070, %rd6069, %rd6062;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6057, 45;
	shr.b64 	%rhs, %rd6057, 19;
	add.u64 	%rd6071, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6057, 3;
	shr.b64 	%rhs, %rd6057, 61;
	add.u64 	%rd6072, %lhs, %rhs;
	}
	xor.b64  	%rd6073, %rd6071, %rd6072;
	shr.u64 	%rd6074, %rd6057, 6;
	xor.b64  	%rd6075, %rd6073, %rd6074;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5588, 63;
	shr.b64 	%rhs, %rd5588, 1;
	add.u64 	%rd6076, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5588, 56;
	shr.b64 	%rhs, %rd5588, 8;
	add.u64 	%rd6077, %lhs, %rhs;
	}
	xor.b64  	%rd6078, %rd6076, %rd6077;
	shr.u64 	%rd6079, %rd5588, 7;
	xor.b64  	%rd6080, %rd6078, %rd6079;
	add.s64 	%rd6081, %rd6080, %rd5587;
	add.s64 	%rd6082, %rd6081, %rd5992;
	add.s64 	%rd6083, %rd6082, %rd6075;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6070, 45;
	shr.b64 	%rhs, %rd6070, 19;
	add.u64 	%rd6084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6070, 3;
	shr.b64 	%rhs, %rd6070, 61;
	add.u64 	%rd6085, %lhs, %rhs;
	}
	xor.b64  	%rd6086, %rd6084, %rd6085;
	shr.u64 	%rd6087, %rd6070, 6;
	xor.b64  	%rd6088, %rd6086, %rd6087;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5589, 63;
	shr.b64 	%rhs, %rd5589, 1;
	add.u64 	%rd6089, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5589, 56;
	shr.b64 	%rhs, %rd5589, 8;
	add.u64 	%rd6090, %lhs, %rhs;
	}
	xor.b64  	%rd6091, %rd6089, %rd6090;
	shr.u64 	%rd6092, %rd5589, 7;
	xor.b64  	%rd6093, %rd6091, %rd6092;
	add.s64 	%rd6094, %rd6093, %rd5588;
	add.s64 	%rd6095, %rd6094, %rd6005;
	add.s64 	%rd6096, %rd6095, %rd6088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6083, 45;
	shr.b64 	%rhs, %rd6083, 19;
	add.u64 	%rd6097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6083, 3;
	shr.b64 	%rhs, %rd6083, 61;
	add.u64 	%rd6098, %lhs, %rhs;
	}
	xor.b64  	%rd6099, %rd6097, %rd6098;
	shr.u64 	%rd6100, %rd6083, 6;
	xor.b64  	%rd6101, %rd6099, %rd6100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5590, 63;
	shr.b64 	%rhs, %rd5590, 1;
	add.u64 	%rd6102, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5590, 56;
	shr.b64 	%rhs, %rd5590, 8;
	add.u64 	%rd6103, %lhs, %rhs;
	}
	xor.b64  	%rd6104, %rd6102, %rd6103;
	shr.u64 	%rd6105, %rd5590, 7;
	xor.b64  	%rd6106, %rd6104, %rd6105;
	add.s64 	%rd6107, %rd6106, %rd5589;
	add.s64 	%rd6108, %rd6107, %rd6018;
	add.s64 	%rd6109, %rd6108, %rd6101;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6096, 45;
	shr.b64 	%rhs, %rd6096, 19;
	add.u64 	%rd6110, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6096, 3;
	shr.b64 	%rhs, %rd6096, 61;
	add.u64 	%rd6111, %lhs, %rhs;
	}
	xor.b64  	%rd6112, %rd6110, %rd6111;
	shr.u64 	%rd6113, %rd6096, 6;
	xor.b64  	%rd6114, %rd6112, %rd6113;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5591, 63;
	shr.b64 	%rhs, %rd5591, 1;
	add.u64 	%rd6115, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5591, 56;
	shr.b64 	%rhs, %rd5591, 8;
	add.u64 	%rd6116, %lhs, %rhs;
	}
	xor.b64  	%rd6117, %rd6115, %rd6116;
	shr.u64 	%rd6118, %rd5591, 7;
	xor.b64  	%rd6119, %rd6117, %rd6118;
	add.s64 	%rd6120, %rd6119, %rd5590;
	add.s64 	%rd6121, %rd6120, %rd6031;
	add.s64 	%rd6122, %rd6121, %rd6114;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6109, 45;
	shr.b64 	%rhs, %rd6109, 19;
	add.u64 	%rd6123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6109, 3;
	shr.b64 	%rhs, %rd6109, 61;
	add.u64 	%rd6124, %lhs, %rhs;
	}
	xor.b64  	%rd6125, %rd6123, %rd6124;
	shr.u64 	%rd6126, %rd6109, 6;
	xor.b64  	%rd6127, %rd6125, %rd6126;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5592, 63;
	shr.b64 	%rhs, %rd5592, 1;
	add.u64 	%rd6128, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5592, 56;
	shr.b64 	%rhs, %rd5592, 8;
	add.u64 	%rd6129, %lhs, %rhs;
	}
	xor.b64  	%rd6130, %rd6128, %rd6129;
	shr.u64 	%rd6131, %rd5592, 7;
	xor.b64  	%rd6132, %rd6130, %rd6131;
	add.s64 	%rd6133, %rd6132, %rd5591;
	add.s64 	%rd6134, %rd6133, %rd6044;
	add.s64 	%rd6135, %rd6134, %rd6127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6122, 45;
	shr.b64 	%rhs, %rd6122, 19;
	add.u64 	%rd6136, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6122, 3;
	shr.b64 	%rhs, %rd6122, 61;
	add.u64 	%rd6137, %lhs, %rhs;
	}
	xor.b64  	%rd6138, %rd6136, %rd6137;
	shr.u64 	%rd6139, %rd6122, 6;
	xor.b64  	%rd6140, %rd6138, %rd6139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5593, 63;
	shr.b64 	%rhs, %rd5593, 1;
	add.u64 	%rd6141, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5593, 56;
	shr.b64 	%rhs, %rd5593, 8;
	add.u64 	%rd6142, %lhs, %rhs;
	}
	xor.b64  	%rd6143, %rd6141, %rd6142;
	shr.u64 	%rd6144, %rd5593, 7;
	xor.b64  	%rd6145, %rd6143, %rd6144;
	add.s64 	%rd6146, %rd6145, %rd5592;
	add.s64 	%rd6147, %rd6146, %rd6057;
	add.s64 	%rd6148, %rd6147, %rd6140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6135, 45;
	shr.b64 	%rhs, %rd6135, 19;
	add.u64 	%rd6149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6135, 3;
	shr.b64 	%rhs, %rd6135, 61;
	add.u64 	%rd6150, %lhs, %rhs;
	}
	xor.b64  	%rd6151, %rd6149, %rd6150;
	shr.u64 	%rd6152, %rd6135, 6;
	xor.b64  	%rd6153, %rd6151, %rd6152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5594, 63;
	shr.b64 	%rhs, %rd5594, 1;
	add.u64 	%rd6154, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5594, 56;
	shr.b64 	%rhs, %rd5594, 8;
	add.u64 	%rd6155, %lhs, %rhs;
	}
	xor.b64  	%rd6156, %rd6154, %rd6155;
	shr.u64 	%rd6157, %rd5594, 7;
	xor.b64  	%rd6158, %rd6156, %rd6157;
	add.s64 	%rd6159, %rd6158, %rd5593;
	add.s64 	%rd6160, %rd6159, %rd6070;
	add.s64 	%rd6161, %rd6160, %rd6153;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6148, 45;
	shr.b64 	%rhs, %rd6148, 19;
	add.u64 	%rd6162, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6148, 3;
	shr.b64 	%rhs, %rd6148, 61;
	add.u64 	%rd6163, %lhs, %rhs;
	}
	xor.b64  	%rd6164, %rd6162, %rd6163;
	shr.u64 	%rd6165, %rd6148, 6;
	xor.b64  	%rd6166, %rd6164, %rd6165;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5595, 63;
	shr.b64 	%rhs, %rd5595, 1;
	add.u64 	%rd6167, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5595, 56;
	shr.b64 	%rhs, %rd5595, 8;
	add.u64 	%rd6168, %lhs, %rhs;
	}
	xor.b64  	%rd6169, %rd6167, %rd6168;
	shr.u64 	%rd6170, %rd5595, 7;
	xor.b64  	%rd6171, %rd6169, %rd6170;
	add.s64 	%rd6172, %rd6171, %rd5594;
	add.s64 	%rd6173, %rd6172, %rd6083;
	add.s64 	%rd6174, %rd6173, %rd6166;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6161, 45;
	shr.b64 	%rhs, %rd6161, 19;
	add.u64 	%rd6175, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6161, 3;
	shr.b64 	%rhs, %rd6161, 61;
	add.u64 	%rd6176, %lhs, %rhs;
	}
	xor.b64  	%rd6177, %rd6175, %rd6176;
	shr.u64 	%rd6178, %rd6161, 6;
	xor.b64  	%rd6179, %rd6177, %rd6178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5992, 63;
	shr.b64 	%rhs, %rd5992, 1;
	add.u64 	%rd6180, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5992, 56;
	shr.b64 	%rhs, %rd5992, 8;
	add.u64 	%rd6181, %lhs, %rhs;
	}
	xor.b64  	%rd6182, %rd6180, %rd6181;
	shr.u64 	%rd6183, %rd5992, 7;
	xor.b64  	%rd6184, %rd6182, %rd6183;
	add.s64 	%rd6185, %rd6184, %rd5595;
	add.s64 	%rd6186, %rd6185, %rd6096;
	add.s64 	%rd6187, %rd6186, %rd6179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5968, 50;
	shr.b64 	%rhs, %rd5968, 14;
	add.u64 	%rd6188, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5968, 46;
	shr.b64 	%rhs, %rd5968, 18;
	add.u64 	%rd6189, %lhs, %rhs;
	}
	xor.b64  	%rd6190, %rd6188, %rd6189;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5968, 23;
	shr.b64 	%rhs, %rd5968, 41;
	add.u64 	%rd6191, %lhs, %rhs;
	}
	xor.b64  	%rd6192, %rd6190, %rd6191;
	xor.b64  	%rd6193, %rd5944, %rd5920;
	and.b64  	%rd6194, %rd5968, %rd6193;
	xor.b64  	%rd6195, %rd6194, %rd5920;
	add.s64 	%rd6196, %rd5992, %rd5896;
	add.s64 	%rd6197, %rd6196, %rd6195;
	add.s64 	%rd6198, %rd6197, %rd6192;
	add.s64 	%rd6199, %rd6198, -1973867731355612462;
	add.s64 	%rd6200, %rd6199, %rd5907;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5979, 36;
	shr.b64 	%rhs, %rd5979, 28;
	add.u64 	%rd6201, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5979, 30;
	shr.b64 	%rhs, %rd5979, 34;
	add.u64 	%rd6202, %lhs, %rhs;
	}
	xor.b64  	%rd6203, %rd6201, %rd6202;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd5979, 25;
	shr.b64 	%rhs, %rd5979, 39;
	add.u64 	%rd6204, %lhs, %rhs;
	}
	xor.b64  	%rd6205, %rd6203, %rd6204;
	and.b64  	%rd6206, %rd5979, %rd5955;
	xor.b64  	%rd6207, %rd5979, %rd5955;
	and.b64  	%rd6208, %rd6207, %rd5931;
	or.b64  	%rd6209, %rd6208, %rd6206;
	add.s64 	%rd6210, %rd6209, %rd6205;
	add.s64 	%rd6211, %rd6210, %rd6199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6200, 50;
	shr.b64 	%rhs, %rd6200, 14;
	add.u64 	%rd6212, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6200, 46;
	shr.b64 	%rhs, %rd6200, 18;
	add.u64 	%rd6213, %lhs, %rhs;
	}
	xor.b64  	%rd6214, %rd6212, %rd6213;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6200, 23;
	shr.b64 	%rhs, %rd6200, 41;
	add.u64 	%rd6215, %lhs, %rhs;
	}
	xor.b64  	%rd6216, %rd6214, %rd6215;
	xor.b64  	%rd6217, %rd5968, %rd5944;
	and.b64  	%rd6218, %rd6200, %rd6217;
	xor.b64  	%rd6219, %rd6218, %rd5944;
	add.s64 	%rd6220, %rd6005, %rd5920;
	add.s64 	%rd6221, %rd6220, %rd6219;
	add.s64 	%rd6222, %rd6221, %rd6216;
	add.s64 	%rd6223, %rd6222, -1171420211273849373;
	add.s64 	%rd6224, %rd6223, %rd5931;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6211, 36;
	shr.b64 	%rhs, %rd6211, 28;
	add.u64 	%rd6225, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6211, 30;
	shr.b64 	%rhs, %rd6211, 34;
	add.u64 	%rd6226, %lhs, %rhs;
	}
	xor.b64  	%rd6227, %rd6225, %rd6226;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6211, 25;
	shr.b64 	%rhs, %rd6211, 39;
	add.u64 	%rd6228, %lhs, %rhs;
	}
	xor.b64  	%rd6229, %rd6227, %rd6228;
	and.b64  	%rd6230, %rd6211, %rd5979;
	xor.b64  	%rd6231, %rd6211, %rd5979;
	and.b64  	%rd6232, %rd6231, %rd5955;
	or.b64  	%rd6233, %rd6232, %rd6230;
	add.s64 	%rd6234, %rd6233, %rd6229;
	add.s64 	%rd6235, %rd6234, %rd6223;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6224, 50;
	shr.b64 	%rhs, %rd6224, 14;
	add.u64 	%rd6236, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6224, 46;
	shr.b64 	%rhs, %rd6224, 18;
	add.u64 	%rd6237, %lhs, %rhs;
	}
	xor.b64  	%rd6238, %rd6236, %rd6237;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6224, 23;
	shr.b64 	%rhs, %rd6224, 41;
	add.u64 	%rd6239, %lhs, %rhs;
	}
	xor.b64  	%rd6240, %rd6238, %rd6239;
	xor.b64  	%rd6241, %rd6200, %rd5968;
	and.b64  	%rd6242, %rd6224, %rd6241;
	xor.b64  	%rd6243, %rd6242, %rd5968;
	add.s64 	%rd6244, %rd6018, %rd5944;
	add.s64 	%rd6245, %rd6244, %rd6243;
	add.s64 	%rd6246, %rd6245, %rd6240;
	add.s64 	%rd6247, %rd6246, 1135362057144423861;
	add.s64 	%rd6248, %rd6247, %rd5955;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6235, 36;
	shr.b64 	%rhs, %rd6235, 28;
	add.u64 	%rd6249, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6235, 30;
	shr.b64 	%rhs, %rd6235, 34;
	add.u64 	%rd6250, %lhs, %rhs;
	}
	xor.b64  	%rd6251, %rd6249, %rd6250;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6235, 25;
	shr.b64 	%rhs, %rd6235, 39;
	add.u64 	%rd6252, %lhs, %rhs;
	}
	xor.b64  	%rd6253, %rd6251, %rd6252;
	and.b64  	%rd6254, %rd6235, %rd6211;
	xor.b64  	%rd6255, %rd6235, %rd6211;
	and.b64  	%rd6256, %rd6255, %rd5979;
	or.b64  	%rd6257, %rd6256, %rd6254;
	add.s64 	%rd6258, %rd6257, %rd6253;
	add.s64 	%rd6259, %rd6258, %rd6247;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6248, 50;
	shr.b64 	%rhs, %rd6248, 14;
	add.u64 	%rd6260, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6248, 46;
	shr.b64 	%rhs, %rd6248, 18;
	add.u64 	%rd6261, %lhs, %rhs;
	}
	xor.b64  	%rd6262, %rd6260, %rd6261;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6248, 23;
	shr.b64 	%rhs, %rd6248, 41;
	add.u64 	%rd6263, %lhs, %rhs;
	}
	xor.b64  	%rd6264, %rd6262, %rd6263;
	xor.b64  	%rd6265, %rd6224, %rd6200;
	and.b64  	%rd6266, %rd6248, %rd6265;
	xor.b64  	%rd6267, %rd6266, %rd6200;
	add.s64 	%rd6268, %rd6031, %rd5968;
	add.s64 	%rd6269, %rd6268, %rd6267;
	add.s64 	%rd6270, %rd6269, %rd6264;
	add.s64 	%rd6271, %rd6270, 2597628984639134821;
	add.s64 	%rd6272, %rd6271, %rd5979;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6259, 36;
	shr.b64 	%rhs, %rd6259, 28;
	add.u64 	%rd6273, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6259, 30;
	shr.b64 	%rhs, %rd6259, 34;
	add.u64 	%rd6274, %lhs, %rhs;
	}
	xor.b64  	%rd6275, %rd6273, %rd6274;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6259, 25;
	shr.b64 	%rhs, %rd6259, 39;
	add.u64 	%rd6276, %lhs, %rhs;
	}
	xor.b64  	%rd6277, %rd6275, %rd6276;
	and.b64  	%rd6278, %rd6259, %rd6235;
	xor.b64  	%rd6279, %rd6259, %rd6235;
	and.b64  	%rd6280, %rd6279, %rd6211;
	or.b64  	%rd6281, %rd6280, %rd6278;
	add.s64 	%rd6282, %rd6281, %rd6277;
	add.s64 	%rd6283, %rd6282, %rd6271;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6272, 50;
	shr.b64 	%rhs, %rd6272, 14;
	add.u64 	%rd6284, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6272, 46;
	shr.b64 	%rhs, %rd6272, 18;
	add.u64 	%rd6285, %lhs, %rhs;
	}
	xor.b64  	%rd6286, %rd6284, %rd6285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6272, 23;
	shr.b64 	%rhs, %rd6272, 41;
	add.u64 	%rd6287, %lhs, %rhs;
	}
	xor.b64  	%rd6288, %rd6286, %rd6287;
	xor.b64  	%rd6289, %rd6248, %rd6224;
	and.b64  	%rd6290, %rd6272, %rd6289;
	xor.b64  	%rd6291, %rd6290, %rd6224;
	add.s64 	%rd6292, %rd6044, %rd6200;
	add.s64 	%rd6293, %rd6292, %rd6291;
	add.s64 	%rd6294, %rd6293, %rd6288;
	add.s64 	%rd6295, %rd6294, 3308224258029322869;
	add.s64 	%rd6296, %rd6295, %rd6211;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6283, 36;
	shr.b64 	%rhs, %rd6283, 28;
	add.u64 	%rd6297, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6283, 30;
	shr.b64 	%rhs, %rd6283, 34;
	add.u64 	%rd6298, %lhs, %rhs;
	}
	xor.b64  	%rd6299, %rd6297, %rd6298;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6283, 25;
	shr.b64 	%rhs, %rd6283, 39;
	add.u64 	%rd6300, %lhs, %rhs;
	}
	xor.b64  	%rd6301, %rd6299, %rd6300;
	and.b64  	%rd6302, %rd6283, %rd6259;
	xor.b64  	%rd6303, %rd6283, %rd6259;
	and.b64  	%rd6304, %rd6303, %rd6235;
	or.b64  	%rd6305, %rd6304, %rd6302;
	add.s64 	%rd6306, %rd6305, %rd6301;
	add.s64 	%rd6307, %rd6306, %rd6295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6296, 50;
	shr.b64 	%rhs, %rd6296, 14;
	add.u64 	%rd6308, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6296, 46;
	shr.b64 	%rhs, %rd6296, 18;
	add.u64 	%rd6309, %lhs, %rhs;
	}
	xor.b64  	%rd6310, %rd6308, %rd6309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6296, 23;
	shr.b64 	%rhs, %rd6296, 41;
	add.u64 	%rd6311, %lhs, %rhs;
	}
	xor.b64  	%rd6312, %rd6310, %rd6311;
	xor.b64  	%rd6313, %rd6272, %rd6248;
	and.b64  	%rd6314, %rd6296, %rd6313;
	xor.b64  	%rd6315, %rd6314, %rd6248;
	add.s64 	%rd6316, %rd6057, %rd6224;
	add.s64 	%rd6317, %rd6316, %rd6315;
	add.s64 	%rd6318, %rd6317, %rd6312;
	add.s64 	%rd6319, %rd6318, 5365058923640841347;
	add.s64 	%rd6320, %rd6319, %rd6235;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6307, 36;
	shr.b64 	%rhs, %rd6307, 28;
	add.u64 	%rd6321, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6307, 30;
	shr.b64 	%rhs, %rd6307, 34;
	add.u64 	%rd6322, %lhs, %rhs;
	}
	xor.b64  	%rd6323, %rd6321, %rd6322;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6307, 25;
	shr.b64 	%rhs, %rd6307, 39;
	add.u64 	%rd6324, %lhs, %rhs;
	}
	xor.b64  	%rd6325, %rd6323, %rd6324;
	and.b64  	%rd6326, %rd6307, %rd6283;
	xor.b64  	%rd6327, %rd6307, %rd6283;
	and.b64  	%rd6328, %rd6327, %rd6259;
	or.b64  	%rd6329, %rd6328, %rd6326;
	add.s64 	%rd6330, %rd6329, %rd6325;
	add.s64 	%rd6331, %rd6330, %rd6319;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6320, 50;
	shr.b64 	%rhs, %rd6320, 14;
	add.u64 	%rd6332, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6320, 46;
	shr.b64 	%rhs, %rd6320, 18;
	add.u64 	%rd6333, %lhs, %rhs;
	}
	xor.b64  	%rd6334, %rd6332, %rd6333;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6320, 23;
	shr.b64 	%rhs, %rd6320, 41;
	add.u64 	%rd6335, %lhs, %rhs;
	}
	xor.b64  	%rd6336, %rd6334, %rd6335;
	xor.b64  	%rd6337, %rd6296, %rd6272;
	and.b64  	%rd6338, %rd6320, %rd6337;
	xor.b64  	%rd6339, %rd6338, %rd6272;
	add.s64 	%rd6340, %rd6070, %rd6248;
	add.s64 	%rd6341, %rd6340, %rd6339;
	add.s64 	%rd6342, %rd6341, %rd6336;
	add.s64 	%rd6343, %rd6342, 6679025012923562964;
	add.s64 	%rd6344, %rd6343, %rd6259;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6331, 36;
	shr.b64 	%rhs, %rd6331, 28;
	add.u64 	%rd6345, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6331, 30;
	shr.b64 	%rhs, %rd6331, 34;
	add.u64 	%rd6346, %lhs, %rhs;
	}
	xor.b64  	%rd6347, %rd6345, %rd6346;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6331, 25;
	shr.b64 	%rhs, %rd6331, 39;
	add.u64 	%rd6348, %lhs, %rhs;
	}
	xor.b64  	%rd6349, %rd6347, %rd6348;
	and.b64  	%rd6350, %rd6331, %rd6307;
	xor.b64  	%rd6351, %rd6331, %rd6307;
	and.b64  	%rd6352, %rd6351, %rd6283;
	or.b64  	%rd6353, %rd6352, %rd6350;
	add.s64 	%rd6354, %rd6353, %rd6349;
	add.s64 	%rd6355, %rd6354, %rd6343;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6344, 50;
	shr.b64 	%rhs, %rd6344, 14;
	add.u64 	%rd6356, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6344, 46;
	shr.b64 	%rhs, %rd6344, 18;
	add.u64 	%rd6357, %lhs, %rhs;
	}
	xor.b64  	%rd6358, %rd6356, %rd6357;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6344, 23;
	shr.b64 	%rhs, %rd6344, 41;
	add.u64 	%rd6359, %lhs, %rhs;
	}
	xor.b64  	%rd6360, %rd6358, %rd6359;
	xor.b64  	%rd6361, %rd6320, %rd6296;
	and.b64  	%rd6362, %rd6344, %rd6361;
	xor.b64  	%rd6363, %rd6362, %rd6296;
	add.s64 	%rd6364, %rd6083, %rd6272;
	add.s64 	%rd6365, %rd6364, %rd6363;
	add.s64 	%rd6366, %rd6365, %rd6360;
	add.s64 	%rd6367, %rd6366, 8573033837759648693;
	add.s64 	%rd6368, %rd6367, %rd6283;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6355, 36;
	shr.b64 	%rhs, %rd6355, 28;
	add.u64 	%rd6369, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6355, 30;
	shr.b64 	%rhs, %rd6355, 34;
	add.u64 	%rd6370, %lhs, %rhs;
	}
	xor.b64  	%rd6371, %rd6369, %rd6370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6355, 25;
	shr.b64 	%rhs, %rd6355, 39;
	add.u64 	%rd6372, %lhs, %rhs;
	}
	xor.b64  	%rd6373, %rd6371, %rd6372;
	and.b64  	%rd6374, %rd6355, %rd6331;
	xor.b64  	%rd6375, %rd6355, %rd6331;
	and.b64  	%rd6376, %rd6375, %rd6307;
	or.b64  	%rd6377, %rd6376, %rd6374;
	add.s64 	%rd6378, %rd6377, %rd6373;
	add.s64 	%rd6379, %rd6378, %rd6367;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6368, 50;
	shr.b64 	%rhs, %rd6368, 14;
	add.u64 	%rd6380, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6368, 46;
	shr.b64 	%rhs, %rd6368, 18;
	add.u64 	%rd6381, %lhs, %rhs;
	}
	xor.b64  	%rd6382, %rd6380, %rd6381;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6368, 23;
	shr.b64 	%rhs, %rd6368, 41;
	add.u64 	%rd6383, %lhs, %rhs;
	}
	xor.b64  	%rd6384, %rd6382, %rd6383;
	xor.b64  	%rd6385, %rd6344, %rd6320;
	and.b64  	%rd6386, %rd6368, %rd6385;
	xor.b64  	%rd6387, %rd6386, %rd6320;
	add.s64 	%rd6388, %rd6096, %rd6296;
	add.s64 	%rd6389, %rd6388, %rd6387;
	add.s64 	%rd6390, %rd6389, %rd6384;
	add.s64 	%rd6391, %rd6390, -7476448914759557205;
	add.s64 	%rd6392, %rd6391, %rd6307;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6379, 36;
	shr.b64 	%rhs, %rd6379, 28;
	add.u64 	%rd6393, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6379, 30;
	shr.b64 	%rhs, %rd6379, 34;
	add.u64 	%rd6394, %lhs, %rhs;
	}
	xor.b64  	%rd6395, %rd6393, %rd6394;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6379, 25;
	shr.b64 	%rhs, %rd6379, 39;
	add.u64 	%rd6396, %lhs, %rhs;
	}
	xor.b64  	%rd6397, %rd6395, %rd6396;
	and.b64  	%rd6398, %rd6379, %rd6355;
	xor.b64  	%rd6399, %rd6379, %rd6355;
	and.b64  	%rd6400, %rd6399, %rd6331;
	or.b64  	%rd6401, %rd6400, %rd6398;
	add.s64 	%rd6402, %rd6401, %rd6397;
	add.s64 	%rd6403, %rd6402, %rd6391;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6392, 50;
	shr.b64 	%rhs, %rd6392, 14;
	add.u64 	%rd6404, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6392, 46;
	shr.b64 	%rhs, %rd6392, 18;
	add.u64 	%rd6405, %lhs, %rhs;
	}
	xor.b64  	%rd6406, %rd6404, %rd6405;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6392, 23;
	shr.b64 	%rhs, %rd6392, 41;
	add.u64 	%rd6407, %lhs, %rhs;
	}
	xor.b64  	%rd6408, %rd6406, %rd6407;
	xor.b64  	%rd6409, %rd6368, %rd6344;
	and.b64  	%rd6410, %rd6392, %rd6409;
	xor.b64  	%rd6411, %rd6410, %rd6344;
	add.s64 	%rd6412, %rd6109, %rd6320;
	add.s64 	%rd6413, %rd6412, %rd6411;
	add.s64 	%rd6414, %rd6413, %rd6408;
	add.s64 	%rd6415, %rd6414, -6327057829258317296;
	add.s64 	%rd6416, %rd6415, %rd6331;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6403, 36;
	shr.b64 	%rhs, %rd6403, 28;
	add.u64 	%rd6417, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6403, 30;
	shr.b64 	%rhs, %rd6403, 34;
	add.u64 	%rd6418, %lhs, %rhs;
	}
	xor.b64  	%rd6419, %rd6417, %rd6418;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6403, 25;
	shr.b64 	%rhs, %rd6403, 39;
	add.u64 	%rd6420, %lhs, %rhs;
	}
	xor.b64  	%rd6421, %rd6419, %rd6420;
	and.b64  	%rd6422, %rd6403, %rd6379;
	xor.b64  	%rd6423, %rd6403, %rd6379;
	and.b64  	%rd6424, %rd6423, %rd6355;
	or.b64  	%rd6425, %rd6424, %rd6422;
	add.s64 	%rd6426, %rd6425, %rd6421;
	add.s64 	%rd6427, %rd6426, %rd6415;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6416, 50;
	shr.b64 	%rhs, %rd6416, 14;
	add.u64 	%rd6428, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6416, 46;
	shr.b64 	%rhs, %rd6416, 18;
	add.u64 	%rd6429, %lhs, %rhs;
	}
	xor.b64  	%rd6430, %rd6428, %rd6429;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6416, 23;
	shr.b64 	%rhs, %rd6416, 41;
	add.u64 	%rd6431, %lhs, %rhs;
	}
	xor.b64  	%rd6432, %rd6430, %rd6431;
	xor.b64  	%rd6433, %rd6392, %rd6368;
	and.b64  	%rd6434, %rd6416, %rd6433;
	xor.b64  	%rd6435, %rd6434, %rd6368;
	add.s64 	%rd6436, %rd6122, %rd6344;
	add.s64 	%rd6437, %rd6436, %rd6435;
	add.s64 	%rd6438, %rd6437, %rd6432;
	add.s64 	%rd6439, %rd6438, -5763719355590565569;
	add.s64 	%rd6440, %rd6439, %rd6355;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6427, 36;
	shr.b64 	%rhs, %rd6427, 28;
	add.u64 	%rd6441, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6427, 30;
	shr.b64 	%rhs, %rd6427, 34;
	add.u64 	%rd6442, %lhs, %rhs;
	}
	xor.b64  	%rd6443, %rd6441, %rd6442;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6427, 25;
	shr.b64 	%rhs, %rd6427, 39;
	add.u64 	%rd6444, %lhs, %rhs;
	}
	xor.b64  	%rd6445, %rd6443, %rd6444;
	and.b64  	%rd6446, %rd6427, %rd6403;
	xor.b64  	%rd6447, %rd6427, %rd6403;
	and.b64  	%rd6448, %rd6447, %rd6379;
	or.b64  	%rd6449, %rd6448, %rd6446;
	add.s64 	%rd6450, %rd6449, %rd6445;
	add.s64 	%rd6451, %rd6450, %rd6439;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6440, 50;
	shr.b64 	%rhs, %rd6440, 14;
	add.u64 	%rd6452, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6440, 46;
	shr.b64 	%rhs, %rd6440, 18;
	add.u64 	%rd6453, %lhs, %rhs;
	}
	xor.b64  	%rd6454, %rd6452, %rd6453;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6440, 23;
	shr.b64 	%rhs, %rd6440, 41;
	add.u64 	%rd6455, %lhs, %rhs;
	}
	xor.b64  	%rd6456, %rd6454, %rd6455;
	xor.b64  	%rd6457, %rd6416, %rd6392;
	and.b64  	%rd6458, %rd6440, %rd6457;
	xor.b64  	%rd6459, %rd6458, %rd6392;
	add.s64 	%rd6460, %rd6135, %rd6368;
	add.s64 	%rd6461, %rd6460, %rd6459;
	add.s64 	%rd6462, %rd6461, %rd6456;
	add.s64 	%rd6463, %rd6462, -4658551843659510044;
	add.s64 	%rd6464, %rd6463, %rd6379;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6451, 36;
	shr.b64 	%rhs, %rd6451, 28;
	add.u64 	%rd6465, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6451, 30;
	shr.b64 	%rhs, %rd6451, 34;
	add.u64 	%rd6466, %lhs, %rhs;
	}
	xor.b64  	%rd6467, %rd6465, %rd6466;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6451, 25;
	shr.b64 	%rhs, %rd6451, 39;
	add.u64 	%rd6468, %lhs, %rhs;
	}
	xor.b64  	%rd6469, %rd6467, %rd6468;
	and.b64  	%rd6470, %rd6451, %rd6427;
	xor.b64  	%rd6471, %rd6451, %rd6427;
	and.b64  	%rd6472, %rd6471, %rd6403;
	or.b64  	%rd6473, %rd6472, %rd6470;
	add.s64 	%rd6474, %rd6473, %rd6469;
	add.s64 	%rd6475, %rd6474, %rd6463;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6464, 50;
	shr.b64 	%rhs, %rd6464, 14;
	add.u64 	%rd6476, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6464, 46;
	shr.b64 	%rhs, %rd6464, 18;
	add.u64 	%rd6477, %lhs, %rhs;
	}
	xor.b64  	%rd6478, %rd6476, %rd6477;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6464, 23;
	shr.b64 	%rhs, %rd6464, 41;
	add.u64 	%rd6479, %lhs, %rhs;
	}
	xor.b64  	%rd6480, %rd6478, %rd6479;
	xor.b64  	%rd6481, %rd6440, %rd6416;
	and.b64  	%rd6482, %rd6464, %rd6481;
	xor.b64  	%rd6483, %rd6482, %rd6416;
	add.s64 	%rd6484, %rd6148, %rd6392;
	add.s64 	%rd6485, %rd6484, %rd6483;
	add.s64 	%rd6486, %rd6485, %rd6480;
	add.s64 	%rd6487, %rd6486, -4116276920077217854;
	add.s64 	%rd6488, %rd6487, %rd6403;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6475, 36;
	shr.b64 	%rhs, %rd6475, 28;
	add.u64 	%rd6489, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6475, 30;
	shr.b64 	%rhs, %rd6475, 34;
	add.u64 	%rd6490, %lhs, %rhs;
	}
	xor.b64  	%rd6491, %rd6489, %rd6490;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6475, 25;
	shr.b64 	%rhs, %rd6475, 39;
	add.u64 	%rd6492, %lhs, %rhs;
	}
	xor.b64  	%rd6493, %rd6491, %rd6492;
	and.b64  	%rd6494, %rd6475, %rd6451;
	xor.b64  	%rd6495, %rd6475, %rd6451;
	and.b64  	%rd6496, %rd6495, %rd6427;
	or.b64  	%rd6497, %rd6496, %rd6494;
	add.s64 	%rd6498, %rd6497, %rd6493;
	add.s64 	%rd6499, %rd6498, %rd6487;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6488, 50;
	shr.b64 	%rhs, %rd6488, 14;
	add.u64 	%rd6500, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6488, 46;
	shr.b64 	%rhs, %rd6488, 18;
	add.u64 	%rd6501, %lhs, %rhs;
	}
	xor.b64  	%rd6502, %rd6500, %rd6501;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6488, 23;
	shr.b64 	%rhs, %rd6488, 41;
	add.u64 	%rd6503, %lhs, %rhs;
	}
	xor.b64  	%rd6504, %rd6502, %rd6503;
	xor.b64  	%rd6505, %rd6464, %rd6440;
	and.b64  	%rd6506, %rd6488, %rd6505;
	xor.b64  	%rd6507, %rd6506, %rd6440;
	add.s64 	%rd6508, %rd6161, %rd6416;
	add.s64 	%rd6509, %rd6508, %rd6507;
	add.s64 	%rd6510, %rd6509, %rd6504;
	add.s64 	%rd6511, %rd6510, -3051310485924567259;
	add.s64 	%rd6512, %rd6511, %rd6427;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6499, 36;
	shr.b64 	%rhs, %rd6499, 28;
	add.u64 	%rd6513, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6499, 30;
	shr.b64 	%rhs, %rd6499, 34;
	add.u64 	%rd6514, %lhs, %rhs;
	}
	xor.b64  	%rd6515, %rd6513, %rd6514;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6499, 25;
	shr.b64 	%rhs, %rd6499, 39;
	add.u64 	%rd6516, %lhs, %rhs;
	}
	xor.b64  	%rd6517, %rd6515, %rd6516;
	and.b64  	%rd6518, %rd6499, %rd6475;
	xor.b64  	%rd6519, %rd6499, %rd6475;
	and.b64  	%rd6520, %rd6519, %rd6451;
	or.b64  	%rd6521, %rd6520, %rd6518;
	add.s64 	%rd6522, %rd6521, %rd6517;
	add.s64 	%rd6523, %rd6522, %rd6511;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6512, 50;
	shr.b64 	%rhs, %rd6512, 14;
	add.u64 	%rd6524, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6512, 46;
	shr.b64 	%rhs, %rd6512, 18;
	add.u64 	%rd6525, %lhs, %rhs;
	}
	xor.b64  	%rd6526, %rd6524, %rd6525;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6512, 23;
	shr.b64 	%rhs, %rd6512, 41;
	add.u64 	%rd6527, %lhs, %rhs;
	}
	xor.b64  	%rd6528, %rd6526, %rd6527;
	xor.b64  	%rd6529, %rd6488, %rd6464;
	and.b64  	%rd6530, %rd6512, %rd6529;
	xor.b64  	%rd6531, %rd6530, %rd6464;
	add.s64 	%rd6532, %rd6174, %rd6440;
	add.s64 	%rd6533, %rd6532, %rd6531;
	add.s64 	%rd6534, %rd6533, %rd6528;
	add.s64 	%rd6535, %rd6534, 489312712824947311;
	add.s64 	%rd6536, %rd6535, %rd6451;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6523, 36;
	shr.b64 	%rhs, %rd6523, 28;
	add.u64 	%rd6537, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6523, 30;
	shr.b64 	%rhs, %rd6523, 34;
	add.u64 	%rd6538, %lhs, %rhs;
	}
	xor.b64  	%rd6539, %rd6537, %rd6538;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6523, 25;
	shr.b64 	%rhs, %rd6523, 39;
	add.u64 	%rd6540, %lhs, %rhs;
	}
	xor.b64  	%rd6541, %rd6539, %rd6540;
	and.b64  	%rd6542, %rd6523, %rd6499;
	xor.b64  	%rd6543, %rd6523, %rd6499;
	and.b64  	%rd6544, %rd6543, %rd6475;
	or.b64  	%rd6545, %rd6544, %rd6542;
	add.s64 	%rd6546, %rd6545, %rd6541;
	add.s64 	%rd6547, %rd6546, %rd6535;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6536, 50;
	shr.b64 	%rhs, %rd6536, 14;
	add.u64 	%rd6548, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6536, 46;
	shr.b64 	%rhs, %rd6536, 18;
	add.u64 	%rd6549, %lhs, %rhs;
	}
	xor.b64  	%rd6550, %rd6548, %rd6549;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6536, 23;
	shr.b64 	%rhs, %rd6536, 41;
	add.u64 	%rd6551, %lhs, %rhs;
	}
	xor.b64  	%rd6552, %rd6550, %rd6551;
	xor.b64  	%rd6553, %rd6512, %rd6488;
	and.b64  	%rd6554, %rd6536, %rd6553;
	xor.b64  	%rd6555, %rd6554, %rd6488;
	add.s64 	%rd6556, %rd6187, %rd6464;
	add.s64 	%rd6557, %rd6556, %rd6555;
	add.s64 	%rd6558, %rd6557, %rd6552;
	add.s64 	%rd6559, %rd6558, 1452737877330783856;
	add.s64 	%rd6560, %rd6559, %rd6475;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6547, 36;
	shr.b64 	%rhs, %rd6547, 28;
	add.u64 	%rd6561, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6547, 30;
	shr.b64 	%rhs, %rd6547, 34;
	add.u64 	%rd6562, %lhs, %rhs;
	}
	xor.b64  	%rd6563, %rd6561, %rd6562;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6547, 25;
	shr.b64 	%rhs, %rd6547, 39;
	add.u64 	%rd6564, %lhs, %rhs;
	}
	xor.b64  	%rd6565, %rd6563, %rd6564;
	and.b64  	%rd6566, %rd6547, %rd6523;
	xor.b64  	%rd6567, %rd6547, %rd6523;
	and.b64  	%rd6568, %rd6567, %rd6499;
	or.b64  	%rd6569, %rd6568, %rd6566;
	add.s64 	%rd6570, %rd6569, %rd6565;
	add.s64 	%rd6571, %rd6570, %rd6559;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6174, 45;
	shr.b64 	%rhs, %rd6174, 19;
	add.u64 	%rd6572, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6174, 3;
	shr.b64 	%rhs, %rd6174, 61;
	add.u64 	%rd6573, %lhs, %rhs;
	}
	xor.b64  	%rd6574, %rd6572, %rd6573;
	shr.u64 	%rd6575, %rd6174, 6;
	xor.b64  	%rd6576, %rd6574, %rd6575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6005, 63;
	shr.b64 	%rhs, %rd6005, 1;
	add.u64 	%rd6577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6005, 56;
	shr.b64 	%rhs, %rd6005, 8;
	add.u64 	%rd6578, %lhs, %rhs;
	}
	xor.b64  	%rd6579, %rd6577, %rd6578;
	shr.u64 	%rd6580, %rd6005, 7;
	xor.b64  	%rd6581, %rd6579, %rd6580;
	add.s64 	%rd6582, %rd6581, %rd5992;
	add.s64 	%rd6583, %rd6582, %rd6109;
	add.s64 	%rd6584, %rd6583, %rd6576;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6187, 45;
	shr.b64 	%rhs, %rd6187, 19;
	add.u64 	%rd6585, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6187, 3;
	shr.b64 	%rhs, %rd6187, 61;
	add.u64 	%rd6586, %lhs, %rhs;
	}
	xor.b64  	%rd6587, %rd6585, %rd6586;
	shr.u64 	%rd6588, %rd6187, 6;
	xor.b64  	%rd6589, %rd6587, %rd6588;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6018, 63;
	shr.b64 	%rhs, %rd6018, 1;
	add.u64 	%rd6590, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6018, 56;
	shr.b64 	%rhs, %rd6018, 8;
	add.u64 	%rd6591, %lhs, %rhs;
	}
	xor.b64  	%rd6592, %rd6590, %rd6591;
	shr.u64 	%rd6593, %rd6018, 7;
	xor.b64  	%rd6594, %rd6592, %rd6593;
	add.s64 	%rd6595, %rd6594, %rd6005;
	add.s64 	%rd6596, %rd6595, %rd6122;
	add.s64 	%rd6597, %rd6596, %rd6589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6584, 45;
	shr.b64 	%rhs, %rd6584, 19;
	add.u64 	%rd6598, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6584, 3;
	shr.b64 	%rhs, %rd6584, 61;
	add.u64 	%rd6599, %lhs, %rhs;
	}
	xor.b64  	%rd6600, %rd6598, %rd6599;
	shr.u64 	%rd6601, %rd6584, 6;
	xor.b64  	%rd6602, %rd6600, %rd6601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6031, 63;
	shr.b64 	%rhs, %rd6031, 1;
	add.u64 	%rd6603, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6031, 56;
	shr.b64 	%rhs, %rd6031, 8;
	add.u64 	%rd6604, %lhs, %rhs;
	}
	xor.b64  	%rd6605, %rd6603, %rd6604;
	shr.u64 	%rd6606, %rd6031, 7;
	xor.b64  	%rd6607, %rd6605, %rd6606;
	add.s64 	%rd6608, %rd6607, %rd6018;
	add.s64 	%rd6609, %rd6608, %rd6135;
	add.s64 	%rd6610, %rd6609, %rd6602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6597, 45;
	shr.b64 	%rhs, %rd6597, 19;
	add.u64 	%rd6611, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6597, 3;
	shr.b64 	%rhs, %rd6597, 61;
	add.u64 	%rd6612, %lhs, %rhs;
	}
	xor.b64  	%rd6613, %rd6611, %rd6612;
	shr.u64 	%rd6614, %rd6597, 6;
	xor.b64  	%rd6615, %rd6613, %rd6614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6044, 63;
	shr.b64 	%rhs, %rd6044, 1;
	add.u64 	%rd6616, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6044, 56;
	shr.b64 	%rhs, %rd6044, 8;
	add.u64 	%rd6617, %lhs, %rhs;
	}
	xor.b64  	%rd6618, %rd6616, %rd6617;
	shr.u64 	%rd6619, %rd6044, 7;
	xor.b64  	%rd6620, %rd6618, %rd6619;
	add.s64 	%rd6621, %rd6620, %rd6031;
	add.s64 	%rd6622, %rd6621, %rd6148;
	add.s64 	%rd6623, %rd6622, %rd6615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6610, 45;
	shr.b64 	%rhs, %rd6610, 19;
	add.u64 	%rd6624, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6610, 3;
	shr.b64 	%rhs, %rd6610, 61;
	add.u64 	%rd6625, %lhs, %rhs;
	}
	xor.b64  	%rd6626, %rd6624, %rd6625;
	shr.u64 	%rd6627, %rd6610, 6;
	xor.b64  	%rd6628, %rd6626, %rd6627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6057, 63;
	shr.b64 	%rhs, %rd6057, 1;
	add.u64 	%rd6629, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6057, 56;
	shr.b64 	%rhs, %rd6057, 8;
	add.u64 	%rd6630, %lhs, %rhs;
	}
	xor.b64  	%rd6631, %rd6629, %rd6630;
	shr.u64 	%rd6632, %rd6057, 7;
	xor.b64  	%rd6633, %rd6631, %rd6632;
	add.s64 	%rd6634, %rd6633, %rd6044;
	add.s64 	%rd6635, %rd6634, %rd6161;
	add.s64 	%rd6636, %rd6635, %rd6628;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6623, 45;
	shr.b64 	%rhs, %rd6623, 19;
	add.u64 	%rd6637, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6623, 3;
	shr.b64 	%rhs, %rd6623, 61;
	add.u64 	%rd6638, %lhs, %rhs;
	}
	xor.b64  	%rd6639, %rd6637, %rd6638;
	shr.u64 	%rd6640, %rd6623, 6;
	xor.b64  	%rd6641, %rd6639, %rd6640;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6070, 63;
	shr.b64 	%rhs, %rd6070, 1;
	add.u64 	%rd6642, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6070, 56;
	shr.b64 	%rhs, %rd6070, 8;
	add.u64 	%rd6643, %lhs, %rhs;
	}
	xor.b64  	%rd6644, %rd6642, %rd6643;
	shr.u64 	%rd6645, %rd6070, 7;
	xor.b64  	%rd6646, %rd6644, %rd6645;
	add.s64 	%rd6647, %rd6646, %rd6057;
	add.s64 	%rd6648, %rd6647, %rd6174;
	add.s64 	%rd6649, %rd6648, %rd6641;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6636, 45;
	shr.b64 	%rhs, %rd6636, 19;
	add.u64 	%rd6650, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6636, 3;
	shr.b64 	%rhs, %rd6636, 61;
	add.u64 	%rd6651, %lhs, %rhs;
	}
	xor.b64  	%rd6652, %rd6650, %rd6651;
	shr.u64 	%rd6653, %rd6636, 6;
	xor.b64  	%rd6654, %rd6652, %rd6653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6083, 63;
	shr.b64 	%rhs, %rd6083, 1;
	add.u64 	%rd6655, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6083, 56;
	shr.b64 	%rhs, %rd6083, 8;
	add.u64 	%rd6656, %lhs, %rhs;
	}
	xor.b64  	%rd6657, %rd6655, %rd6656;
	shr.u64 	%rd6658, %rd6083, 7;
	xor.b64  	%rd6659, %rd6657, %rd6658;
	add.s64 	%rd6660, %rd6659, %rd6070;
	add.s64 	%rd6661, %rd6660, %rd6187;
	add.s64 	%rd6662, %rd6661, %rd6654;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6649, 45;
	shr.b64 	%rhs, %rd6649, 19;
	add.u64 	%rd6663, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6649, 3;
	shr.b64 	%rhs, %rd6649, 61;
	add.u64 	%rd6664, %lhs, %rhs;
	}
	xor.b64  	%rd6665, %rd6663, %rd6664;
	shr.u64 	%rd6666, %rd6649, 6;
	xor.b64  	%rd6667, %rd6665, %rd6666;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6096, 63;
	shr.b64 	%rhs, %rd6096, 1;
	add.u64 	%rd6668, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6096, 56;
	shr.b64 	%rhs, %rd6096, 8;
	add.u64 	%rd6669, %lhs, %rhs;
	}
	xor.b64  	%rd6670, %rd6668, %rd6669;
	shr.u64 	%rd6671, %rd6096, 7;
	xor.b64  	%rd6672, %rd6670, %rd6671;
	add.s64 	%rd6673, %rd6672, %rd6083;
	add.s64 	%rd6674, %rd6673, %rd6584;
	add.s64 	%rd6675, %rd6674, %rd6667;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6662, 45;
	shr.b64 	%rhs, %rd6662, 19;
	add.u64 	%rd6676, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6662, 3;
	shr.b64 	%rhs, %rd6662, 61;
	add.u64 	%rd6677, %lhs, %rhs;
	}
	xor.b64  	%rd6678, %rd6676, %rd6677;
	shr.u64 	%rd6679, %rd6662, 6;
	xor.b64  	%rd6680, %rd6678, %rd6679;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6109, 63;
	shr.b64 	%rhs, %rd6109, 1;
	add.u64 	%rd6681, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6109, 56;
	shr.b64 	%rhs, %rd6109, 8;
	add.u64 	%rd6682, %lhs, %rhs;
	}
	xor.b64  	%rd6683, %rd6681, %rd6682;
	shr.u64 	%rd6684, %rd6109, 7;
	xor.b64  	%rd6685, %rd6683, %rd6684;
	add.s64 	%rd6686, %rd6685, %rd6096;
	add.s64 	%rd6687, %rd6686, %rd6597;
	add.s64 	%rd6688, %rd6687, %rd6680;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6675, 45;
	shr.b64 	%rhs, %rd6675, 19;
	add.u64 	%rd6689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6675, 3;
	shr.b64 	%rhs, %rd6675, 61;
	add.u64 	%rd6690, %lhs, %rhs;
	}
	xor.b64  	%rd6691, %rd6689, %rd6690;
	shr.u64 	%rd6692, %rd6675, 6;
	xor.b64  	%rd6693, %rd6691, %rd6692;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6122, 63;
	shr.b64 	%rhs, %rd6122, 1;
	add.u64 	%rd6694, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6122, 56;
	shr.b64 	%rhs, %rd6122, 8;
	add.u64 	%rd6695, %lhs, %rhs;
	}
	xor.b64  	%rd6696, %rd6694, %rd6695;
	shr.u64 	%rd6697, %rd6122, 7;
	xor.b64  	%rd6698, %rd6696, %rd6697;
	add.s64 	%rd6699, %rd6698, %rd6109;
	add.s64 	%rd6700, %rd6699, %rd6610;
	add.s64 	%rd6701, %rd6700, %rd6693;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6688, 45;
	shr.b64 	%rhs, %rd6688, 19;
	add.u64 	%rd6702, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6688, 3;
	shr.b64 	%rhs, %rd6688, 61;
	add.u64 	%rd6703, %lhs, %rhs;
	}
	xor.b64  	%rd6704, %rd6702, %rd6703;
	shr.u64 	%rd6705, %rd6688, 6;
	xor.b64  	%rd6706, %rd6704, %rd6705;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6135, 63;
	shr.b64 	%rhs, %rd6135, 1;
	add.u64 	%rd6707, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6135, 56;
	shr.b64 	%rhs, %rd6135, 8;
	add.u64 	%rd6708, %lhs, %rhs;
	}
	xor.b64  	%rd6709, %rd6707, %rd6708;
	shr.u64 	%rd6710, %rd6135, 7;
	xor.b64  	%rd6711, %rd6709, %rd6710;
	add.s64 	%rd6712, %rd6711, %rd6122;
	add.s64 	%rd6713, %rd6712, %rd6623;
	add.s64 	%rd6714, %rd6713, %rd6706;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6701, 45;
	shr.b64 	%rhs, %rd6701, 19;
	add.u64 	%rd6715, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6701, 3;
	shr.b64 	%rhs, %rd6701, 61;
	add.u64 	%rd6716, %lhs, %rhs;
	}
	xor.b64  	%rd6717, %rd6715, %rd6716;
	shr.u64 	%rd6718, %rd6701, 6;
	xor.b64  	%rd6719, %rd6717, %rd6718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6148, 63;
	shr.b64 	%rhs, %rd6148, 1;
	add.u64 	%rd6720, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6148, 56;
	shr.b64 	%rhs, %rd6148, 8;
	add.u64 	%rd6721, %lhs, %rhs;
	}
	xor.b64  	%rd6722, %rd6720, %rd6721;
	shr.u64 	%rd6723, %rd6148, 7;
	xor.b64  	%rd6724, %rd6722, %rd6723;
	add.s64 	%rd6725, %rd6724, %rd6135;
	add.s64 	%rd6726, %rd6725, %rd6636;
	add.s64 	%rd6727, %rd6726, %rd6719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6714, 45;
	shr.b64 	%rhs, %rd6714, 19;
	add.u64 	%rd6728, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6714, 3;
	shr.b64 	%rhs, %rd6714, 61;
	add.u64 	%rd6729, %lhs, %rhs;
	}
	xor.b64  	%rd6730, %rd6728, %rd6729;
	shr.u64 	%rd6731, %rd6714, 6;
	xor.b64  	%rd6732, %rd6730, %rd6731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6161, 63;
	shr.b64 	%rhs, %rd6161, 1;
	add.u64 	%rd6733, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6161, 56;
	shr.b64 	%rhs, %rd6161, 8;
	add.u64 	%rd6734, %lhs, %rhs;
	}
	xor.b64  	%rd6735, %rd6733, %rd6734;
	shr.u64 	%rd6736, %rd6161, 7;
	xor.b64  	%rd6737, %rd6735, %rd6736;
	add.s64 	%rd6738, %rd6737, %rd6148;
	add.s64 	%rd6739, %rd6738, %rd6649;
	add.s64 	%rd6740, %rd6739, %rd6732;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6727, 45;
	shr.b64 	%rhs, %rd6727, 19;
	add.u64 	%rd6741, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6727, 3;
	shr.b64 	%rhs, %rd6727, 61;
	add.u64 	%rd6742, %lhs, %rhs;
	}
	xor.b64  	%rd6743, %rd6741, %rd6742;
	shr.u64 	%rd6744, %rd6727, 6;
	xor.b64  	%rd6745, %rd6743, %rd6744;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6174, 63;
	shr.b64 	%rhs, %rd6174, 1;
	add.u64 	%rd6746, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6174, 56;
	shr.b64 	%rhs, %rd6174, 8;
	add.u64 	%rd6747, %lhs, %rhs;
	}
	xor.b64  	%rd6748, %rd6746, %rd6747;
	shr.u64 	%rd6749, %rd6174, 7;
	xor.b64  	%rd6750, %rd6748, %rd6749;
	add.s64 	%rd6751, %rd6750, %rd6161;
	add.s64 	%rd6752, %rd6751, %rd6662;
	add.s64 	%rd6753, %rd6752, %rd6745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6740, 45;
	shr.b64 	%rhs, %rd6740, 19;
	add.u64 	%rd6754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6740, 3;
	shr.b64 	%rhs, %rd6740, 61;
	add.u64 	%rd6755, %lhs, %rhs;
	}
	xor.b64  	%rd6756, %rd6754, %rd6755;
	shr.u64 	%rd6757, %rd6740, 6;
	xor.b64  	%rd6758, %rd6756, %rd6757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6187, 63;
	shr.b64 	%rhs, %rd6187, 1;
	add.u64 	%rd6759, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6187, 56;
	shr.b64 	%rhs, %rd6187, 8;
	add.u64 	%rd6760, %lhs, %rhs;
	}
	xor.b64  	%rd6761, %rd6759, %rd6760;
	shr.u64 	%rd6762, %rd6187, 7;
	xor.b64  	%rd6763, %rd6761, %rd6762;
	add.s64 	%rd6764, %rd6763, %rd6174;
	add.s64 	%rd6765, %rd6764, %rd6675;
	add.s64 	%rd6766, %rd6765, %rd6758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6753, 45;
	shr.b64 	%rhs, %rd6753, 19;
	add.u64 	%rd6767, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6753, 3;
	shr.b64 	%rhs, %rd6753, 61;
	add.u64 	%rd6768, %lhs, %rhs;
	}
	xor.b64  	%rd6769, %rd6767, %rd6768;
	shr.u64 	%rd6770, %rd6753, 6;
	xor.b64  	%rd6771, %rd6769, %rd6770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6584, 63;
	shr.b64 	%rhs, %rd6584, 1;
	add.u64 	%rd6772, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6584, 56;
	shr.b64 	%rhs, %rd6584, 8;
	add.u64 	%rd6773, %lhs, %rhs;
	}
	xor.b64  	%rd6774, %rd6772, %rd6773;
	shr.u64 	%rd6775, %rd6584, 7;
	xor.b64  	%rd6776, %rd6774, %rd6775;
	add.s64 	%rd6777, %rd6776, %rd6187;
	add.s64 	%rd6778, %rd6777, %rd6688;
	add.s64 	%rd6779, %rd6778, %rd6771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6560, 50;
	shr.b64 	%rhs, %rd6560, 14;
	add.u64 	%rd6780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6560, 46;
	shr.b64 	%rhs, %rd6560, 18;
	add.u64 	%rd6781, %lhs, %rhs;
	}
	xor.b64  	%rd6782, %rd6780, %rd6781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6560, 23;
	shr.b64 	%rhs, %rd6560, 41;
	add.u64 	%rd6783, %lhs, %rhs;
	}
	xor.b64  	%rd6784, %rd6782, %rd6783;
	xor.b64  	%rd6785, %rd6536, %rd6512;
	and.b64  	%rd6786, %rd6560, %rd6785;
	xor.b64  	%rd6787, %rd6786, %rd6512;
	add.s64 	%rd6788, %rd6584, %rd6488;
	add.s64 	%rd6789, %rd6788, %rd6787;
	add.s64 	%rd6790, %rd6789, %rd6784;
	add.s64 	%rd6791, %rd6790, 2861767655752347644;
	add.s64 	%rd6792, %rd6791, %rd6499;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6571, 36;
	shr.b64 	%rhs, %rd6571, 28;
	add.u64 	%rd6793, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6571, 30;
	shr.b64 	%rhs, %rd6571, 34;
	add.u64 	%rd6794, %lhs, %rhs;
	}
	xor.b64  	%rd6795, %rd6793, %rd6794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6571, 25;
	shr.b64 	%rhs, %rd6571, 39;
	add.u64 	%rd6796, %lhs, %rhs;
	}
	xor.b64  	%rd6797, %rd6795, %rd6796;
	and.b64  	%rd6798, %rd6571, %rd6547;
	xor.b64  	%rd6799, %rd6571, %rd6547;
	and.b64  	%rd6800, %rd6799, %rd6523;
	or.b64  	%rd6801, %rd6800, %rd6798;
	add.s64 	%rd6802, %rd6801, %rd6797;
	add.s64 	%rd6803, %rd6802, %rd6791;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6792, 50;
	shr.b64 	%rhs, %rd6792, 14;
	add.u64 	%rd6804, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6792, 46;
	shr.b64 	%rhs, %rd6792, 18;
	add.u64 	%rd6805, %lhs, %rhs;
	}
	xor.b64  	%rd6806, %rd6804, %rd6805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6792, 23;
	shr.b64 	%rhs, %rd6792, 41;
	add.u64 	%rd6807, %lhs, %rhs;
	}
	xor.b64  	%rd6808, %rd6806, %rd6807;
	xor.b64  	%rd6809, %rd6560, %rd6536;
	and.b64  	%rd6810, %rd6792, %rd6809;
	xor.b64  	%rd6811, %rd6810, %rd6536;
	add.s64 	%rd6812, %rd6597, %rd6512;
	add.s64 	%rd6813, %rd6812, %rd6811;
	add.s64 	%rd6814, %rd6813, %rd6808;
	add.s64 	%rd6815, %rd6814, 3322285676063803686;
	add.s64 	%rd6816, %rd6815, %rd6523;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6803, 36;
	shr.b64 	%rhs, %rd6803, 28;
	add.u64 	%rd6817, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6803, 30;
	shr.b64 	%rhs, %rd6803, 34;
	add.u64 	%rd6818, %lhs, %rhs;
	}
	xor.b64  	%rd6819, %rd6817, %rd6818;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6803, 25;
	shr.b64 	%rhs, %rd6803, 39;
	add.u64 	%rd6820, %lhs, %rhs;
	}
	xor.b64  	%rd6821, %rd6819, %rd6820;
	and.b64  	%rd6822, %rd6803, %rd6571;
	xor.b64  	%rd6823, %rd6803, %rd6571;
	and.b64  	%rd6824, %rd6823, %rd6547;
	or.b64  	%rd6825, %rd6824, %rd6822;
	add.s64 	%rd6826, %rd6825, %rd6821;
	add.s64 	%rd6827, %rd6826, %rd6815;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6816, 50;
	shr.b64 	%rhs, %rd6816, 14;
	add.u64 	%rd6828, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6816, 46;
	shr.b64 	%rhs, %rd6816, 18;
	add.u64 	%rd6829, %lhs, %rhs;
	}
	xor.b64  	%rd6830, %rd6828, %rd6829;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6816, 23;
	shr.b64 	%rhs, %rd6816, 41;
	add.u64 	%rd6831, %lhs, %rhs;
	}
	xor.b64  	%rd6832, %rd6830, %rd6831;
	xor.b64  	%rd6833, %rd6792, %rd6560;
	and.b64  	%rd6834, %rd6816, %rd6833;
	xor.b64  	%rd6835, %rd6834, %rd6560;
	add.s64 	%rd6836, %rd6610, %rd6536;
	add.s64 	%rd6837, %rd6836, %rd6835;
	add.s64 	%rd6838, %rd6837, %rd6832;
	add.s64 	%rd6839, %rd6838, 5560940570517711597;
	add.s64 	%rd6840, %rd6839, %rd6547;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6827, 36;
	shr.b64 	%rhs, %rd6827, 28;
	add.u64 	%rd6841, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6827, 30;
	shr.b64 	%rhs, %rd6827, 34;
	add.u64 	%rd6842, %lhs, %rhs;
	}
	xor.b64  	%rd6843, %rd6841, %rd6842;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6827, 25;
	shr.b64 	%rhs, %rd6827, 39;
	add.u64 	%rd6844, %lhs, %rhs;
	}
	xor.b64  	%rd6845, %rd6843, %rd6844;
	and.b64  	%rd6846, %rd6827, %rd6803;
	xor.b64  	%rd6847, %rd6827, %rd6803;
	and.b64  	%rd6848, %rd6847, %rd6571;
	or.b64  	%rd6849, %rd6848, %rd6846;
	add.s64 	%rd6850, %rd6849, %rd6845;
	add.s64 	%rd6851, %rd6850, %rd6839;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6840, 50;
	shr.b64 	%rhs, %rd6840, 14;
	add.u64 	%rd6852, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6840, 46;
	shr.b64 	%rhs, %rd6840, 18;
	add.u64 	%rd6853, %lhs, %rhs;
	}
	xor.b64  	%rd6854, %rd6852, %rd6853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6840, 23;
	shr.b64 	%rhs, %rd6840, 41;
	add.u64 	%rd6855, %lhs, %rhs;
	}
	xor.b64  	%rd6856, %rd6854, %rd6855;
	xor.b64  	%rd6857, %rd6816, %rd6792;
	and.b64  	%rd6858, %rd6840, %rd6857;
	xor.b64  	%rd6859, %rd6858, %rd6792;
	add.s64 	%rd6860, %rd6623, %rd6560;
	add.s64 	%rd6861, %rd6860, %rd6859;
	add.s64 	%rd6862, %rd6861, %rd6856;
	add.s64 	%rd6863, %rd6862, 5996557281743188959;
	add.s64 	%rd6864, %rd6863, %rd6571;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6851, 36;
	shr.b64 	%rhs, %rd6851, 28;
	add.u64 	%rd6865, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6851, 30;
	shr.b64 	%rhs, %rd6851, 34;
	add.u64 	%rd6866, %lhs, %rhs;
	}
	xor.b64  	%rd6867, %rd6865, %rd6866;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6851, 25;
	shr.b64 	%rhs, %rd6851, 39;
	add.u64 	%rd6868, %lhs, %rhs;
	}
	xor.b64  	%rd6869, %rd6867, %rd6868;
	and.b64  	%rd6870, %rd6851, %rd6827;
	xor.b64  	%rd6871, %rd6851, %rd6827;
	and.b64  	%rd6872, %rd6871, %rd6803;
	or.b64  	%rd6873, %rd6872, %rd6870;
	add.s64 	%rd6874, %rd6873, %rd6869;
	add.s64 	%rd6875, %rd6874, %rd6863;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6864, 50;
	shr.b64 	%rhs, %rd6864, 14;
	add.u64 	%rd6876, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6864, 46;
	shr.b64 	%rhs, %rd6864, 18;
	add.u64 	%rd6877, %lhs, %rhs;
	}
	xor.b64  	%rd6878, %rd6876, %rd6877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6864, 23;
	shr.b64 	%rhs, %rd6864, 41;
	add.u64 	%rd6879, %lhs, %rhs;
	}
	xor.b64  	%rd6880, %rd6878, %rd6879;
	xor.b64  	%rd6881, %rd6840, %rd6816;
	and.b64  	%rd6882, %rd6864, %rd6881;
	xor.b64  	%rd6883, %rd6882, %rd6816;
	add.s64 	%rd6884, %rd6636, %rd6792;
	add.s64 	%rd6885, %rd6884, %rd6883;
	add.s64 	%rd6886, %rd6885, %rd6880;
	add.s64 	%rd6887, %rd6886, 7280758554555802590;
	add.s64 	%rd6888, %rd6887, %rd6803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6875, 36;
	shr.b64 	%rhs, %rd6875, 28;
	add.u64 	%rd6889, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6875, 30;
	shr.b64 	%rhs, %rd6875, 34;
	add.u64 	%rd6890, %lhs, %rhs;
	}
	xor.b64  	%rd6891, %rd6889, %rd6890;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6875, 25;
	shr.b64 	%rhs, %rd6875, 39;
	add.u64 	%rd6892, %lhs, %rhs;
	}
	xor.b64  	%rd6893, %rd6891, %rd6892;
	and.b64  	%rd6894, %rd6875, %rd6851;
	xor.b64  	%rd6895, %rd6875, %rd6851;
	and.b64  	%rd6896, %rd6895, %rd6827;
	or.b64  	%rd6897, %rd6896, %rd6894;
	add.s64 	%rd6898, %rd6897, %rd6893;
	add.s64 	%rd6899, %rd6898, %rd6887;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6888, 50;
	shr.b64 	%rhs, %rd6888, 14;
	add.u64 	%rd6900, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6888, 46;
	shr.b64 	%rhs, %rd6888, 18;
	add.u64 	%rd6901, %lhs, %rhs;
	}
	xor.b64  	%rd6902, %rd6900, %rd6901;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6888, 23;
	shr.b64 	%rhs, %rd6888, 41;
	add.u64 	%rd6903, %lhs, %rhs;
	}
	xor.b64  	%rd6904, %rd6902, %rd6903;
	xor.b64  	%rd6905, %rd6864, %rd6840;
	and.b64  	%rd6906, %rd6888, %rd6905;
	xor.b64  	%rd6907, %rd6906, %rd6840;
	add.s64 	%rd6908, %rd6649, %rd6816;
	add.s64 	%rd6909, %rd6908, %rd6907;
	add.s64 	%rd6910, %rd6909, %rd6904;
	add.s64 	%rd6911, %rd6910, 8532644243296465576;
	add.s64 	%rd6912, %rd6911, %rd6827;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6899, 36;
	shr.b64 	%rhs, %rd6899, 28;
	add.u64 	%rd6913, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6899, 30;
	shr.b64 	%rhs, %rd6899, 34;
	add.u64 	%rd6914, %lhs, %rhs;
	}
	xor.b64  	%rd6915, %rd6913, %rd6914;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6899, 25;
	shr.b64 	%rhs, %rd6899, 39;
	add.u64 	%rd6916, %lhs, %rhs;
	}
	xor.b64  	%rd6917, %rd6915, %rd6916;
	and.b64  	%rd6918, %rd6899, %rd6875;
	xor.b64  	%rd6919, %rd6899, %rd6875;
	and.b64  	%rd6920, %rd6919, %rd6851;
	or.b64  	%rd6921, %rd6920, %rd6918;
	add.s64 	%rd6922, %rd6921, %rd6917;
	add.s64 	%rd6923, %rd6922, %rd6911;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6912, 50;
	shr.b64 	%rhs, %rd6912, 14;
	add.u64 	%rd6924, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6912, 46;
	shr.b64 	%rhs, %rd6912, 18;
	add.u64 	%rd6925, %lhs, %rhs;
	}
	xor.b64  	%rd6926, %rd6924, %rd6925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6912, 23;
	shr.b64 	%rhs, %rd6912, 41;
	add.u64 	%rd6927, %lhs, %rhs;
	}
	xor.b64  	%rd6928, %rd6926, %rd6927;
	xor.b64  	%rd6929, %rd6888, %rd6864;
	and.b64  	%rd6930, %rd6912, %rd6929;
	xor.b64  	%rd6931, %rd6930, %rd6864;
	add.s64 	%rd6932, %rd6662, %rd6840;
	add.s64 	%rd6933, %rd6932, %rd6931;
	add.s64 	%rd6934, %rd6933, %rd6928;
	add.s64 	%rd6935, %rd6934, -9096487096722542874;
	add.s64 	%rd6936, %rd6935, %rd6851;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6923, 36;
	shr.b64 	%rhs, %rd6923, 28;
	add.u64 	%rd6937, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6923, 30;
	shr.b64 	%rhs, %rd6923, 34;
	add.u64 	%rd6938, %lhs, %rhs;
	}
	xor.b64  	%rd6939, %rd6937, %rd6938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6923, 25;
	shr.b64 	%rhs, %rd6923, 39;
	add.u64 	%rd6940, %lhs, %rhs;
	}
	xor.b64  	%rd6941, %rd6939, %rd6940;
	and.b64  	%rd6942, %rd6923, %rd6899;
	xor.b64  	%rd6943, %rd6923, %rd6899;
	and.b64  	%rd6944, %rd6943, %rd6875;
	or.b64  	%rd6945, %rd6944, %rd6942;
	add.s64 	%rd6946, %rd6945, %rd6941;
	add.s64 	%rd6947, %rd6946, %rd6935;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6936, 50;
	shr.b64 	%rhs, %rd6936, 14;
	add.u64 	%rd6948, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6936, 46;
	shr.b64 	%rhs, %rd6936, 18;
	add.u64 	%rd6949, %lhs, %rhs;
	}
	xor.b64  	%rd6950, %rd6948, %rd6949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6936, 23;
	shr.b64 	%rhs, %rd6936, 41;
	add.u64 	%rd6951, %lhs, %rhs;
	}
	xor.b64  	%rd6952, %rd6950, %rd6951;
	xor.b64  	%rd6953, %rd6912, %rd6888;
	and.b64  	%rd6954, %rd6936, %rd6953;
	xor.b64  	%rd6955, %rd6954, %rd6888;
	add.s64 	%rd6956, %rd6675, %rd6864;
	add.s64 	%rd6957, %rd6956, %rd6955;
	add.s64 	%rd6958, %rd6957, %rd6952;
	add.s64 	%rd6959, %rd6958, -7894198246740708037;
	add.s64 	%rd6960, %rd6959, %rd6875;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6947, 36;
	shr.b64 	%rhs, %rd6947, 28;
	add.u64 	%rd6961, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6947, 30;
	shr.b64 	%rhs, %rd6947, 34;
	add.u64 	%rd6962, %lhs, %rhs;
	}
	xor.b64  	%rd6963, %rd6961, %rd6962;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6947, 25;
	shr.b64 	%rhs, %rd6947, 39;
	add.u64 	%rd6964, %lhs, %rhs;
	}
	xor.b64  	%rd6965, %rd6963, %rd6964;
	and.b64  	%rd6966, %rd6947, %rd6923;
	xor.b64  	%rd6967, %rd6947, %rd6923;
	and.b64  	%rd6968, %rd6967, %rd6899;
	or.b64  	%rd6969, %rd6968, %rd6966;
	add.s64 	%rd6970, %rd6969, %rd6965;
	add.s64 	%rd6971, %rd6970, %rd6959;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6960, 50;
	shr.b64 	%rhs, %rd6960, 14;
	add.u64 	%rd6972, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6960, 46;
	shr.b64 	%rhs, %rd6960, 18;
	add.u64 	%rd6973, %lhs, %rhs;
	}
	xor.b64  	%rd6974, %rd6972, %rd6973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6960, 23;
	shr.b64 	%rhs, %rd6960, 41;
	add.u64 	%rd6975, %lhs, %rhs;
	}
	xor.b64  	%rd6976, %rd6974, %rd6975;
	xor.b64  	%rd6977, %rd6936, %rd6912;
	and.b64  	%rd6978, %rd6960, %rd6977;
	xor.b64  	%rd6979, %rd6978, %rd6912;
	add.s64 	%rd6980, %rd6688, %rd6888;
	add.s64 	%rd6981, %rd6980, %rd6979;
	add.s64 	%rd6982, %rd6981, %rd6976;
	add.s64 	%rd6983, %rd6982, -6719396339535248540;
	add.s64 	%rd6984, %rd6983, %rd6899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6971, 36;
	shr.b64 	%rhs, %rd6971, 28;
	add.u64 	%rd6985, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6971, 30;
	shr.b64 	%rhs, %rd6971, 34;
	add.u64 	%rd6986, %lhs, %rhs;
	}
	xor.b64  	%rd6987, %rd6985, %rd6986;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6971, 25;
	shr.b64 	%rhs, %rd6971, 39;
	add.u64 	%rd6988, %lhs, %rhs;
	}
	xor.b64  	%rd6989, %rd6987, %rd6988;
	and.b64  	%rd6990, %rd6971, %rd6947;
	xor.b64  	%rd6991, %rd6971, %rd6947;
	and.b64  	%rd6992, %rd6991, %rd6923;
	or.b64  	%rd6993, %rd6992, %rd6990;
	add.s64 	%rd6994, %rd6993, %rd6989;
	add.s64 	%rd6995, %rd6994, %rd6983;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6984, 50;
	shr.b64 	%rhs, %rd6984, 14;
	add.u64 	%rd6996, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6984, 46;
	shr.b64 	%rhs, %rd6984, 18;
	add.u64 	%rd6997, %lhs, %rhs;
	}
	xor.b64  	%rd6998, %rd6996, %rd6997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6984, 23;
	shr.b64 	%rhs, %rd6984, 41;
	add.u64 	%rd6999, %lhs, %rhs;
	}
	xor.b64  	%rd7000, %rd6998, %rd6999;
	xor.b64  	%rd7001, %rd6960, %rd6936;
	and.b64  	%rd7002, %rd6984, %rd7001;
	xor.b64  	%rd7003, %rd7002, %rd6936;
	add.s64 	%rd7004, %rd6701, %rd6912;
	add.s64 	%rd7005, %rd7004, %rd7003;
	add.s64 	%rd7006, %rd7005, %rd7000;
	add.s64 	%rd7007, %rd7006, -6333637450476146687;
	add.s64 	%rd7008, %rd7007, %rd6923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6995, 36;
	shr.b64 	%rhs, %rd6995, 28;
	add.u64 	%rd7009, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6995, 30;
	shr.b64 	%rhs, %rd6995, 34;
	add.u64 	%rd7010, %lhs, %rhs;
	}
	xor.b64  	%rd7011, %rd7009, %rd7010;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6995, 25;
	shr.b64 	%rhs, %rd6995, 39;
	add.u64 	%rd7012, %lhs, %rhs;
	}
	xor.b64  	%rd7013, %rd7011, %rd7012;
	and.b64  	%rd7014, %rd6995, %rd6971;
	xor.b64  	%rd7015, %rd6995, %rd6971;
	and.b64  	%rd7016, %rd7015, %rd6947;
	or.b64  	%rd7017, %rd7016, %rd7014;
	add.s64 	%rd7018, %rd7017, %rd7013;
	add.s64 	%rd7019, %rd7018, %rd7007;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7008, 50;
	shr.b64 	%rhs, %rd7008, 14;
	add.u64 	%rd7020, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7008, 46;
	shr.b64 	%rhs, %rd7008, 18;
	add.u64 	%rd7021, %lhs, %rhs;
	}
	xor.b64  	%rd7022, %rd7020, %rd7021;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7008, 23;
	shr.b64 	%rhs, %rd7008, 41;
	add.u64 	%rd7023, %lhs, %rhs;
	}
	xor.b64  	%rd7024, %rd7022, %rd7023;
	xor.b64  	%rd7025, %rd6984, %rd6960;
	and.b64  	%rd7026, %rd7008, %rd7025;
	xor.b64  	%rd7027, %rd7026, %rd6960;
	add.s64 	%rd7028, %rd6714, %rd6936;
	add.s64 	%rd7029, %rd7028, %rd7027;
	add.s64 	%rd7030, %rd7029, %rd7024;
	add.s64 	%rd7031, %rd7030, -4446306890439682159;
	add.s64 	%rd7032, %rd7031, %rd6947;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7019, 36;
	shr.b64 	%rhs, %rd7019, 28;
	add.u64 	%rd7033, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7019, 30;
	shr.b64 	%rhs, %rd7019, 34;
	add.u64 	%rd7034, %lhs, %rhs;
	}
	xor.b64  	%rd7035, %rd7033, %rd7034;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7019, 25;
	shr.b64 	%rhs, %rd7019, 39;
	add.u64 	%rd7036, %lhs, %rhs;
	}
	xor.b64  	%rd7037, %rd7035, %rd7036;
	and.b64  	%rd7038, %rd7019, %rd6995;
	xor.b64  	%rd7039, %rd7019, %rd6995;
	and.b64  	%rd7040, %rd7039, %rd6971;
	or.b64  	%rd7041, %rd7040, %rd7038;
	add.s64 	%rd7042, %rd7041, %rd7037;
	add.s64 	%rd7043, %rd7042, %rd7031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7032, 50;
	shr.b64 	%rhs, %rd7032, 14;
	add.u64 	%rd7044, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7032, 46;
	shr.b64 	%rhs, %rd7032, 18;
	add.u64 	%rd7045, %lhs, %rhs;
	}
	xor.b64  	%rd7046, %rd7044, %rd7045;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7032, 23;
	shr.b64 	%rhs, %rd7032, 41;
	add.u64 	%rd7047, %lhs, %rhs;
	}
	xor.b64  	%rd7048, %rd7046, %rd7047;
	xor.b64  	%rd7049, %rd7008, %rd6984;
	and.b64  	%rd7050, %rd7032, %rd7049;
	xor.b64  	%rd7051, %rd7050, %rd6984;
	add.s64 	%rd7052, %rd6727, %rd6960;
	add.s64 	%rd7053, %rd7052, %rd7051;
	add.s64 	%rd7054, %rd7053, %rd7048;
	add.s64 	%rd7055, %rd7054, -4076793802049405392;
	add.s64 	%rd7056, %rd7055, %rd6971;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7043, 36;
	shr.b64 	%rhs, %rd7043, 28;
	add.u64 	%rd7057, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7043, 30;
	shr.b64 	%rhs, %rd7043, 34;
	add.u64 	%rd7058, %lhs, %rhs;
	}
	xor.b64  	%rd7059, %rd7057, %rd7058;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7043, 25;
	shr.b64 	%rhs, %rd7043, 39;
	add.u64 	%rd7060, %lhs, %rhs;
	}
	xor.b64  	%rd7061, %rd7059, %rd7060;
	and.b64  	%rd7062, %rd7043, %rd7019;
	xor.b64  	%rd7063, %rd7043, %rd7019;
	and.b64  	%rd7064, %rd7063, %rd6995;
	or.b64  	%rd7065, %rd7064, %rd7062;
	add.s64 	%rd7066, %rd7065, %rd7061;
	add.s64 	%rd7067, %rd7066, %rd7055;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7056, 50;
	shr.b64 	%rhs, %rd7056, 14;
	add.u64 	%rd7068, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7056, 46;
	shr.b64 	%rhs, %rd7056, 18;
	add.u64 	%rd7069, %lhs, %rhs;
	}
	xor.b64  	%rd7070, %rd7068, %rd7069;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7056, 23;
	shr.b64 	%rhs, %rd7056, 41;
	add.u64 	%rd7071, %lhs, %rhs;
	}
	xor.b64  	%rd7072, %rd7070, %rd7071;
	xor.b64  	%rd7073, %rd7032, %rd7008;
	and.b64  	%rd7074, %rd7056, %rd7073;
	xor.b64  	%rd7075, %rd7074, %rd7008;
	add.s64 	%rd7076, %rd6740, %rd6984;
	add.s64 	%rd7077, %rd7076, %rd7075;
	add.s64 	%rd7078, %rd7077, %rd7072;
	add.s64 	%rd7079, %rd7078, -3345356375505022440;
	add.s64 	%rd7080, %rd7079, %rd6995;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7067, 36;
	shr.b64 	%rhs, %rd7067, 28;
	add.u64 	%rd7081, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7067, 30;
	shr.b64 	%rhs, %rd7067, 34;
	add.u64 	%rd7082, %lhs, %rhs;
	}
	xor.b64  	%rd7083, %rd7081, %rd7082;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7067, 25;
	shr.b64 	%rhs, %rd7067, 39;
	add.u64 	%rd7084, %lhs, %rhs;
	}
	xor.b64  	%rd7085, %rd7083, %rd7084;
	and.b64  	%rd7086, %rd7067, %rd7043;
	xor.b64  	%rd7087, %rd7067, %rd7043;
	and.b64  	%rd7088, %rd7087, %rd7019;
	or.b64  	%rd7089, %rd7088, %rd7086;
	add.s64 	%rd7090, %rd7089, %rd7085;
	add.s64 	%rd7091, %rd7090, %rd7079;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7080, 50;
	shr.b64 	%rhs, %rd7080, 14;
	add.u64 	%rd7092, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7080, 46;
	shr.b64 	%rhs, %rd7080, 18;
	add.u64 	%rd7093, %lhs, %rhs;
	}
	xor.b64  	%rd7094, %rd7092, %rd7093;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7080, 23;
	shr.b64 	%rhs, %rd7080, 41;
	add.u64 	%rd7095, %lhs, %rhs;
	}
	xor.b64  	%rd7096, %rd7094, %rd7095;
	xor.b64  	%rd7097, %rd7056, %rd7032;
	and.b64  	%rd7098, %rd7080, %rd7097;
	xor.b64  	%rd7099, %rd7098, %rd7032;
	add.s64 	%rd7100, %rd6753, %rd7008;
	add.s64 	%rd7101, %rd7100, %rd7099;
	add.s64 	%rd7102, %rd7101, %rd7096;
	add.s64 	%rd7103, %rd7102, -2983346525034927856;
	add.s64 	%rd7104, %rd7103, %rd7019;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7091, 36;
	shr.b64 	%rhs, %rd7091, 28;
	add.u64 	%rd7105, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7091, 30;
	shr.b64 	%rhs, %rd7091, 34;
	add.u64 	%rd7106, %lhs, %rhs;
	}
	xor.b64  	%rd7107, %rd7105, %rd7106;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7091, 25;
	shr.b64 	%rhs, %rd7091, 39;
	add.u64 	%rd7108, %lhs, %rhs;
	}
	xor.b64  	%rd7109, %rd7107, %rd7108;
	and.b64  	%rd7110, %rd7091, %rd7067;
	xor.b64  	%rd7111, %rd7091, %rd7067;
	and.b64  	%rd7112, %rd7111, %rd7043;
	or.b64  	%rd7113, %rd7112, %rd7110;
	add.s64 	%rd7114, %rd7113, %rd7109;
	add.s64 	%rd7115, %rd7114, %rd7103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7104, 50;
	shr.b64 	%rhs, %rd7104, 14;
	add.u64 	%rd7116, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7104, 46;
	shr.b64 	%rhs, %rd7104, 18;
	add.u64 	%rd7117, %lhs, %rhs;
	}
	xor.b64  	%rd7118, %rd7116, %rd7117;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7104, 23;
	shr.b64 	%rhs, %rd7104, 41;
	add.u64 	%rd7119, %lhs, %rhs;
	}
	xor.b64  	%rd7120, %rd7118, %rd7119;
	xor.b64  	%rd7121, %rd7080, %rd7056;
	and.b64  	%rd7122, %rd7104, %rd7121;
	xor.b64  	%rd7123, %rd7122, %rd7056;
	add.s64 	%rd7124, %rd6766, %rd7032;
	add.s64 	%rd7125, %rd7124, %rd7123;
	add.s64 	%rd7126, %rd7125, %rd7120;
	add.s64 	%rd7127, %rd7126, -860691631967231958;
	add.s64 	%rd7128, %rd7127, %rd7043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7115, 36;
	shr.b64 	%rhs, %rd7115, 28;
	add.u64 	%rd7129, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7115, 30;
	shr.b64 	%rhs, %rd7115, 34;
	add.u64 	%rd7130, %lhs, %rhs;
	}
	xor.b64  	%rd7131, %rd7129, %rd7130;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7115, 25;
	shr.b64 	%rhs, %rd7115, 39;
	add.u64 	%rd7132, %lhs, %rhs;
	}
	xor.b64  	%rd7133, %rd7131, %rd7132;
	and.b64  	%rd7134, %rd7115, %rd7091;
	xor.b64  	%rd7135, %rd7115, %rd7091;
	and.b64  	%rd7136, %rd7135, %rd7067;
	or.b64  	%rd7137, %rd7136, %rd7134;
	add.s64 	%rd7138, %rd7137, %rd7133;
	add.s64 	%rd7139, %rd7138, %rd7127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7128, 50;
	shr.b64 	%rhs, %rd7128, 14;
	add.u64 	%rd7140, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7128, 46;
	shr.b64 	%rhs, %rd7128, 18;
	add.u64 	%rd7141, %lhs, %rhs;
	}
	xor.b64  	%rd7142, %rd7140, %rd7141;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7128, 23;
	shr.b64 	%rhs, %rd7128, 41;
	add.u64 	%rd7143, %lhs, %rhs;
	}
	xor.b64  	%rd7144, %rd7142, %rd7143;
	xor.b64  	%rd7145, %rd7104, %rd7080;
	and.b64  	%rd7146, %rd7128, %rd7145;
	xor.b64  	%rd7147, %rd7146, %rd7080;
	add.s64 	%rd7148, %rd6779, %rd7056;
	add.s64 	%rd7149, %rd7148, %rd7147;
	add.s64 	%rd7150, %rd7149, %rd7144;
	add.s64 	%rd7151, %rd7150, 1182934255886127544;
	add.s64 	%rd7152, %rd7151, %rd7067;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7139, 36;
	shr.b64 	%rhs, %rd7139, 28;
	add.u64 	%rd7153, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7139, 30;
	shr.b64 	%rhs, %rd7139, 34;
	add.u64 	%rd7154, %lhs, %rhs;
	}
	xor.b64  	%rd7155, %rd7153, %rd7154;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7139, 25;
	shr.b64 	%rhs, %rd7139, 39;
	add.u64 	%rd7156, %lhs, %rhs;
	}
	xor.b64  	%rd7157, %rd7155, %rd7156;
	and.b64  	%rd7158, %rd7139, %rd7115;
	xor.b64  	%rd7159, %rd7139, %rd7115;
	and.b64  	%rd7160, %rd7159, %rd7091;
	or.b64  	%rd7161, %rd7160, %rd7158;
	add.s64 	%rd7162, %rd7161, %rd7157;
	add.s64 	%rd7163, %rd7162, %rd7151;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6766, 45;
	shr.b64 	%rhs, %rd6766, 19;
	add.u64 	%rd7164, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6766, 3;
	shr.b64 	%rhs, %rd6766, 61;
	add.u64 	%rd7165, %lhs, %rhs;
	}
	xor.b64  	%rd7166, %rd7164, %rd7165;
	shr.u64 	%rd7167, %rd6766, 6;
	xor.b64  	%rd7168, %rd7166, %rd7167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6597, 63;
	shr.b64 	%rhs, %rd6597, 1;
	add.u64 	%rd7169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6597, 56;
	shr.b64 	%rhs, %rd6597, 8;
	add.u64 	%rd7170, %lhs, %rhs;
	}
	xor.b64  	%rd7171, %rd7169, %rd7170;
	shr.u64 	%rd7172, %rd6597, 7;
	xor.b64  	%rd7173, %rd7171, %rd7172;
	add.s64 	%rd7174, %rd7173, %rd6584;
	add.s64 	%rd7175, %rd7174, %rd6701;
	add.s64 	%rd7176, %rd7175, %rd7168;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6779, 45;
	shr.b64 	%rhs, %rd6779, 19;
	add.u64 	%rd7177, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6779, 3;
	shr.b64 	%rhs, %rd6779, 61;
	add.u64 	%rd7178, %lhs, %rhs;
	}
	xor.b64  	%rd7179, %rd7177, %rd7178;
	shr.u64 	%rd7180, %rd6779, 6;
	xor.b64  	%rd7181, %rd7179, %rd7180;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6610, 63;
	shr.b64 	%rhs, %rd6610, 1;
	add.u64 	%rd7182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6610, 56;
	shr.b64 	%rhs, %rd6610, 8;
	add.u64 	%rd7183, %lhs, %rhs;
	}
	xor.b64  	%rd7184, %rd7182, %rd7183;
	shr.u64 	%rd7185, %rd6610, 7;
	xor.b64  	%rd7186, %rd7184, %rd7185;
	add.s64 	%rd7187, %rd7186, %rd6597;
	add.s64 	%rd7188, %rd7187, %rd6714;
	add.s64 	%rd7189, %rd7188, %rd7181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7176, 45;
	shr.b64 	%rhs, %rd7176, 19;
	add.u64 	%rd7190, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7176, 3;
	shr.b64 	%rhs, %rd7176, 61;
	add.u64 	%rd7191, %lhs, %rhs;
	}
	xor.b64  	%rd7192, %rd7190, %rd7191;
	shr.u64 	%rd7193, %rd7176, 6;
	xor.b64  	%rd7194, %rd7192, %rd7193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6623, 63;
	shr.b64 	%rhs, %rd6623, 1;
	add.u64 	%rd7195, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6623, 56;
	shr.b64 	%rhs, %rd6623, 8;
	add.u64 	%rd7196, %lhs, %rhs;
	}
	xor.b64  	%rd7197, %rd7195, %rd7196;
	shr.u64 	%rd7198, %rd6623, 7;
	xor.b64  	%rd7199, %rd7197, %rd7198;
	add.s64 	%rd7200, %rd7199, %rd6610;
	add.s64 	%rd7201, %rd7200, %rd6727;
	add.s64 	%rd7202, %rd7201, %rd7194;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7189, 45;
	shr.b64 	%rhs, %rd7189, 19;
	add.u64 	%rd7203, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7189, 3;
	shr.b64 	%rhs, %rd7189, 61;
	add.u64 	%rd7204, %lhs, %rhs;
	}
	xor.b64  	%rd7205, %rd7203, %rd7204;
	shr.u64 	%rd7206, %rd7189, 6;
	xor.b64  	%rd7207, %rd7205, %rd7206;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6636, 63;
	shr.b64 	%rhs, %rd6636, 1;
	add.u64 	%rd7208, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6636, 56;
	shr.b64 	%rhs, %rd6636, 8;
	add.u64 	%rd7209, %lhs, %rhs;
	}
	xor.b64  	%rd7210, %rd7208, %rd7209;
	shr.u64 	%rd7211, %rd6636, 7;
	xor.b64  	%rd7212, %rd7210, %rd7211;
	add.s64 	%rd7213, %rd7212, %rd6623;
	add.s64 	%rd7214, %rd7213, %rd6740;
	add.s64 	%rd7215, %rd7214, %rd7207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7202, 45;
	shr.b64 	%rhs, %rd7202, 19;
	add.u64 	%rd7216, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7202, 3;
	shr.b64 	%rhs, %rd7202, 61;
	add.u64 	%rd7217, %lhs, %rhs;
	}
	xor.b64  	%rd7218, %rd7216, %rd7217;
	shr.u64 	%rd7219, %rd7202, 6;
	xor.b64  	%rd7220, %rd7218, %rd7219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6649, 63;
	shr.b64 	%rhs, %rd6649, 1;
	add.u64 	%rd7221, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6649, 56;
	shr.b64 	%rhs, %rd6649, 8;
	add.u64 	%rd7222, %lhs, %rhs;
	}
	xor.b64  	%rd7223, %rd7221, %rd7222;
	shr.u64 	%rd7224, %rd6649, 7;
	xor.b64  	%rd7225, %rd7223, %rd7224;
	add.s64 	%rd7226, %rd7225, %rd6636;
	add.s64 	%rd7227, %rd7226, %rd6753;
	add.s64 	%rd7228, %rd7227, %rd7220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7215, 45;
	shr.b64 	%rhs, %rd7215, 19;
	add.u64 	%rd7229, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7215, 3;
	shr.b64 	%rhs, %rd7215, 61;
	add.u64 	%rd7230, %lhs, %rhs;
	}
	xor.b64  	%rd7231, %rd7229, %rd7230;
	shr.u64 	%rd7232, %rd7215, 6;
	xor.b64  	%rd7233, %rd7231, %rd7232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6662, 63;
	shr.b64 	%rhs, %rd6662, 1;
	add.u64 	%rd7234, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6662, 56;
	shr.b64 	%rhs, %rd6662, 8;
	add.u64 	%rd7235, %lhs, %rhs;
	}
	xor.b64  	%rd7236, %rd7234, %rd7235;
	shr.u64 	%rd7237, %rd6662, 7;
	xor.b64  	%rd7238, %rd7236, %rd7237;
	add.s64 	%rd7239, %rd7238, %rd6649;
	add.s64 	%rd7240, %rd7239, %rd6766;
	add.s64 	%rd7241, %rd7240, %rd7233;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7228, 45;
	shr.b64 	%rhs, %rd7228, 19;
	add.u64 	%rd7242, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7228, 3;
	shr.b64 	%rhs, %rd7228, 61;
	add.u64 	%rd7243, %lhs, %rhs;
	}
	xor.b64  	%rd7244, %rd7242, %rd7243;
	shr.u64 	%rd7245, %rd7228, 6;
	xor.b64  	%rd7246, %rd7244, %rd7245;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6675, 63;
	shr.b64 	%rhs, %rd6675, 1;
	add.u64 	%rd7247, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6675, 56;
	shr.b64 	%rhs, %rd6675, 8;
	add.u64 	%rd7248, %lhs, %rhs;
	}
	xor.b64  	%rd7249, %rd7247, %rd7248;
	shr.u64 	%rd7250, %rd6675, 7;
	xor.b64  	%rd7251, %rd7249, %rd7250;
	add.s64 	%rd7252, %rd7251, %rd6662;
	add.s64 	%rd7253, %rd7252, %rd6779;
	add.s64 	%rd7254, %rd7253, %rd7246;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7241, 45;
	shr.b64 	%rhs, %rd7241, 19;
	add.u64 	%rd7255, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7241, 3;
	shr.b64 	%rhs, %rd7241, 61;
	add.u64 	%rd7256, %lhs, %rhs;
	}
	xor.b64  	%rd7257, %rd7255, %rd7256;
	shr.u64 	%rd7258, %rd7241, 6;
	xor.b64  	%rd7259, %rd7257, %rd7258;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6688, 63;
	shr.b64 	%rhs, %rd6688, 1;
	add.u64 	%rd7260, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6688, 56;
	shr.b64 	%rhs, %rd6688, 8;
	add.u64 	%rd7261, %lhs, %rhs;
	}
	xor.b64  	%rd7262, %rd7260, %rd7261;
	shr.u64 	%rd7263, %rd6688, 7;
	xor.b64  	%rd7264, %rd7262, %rd7263;
	add.s64 	%rd7265, %rd7264, %rd6675;
	add.s64 	%rd7266, %rd7265, %rd7176;
	add.s64 	%rd7267, %rd7266, %rd7259;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7254, 45;
	shr.b64 	%rhs, %rd7254, 19;
	add.u64 	%rd7268, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7254, 3;
	shr.b64 	%rhs, %rd7254, 61;
	add.u64 	%rd7269, %lhs, %rhs;
	}
	xor.b64  	%rd7270, %rd7268, %rd7269;
	shr.u64 	%rd7271, %rd7254, 6;
	xor.b64  	%rd7272, %rd7270, %rd7271;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6701, 63;
	shr.b64 	%rhs, %rd6701, 1;
	add.u64 	%rd7273, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6701, 56;
	shr.b64 	%rhs, %rd6701, 8;
	add.u64 	%rd7274, %lhs, %rhs;
	}
	xor.b64  	%rd7275, %rd7273, %rd7274;
	shr.u64 	%rd7276, %rd6701, 7;
	xor.b64  	%rd7277, %rd7275, %rd7276;
	add.s64 	%rd7278, %rd7277, %rd6688;
	add.s64 	%rd7279, %rd7278, %rd7189;
	add.s64 	%rd7280, %rd7279, %rd7272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7267, 45;
	shr.b64 	%rhs, %rd7267, 19;
	add.u64 	%rd7281, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7267, 3;
	shr.b64 	%rhs, %rd7267, 61;
	add.u64 	%rd7282, %lhs, %rhs;
	}
	xor.b64  	%rd7283, %rd7281, %rd7282;
	shr.u64 	%rd7284, %rd7267, 6;
	xor.b64  	%rd7285, %rd7283, %rd7284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6714, 63;
	shr.b64 	%rhs, %rd6714, 1;
	add.u64 	%rd7286, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6714, 56;
	shr.b64 	%rhs, %rd6714, 8;
	add.u64 	%rd7287, %lhs, %rhs;
	}
	xor.b64  	%rd7288, %rd7286, %rd7287;
	shr.u64 	%rd7289, %rd6714, 7;
	xor.b64  	%rd7290, %rd7288, %rd7289;
	add.s64 	%rd7291, %rd7290, %rd6701;
	add.s64 	%rd7292, %rd7291, %rd7202;
	add.s64 	%rd7293, %rd7292, %rd7285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7280, 45;
	shr.b64 	%rhs, %rd7280, 19;
	add.u64 	%rd7294, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7280, 3;
	shr.b64 	%rhs, %rd7280, 61;
	add.u64 	%rd7295, %lhs, %rhs;
	}
	xor.b64  	%rd7296, %rd7294, %rd7295;
	shr.u64 	%rd7297, %rd7280, 6;
	xor.b64  	%rd7298, %rd7296, %rd7297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6727, 63;
	shr.b64 	%rhs, %rd6727, 1;
	add.u64 	%rd7299, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6727, 56;
	shr.b64 	%rhs, %rd6727, 8;
	add.u64 	%rd7300, %lhs, %rhs;
	}
	xor.b64  	%rd7301, %rd7299, %rd7300;
	shr.u64 	%rd7302, %rd6727, 7;
	xor.b64  	%rd7303, %rd7301, %rd7302;
	add.s64 	%rd7304, %rd7303, %rd6714;
	add.s64 	%rd7305, %rd7304, %rd7215;
	add.s64 	%rd7306, %rd7305, %rd7298;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7293, 45;
	shr.b64 	%rhs, %rd7293, 19;
	add.u64 	%rd7307, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7293, 3;
	shr.b64 	%rhs, %rd7293, 61;
	add.u64 	%rd7308, %lhs, %rhs;
	}
	xor.b64  	%rd7309, %rd7307, %rd7308;
	shr.u64 	%rd7310, %rd7293, 6;
	xor.b64  	%rd7311, %rd7309, %rd7310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6740, 63;
	shr.b64 	%rhs, %rd6740, 1;
	add.u64 	%rd7312, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6740, 56;
	shr.b64 	%rhs, %rd6740, 8;
	add.u64 	%rd7313, %lhs, %rhs;
	}
	xor.b64  	%rd7314, %rd7312, %rd7313;
	shr.u64 	%rd7315, %rd6740, 7;
	xor.b64  	%rd7316, %rd7314, %rd7315;
	add.s64 	%rd7317, %rd7316, %rd6727;
	add.s64 	%rd7318, %rd7317, %rd7228;
	add.s64 	%rd7319, %rd7318, %rd7311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7306, 45;
	shr.b64 	%rhs, %rd7306, 19;
	add.u64 	%rd7320, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7306, 3;
	shr.b64 	%rhs, %rd7306, 61;
	add.u64 	%rd7321, %lhs, %rhs;
	}
	xor.b64  	%rd7322, %rd7320, %rd7321;
	shr.u64 	%rd7323, %rd7306, 6;
	xor.b64  	%rd7324, %rd7322, %rd7323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6753, 63;
	shr.b64 	%rhs, %rd6753, 1;
	add.u64 	%rd7325, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6753, 56;
	shr.b64 	%rhs, %rd6753, 8;
	add.u64 	%rd7326, %lhs, %rhs;
	}
	xor.b64  	%rd7327, %rd7325, %rd7326;
	shr.u64 	%rd7328, %rd6753, 7;
	xor.b64  	%rd7329, %rd7327, %rd7328;
	add.s64 	%rd7330, %rd7329, %rd6740;
	add.s64 	%rd7331, %rd7330, %rd7241;
	add.s64 	%rd7332, %rd7331, %rd7324;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7319, 45;
	shr.b64 	%rhs, %rd7319, 19;
	add.u64 	%rd7333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7319, 3;
	shr.b64 	%rhs, %rd7319, 61;
	add.u64 	%rd7334, %lhs, %rhs;
	}
	xor.b64  	%rd7335, %rd7333, %rd7334;
	shr.u64 	%rd7336, %rd7319, 6;
	xor.b64  	%rd7337, %rd7335, %rd7336;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6766, 63;
	shr.b64 	%rhs, %rd6766, 1;
	add.u64 	%rd7338, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6766, 56;
	shr.b64 	%rhs, %rd6766, 8;
	add.u64 	%rd7339, %lhs, %rhs;
	}
	xor.b64  	%rd7340, %rd7338, %rd7339;
	shr.u64 	%rd7341, %rd6766, 7;
	xor.b64  	%rd7342, %rd7340, %rd7341;
	add.s64 	%rd7343, %rd7342, %rd6753;
	add.s64 	%rd7344, %rd7343, %rd7254;
	add.s64 	%rd7345, %rd7344, %rd7337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7332, 45;
	shr.b64 	%rhs, %rd7332, 19;
	add.u64 	%rd7346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7332, 3;
	shr.b64 	%rhs, %rd7332, 61;
	add.u64 	%rd7347, %lhs, %rhs;
	}
	xor.b64  	%rd7348, %rd7346, %rd7347;
	shr.u64 	%rd7349, %rd7332, 6;
	xor.b64  	%rd7350, %rd7348, %rd7349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6779, 63;
	shr.b64 	%rhs, %rd6779, 1;
	add.u64 	%rd7351, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd6779, 56;
	shr.b64 	%rhs, %rd6779, 8;
	add.u64 	%rd7352, %lhs, %rhs;
	}
	xor.b64  	%rd7353, %rd7351, %rd7352;
	shr.u64 	%rd7354, %rd6779, 7;
	xor.b64  	%rd7355, %rd7353, %rd7354;
	add.s64 	%rd7356, %rd7355, %rd6766;
	add.s64 	%rd7357, %rd7356, %rd7267;
	add.s64 	%rd7358, %rd7357, %rd7350;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7345, 45;
	shr.b64 	%rhs, %rd7345, 19;
	add.u64 	%rd7359, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7345, 3;
	shr.b64 	%rhs, %rd7345, 61;
	add.u64 	%rd7360, %lhs, %rhs;
	}
	xor.b64  	%rd7361, %rd7359, %rd7360;
	shr.u64 	%rd7362, %rd7345, 6;
	xor.b64  	%rd7363, %rd7361, %rd7362;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7176, 63;
	shr.b64 	%rhs, %rd7176, 1;
	add.u64 	%rd7364, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7176, 56;
	shr.b64 	%rhs, %rd7176, 8;
	add.u64 	%rd7365, %lhs, %rhs;
	}
	xor.b64  	%rd7366, %rd7364, %rd7365;
	shr.u64 	%rd7367, %rd7176, 7;
	xor.b64  	%rd7368, %rd7366, %rd7367;
	add.s64 	%rd7369, %rd7368, %rd6779;
	add.s64 	%rd7370, %rd7369, %rd7280;
	add.s64 	%rd7371, %rd7370, %rd7363;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7152, 50;
	shr.b64 	%rhs, %rd7152, 14;
	add.u64 	%rd7372, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7152, 46;
	shr.b64 	%rhs, %rd7152, 18;
	add.u64 	%rd7373, %lhs, %rhs;
	}
	xor.b64  	%rd7374, %rd7372, %rd7373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7152, 23;
	shr.b64 	%rhs, %rd7152, 41;
	add.u64 	%rd7375, %lhs, %rhs;
	}
	xor.b64  	%rd7376, %rd7374, %rd7375;
	xor.b64  	%rd7377, %rd7128, %rd7104;
	and.b64  	%rd7378, %rd7152, %rd7377;
	xor.b64  	%rd7379, %rd7378, %rd7104;
	add.s64 	%rd7380, %rd7176, %rd7080;
	add.s64 	%rd7381, %rd7380, %rd7379;
	add.s64 	%rd7382, %rd7381, %rd7376;
	add.s64 	%rd7383, %rd7382, 1847814050463011016;
	add.s64 	%rd7384, %rd7383, %rd7091;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7163, 36;
	shr.b64 	%rhs, %rd7163, 28;
	add.u64 	%rd7385, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7163, 30;
	shr.b64 	%rhs, %rd7163, 34;
	add.u64 	%rd7386, %lhs, %rhs;
	}
	xor.b64  	%rd7387, %rd7385, %rd7386;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7163, 25;
	shr.b64 	%rhs, %rd7163, 39;
	add.u64 	%rd7388, %lhs, %rhs;
	}
	xor.b64  	%rd7389, %rd7387, %rd7388;
	and.b64  	%rd7390, %rd7163, %rd7139;
	xor.b64  	%rd7391, %rd7163, %rd7139;
	and.b64  	%rd7392, %rd7391, %rd7115;
	or.b64  	%rd7393, %rd7392, %rd7390;
	add.s64 	%rd7394, %rd7393, %rd7389;
	add.s64 	%rd7395, %rd7394, %rd7383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7384, 50;
	shr.b64 	%rhs, %rd7384, 14;
	add.u64 	%rd7396, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7384, 46;
	shr.b64 	%rhs, %rd7384, 18;
	add.u64 	%rd7397, %lhs, %rhs;
	}
	xor.b64  	%rd7398, %rd7396, %rd7397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7384, 23;
	shr.b64 	%rhs, %rd7384, 41;
	add.u64 	%rd7399, %lhs, %rhs;
	}
	xor.b64  	%rd7400, %rd7398, %rd7399;
	xor.b64  	%rd7401, %rd7152, %rd7128;
	and.b64  	%rd7402, %rd7384, %rd7401;
	xor.b64  	%rd7403, %rd7402, %rd7128;
	add.s64 	%rd7404, %rd7189, %rd7104;
	add.s64 	%rd7405, %rd7404, %rd7403;
	add.s64 	%rd7406, %rd7405, %rd7400;
	add.s64 	%rd7407, %rd7406, 2177327727835720531;
	add.s64 	%rd7408, %rd7407, %rd7115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7395, 36;
	shr.b64 	%rhs, %rd7395, 28;
	add.u64 	%rd7409, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7395, 30;
	shr.b64 	%rhs, %rd7395, 34;
	add.u64 	%rd7410, %lhs, %rhs;
	}
	xor.b64  	%rd7411, %rd7409, %rd7410;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7395, 25;
	shr.b64 	%rhs, %rd7395, 39;
	add.u64 	%rd7412, %lhs, %rhs;
	}
	xor.b64  	%rd7413, %rd7411, %rd7412;
	and.b64  	%rd7414, %rd7395, %rd7163;
	xor.b64  	%rd7415, %rd7395, %rd7163;
	and.b64  	%rd7416, %rd7415, %rd7139;
	or.b64  	%rd7417, %rd7416, %rd7414;
	add.s64 	%rd7418, %rd7417, %rd7413;
	add.s64 	%rd7419, %rd7418, %rd7407;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7408, 50;
	shr.b64 	%rhs, %rd7408, 14;
	add.u64 	%rd7420, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7408, 46;
	shr.b64 	%rhs, %rd7408, 18;
	add.u64 	%rd7421, %lhs, %rhs;
	}
	xor.b64  	%rd7422, %rd7420, %rd7421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7408, 23;
	shr.b64 	%rhs, %rd7408, 41;
	add.u64 	%rd7423, %lhs, %rhs;
	}
	xor.b64  	%rd7424, %rd7422, %rd7423;
	xor.b64  	%rd7425, %rd7384, %rd7152;
	and.b64  	%rd7426, %rd7408, %rd7425;
	xor.b64  	%rd7427, %rd7426, %rd7152;
	add.s64 	%rd7428, %rd7202, %rd7128;
	add.s64 	%rd7429, %rd7428, %rd7427;
	add.s64 	%rd7430, %rd7429, %rd7424;
	add.s64 	%rd7431, %rd7430, 2830643537854262169;
	add.s64 	%rd7432, %rd7431, %rd7139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7419, 36;
	shr.b64 	%rhs, %rd7419, 28;
	add.u64 	%rd7433, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7419, 30;
	shr.b64 	%rhs, %rd7419, 34;
	add.u64 	%rd7434, %lhs, %rhs;
	}
	xor.b64  	%rd7435, %rd7433, %rd7434;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7419, 25;
	shr.b64 	%rhs, %rd7419, 39;
	add.u64 	%rd7436, %lhs, %rhs;
	}
	xor.b64  	%rd7437, %rd7435, %rd7436;
	and.b64  	%rd7438, %rd7419, %rd7395;
	xor.b64  	%rd7439, %rd7419, %rd7395;
	and.b64  	%rd7440, %rd7439, %rd7163;
	or.b64  	%rd7441, %rd7440, %rd7438;
	add.s64 	%rd7442, %rd7441, %rd7437;
	add.s64 	%rd7443, %rd7442, %rd7431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7432, 50;
	shr.b64 	%rhs, %rd7432, 14;
	add.u64 	%rd7444, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7432, 46;
	shr.b64 	%rhs, %rd7432, 18;
	add.u64 	%rd7445, %lhs, %rhs;
	}
	xor.b64  	%rd7446, %rd7444, %rd7445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7432, 23;
	shr.b64 	%rhs, %rd7432, 41;
	add.u64 	%rd7447, %lhs, %rhs;
	}
	xor.b64  	%rd7448, %rd7446, %rd7447;
	xor.b64  	%rd7449, %rd7408, %rd7384;
	and.b64  	%rd7450, %rd7432, %rd7449;
	xor.b64  	%rd7451, %rd7450, %rd7384;
	add.s64 	%rd7452, %rd7215, %rd7152;
	add.s64 	%rd7453, %rd7452, %rd7451;
	add.s64 	%rd7454, %rd7453, %rd7448;
	add.s64 	%rd7455, %rd7454, 3796741975233480872;
	add.s64 	%rd7456, %rd7455, %rd7163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7443, 36;
	shr.b64 	%rhs, %rd7443, 28;
	add.u64 	%rd7457, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7443, 30;
	shr.b64 	%rhs, %rd7443, 34;
	add.u64 	%rd7458, %lhs, %rhs;
	}
	xor.b64  	%rd7459, %rd7457, %rd7458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7443, 25;
	shr.b64 	%rhs, %rd7443, 39;
	add.u64 	%rd7460, %lhs, %rhs;
	}
	xor.b64  	%rd7461, %rd7459, %rd7460;
	and.b64  	%rd7462, %rd7443, %rd7419;
	xor.b64  	%rd7463, %rd7443, %rd7419;
	and.b64  	%rd7464, %rd7463, %rd7395;
	or.b64  	%rd7465, %rd7464, %rd7462;
	add.s64 	%rd7466, %rd7465, %rd7461;
	add.s64 	%rd7467, %rd7466, %rd7455;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7456, 50;
	shr.b64 	%rhs, %rd7456, 14;
	add.u64 	%rd7468, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7456, 46;
	shr.b64 	%rhs, %rd7456, 18;
	add.u64 	%rd7469, %lhs, %rhs;
	}
	xor.b64  	%rd7470, %rd7468, %rd7469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7456, 23;
	shr.b64 	%rhs, %rd7456, 41;
	add.u64 	%rd7471, %lhs, %rhs;
	}
	xor.b64  	%rd7472, %rd7470, %rd7471;
	xor.b64  	%rd7473, %rd7432, %rd7408;
	and.b64  	%rd7474, %rd7456, %rd7473;
	xor.b64  	%rd7475, %rd7474, %rd7408;
	add.s64 	%rd7476, %rd7228, %rd7384;
	add.s64 	%rd7477, %rd7476, %rd7475;
	add.s64 	%rd7478, %rd7477, %rd7472;
	add.s64 	%rd7479, %rd7478, 4115178125766777443;
	add.s64 	%rd7480, %rd7479, %rd7395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7467, 36;
	shr.b64 	%rhs, %rd7467, 28;
	add.u64 	%rd7481, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7467, 30;
	shr.b64 	%rhs, %rd7467, 34;
	add.u64 	%rd7482, %lhs, %rhs;
	}
	xor.b64  	%rd7483, %rd7481, %rd7482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7467, 25;
	shr.b64 	%rhs, %rd7467, 39;
	add.u64 	%rd7484, %lhs, %rhs;
	}
	xor.b64  	%rd7485, %rd7483, %rd7484;
	and.b64  	%rd7486, %rd7467, %rd7443;
	xor.b64  	%rd7487, %rd7467, %rd7443;
	and.b64  	%rd7488, %rd7487, %rd7419;
	or.b64  	%rd7489, %rd7488, %rd7486;
	add.s64 	%rd7490, %rd7489, %rd7485;
	add.s64 	%rd7491, %rd7490, %rd7479;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7480, 50;
	shr.b64 	%rhs, %rd7480, 14;
	add.u64 	%rd7492, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7480, 46;
	shr.b64 	%rhs, %rd7480, 18;
	add.u64 	%rd7493, %lhs, %rhs;
	}
	xor.b64  	%rd7494, %rd7492, %rd7493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7480, 23;
	shr.b64 	%rhs, %rd7480, 41;
	add.u64 	%rd7495, %lhs, %rhs;
	}
	xor.b64  	%rd7496, %rd7494, %rd7495;
	xor.b64  	%rd7497, %rd7456, %rd7432;
	and.b64  	%rd7498, %rd7480, %rd7497;
	xor.b64  	%rd7499, %rd7498, %rd7432;
	add.s64 	%rd7500, %rd7241, %rd7408;
	add.s64 	%rd7501, %rd7500, %rd7499;
	add.s64 	%rd7502, %rd7501, %rd7496;
	add.s64 	%rd7503, %rd7502, 5681478168544905931;
	add.s64 	%rd7504, %rd7503, %rd7419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7491, 36;
	shr.b64 	%rhs, %rd7491, 28;
	add.u64 	%rd7505, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7491, 30;
	shr.b64 	%rhs, %rd7491, 34;
	add.u64 	%rd7506, %lhs, %rhs;
	}
	xor.b64  	%rd7507, %rd7505, %rd7506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7491, 25;
	shr.b64 	%rhs, %rd7491, 39;
	add.u64 	%rd7508, %lhs, %rhs;
	}
	xor.b64  	%rd7509, %rd7507, %rd7508;
	and.b64  	%rd7510, %rd7491, %rd7467;
	xor.b64  	%rd7511, %rd7491, %rd7467;
	and.b64  	%rd7512, %rd7511, %rd7443;
	or.b64  	%rd7513, %rd7512, %rd7510;
	add.s64 	%rd7514, %rd7513, %rd7509;
	add.s64 	%rd7515, %rd7514, %rd7503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7504, 50;
	shr.b64 	%rhs, %rd7504, 14;
	add.u64 	%rd7516, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7504, 46;
	shr.b64 	%rhs, %rd7504, 18;
	add.u64 	%rd7517, %lhs, %rhs;
	}
	xor.b64  	%rd7518, %rd7516, %rd7517;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7504, 23;
	shr.b64 	%rhs, %rd7504, 41;
	add.u64 	%rd7519, %lhs, %rhs;
	}
	xor.b64  	%rd7520, %rd7518, %rd7519;
	xor.b64  	%rd7521, %rd7480, %rd7456;
	and.b64  	%rd7522, %rd7504, %rd7521;
	xor.b64  	%rd7523, %rd7522, %rd7456;
	add.s64 	%rd7524, %rd7254, %rd7432;
	add.s64 	%rd7525, %rd7524, %rd7523;
	add.s64 	%rd7526, %rd7525, %rd7520;
	add.s64 	%rd7527, %rd7526, 6601373596472566643;
	add.s64 	%rd7528, %rd7527, %rd7443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7515, 36;
	shr.b64 	%rhs, %rd7515, 28;
	add.u64 	%rd7529, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7515, 30;
	shr.b64 	%rhs, %rd7515, 34;
	add.u64 	%rd7530, %lhs, %rhs;
	}
	xor.b64  	%rd7531, %rd7529, %rd7530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7515, 25;
	shr.b64 	%rhs, %rd7515, 39;
	add.u64 	%rd7532, %lhs, %rhs;
	}
	xor.b64  	%rd7533, %rd7531, %rd7532;
	and.b64  	%rd7534, %rd7515, %rd7491;
	xor.b64  	%rd7535, %rd7515, %rd7491;
	and.b64  	%rd7536, %rd7535, %rd7467;
	or.b64  	%rd7537, %rd7536, %rd7534;
	add.s64 	%rd7538, %rd7537, %rd7533;
	add.s64 	%rd7539, %rd7538, %rd7527;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7528, 50;
	shr.b64 	%rhs, %rd7528, 14;
	add.u64 	%rd7540, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7528, 46;
	shr.b64 	%rhs, %rd7528, 18;
	add.u64 	%rd7541, %lhs, %rhs;
	}
	xor.b64  	%rd7542, %rd7540, %rd7541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7528, 23;
	shr.b64 	%rhs, %rd7528, 41;
	add.u64 	%rd7543, %lhs, %rhs;
	}
	xor.b64  	%rd7544, %rd7542, %rd7543;
	xor.b64  	%rd7545, %rd7504, %rd7480;
	and.b64  	%rd7546, %rd7528, %rd7545;
	xor.b64  	%rd7547, %rd7546, %rd7480;
	add.s64 	%rd7548, %rd7267, %rd7456;
	add.s64 	%rd7549, %rd7548, %rd7547;
	add.s64 	%rd7550, %rd7549, %rd7544;
	add.s64 	%rd7551, %rd7550, 7507060721942968483;
	add.s64 	%rd7552, %rd7551, %rd7467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7539, 36;
	shr.b64 	%rhs, %rd7539, 28;
	add.u64 	%rd7553, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7539, 30;
	shr.b64 	%rhs, %rd7539, 34;
	add.u64 	%rd7554, %lhs, %rhs;
	}
	xor.b64  	%rd7555, %rd7553, %rd7554;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7539, 25;
	shr.b64 	%rhs, %rd7539, 39;
	add.u64 	%rd7556, %lhs, %rhs;
	}
	xor.b64  	%rd7557, %rd7555, %rd7556;
	and.b64  	%rd7558, %rd7539, %rd7515;
	xor.b64  	%rd7559, %rd7539, %rd7515;
	and.b64  	%rd7560, %rd7559, %rd7491;
	or.b64  	%rd7561, %rd7560, %rd7558;
	add.s64 	%rd7562, %rd7561, %rd7557;
	add.s64 	%rd7563, %rd7562, %rd7551;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7552, 50;
	shr.b64 	%rhs, %rd7552, 14;
	add.u64 	%rd7564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7552, 46;
	shr.b64 	%rhs, %rd7552, 18;
	add.u64 	%rd7565, %lhs, %rhs;
	}
	xor.b64  	%rd7566, %rd7564, %rd7565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7552, 23;
	shr.b64 	%rhs, %rd7552, 41;
	add.u64 	%rd7567, %lhs, %rhs;
	}
	xor.b64  	%rd7568, %rd7566, %rd7567;
	xor.b64  	%rd7569, %rd7528, %rd7504;
	and.b64  	%rd7570, %rd7552, %rd7569;
	xor.b64  	%rd7571, %rd7570, %rd7504;
	add.s64 	%rd7572, %rd7280, %rd7480;
	add.s64 	%rd7573, %rd7572, %rd7571;
	add.s64 	%rd7574, %rd7573, %rd7568;
	add.s64 	%rd7575, %rd7574, 8399075790359081724;
	add.s64 	%rd7576, %rd7575, %rd7491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7563, 36;
	shr.b64 	%rhs, %rd7563, 28;
	add.u64 	%rd7577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7563, 30;
	shr.b64 	%rhs, %rd7563, 34;
	add.u64 	%rd7578, %lhs, %rhs;
	}
	xor.b64  	%rd7579, %rd7577, %rd7578;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7563, 25;
	shr.b64 	%rhs, %rd7563, 39;
	add.u64 	%rd7580, %lhs, %rhs;
	}
	xor.b64  	%rd7581, %rd7579, %rd7580;
	and.b64  	%rd7582, %rd7563, %rd7539;
	xor.b64  	%rd7583, %rd7563, %rd7539;
	and.b64  	%rd7584, %rd7583, %rd7515;
	or.b64  	%rd7585, %rd7584, %rd7582;
	add.s64 	%rd7586, %rd7585, %rd7581;
	add.s64 	%rd7587, %rd7586, %rd7575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7576, 50;
	shr.b64 	%rhs, %rd7576, 14;
	add.u64 	%rd7588, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7576, 46;
	shr.b64 	%rhs, %rd7576, 18;
	add.u64 	%rd7589, %lhs, %rhs;
	}
	xor.b64  	%rd7590, %rd7588, %rd7589;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7576, 23;
	shr.b64 	%rhs, %rd7576, 41;
	add.u64 	%rd7591, %lhs, %rhs;
	}
	xor.b64  	%rd7592, %rd7590, %rd7591;
	xor.b64  	%rd7593, %rd7552, %rd7528;
	and.b64  	%rd7594, %rd7576, %rd7593;
	xor.b64  	%rd7595, %rd7594, %rd7528;
	add.s64 	%rd7596, %rd7293, %rd7504;
	add.s64 	%rd7597, %rd7596, %rd7595;
	add.s64 	%rd7598, %rd7597, %rd7592;
	add.s64 	%rd7599, %rd7598, 8693463985226723168;
	add.s64 	%rd7600, %rd7599, %rd7515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7587, 36;
	shr.b64 	%rhs, %rd7587, 28;
	add.u64 	%rd7601, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7587, 30;
	shr.b64 	%rhs, %rd7587, 34;
	add.u64 	%rd7602, %lhs, %rhs;
	}
	xor.b64  	%rd7603, %rd7601, %rd7602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7587, 25;
	shr.b64 	%rhs, %rd7587, 39;
	add.u64 	%rd7604, %lhs, %rhs;
	}
	xor.b64  	%rd7605, %rd7603, %rd7604;
	and.b64  	%rd7606, %rd7587, %rd7563;
	xor.b64  	%rd7607, %rd7587, %rd7563;
	and.b64  	%rd7608, %rd7607, %rd7539;
	or.b64  	%rd7609, %rd7608, %rd7606;
	add.s64 	%rd7610, %rd7609, %rd7605;
	add.s64 	%rd7611, %rd7610, %rd7599;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7600, 50;
	shr.b64 	%rhs, %rd7600, 14;
	add.u64 	%rd7612, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7600, 46;
	shr.b64 	%rhs, %rd7600, 18;
	add.u64 	%rd7613, %lhs, %rhs;
	}
	xor.b64  	%rd7614, %rd7612, %rd7613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7600, 23;
	shr.b64 	%rhs, %rd7600, 41;
	add.u64 	%rd7615, %lhs, %rhs;
	}
	xor.b64  	%rd7616, %rd7614, %rd7615;
	xor.b64  	%rd7617, %rd7576, %rd7552;
	and.b64  	%rd7618, %rd7600, %rd7617;
	xor.b64  	%rd7619, %rd7618, %rd7552;
	add.s64 	%rd7620, %rd7306, %rd7528;
	add.s64 	%rd7621, %rd7620, %rd7619;
	add.s64 	%rd7622, %rd7621, %rd7616;
	add.s64 	%rd7623, %rd7622, -8878714635349349518;
	add.s64 	%rd7624, %rd7623, %rd7539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7611, 36;
	shr.b64 	%rhs, %rd7611, 28;
	add.u64 	%rd7625, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7611, 30;
	shr.b64 	%rhs, %rd7611, 34;
	add.u64 	%rd7626, %lhs, %rhs;
	}
	xor.b64  	%rd7627, %rd7625, %rd7626;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7611, 25;
	shr.b64 	%rhs, %rd7611, 39;
	add.u64 	%rd7628, %lhs, %rhs;
	}
	xor.b64  	%rd7629, %rd7627, %rd7628;
	and.b64  	%rd7630, %rd7611, %rd7587;
	xor.b64  	%rd7631, %rd7611, %rd7587;
	and.b64  	%rd7632, %rd7631, %rd7563;
	or.b64  	%rd7633, %rd7632, %rd7630;
	add.s64 	%rd7634, %rd7633, %rd7629;
	add.s64 	%rd7635, %rd7634, %rd7623;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7624, 50;
	shr.b64 	%rhs, %rd7624, 14;
	add.u64 	%rd7636, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7624, 46;
	shr.b64 	%rhs, %rd7624, 18;
	add.u64 	%rd7637, %lhs, %rhs;
	}
	xor.b64  	%rd7638, %rd7636, %rd7637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7624, 23;
	shr.b64 	%rhs, %rd7624, 41;
	add.u64 	%rd7639, %lhs, %rhs;
	}
	xor.b64  	%rd7640, %rd7638, %rd7639;
	xor.b64  	%rd7641, %rd7600, %rd7576;
	and.b64  	%rd7642, %rd7624, %rd7641;
	xor.b64  	%rd7643, %rd7642, %rd7576;
	add.s64 	%rd7644, %rd7319, %rd7552;
	add.s64 	%rd7645, %rd7644, %rd7643;
	add.s64 	%rd7646, %rd7645, %rd7640;
	add.s64 	%rd7647, %rd7646, -8302665154208450068;
	add.s64 	%rd7648, %rd7647, %rd7563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7635, 36;
	shr.b64 	%rhs, %rd7635, 28;
	add.u64 	%rd7649, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7635, 30;
	shr.b64 	%rhs, %rd7635, 34;
	add.u64 	%rd7650, %lhs, %rhs;
	}
	xor.b64  	%rd7651, %rd7649, %rd7650;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7635, 25;
	shr.b64 	%rhs, %rd7635, 39;
	add.u64 	%rd7652, %lhs, %rhs;
	}
	xor.b64  	%rd7653, %rd7651, %rd7652;
	and.b64  	%rd7654, %rd7635, %rd7611;
	xor.b64  	%rd7655, %rd7635, %rd7611;
	and.b64  	%rd7656, %rd7655, %rd7587;
	or.b64  	%rd7657, %rd7656, %rd7654;
	add.s64 	%rd7658, %rd7657, %rd7653;
	add.s64 	%rd7659, %rd7658, %rd7647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7648, 50;
	shr.b64 	%rhs, %rd7648, 14;
	add.u64 	%rd7660, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7648, 46;
	shr.b64 	%rhs, %rd7648, 18;
	add.u64 	%rd7661, %lhs, %rhs;
	}
	xor.b64  	%rd7662, %rd7660, %rd7661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7648, 23;
	shr.b64 	%rhs, %rd7648, 41;
	add.u64 	%rd7663, %lhs, %rhs;
	}
	xor.b64  	%rd7664, %rd7662, %rd7663;
	xor.b64  	%rd7665, %rd7624, %rd7600;
	and.b64  	%rd7666, %rd7648, %rd7665;
	xor.b64  	%rd7667, %rd7666, %rd7600;
	add.s64 	%rd7668, %rd7332, %rd7576;
	add.s64 	%rd7669, %rd7668, %rd7667;
	add.s64 	%rd7670, %rd7669, %rd7664;
	add.s64 	%rd7671, %rd7670, -8016688836872298968;
	add.s64 	%rd7672, %rd7671, %rd7587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7659, 36;
	shr.b64 	%rhs, %rd7659, 28;
	add.u64 	%rd7673, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7659, 30;
	shr.b64 	%rhs, %rd7659, 34;
	add.u64 	%rd7674, %lhs, %rhs;
	}
	xor.b64  	%rd7675, %rd7673, %rd7674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7659, 25;
	shr.b64 	%rhs, %rd7659, 39;
	add.u64 	%rd7676, %lhs, %rhs;
	}
	xor.b64  	%rd7677, %rd7675, %rd7676;
	and.b64  	%rd7678, %rd7659, %rd7635;
	xor.b64  	%rd7679, %rd7659, %rd7635;
	and.b64  	%rd7680, %rd7679, %rd7611;
	or.b64  	%rd7681, %rd7680, %rd7678;
	add.s64 	%rd7682, %rd7681, %rd7677;
	add.s64 	%rd7683, %rd7682, %rd7671;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7672, 50;
	shr.b64 	%rhs, %rd7672, 14;
	add.u64 	%rd7684, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7672, 46;
	shr.b64 	%rhs, %rd7672, 18;
	add.u64 	%rd7685, %lhs, %rhs;
	}
	xor.b64  	%rd7686, %rd7684, %rd7685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7672, 23;
	shr.b64 	%rhs, %rd7672, 41;
	add.u64 	%rd7687, %lhs, %rhs;
	}
	xor.b64  	%rd7688, %rd7686, %rd7687;
	xor.b64  	%rd7689, %rd7648, %rd7624;
	and.b64  	%rd7690, %rd7672, %rd7689;
	xor.b64  	%rd7691, %rd7690, %rd7624;
	add.s64 	%rd7692, %rd7345, %rd7600;
	add.s64 	%rd7693, %rd7692, %rd7691;
	add.s64 	%rd7694, %rd7693, %rd7688;
	add.s64 	%rd7695, %rd7694, -6606660893046293015;
	add.s64 	%rd7696, %rd7695, %rd7611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7683, 36;
	shr.b64 	%rhs, %rd7683, 28;
	add.u64 	%rd7697, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7683, 30;
	shr.b64 	%rhs, %rd7683, 34;
	add.u64 	%rd7698, %lhs, %rhs;
	}
	xor.b64  	%rd7699, %rd7697, %rd7698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7683, 25;
	shr.b64 	%rhs, %rd7683, 39;
	add.u64 	%rd7700, %lhs, %rhs;
	}
	xor.b64  	%rd7701, %rd7699, %rd7700;
	and.b64  	%rd7702, %rd7683, %rd7659;
	xor.b64  	%rd7703, %rd7683, %rd7659;
	and.b64  	%rd7704, %rd7703, %rd7635;
	or.b64  	%rd7705, %rd7704, %rd7702;
	add.s64 	%rd7706, %rd7705, %rd7701;
	add.s64 	%rd7707, %rd7706, %rd7695;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7696, 50;
	shr.b64 	%rhs, %rd7696, 14;
	add.u64 	%rd7708, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7696, 46;
	shr.b64 	%rhs, %rd7696, 18;
	add.u64 	%rd7709, %lhs, %rhs;
	}
	xor.b64  	%rd7710, %rd7708, %rd7709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7696, 23;
	shr.b64 	%rhs, %rd7696, 41;
	add.u64 	%rd7711, %lhs, %rhs;
	}
	xor.b64  	%rd7712, %rd7710, %rd7711;
	xor.b64  	%rd7713, %rd7672, %rd7648;
	and.b64  	%rd7714, %rd7696, %rd7713;
	xor.b64  	%rd7715, %rd7714, %rd7648;
	add.s64 	%rd7716, %rd7358, %rd7624;
	add.s64 	%rd7717, %rd7716, %rd7715;
	add.s64 	%rd7718, %rd7717, %rd7712;
	add.s64 	%rd7719, %rd7718, -4685533653050689259;
	add.s64 	%rd7720, %rd7719, %rd7635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7707, 36;
	shr.b64 	%rhs, %rd7707, 28;
	add.u64 	%rd7721, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7707, 30;
	shr.b64 	%rhs, %rd7707, 34;
	add.u64 	%rd7722, %lhs, %rhs;
	}
	xor.b64  	%rd7723, %rd7721, %rd7722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7707, 25;
	shr.b64 	%rhs, %rd7707, 39;
	add.u64 	%rd7724, %lhs, %rhs;
	}
	xor.b64  	%rd7725, %rd7723, %rd7724;
	and.b64  	%rd7726, %rd7707, %rd7683;
	xor.b64  	%rd7727, %rd7707, %rd7683;
	and.b64  	%rd7728, %rd7727, %rd7659;
	or.b64  	%rd7729, %rd7728, %rd7726;
	add.s64 	%rd7730, %rd7729, %rd7725;
	add.s64 	%rd7731, %rd7730, %rd7719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7720, 50;
	shr.b64 	%rhs, %rd7720, 14;
	add.u64 	%rd7732, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7720, 46;
	shr.b64 	%rhs, %rd7720, 18;
	add.u64 	%rd7733, %lhs, %rhs;
	}
	xor.b64  	%rd7734, %rd7732, %rd7733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7720, 23;
	shr.b64 	%rhs, %rd7720, 41;
	add.u64 	%rd7735, %lhs, %rhs;
	}
	xor.b64  	%rd7736, %rd7734, %rd7735;
	xor.b64  	%rd7737, %rd7696, %rd7672;
	and.b64  	%rd7738, %rd7720, %rd7737;
	xor.b64  	%rd7739, %rd7738, %rd7672;
	add.s64 	%rd7740, %rd7371, %rd7648;
	add.s64 	%rd7741, %rd7740, %rd7739;
	add.s64 	%rd7742, %rd7741, %rd7736;
	add.s64 	%rd7743, %rd7742, -4147400797238176981;
	add.s64 	%rd7744, %rd7743, %rd7659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7731, 36;
	shr.b64 	%rhs, %rd7731, 28;
	add.u64 	%rd7745, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7731, 30;
	shr.b64 	%rhs, %rd7731, 34;
	add.u64 	%rd7746, %lhs, %rhs;
	}
	xor.b64  	%rd7747, %rd7745, %rd7746;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7731, 25;
	shr.b64 	%rhs, %rd7731, 39;
	add.u64 	%rd7748, %lhs, %rhs;
	}
	xor.b64  	%rd7749, %rd7747, %rd7748;
	and.b64  	%rd7750, %rd7731, %rd7707;
	xor.b64  	%rd7751, %rd7731, %rd7707;
	and.b64  	%rd7752, %rd7751, %rd7683;
	or.b64  	%rd7753, %rd7752, %rd7750;
	add.s64 	%rd7754, %rd7753, %rd7749;
	add.s64 	%rd7755, %rd7754, %rd7743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7358, 45;
	shr.b64 	%rhs, %rd7358, 19;
	add.u64 	%rd7756, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7358, 3;
	shr.b64 	%rhs, %rd7358, 61;
	add.u64 	%rd7757, %lhs, %rhs;
	}
	xor.b64  	%rd7758, %rd7756, %rd7757;
	shr.u64 	%rd7759, %rd7358, 6;
	xor.b64  	%rd7760, %rd7758, %rd7759;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7189, 63;
	shr.b64 	%rhs, %rd7189, 1;
	add.u64 	%rd7761, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7189, 56;
	shr.b64 	%rhs, %rd7189, 8;
	add.u64 	%rd7762, %lhs, %rhs;
	}
	xor.b64  	%rd7763, %rd7761, %rd7762;
	shr.u64 	%rd7764, %rd7189, 7;
	xor.b64  	%rd7765, %rd7763, %rd7764;
	add.s64 	%rd7766, %rd7765, %rd7176;
	add.s64 	%rd7767, %rd7766, %rd7293;
	add.s64 	%rd7768, %rd7767, %rd7760;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7371, 45;
	shr.b64 	%rhs, %rd7371, 19;
	add.u64 	%rd7769, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7371, 3;
	shr.b64 	%rhs, %rd7371, 61;
	add.u64 	%rd7770, %lhs, %rhs;
	}
	xor.b64  	%rd7771, %rd7769, %rd7770;
	shr.u64 	%rd7772, %rd7371, 6;
	xor.b64  	%rd7773, %rd7771, %rd7772;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7202, 63;
	shr.b64 	%rhs, %rd7202, 1;
	add.u64 	%rd7774, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7202, 56;
	shr.b64 	%rhs, %rd7202, 8;
	add.u64 	%rd7775, %lhs, %rhs;
	}
	xor.b64  	%rd7776, %rd7774, %rd7775;
	shr.u64 	%rd7777, %rd7202, 7;
	xor.b64  	%rd7778, %rd7776, %rd7777;
	add.s64 	%rd7779, %rd7778, %rd7189;
	add.s64 	%rd7780, %rd7779, %rd7306;
	add.s64 	%rd7781, %rd7780, %rd7773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7768, 45;
	shr.b64 	%rhs, %rd7768, 19;
	add.u64 	%rd7782, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7768, 3;
	shr.b64 	%rhs, %rd7768, 61;
	add.u64 	%rd7783, %lhs, %rhs;
	}
	xor.b64  	%rd7784, %rd7782, %rd7783;
	shr.u64 	%rd7785, %rd7768, 6;
	xor.b64  	%rd7786, %rd7784, %rd7785;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7215, 63;
	shr.b64 	%rhs, %rd7215, 1;
	add.u64 	%rd7787, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7215, 56;
	shr.b64 	%rhs, %rd7215, 8;
	add.u64 	%rd7788, %lhs, %rhs;
	}
	xor.b64  	%rd7789, %rd7787, %rd7788;
	shr.u64 	%rd7790, %rd7215, 7;
	xor.b64  	%rd7791, %rd7789, %rd7790;
	add.s64 	%rd7792, %rd7791, %rd7202;
	add.s64 	%rd7793, %rd7792, %rd7319;
	add.s64 	%rd7794, %rd7793, %rd7786;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7781, 45;
	shr.b64 	%rhs, %rd7781, 19;
	add.u64 	%rd7795, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7781, 3;
	shr.b64 	%rhs, %rd7781, 61;
	add.u64 	%rd7796, %lhs, %rhs;
	}
	xor.b64  	%rd7797, %rd7795, %rd7796;
	shr.u64 	%rd7798, %rd7781, 6;
	xor.b64  	%rd7799, %rd7797, %rd7798;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7228, 63;
	shr.b64 	%rhs, %rd7228, 1;
	add.u64 	%rd7800, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7228, 56;
	shr.b64 	%rhs, %rd7228, 8;
	add.u64 	%rd7801, %lhs, %rhs;
	}
	xor.b64  	%rd7802, %rd7800, %rd7801;
	shr.u64 	%rd7803, %rd7228, 7;
	xor.b64  	%rd7804, %rd7802, %rd7803;
	add.s64 	%rd7805, %rd7804, %rd7215;
	add.s64 	%rd7806, %rd7805, %rd7332;
	add.s64 	%rd7807, %rd7806, %rd7799;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7794, 45;
	shr.b64 	%rhs, %rd7794, 19;
	add.u64 	%rd7808, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7794, 3;
	shr.b64 	%rhs, %rd7794, 61;
	add.u64 	%rd7809, %lhs, %rhs;
	}
	xor.b64  	%rd7810, %rd7808, %rd7809;
	shr.u64 	%rd7811, %rd7794, 6;
	xor.b64  	%rd7812, %rd7810, %rd7811;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7241, 63;
	shr.b64 	%rhs, %rd7241, 1;
	add.u64 	%rd7813, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7241, 56;
	shr.b64 	%rhs, %rd7241, 8;
	add.u64 	%rd7814, %lhs, %rhs;
	}
	xor.b64  	%rd7815, %rd7813, %rd7814;
	shr.u64 	%rd7816, %rd7241, 7;
	xor.b64  	%rd7817, %rd7815, %rd7816;
	add.s64 	%rd7818, %rd7817, %rd7228;
	add.s64 	%rd7819, %rd7818, %rd7345;
	add.s64 	%rd7820, %rd7819, %rd7812;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7807, 45;
	shr.b64 	%rhs, %rd7807, 19;
	add.u64 	%rd7821, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7807, 3;
	shr.b64 	%rhs, %rd7807, 61;
	add.u64 	%rd7822, %lhs, %rhs;
	}
	xor.b64  	%rd7823, %rd7821, %rd7822;
	shr.u64 	%rd7824, %rd7807, 6;
	xor.b64  	%rd7825, %rd7823, %rd7824;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7254, 63;
	shr.b64 	%rhs, %rd7254, 1;
	add.u64 	%rd7826, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7254, 56;
	shr.b64 	%rhs, %rd7254, 8;
	add.u64 	%rd7827, %lhs, %rhs;
	}
	xor.b64  	%rd7828, %rd7826, %rd7827;
	shr.u64 	%rd7829, %rd7254, 7;
	xor.b64  	%rd7830, %rd7828, %rd7829;
	add.s64 	%rd7831, %rd7830, %rd7241;
	add.s64 	%rd7832, %rd7831, %rd7358;
	add.s64 	%rd7833, %rd7832, %rd7825;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7820, 45;
	shr.b64 	%rhs, %rd7820, 19;
	add.u64 	%rd7834, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7820, 3;
	shr.b64 	%rhs, %rd7820, 61;
	add.u64 	%rd7835, %lhs, %rhs;
	}
	xor.b64  	%rd7836, %rd7834, %rd7835;
	shr.u64 	%rd7837, %rd7820, 6;
	xor.b64  	%rd7838, %rd7836, %rd7837;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7267, 63;
	shr.b64 	%rhs, %rd7267, 1;
	add.u64 	%rd7839, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7267, 56;
	shr.b64 	%rhs, %rd7267, 8;
	add.u64 	%rd7840, %lhs, %rhs;
	}
	xor.b64  	%rd7841, %rd7839, %rd7840;
	shr.u64 	%rd7842, %rd7267, 7;
	xor.b64  	%rd7843, %rd7841, %rd7842;
	add.s64 	%rd7844, %rd7843, %rd7254;
	add.s64 	%rd7845, %rd7844, %rd7371;
	add.s64 	%rd7846, %rd7845, %rd7838;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7833, 45;
	shr.b64 	%rhs, %rd7833, 19;
	add.u64 	%rd7847, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7833, 3;
	shr.b64 	%rhs, %rd7833, 61;
	add.u64 	%rd7848, %lhs, %rhs;
	}
	xor.b64  	%rd7849, %rd7847, %rd7848;
	shr.u64 	%rd7850, %rd7833, 6;
	xor.b64  	%rd7851, %rd7849, %rd7850;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7280, 63;
	shr.b64 	%rhs, %rd7280, 1;
	add.u64 	%rd7852, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7280, 56;
	shr.b64 	%rhs, %rd7280, 8;
	add.u64 	%rd7853, %lhs, %rhs;
	}
	xor.b64  	%rd7854, %rd7852, %rd7853;
	shr.u64 	%rd7855, %rd7280, 7;
	xor.b64  	%rd7856, %rd7854, %rd7855;
	add.s64 	%rd7857, %rd7856, %rd7267;
	add.s64 	%rd7858, %rd7857, %rd7768;
	add.s64 	%rd7859, %rd7858, %rd7851;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7846, 45;
	shr.b64 	%rhs, %rd7846, 19;
	add.u64 	%rd7860, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7846, 3;
	shr.b64 	%rhs, %rd7846, 61;
	add.u64 	%rd7861, %lhs, %rhs;
	}
	xor.b64  	%rd7862, %rd7860, %rd7861;
	shr.u64 	%rd7863, %rd7846, 6;
	xor.b64  	%rd7864, %rd7862, %rd7863;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7293, 63;
	shr.b64 	%rhs, %rd7293, 1;
	add.u64 	%rd7865, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7293, 56;
	shr.b64 	%rhs, %rd7293, 8;
	add.u64 	%rd7866, %lhs, %rhs;
	}
	xor.b64  	%rd7867, %rd7865, %rd7866;
	shr.u64 	%rd7868, %rd7293, 7;
	xor.b64  	%rd7869, %rd7867, %rd7868;
	add.s64 	%rd7870, %rd7869, %rd7280;
	add.s64 	%rd7871, %rd7870, %rd7781;
	add.s64 	%rd7872, %rd7871, %rd7864;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7859, 45;
	shr.b64 	%rhs, %rd7859, 19;
	add.u64 	%rd7873, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7859, 3;
	shr.b64 	%rhs, %rd7859, 61;
	add.u64 	%rd7874, %lhs, %rhs;
	}
	xor.b64  	%rd7875, %rd7873, %rd7874;
	shr.u64 	%rd7876, %rd7859, 6;
	xor.b64  	%rd7877, %rd7875, %rd7876;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7306, 63;
	shr.b64 	%rhs, %rd7306, 1;
	add.u64 	%rd7878, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7306, 56;
	shr.b64 	%rhs, %rd7306, 8;
	add.u64 	%rd7879, %lhs, %rhs;
	}
	xor.b64  	%rd7880, %rd7878, %rd7879;
	shr.u64 	%rd7881, %rd7306, 7;
	xor.b64  	%rd7882, %rd7880, %rd7881;
	add.s64 	%rd7883, %rd7882, %rd7293;
	add.s64 	%rd7884, %rd7883, %rd7794;
	add.s64 	%rd7885, %rd7884, %rd7877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7872, 45;
	shr.b64 	%rhs, %rd7872, 19;
	add.u64 	%rd7886, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7872, 3;
	shr.b64 	%rhs, %rd7872, 61;
	add.u64 	%rd7887, %lhs, %rhs;
	}
	xor.b64  	%rd7888, %rd7886, %rd7887;
	shr.u64 	%rd7889, %rd7872, 6;
	xor.b64  	%rd7890, %rd7888, %rd7889;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7319, 63;
	shr.b64 	%rhs, %rd7319, 1;
	add.u64 	%rd7891, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7319, 56;
	shr.b64 	%rhs, %rd7319, 8;
	add.u64 	%rd7892, %lhs, %rhs;
	}
	xor.b64  	%rd7893, %rd7891, %rd7892;
	shr.u64 	%rd7894, %rd7319, 7;
	xor.b64  	%rd7895, %rd7893, %rd7894;
	add.s64 	%rd7896, %rd7895, %rd7306;
	add.s64 	%rd7897, %rd7896, %rd7807;
	add.s64 	%rd7898, %rd7897, %rd7890;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7885, 45;
	shr.b64 	%rhs, %rd7885, 19;
	add.u64 	%rd7899, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7885, 3;
	shr.b64 	%rhs, %rd7885, 61;
	add.u64 	%rd7900, %lhs, %rhs;
	}
	xor.b64  	%rd7901, %rd7899, %rd7900;
	shr.u64 	%rd7902, %rd7885, 6;
	xor.b64  	%rd7903, %rd7901, %rd7902;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7332, 63;
	shr.b64 	%rhs, %rd7332, 1;
	add.u64 	%rd7904, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7332, 56;
	shr.b64 	%rhs, %rd7332, 8;
	add.u64 	%rd7905, %lhs, %rhs;
	}
	xor.b64  	%rd7906, %rd7904, %rd7905;
	shr.u64 	%rd7907, %rd7332, 7;
	xor.b64  	%rd7908, %rd7906, %rd7907;
	add.s64 	%rd7909, %rd7908, %rd7319;
	add.s64 	%rd7910, %rd7909, %rd7820;
	add.s64 	%rd7911, %rd7910, %rd7903;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7898, 45;
	shr.b64 	%rhs, %rd7898, 19;
	add.u64 	%rd7912, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7898, 3;
	shr.b64 	%rhs, %rd7898, 61;
	add.u64 	%rd7913, %lhs, %rhs;
	}
	xor.b64  	%rd7914, %rd7912, %rd7913;
	shr.u64 	%rd7915, %rd7898, 6;
	xor.b64  	%rd7916, %rd7914, %rd7915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7345, 63;
	shr.b64 	%rhs, %rd7345, 1;
	add.u64 	%rd7917, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7345, 56;
	shr.b64 	%rhs, %rd7345, 8;
	add.u64 	%rd7918, %lhs, %rhs;
	}
	xor.b64  	%rd7919, %rd7917, %rd7918;
	shr.u64 	%rd7920, %rd7345, 7;
	xor.b64  	%rd7921, %rd7919, %rd7920;
	add.s64 	%rd7922, %rd7921, %rd7332;
	add.s64 	%rd7923, %rd7922, %rd7833;
	add.s64 	%rd7924, %rd7923, %rd7916;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7911, 45;
	shr.b64 	%rhs, %rd7911, 19;
	add.u64 	%rd7925, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7911, 3;
	shr.b64 	%rhs, %rd7911, 61;
	add.u64 	%rd7926, %lhs, %rhs;
	}
	xor.b64  	%rd7927, %rd7925, %rd7926;
	shr.u64 	%rd7928, %rd7911, 6;
	xor.b64  	%rd7929, %rd7927, %rd7928;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7358, 63;
	shr.b64 	%rhs, %rd7358, 1;
	add.u64 	%rd7930, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7358, 56;
	shr.b64 	%rhs, %rd7358, 8;
	add.u64 	%rd7931, %lhs, %rhs;
	}
	xor.b64  	%rd7932, %rd7930, %rd7931;
	shr.u64 	%rd7933, %rd7358, 7;
	xor.b64  	%rd7934, %rd7932, %rd7933;
	add.s64 	%rd7935, %rd7934, %rd7345;
	add.s64 	%rd7936, %rd7935, %rd7846;
	add.s64 	%rd7937, %rd7936, %rd7929;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7924, 45;
	shr.b64 	%rhs, %rd7924, 19;
	add.u64 	%rd7938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7924, 3;
	shr.b64 	%rhs, %rd7924, 61;
	add.u64 	%rd7939, %lhs, %rhs;
	}
	xor.b64  	%rd7940, %rd7938, %rd7939;
	shr.u64 	%rd7941, %rd7924, 6;
	xor.b64  	%rd7942, %rd7940, %rd7941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7371, 63;
	shr.b64 	%rhs, %rd7371, 1;
	add.u64 	%rd7943, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7371, 56;
	shr.b64 	%rhs, %rd7371, 8;
	add.u64 	%rd7944, %lhs, %rhs;
	}
	xor.b64  	%rd7945, %rd7943, %rd7944;
	shr.u64 	%rd7946, %rd7371, 7;
	xor.b64  	%rd7947, %rd7945, %rd7946;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7937, 45;
	shr.b64 	%rhs, %rd7937, 19;
	add.u64 	%rd7948, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7937, 3;
	shr.b64 	%rhs, %rd7937, 61;
	add.u64 	%rd7949, %lhs, %rhs;
	}
	xor.b64  	%rd7950, %rd7948, %rd7949;
	shr.u64 	%rd7951, %rd7937, 6;
	xor.b64  	%rd7952, %rd7950, %rd7951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7768, 63;
	shr.b64 	%rhs, %rd7768, 1;
	add.u64 	%rd7953, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7768, 56;
	shr.b64 	%rhs, %rd7768, 8;
	add.u64 	%rd7954, %lhs, %rhs;
	}
	xor.b64  	%rd7955, %rd7953, %rd7954;
	shr.u64 	%rd7956, %rd7768, 7;
	xor.b64  	%rd7957, %rd7955, %rd7956;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7744, 50;
	shr.b64 	%rhs, %rd7744, 14;
	add.u64 	%rd7958, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7744, 46;
	shr.b64 	%rhs, %rd7744, 18;
	add.u64 	%rd7959, %lhs, %rhs;
	}
	xor.b64  	%rd7960, %rd7958, %rd7959;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7744, 23;
	shr.b64 	%rhs, %rd7744, 41;
	add.u64 	%rd7961, %lhs, %rhs;
	}
	xor.b64  	%rd7962, %rd7960, %rd7961;
	xor.b64  	%rd7963, %rd7720, %rd7696;
	and.b64  	%rd7964, %rd7744, %rd7963;
	xor.b64  	%rd7965, %rd7964, %rd7696;
	add.s64 	%rd7966, %rd7768, %rd7672;
	add.s64 	%rd7967, %rd7966, %rd7965;
	add.s64 	%rd7968, %rd7967, %rd7962;
	add.s64 	%rd7969, %rd7968, -3880063495543823972;
	add.s64 	%rd7970, %rd7969, %rd7683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7755, 36;
	shr.b64 	%rhs, %rd7755, 28;
	add.u64 	%rd7971, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7755, 30;
	shr.b64 	%rhs, %rd7755, 34;
	add.u64 	%rd7972, %lhs, %rhs;
	}
	xor.b64  	%rd7973, %rd7971, %rd7972;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7755, 25;
	shr.b64 	%rhs, %rd7755, 39;
	add.u64 	%rd7974, %lhs, %rhs;
	}
	xor.b64  	%rd7975, %rd7973, %rd7974;
	and.b64  	%rd7976, %rd7755, %rd7731;
	xor.b64  	%rd7977, %rd7755, %rd7731;
	and.b64  	%rd7978, %rd7977, %rd7707;
	or.b64  	%rd7979, %rd7978, %rd7976;
	add.s64 	%rd7980, %rd7979, %rd7975;
	add.s64 	%rd7981, %rd7980, %rd7969;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7970, 50;
	shr.b64 	%rhs, %rd7970, 14;
	add.u64 	%rd7982, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7970, 46;
	shr.b64 	%rhs, %rd7970, 18;
	add.u64 	%rd7983, %lhs, %rhs;
	}
	xor.b64  	%rd7984, %rd7982, %rd7983;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7970, 23;
	shr.b64 	%rhs, %rd7970, 41;
	add.u64 	%rd7985, %lhs, %rhs;
	}
	xor.b64  	%rd7986, %rd7984, %rd7985;
	xor.b64  	%rd7987, %rd7744, %rd7720;
	and.b64  	%rd7988, %rd7970, %rd7987;
	xor.b64  	%rd7989, %rd7988, %rd7720;
	add.s64 	%rd7990, %rd7781, %rd7696;
	add.s64 	%rd7991, %rd7990, %rd7989;
	add.s64 	%rd7992, %rd7991, %rd7986;
	add.s64 	%rd7993, %rd7992, -3348786107499101689;
	add.s64 	%rd7994, %rd7993, %rd7707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7981, 36;
	shr.b64 	%rhs, %rd7981, 28;
	add.u64 	%rd7995, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7981, 30;
	shr.b64 	%rhs, %rd7981, 34;
	add.u64 	%rd7996, %lhs, %rhs;
	}
	xor.b64  	%rd7997, %rd7995, %rd7996;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7981, 25;
	shr.b64 	%rhs, %rd7981, 39;
	add.u64 	%rd7998, %lhs, %rhs;
	}
	xor.b64  	%rd7999, %rd7997, %rd7998;
	and.b64  	%rd8000, %rd7981, %rd7755;
	xor.b64  	%rd8001, %rd7981, %rd7755;
	and.b64  	%rd8002, %rd8001, %rd7731;
	or.b64  	%rd8003, %rd8002, %rd8000;
	add.s64 	%rd8004, %rd8003, %rd7999;
	add.s64 	%rd8005, %rd8004, %rd7993;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7994, 50;
	shr.b64 	%rhs, %rd7994, 14;
	add.u64 	%rd8006, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7994, 46;
	shr.b64 	%rhs, %rd7994, 18;
	add.u64 	%rd8007, %lhs, %rhs;
	}
	xor.b64  	%rd8008, %rd8006, %rd8007;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd7994, 23;
	shr.b64 	%rhs, %rd7994, 41;
	add.u64 	%rd8009, %lhs, %rhs;
	}
	xor.b64  	%rd8010, %rd8008, %rd8009;
	xor.b64  	%rd8011, %rd7970, %rd7744;
	and.b64  	%rd8012, %rd7994, %rd8011;
	xor.b64  	%rd8013, %rd8012, %rd7744;
	add.s64 	%rd8014, %rd7794, %rd7720;
	add.s64 	%rd8015, %rd8014, %rd8013;
	add.s64 	%rd8016, %rd8015, %rd8010;
	add.s64 	%rd8017, %rd8016, -1523767162380948706;
	add.s64 	%rd8018, %rd8017, %rd7731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8005, 36;
	shr.b64 	%rhs, %rd8005, 28;
	add.u64 	%rd8019, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8005, 30;
	shr.b64 	%rhs, %rd8005, 34;
	add.u64 	%rd8020, %lhs, %rhs;
	}
	xor.b64  	%rd8021, %rd8019, %rd8020;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8005, 25;
	shr.b64 	%rhs, %rd8005, 39;
	add.u64 	%rd8022, %lhs, %rhs;
	}
	xor.b64  	%rd8023, %rd8021, %rd8022;
	and.b64  	%rd8024, %rd8005, %rd7981;
	xor.b64  	%rd8025, %rd8005, %rd7981;
	and.b64  	%rd8026, %rd8025, %rd7755;
	or.b64  	%rd8027, %rd8026, %rd8024;
	add.s64 	%rd8028, %rd8027, %rd8023;
	add.s64 	%rd8029, %rd8028, %rd8017;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8018, 50;
	shr.b64 	%rhs, %rd8018, 14;
	add.u64 	%rd8030, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8018, 46;
	shr.b64 	%rhs, %rd8018, 18;
	add.u64 	%rd8031, %lhs, %rhs;
	}
	xor.b64  	%rd8032, %rd8030, %rd8031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8018, 23;
	shr.b64 	%rhs, %rd8018, 41;
	add.u64 	%rd8033, %lhs, %rhs;
	}
	xor.b64  	%rd8034, %rd8032, %rd8033;
	xor.b64  	%rd8035, %rd7994, %rd7970;
	and.b64  	%rd8036, %rd8018, %rd8035;
	xor.b64  	%rd8037, %rd8036, %rd7970;
	add.s64 	%rd8038, %rd7807, %rd7744;
	add.s64 	%rd8039, %rd8038, %rd8037;
	add.s64 	%rd8040, %rd8039, %rd8034;
	add.s64 	%rd8041, %rd8040, -757361751448694408;
	add.s64 	%rd8042, %rd8041, %rd7755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8029, 36;
	shr.b64 	%rhs, %rd8029, 28;
	add.u64 	%rd8043, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8029, 30;
	shr.b64 	%rhs, %rd8029, 34;
	add.u64 	%rd8044, %lhs, %rhs;
	}
	xor.b64  	%rd8045, %rd8043, %rd8044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8029, 25;
	shr.b64 	%rhs, %rd8029, 39;
	add.u64 	%rd8046, %lhs, %rhs;
	}
	xor.b64  	%rd8047, %rd8045, %rd8046;
	and.b64  	%rd8048, %rd8029, %rd8005;
	xor.b64  	%rd8049, %rd8029, %rd8005;
	and.b64  	%rd8050, %rd8049, %rd7981;
	or.b64  	%rd8051, %rd8050, %rd8048;
	add.s64 	%rd8052, %rd8051, %rd8047;
	add.s64 	%rd8053, %rd8052, %rd8041;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8042, 50;
	shr.b64 	%rhs, %rd8042, 14;
	add.u64 	%rd8054, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8042, 46;
	shr.b64 	%rhs, %rd8042, 18;
	add.u64 	%rd8055, %lhs, %rhs;
	}
	xor.b64  	%rd8056, %rd8054, %rd8055;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8042, 23;
	shr.b64 	%rhs, %rd8042, 41;
	add.u64 	%rd8057, %lhs, %rhs;
	}
	xor.b64  	%rd8058, %rd8056, %rd8057;
	xor.b64  	%rd8059, %rd8018, %rd7994;
	and.b64  	%rd8060, %rd8042, %rd8059;
	xor.b64  	%rd8061, %rd8060, %rd7994;
	add.s64 	%rd8062, %rd7820, %rd7970;
	add.s64 	%rd8063, %rd8062, %rd8061;
	add.s64 	%rd8064, %rd8063, %rd8058;
	add.s64 	%rd8065, %rd8064, 500013540394364858;
	add.s64 	%rd8066, %rd8065, %rd7981;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8053, 36;
	shr.b64 	%rhs, %rd8053, 28;
	add.u64 	%rd8067, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8053, 30;
	shr.b64 	%rhs, %rd8053, 34;
	add.u64 	%rd8068, %lhs, %rhs;
	}
	xor.b64  	%rd8069, %rd8067, %rd8068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8053, 25;
	shr.b64 	%rhs, %rd8053, 39;
	add.u64 	%rd8070, %lhs, %rhs;
	}
	xor.b64  	%rd8071, %rd8069, %rd8070;
	and.b64  	%rd8072, %rd8053, %rd8029;
	xor.b64  	%rd8073, %rd8053, %rd8029;
	and.b64  	%rd8074, %rd8073, %rd8005;
	or.b64  	%rd8075, %rd8074, %rd8072;
	add.s64 	%rd8076, %rd8075, %rd8071;
	add.s64 	%rd8077, %rd8076, %rd8065;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8066, 50;
	shr.b64 	%rhs, %rd8066, 14;
	add.u64 	%rd8078, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8066, 46;
	shr.b64 	%rhs, %rd8066, 18;
	add.u64 	%rd8079, %lhs, %rhs;
	}
	xor.b64  	%rd8080, %rd8078, %rd8079;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8066, 23;
	shr.b64 	%rhs, %rd8066, 41;
	add.u64 	%rd8081, %lhs, %rhs;
	}
	xor.b64  	%rd8082, %rd8080, %rd8081;
	xor.b64  	%rd8083, %rd8042, %rd8018;
	and.b64  	%rd8084, %rd8066, %rd8083;
	xor.b64  	%rd8085, %rd8084, %rd8018;
	add.s64 	%rd8086, %rd7833, %rd7994;
	add.s64 	%rd8087, %rd8086, %rd8085;
	add.s64 	%rd8088, %rd8087, %rd8082;
	add.s64 	%rd8089, %rd8088, 748580250866718886;
	add.s64 	%rd8090, %rd8089, %rd8005;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8077, 36;
	shr.b64 	%rhs, %rd8077, 28;
	add.u64 	%rd8091, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8077, 30;
	shr.b64 	%rhs, %rd8077, 34;
	add.u64 	%rd8092, %lhs, %rhs;
	}
	xor.b64  	%rd8093, %rd8091, %rd8092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8077, 25;
	shr.b64 	%rhs, %rd8077, 39;
	add.u64 	%rd8094, %lhs, %rhs;
	}
	xor.b64  	%rd8095, %rd8093, %rd8094;
	and.b64  	%rd8096, %rd8077, %rd8053;
	xor.b64  	%rd8097, %rd8077, %rd8053;
	and.b64  	%rd8098, %rd8097, %rd8029;
	or.b64  	%rd8099, %rd8098, %rd8096;
	add.s64 	%rd8100, %rd8099, %rd8095;
	add.s64 	%rd8101, %rd8100, %rd8089;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8090, 50;
	shr.b64 	%rhs, %rd8090, 14;
	add.u64 	%rd8102, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8090, 46;
	shr.b64 	%rhs, %rd8090, 18;
	add.u64 	%rd8103, %lhs, %rhs;
	}
	xor.b64  	%rd8104, %rd8102, %rd8103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8090, 23;
	shr.b64 	%rhs, %rd8090, 41;
	add.u64 	%rd8105, %lhs, %rhs;
	}
	xor.b64  	%rd8106, %rd8104, %rd8105;
	xor.b64  	%rd8107, %rd8066, %rd8042;
	and.b64  	%rd8108, %rd8090, %rd8107;
	xor.b64  	%rd8109, %rd8108, %rd8042;
	add.s64 	%rd8110, %rd7846, %rd8018;
	add.s64 	%rd8111, %rd8110, %rd8109;
	add.s64 	%rd8112, %rd8111, %rd8106;
	add.s64 	%rd8113, %rd8112, 1242879168328830382;
	add.s64 	%rd8114, %rd8113, %rd8029;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8101, 36;
	shr.b64 	%rhs, %rd8101, 28;
	add.u64 	%rd8115, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8101, 30;
	shr.b64 	%rhs, %rd8101, 34;
	add.u64 	%rd8116, %lhs, %rhs;
	}
	xor.b64  	%rd8117, %rd8115, %rd8116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8101, 25;
	shr.b64 	%rhs, %rd8101, 39;
	add.u64 	%rd8118, %lhs, %rhs;
	}
	xor.b64  	%rd8119, %rd8117, %rd8118;
	and.b64  	%rd8120, %rd8101, %rd8077;
	xor.b64  	%rd8121, %rd8101, %rd8077;
	and.b64  	%rd8122, %rd8121, %rd8053;
	or.b64  	%rd8123, %rd8122, %rd8120;
	add.s64 	%rd8124, %rd8123, %rd8119;
	add.s64 	%rd8125, %rd8124, %rd8113;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8114, 50;
	shr.b64 	%rhs, %rd8114, 14;
	add.u64 	%rd8126, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8114, 46;
	shr.b64 	%rhs, %rd8114, 18;
	add.u64 	%rd8127, %lhs, %rhs;
	}
	xor.b64  	%rd8128, %rd8126, %rd8127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8114, 23;
	shr.b64 	%rhs, %rd8114, 41;
	add.u64 	%rd8129, %lhs, %rhs;
	}
	xor.b64  	%rd8130, %rd8128, %rd8129;
	xor.b64  	%rd8131, %rd8090, %rd8066;
	and.b64  	%rd8132, %rd8114, %rd8131;
	xor.b64  	%rd8133, %rd8132, %rd8066;
	add.s64 	%rd8134, %rd7859, %rd8042;
	add.s64 	%rd8135, %rd8134, %rd8133;
	add.s64 	%rd8136, %rd8135, %rd8130;
	add.s64 	%rd8137, %rd8136, 1977374033974150939;
	add.s64 	%rd8138, %rd8137, %rd8053;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8125, 36;
	shr.b64 	%rhs, %rd8125, 28;
	add.u64 	%rd8139, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8125, 30;
	shr.b64 	%rhs, %rd8125, 34;
	add.u64 	%rd8140, %lhs, %rhs;
	}
	xor.b64  	%rd8141, %rd8139, %rd8140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8125, 25;
	shr.b64 	%rhs, %rd8125, 39;
	add.u64 	%rd8142, %lhs, %rhs;
	}
	xor.b64  	%rd8143, %rd8141, %rd8142;
	and.b64  	%rd8144, %rd8125, %rd8101;
	xor.b64  	%rd8145, %rd8125, %rd8101;
	and.b64  	%rd8146, %rd8145, %rd8077;
	or.b64  	%rd8147, %rd8146, %rd8144;
	add.s64 	%rd8148, %rd8147, %rd8143;
	add.s64 	%rd8149, %rd8148, %rd8137;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8138, 50;
	shr.b64 	%rhs, %rd8138, 14;
	add.u64 	%rd8150, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8138, 46;
	shr.b64 	%rhs, %rd8138, 18;
	add.u64 	%rd8151, %lhs, %rhs;
	}
	xor.b64  	%rd8152, %rd8150, %rd8151;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8138, 23;
	shr.b64 	%rhs, %rd8138, 41;
	add.u64 	%rd8153, %lhs, %rhs;
	}
	xor.b64  	%rd8154, %rd8152, %rd8153;
	xor.b64  	%rd8155, %rd8114, %rd8090;
	and.b64  	%rd8156, %rd8138, %rd8155;
	xor.b64  	%rd8157, %rd8156, %rd8090;
	add.s64 	%rd8158, %rd7872, %rd8066;
	add.s64 	%rd8159, %rd8158, %rd8157;
	add.s64 	%rd8160, %rd8159, %rd8154;
	add.s64 	%rd8161, %rd8160, 2944078676154940804;
	add.s64 	%rd8162, %rd8161, %rd8077;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8149, 36;
	shr.b64 	%rhs, %rd8149, 28;
	add.u64 	%rd8163, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8149, 30;
	shr.b64 	%rhs, %rd8149, 34;
	add.u64 	%rd8164, %lhs, %rhs;
	}
	xor.b64  	%rd8165, %rd8163, %rd8164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8149, 25;
	shr.b64 	%rhs, %rd8149, 39;
	add.u64 	%rd8166, %lhs, %rhs;
	}
	xor.b64  	%rd8167, %rd8165, %rd8166;
	and.b64  	%rd8168, %rd8149, %rd8125;
	xor.b64  	%rd8169, %rd8149, %rd8125;
	and.b64  	%rd8170, %rd8169, %rd8101;
	or.b64  	%rd8171, %rd8170, %rd8168;
	add.s64 	%rd8172, %rd8171, %rd8167;
	add.s64 	%rd8173, %rd8172, %rd8161;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8162, 50;
	shr.b64 	%rhs, %rd8162, 14;
	add.u64 	%rd8174, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8162, 46;
	shr.b64 	%rhs, %rd8162, 18;
	add.u64 	%rd8175, %lhs, %rhs;
	}
	xor.b64  	%rd8176, %rd8174, %rd8175;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8162, 23;
	shr.b64 	%rhs, %rd8162, 41;
	add.u64 	%rd8177, %lhs, %rhs;
	}
	xor.b64  	%rd8178, %rd8176, %rd8177;
	xor.b64  	%rd8179, %rd8138, %rd8114;
	and.b64  	%rd8180, %rd8162, %rd8179;
	xor.b64  	%rd8181, %rd8180, %rd8114;
	add.s64 	%rd8182, %rd7885, %rd8090;
	add.s64 	%rd8183, %rd8182, %rd8181;
	add.s64 	%rd8184, %rd8183, %rd8178;
	add.s64 	%rd8185, %rd8184, 3659926193048069267;
	add.s64 	%rd8186, %rd8185, %rd8101;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8173, 36;
	shr.b64 	%rhs, %rd8173, 28;
	add.u64 	%rd8187, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8173, 30;
	shr.b64 	%rhs, %rd8173, 34;
	add.u64 	%rd8188, %lhs, %rhs;
	}
	xor.b64  	%rd8189, %rd8187, %rd8188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8173, 25;
	shr.b64 	%rhs, %rd8173, 39;
	add.u64 	%rd8190, %lhs, %rhs;
	}
	xor.b64  	%rd8191, %rd8189, %rd8190;
	and.b64  	%rd8192, %rd8173, %rd8149;
	xor.b64  	%rd8193, %rd8173, %rd8149;
	and.b64  	%rd8194, %rd8193, %rd8125;
	or.b64  	%rd8195, %rd8194, %rd8192;
	add.s64 	%rd8196, %rd8195, %rd8191;
	add.s64 	%rd8197, %rd8196, %rd8185;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8186, 50;
	shr.b64 	%rhs, %rd8186, 14;
	add.u64 	%rd8198, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8186, 46;
	shr.b64 	%rhs, %rd8186, 18;
	add.u64 	%rd8199, %lhs, %rhs;
	}
	xor.b64  	%rd8200, %rd8198, %rd8199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8186, 23;
	shr.b64 	%rhs, %rd8186, 41;
	add.u64 	%rd8201, %lhs, %rhs;
	}
	xor.b64  	%rd8202, %rd8200, %rd8201;
	xor.b64  	%rd8203, %rd8162, %rd8138;
	and.b64  	%rd8204, %rd8186, %rd8203;
	xor.b64  	%rd8205, %rd8204, %rd8138;
	add.s64 	%rd8206, %rd7898, %rd8114;
	add.s64 	%rd8207, %rd8206, %rd8205;
	add.s64 	%rd8208, %rd8207, %rd8202;
	add.s64 	%rd8209, %rd8208, 4368137639120453308;
	add.s64 	%rd8210, %rd8209, %rd8125;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8197, 36;
	shr.b64 	%rhs, %rd8197, 28;
	add.u64 	%rd8211, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8197, 30;
	shr.b64 	%rhs, %rd8197, 34;
	add.u64 	%rd8212, %lhs, %rhs;
	}
	xor.b64  	%rd8213, %rd8211, %rd8212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8197, 25;
	shr.b64 	%rhs, %rd8197, 39;
	add.u64 	%rd8214, %lhs, %rhs;
	}
	xor.b64  	%rd8215, %rd8213, %rd8214;
	and.b64  	%rd8216, %rd8197, %rd8173;
	xor.b64  	%rd8217, %rd8197, %rd8173;
	and.b64  	%rd8218, %rd8217, %rd8149;
	or.b64  	%rd8219, %rd8218, %rd8216;
	add.s64 	%rd8220, %rd8219, %rd8215;
	add.s64 	%rd8221, %rd8220, %rd8209;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8210, 50;
	shr.b64 	%rhs, %rd8210, 14;
	add.u64 	%rd8222, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8210, 46;
	shr.b64 	%rhs, %rd8210, 18;
	add.u64 	%rd8223, %lhs, %rhs;
	}
	xor.b64  	%rd8224, %rd8222, %rd8223;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8210, 23;
	shr.b64 	%rhs, %rd8210, 41;
	add.u64 	%rd8225, %lhs, %rhs;
	}
	xor.b64  	%rd8226, %rd8224, %rd8225;
	xor.b64  	%rd8227, %rd8186, %rd8162;
	and.b64  	%rd8228, %rd8210, %rd8227;
	xor.b64  	%rd8229, %rd8228, %rd8162;
	add.s64 	%rd8230, %rd7911, %rd8138;
	add.s64 	%rd8231, %rd8230, %rd8229;
	add.s64 	%rd8232, %rd8231, %rd8226;
	add.s64 	%rd8233, %rd8232, 4836135668995329356;
	add.s64 	%rd8234, %rd8233, %rd8149;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8221, 36;
	shr.b64 	%rhs, %rd8221, 28;
	add.u64 	%rd8235, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8221, 30;
	shr.b64 	%rhs, %rd8221, 34;
	add.u64 	%rd8236, %lhs, %rhs;
	}
	xor.b64  	%rd8237, %rd8235, %rd8236;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8221, 25;
	shr.b64 	%rhs, %rd8221, 39;
	add.u64 	%rd8238, %lhs, %rhs;
	}
	xor.b64  	%rd8239, %rd8237, %rd8238;
	and.b64  	%rd8240, %rd8221, %rd8197;
	xor.b64  	%rd8241, %rd8221, %rd8197;
	and.b64  	%rd8242, %rd8241, %rd8173;
	or.b64  	%rd8243, %rd8242, %rd8240;
	add.s64 	%rd8244, %rd8243, %rd8239;
	add.s64 	%rd8245, %rd8244, %rd8233;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8234, 50;
	shr.b64 	%rhs, %rd8234, 14;
	add.u64 	%rd8246, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8234, 46;
	shr.b64 	%rhs, %rd8234, 18;
	add.u64 	%rd8247, %lhs, %rhs;
	}
	xor.b64  	%rd8248, %rd8246, %rd8247;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8234, 23;
	shr.b64 	%rhs, %rd8234, 41;
	add.u64 	%rd8249, %lhs, %rhs;
	}
	xor.b64  	%rd8250, %rd8248, %rd8249;
	xor.b64  	%rd8251, %rd8210, %rd8186;
	and.b64  	%rd8252, %rd8234, %rd8251;
	xor.b64  	%rd8253, %rd8252, %rd8186;
	add.s64 	%rd8254, %rd7924, %rd8162;
	add.s64 	%rd8255, %rd8254, %rd8253;
	add.s64 	%rd8256, %rd8255, %rd8250;
	add.s64 	%rd8257, %rd8256, 5532061633213252278;
	add.s64 	%rd8258, %rd8257, %rd8173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8245, 36;
	shr.b64 	%rhs, %rd8245, 28;
	add.u64 	%rd8259, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8245, 30;
	shr.b64 	%rhs, %rd8245, 34;
	add.u64 	%rd8260, %lhs, %rhs;
	}
	xor.b64  	%rd8261, %rd8259, %rd8260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8245, 25;
	shr.b64 	%rhs, %rd8245, 39;
	add.u64 	%rd8262, %lhs, %rhs;
	}
	xor.b64  	%rd8263, %rd8261, %rd8262;
	and.b64  	%rd8264, %rd8245, %rd8221;
	xor.b64  	%rd8265, %rd8245, %rd8221;
	and.b64  	%rd8266, %rd8265, %rd8197;
	or.b64  	%rd8267, %rd8266, %rd8264;
	add.s64 	%rd8268, %rd8267, %rd8263;
	add.s64 	%rd8269, %rd8268, %rd8257;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8258, 50;
	shr.b64 	%rhs, %rd8258, 14;
	add.u64 	%rd8270, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8258, 46;
	shr.b64 	%rhs, %rd8258, 18;
	add.u64 	%rd8271, %lhs, %rhs;
	}
	xor.b64  	%rd8272, %rd8270, %rd8271;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8258, 23;
	shr.b64 	%rhs, %rd8258, 41;
	add.u64 	%rd8273, %lhs, %rhs;
	}
	xor.b64  	%rd8274, %rd8272, %rd8273;
	xor.b64  	%rd8275, %rd8234, %rd8210;
	and.b64  	%rd8276, %rd8258, %rd8275;
	xor.b64  	%rd8277, %rd8276, %rd8210;
	add.s64 	%rd8278, %rd7937, %rd8186;
	add.s64 	%rd8279, %rd8278, %rd8277;
	add.s64 	%rd8280, %rd8279, %rd8274;
	add.s64 	%rd8281, %rd8280, 6448918945643986474;
	add.s64 	%rd8282, %rd8281, %rd8197;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8269, 36;
	shr.b64 	%rhs, %rd8269, 28;
	add.u64 	%rd8283, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8269, 30;
	shr.b64 	%rhs, %rd8269, 34;
	add.u64 	%rd8284, %lhs, %rhs;
	}
	xor.b64  	%rd8285, %rd8283, %rd8284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8269, 25;
	shr.b64 	%rhs, %rd8269, 39;
	add.u64 	%rd8286, %lhs, %rhs;
	}
	xor.b64  	%rd8287, %rd8285, %rd8286;
	and.b64  	%rd8288, %rd8269, %rd8245;
	xor.b64  	%rd8289, %rd8269, %rd8245;
	and.b64  	%rd8290, %rd8289, %rd8221;
	or.b64  	%rd8291, %rd8290, %rd8288;
	add.s64 	%rd8292, %rd8291, %rd8287;
	add.s64 	%rd8293, %rd8292, %rd8281;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8282, 50;
	shr.b64 	%rhs, %rd8282, 14;
	add.u64 	%rd8294, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8282, 46;
	shr.b64 	%rhs, %rd8282, 18;
	add.u64 	%rd8295, %lhs, %rhs;
	}
	xor.b64  	%rd8296, %rd8294, %rd8295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8282, 23;
	shr.b64 	%rhs, %rd8282, 41;
	add.u64 	%rd8297, %lhs, %rhs;
	}
	xor.b64  	%rd8298, %rd8296, %rd8297;
	xor.b64  	%rd8299, %rd8258, %rd8234;
	and.b64  	%rd8300, %rd8282, %rd8299;
	xor.b64  	%rd8301, %rd8300, %rd8234;
	add.s64 	%rd8302, %rd7358, %rd7947;
	add.s64 	%rd8303, %rd8302, %rd7859;
	add.s64 	%rd8304, %rd8303, %rd7942;
	add.s64 	%rd8305, %rd8304, %rd8210;
	add.s64 	%rd8306, %rd8305, %rd8301;
	add.s64 	%rd8307, %rd8306, %rd8298;
	add.s64 	%rd8308, %rd8307, 6902733635092675308;
	add.s64 	%rd8309, %rd8308, %rd8221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8293, 36;
	shr.b64 	%rhs, %rd8293, 28;
	add.u64 	%rd8310, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8293, 30;
	shr.b64 	%rhs, %rd8293, 34;
	add.u64 	%rd8311, %lhs, %rhs;
	}
	xor.b64  	%rd8312, %rd8310, %rd8311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8293, 25;
	shr.b64 	%rhs, %rd8293, 39;
	add.u64 	%rd8313, %lhs, %rhs;
	}
	xor.b64  	%rd8314, %rd8312, %rd8313;
	and.b64  	%rd8315, %rd8293, %rd8269;
	xor.b64  	%rd8316, %rd8293, %rd8269;
	and.b64  	%rd8317, %rd8316, %rd8245;
	or.b64  	%rd8318, %rd8317, %rd8315;
	add.s64 	%rd8319, %rd8318, %rd8314;
	add.s64 	%rd8320, %rd8319, %rd8308;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8309, 50;
	shr.b64 	%rhs, %rd8309, 14;
	add.u64 	%rd8321, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8309, 46;
	shr.b64 	%rhs, %rd8309, 18;
	add.u64 	%rd8322, %lhs, %rhs;
	}
	xor.b64  	%rd8323, %rd8321, %rd8322;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8309, 23;
	shr.b64 	%rhs, %rd8309, 41;
	add.u64 	%rd8324, %lhs, %rhs;
	}
	xor.b64  	%rd8325, %rd8323, %rd8324;
	xor.b64  	%rd8326, %rd8282, %rd8258;
	and.b64  	%rd8327, %rd8309, %rd8326;
	xor.b64  	%rd8328, %rd8327, %rd8258;
	add.s64 	%rd8329, %rd7371, %rd7957;
	add.s64 	%rd8330, %rd8329, %rd7872;
	add.s64 	%rd8331, %rd8330, %rd7952;
	add.s64 	%rd8332, %rd8331, %rd8234;
	add.s64 	%rd8333, %rd8332, %rd8328;
	add.s64 	%rd8334, %rd8333, %rd8325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8320, 36;
	shr.b64 	%rhs, %rd8320, 28;
	add.u64 	%rd8335, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8320, 30;
	shr.b64 	%rhs, %rd8320, 34;
	add.u64 	%rd8336, %lhs, %rhs;
	}
	xor.b64  	%rd8337, %rd8335, %rd8336;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd8320, 25;
	shr.b64 	%rhs, %rd8320, 39;
	add.u64 	%rd8338, %lhs, %rhs;
	}
	xor.b64  	%rd8339, %rd8337, %rd8338;
	and.b64  	%rd8340, %rd8320, %rd8293;
	xor.b64  	%rd8341, %rd8320, %rd8293;
	and.b64  	%rd8342, %rd8341, %rd8269;
	or.b64  	%rd8343, %rd8342, %rd8340;
	add.s64 	%rd8344, %rd8339, %rd16649;
	add.s64 	%rd8345, %rd8344, %rd8343;
	add.s64 	%rd8346, %rd8345, %rd8334;
	add.s64 	%rd46, %rd8346, 7801388544844847127;
	add.s64 	%rd47, %rd8320, %rd16648;
	st.local.u64 	[%rd16637+8], %rd47;
	add.s64 	%rd48, %rd8293, %rd16647;
	add.s64 	%rd49, %rd8269, %rd16646;
	st.local.u64 	[%rd16637+24], %rd49;
	add.s64 	%rd8347, %rd8309, %rd16644;
	st.local.u64 	[%rd16637+40], %rd8347;
	add.s64 	%rd8348, %rd8258, %rd16642;
	st.local.u64 	[%rd16637+56], %rd8348;
	xor.b64  	%rd8349, %rd20, %rd19;
	and.b64  	%rd8350, %rd8349, %rd18;
	and.b64  	%rd8351, %rd20, %rd19;
	or.b64  	%rd8352, %rd8350, %rd8351;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd20, 25;
	shr.b64 	%rhs, %rd20, 39;
	add.u64 	%rd8353, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd20, 30;
	shr.b64 	%rhs, %rd20, 34;
	add.u64 	%rd8354, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd20, 36;
	shr.b64 	%rhs, %rd20, 28;
	add.u64 	%rd8355, %lhs, %rhs;
	}
	xor.b64  	%rd8356, %rd8355, %rd8354;
	xor.b64  	%rd8357, %rd8356, %rd8353;
	add.s64 	%rd8358, %rd8352, %rd8357;
	add.s64 	%rd8359, %rd8358, %rd21;
	add.s64 	%rd8360, %rd8359, 7640891576956012808;
	mov.b64 	{%r360, %r358}, %rd8360;
	add.s64 	%rd8362, %rd20, -4942790177534073029;
	mov.b64 	{%r364, %r362}, %rd8362;
	add.s64 	%rd8364, %rd19, 4354685564936845355;
	mov.b64 	{%r368, %r366}, %rd8364;
	add.s64 	%rd8366, %rd18, -6534734903238641935;
	mov.b64 	{%r372, %r370}, %rd8366;
	// begin inline asm
	prmt.b32 %r357, %r358, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r359, %r360, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r361, %r362, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r363, %r364, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r365, %r366, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r367, %r368, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r369, %r370, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r371, %r372, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r373, %r357, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r375, %r359, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r377, %r361, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r379, %r363, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r381, %r365, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r383, %r367, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r385, %r369, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r387, %r371, 0, 0x0123;
	// end inline asm
	shr.u32 	%r423, %r387, 14;
	cvt.u64.u32 	%rd8368, %r423;
	and.b64  	%rd8369, %rd8368, 1020;
	mov.u64 	%rd8370, m09600_comp_$_s_te2;
	add.s64 	%rd8371, %rd8370, %rd8369;
	ld.shared.u32 	%r424, [%rd8371];
	and.b32  	%r425, %r424, -16777216;
	xor.b32  	%r426, %r373, %r425;
	xor.b32  	%r428, %r426, 16777216;
	shr.u32 	%r429, %r387, 6;
	cvt.u64.u32 	%rd8372, %r429;
	and.b64  	%rd8373, %rd8372, 1020;
	mov.u64 	%rd8374, m09600_comp_$_s_te3;
	add.s64 	%rd8375, %rd8374, %rd8373;
	ld.shared.u32 	%r430, [%rd8375];
	and.b32  	%r431, %r430, 16711680;
	xor.b32  	%r432, %r428, %r431;
	shl.b32 	%r433, %r387, 2;
	cvt.u64.u32 	%rd8376, %r433;
	and.b64  	%rd8377, %rd8376, 1020;
	mov.u64 	%rd8378, m09600_comp_$_s_te0;
	add.s64 	%rd8379, %rd8378, %rd8377;
	ld.shared.u32 	%r434, [%rd8379];
	and.b32  	%r435, %r434, 65280;
	xor.b32  	%r436, %r432, %r435;
	shr.u32 	%r437, %r387, 24;
	mul.wide.u32 	%rd8380, %r437, 4;
	mov.u64 	%rd8381, m09600_comp_$_s_te1;
	add.s64 	%rd8382, %rd8381, %rd8380;
	ld.shared.u32 	%r438, [%rd8382];
	and.b32  	%r439, %r438, 255;
	xor.b32  	%r440, %r436, %r439;
	xor.b32  	%r441, %r440, %r375;
	xor.b32  	%r442, %r441, %r377;
	xor.b32  	%r443, %r442, %r379;
	shr.u32 	%r444, %r443, 24;
	mul.wide.u32 	%rd8383, %r444, 4;
	add.s64 	%rd8384, %rd8370, %rd8383;
	ld.shared.u32 	%r445, [%rd8384];
	and.b32  	%r446, %r445, -16777216;
	xor.b32  	%r447, %r446, %r381;
	shr.u32 	%r448, %r443, 14;
	cvt.u64.u32 	%rd8385, %r448;
	and.b64  	%rd8386, %rd8385, 1020;
	add.s64 	%rd8387, %rd8374, %rd8386;
	ld.shared.u32 	%r449, [%rd8387];
	and.b32  	%r450, %r449, 16711680;
	xor.b32  	%r451, %r447, %r450;
	shr.u32 	%r452, %r443, 6;
	cvt.u64.u32 	%rd8388, %r452;
	and.b64  	%rd8389, %rd8388, 1020;
	add.s64 	%rd8390, %rd8378, %rd8389;
	ld.shared.u32 	%r453, [%rd8390];
	and.b32  	%r454, %r453, 65280;
	xor.b32  	%r455, %r451, %r454;
	shl.b32 	%r456, %r443, 2;
	cvt.u64.u32 	%rd8391, %r456;
	and.b64  	%rd8392, %rd8391, 1020;
	add.s64 	%rd8393, %rd8381, %rd8392;
	ld.shared.u32 	%r457, [%rd8393];
	and.b32  	%r458, %r457, 255;
	xor.b32  	%r459, %r455, %r458;
	xor.b32  	%r460, %r459, %r383;
	xor.b32  	%r461, %r460, %r385;
	xor.b32  	%r462, %r461, %r387;
	shr.u32 	%r463, %r462, 14;
	cvt.u64.u32 	%rd8394, %r463;
	and.b64  	%rd8395, %rd8394, 1020;
	add.s64 	%rd8396, %rd8370, %rd8395;
	ld.shared.u32 	%r464, [%rd8396];
	and.b32  	%r465, %r464, -16777216;
	xor.b32  	%r466, %r440, %r465;
	xor.b32  	%r467, %r466, 33554432;
	shr.u32 	%r468, %r462, 6;
	cvt.u64.u32 	%rd8397, %r468;
	and.b64  	%rd8398, %rd8397, 1020;
	add.s64 	%rd8399, %rd8374, %rd8398;
	ld.shared.u32 	%r469, [%rd8399];
	and.b32  	%r470, %r469, 16711680;
	xor.b32  	%r471, %r467, %r470;
	shl.b32 	%r472, %r462, 2;
	cvt.u64.u32 	%rd8400, %r472;
	and.b64  	%rd8401, %rd8400, 1020;
	add.s64 	%rd8402, %rd8378, %rd8401;
	ld.shared.u32 	%r473, [%rd8402];
	and.b32  	%r474, %r473, 65280;
	xor.b32  	%r475, %r471, %r474;
	shr.u32 	%r476, %r462, 24;
	mul.wide.u32 	%rd8403, %r476, 4;
	add.s64 	%rd8404, %rd8381, %rd8403;
	ld.shared.u32 	%r477, [%rd8404];
	and.b32  	%r478, %r477, 255;
	xor.b32  	%r479, %r475, %r478;
	xor.b32  	%r480, %r479, %r441;
	xor.b32  	%r481, %r479, %r377;
	xor.b32  	%r482, %r481, %r443;
	shr.u32 	%r483, %r482, 24;
	mul.wide.u32 	%rd8405, %r483, 4;
	add.s64 	%rd8406, %rd8370, %rd8405;
	ld.shared.u32 	%r484, [%rd8406];
	and.b32  	%r485, %r484, -16777216;
	xor.b32  	%r486, %r485, %r459;
	shr.u32 	%r487, %r482, 14;
	cvt.u64.u32 	%rd8407, %r487;
	and.b64  	%rd8408, %rd8407, 1020;
	add.s64 	%rd8409, %rd8374, %rd8408;
	ld.shared.u32 	%r488, [%rd8409];
	and.b32  	%r489, %r488, 16711680;
	xor.b32  	%r490, %r486, %r489;
	shr.u32 	%r491, %r482, 6;
	cvt.u64.u32 	%rd8410, %r491;
	and.b64  	%rd8411, %rd8410, 1020;
	add.s64 	%rd8412, %rd8378, %rd8411;
	ld.shared.u32 	%r492, [%rd8412];
	and.b32  	%r493, %r492, 65280;
	xor.b32  	%r494, %r490, %r493;
	shl.b32 	%r495, %r482, 2;
	cvt.u64.u32 	%rd8413, %r495;
	and.b64  	%rd8414, %rd8413, 1020;
	add.s64 	%rd8415, %rd8381, %rd8414;
	ld.shared.u32 	%r496, [%rd8415];
	and.b32  	%r497, %r496, 255;
	xor.b32  	%r498, %r494, %r497;
	xor.b32  	%r499, %r498, %r460;
	xor.b32  	%r500, %r498, %r385;
	xor.b32  	%r501, %r500, %r462;
	shr.u32 	%r502, %r501, 14;
	cvt.u64.u32 	%rd8416, %r502;
	and.b64  	%rd8417, %rd8416, 1020;
	add.s64 	%rd8418, %rd8370, %rd8417;
	ld.shared.u32 	%r503, [%rd8418];
	and.b32  	%r504, %r503, -16777216;
	xor.b32  	%r505, %r479, %r504;
	xor.b32  	%r506, %r505, 67108864;
	shr.u32 	%r507, %r501, 6;
	cvt.u64.u32 	%rd8419, %r507;
	and.b64  	%rd8420, %rd8419, 1020;
	add.s64 	%rd8421, %rd8374, %rd8420;
	ld.shared.u32 	%r508, [%rd8421];
	and.b32  	%r509, %r508, 16711680;
	xor.b32  	%r510, %r506, %r509;
	shl.b32 	%r511, %r501, 2;
	cvt.u64.u32 	%rd8422, %r511;
	and.b64  	%rd8423, %rd8422, 1020;
	add.s64 	%rd8424, %rd8378, %rd8423;
	ld.shared.u32 	%r512, [%rd8424];
	and.b32  	%r513, %r512, 65280;
	xor.b32  	%r514, %r510, %r513;
	shr.u32 	%r515, %r501, 24;
	mul.wide.u32 	%rd8425, %r515, 4;
	add.s64 	%rd8426, %rd8381, %rd8425;
	ld.shared.u32 	%r516, [%rd8426];
	and.b32  	%r517, %r516, 255;
	xor.b32  	%r518, %r514, %r517;
	xor.b32  	%r519, %r518, %r480;
	xor.b32  	%r520, %r519, %r481;
	xor.b32  	%r521, %r519, %r443;
	shr.u32 	%r522, %r521, 24;
	mul.wide.u32 	%rd8427, %r522, 4;
	add.s64 	%rd8428, %rd8370, %rd8427;
	ld.shared.u32 	%r523, [%rd8428];
	and.b32  	%r524, %r523, -16777216;
	xor.b32  	%r525, %r524, %r498;
	shr.u32 	%r526, %r521, 14;
	cvt.u64.u32 	%rd8429, %r526;
	and.b64  	%rd8430, %rd8429, 1020;
	add.s64 	%rd8431, %rd8374, %rd8430;
	ld.shared.u32 	%r527, [%rd8431];
	and.b32  	%r528, %r527, 16711680;
	xor.b32  	%r529, %r525, %r528;
	shr.u32 	%r530, %r521, 6;
	cvt.u64.u32 	%rd8432, %r530;
	and.b64  	%rd8433, %rd8432, 1020;
	add.s64 	%rd8434, %rd8378, %rd8433;
	ld.shared.u32 	%r531, [%rd8434];
	and.b32  	%r532, %r531, 65280;
	xor.b32  	%r533, %r529, %r532;
	shl.b32 	%r534, %r521, 2;
	cvt.u64.u32 	%rd8435, %r534;
	and.b64  	%rd8436, %rd8435, 1020;
	add.s64 	%rd8437, %rd8381, %rd8436;
	ld.shared.u32 	%r535, [%rd8437];
	and.b32  	%r536, %r535, 255;
	xor.b32  	%r537, %r533, %r536;
	xor.b32  	%r538, %r537, %r499;
	xor.b32  	%r539, %r538, %r500;
	xor.b32  	%r540, %r538, %r462;
	shr.u32 	%r541, %r540, 14;
	cvt.u64.u32 	%rd8438, %r541;
	and.b64  	%rd8439, %rd8438, 1020;
	add.s64 	%rd8440, %rd8370, %rd8439;
	ld.shared.u32 	%r542, [%rd8440];
	and.b32  	%r543, %r542, -16777216;
	xor.b32  	%r544, %r518, %r543;
	xor.b32  	%r545, %r544, 134217728;
	shr.u32 	%r546, %r540, 6;
	cvt.u64.u32 	%rd8441, %r546;
	and.b64  	%rd8442, %rd8441, 1020;
	add.s64 	%rd8443, %rd8374, %rd8442;
	ld.shared.u32 	%r547, [%rd8443];
	and.b32  	%r548, %r547, 16711680;
	xor.b32  	%r549, %r545, %r548;
	shl.b32 	%r550, %r540, 2;
	cvt.u64.u32 	%rd8444, %r550;
	and.b64  	%rd8445, %rd8444, 1020;
	add.s64 	%rd8446, %rd8378, %rd8445;
	ld.shared.u32 	%r551, [%rd8446];
	and.b32  	%r552, %r551, 65280;
	xor.b32  	%r553, %r549, %r552;
	shr.u32 	%r554, %r540, 24;
	mul.wide.u32 	%rd8447, %r554, 4;
	add.s64 	%rd8448, %rd8381, %rd8447;
	ld.shared.u32 	%r555, [%rd8448];
	and.b32  	%r556, %r555, 255;
	xor.b32  	%r557, %r553, %r556;
	xor.b32  	%r558, %r557, %r519;
	xor.b32  	%r559, %r557, %r481;
	xor.b32  	%r560, %r559, %r521;
	shr.u32 	%r561, %r560, 24;
	mul.wide.u32 	%rd8449, %r561, 4;
	add.s64 	%rd8450, %rd8370, %rd8449;
	ld.shared.u32 	%r562, [%rd8450];
	and.b32  	%r563, %r562, -16777216;
	xor.b32  	%r564, %r563, %r537;
	shr.u32 	%r565, %r560, 14;
	cvt.u64.u32 	%rd8451, %r565;
	and.b64  	%rd8452, %rd8451, 1020;
	add.s64 	%rd8453, %rd8374, %rd8452;
	ld.shared.u32 	%r566, [%rd8453];
	and.b32  	%r567, %r566, 16711680;
	xor.b32  	%r568, %r564, %r567;
	shr.u32 	%r569, %r560, 6;
	cvt.u64.u32 	%rd8454, %r569;
	and.b64  	%rd8455, %rd8454, 1020;
	add.s64 	%rd8456, %rd8378, %rd8455;
	ld.shared.u32 	%r570, [%rd8456];
	and.b32  	%r571, %r570, 65280;
	xor.b32  	%r572, %r568, %r571;
	shl.b32 	%r573, %r560, 2;
	cvt.u64.u32 	%rd8457, %r573;
	and.b64  	%rd8458, %rd8457, 1020;
	add.s64 	%rd8459, %rd8381, %rd8458;
	ld.shared.u32 	%r574, [%rd8459];
	and.b32  	%r575, %r574, 255;
	xor.b32  	%r576, %r572, %r575;
	xor.b32  	%r577, %r576, %r538;
	xor.b32  	%r578, %r576, %r500;
	xor.b32  	%r579, %r578, %r540;
	shr.u32 	%r580, %r579, 14;
	cvt.u64.u32 	%rd8460, %r580;
	and.b64  	%rd8461, %rd8460, 1020;
	add.s64 	%rd8462, %rd8370, %rd8461;
	ld.shared.u32 	%r581, [%rd8462];
	and.b32  	%r582, %r581, -16777216;
	xor.b32  	%r583, %r557, %r582;
	xor.b32  	%r584, %r583, 268435456;
	shr.u32 	%r585, %r579, 6;
	cvt.u64.u32 	%rd8463, %r585;
	and.b64  	%rd8464, %rd8463, 1020;
	add.s64 	%rd8465, %rd8374, %rd8464;
	ld.shared.u32 	%r586, [%rd8465];
	and.b32  	%r587, %r586, 16711680;
	xor.b32  	%r588, %r584, %r587;
	shl.b32 	%r589, %r579, 2;
	cvt.u64.u32 	%rd8466, %r589;
	and.b64  	%rd8467, %rd8466, 1020;
	add.s64 	%rd8468, %rd8378, %rd8467;
	ld.shared.u32 	%r590, [%rd8468];
	and.b32  	%r591, %r590, 65280;
	xor.b32  	%r592, %r588, %r591;
	shr.u32 	%r593, %r579, 24;
	mul.wide.u32 	%rd8469, %r593, 4;
	add.s64 	%rd8470, %rd8381, %rd8469;
	ld.shared.u32 	%r594, [%rd8470];
	and.b32  	%r595, %r594, 255;
	xor.b32  	%r596, %r592, %r595;
	xor.b32  	%r597, %r596, %r558;
	xor.b32  	%r598, %r597, %r559;
	xor.b32  	%r599, %r597, %r521;
	shr.u32 	%r600, %r599, 24;
	mul.wide.u32 	%rd8471, %r600, 4;
	add.s64 	%rd8472, %rd8370, %rd8471;
	ld.shared.u32 	%r601, [%rd8472];
	and.b32  	%r602, %r601, -16777216;
	xor.b32  	%r603, %r602, %r576;
	shr.u32 	%r604, %r599, 14;
	cvt.u64.u32 	%rd8473, %r604;
	and.b64  	%rd8474, %rd8473, 1020;
	add.s64 	%rd8475, %rd8374, %rd8474;
	ld.shared.u32 	%r605, [%rd8475];
	and.b32  	%r606, %r605, 16711680;
	xor.b32  	%r607, %r603, %r606;
	shr.u32 	%r608, %r599, 6;
	cvt.u64.u32 	%rd8476, %r608;
	and.b64  	%rd8477, %rd8476, 1020;
	add.s64 	%rd8478, %rd8378, %rd8477;
	ld.shared.u32 	%r609, [%rd8478];
	and.b32  	%r610, %r609, 65280;
	xor.b32  	%r611, %r607, %r610;
	shl.b32 	%r612, %r599, 2;
	cvt.u64.u32 	%rd8479, %r612;
	and.b64  	%rd8480, %rd8479, 1020;
	add.s64 	%rd8481, %rd8381, %rd8480;
	ld.shared.u32 	%r613, [%rd8481];
	and.b32  	%r614, %r613, 255;
	xor.b32  	%r615, %r611, %r614;
	xor.b32  	%r616, %r615, %r577;
	xor.b32  	%r617, %r616, %r578;
	xor.b32  	%r618, %r616, %r540;
	shr.u32 	%r619, %r618, 14;
	cvt.u64.u32 	%rd8482, %r619;
	and.b64  	%rd8483, %rd8482, 1020;
	add.s64 	%rd8484, %rd8370, %rd8483;
	ld.shared.u32 	%r620, [%rd8484];
	and.b32  	%r621, %r620, -16777216;
	xor.b32  	%r622, %r596, %r621;
	xor.b32  	%r623, %r622, 536870912;
	shr.u32 	%r624, %r618, 6;
	cvt.u64.u32 	%rd8485, %r624;
	and.b64  	%rd8486, %rd8485, 1020;
	add.s64 	%rd8487, %rd8374, %rd8486;
	ld.shared.u32 	%r625, [%rd8487];
	and.b32  	%r626, %r625, 16711680;
	xor.b32  	%r627, %r623, %r626;
	shl.b32 	%r628, %r618, 2;
	cvt.u64.u32 	%rd8488, %r628;
	and.b64  	%rd8489, %rd8488, 1020;
	add.s64 	%rd8490, %rd8378, %rd8489;
	ld.shared.u32 	%r629, [%rd8490];
	and.b32  	%r630, %r629, 65280;
	xor.b32  	%r631, %r627, %r630;
	shr.u32 	%r632, %r618, 24;
	mul.wide.u32 	%rd8491, %r632, 4;
	add.s64 	%rd8492, %rd8381, %rd8491;
	ld.shared.u32 	%r633, [%rd8492];
	and.b32  	%r634, %r633, 255;
	xor.b32  	%r635, %r631, %r634;
	xor.b32  	%r636, %r635, %r597;
	xor.b32  	%r637, %r635, %r559;
	xor.b32  	%r638, %r637, %r599;
	shr.u32 	%r639, %r638, 24;
	mul.wide.u32 	%rd8493, %r639, 4;
	add.s64 	%rd8494, %rd8370, %rd8493;
	ld.shared.u32 	%r640, [%rd8494];
	and.b32  	%r641, %r640, -16777216;
	xor.b32  	%r642, %r641, %r615;
	shr.u32 	%r643, %r638, 14;
	cvt.u64.u32 	%rd8495, %r643;
	and.b64  	%rd8496, %rd8495, 1020;
	add.s64 	%rd8497, %rd8374, %rd8496;
	ld.shared.u32 	%r644, [%rd8497];
	and.b32  	%r645, %r644, 16711680;
	xor.b32  	%r646, %r642, %r645;
	shr.u32 	%r647, %r638, 6;
	cvt.u64.u32 	%rd8498, %r647;
	and.b64  	%rd8499, %rd8498, 1020;
	add.s64 	%rd8500, %rd8378, %rd8499;
	ld.shared.u32 	%r648, [%rd8500];
	and.b32  	%r649, %r648, 65280;
	xor.b32  	%r650, %r646, %r649;
	shl.b32 	%r651, %r638, 2;
	cvt.u64.u32 	%rd8501, %r651;
	and.b64  	%rd8502, %rd8501, 1020;
	add.s64 	%rd8503, %rd8381, %rd8502;
	ld.shared.u32 	%r652, [%rd8503];
	and.b32  	%r653, %r652, 255;
	xor.b32  	%r654, %r650, %r653;
	xor.b32  	%r655, %r654, %r616;
	xor.b32  	%r656, %r654, %r578;
	xor.b32  	%r657, %r656, %r618;
	shr.u32 	%r658, %r657, 14;
	cvt.u64.u32 	%rd8504, %r658;
	and.b64  	%rd8505, %rd8504, 1020;
	add.s64 	%rd8506, %rd8370, %rd8505;
	ld.shared.u32 	%r659, [%rd8506];
	and.b32  	%r660, %r659, -16777216;
	xor.b32  	%r661, %r635, %r660;
	shr.u32 	%r662, %r657, 6;
	cvt.u64.u32 	%rd8507, %r662;
	and.b64  	%rd8508, %rd8507, 1020;
	add.s64 	%rd8509, %rd8374, %rd8508;
	ld.shared.u32 	%r663, [%rd8509];
	and.b32  	%r664, %r663, 16711680;
	xor.b32  	%r665, %r661, %r664;
	shl.b32 	%r666, %r657, 2;
	cvt.u64.u32 	%rd8510, %r666;
	and.b64  	%rd8511, %rd8510, 1020;
	add.s64 	%rd8512, %rd8378, %rd8511;
	ld.shared.u32 	%r667, [%rd8512];
	and.b32  	%r668, %r667, 65280;
	xor.b32  	%r669, %r665, %r668;
	shr.u32 	%r670, %r657, 24;
	mul.wide.u32 	%rd8513, %r670, 4;
	add.s64 	%rd8514, %rd8381, %rd8513;
	ld.shared.u32 	%r671, [%rd8514];
	and.b32  	%r672, %r671, 255;
	xor.b32  	%r673, %r669, %r672;
	xor.b32  	%r674, %r673, 1073741824;
	xor.b32  	%r675, %r674, %r636;
	xor.b32  	%r676, %r675, %r637;
	xor.b32  	%r677, %r675, %r599;
	shr.u32 	%r678, %r642, 24;
	mul.wide.u32 	%rd8515, %r678, 4;
	add.s64 	%rd8516, %rd8381, %rd8515;
	ld.shared.u32 	%r679, [%rd8516];
	shl.b32 	%r680, %r679, 2;
	cvt.u64.u32 	%rd8517, %r680;
	and.b64  	%rd8518, %rd8517, 1020;
	mov.u64 	%rd8519, m09600_comp_$_s_td0;
	add.s64 	%rd8520, %rd8519, %rd8518;
	ld.shared.u32 	%r681, [%rd8520];
	shr.u32 	%r682, %r646, 14;
	cvt.u64.u32 	%rd8521, %r682;
	and.b64  	%rd8522, %rd8521, 1020;
	add.s64 	%rd8523, %rd8381, %rd8522;
	ld.shared.u32 	%r683, [%rd8523];
	shl.b32 	%r684, %r683, 2;
	cvt.u64.u32 	%rd8524, %r684;
	and.b64  	%rd8525, %rd8524, 1020;
	mov.u64 	%rd8526, m09600_comp_$_s_td1;
	add.s64 	%rd8527, %rd8526, %rd8525;
	ld.shared.u32 	%r685, [%rd8527];
	shr.u32 	%r686, %r650, 6;
	cvt.u64.u32 	%rd8528, %r686;
	and.b64  	%rd8529, %rd8528, 1020;
	add.s64 	%rd8530, %rd8381, %rd8529;
	ld.shared.u32 	%r687, [%rd8530];
	shl.b32 	%r688, %r687, 2;
	cvt.u64.u32 	%rd8531, %r688;
	and.b64  	%rd8532, %rd8531, 1020;
	mov.u64 	%rd8533, m09600_comp_$_s_td2;
	add.s64 	%rd8534, %rd8533, %rd8532;
	ld.shared.u32 	%r689, [%rd8534];
	shl.b32 	%r690, %r654, 2;
	cvt.u64.u32 	%rd8535, %r690;
	and.b64  	%rd8536, %rd8535, 1020;
	add.s64 	%rd8537, %rd8381, %rd8536;
	ld.shared.u32 	%r691, [%rd8537];
	shl.b32 	%r692, %r691, 2;
	cvt.u64.u32 	%rd8538, %r692;
	and.b64  	%rd8539, %rd8538, 1020;
	mov.u64 	%rd8540, m09600_comp_$_s_td3;
	add.s64 	%rd8541, %rd8540, %rd8539;
	ld.shared.u32 	%r693, [%rd8541];
	shr.u32 	%r694, %r655, 24;
	mul.wide.u32 	%rd8542, %r694, 4;
	add.s64 	%rd8543, %rd8381, %rd8542;
	ld.shared.u32 	%r695, [%rd8543];
	shl.b32 	%r696, %r695, 2;
	cvt.u64.u32 	%rd8544, %r696;
	and.b64  	%rd8545, %rd8544, 1020;
	add.s64 	%rd8546, %rd8519, %rd8545;
	ld.shared.u32 	%r697, [%rd8546];
	shr.u32 	%r698, %r655, 14;
	cvt.u64.u32 	%rd8547, %r698;
	and.b64  	%rd8548, %rd8547, 1020;
	add.s64 	%rd8549, %rd8381, %rd8548;
	ld.shared.u32 	%r699, [%rd8549];
	shl.b32 	%r700, %r699, 2;
	cvt.u64.u32 	%rd8550, %r700;
	and.b64  	%rd8551, %rd8550, 1020;
	add.s64 	%rd8552, %rd8526, %rd8551;
	ld.shared.u32 	%r701, [%rd8552];
	shr.u32 	%r702, %r655, 6;
	cvt.u64.u32 	%rd8553, %r702;
	and.b64  	%rd8554, %rd8553, 1020;
	add.s64 	%rd8555, %rd8381, %rd8554;
	ld.shared.u32 	%r703, [%rd8555];
	shl.b32 	%r704, %r703, 2;
	cvt.u64.u32 	%rd8556, %r704;
	and.b64  	%rd8557, %rd8556, 1020;
	add.s64 	%rd8558, %rd8533, %rd8557;
	ld.shared.u32 	%r705, [%rd8558];
	shl.b32 	%r706, %r655, 2;
	cvt.u64.u32 	%rd8559, %r706;
	and.b64  	%rd8560, %rd8559, 1020;
	add.s64 	%rd8561, %rd8381, %rd8560;
	ld.shared.u32 	%r707, [%rd8561];
	shl.b32 	%r708, %r707, 2;
	cvt.u64.u32 	%rd8562, %r708;
	and.b64  	%rd8563, %rd8562, 1020;
	add.s64 	%rd8564, %rd8540, %rd8563;
	ld.shared.u32 	%r709, [%rd8564];
	shr.u32 	%r710, %r656, 24;
	mul.wide.u32 	%rd8565, %r710, 4;
	add.s64 	%rd8566, %rd8381, %rd8565;
	ld.shared.u32 	%r711, [%rd8566];
	shl.b32 	%r712, %r711, 2;
	cvt.u64.u32 	%rd8567, %r712;
	and.b64  	%rd8568, %rd8567, 1020;
	add.s64 	%rd8569, %rd8519, %rd8568;
	ld.shared.u32 	%r713, [%rd8569];
	shr.u32 	%r714, %r656, 14;
	cvt.u64.u32 	%rd8570, %r714;
	and.b64  	%rd8571, %rd8570, 1020;
	add.s64 	%rd8572, %rd8381, %rd8571;
	ld.shared.u32 	%r715, [%rd8572];
	shl.b32 	%r716, %r715, 2;
	cvt.u64.u32 	%rd8573, %r716;
	and.b64  	%rd8574, %rd8573, 1020;
	add.s64 	%rd8575, %rd8526, %rd8574;
	ld.shared.u32 	%r717, [%rd8575];
	shr.u32 	%r718, %r656, 6;
	cvt.u64.u32 	%rd8576, %r718;
	and.b64  	%rd8577, %rd8576, 1020;
	add.s64 	%rd8578, %rd8381, %rd8577;
	ld.shared.u32 	%r719, [%rd8578];
	shl.b32 	%r720, %r719, 2;
	cvt.u64.u32 	%rd8579, %r720;
	and.b64  	%rd8580, %rd8579, 1020;
	add.s64 	%rd8581, %rd8533, %rd8580;
	ld.shared.u32 	%r721, [%rd8581];
	shl.b32 	%r722, %r656, 2;
	cvt.u64.u32 	%rd8582, %r722;
	and.b64  	%rd8583, %rd8582, 1020;
	add.s64 	%rd8584, %rd8381, %rd8583;
	ld.shared.u32 	%r723, [%rd8584];
	shl.b32 	%r724, %r723, 2;
	cvt.u64.u32 	%rd8585, %r724;
	and.b64  	%rd8586, %rd8585, 1020;
	add.s64 	%rd8587, %rd8540, %rd8586;
	ld.shared.u32 	%r725, [%rd8587];
	shl.b32 	%r726, %r671, 2;
	cvt.u64.u32 	%rd8588, %r726;
	and.b64  	%rd8589, %rd8588, 1020;
	add.s64 	%rd8590, %rd8519, %rd8589;
	ld.shared.u32 	%r727, [%rd8590];
	add.s64 	%rd8591, %rd8381, %rd8505;
	ld.shared.u32 	%r728, [%rd8591];
	shl.b32 	%r729, %r728, 2;
	cvt.u64.u32 	%rd8592, %r729;
	and.b64  	%rd8593, %rd8592, 1020;
	add.s64 	%rd8594, %rd8526, %rd8593;
	ld.shared.u32 	%r730, [%rd8594];
	add.s64 	%rd8595, %rd8381, %rd8508;
	ld.shared.u32 	%r731, [%rd8595];
	shl.b32 	%r732, %r731, 2;
	cvt.u64.u32 	%rd8596, %r732;
	and.b64  	%rd8597, %rd8596, 1020;
	add.s64 	%rd8598, %rd8533, %rd8597;
	ld.shared.u32 	%r733, [%rd8598];
	add.s64 	%rd8599, %rd8381, %rd8511;
	ld.shared.u32 	%r734, [%rd8599];
	shl.b32 	%r735, %r734, 2;
	cvt.u64.u32 	%rd8600, %r735;
	and.b64  	%rd8601, %rd8600, 1020;
	add.s64 	%rd8602, %rd8540, %rd8601;
	ld.shared.u32 	%r736, [%rd8602];
	shr.u32 	%r737, %r623, 24;
	mul.wide.u32 	%rd8603, %r737, 4;
	add.s64 	%rd8604, %rd8381, %rd8603;
	ld.shared.u32 	%r738, [%rd8604];
	shl.b32 	%r739, %r738, 2;
	cvt.u64.u32 	%rd8605, %r739;
	and.b64  	%rd8606, %rd8605, 1020;
	add.s64 	%rd8607, %rd8519, %rd8606;
	ld.shared.u32 	%r740, [%rd8607];
	shr.u32 	%r741, %r627, 14;
	cvt.u64.u32 	%rd8608, %r741;
	and.b64  	%rd8609, %rd8608, 1020;
	add.s64 	%rd8610, %rd8381, %rd8609;
	ld.shared.u32 	%r742, [%rd8610];
	shl.b32 	%r743, %r742, 2;
	cvt.u64.u32 	%rd8611, %r743;
	and.b64  	%rd8612, %rd8611, 1020;
	add.s64 	%rd8613, %rd8526, %rd8612;
	ld.shared.u32 	%r744, [%rd8613];
	shr.u32 	%r745, %r631, 6;
	cvt.u64.u32 	%rd8614, %r745;
	and.b64  	%rd8615, %rd8614, 1020;
	add.s64 	%rd8616, %rd8381, %rd8615;
	ld.shared.u32 	%r746, [%rd8616];
	shl.b32 	%r747, %r746, 2;
	cvt.u64.u32 	%rd8617, %r747;
	and.b64  	%rd8618, %rd8617, 1020;
	add.s64 	%rd8619, %rd8533, %rd8618;
	ld.shared.u32 	%r748, [%rd8619];
	shl.b32 	%r749, %r635, 2;
	cvt.u64.u32 	%rd8620, %r749;
	and.b64  	%rd8621, %rd8620, 1020;
	add.s64 	%rd8622, %rd8381, %rd8621;
	ld.shared.u32 	%r750, [%rd8622];
	shl.b32 	%r751, %r750, 2;
	cvt.u64.u32 	%rd8623, %r751;
	and.b64  	%rd8624, %rd8623, 1020;
	add.s64 	%rd8625, %rd8540, %rd8624;
	ld.shared.u32 	%r752, [%rd8625];
	shr.u32 	%r753, %r636, 24;
	mul.wide.u32 	%rd8626, %r753, 4;
	add.s64 	%rd8627, %rd8381, %rd8626;
	ld.shared.u32 	%r754, [%rd8627];
	shl.b32 	%r755, %r754, 2;
	cvt.u64.u32 	%rd8628, %r755;
	and.b64  	%rd8629, %rd8628, 1020;
	add.s64 	%rd8630, %rd8519, %rd8629;
	ld.shared.u32 	%r756, [%rd8630];
	shr.u32 	%r757, %r636, 14;
	cvt.u64.u32 	%rd8631, %r757;
	and.b64  	%rd8632, %rd8631, 1020;
	add.s64 	%rd8633, %rd8381, %rd8632;
	ld.shared.u32 	%r758, [%rd8633];
	shl.b32 	%r759, %r758, 2;
	cvt.u64.u32 	%rd8634, %r759;
	and.b64  	%rd8635, %rd8634, 1020;
	add.s64 	%rd8636, %rd8526, %rd8635;
	ld.shared.u32 	%r760, [%rd8636];
	shr.u32 	%r761, %r636, 6;
	cvt.u64.u32 	%rd8637, %r761;
	and.b64  	%rd8638, %rd8637, 1020;
	add.s64 	%rd8639, %rd8381, %rd8638;
	ld.shared.u32 	%r762, [%rd8639];
	shl.b32 	%r763, %r762, 2;
	cvt.u64.u32 	%rd8640, %r763;
	and.b64  	%rd8641, %rd8640, 1020;
	add.s64 	%rd8642, %rd8533, %rd8641;
	ld.shared.u32 	%r764, [%rd8642];
	shl.b32 	%r765, %r636, 2;
	cvt.u64.u32 	%rd8643, %r765;
	and.b64  	%rd8644, %rd8643, 1020;
	add.s64 	%rd8645, %rd8381, %rd8644;
	ld.shared.u32 	%r766, [%rd8645];
	shl.b32 	%r767, %r766, 2;
	cvt.u64.u32 	%rd8646, %r767;
	and.b64  	%rd8647, %rd8646, 1020;
	add.s64 	%rd8648, %rd8540, %rd8647;
	ld.shared.u32 	%r768, [%rd8648];
	shr.u32 	%r769, %r637, 24;
	mul.wide.u32 	%rd8649, %r769, 4;
	add.s64 	%rd8650, %rd8381, %rd8649;
	ld.shared.u32 	%r770, [%rd8650];
	shl.b32 	%r771, %r770, 2;
	cvt.u64.u32 	%rd8651, %r771;
	and.b64  	%rd8652, %rd8651, 1020;
	add.s64 	%rd8653, %rd8519, %rd8652;
	ld.shared.u32 	%r772, [%rd8653];
	shr.u32 	%r773, %r637, 14;
	cvt.u64.u32 	%rd8654, %r773;
	and.b64  	%rd8655, %rd8654, 1020;
	add.s64 	%rd8656, %rd8381, %rd8655;
	ld.shared.u32 	%r774, [%rd8656];
	shl.b32 	%r775, %r774, 2;
	cvt.u64.u32 	%rd8657, %r775;
	and.b64  	%rd8658, %rd8657, 1020;
	add.s64 	%rd8659, %rd8526, %rd8658;
	ld.shared.u32 	%r776, [%rd8659];
	shr.u32 	%r777, %r637, 6;
	cvt.u64.u32 	%rd8660, %r777;
	and.b64  	%rd8661, %rd8660, 1020;
	add.s64 	%rd8662, %rd8381, %rd8661;
	ld.shared.u32 	%r778, [%rd8662];
	shl.b32 	%r779, %r778, 2;
	cvt.u64.u32 	%rd8663, %r779;
	and.b64  	%rd8664, %rd8663, 1020;
	add.s64 	%rd8665, %rd8533, %rd8664;
	ld.shared.u32 	%r780, [%rd8665];
	shl.b32 	%r781, %r637, 2;
	cvt.u64.u32 	%rd8666, %r781;
	and.b64  	%rd8667, %rd8666, 1020;
	add.s64 	%rd8668, %rd8381, %rd8667;
	ld.shared.u32 	%r782, [%rd8668];
	shl.b32 	%r783, %r782, 2;
	cvt.u64.u32 	%rd8669, %r783;
	and.b64  	%rd8670, %rd8669, 1020;
	add.s64 	%rd8671, %rd8540, %rd8670;
	ld.shared.u32 	%r784, [%rd8671];
	add.s64 	%rd8672, %rd8381, %rd8493;
	ld.shared.u32 	%r785, [%rd8672];
	shl.b32 	%r786, %r785, 2;
	cvt.u64.u32 	%rd8673, %r786;
	and.b64  	%rd8674, %rd8673, 1020;
	add.s64 	%rd8675, %rd8519, %rd8674;
	ld.shared.u32 	%r787, [%rd8675];
	add.s64 	%rd8676, %rd8381, %rd8496;
	ld.shared.u32 	%r788, [%rd8676];
	shl.b32 	%r789, %r788, 2;
	cvt.u64.u32 	%rd8677, %r789;
	and.b64  	%rd8678, %rd8677, 1020;
	add.s64 	%rd8679, %rd8526, %rd8678;
	ld.shared.u32 	%r790, [%rd8679];
	add.s64 	%rd8680, %rd8381, %rd8499;
	ld.shared.u32 	%r791, [%rd8680];
	shl.b32 	%r792, %r791, 2;
	cvt.u64.u32 	%rd8681, %r792;
	and.b64  	%rd8682, %rd8681, 1020;
	add.s64 	%rd8683, %rd8533, %rd8682;
	ld.shared.u32 	%r793, [%rd8683];
	shl.b32 	%r794, %r652, 2;
	cvt.u64.u32 	%rd8684, %r794;
	and.b64  	%rd8685, %rd8684, 1020;
	add.s64 	%rd8686, %rd8540, %rd8685;
	ld.shared.u32 	%r795, [%rd8686];
	shr.u32 	%r796, %r603, 24;
	mul.wide.u32 	%rd8687, %r796, 4;
	add.s64 	%rd8688, %rd8381, %rd8687;
	ld.shared.u32 	%r797, [%rd8688];
	shl.b32 	%r798, %r797, 2;
	cvt.u64.u32 	%rd8689, %r798;
	and.b64  	%rd8690, %rd8689, 1020;
	add.s64 	%rd8691, %rd8519, %rd8690;
	ld.shared.u32 	%r799, [%rd8691];
	shr.u32 	%r800, %r607, 14;
	cvt.u64.u32 	%rd8692, %r800;
	and.b64  	%rd8693, %rd8692, 1020;
	add.s64 	%rd8694, %rd8381, %rd8693;
	ld.shared.u32 	%r801, [%rd8694];
	shl.b32 	%r802, %r801, 2;
	cvt.u64.u32 	%rd8695, %r802;
	and.b64  	%rd8696, %rd8695, 1020;
	add.s64 	%rd8697, %rd8526, %rd8696;
	ld.shared.u32 	%r803, [%rd8697];
	shr.u32 	%r804, %r611, 6;
	cvt.u64.u32 	%rd8698, %r804;
	and.b64  	%rd8699, %rd8698, 1020;
	add.s64 	%rd8700, %rd8381, %rd8699;
	ld.shared.u32 	%r805, [%rd8700];
	shl.b32 	%r806, %r805, 2;
	cvt.u64.u32 	%rd8701, %r806;
	and.b64  	%rd8702, %rd8701, 1020;
	add.s64 	%rd8703, %rd8533, %rd8702;
	ld.shared.u32 	%r807, [%rd8703];
	shl.b32 	%r808, %r615, 2;
	cvt.u64.u32 	%rd8704, %r808;
	and.b64  	%rd8705, %rd8704, 1020;
	add.s64 	%rd8706, %rd8381, %rd8705;
	ld.shared.u32 	%r809, [%rd8706];
	shl.b32 	%r810, %r809, 2;
	cvt.u64.u32 	%rd8707, %r810;
	and.b64  	%rd8708, %rd8707, 1020;
	add.s64 	%rd8709, %rd8540, %rd8708;
	ld.shared.u32 	%r811, [%rd8709];
	shr.u32 	%r812, %r616, 24;
	mul.wide.u32 	%rd8710, %r812, 4;
	add.s64 	%rd8711, %rd8381, %rd8710;
	ld.shared.u32 	%r813, [%rd8711];
	shl.b32 	%r814, %r813, 2;
	cvt.u64.u32 	%rd8712, %r814;
	and.b64  	%rd8713, %rd8712, 1020;
	add.s64 	%rd8714, %rd8519, %rd8713;
	ld.shared.u32 	%r815, [%rd8714];
	shr.u32 	%r816, %r616, 14;
	cvt.u64.u32 	%rd8715, %r816;
	and.b64  	%rd8716, %rd8715, 1020;
	add.s64 	%rd8717, %rd8381, %rd8716;
	ld.shared.u32 	%r817, [%rd8717];
	shl.b32 	%r818, %r817, 2;
	cvt.u64.u32 	%rd8718, %r818;
	and.b64  	%rd8719, %rd8718, 1020;
	add.s64 	%rd8720, %rd8526, %rd8719;
	ld.shared.u32 	%r819, [%rd8720];
	shr.u32 	%r820, %r616, 6;
	cvt.u64.u32 	%rd8721, %r820;
	and.b64  	%rd8722, %rd8721, 1020;
	add.s64 	%rd8723, %rd8381, %rd8722;
	ld.shared.u32 	%r821, [%rd8723];
	shl.b32 	%r822, %r821, 2;
	cvt.u64.u32 	%rd8724, %r822;
	and.b64  	%rd8725, %rd8724, 1020;
	add.s64 	%rd8726, %rd8533, %rd8725;
	ld.shared.u32 	%r823, [%rd8726];
	shl.b32 	%r824, %r616, 2;
	cvt.u64.u32 	%rd8727, %r824;
	and.b64  	%rd8728, %rd8727, 1020;
	add.s64 	%rd8729, %rd8381, %rd8728;
	ld.shared.u32 	%r825, [%rd8729];
	shl.b32 	%r826, %r825, 2;
	cvt.u64.u32 	%rd8730, %r826;
	and.b64  	%rd8731, %rd8730, 1020;
	add.s64 	%rd8732, %rd8540, %rd8731;
	ld.shared.u32 	%r827, [%rd8732];
	shr.u32 	%r828, %r617, 24;
	mul.wide.u32 	%rd8733, %r828, 4;
	add.s64 	%rd8734, %rd8381, %rd8733;
	ld.shared.u32 	%r829, [%rd8734];
	shl.b32 	%r830, %r829, 2;
	cvt.u64.u32 	%rd8735, %r830;
	and.b64  	%rd8736, %rd8735, 1020;
	add.s64 	%rd8737, %rd8519, %rd8736;
	ld.shared.u32 	%r831, [%rd8737];
	shr.u32 	%r832, %r617, 14;
	cvt.u64.u32 	%rd8738, %r832;
	and.b64  	%rd8739, %rd8738, 1020;
	add.s64 	%rd8740, %rd8381, %rd8739;
	ld.shared.u32 	%r833, [%rd8740];
	shl.b32 	%r834, %r833, 2;
	cvt.u64.u32 	%rd8741, %r834;
	and.b64  	%rd8742, %rd8741, 1020;
	add.s64 	%rd8743, %rd8526, %rd8742;
	ld.shared.u32 	%r835, [%rd8743];
	shr.u32 	%r836, %r617, 6;
	cvt.u64.u32 	%rd8744, %r836;
	and.b64  	%rd8745, %rd8744, 1020;
	add.s64 	%rd8746, %rd8381, %rd8745;
	ld.shared.u32 	%r837, [%rd8746];
	shl.b32 	%r838, %r837, 2;
	cvt.u64.u32 	%rd8747, %r838;
	and.b64  	%rd8748, %rd8747, 1020;
	add.s64 	%rd8749, %rd8533, %rd8748;
	ld.shared.u32 	%r839, [%rd8749];
	shl.b32 	%r840, %r617, 2;
	cvt.u64.u32 	%rd8750, %r840;
	and.b64  	%rd8751, %rd8750, 1020;
	add.s64 	%rd8752, %rd8381, %rd8751;
	ld.shared.u32 	%r841, [%rd8752];
	shl.b32 	%r842, %r841, 2;
	cvt.u64.u32 	%rd8753, %r842;
	and.b64  	%rd8754, %rd8753, 1020;
	add.s64 	%rd8755, %rd8540, %rd8754;
	ld.shared.u32 	%r843, [%rd8755];
	shl.b32 	%r844, %r633, 2;
	cvt.u64.u32 	%rd8756, %r844;
	and.b64  	%rd8757, %rd8756, 1020;
	add.s64 	%rd8758, %rd8519, %rd8757;
	ld.shared.u32 	%r845, [%rd8758];
	add.s64 	%rd8759, %rd8381, %rd8483;
	ld.shared.u32 	%r846, [%rd8759];
	shl.b32 	%r847, %r846, 2;
	cvt.u64.u32 	%rd8760, %r847;
	and.b64  	%rd8761, %rd8760, 1020;
	add.s64 	%rd8762, %rd8526, %rd8761;
	ld.shared.u32 	%r848, [%rd8762];
	add.s64 	%rd8763, %rd8381, %rd8486;
	ld.shared.u32 	%r849, [%rd8763];
	shl.b32 	%r850, %r849, 2;
	cvt.u64.u32 	%rd8764, %r850;
	and.b64  	%rd8765, %rd8764, 1020;
	add.s64 	%rd8766, %rd8533, %rd8765;
	ld.shared.u32 	%r851, [%rd8766];
	add.s64 	%rd8767, %rd8381, %rd8489;
	ld.shared.u32 	%r852, [%rd8767];
	shl.b32 	%r853, %r852, 2;
	cvt.u64.u32 	%rd8768, %r853;
	and.b64  	%rd8769, %rd8768, 1020;
	add.s64 	%rd8770, %rd8540, %rd8769;
	ld.shared.u32 	%r854, [%rd8770];
	shr.u32 	%r855, %r584, 24;
	mul.wide.u32 	%rd8771, %r855, 4;
	add.s64 	%rd8772, %rd8381, %rd8771;
	ld.shared.u32 	%r856, [%rd8772];
	shl.b32 	%r857, %r856, 2;
	cvt.u64.u32 	%rd8773, %r857;
	and.b64  	%rd8774, %rd8773, 1020;
	add.s64 	%rd8775, %rd8519, %rd8774;
	ld.shared.u32 	%r858, [%rd8775];
	shr.u32 	%r859, %r588, 14;
	cvt.u64.u32 	%rd8776, %r859;
	and.b64  	%rd8777, %rd8776, 1020;
	add.s64 	%rd8778, %rd8381, %rd8777;
	ld.shared.u32 	%r860, [%rd8778];
	shl.b32 	%r861, %r860, 2;
	cvt.u64.u32 	%rd8779, %r861;
	and.b64  	%rd8780, %rd8779, 1020;
	add.s64 	%rd8781, %rd8526, %rd8780;
	ld.shared.u32 	%r862, [%rd8781];
	shr.u32 	%r863, %r592, 6;
	cvt.u64.u32 	%rd8782, %r863;
	and.b64  	%rd8783, %rd8782, 1020;
	add.s64 	%rd8784, %rd8381, %rd8783;
	ld.shared.u32 	%r864, [%rd8784];
	shl.b32 	%r865, %r864, 2;
	cvt.u64.u32 	%rd8785, %r865;
	and.b64  	%rd8786, %rd8785, 1020;
	add.s64 	%rd8787, %rd8533, %rd8786;
	ld.shared.u32 	%r866, [%rd8787];
	shl.b32 	%r867, %r596, 2;
	cvt.u64.u32 	%rd8788, %r867;
	and.b64  	%rd8789, %rd8788, 1020;
	add.s64 	%rd8790, %rd8381, %rd8789;
	ld.shared.u32 	%r868, [%rd8790];
	shl.b32 	%r869, %r868, 2;
	cvt.u64.u32 	%rd8791, %r869;
	and.b64  	%rd8792, %rd8791, 1020;
	add.s64 	%rd8793, %rd8540, %rd8792;
	ld.shared.u32 	%r870, [%rd8793];
	shr.u32 	%r871, %r597, 24;
	mul.wide.u32 	%rd8794, %r871, 4;
	add.s64 	%rd8795, %rd8381, %rd8794;
	ld.shared.u32 	%r872, [%rd8795];
	shl.b32 	%r873, %r872, 2;
	cvt.u64.u32 	%rd8796, %r873;
	and.b64  	%rd8797, %rd8796, 1020;
	add.s64 	%rd8798, %rd8519, %rd8797;
	ld.shared.u32 	%r874, [%rd8798];
	shr.u32 	%r875, %r597, 14;
	cvt.u64.u32 	%rd8799, %r875;
	and.b64  	%rd8800, %rd8799, 1020;
	add.s64 	%rd8801, %rd8381, %rd8800;
	ld.shared.u32 	%r876, [%rd8801];
	shl.b32 	%r877, %r876, 2;
	cvt.u64.u32 	%rd8802, %r877;
	and.b64  	%rd8803, %rd8802, 1020;
	add.s64 	%rd8804, %rd8526, %rd8803;
	ld.shared.u32 	%r878, [%rd8804];
	shr.u32 	%r879, %r597, 6;
	cvt.u64.u32 	%rd8805, %r879;
	and.b64  	%rd8806, %rd8805, 1020;
	add.s64 	%rd8807, %rd8381, %rd8806;
	ld.shared.u32 	%r880, [%rd8807];
	shl.b32 	%r881, %r880, 2;
	cvt.u64.u32 	%rd8808, %r881;
	and.b64  	%rd8809, %rd8808, 1020;
	add.s64 	%rd8810, %rd8533, %rd8809;
	ld.shared.u32 	%r882, [%rd8810];
	shl.b32 	%r883, %r597, 2;
	cvt.u64.u32 	%rd8811, %r883;
	and.b64  	%rd8812, %rd8811, 1020;
	add.s64 	%rd8813, %rd8381, %rd8812;
	ld.shared.u32 	%r884, [%rd8813];
	shl.b32 	%r885, %r884, 2;
	cvt.u64.u32 	%rd8814, %r885;
	and.b64  	%rd8815, %rd8814, 1020;
	add.s64 	%rd8816, %rd8540, %rd8815;
	ld.shared.u32 	%r886, [%rd8816];
	shr.u32 	%r887, %r598, 24;
	mul.wide.u32 	%rd8817, %r887, 4;
	add.s64 	%rd8818, %rd8381, %rd8817;
	ld.shared.u32 	%r888, [%rd8818];
	shl.b32 	%r889, %r888, 2;
	cvt.u64.u32 	%rd8819, %r889;
	and.b64  	%rd8820, %rd8819, 1020;
	add.s64 	%rd8821, %rd8519, %rd8820;
	ld.shared.u32 	%r890, [%rd8821];
	shr.u32 	%r891, %r598, 14;
	cvt.u64.u32 	%rd8822, %r891;
	and.b64  	%rd8823, %rd8822, 1020;
	add.s64 	%rd8824, %rd8381, %rd8823;
	ld.shared.u32 	%r892, [%rd8824];
	shl.b32 	%r893, %r892, 2;
	cvt.u64.u32 	%rd8825, %r893;
	and.b64  	%rd8826, %rd8825, 1020;
	add.s64 	%rd8827, %rd8526, %rd8826;
	ld.shared.u32 	%r894, [%rd8827];
	shr.u32 	%r895, %r598, 6;
	cvt.u64.u32 	%rd8828, %r895;
	and.b64  	%rd8829, %rd8828, 1020;
	add.s64 	%rd8830, %rd8381, %rd8829;
	ld.shared.u32 	%r896, [%rd8830];
	shl.b32 	%r897, %r896, 2;
	cvt.u64.u32 	%rd8831, %r897;
	and.b64  	%rd8832, %rd8831, 1020;
	add.s64 	%rd8833, %rd8533, %rd8832;
	ld.shared.u32 	%r898, [%rd8833];
	shl.b32 	%r899, %r598, 2;
	cvt.u64.u32 	%rd8834, %r899;
	and.b64  	%rd8835, %rd8834, 1020;
	add.s64 	%rd8836, %rd8381, %rd8835;
	ld.shared.u32 	%r900, [%rd8836];
	shl.b32 	%r901, %r900, 2;
	cvt.u64.u32 	%rd8837, %r901;
	and.b64  	%rd8838, %rd8837, 1020;
	add.s64 	%rd8839, %rd8540, %rd8838;
	ld.shared.u32 	%r902, [%rd8839];
	add.s64 	%rd8840, %rd8381, %rd8471;
	ld.shared.u32 	%r903, [%rd8840];
	shl.b32 	%r904, %r903, 2;
	cvt.u64.u32 	%rd8841, %r904;
	and.b64  	%rd8842, %rd8841, 1020;
	add.s64 	%rd8843, %rd8519, %rd8842;
	ld.shared.u32 	%r905, [%rd8843];
	add.s64 	%rd8844, %rd8381, %rd8474;
	ld.shared.u32 	%r906, [%rd8844];
	shl.b32 	%r907, %r906, 2;
	cvt.u64.u32 	%rd8845, %r907;
	and.b64  	%rd8846, %rd8845, 1020;
	add.s64 	%rd8847, %rd8526, %rd8846;
	ld.shared.u32 	%r908, [%rd8847];
	add.s64 	%rd8848, %rd8381, %rd8477;
	ld.shared.u32 	%r909, [%rd8848];
	shl.b32 	%r910, %r909, 2;
	cvt.u64.u32 	%rd8849, %r910;
	and.b64  	%rd8850, %rd8849, 1020;
	add.s64 	%rd8851, %rd8533, %rd8850;
	ld.shared.u32 	%r911, [%rd8851];
	shl.b32 	%r912, %r613, 2;
	cvt.u64.u32 	%rd8852, %r912;
	and.b64  	%rd8853, %rd8852, 1020;
	add.s64 	%rd8854, %rd8540, %rd8853;
	ld.shared.u32 	%r913, [%rd8854];
	shr.u32 	%r914, %r564, 24;
	mul.wide.u32 	%rd8855, %r914, 4;
	add.s64 	%rd8856, %rd8381, %rd8855;
	ld.shared.u32 	%r915, [%rd8856];
	shl.b32 	%r916, %r915, 2;
	cvt.u64.u32 	%rd8857, %r916;
	and.b64  	%rd8858, %rd8857, 1020;
	add.s64 	%rd8859, %rd8519, %rd8858;
	ld.shared.u32 	%r917, [%rd8859];
	shr.u32 	%r918, %r568, 14;
	cvt.u64.u32 	%rd8860, %r918;
	and.b64  	%rd8861, %rd8860, 1020;
	add.s64 	%rd8862, %rd8381, %rd8861;
	ld.shared.u32 	%r919, [%rd8862];
	shl.b32 	%r920, %r919, 2;
	cvt.u64.u32 	%rd8863, %r920;
	and.b64  	%rd8864, %rd8863, 1020;
	add.s64 	%rd8865, %rd8526, %rd8864;
	ld.shared.u32 	%r921, [%rd8865];
	shr.u32 	%r922, %r572, 6;
	cvt.u64.u32 	%rd8866, %r922;
	and.b64  	%rd8867, %rd8866, 1020;
	add.s64 	%rd8868, %rd8381, %rd8867;
	ld.shared.u32 	%r923, [%rd8868];
	shl.b32 	%r924, %r923, 2;
	cvt.u64.u32 	%rd8869, %r924;
	and.b64  	%rd8870, %rd8869, 1020;
	add.s64 	%rd8871, %rd8533, %rd8870;
	ld.shared.u32 	%r925, [%rd8871];
	shl.b32 	%r926, %r576, 2;
	cvt.u64.u32 	%rd8872, %r926;
	and.b64  	%rd8873, %rd8872, 1020;
	add.s64 	%rd8874, %rd8381, %rd8873;
	ld.shared.u32 	%r927, [%rd8874];
	shl.b32 	%r928, %r927, 2;
	cvt.u64.u32 	%rd8875, %r928;
	and.b64  	%rd8876, %rd8875, 1020;
	add.s64 	%rd8877, %rd8540, %rd8876;
	ld.shared.u32 	%r929, [%rd8877];
	shr.u32 	%r930, %r577, 24;
	mul.wide.u32 	%rd8878, %r930, 4;
	add.s64 	%rd8879, %rd8381, %rd8878;
	ld.shared.u32 	%r931, [%rd8879];
	shl.b32 	%r932, %r931, 2;
	cvt.u64.u32 	%rd8880, %r932;
	and.b64  	%rd8881, %rd8880, 1020;
	add.s64 	%rd8882, %rd8519, %rd8881;
	ld.shared.u32 	%r933, [%rd8882];
	shr.u32 	%r934, %r577, 14;
	cvt.u64.u32 	%rd8883, %r934;
	and.b64  	%rd8884, %rd8883, 1020;
	add.s64 	%rd8885, %rd8381, %rd8884;
	ld.shared.u32 	%r935, [%rd8885];
	shl.b32 	%r936, %r935, 2;
	cvt.u64.u32 	%rd8886, %r936;
	and.b64  	%rd8887, %rd8886, 1020;
	add.s64 	%rd8888, %rd8526, %rd8887;
	ld.shared.u32 	%r937, [%rd8888];
	shr.u32 	%r938, %r577, 6;
	cvt.u64.u32 	%rd8889, %r938;
	and.b64  	%rd8890, %rd8889, 1020;
	add.s64 	%rd8891, %rd8381, %rd8890;
	ld.shared.u32 	%r939, [%rd8891];
	shl.b32 	%r940, %r939, 2;
	cvt.u64.u32 	%rd8892, %r940;
	and.b64  	%rd8893, %rd8892, 1020;
	add.s64 	%rd8894, %rd8533, %rd8893;
	ld.shared.u32 	%r941, [%rd8894];
	shl.b32 	%r942, %r577, 2;
	cvt.u64.u32 	%rd8895, %r942;
	and.b64  	%rd8896, %rd8895, 1020;
	add.s64 	%rd8897, %rd8381, %rd8896;
	ld.shared.u32 	%r943, [%rd8897];
	shl.b32 	%r944, %r943, 2;
	cvt.u64.u32 	%rd8898, %r944;
	and.b64  	%rd8899, %rd8898, 1020;
	add.s64 	%rd8900, %rd8540, %rd8899;
	ld.shared.u32 	%r945, [%rd8900];
	shr.u32 	%r946, %r578, 24;
	mul.wide.u32 	%rd8901, %r946, 4;
	add.s64 	%rd8902, %rd8381, %rd8901;
	ld.shared.u32 	%r947, [%rd8902];
	shl.b32 	%r948, %r947, 2;
	cvt.u64.u32 	%rd8903, %r948;
	and.b64  	%rd8904, %rd8903, 1020;
	add.s64 	%rd8905, %rd8519, %rd8904;
	ld.shared.u32 	%r949, [%rd8905];
	shr.u32 	%r950, %r578, 14;
	cvt.u64.u32 	%rd8906, %r950;
	and.b64  	%rd8907, %rd8906, 1020;
	add.s64 	%rd8908, %rd8381, %rd8907;
	ld.shared.u32 	%r951, [%rd8908];
	shl.b32 	%r952, %r951, 2;
	cvt.u64.u32 	%rd8909, %r952;
	and.b64  	%rd8910, %rd8909, 1020;
	add.s64 	%rd8911, %rd8526, %rd8910;
	ld.shared.u32 	%r953, [%rd8911];
	shr.u32 	%r954, %r578, 6;
	cvt.u64.u32 	%rd8912, %r954;
	and.b64  	%rd8913, %rd8912, 1020;
	add.s64 	%rd8914, %rd8381, %rd8913;
	ld.shared.u32 	%r955, [%rd8914];
	shl.b32 	%r956, %r955, 2;
	cvt.u64.u32 	%rd8915, %r956;
	and.b64  	%rd8916, %rd8915, 1020;
	add.s64 	%rd8917, %rd8533, %rd8916;
	ld.shared.u32 	%r957, [%rd8917];
	shl.b32 	%r958, %r578, 2;
	cvt.u64.u32 	%rd8918, %r958;
	and.b64  	%rd8919, %rd8918, 1020;
	add.s64 	%rd8920, %rd8381, %rd8919;
	ld.shared.u32 	%r959, [%rd8920];
	shl.b32 	%r960, %r959, 2;
	cvt.u64.u32 	%rd8921, %r960;
	and.b64  	%rd8922, %rd8921, 1020;
	add.s64 	%rd8923, %rd8540, %rd8922;
	ld.shared.u32 	%r961, [%rd8923];
	shl.b32 	%r962, %r594, 2;
	cvt.u64.u32 	%rd8924, %r962;
	and.b64  	%rd8925, %rd8924, 1020;
	add.s64 	%rd8926, %rd8519, %rd8925;
	ld.shared.u32 	%r963, [%rd8926];
	add.s64 	%rd8927, %rd8381, %rd8461;
	ld.shared.u32 	%r964, [%rd8927];
	shl.b32 	%r965, %r964, 2;
	cvt.u64.u32 	%rd8928, %r965;
	and.b64  	%rd8929, %rd8928, 1020;
	add.s64 	%rd8930, %rd8526, %rd8929;
	ld.shared.u32 	%r966, [%rd8930];
	add.s64 	%rd8931, %rd8381, %rd8464;
	ld.shared.u32 	%r967, [%rd8931];
	shl.b32 	%r968, %r967, 2;
	cvt.u64.u32 	%rd8932, %r968;
	and.b64  	%rd8933, %rd8932, 1020;
	add.s64 	%rd8934, %rd8533, %rd8933;
	ld.shared.u32 	%r969, [%rd8934];
	add.s64 	%rd8935, %rd8381, %rd8467;
	ld.shared.u32 	%r970, [%rd8935];
	shl.b32 	%r971, %r970, 2;
	cvt.u64.u32 	%rd8936, %r971;
	and.b64  	%rd8937, %rd8936, 1020;
	add.s64 	%rd8938, %rd8540, %rd8937;
	ld.shared.u32 	%r972, [%rd8938];
	shr.u32 	%r973, %r545, 24;
	mul.wide.u32 	%rd8939, %r973, 4;
	add.s64 	%rd8940, %rd8381, %rd8939;
	ld.shared.u32 	%r974, [%rd8940];
	shl.b32 	%r975, %r974, 2;
	cvt.u64.u32 	%rd8941, %r975;
	and.b64  	%rd8942, %rd8941, 1020;
	add.s64 	%rd8943, %rd8519, %rd8942;
	ld.shared.u32 	%r976, [%rd8943];
	shr.u32 	%r977, %r549, 14;
	cvt.u64.u32 	%rd8944, %r977;
	and.b64  	%rd8945, %rd8944, 1020;
	add.s64 	%rd8946, %rd8381, %rd8945;
	ld.shared.u32 	%r978, [%rd8946];
	shl.b32 	%r979, %r978, 2;
	cvt.u64.u32 	%rd8947, %r979;
	and.b64  	%rd8948, %rd8947, 1020;
	add.s64 	%rd8949, %rd8526, %rd8948;
	ld.shared.u32 	%r980, [%rd8949];
	shr.u32 	%r981, %r553, 6;
	cvt.u64.u32 	%rd8950, %r981;
	and.b64  	%rd8951, %rd8950, 1020;
	add.s64 	%rd8952, %rd8381, %rd8951;
	ld.shared.u32 	%r982, [%rd8952];
	shl.b32 	%r983, %r982, 2;
	cvt.u64.u32 	%rd8953, %r983;
	and.b64  	%rd8954, %rd8953, 1020;
	add.s64 	%rd8955, %rd8533, %rd8954;
	ld.shared.u32 	%r984, [%rd8955];
	shl.b32 	%r985, %r557, 2;
	cvt.u64.u32 	%rd8956, %r985;
	and.b64  	%rd8957, %rd8956, 1020;
	add.s64 	%rd8958, %rd8381, %rd8957;
	ld.shared.u32 	%r986, [%rd8958];
	shl.b32 	%r987, %r986, 2;
	cvt.u64.u32 	%rd8959, %r987;
	and.b64  	%rd8960, %rd8959, 1020;
	add.s64 	%rd8961, %rd8540, %rd8960;
	ld.shared.u32 	%r988, [%rd8961];
	shr.u32 	%r989, %r558, 24;
	mul.wide.u32 	%rd8962, %r989, 4;
	add.s64 	%rd8963, %rd8381, %rd8962;
	ld.shared.u32 	%r990, [%rd8963];
	shl.b32 	%r991, %r990, 2;
	cvt.u64.u32 	%rd8964, %r991;
	and.b64  	%rd8965, %rd8964, 1020;
	add.s64 	%rd8966, %rd8519, %rd8965;
	ld.shared.u32 	%r992, [%rd8966];
	shr.u32 	%r993, %r558, 14;
	cvt.u64.u32 	%rd8967, %r993;
	and.b64  	%rd8968, %rd8967, 1020;
	add.s64 	%rd8969, %rd8381, %rd8968;
	ld.shared.u32 	%r994, [%rd8969];
	shl.b32 	%r995, %r994, 2;
	cvt.u64.u32 	%rd8970, %r995;
	and.b64  	%rd8971, %rd8970, 1020;
	add.s64 	%rd8972, %rd8526, %rd8971;
	ld.shared.u32 	%r996, [%rd8972];
	shr.u32 	%r997, %r558, 6;
	cvt.u64.u32 	%rd8973, %r997;
	and.b64  	%rd8974, %rd8973, 1020;
	add.s64 	%rd8975, %rd8381, %rd8974;
	ld.shared.u32 	%r998, [%rd8975];
	shl.b32 	%r999, %r998, 2;
	cvt.u64.u32 	%rd8976, %r999;
	and.b64  	%rd8977, %rd8976, 1020;
	add.s64 	%rd8978, %rd8533, %rd8977;
	ld.shared.u32 	%r1000, [%rd8978];
	shl.b32 	%r1001, %r558, 2;
	cvt.u64.u32 	%rd8979, %r1001;
	and.b64  	%rd8980, %rd8979, 1020;
	add.s64 	%rd8981, %rd8381, %rd8980;
	ld.shared.u32 	%r1002, [%rd8981];
	shl.b32 	%r1003, %r1002, 2;
	cvt.u64.u32 	%rd8982, %r1003;
	and.b64  	%rd8983, %rd8982, 1020;
	add.s64 	%rd8984, %rd8540, %rd8983;
	ld.shared.u32 	%r1004, [%rd8984];
	shr.u32 	%r1005, %r559, 24;
	mul.wide.u32 	%rd8985, %r1005, 4;
	add.s64 	%rd8986, %rd8381, %rd8985;
	ld.shared.u32 	%r1006, [%rd8986];
	shl.b32 	%r1007, %r1006, 2;
	cvt.u64.u32 	%rd8987, %r1007;
	and.b64  	%rd8988, %rd8987, 1020;
	add.s64 	%rd8989, %rd8519, %rd8988;
	ld.shared.u32 	%r1008, [%rd8989];
	shr.u32 	%r1009, %r559, 14;
	cvt.u64.u32 	%rd8990, %r1009;
	and.b64  	%rd8991, %rd8990, 1020;
	add.s64 	%rd8992, %rd8381, %rd8991;
	ld.shared.u32 	%r1010, [%rd8992];
	shl.b32 	%r1011, %r1010, 2;
	cvt.u64.u32 	%rd8993, %r1011;
	and.b64  	%rd8994, %rd8993, 1020;
	add.s64 	%rd8995, %rd8526, %rd8994;
	ld.shared.u32 	%r1012, [%rd8995];
	shr.u32 	%r1013, %r559, 6;
	cvt.u64.u32 	%rd8996, %r1013;
	and.b64  	%rd8997, %rd8996, 1020;
	add.s64 	%rd8998, %rd8381, %rd8997;
	ld.shared.u32 	%r1014, [%rd8998];
	shl.b32 	%r1015, %r1014, 2;
	cvt.u64.u32 	%rd8999, %r1015;
	and.b64  	%rd9000, %rd8999, 1020;
	add.s64 	%rd9001, %rd8533, %rd9000;
	ld.shared.u32 	%r1016, [%rd9001];
	shl.b32 	%r1017, %r559, 2;
	cvt.u64.u32 	%rd9002, %r1017;
	and.b64  	%rd9003, %rd9002, 1020;
	add.s64 	%rd9004, %rd8381, %rd9003;
	ld.shared.u32 	%r1018, [%rd9004];
	shl.b32 	%r1019, %r1018, 2;
	cvt.u64.u32 	%rd9005, %r1019;
	and.b64  	%rd9006, %rd9005, 1020;
	add.s64 	%rd9007, %rd8540, %rd9006;
	ld.shared.u32 	%r1020, [%rd9007];
	add.s64 	%rd9008, %rd8381, %rd8449;
	ld.shared.u32 	%r1021, [%rd9008];
	shl.b32 	%r1022, %r1021, 2;
	cvt.u64.u32 	%rd9009, %r1022;
	and.b64  	%rd9010, %rd9009, 1020;
	add.s64 	%rd9011, %rd8519, %rd9010;
	ld.shared.u32 	%r1023, [%rd9011];
	add.s64 	%rd9012, %rd8381, %rd8452;
	ld.shared.u32 	%r1024, [%rd9012];
	shl.b32 	%r1025, %r1024, 2;
	cvt.u64.u32 	%rd9013, %r1025;
	and.b64  	%rd9014, %rd9013, 1020;
	add.s64 	%rd9015, %rd8526, %rd9014;
	ld.shared.u32 	%r1026, [%rd9015];
	add.s64 	%rd9016, %rd8381, %rd8455;
	ld.shared.u32 	%r1027, [%rd9016];
	shl.b32 	%r1028, %r1027, 2;
	cvt.u64.u32 	%rd9017, %r1028;
	and.b64  	%rd9018, %rd9017, 1020;
	add.s64 	%rd9019, %rd8533, %rd9018;
	ld.shared.u32 	%r1029, [%rd9019];
	shl.b32 	%r1030, %r574, 2;
	cvt.u64.u32 	%rd9020, %r1030;
	and.b64  	%rd9021, %rd9020, 1020;
	add.s64 	%rd9022, %rd8540, %rd9021;
	ld.shared.u32 	%r1031, [%rd9022];
	shr.u32 	%r1032, %r525, 24;
	mul.wide.u32 	%rd9023, %r1032, 4;
	add.s64 	%rd9024, %rd8381, %rd9023;
	ld.shared.u32 	%r1033, [%rd9024];
	shl.b32 	%r1034, %r1033, 2;
	cvt.u64.u32 	%rd9025, %r1034;
	and.b64  	%rd9026, %rd9025, 1020;
	add.s64 	%rd9027, %rd8519, %rd9026;
	ld.shared.u32 	%r1035, [%rd9027];
	shr.u32 	%r1036, %r529, 14;
	cvt.u64.u32 	%rd9028, %r1036;
	and.b64  	%rd9029, %rd9028, 1020;
	add.s64 	%rd9030, %rd8381, %rd9029;
	ld.shared.u32 	%r1037, [%rd9030];
	shl.b32 	%r1038, %r1037, 2;
	cvt.u64.u32 	%rd9031, %r1038;
	and.b64  	%rd9032, %rd9031, 1020;
	add.s64 	%rd9033, %rd8526, %rd9032;
	ld.shared.u32 	%r1039, [%rd9033];
	shr.u32 	%r1040, %r533, 6;
	cvt.u64.u32 	%rd9034, %r1040;
	and.b64  	%rd9035, %rd9034, 1020;
	add.s64 	%rd9036, %rd8381, %rd9035;
	ld.shared.u32 	%r1041, [%rd9036];
	shl.b32 	%r1042, %r1041, 2;
	cvt.u64.u32 	%rd9037, %r1042;
	and.b64  	%rd9038, %rd9037, 1020;
	add.s64 	%rd9039, %rd8533, %rd9038;
	ld.shared.u32 	%r1043, [%rd9039];
	shl.b32 	%r1044, %r537, 2;
	cvt.u64.u32 	%rd9040, %r1044;
	and.b64  	%rd9041, %rd9040, 1020;
	add.s64 	%rd9042, %rd8381, %rd9041;
	ld.shared.u32 	%r1045, [%rd9042];
	shl.b32 	%r1046, %r1045, 2;
	cvt.u64.u32 	%rd9043, %r1046;
	and.b64  	%rd9044, %rd9043, 1020;
	add.s64 	%rd9045, %rd8540, %rd9044;
	ld.shared.u32 	%r1047, [%rd9045];
	shr.u32 	%r1048, %r538, 24;
	mul.wide.u32 	%rd9046, %r1048, 4;
	add.s64 	%rd9047, %rd8381, %rd9046;
	ld.shared.u32 	%r1049, [%rd9047];
	shl.b32 	%r1050, %r1049, 2;
	cvt.u64.u32 	%rd9048, %r1050;
	and.b64  	%rd9049, %rd9048, 1020;
	add.s64 	%rd9050, %rd8519, %rd9049;
	ld.shared.u32 	%r1051, [%rd9050];
	shr.u32 	%r1052, %r538, 14;
	cvt.u64.u32 	%rd9051, %r1052;
	and.b64  	%rd9052, %rd9051, 1020;
	add.s64 	%rd9053, %rd8381, %rd9052;
	ld.shared.u32 	%r1053, [%rd9053];
	shl.b32 	%r1054, %r1053, 2;
	cvt.u64.u32 	%rd9054, %r1054;
	and.b64  	%rd9055, %rd9054, 1020;
	add.s64 	%rd9056, %rd8526, %rd9055;
	ld.shared.u32 	%r1055, [%rd9056];
	shr.u32 	%r1056, %r538, 6;
	cvt.u64.u32 	%rd9057, %r1056;
	and.b64  	%rd9058, %rd9057, 1020;
	add.s64 	%rd9059, %rd8381, %rd9058;
	ld.shared.u32 	%r1057, [%rd9059];
	shl.b32 	%r1058, %r1057, 2;
	cvt.u64.u32 	%rd9060, %r1058;
	and.b64  	%rd9061, %rd9060, 1020;
	add.s64 	%rd9062, %rd8533, %rd9061;
	ld.shared.u32 	%r1059, [%rd9062];
	shl.b32 	%r1060, %r538, 2;
	cvt.u64.u32 	%rd9063, %r1060;
	and.b64  	%rd9064, %rd9063, 1020;
	add.s64 	%rd9065, %rd8381, %rd9064;
	ld.shared.u32 	%r1061, [%rd9065];
	shl.b32 	%r1062, %r1061, 2;
	cvt.u64.u32 	%rd9066, %r1062;
	and.b64  	%rd9067, %rd9066, 1020;
	add.s64 	%rd9068, %rd8540, %rd9067;
	ld.shared.u32 	%r1063, [%rd9068];
	shr.u32 	%r1064, %r539, 24;
	mul.wide.u32 	%rd9069, %r1064, 4;
	add.s64 	%rd9070, %rd8381, %rd9069;
	ld.shared.u32 	%r1065, [%rd9070];
	shl.b32 	%r1066, %r1065, 2;
	cvt.u64.u32 	%rd9071, %r1066;
	and.b64  	%rd9072, %rd9071, 1020;
	add.s64 	%rd9073, %rd8519, %rd9072;
	ld.shared.u32 	%r1067, [%rd9073];
	shr.u32 	%r1068, %r539, 14;
	cvt.u64.u32 	%rd9074, %r1068;
	and.b64  	%rd9075, %rd9074, 1020;
	add.s64 	%rd9076, %rd8381, %rd9075;
	ld.shared.u32 	%r1069, [%rd9076];
	shl.b32 	%r1070, %r1069, 2;
	cvt.u64.u32 	%rd9077, %r1070;
	and.b64  	%rd9078, %rd9077, 1020;
	add.s64 	%rd9079, %rd8526, %rd9078;
	ld.shared.u32 	%r1071, [%rd9079];
	shr.u32 	%r1072, %r539, 6;
	cvt.u64.u32 	%rd9080, %r1072;
	and.b64  	%rd9081, %rd9080, 1020;
	add.s64 	%rd9082, %rd8381, %rd9081;
	ld.shared.u32 	%r1073, [%rd9082];
	shl.b32 	%r1074, %r1073, 2;
	cvt.u64.u32 	%rd9083, %r1074;
	and.b64  	%rd9084, %rd9083, 1020;
	add.s64 	%rd9085, %rd8533, %rd9084;
	ld.shared.u32 	%r1075, [%rd9085];
	shl.b32 	%r1076, %r539, 2;
	cvt.u64.u32 	%rd9086, %r1076;
	and.b64  	%rd9087, %rd9086, 1020;
	add.s64 	%rd9088, %rd8381, %rd9087;
	ld.shared.u32 	%r1077, [%rd9088];
	shl.b32 	%r1078, %r1077, 2;
	cvt.u64.u32 	%rd9089, %r1078;
	and.b64  	%rd9090, %rd9089, 1020;
	add.s64 	%rd9091, %rd8540, %rd9090;
	ld.shared.u32 	%r1079, [%rd9091];
	shl.b32 	%r1080, %r555, 2;
	cvt.u64.u32 	%rd9092, %r1080;
	and.b64  	%rd9093, %rd9092, 1020;
	add.s64 	%rd9094, %rd8519, %rd9093;
	ld.shared.u32 	%r1081, [%rd9094];
	add.s64 	%rd9095, %rd8381, %rd8439;
	ld.shared.u32 	%r1082, [%rd9095];
	shl.b32 	%r1083, %r1082, 2;
	cvt.u64.u32 	%rd9096, %r1083;
	and.b64  	%rd9097, %rd9096, 1020;
	add.s64 	%rd9098, %rd8526, %rd9097;
	ld.shared.u32 	%r1084, [%rd9098];
	add.s64 	%rd9099, %rd8381, %rd8442;
	ld.shared.u32 	%r1085, [%rd9099];
	shl.b32 	%r1086, %r1085, 2;
	cvt.u64.u32 	%rd9100, %r1086;
	and.b64  	%rd9101, %rd9100, 1020;
	add.s64 	%rd9102, %rd8533, %rd9101;
	ld.shared.u32 	%r1087, [%rd9102];
	add.s64 	%rd9103, %rd8381, %rd8445;
	ld.shared.u32 	%r1088, [%rd9103];
	shl.b32 	%r1089, %r1088, 2;
	cvt.u64.u32 	%rd9104, %r1089;
	and.b64  	%rd9105, %rd9104, 1020;
	add.s64 	%rd9106, %rd8540, %rd9105;
	ld.shared.u32 	%r1090, [%rd9106];
	shr.u32 	%r1091, %r506, 24;
	mul.wide.u32 	%rd9107, %r1091, 4;
	add.s64 	%rd9108, %rd8381, %rd9107;
	ld.shared.u32 	%r1092, [%rd9108];
	shl.b32 	%r1093, %r1092, 2;
	cvt.u64.u32 	%rd9109, %r1093;
	and.b64  	%rd9110, %rd9109, 1020;
	add.s64 	%rd9111, %rd8519, %rd9110;
	ld.shared.u32 	%r1094, [%rd9111];
	shr.u32 	%r1095, %r510, 14;
	cvt.u64.u32 	%rd9112, %r1095;
	and.b64  	%rd9113, %rd9112, 1020;
	add.s64 	%rd9114, %rd8381, %rd9113;
	ld.shared.u32 	%r1096, [%rd9114];
	shl.b32 	%r1097, %r1096, 2;
	cvt.u64.u32 	%rd9115, %r1097;
	and.b64  	%rd9116, %rd9115, 1020;
	add.s64 	%rd9117, %rd8526, %rd9116;
	ld.shared.u32 	%r1098, [%rd9117];
	shr.u32 	%r1099, %r514, 6;
	cvt.u64.u32 	%rd9118, %r1099;
	and.b64  	%rd9119, %rd9118, 1020;
	add.s64 	%rd9120, %rd8381, %rd9119;
	ld.shared.u32 	%r1100, [%rd9120];
	shl.b32 	%r1101, %r1100, 2;
	cvt.u64.u32 	%rd9121, %r1101;
	and.b64  	%rd9122, %rd9121, 1020;
	add.s64 	%rd9123, %rd8533, %rd9122;
	ld.shared.u32 	%r1102, [%rd9123];
	shl.b32 	%r1103, %r518, 2;
	cvt.u64.u32 	%rd9124, %r1103;
	and.b64  	%rd9125, %rd9124, 1020;
	add.s64 	%rd9126, %rd8381, %rd9125;
	ld.shared.u32 	%r1104, [%rd9126];
	shl.b32 	%r1105, %r1104, 2;
	cvt.u64.u32 	%rd9127, %r1105;
	and.b64  	%rd9128, %rd9127, 1020;
	add.s64 	%rd9129, %rd8540, %rd9128;
	ld.shared.u32 	%r1106, [%rd9129];
	shr.u32 	%r1107, %r519, 24;
	mul.wide.u32 	%rd9130, %r1107, 4;
	add.s64 	%rd9131, %rd8381, %rd9130;
	ld.shared.u32 	%r1108, [%rd9131];
	shl.b32 	%r1109, %r1108, 2;
	cvt.u64.u32 	%rd9132, %r1109;
	and.b64  	%rd9133, %rd9132, 1020;
	add.s64 	%rd9134, %rd8519, %rd9133;
	ld.shared.u32 	%r1110, [%rd9134];
	shr.u32 	%r1111, %r519, 14;
	cvt.u64.u32 	%rd9135, %r1111;
	and.b64  	%rd9136, %rd9135, 1020;
	add.s64 	%rd9137, %rd8381, %rd9136;
	ld.shared.u32 	%r1112, [%rd9137];
	shl.b32 	%r1113, %r1112, 2;
	cvt.u64.u32 	%rd9138, %r1113;
	and.b64  	%rd9139, %rd9138, 1020;
	add.s64 	%rd9140, %rd8526, %rd9139;
	ld.shared.u32 	%r1114, [%rd9140];
	shr.u32 	%r1115, %r519, 6;
	cvt.u64.u32 	%rd9141, %r1115;
	and.b64  	%rd9142, %rd9141, 1020;
	add.s64 	%rd9143, %rd8381, %rd9142;
	ld.shared.u32 	%r1116, [%rd9143];
	shl.b32 	%r1117, %r1116, 2;
	cvt.u64.u32 	%rd9144, %r1117;
	and.b64  	%rd9145, %rd9144, 1020;
	add.s64 	%rd9146, %rd8533, %rd9145;
	ld.shared.u32 	%r1118, [%rd9146];
	shl.b32 	%r1119, %r519, 2;
	cvt.u64.u32 	%rd9147, %r1119;
	and.b64  	%rd9148, %rd9147, 1020;
	add.s64 	%rd9149, %rd8381, %rd9148;
	ld.shared.u32 	%r1120, [%rd9149];
	shl.b32 	%r1121, %r1120, 2;
	cvt.u64.u32 	%rd9150, %r1121;
	and.b64  	%rd9151, %rd9150, 1020;
	add.s64 	%rd9152, %rd8540, %rd9151;
	ld.shared.u32 	%r1122, [%rd9152];
	shr.u32 	%r1123, %r520, 24;
	mul.wide.u32 	%rd9153, %r1123, 4;
	add.s64 	%rd9154, %rd8381, %rd9153;
	ld.shared.u32 	%r1124, [%rd9154];
	shl.b32 	%r1125, %r1124, 2;
	cvt.u64.u32 	%rd9155, %r1125;
	and.b64  	%rd9156, %rd9155, 1020;
	add.s64 	%rd9157, %rd8519, %rd9156;
	ld.shared.u32 	%r1126, [%rd9157];
	shr.u32 	%r1127, %r520, 14;
	cvt.u64.u32 	%rd9158, %r1127;
	and.b64  	%rd9159, %rd9158, 1020;
	add.s64 	%rd9160, %rd8381, %rd9159;
	ld.shared.u32 	%r1128, [%rd9160];
	shl.b32 	%r1129, %r1128, 2;
	cvt.u64.u32 	%rd9161, %r1129;
	and.b64  	%rd9162, %rd9161, 1020;
	add.s64 	%rd9163, %rd8526, %rd9162;
	ld.shared.u32 	%r1130, [%rd9163];
	shr.u32 	%r1131, %r520, 6;
	cvt.u64.u32 	%rd9164, %r1131;
	and.b64  	%rd9165, %rd9164, 1020;
	add.s64 	%rd9166, %rd8381, %rd9165;
	ld.shared.u32 	%r1132, [%rd9166];
	shl.b32 	%r1133, %r1132, 2;
	cvt.u64.u32 	%rd9167, %r1133;
	and.b64  	%rd9168, %rd9167, 1020;
	add.s64 	%rd9169, %rd8533, %rd9168;
	ld.shared.u32 	%r1134, [%rd9169];
	shl.b32 	%r1135, %r520, 2;
	cvt.u64.u32 	%rd9170, %r1135;
	and.b64  	%rd9171, %rd9170, 1020;
	add.s64 	%rd9172, %rd8381, %rd9171;
	ld.shared.u32 	%r1136, [%rd9172];
	shl.b32 	%r1137, %r1136, 2;
	cvt.u64.u32 	%rd9173, %r1137;
	and.b64  	%rd9174, %rd9173, 1020;
	add.s64 	%rd9175, %rd8540, %rd9174;
	ld.shared.u32 	%r1138, [%rd9175];
	add.s64 	%rd9176, %rd8381, %rd8427;
	ld.shared.u32 	%r1139, [%rd9176];
	shl.b32 	%r1140, %r1139, 2;
	cvt.u64.u32 	%rd9177, %r1140;
	and.b64  	%rd9178, %rd9177, 1020;
	add.s64 	%rd9179, %rd8519, %rd9178;
	ld.shared.u32 	%r1141, [%rd9179];
	add.s64 	%rd9180, %rd8381, %rd8430;
	ld.shared.u32 	%r1142, [%rd9180];
	shl.b32 	%r1143, %r1142, 2;
	cvt.u64.u32 	%rd9181, %r1143;
	and.b64  	%rd9182, %rd9181, 1020;
	add.s64 	%rd9183, %rd8526, %rd9182;
	ld.shared.u32 	%r1144, [%rd9183];
	add.s64 	%rd9184, %rd8381, %rd8433;
	ld.shared.u32 	%r1145, [%rd9184];
	shl.b32 	%r1146, %r1145, 2;
	cvt.u64.u32 	%rd9185, %r1146;
	and.b64  	%rd9186, %rd9185, 1020;
	add.s64 	%rd9187, %rd8533, %rd9186;
	ld.shared.u32 	%r1147, [%rd9187];
	shl.b32 	%r1148, %r535, 2;
	cvt.u64.u32 	%rd9188, %r1148;
	and.b64  	%rd9189, %rd9188, 1020;
	add.s64 	%rd9190, %rd8540, %rd9189;
	ld.shared.u32 	%r1149, [%rd9190];
	shr.u32 	%r1150, %r486, 24;
	mul.wide.u32 	%rd9191, %r1150, 4;
	add.s64 	%rd9192, %rd8381, %rd9191;
	ld.shared.u32 	%r1151, [%rd9192];
	shl.b32 	%r1152, %r1151, 2;
	cvt.u64.u32 	%rd9193, %r1152;
	and.b64  	%rd9194, %rd9193, 1020;
	add.s64 	%rd9195, %rd8519, %rd9194;
	ld.shared.u32 	%r1153, [%rd9195];
	shr.u32 	%r1154, %r490, 14;
	cvt.u64.u32 	%rd9196, %r1154;
	and.b64  	%rd9197, %rd9196, 1020;
	add.s64 	%rd9198, %rd8381, %rd9197;
	ld.shared.u32 	%r1155, [%rd9198];
	shl.b32 	%r1156, %r1155, 2;
	cvt.u64.u32 	%rd9199, %r1156;
	and.b64  	%rd9200, %rd9199, 1020;
	add.s64 	%rd9201, %rd8526, %rd9200;
	ld.shared.u32 	%r1157, [%rd9201];
	shr.u32 	%r1158, %r494, 6;
	cvt.u64.u32 	%rd9202, %r1158;
	and.b64  	%rd9203, %rd9202, 1020;
	add.s64 	%rd9204, %rd8381, %rd9203;
	ld.shared.u32 	%r1159, [%rd9204];
	shl.b32 	%r1160, %r1159, 2;
	cvt.u64.u32 	%rd9205, %r1160;
	and.b64  	%rd9206, %rd9205, 1020;
	add.s64 	%rd9207, %rd8533, %rd9206;
	ld.shared.u32 	%r1161, [%rd9207];
	shl.b32 	%r1162, %r498, 2;
	cvt.u64.u32 	%rd9208, %r1162;
	and.b64  	%rd9209, %rd9208, 1020;
	add.s64 	%rd9210, %rd8381, %rd9209;
	ld.shared.u32 	%r1163, [%rd9210];
	shl.b32 	%r1164, %r1163, 2;
	cvt.u64.u32 	%rd9211, %r1164;
	and.b64  	%rd9212, %rd9211, 1020;
	add.s64 	%rd9213, %rd8540, %rd9212;
	ld.shared.u32 	%r1165, [%rd9213];
	shr.u32 	%r1166, %r499, 24;
	mul.wide.u32 	%rd9214, %r1166, 4;
	add.s64 	%rd9215, %rd8381, %rd9214;
	ld.shared.u32 	%r1167, [%rd9215];
	shl.b32 	%r1168, %r1167, 2;
	cvt.u64.u32 	%rd9216, %r1168;
	and.b64  	%rd9217, %rd9216, 1020;
	add.s64 	%rd9218, %rd8519, %rd9217;
	ld.shared.u32 	%r1169, [%rd9218];
	shr.u32 	%r1170, %r499, 14;
	cvt.u64.u32 	%rd9219, %r1170;
	and.b64  	%rd9220, %rd9219, 1020;
	add.s64 	%rd9221, %rd8381, %rd9220;
	ld.shared.u32 	%r1171, [%rd9221];
	shl.b32 	%r1172, %r1171, 2;
	cvt.u64.u32 	%rd9222, %r1172;
	and.b64  	%rd9223, %rd9222, 1020;
	add.s64 	%rd9224, %rd8526, %rd9223;
	ld.shared.u32 	%r1173, [%rd9224];
	shr.u32 	%r1174, %r499, 6;
	cvt.u64.u32 	%rd9225, %r1174;
	and.b64  	%rd9226, %rd9225, 1020;
	add.s64 	%rd9227, %rd8381, %rd9226;
	ld.shared.u32 	%r1175, [%rd9227];
	shl.b32 	%r1176, %r1175, 2;
	cvt.u64.u32 	%rd9228, %r1176;
	and.b64  	%rd9229, %rd9228, 1020;
	add.s64 	%rd9230, %rd8533, %rd9229;
	ld.shared.u32 	%r1177, [%rd9230];
	shl.b32 	%r1178, %r499, 2;
	cvt.u64.u32 	%rd9231, %r1178;
	and.b64  	%rd9232, %rd9231, 1020;
	add.s64 	%rd9233, %rd8381, %rd9232;
	ld.shared.u32 	%r1179, [%rd9233];
	shl.b32 	%r1180, %r1179, 2;
	cvt.u64.u32 	%rd9234, %r1180;
	and.b64  	%rd9235, %rd9234, 1020;
	add.s64 	%rd9236, %rd8540, %rd9235;
	ld.shared.u32 	%r1181, [%rd9236];
	shr.u32 	%r1182, %r500, 24;
	mul.wide.u32 	%rd9237, %r1182, 4;
	add.s64 	%rd9238, %rd8381, %rd9237;
	ld.shared.u32 	%r1183, [%rd9238];
	shl.b32 	%r1184, %r1183, 2;
	cvt.u64.u32 	%rd9239, %r1184;
	and.b64  	%rd9240, %rd9239, 1020;
	add.s64 	%rd9241, %rd8519, %rd9240;
	ld.shared.u32 	%r1185, [%rd9241];
	shr.u32 	%r1186, %r500, 14;
	cvt.u64.u32 	%rd9242, %r1186;
	and.b64  	%rd9243, %rd9242, 1020;
	add.s64 	%rd9244, %rd8381, %rd9243;
	ld.shared.u32 	%r1187, [%rd9244];
	shl.b32 	%r1188, %r1187, 2;
	cvt.u64.u32 	%rd9245, %r1188;
	and.b64  	%rd9246, %rd9245, 1020;
	add.s64 	%rd9247, %rd8526, %rd9246;
	ld.shared.u32 	%r1189, [%rd9247];
	shr.u32 	%r1190, %r500, 6;
	cvt.u64.u32 	%rd9248, %r1190;
	and.b64  	%rd9249, %rd9248, 1020;
	add.s64 	%rd9250, %rd8381, %rd9249;
	ld.shared.u32 	%r1191, [%rd9250];
	shl.b32 	%r1192, %r1191, 2;
	cvt.u64.u32 	%rd9251, %r1192;
	and.b64  	%rd9252, %rd9251, 1020;
	add.s64 	%rd9253, %rd8533, %rd9252;
	ld.shared.u32 	%r1193, [%rd9253];
	shl.b32 	%r1194, %r500, 2;
	cvt.u64.u32 	%rd9254, %r1194;
	and.b64  	%rd9255, %rd9254, 1020;
	add.s64 	%rd9256, %rd8381, %rd9255;
	ld.shared.u32 	%r1195, [%rd9256];
	shl.b32 	%r1196, %r1195, 2;
	cvt.u64.u32 	%rd9257, %r1196;
	and.b64  	%rd9258, %rd9257, 1020;
	add.s64 	%rd9259, %rd8540, %rd9258;
	ld.shared.u32 	%r1197, [%rd9259];
	shl.b32 	%r1198, %r516, 2;
	cvt.u64.u32 	%rd9260, %r1198;
	and.b64  	%rd9261, %rd9260, 1020;
	add.s64 	%rd9262, %rd8519, %rd9261;
	ld.shared.u32 	%r1199, [%rd9262];
	add.s64 	%rd9263, %rd8381, %rd8417;
	ld.shared.u32 	%r1200, [%rd9263];
	shl.b32 	%r1201, %r1200, 2;
	cvt.u64.u32 	%rd9264, %r1201;
	and.b64  	%rd9265, %rd9264, 1020;
	add.s64 	%rd9266, %rd8526, %rd9265;
	ld.shared.u32 	%r1202, [%rd9266];
	add.s64 	%rd9267, %rd8381, %rd8420;
	ld.shared.u32 	%r1203, [%rd9267];
	shl.b32 	%r1204, %r1203, 2;
	cvt.u64.u32 	%rd9268, %r1204;
	and.b64  	%rd9269, %rd9268, 1020;
	add.s64 	%rd9270, %rd8533, %rd9269;
	ld.shared.u32 	%r1205, [%rd9270];
	add.s64 	%rd9271, %rd8381, %rd8423;
	ld.shared.u32 	%r1206, [%rd9271];
	shl.b32 	%r1207, %r1206, 2;
	cvt.u64.u32 	%rd9272, %r1207;
	and.b64  	%rd9273, %rd9272, 1020;
	add.s64 	%rd9274, %rd8540, %rd9273;
	ld.shared.u32 	%r1208, [%rd9274];
	shr.u32 	%r1209, %r467, 24;
	mul.wide.u32 	%rd9275, %r1209, 4;
	add.s64 	%rd9276, %rd8381, %rd9275;
	ld.shared.u32 	%r1210, [%rd9276];
	shl.b32 	%r1211, %r1210, 2;
	cvt.u64.u32 	%rd9277, %r1211;
	and.b64  	%rd9278, %rd9277, 1020;
	add.s64 	%rd9279, %rd8519, %rd9278;
	ld.shared.u32 	%r1212, [%rd9279];
	shr.u32 	%r1213, %r471, 14;
	cvt.u64.u32 	%rd9280, %r1213;
	and.b64  	%rd9281, %rd9280, 1020;
	add.s64 	%rd9282, %rd8381, %rd9281;
	ld.shared.u32 	%r1214, [%rd9282];
	shl.b32 	%r1215, %r1214, 2;
	cvt.u64.u32 	%rd9283, %r1215;
	and.b64  	%rd9284, %rd9283, 1020;
	add.s64 	%rd9285, %rd8526, %rd9284;
	ld.shared.u32 	%r1216, [%rd9285];
	shr.u32 	%r1217, %r475, 6;
	cvt.u64.u32 	%rd9286, %r1217;
	and.b64  	%rd9287, %rd9286, 1020;
	add.s64 	%rd9288, %rd8381, %rd9287;
	ld.shared.u32 	%r1218, [%rd9288];
	shl.b32 	%r1219, %r1218, 2;
	cvt.u64.u32 	%rd9289, %r1219;
	and.b64  	%rd9290, %rd9289, 1020;
	add.s64 	%rd9291, %rd8533, %rd9290;
	ld.shared.u32 	%r1220, [%rd9291];
	shl.b32 	%r1221, %r479, 2;
	cvt.u64.u32 	%rd9292, %r1221;
	and.b64  	%rd9293, %rd9292, 1020;
	add.s64 	%rd9294, %rd8381, %rd9293;
	ld.shared.u32 	%r1222, [%rd9294];
	shl.b32 	%r1223, %r1222, 2;
	cvt.u64.u32 	%rd9295, %r1223;
	and.b64  	%rd9296, %rd9295, 1020;
	add.s64 	%rd9297, %rd8540, %rd9296;
	ld.shared.u32 	%r1224, [%rd9297];
	shr.u32 	%r1225, %r480, 24;
	mul.wide.u32 	%rd9298, %r1225, 4;
	add.s64 	%rd9299, %rd8381, %rd9298;
	ld.shared.u32 	%r1226, [%rd9299];
	shl.b32 	%r1227, %r1226, 2;
	cvt.u64.u32 	%rd9300, %r1227;
	and.b64  	%rd9301, %rd9300, 1020;
	add.s64 	%rd9302, %rd8519, %rd9301;
	ld.shared.u32 	%r1228, [%rd9302];
	shr.u32 	%r1229, %r480, 14;
	cvt.u64.u32 	%rd9303, %r1229;
	and.b64  	%rd9304, %rd9303, 1020;
	add.s64 	%rd9305, %rd8381, %rd9304;
	ld.shared.u32 	%r1230, [%rd9305];
	shl.b32 	%r1231, %r1230, 2;
	cvt.u64.u32 	%rd9306, %r1231;
	and.b64  	%rd9307, %rd9306, 1020;
	add.s64 	%rd9308, %rd8526, %rd9307;
	ld.shared.u32 	%r1232, [%rd9308];
	shr.u32 	%r1233, %r480, 6;
	cvt.u64.u32 	%rd9309, %r1233;
	and.b64  	%rd9310, %rd9309, 1020;
	add.s64 	%rd9311, %rd8381, %rd9310;
	ld.shared.u32 	%r1234, [%rd9311];
	shl.b32 	%r1235, %r1234, 2;
	cvt.u64.u32 	%rd9312, %r1235;
	and.b64  	%rd9313, %rd9312, 1020;
	add.s64 	%rd9314, %rd8533, %rd9313;
	ld.shared.u32 	%r1236, [%rd9314];
	shl.b32 	%r1237, %r480, 2;
	cvt.u64.u32 	%rd9315, %r1237;
	and.b64  	%rd9316, %rd9315, 1020;
	add.s64 	%rd9317, %rd8381, %rd9316;
	ld.shared.u32 	%r1238, [%rd9317];
	shl.b32 	%r1239, %r1238, 2;
	cvt.u64.u32 	%rd9318, %r1239;
	and.b64  	%rd9319, %rd9318, 1020;
	add.s64 	%rd9320, %rd8540, %rd9319;
	ld.shared.u32 	%r1240, [%rd9320];
	shr.u32 	%r1241, %r481, 24;
	mul.wide.u32 	%rd9321, %r1241, 4;
	add.s64 	%rd9322, %rd8381, %rd9321;
	ld.shared.u32 	%r1242, [%rd9322];
	shl.b32 	%r1243, %r1242, 2;
	cvt.u64.u32 	%rd9323, %r1243;
	and.b64  	%rd9324, %rd9323, 1020;
	add.s64 	%rd9325, %rd8519, %rd9324;
	ld.shared.u32 	%r1244, [%rd9325];
	shr.u32 	%r1245, %r481, 14;
	cvt.u64.u32 	%rd9326, %r1245;
	and.b64  	%rd9327, %rd9326, 1020;
	add.s64 	%rd9328, %rd8381, %rd9327;
	ld.shared.u32 	%r1246, [%rd9328];
	shl.b32 	%r1247, %r1246, 2;
	cvt.u64.u32 	%rd9329, %r1247;
	and.b64  	%rd9330, %rd9329, 1020;
	add.s64 	%rd9331, %rd8526, %rd9330;
	ld.shared.u32 	%r1248, [%rd9331];
	shr.u32 	%r1249, %r481, 6;
	cvt.u64.u32 	%rd9332, %r1249;
	and.b64  	%rd9333, %rd9332, 1020;
	add.s64 	%rd9334, %rd8381, %rd9333;
	ld.shared.u32 	%r1250, [%rd9334];
	shl.b32 	%r1251, %r1250, 2;
	cvt.u64.u32 	%rd9335, %r1251;
	and.b64  	%rd9336, %rd9335, 1020;
	add.s64 	%rd9337, %rd8533, %rd9336;
	ld.shared.u32 	%r1252, [%rd9337];
	shl.b32 	%r1253, %r481, 2;
	cvt.u64.u32 	%rd9338, %r1253;
	and.b64  	%rd9339, %rd9338, 1020;
	add.s64 	%rd9340, %rd8381, %rd9339;
	ld.shared.u32 	%r1254, [%rd9340];
	shl.b32 	%r1255, %r1254, 2;
	cvt.u64.u32 	%rd9341, %r1255;
	and.b64  	%rd9342, %rd9341, 1020;
	add.s64 	%rd9343, %rd8540, %rd9342;
	ld.shared.u32 	%r1256, [%rd9343];
	add.s64 	%rd9344, %rd8381, %rd8405;
	ld.shared.u32 	%r1257, [%rd9344];
	shl.b32 	%r1258, %r1257, 2;
	cvt.u64.u32 	%rd9345, %r1258;
	and.b64  	%rd9346, %rd9345, 1020;
	add.s64 	%rd9347, %rd8519, %rd9346;
	ld.shared.u32 	%r1259, [%rd9347];
	add.s64 	%rd9348, %rd8381, %rd8408;
	ld.shared.u32 	%r1260, [%rd9348];
	shl.b32 	%r1261, %r1260, 2;
	cvt.u64.u32 	%rd9349, %r1261;
	and.b64  	%rd9350, %rd9349, 1020;
	add.s64 	%rd9351, %rd8526, %rd9350;
	ld.shared.u32 	%r1262, [%rd9351];
	add.s64 	%rd9352, %rd8381, %rd8411;
	ld.shared.u32 	%r1263, [%rd9352];
	shl.b32 	%r1264, %r1263, 2;
	cvt.u64.u32 	%rd9353, %r1264;
	and.b64  	%rd9354, %rd9353, 1020;
	add.s64 	%rd9355, %rd8533, %rd9354;
	ld.shared.u32 	%r1265, [%rd9355];
	shl.b32 	%r1266, %r496, 2;
	cvt.u64.u32 	%rd9356, %r1266;
	and.b64  	%rd9357, %rd9356, 1020;
	add.s64 	%rd9358, %rd8540, %rd9357;
	ld.shared.u32 	%r1267, [%rd9358];
	shr.u32 	%r1268, %r447, 24;
	mul.wide.u32 	%rd9359, %r1268, 4;
	add.s64 	%rd9360, %rd8381, %rd9359;
	ld.shared.u32 	%r1269, [%rd9360];
	shl.b32 	%r1270, %r1269, 2;
	cvt.u64.u32 	%rd9361, %r1270;
	and.b64  	%rd9362, %rd9361, 1020;
	add.s64 	%rd9363, %rd8519, %rd9362;
	ld.shared.u32 	%r1271, [%rd9363];
	shr.u32 	%r1272, %r451, 14;
	cvt.u64.u32 	%rd9364, %r1272;
	and.b64  	%rd9365, %rd9364, 1020;
	add.s64 	%rd9366, %rd8381, %rd9365;
	ld.shared.u32 	%r1273, [%rd9366];
	shl.b32 	%r1274, %r1273, 2;
	cvt.u64.u32 	%rd9367, %r1274;
	and.b64  	%rd9368, %rd9367, 1020;
	add.s64 	%rd9369, %rd8526, %rd9368;
	ld.shared.u32 	%r1275, [%rd9369];
	shr.u32 	%r1276, %r455, 6;
	cvt.u64.u32 	%rd9370, %r1276;
	and.b64  	%rd9371, %rd9370, 1020;
	add.s64 	%rd9372, %rd8381, %rd9371;
	ld.shared.u32 	%r1277, [%rd9372];
	shl.b32 	%r1278, %r1277, 2;
	cvt.u64.u32 	%rd9373, %r1278;
	and.b64  	%rd9374, %rd9373, 1020;
	add.s64 	%rd9375, %rd8533, %rd9374;
	ld.shared.u32 	%r1279, [%rd9375];
	shl.b32 	%r1280, %r459, 2;
	cvt.u64.u32 	%rd9376, %r1280;
	and.b64  	%rd9377, %rd9376, 1020;
	add.s64 	%rd9378, %rd8381, %rd9377;
	ld.shared.u32 	%r1281, [%rd9378];
	shl.b32 	%r1282, %r1281, 2;
	cvt.u64.u32 	%rd9379, %r1282;
	and.b64  	%rd9380, %rd9379, 1020;
	add.s64 	%rd9381, %rd8540, %rd9380;
	ld.shared.u32 	%r1283, [%rd9381];
	shr.u32 	%r1284, %r460, 24;
	mul.wide.u32 	%rd9382, %r1284, 4;
	add.s64 	%rd9383, %rd8381, %rd9382;
	ld.shared.u32 	%r1285, [%rd9383];
	shl.b32 	%r1286, %r1285, 2;
	cvt.u64.u32 	%rd9384, %r1286;
	and.b64  	%rd9385, %rd9384, 1020;
	add.s64 	%rd9386, %rd8519, %rd9385;
	ld.shared.u32 	%r1287, [%rd9386];
	shr.u32 	%r1288, %r460, 14;
	cvt.u64.u32 	%rd9387, %r1288;
	and.b64  	%rd9388, %rd9387, 1020;
	add.s64 	%rd9389, %rd8381, %rd9388;
	ld.shared.u32 	%r1289, [%rd9389];
	shl.b32 	%r1290, %r1289, 2;
	cvt.u64.u32 	%rd9390, %r1290;
	and.b64  	%rd9391, %rd9390, 1020;
	add.s64 	%rd9392, %rd8526, %rd9391;
	ld.shared.u32 	%r1291, [%rd9392];
	shr.u32 	%r1292, %r460, 6;
	cvt.u64.u32 	%rd9393, %r1292;
	and.b64  	%rd9394, %rd9393, 1020;
	add.s64 	%rd9395, %rd8381, %rd9394;
	ld.shared.u32 	%r1293, [%rd9395];
	shl.b32 	%r1294, %r1293, 2;
	cvt.u64.u32 	%rd9396, %r1294;
	and.b64  	%rd9397, %rd9396, 1020;
	add.s64 	%rd9398, %rd8533, %rd9397;
	ld.shared.u32 	%r1295, [%rd9398];
	shl.b32 	%r1296, %r460, 2;
	cvt.u64.u32 	%rd9399, %r1296;
	and.b64  	%rd9400, %rd9399, 1020;
	add.s64 	%rd9401, %rd8381, %rd9400;
	ld.shared.u32 	%r1297, [%rd9401];
	shl.b32 	%r1298, %r1297, 2;
	cvt.u64.u32 	%rd9402, %r1298;
	and.b64  	%rd9403, %rd9402, 1020;
	add.s64 	%rd9404, %rd8540, %rd9403;
	ld.shared.u32 	%r1299, [%rd9404];
	shr.u32 	%r1300, %r461, 24;
	mul.wide.u32 	%rd9405, %r1300, 4;
	add.s64 	%rd9406, %rd8381, %rd9405;
	ld.shared.u32 	%r1301, [%rd9406];
	shl.b32 	%r1302, %r1301, 2;
	cvt.u64.u32 	%rd9407, %r1302;
	and.b64  	%rd9408, %rd9407, 1020;
	add.s64 	%rd9409, %rd8519, %rd9408;
	ld.shared.u32 	%r1303, [%rd9409];
	shr.u32 	%r1304, %r461, 14;
	cvt.u64.u32 	%rd9410, %r1304;
	and.b64  	%rd9411, %rd9410, 1020;
	add.s64 	%rd9412, %rd8381, %rd9411;
	ld.shared.u32 	%r1305, [%rd9412];
	shl.b32 	%r1306, %r1305, 2;
	cvt.u64.u32 	%rd9413, %r1306;
	and.b64  	%rd9414, %rd9413, 1020;
	add.s64 	%rd9415, %rd8526, %rd9414;
	ld.shared.u32 	%r1307, [%rd9415];
	shr.u32 	%r1308, %r461, 6;
	cvt.u64.u32 	%rd9416, %r1308;
	and.b64  	%rd9417, %rd9416, 1020;
	add.s64 	%rd9418, %rd8381, %rd9417;
	ld.shared.u32 	%r1309, [%rd9418];
	shl.b32 	%r1310, %r1309, 2;
	cvt.u64.u32 	%rd9419, %r1310;
	and.b64  	%rd9420, %rd9419, 1020;
	add.s64 	%rd9421, %rd8533, %rd9420;
	ld.shared.u32 	%r1311, [%rd9421];
	shl.b32 	%r1312, %r461, 2;
	cvt.u64.u32 	%rd9422, %r1312;
	and.b64  	%rd9423, %rd9422, 1020;
	add.s64 	%rd9424, %rd8381, %rd9423;
	ld.shared.u32 	%r1313, [%rd9424];
	shl.b32 	%r1314, %r1313, 2;
	cvt.u64.u32 	%rd9425, %r1314;
	and.b64  	%rd9426, %rd9425, 1020;
	add.s64 	%rd9427, %rd8540, %rd9426;
	ld.shared.u32 	%r1315, [%rd9427];
	shl.b32 	%r1316, %r477, 2;
	cvt.u64.u32 	%rd9428, %r1316;
	and.b64  	%rd9429, %rd9428, 1020;
	add.s64 	%rd9430, %rd8519, %rd9429;
	ld.shared.u32 	%r1317, [%rd9430];
	add.s64 	%rd9431, %rd8381, %rd8395;
	ld.shared.u32 	%r1318, [%rd9431];
	shl.b32 	%r1319, %r1318, 2;
	cvt.u64.u32 	%rd9432, %r1319;
	and.b64  	%rd9433, %rd9432, 1020;
	add.s64 	%rd9434, %rd8526, %rd9433;
	ld.shared.u32 	%r1320, [%rd9434];
	add.s64 	%rd9435, %rd8381, %rd8398;
	ld.shared.u32 	%r1321, [%rd9435];
	shl.b32 	%r1322, %r1321, 2;
	cvt.u64.u32 	%rd9436, %r1322;
	and.b64  	%rd9437, %rd9436, 1020;
	add.s64 	%rd9438, %rd8533, %rd9437;
	ld.shared.u32 	%r1323, [%rd9438];
	add.s64 	%rd9439, %rd8381, %rd8401;
	ld.shared.u32 	%r1324, [%rd9439];
	shl.b32 	%r1325, %r1324, 2;
	cvt.u64.u32 	%rd9440, %r1325;
	and.b64  	%rd9441, %rd9440, 1020;
	add.s64 	%rd9442, %rd8540, %rd9441;
	ld.shared.u32 	%r1326, [%rd9442];
	shr.u32 	%r1327, %r428, 24;
	mul.wide.u32 	%rd9443, %r1327, 4;
	add.s64 	%rd9444, %rd8381, %rd9443;
	ld.shared.u32 	%r1328, [%rd9444];
	shl.b32 	%r1329, %r1328, 2;
	cvt.u64.u32 	%rd9445, %r1329;
	and.b64  	%rd9446, %rd9445, 1020;
	add.s64 	%rd9447, %rd8519, %rd9446;
	ld.shared.u32 	%r1330, [%rd9447];
	shr.u32 	%r1331, %r432, 14;
	cvt.u64.u32 	%rd9448, %r1331;
	and.b64  	%rd9449, %rd9448, 1020;
	add.s64 	%rd9450, %rd8381, %rd9449;
	ld.shared.u32 	%r1332, [%rd9450];
	shl.b32 	%r1333, %r1332, 2;
	cvt.u64.u32 	%rd9451, %r1333;
	and.b64  	%rd9452, %rd9451, 1020;
	add.s64 	%rd9453, %rd8526, %rd9452;
	ld.shared.u32 	%r1334, [%rd9453];
	shr.u32 	%r1335, %r436, 6;
	cvt.u64.u32 	%rd9454, %r1335;
	and.b64  	%rd9455, %rd9454, 1020;
	add.s64 	%rd9456, %rd8381, %rd9455;
	ld.shared.u32 	%r1336, [%rd9456];
	shl.b32 	%r1337, %r1336, 2;
	cvt.u64.u32 	%rd9457, %r1337;
	and.b64  	%rd9458, %rd9457, 1020;
	add.s64 	%rd9459, %rd8533, %rd9458;
	ld.shared.u32 	%r1338, [%rd9459];
	shl.b32 	%r1339, %r440, 2;
	cvt.u64.u32 	%rd9460, %r1339;
	and.b64  	%rd9461, %rd9460, 1020;
	add.s64 	%rd9462, %rd8381, %rd9461;
	ld.shared.u32 	%r1340, [%rd9462];
	shl.b32 	%r1341, %r1340, 2;
	cvt.u64.u32 	%rd9463, %r1341;
	and.b64  	%rd9464, %rd9463, 1020;
	add.s64 	%rd9465, %rd8540, %rd9464;
	ld.shared.u32 	%r1342, [%rd9465];
	shr.u32 	%r1343, %r441, 24;
	mul.wide.u32 	%rd9466, %r1343, 4;
	add.s64 	%rd9467, %rd8381, %rd9466;
	ld.shared.u32 	%r1344, [%rd9467];
	shl.b32 	%r1345, %r1344, 2;
	cvt.u64.u32 	%rd9468, %r1345;
	and.b64  	%rd9469, %rd9468, 1020;
	add.s64 	%rd9470, %rd8519, %rd9469;
	ld.shared.u32 	%r1346, [%rd9470];
	shr.u32 	%r1347, %r441, 14;
	cvt.u64.u32 	%rd9471, %r1347;
	and.b64  	%rd9472, %rd9471, 1020;
	add.s64 	%rd9473, %rd8381, %rd9472;
	ld.shared.u32 	%r1348, [%rd9473];
	shl.b32 	%r1349, %r1348, 2;
	cvt.u64.u32 	%rd9474, %r1349;
	and.b64  	%rd9475, %rd9474, 1020;
	add.s64 	%rd9476, %rd8526, %rd9475;
	ld.shared.u32 	%r1350, [%rd9476];
	shr.u32 	%r1351, %r441, 6;
	cvt.u64.u32 	%rd9477, %r1351;
	and.b64  	%rd9478, %rd9477, 1020;
	add.s64 	%rd9479, %rd8381, %rd9478;
	ld.shared.u32 	%r1352, [%rd9479];
	shl.b32 	%r1353, %r1352, 2;
	cvt.u64.u32 	%rd9480, %r1353;
	and.b64  	%rd9481, %rd9480, 1020;
	add.s64 	%rd9482, %rd8533, %rd9481;
	ld.shared.u32 	%r1354, [%rd9482];
	shl.b32 	%r1355, %r441, 2;
	cvt.u64.u32 	%rd9483, %r1355;
	and.b64  	%rd9484, %rd9483, 1020;
	add.s64 	%rd9485, %rd8381, %rd9484;
	ld.shared.u32 	%r1356, [%rd9485];
	shl.b32 	%r1357, %r1356, 2;
	cvt.u64.u32 	%rd9486, %r1357;
	and.b64  	%rd9487, %rd9486, 1020;
	add.s64 	%rd9488, %rd8540, %rd9487;
	ld.shared.u32 	%r1358, [%rd9488];
	shr.u32 	%r1359, %r442, 24;
	mul.wide.u32 	%rd9489, %r1359, 4;
	add.s64 	%rd9490, %rd8381, %rd9489;
	ld.shared.u32 	%r1360, [%rd9490];
	shl.b32 	%r1361, %r1360, 2;
	cvt.u64.u32 	%rd9491, %r1361;
	and.b64  	%rd9492, %rd9491, 1020;
	add.s64 	%rd9493, %rd8519, %rd9492;
	ld.shared.u32 	%r1362, [%rd9493];
	shr.u32 	%r1363, %r442, 14;
	cvt.u64.u32 	%rd9494, %r1363;
	and.b64  	%rd9495, %rd9494, 1020;
	add.s64 	%rd9496, %rd8381, %rd9495;
	ld.shared.u32 	%r1364, [%rd9496];
	shl.b32 	%r1365, %r1364, 2;
	cvt.u64.u32 	%rd9497, %r1365;
	and.b64  	%rd9498, %rd9497, 1020;
	add.s64 	%rd9499, %rd8526, %rd9498;
	ld.shared.u32 	%r1366, [%rd9499];
	shr.u32 	%r1367, %r442, 6;
	cvt.u64.u32 	%rd9500, %r1367;
	and.b64  	%rd9501, %rd9500, 1020;
	add.s64 	%rd9502, %rd8381, %rd9501;
	ld.shared.u32 	%r1368, [%rd9502];
	shl.b32 	%r1369, %r1368, 2;
	cvt.u64.u32 	%rd9503, %r1369;
	and.b64  	%rd9504, %rd9503, 1020;
	add.s64 	%rd9505, %rd8533, %rd9504;
	ld.shared.u32 	%r1370, [%rd9505];
	shl.b32 	%r1371, %r442, 2;
	cvt.u64.u32 	%rd9506, %r1371;
	and.b64  	%rd9507, %rd9506, 1020;
	add.s64 	%rd9508, %rd8381, %rd9507;
	ld.shared.u32 	%r1372, [%rd9508];
	shl.b32 	%r1373, %r1372, 2;
	cvt.u64.u32 	%rd9509, %r1373;
	and.b64  	%rd9510, %rd9509, 1020;
	add.s64 	%rd9511, %rd8540, %rd9510;
	ld.shared.u32 	%r1374, [%rd9511];
	add.s64 	%rd9512, %rd8381, %rd8383;
	ld.shared.u32 	%r1375, [%rd9512];
	shl.b32 	%r1376, %r1375, 2;
	cvt.u64.u32 	%rd9513, %r1376;
	and.b64  	%rd9514, %rd9513, 1020;
	add.s64 	%rd9515, %rd8519, %rd9514;
	ld.shared.u32 	%r1377, [%rd9515];
	add.s64 	%rd9516, %rd8381, %rd8386;
	ld.shared.u32 	%r1378, [%rd9516];
	shl.b32 	%r1379, %r1378, 2;
	cvt.u64.u32 	%rd9517, %r1379;
	and.b64  	%rd9518, %rd9517, 1020;
	add.s64 	%rd9519, %rd8526, %rd9518;
	ld.shared.u32 	%r1380, [%rd9519];
	add.s64 	%rd9520, %rd8381, %rd8389;
	ld.shared.u32 	%r1381, [%rd9520];
	shl.b32 	%r1382, %r1381, 2;
	cvt.u64.u32 	%rd9521, %r1382;
	and.b64  	%rd9522, %rd9521, 1020;
	add.s64 	%rd9523, %rd8533, %rd9522;
	ld.shared.u32 	%r1383, [%rd9523];
	shl.b32 	%r1384, %r457, 2;
	cvt.u64.u32 	%rd9524, %r1384;
	and.b64  	%rd9525, %rd9524, 1020;
	add.s64 	%rd9526, %rd8540, %rd9525;
	ld.shared.u32 	%r1385, [%rd9526];
	shr.u32 	%r1386, %r381, 24;
	mul.wide.u32 	%rd9527, %r1386, 4;
	add.s64 	%rd9528, %rd8381, %rd9527;
	ld.shared.u32 	%r1387, [%rd9528];
	shl.b32 	%r1388, %r1387, 2;
	cvt.u64.u32 	%rd9529, %r1388;
	and.b64  	%rd9530, %rd9529, 1020;
	add.s64 	%rd9531, %rd8519, %rd9530;
	ld.shared.u32 	%r1389, [%rd9531];
	shr.u32 	%r1390, %r381, 14;
	cvt.u64.u32 	%rd9532, %r1390;
	and.b64  	%rd9533, %rd9532, 1020;
	add.s64 	%rd9534, %rd8381, %rd9533;
	ld.shared.u32 	%r1391, [%rd9534];
	shl.b32 	%r1392, %r1391, 2;
	cvt.u64.u32 	%rd9535, %r1392;
	and.b64  	%rd9536, %rd9535, 1020;
	add.s64 	%rd9537, %rd8526, %rd9536;
	ld.shared.u32 	%r1393, [%rd9537];
	shr.u32 	%r1394, %r381, 6;
	cvt.u64.u32 	%rd9538, %r1394;
	and.b64  	%rd9539, %rd9538, 1020;
	add.s64 	%rd9540, %rd8381, %rd9539;
	ld.shared.u32 	%r1395, [%rd9540];
	shl.b32 	%r1396, %r1395, 2;
	cvt.u64.u32 	%rd9541, %r1396;
	and.b64  	%rd9542, %rd9541, 1020;
	add.s64 	%rd9543, %rd8533, %rd9542;
	ld.shared.u32 	%r1397, [%rd9543];
	shl.b32 	%r1398, %r381, 2;
	cvt.u64.u32 	%rd9544, %r1398;
	and.b64  	%rd9545, %rd9544, 1020;
	add.s64 	%rd9546, %rd8381, %rd9545;
	ld.shared.u32 	%r1399, [%rd9546];
	shl.b32 	%r1400, %r1399, 2;
	cvt.u64.u32 	%rd9547, %r1400;
	and.b64  	%rd9548, %rd9547, 1020;
	add.s64 	%rd9549, %rd8540, %rd9548;
	ld.shared.u32 	%r1401, [%rd9549];
	shr.u32 	%r1402, %r383, 24;
	mul.wide.u32 	%rd9550, %r1402, 4;
	add.s64 	%rd9551, %rd8381, %rd9550;
	ld.shared.u32 	%r1403, [%rd9551];
	shl.b32 	%r1404, %r1403, 2;
	cvt.u64.u32 	%rd9552, %r1404;
	and.b64  	%rd9553, %rd9552, 1020;
	add.s64 	%rd9554, %rd8519, %rd9553;
	ld.shared.u32 	%r1405, [%rd9554];
	shr.u32 	%r1406, %r383, 14;
	cvt.u64.u32 	%rd9555, %r1406;
	and.b64  	%rd9556, %rd9555, 1020;
	add.s64 	%rd9557, %rd8381, %rd9556;
	ld.shared.u32 	%r1407, [%rd9557];
	shl.b32 	%r1408, %r1407, 2;
	cvt.u64.u32 	%rd9558, %r1408;
	and.b64  	%rd9559, %rd9558, 1020;
	add.s64 	%rd9560, %rd8526, %rd9559;
	ld.shared.u32 	%r1409, [%rd9560];
	shr.u32 	%r1410, %r383, 6;
	cvt.u64.u32 	%rd9561, %r1410;
	and.b64  	%rd9562, %rd9561, 1020;
	add.s64 	%rd9563, %rd8381, %rd9562;
	ld.shared.u32 	%r1411, [%rd9563];
	shl.b32 	%r1412, %r1411, 2;
	cvt.u64.u32 	%rd9564, %r1412;
	and.b64  	%rd9565, %rd9564, 1020;
	add.s64 	%rd9566, %rd8533, %rd9565;
	ld.shared.u32 	%r1413, [%rd9566];
	shl.b32 	%r1414, %r383, 2;
	cvt.u64.u32 	%rd9567, %r1414;
	and.b64  	%rd9568, %rd9567, 1020;
	add.s64 	%rd9569, %rd8381, %rd9568;
	ld.shared.u32 	%r1415, [%rd9569];
	shl.b32 	%r1416, %r1415, 2;
	cvt.u64.u32 	%rd9570, %r1416;
	and.b64  	%rd9571, %rd9570, 1020;
	add.s64 	%rd9572, %rd8540, %rd9571;
	ld.shared.u32 	%r1417, [%rd9572];
	shr.u32 	%r1418, %r385, 24;
	mul.wide.u32 	%rd9573, %r1418, 4;
	add.s64 	%rd9574, %rd8381, %rd9573;
	ld.shared.u32 	%r1419, [%rd9574];
	shl.b32 	%r1420, %r1419, 2;
	cvt.u64.u32 	%rd9575, %r1420;
	and.b64  	%rd9576, %rd9575, 1020;
	add.s64 	%rd9577, %rd8519, %rd9576;
	ld.shared.u32 	%r1421, [%rd9577];
	shr.u32 	%r1422, %r385, 14;
	cvt.u64.u32 	%rd9578, %r1422;
	and.b64  	%rd9579, %rd9578, 1020;
	add.s64 	%rd9580, %rd8381, %rd9579;
	ld.shared.u32 	%r1423, [%rd9580];
	shl.b32 	%r1424, %r1423, 2;
	cvt.u64.u32 	%rd9581, %r1424;
	and.b64  	%rd9582, %rd9581, 1020;
	add.s64 	%rd9583, %rd8526, %rd9582;
	ld.shared.u32 	%r1425, [%rd9583];
	shr.u32 	%r1426, %r385, 6;
	cvt.u64.u32 	%rd9584, %r1426;
	and.b64  	%rd9585, %rd9584, 1020;
	add.s64 	%rd9586, %rd8381, %rd9585;
	ld.shared.u32 	%r1427, [%rd9586];
	shl.b32 	%r1428, %r1427, 2;
	cvt.u64.u32 	%rd9587, %r1428;
	and.b64  	%rd9588, %rd9587, 1020;
	add.s64 	%rd9589, %rd8533, %rd9588;
	ld.shared.u32 	%r1429, [%rd9589];
	shl.b32 	%r1430, %r385, 2;
	cvt.u64.u32 	%rd9590, %r1430;
	and.b64  	%rd9591, %rd9590, 1020;
	add.s64 	%rd9592, %rd8381, %rd9591;
	ld.shared.u32 	%r1431, [%rd9592];
	shl.b32 	%r1432, %r1431, 2;
	cvt.u64.u32 	%rd9593, %r1432;
	and.b64  	%rd9594, %rd9593, 1020;
	add.s64 	%rd9595, %rd8540, %rd9594;
	ld.shared.u32 	%r1433, [%rd9595];
	shl.b32 	%r1434, %r438, 2;
	cvt.u64.u32 	%rd9596, %r1434;
	and.b64  	%rd9597, %rd9596, 1020;
	add.s64 	%rd9598, %rd8519, %rd9597;
	ld.shared.u32 	%r1435, [%rd9598];
	add.s64 	%rd9599, %rd8381, %rd8369;
	ld.shared.u32 	%r1436, [%rd9599];
	shl.b32 	%r1437, %r1436, 2;
	cvt.u64.u32 	%rd9600, %r1437;
	and.b64  	%rd9601, %rd9600, 1020;
	add.s64 	%rd9602, %rd8526, %rd9601;
	ld.shared.u32 	%r1438, [%rd9602];
	add.s64 	%rd9603, %rd8381, %rd8373;
	ld.shared.u32 	%r1439, [%rd9603];
	shl.b32 	%r1440, %r1439, 2;
	cvt.u64.u32 	%rd9604, %r1440;
	and.b64  	%rd9605, %rd9604, 1020;
	add.s64 	%rd9606, %rd8533, %rd9605;
	ld.shared.u32 	%r1441, [%rd9606];
	add.s64 	%rd9607, %rd8381, %rd8377;
	ld.shared.u32 	%r1442, [%rd9607];
	shl.b32 	%r1443, %r1442, 2;
	cvt.u64.u32 	%rd9608, %r1443;
	and.b64  	%rd9609, %rd9608, 1020;
	add.s64 	%rd9610, %rd8540, %rd9609;
	ld.shared.u32 	%r1444, [%rd9610];
	ld.global.u32 	%r1445, [%rd16631+16];
	ld.global.u32 	%r1446, [%rd16631+32];
	add.s32 	%r1447, %r1445, %r1446;
	mul.wide.u32 	%rd9611, %r1447, 48;
	add.s64 	%rd9612, %rd16590, %rd9611;
	ld.global.u32 	%r390, [%rd9612];
	ld.global.u32 	%r392, [%rd9612+4];
	ld.global.u32 	%r394, [%rd9612+8];
	ld.global.u32 	%r396, [%rd9612+12];
	// begin inline asm
	prmt.b32 %r389, %r390, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r391, %r392, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r393, %r394, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r395, %r396, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r397, %r389, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r399, %r391, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r401, %r393, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r403, %r395, 0, 0x0123;
	// end inline asm
	xor.b32  	%r1448, %r397, %r674;
	xor.b32  	%r1449, %r399, %r675;
	xor.b32  	%r1450, %r676, %r401;
	xor.b32  	%r1451, %r677, %r403;
	shr.u32 	%r1452, %r1448, 24;
	mul.wide.u32 	%rd9613, %r1452, 4;
	add.s64 	%rd9614, %rd8519, %rd9613;
	shr.u32 	%r1453, %r1451, 14;
	cvt.u64.u32 	%rd9615, %r1453;
	and.b64  	%rd9616, %rd9615, 1020;
	add.s64 	%rd9617, %rd8526, %rd9616;
	shr.u32 	%r1454, %r1450, 6;
	cvt.u64.u32 	%rd9618, %r1454;
	and.b64  	%rd9619, %rd9618, 1020;
	add.s64 	%rd9620, %rd8533, %rd9619;
	shl.b32 	%r1455, %r1449, 2;
	cvt.u64.u32 	%rd9621, %r1455;
	and.b64  	%rd9622, %rd9621, 1020;
	add.s64 	%rd9623, %rd8540, %rd9622;
	xor.b32  	%r1456, %r685, %r681;
	xor.b32  	%r1457, %r1456, %r689;
	xor.b32  	%r1458, %r1457, %r693;
	ld.shared.u32 	%r1459, [%rd9614];
	xor.b32  	%r1460, %r1458, %r1459;
	ld.shared.u32 	%r1461, [%rd9617];
	xor.b32  	%r1462, %r1460, %r1461;
	ld.shared.u32 	%r1463, [%rd9620];
	xor.b32  	%r1464, %r1462, %r1463;
	ld.shared.u32 	%r1465, [%rd9623];
	xor.b32  	%r1466, %r1464, %r1465;
	shr.u32 	%r1467, %r1449, 24;
	mul.wide.u32 	%rd9624, %r1467, 4;
	add.s64 	%rd9625, %rd8519, %rd9624;
	shr.u32 	%r1468, %r1448, 14;
	cvt.u64.u32 	%rd9626, %r1468;
	and.b64  	%rd9627, %rd9626, 1020;
	add.s64 	%rd9628, %rd8526, %rd9627;
	shr.u32 	%r1469, %r1451, 6;
	cvt.u64.u32 	%rd9629, %r1469;
	and.b64  	%rd9630, %rd9629, 1020;
	add.s64 	%rd9631, %rd8533, %rd9630;
	shl.b32 	%r1470, %r1450, 2;
	cvt.u64.u32 	%rd9632, %r1470;
	and.b64  	%rd9633, %rd9632, 1020;
	add.s64 	%rd9634, %rd8540, %rd9633;
	xor.b32  	%r1471, %r701, %r697;
	xor.b32  	%r1472, %r1471, %r705;
	xor.b32  	%r1473, %r1472, %r709;
	ld.shared.u32 	%r1474, [%rd9625];
	xor.b32  	%r1475, %r1473, %r1474;
	ld.shared.u32 	%r1476, [%rd9628];
	xor.b32  	%r1477, %r1475, %r1476;
	ld.shared.u32 	%r1478, [%rd9631];
	xor.b32  	%r1479, %r1477, %r1478;
	ld.shared.u32 	%r1480, [%rd9634];
	xor.b32  	%r1481, %r1479, %r1480;
	shr.u32 	%r1482, %r1450, 24;
	mul.wide.u32 	%rd9635, %r1482, 4;
	add.s64 	%rd9636, %rd8519, %rd9635;
	shr.u32 	%r1483, %r1449, 14;
	cvt.u64.u32 	%rd9637, %r1483;
	and.b64  	%rd9638, %rd9637, 1020;
	add.s64 	%rd9639, %rd8526, %rd9638;
	shr.u32 	%r1484, %r1448, 6;
	cvt.u64.u32 	%rd9640, %r1484;
	and.b64  	%rd9641, %rd9640, 1020;
	add.s64 	%rd9642, %rd8533, %rd9641;
	shl.b32 	%r1485, %r1451, 2;
	cvt.u64.u32 	%rd9643, %r1485;
	and.b64  	%rd9644, %rd9643, 1020;
	add.s64 	%rd9645, %rd8540, %rd9644;
	xor.b32  	%r1486, %r717, %r713;
	xor.b32  	%r1487, %r1486, %r721;
	xor.b32  	%r1488, %r1487, %r725;
	ld.shared.u32 	%r1489, [%rd9636];
	xor.b32  	%r1490, %r1488, %r1489;
	ld.shared.u32 	%r1491, [%rd9639];
	xor.b32  	%r1492, %r1490, %r1491;
	ld.shared.u32 	%r1493, [%rd9642];
	xor.b32  	%r1494, %r1492, %r1493;
	ld.shared.u32 	%r1495, [%rd9645];
	xor.b32  	%r1496, %r1494, %r1495;
	shr.u32 	%r1497, %r1451, 24;
	mul.wide.u32 	%rd9646, %r1497, 4;
	add.s64 	%rd9647, %rd8519, %rd9646;
	shr.u32 	%r1498, %r1450, 14;
	cvt.u64.u32 	%rd9648, %r1498;
	and.b64  	%rd9649, %rd9648, 1020;
	add.s64 	%rd9650, %rd8526, %rd9649;
	shr.u32 	%r1499, %r1449, 6;
	cvt.u64.u32 	%rd9651, %r1499;
	and.b64  	%rd9652, %rd9651, 1020;
	add.s64 	%rd9653, %rd8533, %rd9652;
	shl.b32 	%r1500, %r1448, 2;
	cvt.u64.u32 	%rd9654, %r1500;
	and.b64  	%rd9655, %rd9654, 1020;
	add.s64 	%rd9656, %rd8540, %rd9655;
	xor.b32  	%r1501, %r730, %r727;
	xor.b32  	%r1502, %r1501, %r733;
	xor.b32  	%r1503, %r1502, %r736;
	ld.shared.u32 	%r1504, [%rd9647];
	xor.b32  	%r1505, %r1503, %r1504;
	ld.shared.u32 	%r1506, [%rd9650];
	xor.b32  	%r1507, %r1505, %r1506;
	ld.shared.u32 	%r1508, [%rd9653];
	xor.b32  	%r1509, %r1507, %r1508;
	ld.shared.u32 	%r1510, [%rd9656];
	xor.b32  	%r1511, %r1509, %r1510;
	shr.u32 	%r1512, %r1466, 24;
	mul.wide.u32 	%rd9657, %r1512, 4;
	add.s64 	%rd9658, %rd8519, %rd9657;
	shr.u32 	%r1513, %r1511, 14;
	cvt.u64.u32 	%rd9659, %r1513;
	and.b64  	%rd9660, %rd9659, 1020;
	add.s64 	%rd9661, %rd8526, %rd9660;
	shr.u32 	%r1514, %r1496, 6;
	cvt.u64.u32 	%rd9662, %r1514;
	and.b64  	%rd9663, %rd9662, 1020;
	add.s64 	%rd9664, %rd8533, %rd9663;
	shl.b32 	%r1515, %r1481, 2;
	cvt.u64.u32 	%rd9665, %r1515;
	and.b64  	%rd9666, %rd9665, 1020;
	add.s64 	%rd9667, %rd8540, %rd9666;
	xor.b32  	%r1516, %r744, %r740;
	xor.b32  	%r1517, %r1516, %r748;
	xor.b32  	%r1518, %r1517, %r752;
	ld.shared.u32 	%r1519, [%rd9658];
	xor.b32  	%r1520, %r1518, %r1519;
	ld.shared.u32 	%r1521, [%rd9661];
	xor.b32  	%r1522, %r1520, %r1521;
	ld.shared.u32 	%r1523, [%rd9664];
	xor.b32  	%r1524, %r1522, %r1523;
	ld.shared.u32 	%r1525, [%rd9667];
	xor.b32  	%r1526, %r1524, %r1525;
	shr.u32 	%r1527, %r1481, 24;
	mul.wide.u32 	%rd9668, %r1527, 4;
	add.s64 	%rd9669, %rd8519, %rd9668;
	shr.u32 	%r1528, %r1466, 14;
	cvt.u64.u32 	%rd9670, %r1528;
	and.b64  	%rd9671, %rd9670, 1020;
	add.s64 	%rd9672, %rd8526, %rd9671;
	shr.u32 	%r1529, %r1511, 6;
	cvt.u64.u32 	%rd9673, %r1529;
	and.b64  	%rd9674, %rd9673, 1020;
	add.s64 	%rd9675, %rd8533, %rd9674;
	shl.b32 	%r1530, %r1496, 2;
	cvt.u64.u32 	%rd9676, %r1530;
	and.b64  	%rd9677, %rd9676, 1020;
	add.s64 	%rd9678, %rd8540, %rd9677;
	xor.b32  	%r1531, %r760, %r756;
	xor.b32  	%r1532, %r1531, %r764;
	xor.b32  	%r1533, %r1532, %r768;
	ld.shared.u32 	%r1534, [%rd9669];
	xor.b32  	%r1535, %r1533, %r1534;
	ld.shared.u32 	%r1536, [%rd9672];
	xor.b32  	%r1537, %r1535, %r1536;
	ld.shared.u32 	%r1538, [%rd9675];
	xor.b32  	%r1539, %r1537, %r1538;
	ld.shared.u32 	%r1540, [%rd9678];
	xor.b32  	%r1541, %r1539, %r1540;
	shr.u32 	%r1542, %r1496, 24;
	mul.wide.u32 	%rd9679, %r1542, 4;
	add.s64 	%rd9680, %rd8519, %rd9679;
	shr.u32 	%r1543, %r1481, 14;
	cvt.u64.u32 	%rd9681, %r1543;
	and.b64  	%rd9682, %rd9681, 1020;
	add.s64 	%rd9683, %rd8526, %rd9682;
	shr.u32 	%r1544, %r1466, 6;
	cvt.u64.u32 	%rd9684, %r1544;
	and.b64  	%rd9685, %rd9684, 1020;
	add.s64 	%rd9686, %rd8533, %rd9685;
	shl.b32 	%r1545, %r1511, 2;
	cvt.u64.u32 	%rd9687, %r1545;
	and.b64  	%rd9688, %rd9687, 1020;
	add.s64 	%rd9689, %rd8540, %rd9688;
	xor.b32  	%r1546, %r776, %r772;
	xor.b32  	%r1547, %r1546, %r780;
	xor.b32  	%r1548, %r1547, %r784;
	ld.shared.u32 	%r1549, [%rd9680];
	xor.b32  	%r1550, %r1548, %r1549;
	ld.shared.u32 	%r1551, [%rd9683];
	xor.b32  	%r1552, %r1550, %r1551;
	ld.shared.u32 	%r1553, [%rd9686];
	xor.b32  	%r1554, %r1552, %r1553;
	ld.shared.u32 	%r1555, [%rd9689];
	xor.b32  	%r1556, %r1554, %r1555;
	shr.u32 	%r1557, %r1511, 24;
	mul.wide.u32 	%rd9690, %r1557, 4;
	add.s64 	%rd9691, %rd8519, %rd9690;
	shr.u32 	%r1558, %r1496, 14;
	cvt.u64.u32 	%rd9692, %r1558;
	and.b64  	%rd9693, %rd9692, 1020;
	add.s64 	%rd9694, %rd8526, %rd9693;
	shr.u32 	%r1559, %r1481, 6;
	cvt.u64.u32 	%rd9695, %r1559;
	and.b64  	%rd9696, %rd9695, 1020;
	add.s64 	%rd9697, %rd8533, %rd9696;
	shl.b32 	%r1560, %r1466, 2;
	cvt.u64.u32 	%rd9698, %r1560;
	and.b64  	%rd9699, %rd9698, 1020;
	add.s64 	%rd9700, %rd8540, %rd9699;
	xor.b32  	%r1561, %r790, %r787;
	xor.b32  	%r1562, %r1561, %r793;
	xor.b32  	%r1563, %r1562, %r795;
	ld.shared.u32 	%r1564, [%rd9691];
	xor.b32  	%r1565, %r1563, %r1564;
	ld.shared.u32 	%r1566, [%rd9694];
	xor.b32  	%r1567, %r1565, %r1566;
	ld.shared.u32 	%r1568, [%rd9697];
	xor.b32  	%r1569, %r1567, %r1568;
	ld.shared.u32 	%r1570, [%rd9700];
	xor.b32  	%r1571, %r1569, %r1570;
	shr.u32 	%r1572, %r1526, 24;
	mul.wide.u32 	%rd9701, %r1572, 4;
	add.s64 	%rd9702, %rd8519, %rd9701;
	shr.u32 	%r1573, %r1571, 14;
	cvt.u64.u32 	%rd9703, %r1573;
	and.b64  	%rd9704, %rd9703, 1020;
	add.s64 	%rd9705, %rd8526, %rd9704;
	shr.u32 	%r1574, %r1556, 6;
	cvt.u64.u32 	%rd9706, %r1574;
	and.b64  	%rd9707, %rd9706, 1020;
	add.s64 	%rd9708, %rd8533, %rd9707;
	shl.b32 	%r1575, %r1541, 2;
	cvt.u64.u32 	%rd9709, %r1575;
	and.b64  	%rd9710, %rd9709, 1020;
	add.s64 	%rd9711, %rd8540, %rd9710;
	xor.b32  	%r1576, %r803, %r799;
	xor.b32  	%r1577, %r1576, %r807;
	xor.b32  	%r1578, %r1577, %r811;
	ld.shared.u32 	%r1579, [%rd9702];
	xor.b32  	%r1580, %r1578, %r1579;
	ld.shared.u32 	%r1581, [%rd9705];
	xor.b32  	%r1582, %r1580, %r1581;
	ld.shared.u32 	%r1583, [%rd9708];
	xor.b32  	%r1584, %r1582, %r1583;
	ld.shared.u32 	%r1585, [%rd9711];
	xor.b32  	%r1586, %r1584, %r1585;
	shr.u32 	%r1587, %r1541, 24;
	mul.wide.u32 	%rd9712, %r1587, 4;
	add.s64 	%rd9713, %rd8519, %rd9712;
	shr.u32 	%r1588, %r1526, 14;
	cvt.u64.u32 	%rd9714, %r1588;
	and.b64  	%rd9715, %rd9714, 1020;
	add.s64 	%rd9716, %rd8526, %rd9715;
	shr.u32 	%r1589, %r1571, 6;
	cvt.u64.u32 	%rd9717, %r1589;
	and.b64  	%rd9718, %rd9717, 1020;
	add.s64 	%rd9719, %rd8533, %rd9718;
	shl.b32 	%r1590, %r1556, 2;
	cvt.u64.u32 	%rd9720, %r1590;
	and.b64  	%rd9721, %rd9720, 1020;
	add.s64 	%rd9722, %rd8540, %rd9721;
	xor.b32  	%r1591, %r819, %r815;
	xor.b32  	%r1592, %r1591, %r823;
	xor.b32  	%r1593, %r1592, %r827;
	ld.shared.u32 	%r1594, [%rd9713];
	xor.b32  	%r1595, %r1593, %r1594;
	ld.shared.u32 	%r1596, [%rd9716];
	xor.b32  	%r1597, %r1595, %r1596;
	ld.shared.u32 	%r1598, [%rd9719];
	xor.b32  	%r1599, %r1597, %r1598;
	ld.shared.u32 	%r1600, [%rd9722];
	xor.b32  	%r1601, %r1599, %r1600;
	shr.u32 	%r1602, %r1556, 24;
	mul.wide.u32 	%rd9723, %r1602, 4;
	add.s64 	%rd9724, %rd8519, %rd9723;
	shr.u32 	%r1603, %r1541, 14;
	cvt.u64.u32 	%rd9725, %r1603;
	and.b64  	%rd9726, %rd9725, 1020;
	add.s64 	%rd9727, %rd8526, %rd9726;
	shr.u32 	%r1604, %r1526, 6;
	cvt.u64.u32 	%rd9728, %r1604;
	and.b64  	%rd9729, %rd9728, 1020;
	add.s64 	%rd9730, %rd8533, %rd9729;
	shl.b32 	%r1605, %r1571, 2;
	cvt.u64.u32 	%rd9731, %r1605;
	and.b64  	%rd9732, %rd9731, 1020;
	add.s64 	%rd9733, %rd8540, %rd9732;
	xor.b32  	%r1606, %r835, %r831;
	xor.b32  	%r1607, %r1606, %r839;
	xor.b32  	%r1608, %r1607, %r843;
	ld.shared.u32 	%r1609, [%rd9724];
	xor.b32  	%r1610, %r1608, %r1609;
	ld.shared.u32 	%r1611, [%rd9727];
	xor.b32  	%r1612, %r1610, %r1611;
	ld.shared.u32 	%r1613, [%rd9730];
	xor.b32  	%r1614, %r1612, %r1613;
	ld.shared.u32 	%r1615, [%rd9733];
	xor.b32  	%r1616, %r1614, %r1615;
	shr.u32 	%r1617, %r1571, 24;
	mul.wide.u32 	%rd9734, %r1617, 4;
	add.s64 	%rd9735, %rd8519, %rd9734;
	shr.u32 	%r1618, %r1556, 14;
	cvt.u64.u32 	%rd9736, %r1618;
	and.b64  	%rd9737, %rd9736, 1020;
	add.s64 	%rd9738, %rd8526, %rd9737;
	shr.u32 	%r1619, %r1541, 6;
	cvt.u64.u32 	%rd9739, %r1619;
	and.b64  	%rd9740, %rd9739, 1020;
	add.s64 	%rd9741, %rd8533, %rd9740;
	shl.b32 	%r1620, %r1526, 2;
	cvt.u64.u32 	%rd9742, %r1620;
	and.b64  	%rd9743, %rd9742, 1020;
	add.s64 	%rd9744, %rd8540, %rd9743;
	xor.b32  	%r1621, %r848, %r845;
	xor.b32  	%r1622, %r1621, %r851;
	xor.b32  	%r1623, %r1622, %r854;
	ld.shared.u32 	%r1624, [%rd9735];
	xor.b32  	%r1625, %r1623, %r1624;
	ld.shared.u32 	%r1626, [%rd9738];
	xor.b32  	%r1627, %r1625, %r1626;
	ld.shared.u32 	%r1628, [%rd9741];
	xor.b32  	%r1629, %r1627, %r1628;
	ld.shared.u32 	%r1630, [%rd9744];
	xor.b32  	%r1631, %r1629, %r1630;
	shr.u32 	%r1632, %r1586, 24;
	mul.wide.u32 	%rd9745, %r1632, 4;
	add.s64 	%rd9746, %rd8519, %rd9745;
	shr.u32 	%r1633, %r1631, 14;
	cvt.u64.u32 	%rd9747, %r1633;
	and.b64  	%rd9748, %rd9747, 1020;
	add.s64 	%rd9749, %rd8526, %rd9748;
	shr.u32 	%r1634, %r1616, 6;
	cvt.u64.u32 	%rd9750, %r1634;
	and.b64  	%rd9751, %rd9750, 1020;
	add.s64 	%rd9752, %rd8533, %rd9751;
	shl.b32 	%r1635, %r1601, 2;
	cvt.u64.u32 	%rd9753, %r1635;
	and.b64  	%rd9754, %rd9753, 1020;
	add.s64 	%rd9755, %rd8540, %rd9754;
	xor.b32  	%r1636, %r862, %r858;
	xor.b32  	%r1637, %r1636, %r866;
	xor.b32  	%r1638, %r1637, %r870;
	ld.shared.u32 	%r1639, [%rd9746];
	xor.b32  	%r1640, %r1638, %r1639;
	ld.shared.u32 	%r1641, [%rd9749];
	xor.b32  	%r1642, %r1640, %r1641;
	ld.shared.u32 	%r1643, [%rd9752];
	xor.b32  	%r1644, %r1642, %r1643;
	ld.shared.u32 	%r1645, [%rd9755];
	xor.b32  	%r1646, %r1644, %r1645;
	shr.u32 	%r1647, %r1601, 24;
	mul.wide.u32 	%rd9756, %r1647, 4;
	add.s64 	%rd9757, %rd8519, %rd9756;
	shr.u32 	%r1648, %r1586, 14;
	cvt.u64.u32 	%rd9758, %r1648;
	and.b64  	%rd9759, %rd9758, 1020;
	add.s64 	%rd9760, %rd8526, %rd9759;
	shr.u32 	%r1649, %r1631, 6;
	cvt.u64.u32 	%rd9761, %r1649;
	and.b64  	%rd9762, %rd9761, 1020;
	add.s64 	%rd9763, %rd8533, %rd9762;
	shl.b32 	%r1650, %r1616, 2;
	cvt.u64.u32 	%rd9764, %r1650;
	and.b64  	%rd9765, %rd9764, 1020;
	add.s64 	%rd9766, %rd8540, %rd9765;
	xor.b32  	%r1651, %r878, %r874;
	xor.b32  	%r1652, %r1651, %r882;
	xor.b32  	%r1653, %r1652, %r886;
	ld.shared.u32 	%r1654, [%rd9757];
	xor.b32  	%r1655, %r1653, %r1654;
	ld.shared.u32 	%r1656, [%rd9760];
	xor.b32  	%r1657, %r1655, %r1656;
	ld.shared.u32 	%r1658, [%rd9763];
	xor.b32  	%r1659, %r1657, %r1658;
	ld.shared.u32 	%r1660, [%rd9766];
	xor.b32  	%r1661, %r1659, %r1660;
	shr.u32 	%r1662, %r1616, 24;
	mul.wide.u32 	%rd9767, %r1662, 4;
	add.s64 	%rd9768, %rd8519, %rd9767;
	shr.u32 	%r1663, %r1601, 14;
	cvt.u64.u32 	%rd9769, %r1663;
	and.b64  	%rd9770, %rd9769, 1020;
	add.s64 	%rd9771, %rd8526, %rd9770;
	shr.u32 	%r1664, %r1586, 6;
	cvt.u64.u32 	%rd9772, %r1664;
	and.b64  	%rd9773, %rd9772, 1020;
	add.s64 	%rd9774, %rd8533, %rd9773;
	shl.b32 	%r1665, %r1631, 2;
	cvt.u64.u32 	%rd9775, %r1665;
	and.b64  	%rd9776, %rd9775, 1020;
	add.s64 	%rd9777, %rd8540, %rd9776;
	xor.b32  	%r1666, %r894, %r890;
	xor.b32  	%r1667, %r1666, %r898;
	xor.b32  	%r1668, %r1667, %r902;
	ld.shared.u32 	%r1669, [%rd9768];
	xor.b32  	%r1670, %r1668, %r1669;
	ld.shared.u32 	%r1671, [%rd9771];
	xor.b32  	%r1672, %r1670, %r1671;
	ld.shared.u32 	%r1673, [%rd9774];
	xor.b32  	%r1674, %r1672, %r1673;
	ld.shared.u32 	%r1675, [%rd9777];
	xor.b32  	%r1676, %r1674, %r1675;
	shr.u32 	%r1677, %r1631, 24;
	mul.wide.u32 	%rd9778, %r1677, 4;
	add.s64 	%rd9779, %rd8519, %rd9778;
	shr.u32 	%r1678, %r1616, 14;
	cvt.u64.u32 	%rd9780, %r1678;
	and.b64  	%rd9781, %rd9780, 1020;
	add.s64 	%rd9782, %rd8526, %rd9781;
	shr.u32 	%r1679, %r1601, 6;
	cvt.u64.u32 	%rd9783, %r1679;
	and.b64  	%rd9784, %rd9783, 1020;
	add.s64 	%rd9785, %rd8533, %rd9784;
	shl.b32 	%r1680, %r1586, 2;
	cvt.u64.u32 	%rd9786, %r1680;
	and.b64  	%rd9787, %rd9786, 1020;
	add.s64 	%rd9788, %rd8540, %rd9787;
	xor.b32  	%r1681, %r908, %r905;
	xor.b32  	%r1682, %r1681, %r911;
	xor.b32  	%r1683, %r1682, %r913;
	ld.shared.u32 	%r1684, [%rd9779];
	xor.b32  	%r1685, %r1683, %r1684;
	ld.shared.u32 	%r1686, [%rd9782];
	xor.b32  	%r1687, %r1685, %r1686;
	ld.shared.u32 	%r1688, [%rd9785];
	xor.b32  	%r1689, %r1687, %r1688;
	ld.shared.u32 	%r1690, [%rd9788];
	xor.b32  	%r1691, %r1689, %r1690;
	shr.u32 	%r1692, %r1646, 24;
	mul.wide.u32 	%rd9789, %r1692, 4;
	add.s64 	%rd9790, %rd8519, %rd9789;
	shr.u32 	%r1693, %r1691, 14;
	cvt.u64.u32 	%rd9791, %r1693;
	and.b64  	%rd9792, %rd9791, 1020;
	add.s64 	%rd9793, %rd8526, %rd9792;
	shr.u32 	%r1694, %r1676, 6;
	cvt.u64.u32 	%rd9794, %r1694;
	and.b64  	%rd9795, %rd9794, 1020;
	add.s64 	%rd9796, %rd8533, %rd9795;
	shl.b32 	%r1695, %r1661, 2;
	cvt.u64.u32 	%rd9797, %r1695;
	and.b64  	%rd9798, %rd9797, 1020;
	add.s64 	%rd9799, %rd8540, %rd9798;
	xor.b32  	%r1696, %r921, %r917;
	xor.b32  	%r1697, %r1696, %r925;
	xor.b32  	%r1698, %r1697, %r929;
	ld.shared.u32 	%r1699, [%rd9790];
	xor.b32  	%r1700, %r1698, %r1699;
	ld.shared.u32 	%r1701, [%rd9793];
	xor.b32  	%r1702, %r1700, %r1701;
	ld.shared.u32 	%r1703, [%rd9796];
	xor.b32  	%r1704, %r1702, %r1703;
	ld.shared.u32 	%r1705, [%rd9799];
	xor.b32  	%r1706, %r1704, %r1705;
	shr.u32 	%r1707, %r1661, 24;
	mul.wide.u32 	%rd9800, %r1707, 4;
	add.s64 	%rd9801, %rd8519, %rd9800;
	shr.u32 	%r1708, %r1646, 14;
	cvt.u64.u32 	%rd9802, %r1708;
	and.b64  	%rd9803, %rd9802, 1020;
	add.s64 	%rd9804, %rd8526, %rd9803;
	shr.u32 	%r1709, %r1691, 6;
	cvt.u64.u32 	%rd9805, %r1709;
	and.b64  	%rd9806, %rd9805, 1020;
	add.s64 	%rd9807, %rd8533, %rd9806;
	shl.b32 	%r1710, %r1676, 2;
	cvt.u64.u32 	%rd9808, %r1710;
	and.b64  	%rd9809, %rd9808, 1020;
	add.s64 	%rd9810, %rd8540, %rd9809;
	xor.b32  	%r1711, %r937, %r933;
	xor.b32  	%r1712, %r1711, %r941;
	xor.b32  	%r1713, %r1712, %r945;
	ld.shared.u32 	%r1714, [%rd9801];
	xor.b32  	%r1715, %r1713, %r1714;
	ld.shared.u32 	%r1716, [%rd9804];
	xor.b32  	%r1717, %r1715, %r1716;
	ld.shared.u32 	%r1718, [%rd9807];
	xor.b32  	%r1719, %r1717, %r1718;
	ld.shared.u32 	%r1720, [%rd9810];
	xor.b32  	%r1721, %r1719, %r1720;
	shr.u32 	%r1722, %r1676, 24;
	mul.wide.u32 	%rd9811, %r1722, 4;
	add.s64 	%rd9812, %rd8519, %rd9811;
	shr.u32 	%r1723, %r1661, 14;
	cvt.u64.u32 	%rd9813, %r1723;
	and.b64  	%rd9814, %rd9813, 1020;
	add.s64 	%rd9815, %rd8526, %rd9814;
	shr.u32 	%r1724, %r1646, 6;
	cvt.u64.u32 	%rd9816, %r1724;
	and.b64  	%rd9817, %rd9816, 1020;
	add.s64 	%rd9818, %rd8533, %rd9817;
	shl.b32 	%r1725, %r1691, 2;
	cvt.u64.u32 	%rd9819, %r1725;
	and.b64  	%rd9820, %rd9819, 1020;
	add.s64 	%rd9821, %rd8540, %rd9820;
	xor.b32  	%r1726, %r953, %r949;
	xor.b32  	%r1727, %r1726, %r957;
	xor.b32  	%r1728, %r1727, %r961;
	ld.shared.u32 	%r1729, [%rd9812];
	xor.b32  	%r1730, %r1728, %r1729;
	ld.shared.u32 	%r1731, [%rd9815];
	xor.b32  	%r1732, %r1730, %r1731;
	ld.shared.u32 	%r1733, [%rd9818];
	xor.b32  	%r1734, %r1732, %r1733;
	ld.shared.u32 	%r1735, [%rd9821];
	xor.b32  	%r1736, %r1734, %r1735;
	shr.u32 	%r1737, %r1691, 24;
	mul.wide.u32 	%rd9822, %r1737, 4;
	add.s64 	%rd9823, %rd8519, %rd9822;
	shr.u32 	%r1738, %r1676, 14;
	cvt.u64.u32 	%rd9824, %r1738;
	and.b64  	%rd9825, %rd9824, 1020;
	add.s64 	%rd9826, %rd8526, %rd9825;
	shr.u32 	%r1739, %r1661, 6;
	cvt.u64.u32 	%rd9827, %r1739;
	and.b64  	%rd9828, %rd9827, 1020;
	add.s64 	%rd9829, %rd8533, %rd9828;
	shl.b32 	%r1740, %r1646, 2;
	cvt.u64.u32 	%rd9830, %r1740;
	and.b64  	%rd9831, %rd9830, 1020;
	add.s64 	%rd9832, %rd8540, %rd9831;
	xor.b32  	%r1741, %r966, %r963;
	xor.b32  	%r1742, %r1741, %r969;
	xor.b32  	%r1743, %r1742, %r972;
	ld.shared.u32 	%r1744, [%rd9823];
	xor.b32  	%r1745, %r1743, %r1744;
	ld.shared.u32 	%r1746, [%rd9826];
	xor.b32  	%r1747, %r1745, %r1746;
	ld.shared.u32 	%r1748, [%rd9829];
	xor.b32  	%r1749, %r1747, %r1748;
	ld.shared.u32 	%r1750, [%rd9832];
	xor.b32  	%r1751, %r1749, %r1750;
	shr.u32 	%r1752, %r1706, 24;
	mul.wide.u32 	%rd9833, %r1752, 4;
	add.s64 	%rd9834, %rd8519, %rd9833;
	shr.u32 	%r1753, %r1751, 14;
	cvt.u64.u32 	%rd9835, %r1753;
	and.b64  	%rd9836, %rd9835, 1020;
	add.s64 	%rd9837, %rd8526, %rd9836;
	shr.u32 	%r1754, %r1736, 6;
	cvt.u64.u32 	%rd9838, %r1754;
	and.b64  	%rd9839, %rd9838, 1020;
	add.s64 	%rd9840, %rd8533, %rd9839;
	shl.b32 	%r1755, %r1721, 2;
	cvt.u64.u32 	%rd9841, %r1755;
	and.b64  	%rd9842, %rd9841, 1020;
	add.s64 	%rd9843, %rd8540, %rd9842;
	xor.b32  	%r1756, %r980, %r976;
	xor.b32  	%r1757, %r1756, %r984;
	xor.b32  	%r1758, %r1757, %r988;
	ld.shared.u32 	%r1759, [%rd9834];
	xor.b32  	%r1760, %r1758, %r1759;
	ld.shared.u32 	%r1761, [%rd9837];
	xor.b32  	%r1762, %r1760, %r1761;
	ld.shared.u32 	%r1763, [%rd9840];
	xor.b32  	%r1764, %r1762, %r1763;
	ld.shared.u32 	%r1765, [%rd9843];
	xor.b32  	%r1766, %r1764, %r1765;
	shr.u32 	%r1767, %r1721, 24;
	mul.wide.u32 	%rd9844, %r1767, 4;
	add.s64 	%rd9845, %rd8519, %rd9844;
	shr.u32 	%r1768, %r1706, 14;
	cvt.u64.u32 	%rd9846, %r1768;
	and.b64  	%rd9847, %rd9846, 1020;
	add.s64 	%rd9848, %rd8526, %rd9847;
	shr.u32 	%r1769, %r1751, 6;
	cvt.u64.u32 	%rd9849, %r1769;
	and.b64  	%rd9850, %rd9849, 1020;
	add.s64 	%rd9851, %rd8533, %rd9850;
	shl.b32 	%r1770, %r1736, 2;
	cvt.u64.u32 	%rd9852, %r1770;
	and.b64  	%rd9853, %rd9852, 1020;
	add.s64 	%rd9854, %rd8540, %rd9853;
	xor.b32  	%r1771, %r996, %r992;
	xor.b32  	%r1772, %r1771, %r1000;
	xor.b32  	%r1773, %r1772, %r1004;
	ld.shared.u32 	%r1774, [%rd9845];
	xor.b32  	%r1775, %r1773, %r1774;
	ld.shared.u32 	%r1776, [%rd9848];
	xor.b32  	%r1777, %r1775, %r1776;
	ld.shared.u32 	%r1778, [%rd9851];
	xor.b32  	%r1779, %r1777, %r1778;
	ld.shared.u32 	%r1780, [%rd9854];
	xor.b32  	%r1781, %r1779, %r1780;
	shr.u32 	%r1782, %r1736, 24;
	mul.wide.u32 	%rd9855, %r1782, 4;
	add.s64 	%rd9856, %rd8519, %rd9855;
	shr.u32 	%r1783, %r1721, 14;
	cvt.u64.u32 	%rd9857, %r1783;
	and.b64  	%rd9858, %rd9857, 1020;
	add.s64 	%rd9859, %rd8526, %rd9858;
	shr.u32 	%r1784, %r1706, 6;
	cvt.u64.u32 	%rd9860, %r1784;
	and.b64  	%rd9861, %rd9860, 1020;
	add.s64 	%rd9862, %rd8533, %rd9861;
	shl.b32 	%r1785, %r1751, 2;
	cvt.u64.u32 	%rd9863, %r1785;
	and.b64  	%rd9864, %rd9863, 1020;
	add.s64 	%rd9865, %rd8540, %rd9864;
	xor.b32  	%r1786, %r1012, %r1008;
	xor.b32  	%r1787, %r1786, %r1016;
	xor.b32  	%r1788, %r1787, %r1020;
	ld.shared.u32 	%r1789, [%rd9856];
	xor.b32  	%r1790, %r1788, %r1789;
	ld.shared.u32 	%r1791, [%rd9859];
	xor.b32  	%r1792, %r1790, %r1791;
	ld.shared.u32 	%r1793, [%rd9862];
	xor.b32  	%r1794, %r1792, %r1793;
	ld.shared.u32 	%r1795, [%rd9865];
	xor.b32  	%r1796, %r1794, %r1795;
	shr.u32 	%r1797, %r1751, 24;
	mul.wide.u32 	%rd9866, %r1797, 4;
	add.s64 	%rd9867, %rd8519, %rd9866;
	shr.u32 	%r1798, %r1736, 14;
	cvt.u64.u32 	%rd9868, %r1798;
	and.b64  	%rd9869, %rd9868, 1020;
	add.s64 	%rd9870, %rd8526, %rd9869;
	shr.u32 	%r1799, %r1721, 6;
	cvt.u64.u32 	%rd9871, %r1799;
	and.b64  	%rd9872, %rd9871, 1020;
	add.s64 	%rd9873, %rd8533, %rd9872;
	shl.b32 	%r1800, %r1706, 2;
	cvt.u64.u32 	%rd9874, %r1800;
	and.b64  	%rd9875, %rd9874, 1020;
	add.s64 	%rd9876, %rd8540, %rd9875;
	xor.b32  	%r1801, %r1026, %r1023;
	xor.b32  	%r1802, %r1801, %r1029;
	xor.b32  	%r1803, %r1802, %r1031;
	ld.shared.u32 	%r1804, [%rd9867];
	xor.b32  	%r1805, %r1803, %r1804;
	ld.shared.u32 	%r1806, [%rd9870];
	xor.b32  	%r1807, %r1805, %r1806;
	ld.shared.u32 	%r1808, [%rd9873];
	xor.b32  	%r1809, %r1807, %r1808;
	ld.shared.u32 	%r1810, [%rd9876];
	xor.b32  	%r1811, %r1809, %r1810;
	shr.u32 	%r1812, %r1766, 24;
	mul.wide.u32 	%rd9877, %r1812, 4;
	add.s64 	%rd9878, %rd8519, %rd9877;
	shr.u32 	%r1813, %r1811, 14;
	cvt.u64.u32 	%rd9879, %r1813;
	and.b64  	%rd9880, %rd9879, 1020;
	add.s64 	%rd9881, %rd8526, %rd9880;
	shr.u32 	%r1814, %r1796, 6;
	cvt.u64.u32 	%rd9882, %r1814;
	and.b64  	%rd9883, %rd9882, 1020;
	add.s64 	%rd9884, %rd8533, %rd9883;
	shl.b32 	%r1815, %r1781, 2;
	cvt.u64.u32 	%rd9885, %r1815;
	and.b64  	%rd9886, %rd9885, 1020;
	add.s64 	%rd9887, %rd8540, %rd9886;
	xor.b32  	%r1816, %r1039, %r1035;
	xor.b32  	%r1817, %r1816, %r1043;
	xor.b32  	%r1818, %r1817, %r1047;
	ld.shared.u32 	%r1819, [%rd9878];
	xor.b32  	%r1820, %r1818, %r1819;
	ld.shared.u32 	%r1821, [%rd9881];
	xor.b32  	%r1822, %r1820, %r1821;
	ld.shared.u32 	%r1823, [%rd9884];
	xor.b32  	%r1824, %r1822, %r1823;
	ld.shared.u32 	%r1825, [%rd9887];
	xor.b32  	%r1826, %r1824, %r1825;
	shr.u32 	%r1827, %r1781, 24;
	mul.wide.u32 	%rd9888, %r1827, 4;
	add.s64 	%rd9889, %rd8519, %rd9888;
	shr.u32 	%r1828, %r1766, 14;
	cvt.u64.u32 	%rd9890, %r1828;
	and.b64  	%rd9891, %rd9890, 1020;
	add.s64 	%rd9892, %rd8526, %rd9891;
	shr.u32 	%r1829, %r1811, 6;
	cvt.u64.u32 	%rd9893, %r1829;
	and.b64  	%rd9894, %rd9893, 1020;
	add.s64 	%rd9895, %rd8533, %rd9894;
	shl.b32 	%r1830, %r1796, 2;
	cvt.u64.u32 	%rd9896, %r1830;
	and.b64  	%rd9897, %rd9896, 1020;
	add.s64 	%rd9898, %rd8540, %rd9897;
	xor.b32  	%r1831, %r1055, %r1051;
	xor.b32  	%r1832, %r1831, %r1059;
	xor.b32  	%r1833, %r1832, %r1063;
	ld.shared.u32 	%r1834, [%rd9889];
	xor.b32  	%r1835, %r1833, %r1834;
	ld.shared.u32 	%r1836, [%rd9892];
	xor.b32  	%r1837, %r1835, %r1836;
	ld.shared.u32 	%r1838, [%rd9895];
	xor.b32  	%r1839, %r1837, %r1838;
	ld.shared.u32 	%r1840, [%rd9898];
	xor.b32  	%r1841, %r1839, %r1840;
	shr.u32 	%r1842, %r1796, 24;
	mul.wide.u32 	%rd9899, %r1842, 4;
	add.s64 	%rd9900, %rd8519, %rd9899;
	shr.u32 	%r1843, %r1781, 14;
	cvt.u64.u32 	%rd9901, %r1843;
	and.b64  	%rd9902, %rd9901, 1020;
	add.s64 	%rd9903, %rd8526, %rd9902;
	shr.u32 	%r1844, %r1766, 6;
	cvt.u64.u32 	%rd9904, %r1844;
	and.b64  	%rd9905, %rd9904, 1020;
	add.s64 	%rd9906, %rd8533, %rd9905;
	shl.b32 	%r1845, %r1811, 2;
	cvt.u64.u32 	%rd9907, %r1845;
	and.b64  	%rd9908, %rd9907, 1020;
	add.s64 	%rd9909, %rd8540, %rd9908;
	xor.b32  	%r1846, %r1071, %r1067;
	xor.b32  	%r1847, %r1846, %r1075;
	xor.b32  	%r1848, %r1847, %r1079;
	ld.shared.u32 	%r1849, [%rd9900];
	xor.b32  	%r1850, %r1848, %r1849;
	ld.shared.u32 	%r1851, [%rd9903];
	xor.b32  	%r1852, %r1850, %r1851;
	ld.shared.u32 	%r1853, [%rd9906];
	xor.b32  	%r1854, %r1852, %r1853;
	ld.shared.u32 	%r1855, [%rd9909];
	xor.b32  	%r1856, %r1854, %r1855;
	shr.u32 	%r1857, %r1811, 24;
	mul.wide.u32 	%rd9910, %r1857, 4;
	add.s64 	%rd9911, %rd8519, %rd9910;
	shr.u32 	%r1858, %r1796, 14;
	cvt.u64.u32 	%rd9912, %r1858;
	and.b64  	%rd9913, %rd9912, 1020;
	add.s64 	%rd9914, %rd8526, %rd9913;
	shr.u32 	%r1859, %r1781, 6;
	cvt.u64.u32 	%rd9915, %r1859;
	and.b64  	%rd9916, %rd9915, 1020;
	add.s64 	%rd9917, %rd8533, %rd9916;
	shl.b32 	%r1860, %r1766, 2;
	cvt.u64.u32 	%rd9918, %r1860;
	and.b64  	%rd9919, %rd9918, 1020;
	add.s64 	%rd9920, %rd8540, %rd9919;
	xor.b32  	%r1861, %r1084, %r1081;
	xor.b32  	%r1862, %r1861, %r1087;
	xor.b32  	%r1863, %r1862, %r1090;
	ld.shared.u32 	%r1864, [%rd9911];
	xor.b32  	%r1865, %r1863, %r1864;
	ld.shared.u32 	%r1866, [%rd9914];
	xor.b32  	%r1867, %r1865, %r1866;
	ld.shared.u32 	%r1868, [%rd9917];
	xor.b32  	%r1869, %r1867, %r1868;
	ld.shared.u32 	%r1870, [%rd9920];
	xor.b32  	%r1871, %r1869, %r1870;
	shr.u32 	%r1872, %r1826, 24;
	mul.wide.u32 	%rd9921, %r1872, 4;
	add.s64 	%rd9922, %rd8519, %rd9921;
	shr.u32 	%r1873, %r1871, 14;
	cvt.u64.u32 	%rd9923, %r1873;
	and.b64  	%rd9924, %rd9923, 1020;
	add.s64 	%rd9925, %rd8526, %rd9924;
	shr.u32 	%r1874, %r1856, 6;
	cvt.u64.u32 	%rd9926, %r1874;
	and.b64  	%rd9927, %rd9926, 1020;
	add.s64 	%rd9928, %rd8533, %rd9927;
	shl.b32 	%r1875, %r1841, 2;
	cvt.u64.u32 	%rd9929, %r1875;
	and.b64  	%rd9930, %rd9929, 1020;
	add.s64 	%rd9931, %rd8540, %rd9930;
	xor.b32  	%r1876, %r1098, %r1094;
	xor.b32  	%r1877, %r1876, %r1102;
	xor.b32  	%r1878, %r1877, %r1106;
	ld.shared.u32 	%r1879, [%rd9922];
	xor.b32  	%r1880, %r1878, %r1879;
	ld.shared.u32 	%r1881, [%rd9925];
	xor.b32  	%r1882, %r1880, %r1881;
	ld.shared.u32 	%r1883, [%rd9928];
	xor.b32  	%r1884, %r1882, %r1883;
	ld.shared.u32 	%r1885, [%rd9931];
	xor.b32  	%r1886, %r1884, %r1885;
	shr.u32 	%r1887, %r1841, 24;
	mul.wide.u32 	%rd9932, %r1887, 4;
	add.s64 	%rd9933, %rd8519, %rd9932;
	shr.u32 	%r1888, %r1826, 14;
	cvt.u64.u32 	%rd9934, %r1888;
	and.b64  	%rd9935, %rd9934, 1020;
	add.s64 	%rd9936, %rd8526, %rd9935;
	shr.u32 	%r1889, %r1871, 6;
	cvt.u64.u32 	%rd9937, %r1889;
	and.b64  	%rd9938, %rd9937, 1020;
	add.s64 	%rd9939, %rd8533, %rd9938;
	shl.b32 	%r1890, %r1856, 2;
	cvt.u64.u32 	%rd9940, %r1890;
	and.b64  	%rd9941, %rd9940, 1020;
	add.s64 	%rd9942, %rd8540, %rd9941;
	xor.b32  	%r1891, %r1114, %r1110;
	xor.b32  	%r1892, %r1891, %r1118;
	xor.b32  	%r1893, %r1892, %r1122;
	ld.shared.u32 	%r1894, [%rd9933];
	xor.b32  	%r1895, %r1893, %r1894;
	ld.shared.u32 	%r1896, [%rd9936];
	xor.b32  	%r1897, %r1895, %r1896;
	ld.shared.u32 	%r1898, [%rd9939];
	xor.b32  	%r1899, %r1897, %r1898;
	ld.shared.u32 	%r1900, [%rd9942];
	xor.b32  	%r1901, %r1899, %r1900;
	shr.u32 	%r1902, %r1856, 24;
	mul.wide.u32 	%rd9943, %r1902, 4;
	add.s64 	%rd9944, %rd8519, %rd9943;
	shr.u32 	%r1903, %r1841, 14;
	cvt.u64.u32 	%rd9945, %r1903;
	and.b64  	%rd9946, %rd9945, 1020;
	add.s64 	%rd9947, %rd8526, %rd9946;
	shr.u32 	%r1904, %r1826, 6;
	cvt.u64.u32 	%rd9948, %r1904;
	and.b64  	%rd9949, %rd9948, 1020;
	add.s64 	%rd9950, %rd8533, %rd9949;
	shl.b32 	%r1905, %r1871, 2;
	cvt.u64.u32 	%rd9951, %r1905;
	and.b64  	%rd9952, %rd9951, 1020;
	add.s64 	%rd9953, %rd8540, %rd9952;
	xor.b32  	%r1906, %r1130, %r1126;
	xor.b32  	%r1907, %r1906, %r1134;
	xor.b32  	%r1908, %r1907, %r1138;
	ld.shared.u32 	%r1909, [%rd9944];
	xor.b32  	%r1910, %r1908, %r1909;
	ld.shared.u32 	%r1911, [%rd9947];
	xor.b32  	%r1912, %r1910, %r1911;
	ld.shared.u32 	%r1913, [%rd9950];
	xor.b32  	%r1914, %r1912, %r1913;
	ld.shared.u32 	%r1915, [%rd9953];
	xor.b32  	%r1916, %r1914, %r1915;
	shr.u32 	%r1917, %r1871, 24;
	mul.wide.u32 	%rd9954, %r1917, 4;
	add.s64 	%rd9955, %rd8519, %rd9954;
	shr.u32 	%r1918, %r1856, 14;
	cvt.u64.u32 	%rd9956, %r1918;
	and.b64  	%rd9957, %rd9956, 1020;
	add.s64 	%rd9958, %rd8526, %rd9957;
	shr.u32 	%r1919, %r1841, 6;
	cvt.u64.u32 	%rd9959, %r1919;
	and.b64  	%rd9960, %rd9959, 1020;
	add.s64 	%rd9961, %rd8533, %rd9960;
	shl.b32 	%r1920, %r1826, 2;
	cvt.u64.u32 	%rd9962, %r1920;
	and.b64  	%rd9963, %rd9962, 1020;
	add.s64 	%rd9964, %rd8540, %rd9963;
	xor.b32  	%r1921, %r1144, %r1141;
	xor.b32  	%r1922, %r1921, %r1147;
	xor.b32  	%r1923, %r1922, %r1149;
	ld.shared.u32 	%r1924, [%rd9955];
	xor.b32  	%r1925, %r1923, %r1924;
	ld.shared.u32 	%r1926, [%rd9958];
	xor.b32  	%r1927, %r1925, %r1926;
	ld.shared.u32 	%r1928, [%rd9961];
	xor.b32  	%r1929, %r1927, %r1928;
	ld.shared.u32 	%r1930, [%rd9964];
	xor.b32  	%r1931, %r1929, %r1930;
	shr.u32 	%r1932, %r1886, 24;
	mul.wide.u32 	%rd9965, %r1932, 4;
	add.s64 	%rd9966, %rd8519, %rd9965;
	shr.u32 	%r1933, %r1931, 14;
	cvt.u64.u32 	%rd9967, %r1933;
	and.b64  	%rd9968, %rd9967, 1020;
	add.s64 	%rd9969, %rd8526, %rd9968;
	shr.u32 	%r1934, %r1916, 6;
	cvt.u64.u32 	%rd9970, %r1934;
	and.b64  	%rd9971, %rd9970, 1020;
	add.s64 	%rd9972, %rd8533, %rd9971;
	shl.b32 	%r1935, %r1901, 2;
	cvt.u64.u32 	%rd9973, %r1935;
	and.b64  	%rd9974, %rd9973, 1020;
	add.s64 	%rd9975, %rd8540, %rd9974;
	xor.b32  	%r1936, %r1157, %r1153;
	xor.b32  	%r1937, %r1936, %r1161;
	xor.b32  	%r1938, %r1937, %r1165;
	ld.shared.u32 	%r1939, [%rd9966];
	xor.b32  	%r1940, %r1938, %r1939;
	ld.shared.u32 	%r1941, [%rd9969];
	xor.b32  	%r1942, %r1940, %r1941;
	ld.shared.u32 	%r1943, [%rd9972];
	xor.b32  	%r1944, %r1942, %r1943;
	ld.shared.u32 	%r1945, [%rd9975];
	xor.b32  	%r1946, %r1944, %r1945;
	shr.u32 	%r1947, %r1901, 24;
	mul.wide.u32 	%rd9976, %r1947, 4;
	add.s64 	%rd9977, %rd8519, %rd9976;
	shr.u32 	%r1948, %r1886, 14;
	cvt.u64.u32 	%rd9978, %r1948;
	and.b64  	%rd9979, %rd9978, 1020;
	add.s64 	%rd9980, %rd8526, %rd9979;
	shr.u32 	%r1949, %r1931, 6;
	cvt.u64.u32 	%rd9981, %r1949;
	and.b64  	%rd9982, %rd9981, 1020;
	add.s64 	%rd9983, %rd8533, %rd9982;
	shl.b32 	%r1950, %r1916, 2;
	cvt.u64.u32 	%rd9984, %r1950;
	and.b64  	%rd9985, %rd9984, 1020;
	add.s64 	%rd9986, %rd8540, %rd9985;
	xor.b32  	%r1951, %r1173, %r1169;
	xor.b32  	%r1952, %r1951, %r1177;
	xor.b32  	%r1953, %r1952, %r1181;
	ld.shared.u32 	%r1954, [%rd9977];
	xor.b32  	%r1955, %r1953, %r1954;
	ld.shared.u32 	%r1956, [%rd9980];
	xor.b32  	%r1957, %r1955, %r1956;
	ld.shared.u32 	%r1958, [%rd9983];
	xor.b32  	%r1959, %r1957, %r1958;
	ld.shared.u32 	%r1960, [%rd9986];
	xor.b32  	%r1961, %r1959, %r1960;
	shr.u32 	%r1962, %r1916, 24;
	mul.wide.u32 	%rd9987, %r1962, 4;
	add.s64 	%rd9988, %rd8519, %rd9987;
	shr.u32 	%r1963, %r1901, 14;
	cvt.u64.u32 	%rd9989, %r1963;
	and.b64  	%rd9990, %rd9989, 1020;
	add.s64 	%rd9991, %rd8526, %rd9990;
	shr.u32 	%r1964, %r1886, 6;
	cvt.u64.u32 	%rd9992, %r1964;
	and.b64  	%rd9993, %rd9992, 1020;
	add.s64 	%rd9994, %rd8533, %rd9993;
	shl.b32 	%r1965, %r1931, 2;
	cvt.u64.u32 	%rd9995, %r1965;
	and.b64  	%rd9996, %rd9995, 1020;
	add.s64 	%rd9997, %rd8540, %rd9996;
	xor.b32  	%r1966, %r1189, %r1185;
	xor.b32  	%r1967, %r1966, %r1193;
	xor.b32  	%r1968, %r1967, %r1197;
	ld.shared.u32 	%r1969, [%rd9988];
	xor.b32  	%r1970, %r1968, %r1969;
	ld.shared.u32 	%r1971, [%rd9991];
	xor.b32  	%r1972, %r1970, %r1971;
	ld.shared.u32 	%r1973, [%rd9994];
	xor.b32  	%r1974, %r1972, %r1973;
	ld.shared.u32 	%r1975, [%rd9997];
	xor.b32  	%r1976, %r1974, %r1975;
	shr.u32 	%r1977, %r1931, 24;
	mul.wide.u32 	%rd9998, %r1977, 4;
	add.s64 	%rd9999, %rd8519, %rd9998;
	shr.u32 	%r1978, %r1916, 14;
	cvt.u64.u32 	%rd10000, %r1978;
	and.b64  	%rd10001, %rd10000, 1020;
	add.s64 	%rd10002, %rd8526, %rd10001;
	shr.u32 	%r1979, %r1901, 6;
	cvt.u64.u32 	%rd10003, %r1979;
	and.b64  	%rd10004, %rd10003, 1020;
	add.s64 	%rd10005, %rd8533, %rd10004;
	shl.b32 	%r1980, %r1886, 2;
	cvt.u64.u32 	%rd10006, %r1980;
	and.b64  	%rd10007, %rd10006, 1020;
	add.s64 	%rd10008, %rd8540, %rd10007;
	xor.b32  	%r1981, %r1202, %r1199;
	xor.b32  	%r1982, %r1981, %r1205;
	xor.b32  	%r1983, %r1982, %r1208;
	ld.shared.u32 	%r1984, [%rd9999];
	xor.b32  	%r1985, %r1983, %r1984;
	ld.shared.u32 	%r1986, [%rd10002];
	xor.b32  	%r1987, %r1985, %r1986;
	ld.shared.u32 	%r1988, [%rd10005];
	xor.b32  	%r1989, %r1987, %r1988;
	ld.shared.u32 	%r1990, [%rd10008];
	xor.b32  	%r1991, %r1989, %r1990;
	shr.u32 	%r1992, %r1946, 24;
	mul.wide.u32 	%rd10009, %r1992, 4;
	add.s64 	%rd10010, %rd8519, %rd10009;
	shr.u32 	%r1993, %r1991, 14;
	cvt.u64.u32 	%rd10011, %r1993;
	and.b64  	%rd10012, %rd10011, 1020;
	add.s64 	%rd10013, %rd8526, %rd10012;
	shr.u32 	%r1994, %r1976, 6;
	cvt.u64.u32 	%rd10014, %r1994;
	and.b64  	%rd10015, %rd10014, 1020;
	add.s64 	%rd10016, %rd8533, %rd10015;
	shl.b32 	%r1995, %r1961, 2;
	cvt.u64.u32 	%rd10017, %r1995;
	and.b64  	%rd10018, %rd10017, 1020;
	add.s64 	%rd10019, %rd8540, %rd10018;
	xor.b32  	%r1996, %r1216, %r1212;
	xor.b32  	%r1997, %r1996, %r1220;
	xor.b32  	%r1998, %r1997, %r1224;
	ld.shared.u32 	%r1999, [%rd10010];
	xor.b32  	%r2000, %r1998, %r1999;
	ld.shared.u32 	%r2001, [%rd10013];
	xor.b32  	%r2002, %r2000, %r2001;
	ld.shared.u32 	%r2003, [%rd10016];
	xor.b32  	%r2004, %r2002, %r2003;
	ld.shared.u32 	%r2005, [%rd10019];
	xor.b32  	%r2006, %r2004, %r2005;
	shr.u32 	%r2007, %r1961, 24;
	mul.wide.u32 	%rd10020, %r2007, 4;
	add.s64 	%rd10021, %rd8519, %rd10020;
	shr.u32 	%r2008, %r1946, 14;
	cvt.u64.u32 	%rd10022, %r2008;
	and.b64  	%rd10023, %rd10022, 1020;
	add.s64 	%rd10024, %rd8526, %rd10023;
	shr.u32 	%r2009, %r1991, 6;
	cvt.u64.u32 	%rd10025, %r2009;
	and.b64  	%rd10026, %rd10025, 1020;
	add.s64 	%rd10027, %rd8533, %rd10026;
	shl.b32 	%r2010, %r1976, 2;
	cvt.u64.u32 	%rd10028, %r2010;
	and.b64  	%rd10029, %rd10028, 1020;
	add.s64 	%rd10030, %rd8540, %rd10029;
	xor.b32  	%r2011, %r1232, %r1228;
	xor.b32  	%r2012, %r2011, %r1236;
	xor.b32  	%r2013, %r2012, %r1240;
	ld.shared.u32 	%r2014, [%rd10021];
	xor.b32  	%r2015, %r2013, %r2014;
	ld.shared.u32 	%r2016, [%rd10024];
	xor.b32  	%r2017, %r2015, %r2016;
	ld.shared.u32 	%r2018, [%rd10027];
	xor.b32  	%r2019, %r2017, %r2018;
	ld.shared.u32 	%r2020, [%rd10030];
	xor.b32  	%r2021, %r2019, %r2020;
	shr.u32 	%r2022, %r1976, 24;
	mul.wide.u32 	%rd10031, %r2022, 4;
	add.s64 	%rd10032, %rd8519, %rd10031;
	shr.u32 	%r2023, %r1961, 14;
	cvt.u64.u32 	%rd10033, %r2023;
	and.b64  	%rd10034, %rd10033, 1020;
	add.s64 	%rd10035, %rd8526, %rd10034;
	shr.u32 	%r2024, %r1946, 6;
	cvt.u64.u32 	%rd10036, %r2024;
	and.b64  	%rd10037, %rd10036, 1020;
	add.s64 	%rd10038, %rd8533, %rd10037;
	shl.b32 	%r2025, %r1991, 2;
	cvt.u64.u32 	%rd10039, %r2025;
	and.b64  	%rd10040, %rd10039, 1020;
	add.s64 	%rd10041, %rd8540, %rd10040;
	xor.b32  	%r2026, %r1248, %r1244;
	xor.b32  	%r2027, %r2026, %r1252;
	xor.b32  	%r2028, %r2027, %r1256;
	ld.shared.u32 	%r2029, [%rd10032];
	xor.b32  	%r2030, %r2028, %r2029;
	ld.shared.u32 	%r2031, [%rd10035];
	xor.b32  	%r2032, %r2030, %r2031;
	ld.shared.u32 	%r2033, [%rd10038];
	xor.b32  	%r2034, %r2032, %r2033;
	ld.shared.u32 	%r2035, [%rd10041];
	xor.b32  	%r2036, %r2034, %r2035;
	shr.u32 	%r2037, %r1991, 24;
	mul.wide.u32 	%rd10042, %r2037, 4;
	add.s64 	%rd10043, %rd8519, %rd10042;
	shr.u32 	%r2038, %r1976, 14;
	cvt.u64.u32 	%rd10044, %r2038;
	and.b64  	%rd10045, %rd10044, 1020;
	add.s64 	%rd10046, %rd8526, %rd10045;
	shr.u32 	%r2039, %r1961, 6;
	cvt.u64.u32 	%rd10047, %r2039;
	and.b64  	%rd10048, %rd10047, 1020;
	add.s64 	%rd10049, %rd8533, %rd10048;
	shl.b32 	%r2040, %r1946, 2;
	cvt.u64.u32 	%rd10050, %r2040;
	and.b64  	%rd10051, %rd10050, 1020;
	add.s64 	%rd10052, %rd8540, %rd10051;
	xor.b32  	%r2041, %r1262, %r1259;
	xor.b32  	%r2042, %r2041, %r1265;
	xor.b32  	%r2043, %r2042, %r1267;
	ld.shared.u32 	%r2044, [%rd10043];
	xor.b32  	%r2045, %r2043, %r2044;
	ld.shared.u32 	%r2046, [%rd10046];
	xor.b32  	%r2047, %r2045, %r2046;
	ld.shared.u32 	%r2048, [%rd10049];
	xor.b32  	%r2049, %r2047, %r2048;
	ld.shared.u32 	%r2050, [%rd10052];
	xor.b32  	%r2051, %r2049, %r2050;
	shr.u32 	%r2052, %r2006, 24;
	mul.wide.u32 	%rd10053, %r2052, 4;
	add.s64 	%rd10054, %rd8519, %rd10053;
	shr.u32 	%r2053, %r2051, 14;
	cvt.u64.u32 	%rd10055, %r2053;
	and.b64  	%rd10056, %rd10055, 1020;
	add.s64 	%rd10057, %rd8526, %rd10056;
	shr.u32 	%r2054, %r2036, 6;
	cvt.u64.u32 	%rd10058, %r2054;
	and.b64  	%rd10059, %rd10058, 1020;
	add.s64 	%rd10060, %rd8533, %rd10059;
	shl.b32 	%r2055, %r2021, 2;
	cvt.u64.u32 	%rd10061, %r2055;
	and.b64  	%rd10062, %rd10061, 1020;
	add.s64 	%rd10063, %rd8540, %rd10062;
	xor.b32  	%r2056, %r1275, %r1271;
	xor.b32  	%r2057, %r2056, %r1279;
	xor.b32  	%r2058, %r2057, %r1283;
	ld.shared.u32 	%r2059, [%rd10054];
	xor.b32  	%r2060, %r2058, %r2059;
	ld.shared.u32 	%r2061, [%rd10057];
	xor.b32  	%r2062, %r2060, %r2061;
	ld.shared.u32 	%r2063, [%rd10060];
	xor.b32  	%r2064, %r2062, %r2063;
	ld.shared.u32 	%r2065, [%rd10063];
	xor.b32  	%r2066, %r2064, %r2065;
	shr.u32 	%r2067, %r2021, 24;
	mul.wide.u32 	%rd10064, %r2067, 4;
	add.s64 	%rd10065, %rd8519, %rd10064;
	shr.u32 	%r2068, %r2006, 14;
	cvt.u64.u32 	%rd10066, %r2068;
	and.b64  	%rd10067, %rd10066, 1020;
	add.s64 	%rd10068, %rd8526, %rd10067;
	shr.u32 	%r2069, %r2051, 6;
	cvt.u64.u32 	%rd10069, %r2069;
	and.b64  	%rd10070, %rd10069, 1020;
	add.s64 	%rd10071, %rd8533, %rd10070;
	shl.b32 	%r2070, %r2036, 2;
	cvt.u64.u32 	%rd10072, %r2070;
	and.b64  	%rd10073, %rd10072, 1020;
	add.s64 	%rd10074, %rd8540, %rd10073;
	xor.b32  	%r2071, %r1291, %r1287;
	xor.b32  	%r2072, %r2071, %r1295;
	xor.b32  	%r2073, %r2072, %r1299;
	ld.shared.u32 	%r2074, [%rd10065];
	xor.b32  	%r2075, %r2073, %r2074;
	ld.shared.u32 	%r2076, [%rd10068];
	xor.b32  	%r2077, %r2075, %r2076;
	ld.shared.u32 	%r2078, [%rd10071];
	xor.b32  	%r2079, %r2077, %r2078;
	ld.shared.u32 	%r2080, [%rd10074];
	xor.b32  	%r2081, %r2079, %r2080;
	shr.u32 	%r2082, %r2036, 24;
	mul.wide.u32 	%rd10075, %r2082, 4;
	add.s64 	%rd10076, %rd8519, %rd10075;
	shr.u32 	%r2083, %r2021, 14;
	cvt.u64.u32 	%rd10077, %r2083;
	and.b64  	%rd10078, %rd10077, 1020;
	add.s64 	%rd10079, %rd8526, %rd10078;
	shr.u32 	%r2084, %r2006, 6;
	cvt.u64.u32 	%rd10080, %r2084;
	and.b64  	%rd10081, %rd10080, 1020;
	add.s64 	%rd10082, %rd8533, %rd10081;
	shl.b32 	%r2085, %r2051, 2;
	cvt.u64.u32 	%rd10083, %r2085;
	and.b64  	%rd10084, %rd10083, 1020;
	add.s64 	%rd10085, %rd8540, %rd10084;
	xor.b32  	%r2086, %r1307, %r1303;
	xor.b32  	%r2087, %r2086, %r1311;
	xor.b32  	%r2088, %r2087, %r1315;
	ld.shared.u32 	%r2089, [%rd10076];
	xor.b32  	%r2090, %r2088, %r2089;
	ld.shared.u32 	%r2091, [%rd10079];
	xor.b32  	%r2092, %r2090, %r2091;
	ld.shared.u32 	%r2093, [%rd10082];
	xor.b32  	%r2094, %r2092, %r2093;
	ld.shared.u32 	%r2095, [%rd10085];
	xor.b32  	%r2096, %r2094, %r2095;
	shr.u32 	%r2097, %r2051, 24;
	mul.wide.u32 	%rd10086, %r2097, 4;
	add.s64 	%rd10087, %rd8519, %rd10086;
	shr.u32 	%r2098, %r2036, 14;
	cvt.u64.u32 	%rd10088, %r2098;
	and.b64  	%rd10089, %rd10088, 1020;
	add.s64 	%rd10090, %rd8526, %rd10089;
	shr.u32 	%r2099, %r2021, 6;
	cvt.u64.u32 	%rd10091, %r2099;
	and.b64  	%rd10092, %rd10091, 1020;
	add.s64 	%rd10093, %rd8533, %rd10092;
	shl.b32 	%r2100, %r2006, 2;
	cvt.u64.u32 	%rd10094, %r2100;
	and.b64  	%rd10095, %rd10094, 1020;
	add.s64 	%rd10096, %rd8540, %rd10095;
	xor.b32  	%r2101, %r1320, %r1317;
	xor.b32  	%r2102, %r2101, %r1323;
	xor.b32  	%r2103, %r2102, %r1326;
	ld.shared.u32 	%r2104, [%rd10087];
	xor.b32  	%r2105, %r2103, %r2104;
	ld.shared.u32 	%r2106, [%rd10090];
	xor.b32  	%r2107, %r2105, %r2106;
	ld.shared.u32 	%r2108, [%rd10093];
	xor.b32  	%r2109, %r2107, %r2108;
	ld.shared.u32 	%r2110, [%rd10096];
	xor.b32  	%r2111, %r2109, %r2110;
	shr.u32 	%r2112, %r2066, 24;
	mul.wide.u32 	%rd10097, %r2112, 4;
	add.s64 	%rd10098, %rd8519, %rd10097;
	shr.u32 	%r2113, %r2111, 14;
	cvt.u64.u32 	%rd10099, %r2113;
	and.b64  	%rd10100, %rd10099, 1020;
	add.s64 	%rd10101, %rd8526, %rd10100;
	shr.u32 	%r2114, %r2096, 6;
	cvt.u64.u32 	%rd10102, %r2114;
	and.b64  	%rd10103, %rd10102, 1020;
	add.s64 	%rd10104, %rd8533, %rd10103;
	shl.b32 	%r2115, %r2081, 2;
	cvt.u64.u32 	%rd10105, %r2115;
	and.b64  	%rd10106, %rd10105, 1020;
	add.s64 	%rd10107, %rd8540, %rd10106;
	xor.b32  	%r2116, %r1334, %r1330;
	xor.b32  	%r2117, %r2116, %r1338;
	xor.b32  	%r2118, %r2117, %r1342;
	ld.shared.u32 	%r2119, [%rd10098];
	xor.b32  	%r2120, %r2118, %r2119;
	ld.shared.u32 	%r2121, [%rd10101];
	xor.b32  	%r2122, %r2120, %r2121;
	ld.shared.u32 	%r2123, [%rd10104];
	xor.b32  	%r2124, %r2122, %r2123;
	ld.shared.u32 	%r2125, [%rd10107];
	xor.b32  	%r2126, %r2124, %r2125;
	shr.u32 	%r2127, %r2081, 24;
	mul.wide.u32 	%rd10108, %r2127, 4;
	add.s64 	%rd10109, %rd8519, %rd10108;
	shr.u32 	%r2128, %r2066, 14;
	cvt.u64.u32 	%rd10110, %r2128;
	and.b64  	%rd10111, %rd10110, 1020;
	add.s64 	%rd10112, %rd8526, %rd10111;
	shr.u32 	%r2129, %r2111, 6;
	cvt.u64.u32 	%rd10113, %r2129;
	and.b64  	%rd10114, %rd10113, 1020;
	add.s64 	%rd10115, %rd8533, %rd10114;
	shl.b32 	%r2130, %r2096, 2;
	cvt.u64.u32 	%rd10116, %r2130;
	and.b64  	%rd10117, %rd10116, 1020;
	add.s64 	%rd10118, %rd8540, %rd10117;
	xor.b32  	%r2131, %r1350, %r1346;
	xor.b32  	%r2132, %r2131, %r1354;
	xor.b32  	%r2133, %r2132, %r1358;
	ld.shared.u32 	%r2134, [%rd10109];
	xor.b32  	%r2135, %r2133, %r2134;
	ld.shared.u32 	%r2136, [%rd10112];
	xor.b32  	%r2137, %r2135, %r2136;
	ld.shared.u32 	%r2138, [%rd10115];
	xor.b32  	%r2139, %r2137, %r2138;
	ld.shared.u32 	%r2140, [%rd10118];
	xor.b32  	%r2141, %r2139, %r2140;
	shr.u32 	%r2142, %r2096, 24;
	mul.wide.u32 	%rd10119, %r2142, 4;
	add.s64 	%rd10120, %rd8519, %rd10119;
	shr.u32 	%r2143, %r2081, 14;
	cvt.u64.u32 	%rd10121, %r2143;
	and.b64  	%rd10122, %rd10121, 1020;
	add.s64 	%rd10123, %rd8526, %rd10122;
	shr.u32 	%r2144, %r2066, 6;
	cvt.u64.u32 	%rd10124, %r2144;
	and.b64  	%rd10125, %rd10124, 1020;
	add.s64 	%rd10126, %rd8533, %rd10125;
	shl.b32 	%r2145, %r2111, 2;
	cvt.u64.u32 	%rd10127, %r2145;
	and.b64  	%rd10128, %rd10127, 1020;
	add.s64 	%rd10129, %rd8540, %rd10128;
	xor.b32  	%r2146, %r1366, %r1362;
	xor.b32  	%r2147, %r2146, %r1370;
	xor.b32  	%r2148, %r2147, %r1374;
	ld.shared.u32 	%r2149, [%rd10120];
	xor.b32  	%r2150, %r2148, %r2149;
	ld.shared.u32 	%r2151, [%rd10123];
	xor.b32  	%r2152, %r2150, %r2151;
	ld.shared.u32 	%r2153, [%rd10126];
	xor.b32  	%r2154, %r2152, %r2153;
	ld.shared.u32 	%r2155, [%rd10129];
	xor.b32  	%r2156, %r2154, %r2155;
	shr.u32 	%r2157, %r2111, 24;
	mul.wide.u32 	%rd10130, %r2157, 4;
	add.s64 	%rd10131, %rd8519, %rd10130;
	shr.u32 	%r2158, %r2096, 14;
	cvt.u64.u32 	%rd10132, %r2158;
	and.b64  	%rd10133, %rd10132, 1020;
	add.s64 	%rd10134, %rd8526, %rd10133;
	shr.u32 	%r2159, %r2081, 6;
	cvt.u64.u32 	%rd10135, %r2159;
	and.b64  	%rd10136, %rd10135, 1020;
	add.s64 	%rd10137, %rd8533, %rd10136;
	shl.b32 	%r2160, %r2066, 2;
	cvt.u64.u32 	%rd10138, %r2160;
	and.b64  	%rd10139, %rd10138, 1020;
	add.s64 	%rd10140, %rd8540, %rd10139;
	xor.b32  	%r2161, %r1380, %r1377;
	xor.b32  	%r2162, %r2161, %r1383;
	xor.b32  	%r2163, %r2162, %r1385;
	ld.shared.u32 	%r2164, [%rd10131];
	xor.b32  	%r2165, %r2163, %r2164;
	ld.shared.u32 	%r2166, [%rd10134];
	xor.b32  	%r2167, %r2165, %r2166;
	ld.shared.u32 	%r2168, [%rd10137];
	xor.b32  	%r2169, %r2167, %r2168;
	ld.shared.u32 	%r2170, [%rd10140];
	xor.b32  	%r2171, %r2169, %r2170;
	shr.u32 	%r2172, %r2126, 24;
	mul.wide.u32 	%rd10141, %r2172, 4;
	add.s64 	%rd10142, %rd8519, %rd10141;
	shr.u32 	%r2173, %r2171, 14;
	cvt.u64.u32 	%rd10143, %r2173;
	and.b64  	%rd10144, %rd10143, 1020;
	add.s64 	%rd10145, %rd8526, %rd10144;
	shr.u32 	%r2174, %r2156, 6;
	cvt.u64.u32 	%rd10146, %r2174;
	and.b64  	%rd10147, %rd10146, 1020;
	add.s64 	%rd10148, %rd8533, %rd10147;
	shl.b32 	%r2175, %r2141, 2;
	cvt.u64.u32 	%rd10149, %r2175;
	and.b64  	%rd10150, %rd10149, 1020;
	add.s64 	%rd10151, %rd8540, %rd10150;
	xor.b32  	%r2176, %r1393, %r1389;
	xor.b32  	%r2177, %r2176, %r1397;
	xor.b32  	%r2178, %r2177, %r1401;
	ld.shared.u32 	%r2179, [%rd10142];
	xor.b32  	%r2180, %r2178, %r2179;
	ld.shared.u32 	%r2181, [%rd10145];
	xor.b32  	%r2182, %r2180, %r2181;
	ld.shared.u32 	%r2183, [%rd10148];
	xor.b32  	%r2184, %r2182, %r2183;
	ld.shared.u32 	%r2185, [%rd10151];
	xor.b32  	%r2186, %r2184, %r2185;
	shr.u32 	%r2187, %r2141, 24;
	mul.wide.u32 	%rd10152, %r2187, 4;
	add.s64 	%rd10153, %rd8519, %rd10152;
	shr.u32 	%r2188, %r2126, 14;
	cvt.u64.u32 	%rd10154, %r2188;
	and.b64  	%rd10155, %rd10154, 1020;
	add.s64 	%rd10156, %rd8526, %rd10155;
	shr.u32 	%r2189, %r2171, 6;
	cvt.u64.u32 	%rd10157, %r2189;
	and.b64  	%rd10158, %rd10157, 1020;
	add.s64 	%rd10159, %rd8533, %rd10158;
	shl.b32 	%r2190, %r2156, 2;
	cvt.u64.u32 	%rd10160, %r2190;
	and.b64  	%rd10161, %rd10160, 1020;
	add.s64 	%rd10162, %rd8540, %rd10161;
	xor.b32  	%r2191, %r1409, %r1405;
	xor.b32  	%r2192, %r2191, %r1413;
	xor.b32  	%r2193, %r2192, %r1417;
	ld.shared.u32 	%r2194, [%rd10153];
	xor.b32  	%r2195, %r2193, %r2194;
	ld.shared.u32 	%r2196, [%rd10156];
	xor.b32  	%r2197, %r2195, %r2196;
	ld.shared.u32 	%r2198, [%rd10159];
	xor.b32  	%r2199, %r2197, %r2198;
	ld.shared.u32 	%r2200, [%rd10162];
	xor.b32  	%r2201, %r2199, %r2200;
	shr.u32 	%r2202, %r2156, 24;
	mul.wide.u32 	%rd10163, %r2202, 4;
	add.s64 	%rd10164, %rd8519, %rd10163;
	shr.u32 	%r2203, %r2141, 14;
	cvt.u64.u32 	%rd10165, %r2203;
	and.b64  	%rd10166, %rd10165, 1020;
	add.s64 	%rd10167, %rd8526, %rd10166;
	shr.u32 	%r2204, %r2126, 6;
	cvt.u64.u32 	%rd10168, %r2204;
	and.b64  	%rd10169, %rd10168, 1020;
	add.s64 	%rd10170, %rd8533, %rd10169;
	shl.b32 	%r2205, %r2171, 2;
	cvt.u64.u32 	%rd10171, %r2205;
	and.b64  	%rd10172, %rd10171, 1020;
	add.s64 	%rd10173, %rd8540, %rd10172;
	xor.b32  	%r2206, %r1425, %r1421;
	xor.b32  	%r2207, %r2206, %r1429;
	xor.b32  	%r2208, %r2207, %r1433;
	ld.shared.u32 	%r2209, [%rd10164];
	xor.b32  	%r2210, %r2208, %r2209;
	ld.shared.u32 	%r2211, [%rd10167];
	xor.b32  	%r2212, %r2210, %r2211;
	ld.shared.u32 	%r2213, [%rd10170];
	xor.b32  	%r2214, %r2212, %r2213;
	ld.shared.u32 	%r2215, [%rd10173];
	xor.b32  	%r2216, %r2214, %r2215;
	shr.u32 	%r2217, %r2171, 24;
	mul.wide.u32 	%rd10174, %r2217, 4;
	add.s64 	%rd10175, %rd8519, %rd10174;
	shr.u32 	%r2218, %r2156, 14;
	cvt.u64.u32 	%rd10176, %r2218;
	and.b64  	%rd10177, %rd10176, 1020;
	add.s64 	%rd10178, %rd8526, %rd10177;
	shr.u32 	%r2219, %r2141, 6;
	cvt.u64.u32 	%rd10179, %r2219;
	and.b64  	%rd10180, %rd10179, 1020;
	add.s64 	%rd10181, %rd8533, %rd10180;
	shl.b32 	%r2220, %r2126, 2;
	cvt.u64.u32 	%rd10182, %r2220;
	and.b64  	%rd10183, %rd10182, 1020;
	add.s64 	%rd10184, %rd8540, %rd10183;
	xor.b32  	%r2221, %r1438, %r1435;
	xor.b32  	%r2222, %r2221, %r1441;
	xor.b32  	%r2223, %r2222, %r1444;
	ld.shared.u32 	%r2224, [%rd10175];
	xor.b32  	%r2225, %r2223, %r2224;
	ld.shared.u32 	%r2226, [%rd10178];
	xor.b32  	%r2227, %r2225, %r2226;
	ld.shared.u32 	%r2228, [%rd10181];
	xor.b32  	%r2229, %r2227, %r2228;
	ld.shared.u32 	%r2230, [%rd10184];
	xor.b32  	%r2231, %r2229, %r2230;
	shr.u32 	%r2232, %r2186, 24;
	mul.wide.u32 	%rd10185, %r2232, 4;
	mov.u64 	%rd10186, m09600_comp_$_s_td4;
	add.s64 	%rd10187, %rd10186, %rd10185;
	ld.shared.u32 	%r2233, [%rd10187];
	and.b32  	%r2234, %r2233, -16777216;
	shr.u32 	%r2235, %r2231, 14;
	cvt.u64.u32 	%rd10188, %r2235;
	and.b64  	%rd10189, %rd10188, 1020;
	add.s64 	%rd10190, %rd10186, %rd10189;
	ld.shared.u32 	%r2236, [%rd10190];
	and.b32  	%r2237, %r2236, 16711680;
	or.b32  	%r2238, %r2237, %r2234;
	shr.u32 	%r2239, %r2216, 6;
	cvt.u64.u32 	%rd10191, %r2239;
	and.b64  	%rd10192, %rd10191, 1020;
	add.s64 	%rd10193, %rd10186, %rd10192;
	ld.shared.u32 	%r2240, [%rd10193];
	and.b32  	%r2241, %r2240, 65280;
	or.b32  	%r2242, %r2238, %r2241;
	shl.b32 	%r2243, %r2201, 2;
	cvt.u64.u32 	%rd10194, %r2243;
	and.b64  	%rd10195, %rd10194, 1020;
	add.s64 	%rd10196, %rd10186, %rd10195;
	ld.shared.u8 	%r2244, [%rd10196];
	or.b32  	%r2245, %r2242, %r2244;
	xor.b32  	%r406, %r2245, %r373;
	shr.u32 	%r2246, %r2201, 24;
	mul.wide.u32 	%rd10197, %r2246, 4;
	add.s64 	%rd10198, %rd10186, %rd10197;
	ld.shared.u32 	%r2247, [%rd10198];
	and.b32  	%r2248, %r2247, -16777216;
	shr.u32 	%r2249, %r2186, 14;
	cvt.u64.u32 	%rd10199, %r2249;
	and.b64  	%rd10200, %rd10199, 1020;
	add.s64 	%rd10201, %rd10186, %rd10200;
	ld.shared.u32 	%r2250, [%rd10201];
	and.b32  	%r2251, %r2250, 16711680;
	or.b32  	%r2252, %r2251, %r2248;
	shr.u32 	%r2253, %r2231, 6;
	cvt.u64.u32 	%rd10202, %r2253;
	and.b64  	%rd10203, %rd10202, 1020;
	add.s64 	%rd10204, %rd10186, %rd10203;
	ld.shared.u32 	%r2254, [%rd10204];
	and.b32  	%r2255, %r2254, 65280;
	or.b32  	%r2256, %r2252, %r2255;
	shl.b32 	%r2257, %r2216, 2;
	cvt.u64.u32 	%rd10205, %r2257;
	and.b64  	%rd10206, %rd10205, 1020;
	add.s64 	%rd10207, %rd10186, %rd10206;
	ld.shared.u8 	%r2258, [%rd10207];
	or.b32  	%r2259, %r2256, %r2258;
	xor.b32  	%r408, %r2259, %r375;
	shr.u32 	%r2260, %r2216, 24;
	mul.wide.u32 	%rd10208, %r2260, 4;
	add.s64 	%rd10209, %rd10186, %rd10208;
	ld.shared.u32 	%r2261, [%rd10209];
	and.b32  	%r2262, %r2261, -16777216;
	shr.u32 	%r2263, %r2201, 14;
	cvt.u64.u32 	%rd10210, %r2263;
	and.b64  	%rd10211, %rd10210, 1020;
	add.s64 	%rd10212, %rd10186, %rd10211;
	ld.shared.u32 	%r2264, [%rd10212];
	and.b32  	%r2265, %r2264, 16711680;
	or.b32  	%r2266, %r2265, %r2262;
	shr.u32 	%r2267, %r2186, 6;
	cvt.u64.u32 	%rd10213, %r2267;
	and.b64  	%rd10214, %rd10213, 1020;
	add.s64 	%rd10215, %rd10186, %rd10214;
	ld.shared.u32 	%r2268, [%rd10215];
	and.b32  	%r2269, %r2268, 65280;
	or.b32  	%r2270, %r2266, %r2269;
	shl.b32 	%r2271, %r2231, 2;
	cvt.u64.u32 	%rd10216, %r2271;
	and.b64  	%rd10217, %rd10216, 1020;
	add.s64 	%rd10218, %rd10186, %rd10217;
	ld.shared.u8 	%r2272, [%rd10218];
	or.b32  	%r2273, %r2270, %r2272;
	xor.b32  	%r410, %r2273, %r377;
	shr.u32 	%r2274, %r2231, 24;
	mul.wide.u32 	%rd10219, %r2274, 4;
	add.s64 	%rd10220, %rd10186, %rd10219;
	ld.shared.u32 	%r2275, [%rd10220];
	and.b32  	%r2276, %r2275, -16777216;
	shr.u32 	%r2277, %r2216, 14;
	cvt.u64.u32 	%rd10221, %r2277;
	and.b64  	%rd10222, %rd10221, 1020;
	add.s64 	%rd10223, %rd10186, %rd10222;
	ld.shared.u32 	%r2278, [%rd10223];
	and.b32  	%r2279, %r2278, 16711680;
	or.b32  	%r2280, %r2279, %r2276;
	shr.u32 	%r2281, %r2201, 6;
	cvt.u64.u32 	%rd10224, %r2281;
	and.b64  	%rd10225, %rd10224, 1020;
	add.s64 	%rd10226, %rd10186, %rd10225;
	ld.shared.u32 	%r2282, [%rd10226];
	and.b32  	%r2283, %r2282, 65280;
	or.b32  	%r2284, %r2280, %r2283;
	shl.b32 	%r2285, %r2186, 2;
	cvt.u64.u32 	%rd10227, %r2285;
	and.b64  	%rd10228, %rd10227, 1020;
	add.s64 	%rd10229, %rd10186, %rd10228;
	ld.shared.u8 	%r2286, [%rd10229];
	or.b32  	%r2287, %r2284, %r2286;
	xor.b32  	%r412, %r2287, %r379;
	// begin inline asm
	prmt.b32 %r405, %r406, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r407, %r408, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r409, %r410, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r411, %r412, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r413, %r405, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r415, %r407, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r417, %r409, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r419, %r411, 0, 0x0123;
	// end inline asm
	ld.global.u32 	%r2288, [%rd16631+12];
	mul.wide.u32 	%rd10230, %r2288, 568;
	add.s64 	%rd10231, %rd16606, %rd10230;
	ld.global.u32 	%r2289, [%rd10231];
	ld.global.u32 	%r2290, [%rd10231+4];
	ld.global.u32 	%r2291, [%rd10231+8];
	ld.global.u32 	%r2292, [%rd10231+12];
	xor.b32  	%r2293, %r2292, %r419;
	xor.b32  	%r2294, %r2291, %r417;
	xor.b32  	%r2295, %r2290, %r415;
	xor.b32  	%r2296, %r2289, %r413;
	st.local.v4.u32 	[%rd16632], {%r2296, %r2295, %r2294, %r2293};
	st.local.v4.u32 	[%rd16635], {%r206, %r206, %r206, %r206};
	st.local.v4.u32 	[%rd16620], {%r206, %r206, %r206, %r206};
	st.local.v4.u32 	[%rd16622], {%r206, %r206, %r206, %r206};
	st.local.v4.u32 	[%rd16598], {%r206, %r206, %r206, %r206};
	st.local.v4.u32 	[%rd16600], {%r206, %r206, %r206, %r206};
	st.local.v4.u32 	[%rd16602], {%r206, %r206, %r206, %r206};
	st.local.v4.u32 	[%rd16604], {%r206, %r206, %r206, %r206};
	st.local.u64 	[%rd16637], %rd152;
	st.local.u64 	[%rd16637+8], %rd153;
	st.local.u64 	[%rd16637+16], %rd154;
	st.local.u64 	[%rd16637+24], %rd155;
	st.local.u64 	[%rd16637+32], %rd156;
	st.local.u64 	[%rd16637+40], %rd157;
	st.local.u64 	[%rd16637+48], %rd158;
	st.local.u64 	[%rd16637+56], %rd159;
	st.local.v2.u32 	[%rd16637+64], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+72], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+80], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+88], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+96], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+104], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+112], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+120], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+128], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+136], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+144], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+152], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+160], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+168], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+176], {%r206, %r206};
	st.local.v2.u32 	[%rd16637+184], {%r206, %r206};
	st.local.u32 	[%rd16637+192], %r206;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd16581;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd16582;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd16583;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd16584;
	.param .b64 param4;
	st.param.b64 	[param4+0], %rd16585;
	.param .b64 param5;
	st.param.b64 	[param5+0], %rd16586;
	.param .b64 param6;
	st.param.b64 	[param6+0], %rd16587;
	.param .b64 param7;
	st.param.b64 	[param7+0], %rd16588;
	.param .b64 param8;
	st.param.b64 	[param8+0], %rd16589;
	.param .b32 param9;
	st.param.b32 	[param9+0], 16;
	call.uni 
	sha512_update_128, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	} // callseq 3
	ld.local.u32 	%r66, [%rd16637+192];
	and.b32  	%r2297, %r66, 127;
	and.b32  	%r2298, %r66, 12;
	shl.b32 	%r2299, %r66, 3;
	not.b32 	%r2300, %r2299;
	and.b32  	%r2301, %r2300, 24;
	shl.b32 	%r2302, %r216, %r2301;
	setp.eq.s32 	%p18, %r2298, 0;
	selp.b32 	%r2303, %r2302, 0, %p18;
	setp.eq.s32 	%p19, %r2298, 4;
	selp.b32 	%r2304, %r2302, 0, %p19;
	setp.eq.s32 	%p20, %r2298, 8;
	selp.b32 	%r2305, %r2302, 0, %p20;
	setp.eq.s32 	%p21, %r2298, 12;
	selp.b32 	%r2306, %r2302, 0, %p21;
	shr.u32 	%r2307, %r2297, 4;
	setp.eq.s32 	%p22, %r2307, 0;
	selp.b32 	%r2308, -2139062144, 0, %p22;
	and.b32  	%r2309, %r2303, %r2308;
	ld.local.v2.u32 	{%r2310, %r2311}, [%rd16637+64];
	or.b32  	%r3574, %r2309, %r2310;
	and.b32  	%r2314, %r2304, %r2308;
	or.b32  	%r3573, %r2314, %r2311;
	st.local.v2.u32 	[%rd16637+64], {%r3574, %r3573};
	and.b32  	%r2315, %r2305, %r2308;
	ld.local.v2.u32 	{%r2316, %r2317}, [%rd16637+72];
	or.b32  	%r3572, %r2315, %r2316;
	and.b32  	%r2320, %r2306, %r2308;
	or.b32  	%r3571, %r2317, %r2320;
	st.local.v2.u32 	[%rd16637+72], {%r3572, %r3571};
	setp.eq.s32 	%p23, %r2307, 1;
	selp.b32 	%r2321, -2139062144, 0, %p23;
	and.b32  	%r2322, %r2303, %r2321;
	ld.local.v2.u32 	{%r2323, %r2324}, [%rd16637+80];
	or.b32  	%r3570, %r2323, %r2322;
	and.b32  	%r2327, %r2304, %r2321;
	or.b32  	%r3569, %r2324, %r2327;
	st.local.v2.u32 	[%rd16637+80], {%r3570, %r3569};
	and.b32  	%r2328, %r2305, %r2321;
	ld.local.v2.u32 	{%r2329, %r2330}, [%rd16637+88];
	or.b32  	%r3568, %r2329, %r2328;
	and.b32  	%r2333, %r2306, %r2321;
	or.b32  	%r3567, %r2330, %r2333;
	st.local.v2.u32 	[%rd16637+88], {%r3568, %r3567};
	setp.eq.s32 	%p24, %r2307, 2;
	selp.b32 	%r2334, -2139062144, 0, %p24;
	and.b32  	%r2335, %r2303, %r2334;
	ld.local.v2.u32 	{%r2336, %r2337}, [%rd16637+96];
	or.b32  	%r3566, %r2336, %r2335;
	and.b32  	%r2340, %r2304, %r2334;
	or.b32  	%r3565, %r2337, %r2340;
	st.local.v2.u32 	[%rd16637+96], {%r3566, %r3565};
	and.b32  	%r2341, %r2305, %r2334;
	ld.local.v2.u32 	{%r2342, %r2343}, [%rd16637+104];
	or.b32  	%r3564, %r2342, %r2341;
	and.b32  	%r2346, %r2306, %r2334;
	or.b32  	%r3563, %r2343, %r2346;
	st.local.v2.u32 	[%rd16637+104], {%r3564, %r3563};
	setp.eq.s32 	%p25, %r2307, 3;
	selp.b32 	%r2347, -2139062144, 0, %p25;
	and.b32  	%r2348, %r2303, %r2347;
	ld.local.v2.u32 	{%r2349, %r2350}, [%rd16637+112];
	or.b32  	%r3562, %r2349, %r2348;
	and.b32  	%r2353, %r2304, %r2347;
	or.b32  	%r3561, %r2350, %r2353;
	st.local.v2.u32 	[%rd16637+112], {%r3562, %r3561};
	and.b32  	%r2354, %r2305, %r2347;
	ld.local.v2.u32 	{%r2355, %r2356}, [%rd16637+120];
	or.b32  	%r3560, %r2355, %r2354;
	and.b32  	%r2359, %r2306, %r2347;
	or.b32  	%r3559, %r2356, %r2359;
	st.local.v2.u32 	[%rd16637+120], {%r3560, %r3559};
	setp.eq.s32 	%p26, %r2307, 4;
	selp.b32 	%r2360, -2139062144, 0, %p26;
	and.b32  	%r2361, %r2303, %r2360;
	ld.local.v2.u32 	{%r2362, %r2363}, [%rd16637+128];
	or.b32  	%r3558, %r2362, %r2361;
	and.b32  	%r2366, %r2304, %r2360;
	or.b32  	%r3557, %r2363, %r2366;
	st.local.v2.u32 	[%rd16637+128], {%r3558, %r3557};
	and.b32  	%r2367, %r2305, %r2360;
	ld.local.v2.u32 	{%r2368, %r2369}, [%rd16637+136];
	or.b32  	%r3556, %r2368, %r2367;
	and.b32  	%r2372, %r2306, %r2360;
	or.b32  	%r3555, %r2369, %r2372;
	st.local.v2.u32 	[%rd16637+136], {%r3556, %r3555};
	setp.eq.s32 	%p27, %r2307, 5;
	selp.b32 	%r2373, -2139062144, 0, %p27;
	and.b32  	%r2374, %r2303, %r2373;
	ld.local.v2.u32 	{%r2375, %r2376}, [%rd16637+144];
	or.b32  	%r3554, %r2375, %r2374;
	and.b32  	%r2379, %r2304, %r2373;
	or.b32  	%r3553, %r2376, %r2379;
	st.local.v2.u32 	[%rd16637+144], {%r3554, %r3553};
	and.b32  	%r2380, %r2305, %r2373;
	ld.local.v2.u32 	{%r2381, %r2382}, [%rd16637+152];
	or.b32  	%r3552, %r2381, %r2380;
	and.b32  	%r2385, %r2306, %r2373;
	or.b32  	%r3551, %r2382, %r2385;
	st.local.v2.u32 	[%rd16637+152], {%r3552, %r3551};
	setp.eq.s32 	%p28, %r2307, 6;
	selp.b32 	%r2386, -2139062144, 0, %p28;
	and.b32  	%r2387, %r2303, %r2386;
	ld.local.v2.u32 	{%r2388, %r2389}, [%rd16637+160];
	or.b32  	%r3550, %r2388, %r2387;
	and.b32  	%r2392, %r2304, %r2386;
	or.b32  	%r3549, %r2389, %r2392;
	st.local.v2.u32 	[%rd16637+160], {%r3550, %r3549};
	and.b32  	%r2393, %r2305, %r2386;
	ld.local.v2.u32 	{%r2394, %r2395}, [%rd16637+168];
	or.b32  	%r3548, %r2394, %r2393;
	and.b32  	%r2398, %r2306, %r2386;
	or.b32  	%r3547, %r2395, %r2398;
	st.local.v2.u32 	[%rd16637+168], {%r3548, %r3547};
	setp.eq.s32 	%p29, %r2307, 7;
	selp.b32 	%r2399, -2139062144, 0, %p29;
	and.b32  	%r2400, %r2303, %r2399;
	ld.local.v2.u32 	{%r2401, %r2402}, [%rd16637+176];
	or.b32  	%r3546, %r2401, %r2400;
	and.b32  	%r2405, %r2304, %r2399;
	or.b32  	%r3545, %r2402, %r2405;
	st.local.v2.u32 	[%rd16637+176], {%r3546, %r3545};
	and.b32  	%r2406, %r2305, %r2399;
	ld.local.v2.u32 	{%r2407, %r2408}, [%rd16637+184];
	or.b32  	%r97, %r2407, %r2406;
	and.b32  	%r2411, %r2306, %r2399;
	or.b32  	%r98, %r2408, %r2411;
	st.local.v2.u32 	[%rd16637+184], {%r97, %r98};
	setp.lt.u32 	%p30, %r2297, 112;
	ld.local.u64 	%rd16657, [%rd16637];
	ld.local.u64 	%rd16656, [%rd16637+8];
	ld.local.u64 	%rd16655, [%rd16637+16];
	ld.local.u64 	%rd16654, [%rd16637+24];
	ld.local.u64 	%rd16653, [%rd16637+32];
	ld.local.u64 	%rd16652, [%rd16637+40];
	ld.local.u64 	%rd16651, [%rd16637+48];
	ld.local.u64 	%rd16650, [%rd16637+56];
	@%p30 bra 	$L__BB4_8;

	add.u64 	%rd16626, %SPL, 144;
	mov.b64 	%rd10245, {%r3573, %r3574};
	mov.b64 	%rd10246, {%r3571, %r3572};
	mov.b64 	%rd10247, {%r3569, %r3570};
	mov.b64 	%rd10248, {%r3567, %r3568};
	mov.b64 	%rd10249, {%r3565, %r3566};
	mov.b64 	%rd10250, {%r3563, %r3564};
	mov.b64 	%rd10251, {%r3561, %r3562};
	mov.b64 	%rd10252, {%r3559, %r3560};
	mov.b64 	%rd10253, {%r3557, %r3558};
	mov.b64 	%rd10254, {%r3555, %r3556};
	mov.b64 	%rd10255, {%r3553, %r3554};
	mov.b64 	%rd10256, {%r3551, %r3552};
	mov.b64 	%rd10257, {%r3549, %r3550};
	mov.b64 	%rd10258, {%r3547, %r3548};
	mov.b64 	%rd10259, {%r3545, %r3546};
	mov.b64 	%rd10260, {%r98, %r97};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16653, 46;
	shr.b64 	%rhs, %rd16653, 18;
	add.u64 	%rd10261, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16653, 50;
	shr.b64 	%rhs, %rd16653, 14;
	add.u64 	%rd10262, %lhs, %rhs;
	}
	xor.b64  	%rd10263, %rd10262, %rd10261;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16653, 23;
	shr.b64 	%rhs, %rd16653, 41;
	add.u64 	%rd10264, %lhs, %rhs;
	}
	xor.b64  	%rd10265, %rd10263, %rd10264;
	xor.b64  	%rd10266, %rd16651, %rd16652;
	and.b64  	%rd10267, %rd10266, %rd16653;
	xor.b64  	%rd10268, %rd10267, %rd16651;
	add.s64 	%rd10269, %rd10245, %rd16650;
	add.s64 	%rd10270, %rd10269, %rd10265;
	add.s64 	%rd10271, %rd10270, %rd10268;
	add.s64 	%rd10272, %rd10271, 4794697086780616226;
	add.s64 	%rd10273, %rd10272, %rd16654;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16657, 30;
	shr.b64 	%rhs, %rd16657, 34;
	add.u64 	%rd10274, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16657, 36;
	shr.b64 	%rhs, %rd16657, 28;
	add.u64 	%rd10275, %lhs, %rhs;
	}
	xor.b64  	%rd10276, %rd10275, %rd10274;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16657, 25;
	shr.b64 	%rhs, %rd16657, 39;
	add.u64 	%rd10277, %lhs, %rhs;
	}
	xor.b64  	%rd10278, %rd10276, %rd10277;
	xor.b64  	%rd10279, %rd16656, %rd16657;
	and.b64  	%rd10280, %rd16655, %rd10279;
	and.b64  	%rd10281, %rd16656, %rd16657;
	or.b64  	%rd10282, %rd10280, %rd10281;
	add.s64 	%rd10283, %rd10282, %rd10278;
	add.s64 	%rd10284, %rd10283, %rd10272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10273, 50;
	shr.b64 	%rhs, %rd10273, 14;
	add.u64 	%rd10285, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10273, 46;
	shr.b64 	%rhs, %rd10273, 18;
	add.u64 	%rd10286, %lhs, %rhs;
	}
	xor.b64  	%rd10287, %rd10285, %rd10286;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10273, 23;
	shr.b64 	%rhs, %rd10273, 41;
	add.u64 	%rd10288, %lhs, %rhs;
	}
	xor.b64  	%rd10289, %rd10287, %rd10288;
	xor.b64  	%rd10290, %rd16652, %rd16653;
	and.b64  	%rd10291, %rd10273, %rd10290;
	xor.b64  	%rd10292, %rd10291, %rd16652;
	add.s64 	%rd10293, %rd10246, %rd16651;
	add.s64 	%rd10294, %rd10293, %rd10292;
	add.s64 	%rd10295, %rd10294, %rd10289;
	add.s64 	%rd10296, %rd10295, 8158064640168781261;
	add.s64 	%rd10297, %rd10296, %rd16655;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10284, 36;
	shr.b64 	%rhs, %rd10284, 28;
	add.u64 	%rd10298, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10284, 30;
	shr.b64 	%rhs, %rd10284, 34;
	add.u64 	%rd10299, %lhs, %rhs;
	}
	xor.b64  	%rd10300, %rd10298, %rd10299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10284, 25;
	shr.b64 	%rhs, %rd10284, 39;
	add.u64 	%rd10301, %lhs, %rhs;
	}
	xor.b64  	%rd10302, %rd10300, %rd10301;
	and.b64  	%rd10303, %rd10284, %rd16657;
	xor.b64  	%rd10304, %rd10284, %rd16657;
	and.b64  	%rd10305, %rd10304, %rd16656;
	or.b64  	%rd10306, %rd10305, %rd10303;
	add.s64 	%rd10307, %rd10306, %rd10302;
	add.s64 	%rd10308, %rd10307, %rd10296;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10297, 50;
	shr.b64 	%rhs, %rd10297, 14;
	add.u64 	%rd10309, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10297, 46;
	shr.b64 	%rhs, %rd10297, 18;
	add.u64 	%rd10310, %lhs, %rhs;
	}
	xor.b64  	%rd10311, %rd10309, %rd10310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10297, 23;
	shr.b64 	%rhs, %rd10297, 41;
	add.u64 	%rd10312, %lhs, %rhs;
	}
	xor.b64  	%rd10313, %rd10311, %rd10312;
	xor.b64  	%rd10314, %rd10273, %rd16653;
	and.b64  	%rd10315, %rd10297, %rd10314;
	xor.b64  	%rd10316, %rd10315, %rd16653;
	add.s64 	%rd10317, %rd10247, %rd16652;
	add.s64 	%rd10318, %rd10317, %rd10316;
	add.s64 	%rd10319, %rd10318, %rd10313;
	add.s64 	%rd10320, %rd10319, -5349999486874862801;
	add.s64 	%rd10321, %rd10320, %rd16656;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10308, 36;
	shr.b64 	%rhs, %rd10308, 28;
	add.u64 	%rd10322, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10308, 30;
	shr.b64 	%rhs, %rd10308, 34;
	add.u64 	%rd10323, %lhs, %rhs;
	}
	xor.b64  	%rd10324, %rd10322, %rd10323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10308, 25;
	shr.b64 	%rhs, %rd10308, 39;
	add.u64 	%rd10325, %lhs, %rhs;
	}
	xor.b64  	%rd10326, %rd10324, %rd10325;
	and.b64  	%rd10327, %rd10308, %rd10284;
	xor.b64  	%rd10328, %rd10308, %rd10284;
	and.b64  	%rd10329, %rd10328, %rd16657;
	or.b64  	%rd10330, %rd10329, %rd10327;
	add.s64 	%rd10331, %rd10330, %rd10326;
	add.s64 	%rd10332, %rd10331, %rd10320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10321, 50;
	shr.b64 	%rhs, %rd10321, 14;
	add.u64 	%rd10333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10321, 46;
	shr.b64 	%rhs, %rd10321, 18;
	add.u64 	%rd10334, %lhs, %rhs;
	}
	xor.b64  	%rd10335, %rd10333, %rd10334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10321, 23;
	shr.b64 	%rhs, %rd10321, 41;
	add.u64 	%rd10336, %lhs, %rhs;
	}
	xor.b64  	%rd10337, %rd10335, %rd10336;
	xor.b64  	%rd10338, %rd10297, %rd10273;
	and.b64  	%rd10339, %rd10321, %rd10338;
	xor.b64  	%rd10340, %rd10339, %rd10273;
	add.s64 	%rd10341, %rd10248, %rd16653;
	add.s64 	%rd10342, %rd10341, %rd10340;
	add.s64 	%rd10343, %rd10342, %rd10337;
	add.s64 	%rd10344, %rd10343, -1606136188198331460;
	add.s64 	%rd10345, %rd10344, %rd16657;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10332, 36;
	shr.b64 	%rhs, %rd10332, 28;
	add.u64 	%rd10346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10332, 30;
	shr.b64 	%rhs, %rd10332, 34;
	add.u64 	%rd10347, %lhs, %rhs;
	}
	xor.b64  	%rd10348, %rd10346, %rd10347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10332, 25;
	shr.b64 	%rhs, %rd10332, 39;
	add.u64 	%rd10349, %lhs, %rhs;
	}
	xor.b64  	%rd10350, %rd10348, %rd10349;
	and.b64  	%rd10351, %rd10332, %rd10308;
	xor.b64  	%rd10352, %rd10332, %rd10308;
	and.b64  	%rd10353, %rd10352, %rd10284;
	or.b64  	%rd10354, %rd10353, %rd10351;
	add.s64 	%rd10355, %rd10354, %rd10350;
	add.s64 	%rd10356, %rd10355, %rd10344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10345, 50;
	shr.b64 	%rhs, %rd10345, 14;
	add.u64 	%rd10357, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10345, 46;
	shr.b64 	%rhs, %rd10345, 18;
	add.u64 	%rd10358, %lhs, %rhs;
	}
	xor.b64  	%rd10359, %rd10357, %rd10358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10345, 23;
	shr.b64 	%rhs, %rd10345, 41;
	add.u64 	%rd10360, %lhs, %rhs;
	}
	xor.b64  	%rd10361, %rd10359, %rd10360;
	xor.b64  	%rd10362, %rd10321, %rd10297;
	and.b64  	%rd10363, %rd10345, %rd10362;
	xor.b64  	%rd10364, %rd10363, %rd10297;
	add.s64 	%rd10365, %rd10249, %rd10273;
	add.s64 	%rd10366, %rd10365, %rd10364;
	add.s64 	%rd10367, %rd10366, %rd10361;
	add.s64 	%rd10368, %rd10367, 4131703408338449720;
	add.s64 	%rd10369, %rd10368, %rd10284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10356, 36;
	shr.b64 	%rhs, %rd10356, 28;
	add.u64 	%rd10370, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10356, 30;
	shr.b64 	%rhs, %rd10356, 34;
	add.u64 	%rd10371, %lhs, %rhs;
	}
	xor.b64  	%rd10372, %rd10370, %rd10371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10356, 25;
	shr.b64 	%rhs, %rd10356, 39;
	add.u64 	%rd10373, %lhs, %rhs;
	}
	xor.b64  	%rd10374, %rd10372, %rd10373;
	and.b64  	%rd10375, %rd10356, %rd10332;
	xor.b64  	%rd10376, %rd10356, %rd10332;
	and.b64  	%rd10377, %rd10376, %rd10308;
	or.b64  	%rd10378, %rd10377, %rd10375;
	add.s64 	%rd10379, %rd10378, %rd10374;
	add.s64 	%rd10380, %rd10379, %rd10368;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10369, 50;
	shr.b64 	%rhs, %rd10369, 14;
	add.u64 	%rd10381, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10369, 46;
	shr.b64 	%rhs, %rd10369, 18;
	add.u64 	%rd10382, %lhs, %rhs;
	}
	xor.b64  	%rd10383, %rd10381, %rd10382;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10369, 23;
	shr.b64 	%rhs, %rd10369, 41;
	add.u64 	%rd10384, %lhs, %rhs;
	}
	xor.b64  	%rd10385, %rd10383, %rd10384;
	xor.b64  	%rd10386, %rd10345, %rd10321;
	and.b64  	%rd10387, %rd10369, %rd10386;
	xor.b64  	%rd10388, %rd10387, %rd10321;
	add.s64 	%rd10389, %rd10250, %rd10297;
	add.s64 	%rd10390, %rd10389, %rd10388;
	add.s64 	%rd10391, %rd10390, %rd10385;
	add.s64 	%rd10392, %rd10391, 6480981068601479193;
	add.s64 	%rd10393, %rd10392, %rd10308;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10380, 36;
	shr.b64 	%rhs, %rd10380, 28;
	add.u64 	%rd10394, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10380, 30;
	shr.b64 	%rhs, %rd10380, 34;
	add.u64 	%rd10395, %lhs, %rhs;
	}
	xor.b64  	%rd10396, %rd10394, %rd10395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10380, 25;
	shr.b64 	%rhs, %rd10380, 39;
	add.u64 	%rd10397, %lhs, %rhs;
	}
	xor.b64  	%rd10398, %rd10396, %rd10397;
	and.b64  	%rd10399, %rd10380, %rd10356;
	xor.b64  	%rd10400, %rd10380, %rd10356;
	and.b64  	%rd10401, %rd10400, %rd10332;
	or.b64  	%rd10402, %rd10401, %rd10399;
	add.s64 	%rd10403, %rd10402, %rd10398;
	add.s64 	%rd10404, %rd10403, %rd10392;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10393, 50;
	shr.b64 	%rhs, %rd10393, 14;
	add.u64 	%rd10405, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10393, 46;
	shr.b64 	%rhs, %rd10393, 18;
	add.u64 	%rd10406, %lhs, %rhs;
	}
	xor.b64  	%rd10407, %rd10405, %rd10406;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10393, 23;
	shr.b64 	%rhs, %rd10393, 41;
	add.u64 	%rd10408, %lhs, %rhs;
	}
	xor.b64  	%rd10409, %rd10407, %rd10408;
	xor.b64  	%rd10410, %rd10369, %rd10345;
	and.b64  	%rd10411, %rd10393, %rd10410;
	xor.b64  	%rd10412, %rd10411, %rd10345;
	add.s64 	%rd10413, %rd10251, %rd10321;
	add.s64 	%rd10414, %rd10413, %rd10412;
	add.s64 	%rd10415, %rd10414, %rd10409;
	add.s64 	%rd10416, %rd10415, -7908458776815382629;
	add.s64 	%rd10417, %rd10416, %rd10332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10404, 36;
	shr.b64 	%rhs, %rd10404, 28;
	add.u64 	%rd10418, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10404, 30;
	shr.b64 	%rhs, %rd10404, 34;
	add.u64 	%rd10419, %lhs, %rhs;
	}
	xor.b64  	%rd10420, %rd10418, %rd10419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10404, 25;
	shr.b64 	%rhs, %rd10404, 39;
	add.u64 	%rd10421, %lhs, %rhs;
	}
	xor.b64  	%rd10422, %rd10420, %rd10421;
	and.b64  	%rd10423, %rd10404, %rd10380;
	xor.b64  	%rd10424, %rd10404, %rd10380;
	and.b64  	%rd10425, %rd10424, %rd10356;
	or.b64  	%rd10426, %rd10425, %rd10423;
	add.s64 	%rd10427, %rd10426, %rd10422;
	add.s64 	%rd10428, %rd10427, %rd10416;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10417, 50;
	shr.b64 	%rhs, %rd10417, 14;
	add.u64 	%rd10429, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10417, 46;
	shr.b64 	%rhs, %rd10417, 18;
	add.u64 	%rd10430, %lhs, %rhs;
	}
	xor.b64  	%rd10431, %rd10429, %rd10430;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10417, 23;
	shr.b64 	%rhs, %rd10417, 41;
	add.u64 	%rd10432, %lhs, %rhs;
	}
	xor.b64  	%rd10433, %rd10431, %rd10432;
	xor.b64  	%rd10434, %rd10393, %rd10369;
	and.b64  	%rd10435, %rd10417, %rd10434;
	xor.b64  	%rd10436, %rd10435, %rd10369;
	add.s64 	%rd10437, %rd10252, %rd10345;
	add.s64 	%rd10438, %rd10437, %rd10436;
	add.s64 	%rd10439, %rd10438, %rd10433;
	add.s64 	%rd10440, %rd10439, -6116909921290321640;
	add.s64 	%rd10441, %rd10440, %rd10356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10428, 36;
	shr.b64 	%rhs, %rd10428, 28;
	add.u64 	%rd10442, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10428, 30;
	shr.b64 	%rhs, %rd10428, 34;
	add.u64 	%rd10443, %lhs, %rhs;
	}
	xor.b64  	%rd10444, %rd10442, %rd10443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10428, 25;
	shr.b64 	%rhs, %rd10428, 39;
	add.u64 	%rd10445, %lhs, %rhs;
	}
	xor.b64  	%rd10446, %rd10444, %rd10445;
	and.b64  	%rd10447, %rd10428, %rd10404;
	xor.b64  	%rd10448, %rd10428, %rd10404;
	and.b64  	%rd10449, %rd10448, %rd10380;
	or.b64  	%rd10450, %rd10449, %rd10447;
	add.s64 	%rd10451, %rd10450, %rd10446;
	add.s64 	%rd10452, %rd10451, %rd10440;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10441, 50;
	shr.b64 	%rhs, %rd10441, 14;
	add.u64 	%rd10453, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10441, 46;
	shr.b64 	%rhs, %rd10441, 18;
	add.u64 	%rd10454, %lhs, %rhs;
	}
	xor.b64  	%rd10455, %rd10453, %rd10454;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10441, 23;
	shr.b64 	%rhs, %rd10441, 41;
	add.u64 	%rd10456, %lhs, %rhs;
	}
	xor.b64  	%rd10457, %rd10455, %rd10456;
	xor.b64  	%rd10458, %rd10417, %rd10393;
	and.b64  	%rd10459, %rd10441, %rd10458;
	xor.b64  	%rd10460, %rd10459, %rd10393;
	add.s64 	%rd10461, %rd10253, %rd10369;
	add.s64 	%rd10462, %rd10461, %rd10460;
	add.s64 	%rd10463, %rd10462, %rd10457;
	add.s64 	%rd10464, %rd10463, -2880145864133508542;
	add.s64 	%rd10465, %rd10464, %rd10380;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10452, 36;
	shr.b64 	%rhs, %rd10452, 28;
	add.u64 	%rd10466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10452, 30;
	shr.b64 	%rhs, %rd10452, 34;
	add.u64 	%rd10467, %lhs, %rhs;
	}
	xor.b64  	%rd10468, %rd10466, %rd10467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10452, 25;
	shr.b64 	%rhs, %rd10452, 39;
	add.u64 	%rd10469, %lhs, %rhs;
	}
	xor.b64  	%rd10470, %rd10468, %rd10469;
	and.b64  	%rd10471, %rd10452, %rd10428;
	xor.b64  	%rd10472, %rd10452, %rd10428;
	and.b64  	%rd10473, %rd10472, %rd10404;
	or.b64  	%rd10474, %rd10473, %rd10471;
	add.s64 	%rd10475, %rd10474, %rd10470;
	add.s64 	%rd10476, %rd10475, %rd10464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10465, 50;
	shr.b64 	%rhs, %rd10465, 14;
	add.u64 	%rd10477, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10465, 46;
	shr.b64 	%rhs, %rd10465, 18;
	add.u64 	%rd10478, %lhs, %rhs;
	}
	xor.b64  	%rd10479, %rd10477, %rd10478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10465, 23;
	shr.b64 	%rhs, %rd10465, 41;
	add.u64 	%rd10480, %lhs, %rhs;
	}
	xor.b64  	%rd10481, %rd10479, %rd10480;
	xor.b64  	%rd10482, %rd10441, %rd10417;
	and.b64  	%rd10483, %rd10465, %rd10482;
	xor.b64  	%rd10484, %rd10483, %rd10417;
	add.s64 	%rd10485, %rd10254, %rd10393;
	add.s64 	%rd10486, %rd10485, %rd10484;
	add.s64 	%rd10487, %rd10486, %rd10481;
	add.s64 	%rd10488, %rd10487, 1334009975649890238;
	add.s64 	%rd10489, %rd10488, %rd10404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10476, 36;
	shr.b64 	%rhs, %rd10476, 28;
	add.u64 	%rd10490, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10476, 30;
	shr.b64 	%rhs, %rd10476, 34;
	add.u64 	%rd10491, %lhs, %rhs;
	}
	xor.b64  	%rd10492, %rd10490, %rd10491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10476, 25;
	shr.b64 	%rhs, %rd10476, 39;
	add.u64 	%rd10493, %lhs, %rhs;
	}
	xor.b64  	%rd10494, %rd10492, %rd10493;
	and.b64  	%rd10495, %rd10476, %rd10452;
	xor.b64  	%rd10496, %rd10476, %rd10452;
	and.b64  	%rd10497, %rd10496, %rd10428;
	or.b64  	%rd10498, %rd10497, %rd10495;
	add.s64 	%rd10499, %rd10498, %rd10494;
	add.s64 	%rd10500, %rd10499, %rd10488;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10489, 50;
	shr.b64 	%rhs, %rd10489, 14;
	add.u64 	%rd10501, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10489, 46;
	shr.b64 	%rhs, %rd10489, 18;
	add.u64 	%rd10502, %lhs, %rhs;
	}
	xor.b64  	%rd10503, %rd10501, %rd10502;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10489, 23;
	shr.b64 	%rhs, %rd10489, 41;
	add.u64 	%rd10504, %lhs, %rhs;
	}
	xor.b64  	%rd10505, %rd10503, %rd10504;
	xor.b64  	%rd10506, %rd10465, %rd10441;
	and.b64  	%rd10507, %rd10489, %rd10506;
	xor.b64  	%rd10508, %rd10507, %rd10441;
	add.s64 	%rd10509, %rd10255, %rd10417;
	add.s64 	%rd10510, %rd10509, %rd10508;
	add.s64 	%rd10511, %rd10510, %rd10505;
	add.s64 	%rd10512, %rd10511, 2608012711638119052;
	add.s64 	%rd10513, %rd10512, %rd10428;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10500, 36;
	shr.b64 	%rhs, %rd10500, 28;
	add.u64 	%rd10514, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10500, 30;
	shr.b64 	%rhs, %rd10500, 34;
	add.u64 	%rd10515, %lhs, %rhs;
	}
	xor.b64  	%rd10516, %rd10514, %rd10515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10500, 25;
	shr.b64 	%rhs, %rd10500, 39;
	add.u64 	%rd10517, %lhs, %rhs;
	}
	xor.b64  	%rd10518, %rd10516, %rd10517;
	and.b64  	%rd10519, %rd10500, %rd10476;
	xor.b64  	%rd10520, %rd10500, %rd10476;
	and.b64  	%rd10521, %rd10520, %rd10452;
	or.b64  	%rd10522, %rd10521, %rd10519;
	add.s64 	%rd10523, %rd10522, %rd10518;
	add.s64 	%rd10524, %rd10523, %rd10512;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10513, 50;
	shr.b64 	%rhs, %rd10513, 14;
	add.u64 	%rd10525, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10513, 46;
	shr.b64 	%rhs, %rd10513, 18;
	add.u64 	%rd10526, %lhs, %rhs;
	}
	xor.b64  	%rd10527, %rd10525, %rd10526;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10513, 23;
	shr.b64 	%rhs, %rd10513, 41;
	add.u64 	%rd10528, %lhs, %rhs;
	}
	xor.b64  	%rd10529, %rd10527, %rd10528;
	xor.b64  	%rd10530, %rd10489, %rd10465;
	and.b64  	%rd10531, %rd10513, %rd10530;
	xor.b64  	%rd10532, %rd10531, %rd10465;
	add.s64 	%rd10533, %rd10256, %rd10441;
	add.s64 	%rd10534, %rd10533, %rd10532;
	add.s64 	%rd10535, %rd10534, %rd10529;
	add.s64 	%rd10536, %rd10535, 6128411473006802146;
	add.s64 	%rd10537, %rd10536, %rd10452;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10524, 36;
	shr.b64 	%rhs, %rd10524, 28;
	add.u64 	%rd10538, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10524, 30;
	shr.b64 	%rhs, %rd10524, 34;
	add.u64 	%rd10539, %lhs, %rhs;
	}
	xor.b64  	%rd10540, %rd10538, %rd10539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10524, 25;
	shr.b64 	%rhs, %rd10524, 39;
	add.u64 	%rd10541, %lhs, %rhs;
	}
	xor.b64  	%rd10542, %rd10540, %rd10541;
	and.b64  	%rd10543, %rd10524, %rd10500;
	xor.b64  	%rd10544, %rd10524, %rd10500;
	and.b64  	%rd10545, %rd10544, %rd10476;
	or.b64  	%rd10546, %rd10545, %rd10543;
	add.s64 	%rd10547, %rd10546, %rd10542;
	add.s64 	%rd10548, %rd10547, %rd10536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10537, 50;
	shr.b64 	%rhs, %rd10537, 14;
	add.u64 	%rd10549, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10537, 46;
	shr.b64 	%rhs, %rd10537, 18;
	add.u64 	%rd10550, %lhs, %rhs;
	}
	xor.b64  	%rd10551, %rd10549, %rd10550;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10537, 23;
	shr.b64 	%rhs, %rd10537, 41;
	add.u64 	%rd10552, %lhs, %rhs;
	}
	xor.b64  	%rd10553, %rd10551, %rd10552;
	xor.b64  	%rd10554, %rd10513, %rd10489;
	and.b64  	%rd10555, %rd10537, %rd10554;
	xor.b64  	%rd10556, %rd10555, %rd10489;
	add.s64 	%rd10557, %rd10257, %rd10465;
	add.s64 	%rd10558, %rd10557, %rd10556;
	add.s64 	%rd10559, %rd10558, %rd10553;
	add.s64 	%rd10560, %rd10559, 8268148722764581231;
	add.s64 	%rd10561, %rd10560, %rd10476;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10548, 36;
	shr.b64 	%rhs, %rd10548, 28;
	add.u64 	%rd10562, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10548, 30;
	shr.b64 	%rhs, %rd10548, 34;
	add.u64 	%rd10563, %lhs, %rhs;
	}
	xor.b64  	%rd10564, %rd10562, %rd10563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10548, 25;
	shr.b64 	%rhs, %rd10548, 39;
	add.u64 	%rd10565, %lhs, %rhs;
	}
	xor.b64  	%rd10566, %rd10564, %rd10565;
	and.b64  	%rd10567, %rd10548, %rd10524;
	xor.b64  	%rd10568, %rd10548, %rd10524;
	and.b64  	%rd10569, %rd10568, %rd10500;
	or.b64  	%rd10570, %rd10569, %rd10567;
	add.s64 	%rd10571, %rd10570, %rd10566;
	add.s64 	%rd10572, %rd10571, %rd10560;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10561, 50;
	shr.b64 	%rhs, %rd10561, 14;
	add.u64 	%rd10573, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10561, 46;
	shr.b64 	%rhs, %rd10561, 18;
	add.u64 	%rd10574, %lhs, %rhs;
	}
	xor.b64  	%rd10575, %rd10573, %rd10574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10561, 23;
	shr.b64 	%rhs, %rd10561, 41;
	add.u64 	%rd10576, %lhs, %rhs;
	}
	xor.b64  	%rd10577, %rd10575, %rd10576;
	xor.b64  	%rd10578, %rd10537, %rd10513;
	and.b64  	%rd10579, %rd10561, %rd10578;
	xor.b64  	%rd10580, %rd10579, %rd10513;
	add.s64 	%rd10581, %rd10258, %rd10489;
	add.s64 	%rd10582, %rd10581, %rd10580;
	add.s64 	%rd10583, %rd10582, %rd10577;
	add.s64 	%rd10584, %rd10583, -9160688886553864527;
	add.s64 	%rd10585, %rd10584, %rd10500;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10572, 36;
	shr.b64 	%rhs, %rd10572, 28;
	add.u64 	%rd10586, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10572, 30;
	shr.b64 	%rhs, %rd10572, 34;
	add.u64 	%rd10587, %lhs, %rhs;
	}
	xor.b64  	%rd10588, %rd10586, %rd10587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10572, 25;
	shr.b64 	%rhs, %rd10572, 39;
	add.u64 	%rd10589, %lhs, %rhs;
	}
	xor.b64  	%rd10590, %rd10588, %rd10589;
	and.b64  	%rd10591, %rd10572, %rd10548;
	xor.b64  	%rd10592, %rd10572, %rd10548;
	and.b64  	%rd10593, %rd10592, %rd10524;
	or.b64  	%rd10594, %rd10593, %rd10591;
	add.s64 	%rd10595, %rd10594, %rd10590;
	add.s64 	%rd10596, %rd10595, %rd10584;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10585, 50;
	shr.b64 	%rhs, %rd10585, 14;
	add.u64 	%rd10597, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10585, 46;
	shr.b64 	%rhs, %rd10585, 18;
	add.u64 	%rd10598, %lhs, %rhs;
	}
	xor.b64  	%rd10599, %rd10597, %rd10598;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10585, 23;
	shr.b64 	%rhs, %rd10585, 41;
	add.u64 	%rd10600, %lhs, %rhs;
	}
	xor.b64  	%rd10601, %rd10599, %rd10600;
	xor.b64  	%rd10602, %rd10561, %rd10537;
	and.b64  	%rd10603, %rd10585, %rd10602;
	xor.b64  	%rd10604, %rd10603, %rd10537;
	add.s64 	%rd10605, %rd10259, %rd10513;
	add.s64 	%rd10606, %rd10605, %rd10604;
	add.s64 	%rd10607, %rd10606, %rd10601;
	add.s64 	%rd10608, %rd10607, -7215885187991268811;
	add.s64 	%rd10609, %rd10608, %rd10524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10596, 36;
	shr.b64 	%rhs, %rd10596, 28;
	add.u64 	%rd10610, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10596, 30;
	shr.b64 	%rhs, %rd10596, 34;
	add.u64 	%rd10611, %lhs, %rhs;
	}
	xor.b64  	%rd10612, %rd10610, %rd10611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10596, 25;
	shr.b64 	%rhs, %rd10596, 39;
	add.u64 	%rd10613, %lhs, %rhs;
	}
	xor.b64  	%rd10614, %rd10612, %rd10613;
	and.b64  	%rd10615, %rd10596, %rd10572;
	xor.b64  	%rd10616, %rd10596, %rd10572;
	and.b64  	%rd10617, %rd10616, %rd10548;
	or.b64  	%rd10618, %rd10617, %rd10615;
	add.s64 	%rd10619, %rd10618, %rd10614;
	add.s64 	%rd10620, %rd10619, %rd10608;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10609, 50;
	shr.b64 	%rhs, %rd10609, 14;
	add.u64 	%rd10621, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10609, 46;
	shr.b64 	%rhs, %rd10609, 18;
	add.u64 	%rd10622, %lhs, %rhs;
	}
	xor.b64  	%rd10623, %rd10621, %rd10622;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10609, 23;
	shr.b64 	%rhs, %rd10609, 41;
	add.u64 	%rd10624, %lhs, %rhs;
	}
	xor.b64  	%rd10625, %rd10623, %rd10624;
	xor.b64  	%rd10626, %rd10585, %rd10561;
	and.b64  	%rd10627, %rd10609, %rd10626;
	xor.b64  	%rd10628, %rd10627, %rd10561;
	add.s64 	%rd10629, %rd10260, %rd10537;
	add.s64 	%rd10630, %rd10629, %rd10628;
	add.s64 	%rd10631, %rd10630, %rd10625;
	add.s64 	%rd10632, %rd10631, -4495734319001033068;
	add.s64 	%rd10633, %rd10632, %rd10548;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10620, 36;
	shr.b64 	%rhs, %rd10620, 28;
	add.u64 	%rd10634, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10620, 30;
	shr.b64 	%rhs, %rd10620, 34;
	add.u64 	%rd10635, %lhs, %rhs;
	}
	xor.b64  	%rd10636, %rd10634, %rd10635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10620, 25;
	shr.b64 	%rhs, %rd10620, 39;
	add.u64 	%rd10637, %lhs, %rhs;
	}
	xor.b64  	%rd10638, %rd10636, %rd10637;
	and.b64  	%rd10639, %rd10620, %rd10596;
	xor.b64  	%rd10640, %rd10620, %rd10596;
	and.b64  	%rd10641, %rd10640, %rd10572;
	or.b64  	%rd10642, %rd10641, %rd10639;
	add.s64 	%rd10643, %rd10642, %rd10638;
	add.s64 	%rd10644, %rd10643, %rd10632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10259, 45;
	shr.b64 	%rhs, %rd10259, 19;
	add.u64 	%rd10645, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10259, 3;
	shr.b64 	%rhs, %rd10259, 61;
	add.u64 	%rd10646, %lhs, %rhs;
	}
	xor.b64  	%rd10647, %rd10645, %rd10646;
	shr.u64 	%rd10648, %rd10259, 6;
	xor.b64  	%rd10649, %rd10647, %rd10648;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10246, 63;
	shr.b64 	%rhs, %rd10246, 1;
	add.u64 	%rd10650, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10246, 56;
	shr.b64 	%rhs, %rd10246, 8;
	add.u64 	%rd10651, %lhs, %rhs;
	}
	xor.b64  	%rd10652, %rd10650, %rd10651;
	shr.u64 	%rd10653, %rd10246, 7;
	xor.b64  	%rd10654, %rd10652, %rd10653;
	add.s64 	%rd10655, %rd10654, %rd10245;
	add.s64 	%rd10656, %rd10655, %rd10254;
	add.s64 	%rd10657, %rd10656, %rd10649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10260, 45;
	shr.b64 	%rhs, %rd10260, 19;
	add.u64 	%rd10658, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10260, 3;
	shr.b64 	%rhs, %rd10260, 61;
	add.u64 	%rd10659, %lhs, %rhs;
	}
	xor.b64  	%rd10660, %rd10658, %rd10659;
	shr.u64 	%rd10661, %rd10260, 6;
	xor.b64  	%rd10662, %rd10660, %rd10661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10247, 63;
	shr.b64 	%rhs, %rd10247, 1;
	add.u64 	%rd10663, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10247, 56;
	shr.b64 	%rhs, %rd10247, 8;
	add.u64 	%rd10664, %lhs, %rhs;
	}
	xor.b64  	%rd10665, %rd10663, %rd10664;
	shr.u64 	%rd10666, %rd10247, 7;
	xor.b64  	%rd10667, %rd10665, %rd10666;
	add.s64 	%rd10668, %rd10667, %rd10246;
	add.s64 	%rd10669, %rd10668, %rd10255;
	add.s64 	%rd10670, %rd10669, %rd10662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10657, 45;
	shr.b64 	%rhs, %rd10657, 19;
	add.u64 	%rd10671, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10657, 3;
	shr.b64 	%rhs, %rd10657, 61;
	add.u64 	%rd10672, %lhs, %rhs;
	}
	xor.b64  	%rd10673, %rd10671, %rd10672;
	shr.u64 	%rd10674, %rd10657, 6;
	xor.b64  	%rd10675, %rd10673, %rd10674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10248, 63;
	shr.b64 	%rhs, %rd10248, 1;
	add.u64 	%rd10676, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10248, 56;
	shr.b64 	%rhs, %rd10248, 8;
	add.u64 	%rd10677, %lhs, %rhs;
	}
	xor.b64  	%rd10678, %rd10676, %rd10677;
	shr.u64 	%rd10679, %rd10248, 7;
	xor.b64  	%rd10680, %rd10678, %rd10679;
	add.s64 	%rd10681, %rd10680, %rd10247;
	add.s64 	%rd10682, %rd10681, %rd10256;
	add.s64 	%rd10683, %rd10682, %rd10675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10670, 45;
	shr.b64 	%rhs, %rd10670, 19;
	add.u64 	%rd10684, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10670, 3;
	shr.b64 	%rhs, %rd10670, 61;
	add.u64 	%rd10685, %lhs, %rhs;
	}
	xor.b64  	%rd10686, %rd10684, %rd10685;
	shr.u64 	%rd10687, %rd10670, 6;
	xor.b64  	%rd10688, %rd10686, %rd10687;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10249, 63;
	shr.b64 	%rhs, %rd10249, 1;
	add.u64 	%rd10689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10249, 56;
	shr.b64 	%rhs, %rd10249, 8;
	add.u64 	%rd10690, %lhs, %rhs;
	}
	xor.b64  	%rd10691, %rd10689, %rd10690;
	shr.u64 	%rd10692, %rd10249, 7;
	xor.b64  	%rd10693, %rd10691, %rd10692;
	add.s64 	%rd10694, %rd10693, %rd10248;
	add.s64 	%rd10695, %rd10694, %rd10257;
	add.s64 	%rd10696, %rd10695, %rd10688;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10683, 45;
	shr.b64 	%rhs, %rd10683, 19;
	add.u64 	%rd10697, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10683, 3;
	shr.b64 	%rhs, %rd10683, 61;
	add.u64 	%rd10698, %lhs, %rhs;
	}
	xor.b64  	%rd10699, %rd10697, %rd10698;
	shr.u64 	%rd10700, %rd10683, 6;
	xor.b64  	%rd10701, %rd10699, %rd10700;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10250, 63;
	shr.b64 	%rhs, %rd10250, 1;
	add.u64 	%rd10702, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10250, 56;
	shr.b64 	%rhs, %rd10250, 8;
	add.u64 	%rd10703, %lhs, %rhs;
	}
	xor.b64  	%rd10704, %rd10702, %rd10703;
	shr.u64 	%rd10705, %rd10250, 7;
	xor.b64  	%rd10706, %rd10704, %rd10705;
	add.s64 	%rd10707, %rd10706, %rd10249;
	add.s64 	%rd10708, %rd10707, %rd10258;
	add.s64 	%rd10709, %rd10708, %rd10701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10696, 45;
	shr.b64 	%rhs, %rd10696, 19;
	add.u64 	%rd10710, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10696, 3;
	shr.b64 	%rhs, %rd10696, 61;
	add.u64 	%rd10711, %lhs, %rhs;
	}
	xor.b64  	%rd10712, %rd10710, %rd10711;
	shr.u64 	%rd10713, %rd10696, 6;
	xor.b64  	%rd10714, %rd10712, %rd10713;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10251, 63;
	shr.b64 	%rhs, %rd10251, 1;
	add.u64 	%rd10715, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10251, 56;
	shr.b64 	%rhs, %rd10251, 8;
	add.u64 	%rd10716, %lhs, %rhs;
	}
	xor.b64  	%rd10717, %rd10715, %rd10716;
	shr.u64 	%rd10718, %rd10251, 7;
	xor.b64  	%rd10719, %rd10717, %rd10718;
	add.s64 	%rd10720, %rd10719, %rd10250;
	add.s64 	%rd10721, %rd10720, %rd10259;
	add.s64 	%rd10722, %rd10721, %rd10714;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10709, 45;
	shr.b64 	%rhs, %rd10709, 19;
	add.u64 	%rd10723, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10709, 3;
	shr.b64 	%rhs, %rd10709, 61;
	add.u64 	%rd10724, %lhs, %rhs;
	}
	xor.b64  	%rd10725, %rd10723, %rd10724;
	shr.u64 	%rd10726, %rd10709, 6;
	xor.b64  	%rd10727, %rd10725, %rd10726;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10252, 63;
	shr.b64 	%rhs, %rd10252, 1;
	add.u64 	%rd10728, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10252, 56;
	shr.b64 	%rhs, %rd10252, 8;
	add.u64 	%rd10729, %lhs, %rhs;
	}
	xor.b64  	%rd10730, %rd10728, %rd10729;
	shr.u64 	%rd10731, %rd10252, 7;
	xor.b64  	%rd10732, %rd10730, %rd10731;
	add.s64 	%rd10733, %rd10732, %rd10251;
	add.s64 	%rd10734, %rd10733, %rd10260;
	add.s64 	%rd10735, %rd10734, %rd10727;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10722, 45;
	shr.b64 	%rhs, %rd10722, 19;
	add.u64 	%rd10736, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10722, 3;
	shr.b64 	%rhs, %rd10722, 61;
	add.u64 	%rd10737, %lhs, %rhs;
	}
	xor.b64  	%rd10738, %rd10736, %rd10737;
	shr.u64 	%rd10739, %rd10722, 6;
	xor.b64  	%rd10740, %rd10738, %rd10739;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10253, 63;
	shr.b64 	%rhs, %rd10253, 1;
	add.u64 	%rd10741, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10253, 56;
	shr.b64 	%rhs, %rd10253, 8;
	add.u64 	%rd10742, %lhs, %rhs;
	}
	xor.b64  	%rd10743, %rd10741, %rd10742;
	shr.u64 	%rd10744, %rd10253, 7;
	xor.b64  	%rd10745, %rd10743, %rd10744;
	add.s64 	%rd10746, %rd10745, %rd10252;
	add.s64 	%rd10747, %rd10746, %rd10657;
	add.s64 	%rd10748, %rd10747, %rd10740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10735, 45;
	shr.b64 	%rhs, %rd10735, 19;
	add.u64 	%rd10749, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10735, 3;
	shr.b64 	%rhs, %rd10735, 61;
	add.u64 	%rd10750, %lhs, %rhs;
	}
	xor.b64  	%rd10751, %rd10749, %rd10750;
	shr.u64 	%rd10752, %rd10735, 6;
	xor.b64  	%rd10753, %rd10751, %rd10752;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10254, 63;
	shr.b64 	%rhs, %rd10254, 1;
	add.u64 	%rd10754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10254, 56;
	shr.b64 	%rhs, %rd10254, 8;
	add.u64 	%rd10755, %lhs, %rhs;
	}
	xor.b64  	%rd10756, %rd10754, %rd10755;
	shr.u64 	%rd10757, %rd10254, 7;
	xor.b64  	%rd10758, %rd10756, %rd10757;
	add.s64 	%rd10759, %rd10758, %rd10253;
	add.s64 	%rd10760, %rd10759, %rd10670;
	add.s64 	%rd10761, %rd10760, %rd10753;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10748, 45;
	shr.b64 	%rhs, %rd10748, 19;
	add.u64 	%rd10762, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10748, 3;
	shr.b64 	%rhs, %rd10748, 61;
	add.u64 	%rd10763, %lhs, %rhs;
	}
	xor.b64  	%rd10764, %rd10762, %rd10763;
	shr.u64 	%rd10765, %rd10748, 6;
	xor.b64  	%rd10766, %rd10764, %rd10765;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10255, 63;
	shr.b64 	%rhs, %rd10255, 1;
	add.u64 	%rd10767, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10255, 56;
	shr.b64 	%rhs, %rd10255, 8;
	add.u64 	%rd10768, %lhs, %rhs;
	}
	xor.b64  	%rd10769, %rd10767, %rd10768;
	shr.u64 	%rd10770, %rd10255, 7;
	xor.b64  	%rd10771, %rd10769, %rd10770;
	add.s64 	%rd10772, %rd10771, %rd10254;
	add.s64 	%rd10773, %rd10772, %rd10683;
	add.s64 	%rd10774, %rd10773, %rd10766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10761, 45;
	shr.b64 	%rhs, %rd10761, 19;
	add.u64 	%rd10775, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10761, 3;
	shr.b64 	%rhs, %rd10761, 61;
	add.u64 	%rd10776, %lhs, %rhs;
	}
	xor.b64  	%rd10777, %rd10775, %rd10776;
	shr.u64 	%rd10778, %rd10761, 6;
	xor.b64  	%rd10779, %rd10777, %rd10778;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10256, 63;
	shr.b64 	%rhs, %rd10256, 1;
	add.u64 	%rd10780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10256, 56;
	shr.b64 	%rhs, %rd10256, 8;
	add.u64 	%rd10781, %lhs, %rhs;
	}
	xor.b64  	%rd10782, %rd10780, %rd10781;
	shr.u64 	%rd10783, %rd10256, 7;
	xor.b64  	%rd10784, %rd10782, %rd10783;
	add.s64 	%rd10785, %rd10784, %rd10255;
	add.s64 	%rd10786, %rd10785, %rd10696;
	add.s64 	%rd10787, %rd10786, %rd10779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10774, 45;
	shr.b64 	%rhs, %rd10774, 19;
	add.u64 	%rd10788, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10774, 3;
	shr.b64 	%rhs, %rd10774, 61;
	add.u64 	%rd10789, %lhs, %rhs;
	}
	xor.b64  	%rd10790, %rd10788, %rd10789;
	shr.u64 	%rd10791, %rd10774, 6;
	xor.b64  	%rd10792, %rd10790, %rd10791;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10257, 63;
	shr.b64 	%rhs, %rd10257, 1;
	add.u64 	%rd10793, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10257, 56;
	shr.b64 	%rhs, %rd10257, 8;
	add.u64 	%rd10794, %lhs, %rhs;
	}
	xor.b64  	%rd10795, %rd10793, %rd10794;
	shr.u64 	%rd10796, %rd10257, 7;
	xor.b64  	%rd10797, %rd10795, %rd10796;
	add.s64 	%rd10798, %rd10797, %rd10256;
	add.s64 	%rd10799, %rd10798, %rd10709;
	add.s64 	%rd10800, %rd10799, %rd10792;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10787, 45;
	shr.b64 	%rhs, %rd10787, 19;
	add.u64 	%rd10801, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10787, 3;
	shr.b64 	%rhs, %rd10787, 61;
	add.u64 	%rd10802, %lhs, %rhs;
	}
	xor.b64  	%rd10803, %rd10801, %rd10802;
	shr.u64 	%rd10804, %rd10787, 6;
	xor.b64  	%rd10805, %rd10803, %rd10804;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10258, 63;
	shr.b64 	%rhs, %rd10258, 1;
	add.u64 	%rd10806, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10258, 56;
	shr.b64 	%rhs, %rd10258, 8;
	add.u64 	%rd10807, %lhs, %rhs;
	}
	xor.b64  	%rd10808, %rd10806, %rd10807;
	shr.u64 	%rd10809, %rd10258, 7;
	xor.b64  	%rd10810, %rd10808, %rd10809;
	add.s64 	%rd10811, %rd10810, %rd10257;
	add.s64 	%rd10812, %rd10811, %rd10722;
	add.s64 	%rd10813, %rd10812, %rd10805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10800, 45;
	shr.b64 	%rhs, %rd10800, 19;
	add.u64 	%rd10814, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10800, 3;
	shr.b64 	%rhs, %rd10800, 61;
	add.u64 	%rd10815, %lhs, %rhs;
	}
	xor.b64  	%rd10816, %rd10814, %rd10815;
	shr.u64 	%rd10817, %rd10800, 6;
	xor.b64  	%rd10818, %rd10816, %rd10817;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10259, 63;
	shr.b64 	%rhs, %rd10259, 1;
	add.u64 	%rd10819, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10259, 56;
	shr.b64 	%rhs, %rd10259, 8;
	add.u64 	%rd10820, %lhs, %rhs;
	}
	xor.b64  	%rd10821, %rd10819, %rd10820;
	shr.u64 	%rd10822, %rd10259, 7;
	xor.b64  	%rd10823, %rd10821, %rd10822;
	add.s64 	%rd10824, %rd10823, %rd10258;
	add.s64 	%rd10825, %rd10824, %rd10735;
	add.s64 	%rd10826, %rd10825, %rd10818;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10813, 45;
	shr.b64 	%rhs, %rd10813, 19;
	add.u64 	%rd10827, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10813, 3;
	shr.b64 	%rhs, %rd10813, 61;
	add.u64 	%rd10828, %lhs, %rhs;
	}
	xor.b64  	%rd10829, %rd10827, %rd10828;
	shr.u64 	%rd10830, %rd10813, 6;
	xor.b64  	%rd10831, %rd10829, %rd10830;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10260, 63;
	shr.b64 	%rhs, %rd10260, 1;
	add.u64 	%rd10832, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10260, 56;
	shr.b64 	%rhs, %rd10260, 8;
	add.u64 	%rd10833, %lhs, %rhs;
	}
	xor.b64  	%rd10834, %rd10832, %rd10833;
	shr.u64 	%rd10835, %rd10260, 7;
	xor.b64  	%rd10836, %rd10834, %rd10835;
	add.s64 	%rd10837, %rd10836, %rd10259;
	add.s64 	%rd10838, %rd10837, %rd10748;
	add.s64 	%rd10839, %rd10838, %rd10831;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10826, 45;
	shr.b64 	%rhs, %rd10826, 19;
	add.u64 	%rd10840, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10826, 3;
	shr.b64 	%rhs, %rd10826, 61;
	add.u64 	%rd10841, %lhs, %rhs;
	}
	xor.b64  	%rd10842, %rd10840, %rd10841;
	shr.u64 	%rd10843, %rd10826, 6;
	xor.b64  	%rd10844, %rd10842, %rd10843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10657, 63;
	shr.b64 	%rhs, %rd10657, 1;
	add.u64 	%rd10845, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10657, 56;
	shr.b64 	%rhs, %rd10657, 8;
	add.u64 	%rd10846, %lhs, %rhs;
	}
	xor.b64  	%rd10847, %rd10845, %rd10846;
	shr.u64 	%rd10848, %rd10657, 7;
	xor.b64  	%rd10849, %rd10847, %rd10848;
	add.s64 	%rd10850, %rd10849, %rd10260;
	add.s64 	%rd10851, %rd10850, %rd10761;
	add.s64 	%rd10852, %rd10851, %rd10844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10633, 50;
	shr.b64 	%rhs, %rd10633, 14;
	add.u64 	%rd10853, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10633, 46;
	shr.b64 	%rhs, %rd10633, 18;
	add.u64 	%rd10854, %lhs, %rhs;
	}
	xor.b64  	%rd10855, %rd10853, %rd10854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10633, 23;
	shr.b64 	%rhs, %rd10633, 41;
	add.u64 	%rd10856, %lhs, %rhs;
	}
	xor.b64  	%rd10857, %rd10855, %rd10856;
	xor.b64  	%rd10858, %rd10609, %rd10585;
	and.b64  	%rd10859, %rd10633, %rd10858;
	xor.b64  	%rd10860, %rd10859, %rd10585;
	add.s64 	%rd10861, %rd10657, %rd10561;
	add.s64 	%rd10862, %rd10861, %rd10860;
	add.s64 	%rd10863, %rd10862, %rd10857;
	add.s64 	%rd10864, %rd10863, -1973867731355612462;
	add.s64 	%rd10865, %rd10864, %rd10572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10644, 36;
	shr.b64 	%rhs, %rd10644, 28;
	add.u64 	%rd10866, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10644, 30;
	shr.b64 	%rhs, %rd10644, 34;
	add.u64 	%rd10867, %lhs, %rhs;
	}
	xor.b64  	%rd10868, %rd10866, %rd10867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10644, 25;
	shr.b64 	%rhs, %rd10644, 39;
	add.u64 	%rd10869, %lhs, %rhs;
	}
	xor.b64  	%rd10870, %rd10868, %rd10869;
	and.b64  	%rd10871, %rd10644, %rd10620;
	xor.b64  	%rd10872, %rd10644, %rd10620;
	and.b64  	%rd10873, %rd10872, %rd10596;
	or.b64  	%rd10874, %rd10873, %rd10871;
	add.s64 	%rd10875, %rd10874, %rd10870;
	add.s64 	%rd10876, %rd10875, %rd10864;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10865, 50;
	shr.b64 	%rhs, %rd10865, 14;
	add.u64 	%rd10877, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10865, 46;
	shr.b64 	%rhs, %rd10865, 18;
	add.u64 	%rd10878, %lhs, %rhs;
	}
	xor.b64  	%rd10879, %rd10877, %rd10878;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10865, 23;
	shr.b64 	%rhs, %rd10865, 41;
	add.u64 	%rd10880, %lhs, %rhs;
	}
	xor.b64  	%rd10881, %rd10879, %rd10880;
	xor.b64  	%rd10882, %rd10633, %rd10609;
	and.b64  	%rd10883, %rd10865, %rd10882;
	xor.b64  	%rd10884, %rd10883, %rd10609;
	add.s64 	%rd10885, %rd10670, %rd10585;
	add.s64 	%rd10886, %rd10885, %rd10884;
	add.s64 	%rd10887, %rd10886, %rd10881;
	add.s64 	%rd10888, %rd10887, -1171420211273849373;
	add.s64 	%rd10889, %rd10888, %rd10596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10876, 36;
	shr.b64 	%rhs, %rd10876, 28;
	add.u64 	%rd10890, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10876, 30;
	shr.b64 	%rhs, %rd10876, 34;
	add.u64 	%rd10891, %lhs, %rhs;
	}
	xor.b64  	%rd10892, %rd10890, %rd10891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10876, 25;
	shr.b64 	%rhs, %rd10876, 39;
	add.u64 	%rd10893, %lhs, %rhs;
	}
	xor.b64  	%rd10894, %rd10892, %rd10893;
	and.b64  	%rd10895, %rd10876, %rd10644;
	xor.b64  	%rd10896, %rd10876, %rd10644;
	and.b64  	%rd10897, %rd10896, %rd10620;
	or.b64  	%rd10898, %rd10897, %rd10895;
	add.s64 	%rd10899, %rd10898, %rd10894;
	add.s64 	%rd10900, %rd10899, %rd10888;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10889, 50;
	shr.b64 	%rhs, %rd10889, 14;
	add.u64 	%rd10901, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10889, 46;
	shr.b64 	%rhs, %rd10889, 18;
	add.u64 	%rd10902, %lhs, %rhs;
	}
	xor.b64  	%rd10903, %rd10901, %rd10902;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10889, 23;
	shr.b64 	%rhs, %rd10889, 41;
	add.u64 	%rd10904, %lhs, %rhs;
	}
	xor.b64  	%rd10905, %rd10903, %rd10904;
	xor.b64  	%rd10906, %rd10865, %rd10633;
	and.b64  	%rd10907, %rd10889, %rd10906;
	xor.b64  	%rd10908, %rd10907, %rd10633;
	add.s64 	%rd10909, %rd10683, %rd10609;
	add.s64 	%rd10910, %rd10909, %rd10908;
	add.s64 	%rd10911, %rd10910, %rd10905;
	add.s64 	%rd10912, %rd10911, 1135362057144423861;
	add.s64 	%rd10913, %rd10912, %rd10620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10900, 36;
	shr.b64 	%rhs, %rd10900, 28;
	add.u64 	%rd10914, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10900, 30;
	shr.b64 	%rhs, %rd10900, 34;
	add.u64 	%rd10915, %lhs, %rhs;
	}
	xor.b64  	%rd10916, %rd10914, %rd10915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10900, 25;
	shr.b64 	%rhs, %rd10900, 39;
	add.u64 	%rd10917, %lhs, %rhs;
	}
	xor.b64  	%rd10918, %rd10916, %rd10917;
	and.b64  	%rd10919, %rd10900, %rd10876;
	xor.b64  	%rd10920, %rd10900, %rd10876;
	and.b64  	%rd10921, %rd10920, %rd10644;
	or.b64  	%rd10922, %rd10921, %rd10919;
	add.s64 	%rd10923, %rd10922, %rd10918;
	add.s64 	%rd10924, %rd10923, %rd10912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10913, 50;
	shr.b64 	%rhs, %rd10913, 14;
	add.u64 	%rd10925, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10913, 46;
	shr.b64 	%rhs, %rd10913, 18;
	add.u64 	%rd10926, %lhs, %rhs;
	}
	xor.b64  	%rd10927, %rd10925, %rd10926;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10913, 23;
	shr.b64 	%rhs, %rd10913, 41;
	add.u64 	%rd10928, %lhs, %rhs;
	}
	xor.b64  	%rd10929, %rd10927, %rd10928;
	xor.b64  	%rd10930, %rd10889, %rd10865;
	and.b64  	%rd10931, %rd10913, %rd10930;
	xor.b64  	%rd10932, %rd10931, %rd10865;
	add.s64 	%rd10933, %rd10696, %rd10633;
	add.s64 	%rd10934, %rd10933, %rd10932;
	add.s64 	%rd10935, %rd10934, %rd10929;
	add.s64 	%rd10936, %rd10935, 2597628984639134821;
	add.s64 	%rd10937, %rd10936, %rd10644;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10924, 36;
	shr.b64 	%rhs, %rd10924, 28;
	add.u64 	%rd10938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10924, 30;
	shr.b64 	%rhs, %rd10924, 34;
	add.u64 	%rd10939, %lhs, %rhs;
	}
	xor.b64  	%rd10940, %rd10938, %rd10939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10924, 25;
	shr.b64 	%rhs, %rd10924, 39;
	add.u64 	%rd10941, %lhs, %rhs;
	}
	xor.b64  	%rd10942, %rd10940, %rd10941;
	and.b64  	%rd10943, %rd10924, %rd10900;
	xor.b64  	%rd10944, %rd10924, %rd10900;
	and.b64  	%rd10945, %rd10944, %rd10876;
	or.b64  	%rd10946, %rd10945, %rd10943;
	add.s64 	%rd10947, %rd10946, %rd10942;
	add.s64 	%rd10948, %rd10947, %rd10936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10937, 50;
	shr.b64 	%rhs, %rd10937, 14;
	add.u64 	%rd10949, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10937, 46;
	shr.b64 	%rhs, %rd10937, 18;
	add.u64 	%rd10950, %lhs, %rhs;
	}
	xor.b64  	%rd10951, %rd10949, %rd10950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10937, 23;
	shr.b64 	%rhs, %rd10937, 41;
	add.u64 	%rd10952, %lhs, %rhs;
	}
	xor.b64  	%rd10953, %rd10951, %rd10952;
	xor.b64  	%rd10954, %rd10913, %rd10889;
	and.b64  	%rd10955, %rd10937, %rd10954;
	xor.b64  	%rd10956, %rd10955, %rd10889;
	add.s64 	%rd10957, %rd10709, %rd10865;
	add.s64 	%rd10958, %rd10957, %rd10956;
	add.s64 	%rd10959, %rd10958, %rd10953;
	add.s64 	%rd10960, %rd10959, 3308224258029322869;
	add.s64 	%rd10961, %rd10960, %rd10876;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10948, 36;
	shr.b64 	%rhs, %rd10948, 28;
	add.u64 	%rd10962, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10948, 30;
	shr.b64 	%rhs, %rd10948, 34;
	add.u64 	%rd10963, %lhs, %rhs;
	}
	xor.b64  	%rd10964, %rd10962, %rd10963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10948, 25;
	shr.b64 	%rhs, %rd10948, 39;
	add.u64 	%rd10965, %lhs, %rhs;
	}
	xor.b64  	%rd10966, %rd10964, %rd10965;
	and.b64  	%rd10967, %rd10948, %rd10924;
	xor.b64  	%rd10968, %rd10948, %rd10924;
	and.b64  	%rd10969, %rd10968, %rd10900;
	or.b64  	%rd10970, %rd10969, %rd10967;
	add.s64 	%rd10971, %rd10970, %rd10966;
	add.s64 	%rd10972, %rd10971, %rd10960;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10961, 50;
	shr.b64 	%rhs, %rd10961, 14;
	add.u64 	%rd10973, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10961, 46;
	shr.b64 	%rhs, %rd10961, 18;
	add.u64 	%rd10974, %lhs, %rhs;
	}
	xor.b64  	%rd10975, %rd10973, %rd10974;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10961, 23;
	shr.b64 	%rhs, %rd10961, 41;
	add.u64 	%rd10976, %lhs, %rhs;
	}
	xor.b64  	%rd10977, %rd10975, %rd10976;
	xor.b64  	%rd10978, %rd10937, %rd10913;
	and.b64  	%rd10979, %rd10961, %rd10978;
	xor.b64  	%rd10980, %rd10979, %rd10913;
	add.s64 	%rd10981, %rd10722, %rd10889;
	add.s64 	%rd10982, %rd10981, %rd10980;
	add.s64 	%rd10983, %rd10982, %rd10977;
	add.s64 	%rd10984, %rd10983, 5365058923640841347;
	add.s64 	%rd10985, %rd10984, %rd10900;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10972, 36;
	shr.b64 	%rhs, %rd10972, 28;
	add.u64 	%rd10986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10972, 30;
	shr.b64 	%rhs, %rd10972, 34;
	add.u64 	%rd10987, %lhs, %rhs;
	}
	xor.b64  	%rd10988, %rd10986, %rd10987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10972, 25;
	shr.b64 	%rhs, %rd10972, 39;
	add.u64 	%rd10989, %lhs, %rhs;
	}
	xor.b64  	%rd10990, %rd10988, %rd10989;
	and.b64  	%rd10991, %rd10972, %rd10948;
	xor.b64  	%rd10992, %rd10972, %rd10948;
	and.b64  	%rd10993, %rd10992, %rd10924;
	or.b64  	%rd10994, %rd10993, %rd10991;
	add.s64 	%rd10995, %rd10994, %rd10990;
	add.s64 	%rd10996, %rd10995, %rd10984;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10985, 50;
	shr.b64 	%rhs, %rd10985, 14;
	add.u64 	%rd10997, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10985, 46;
	shr.b64 	%rhs, %rd10985, 18;
	add.u64 	%rd10998, %lhs, %rhs;
	}
	xor.b64  	%rd10999, %rd10997, %rd10998;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10985, 23;
	shr.b64 	%rhs, %rd10985, 41;
	add.u64 	%rd11000, %lhs, %rhs;
	}
	xor.b64  	%rd11001, %rd10999, %rd11000;
	xor.b64  	%rd11002, %rd10961, %rd10937;
	and.b64  	%rd11003, %rd10985, %rd11002;
	xor.b64  	%rd11004, %rd11003, %rd10937;
	add.s64 	%rd11005, %rd10735, %rd10913;
	add.s64 	%rd11006, %rd11005, %rd11004;
	add.s64 	%rd11007, %rd11006, %rd11001;
	add.s64 	%rd11008, %rd11007, 6679025012923562964;
	add.s64 	%rd11009, %rd11008, %rd10924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10996, 36;
	shr.b64 	%rhs, %rd10996, 28;
	add.u64 	%rd11010, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10996, 30;
	shr.b64 	%rhs, %rd10996, 34;
	add.u64 	%rd11011, %lhs, %rhs;
	}
	xor.b64  	%rd11012, %rd11010, %rd11011;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10996, 25;
	shr.b64 	%rhs, %rd10996, 39;
	add.u64 	%rd11013, %lhs, %rhs;
	}
	xor.b64  	%rd11014, %rd11012, %rd11013;
	and.b64  	%rd11015, %rd10996, %rd10972;
	xor.b64  	%rd11016, %rd10996, %rd10972;
	and.b64  	%rd11017, %rd11016, %rd10948;
	or.b64  	%rd11018, %rd11017, %rd11015;
	add.s64 	%rd11019, %rd11018, %rd11014;
	add.s64 	%rd11020, %rd11019, %rd11008;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11009, 50;
	shr.b64 	%rhs, %rd11009, 14;
	add.u64 	%rd11021, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11009, 46;
	shr.b64 	%rhs, %rd11009, 18;
	add.u64 	%rd11022, %lhs, %rhs;
	}
	xor.b64  	%rd11023, %rd11021, %rd11022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11009, 23;
	shr.b64 	%rhs, %rd11009, 41;
	add.u64 	%rd11024, %lhs, %rhs;
	}
	xor.b64  	%rd11025, %rd11023, %rd11024;
	xor.b64  	%rd11026, %rd10985, %rd10961;
	and.b64  	%rd11027, %rd11009, %rd11026;
	xor.b64  	%rd11028, %rd11027, %rd10961;
	add.s64 	%rd11029, %rd10748, %rd10937;
	add.s64 	%rd11030, %rd11029, %rd11028;
	add.s64 	%rd11031, %rd11030, %rd11025;
	add.s64 	%rd11032, %rd11031, 8573033837759648693;
	add.s64 	%rd11033, %rd11032, %rd10948;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11020, 36;
	shr.b64 	%rhs, %rd11020, 28;
	add.u64 	%rd11034, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11020, 30;
	shr.b64 	%rhs, %rd11020, 34;
	add.u64 	%rd11035, %lhs, %rhs;
	}
	xor.b64  	%rd11036, %rd11034, %rd11035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11020, 25;
	shr.b64 	%rhs, %rd11020, 39;
	add.u64 	%rd11037, %lhs, %rhs;
	}
	xor.b64  	%rd11038, %rd11036, %rd11037;
	and.b64  	%rd11039, %rd11020, %rd10996;
	xor.b64  	%rd11040, %rd11020, %rd10996;
	and.b64  	%rd11041, %rd11040, %rd10972;
	or.b64  	%rd11042, %rd11041, %rd11039;
	add.s64 	%rd11043, %rd11042, %rd11038;
	add.s64 	%rd11044, %rd11043, %rd11032;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11033, 50;
	shr.b64 	%rhs, %rd11033, 14;
	add.u64 	%rd11045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11033, 46;
	shr.b64 	%rhs, %rd11033, 18;
	add.u64 	%rd11046, %lhs, %rhs;
	}
	xor.b64  	%rd11047, %rd11045, %rd11046;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11033, 23;
	shr.b64 	%rhs, %rd11033, 41;
	add.u64 	%rd11048, %lhs, %rhs;
	}
	xor.b64  	%rd11049, %rd11047, %rd11048;
	xor.b64  	%rd11050, %rd11009, %rd10985;
	and.b64  	%rd11051, %rd11033, %rd11050;
	xor.b64  	%rd11052, %rd11051, %rd10985;
	add.s64 	%rd11053, %rd10761, %rd10961;
	add.s64 	%rd11054, %rd11053, %rd11052;
	add.s64 	%rd11055, %rd11054, %rd11049;
	add.s64 	%rd11056, %rd11055, -7476448914759557205;
	add.s64 	%rd11057, %rd11056, %rd10972;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11044, 36;
	shr.b64 	%rhs, %rd11044, 28;
	add.u64 	%rd11058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11044, 30;
	shr.b64 	%rhs, %rd11044, 34;
	add.u64 	%rd11059, %lhs, %rhs;
	}
	xor.b64  	%rd11060, %rd11058, %rd11059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11044, 25;
	shr.b64 	%rhs, %rd11044, 39;
	add.u64 	%rd11061, %lhs, %rhs;
	}
	xor.b64  	%rd11062, %rd11060, %rd11061;
	and.b64  	%rd11063, %rd11044, %rd11020;
	xor.b64  	%rd11064, %rd11044, %rd11020;
	and.b64  	%rd11065, %rd11064, %rd10996;
	or.b64  	%rd11066, %rd11065, %rd11063;
	add.s64 	%rd11067, %rd11066, %rd11062;
	add.s64 	%rd11068, %rd11067, %rd11056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11057, 50;
	shr.b64 	%rhs, %rd11057, 14;
	add.u64 	%rd11069, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11057, 46;
	shr.b64 	%rhs, %rd11057, 18;
	add.u64 	%rd11070, %lhs, %rhs;
	}
	xor.b64  	%rd11071, %rd11069, %rd11070;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11057, 23;
	shr.b64 	%rhs, %rd11057, 41;
	add.u64 	%rd11072, %lhs, %rhs;
	}
	xor.b64  	%rd11073, %rd11071, %rd11072;
	xor.b64  	%rd11074, %rd11033, %rd11009;
	and.b64  	%rd11075, %rd11057, %rd11074;
	xor.b64  	%rd11076, %rd11075, %rd11009;
	add.s64 	%rd11077, %rd10774, %rd10985;
	add.s64 	%rd11078, %rd11077, %rd11076;
	add.s64 	%rd11079, %rd11078, %rd11073;
	add.s64 	%rd11080, %rd11079, -6327057829258317296;
	add.s64 	%rd11081, %rd11080, %rd10996;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11068, 36;
	shr.b64 	%rhs, %rd11068, 28;
	add.u64 	%rd11082, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11068, 30;
	shr.b64 	%rhs, %rd11068, 34;
	add.u64 	%rd11083, %lhs, %rhs;
	}
	xor.b64  	%rd11084, %rd11082, %rd11083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11068, 25;
	shr.b64 	%rhs, %rd11068, 39;
	add.u64 	%rd11085, %lhs, %rhs;
	}
	xor.b64  	%rd11086, %rd11084, %rd11085;
	and.b64  	%rd11087, %rd11068, %rd11044;
	xor.b64  	%rd11088, %rd11068, %rd11044;
	and.b64  	%rd11089, %rd11088, %rd11020;
	or.b64  	%rd11090, %rd11089, %rd11087;
	add.s64 	%rd11091, %rd11090, %rd11086;
	add.s64 	%rd11092, %rd11091, %rd11080;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11081, 50;
	shr.b64 	%rhs, %rd11081, 14;
	add.u64 	%rd11093, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11081, 46;
	shr.b64 	%rhs, %rd11081, 18;
	add.u64 	%rd11094, %lhs, %rhs;
	}
	xor.b64  	%rd11095, %rd11093, %rd11094;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11081, 23;
	shr.b64 	%rhs, %rd11081, 41;
	add.u64 	%rd11096, %lhs, %rhs;
	}
	xor.b64  	%rd11097, %rd11095, %rd11096;
	xor.b64  	%rd11098, %rd11057, %rd11033;
	and.b64  	%rd11099, %rd11081, %rd11098;
	xor.b64  	%rd11100, %rd11099, %rd11033;
	add.s64 	%rd11101, %rd10787, %rd11009;
	add.s64 	%rd11102, %rd11101, %rd11100;
	add.s64 	%rd11103, %rd11102, %rd11097;
	add.s64 	%rd11104, %rd11103, -5763719355590565569;
	add.s64 	%rd11105, %rd11104, %rd11020;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11092, 36;
	shr.b64 	%rhs, %rd11092, 28;
	add.u64 	%rd11106, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11092, 30;
	shr.b64 	%rhs, %rd11092, 34;
	add.u64 	%rd11107, %lhs, %rhs;
	}
	xor.b64  	%rd11108, %rd11106, %rd11107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11092, 25;
	shr.b64 	%rhs, %rd11092, 39;
	add.u64 	%rd11109, %lhs, %rhs;
	}
	xor.b64  	%rd11110, %rd11108, %rd11109;
	and.b64  	%rd11111, %rd11092, %rd11068;
	xor.b64  	%rd11112, %rd11092, %rd11068;
	and.b64  	%rd11113, %rd11112, %rd11044;
	or.b64  	%rd11114, %rd11113, %rd11111;
	add.s64 	%rd11115, %rd11114, %rd11110;
	add.s64 	%rd11116, %rd11115, %rd11104;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11105, 50;
	shr.b64 	%rhs, %rd11105, 14;
	add.u64 	%rd11117, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11105, 46;
	shr.b64 	%rhs, %rd11105, 18;
	add.u64 	%rd11118, %lhs, %rhs;
	}
	xor.b64  	%rd11119, %rd11117, %rd11118;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11105, 23;
	shr.b64 	%rhs, %rd11105, 41;
	add.u64 	%rd11120, %lhs, %rhs;
	}
	xor.b64  	%rd11121, %rd11119, %rd11120;
	xor.b64  	%rd11122, %rd11081, %rd11057;
	and.b64  	%rd11123, %rd11105, %rd11122;
	xor.b64  	%rd11124, %rd11123, %rd11057;
	add.s64 	%rd11125, %rd10800, %rd11033;
	add.s64 	%rd11126, %rd11125, %rd11124;
	add.s64 	%rd11127, %rd11126, %rd11121;
	add.s64 	%rd11128, %rd11127, -4658551843659510044;
	add.s64 	%rd11129, %rd11128, %rd11044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11116, 36;
	shr.b64 	%rhs, %rd11116, 28;
	add.u64 	%rd11130, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11116, 30;
	shr.b64 	%rhs, %rd11116, 34;
	add.u64 	%rd11131, %lhs, %rhs;
	}
	xor.b64  	%rd11132, %rd11130, %rd11131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11116, 25;
	shr.b64 	%rhs, %rd11116, 39;
	add.u64 	%rd11133, %lhs, %rhs;
	}
	xor.b64  	%rd11134, %rd11132, %rd11133;
	and.b64  	%rd11135, %rd11116, %rd11092;
	xor.b64  	%rd11136, %rd11116, %rd11092;
	and.b64  	%rd11137, %rd11136, %rd11068;
	or.b64  	%rd11138, %rd11137, %rd11135;
	add.s64 	%rd11139, %rd11138, %rd11134;
	add.s64 	%rd11140, %rd11139, %rd11128;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11129, 50;
	shr.b64 	%rhs, %rd11129, 14;
	add.u64 	%rd11141, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11129, 46;
	shr.b64 	%rhs, %rd11129, 18;
	add.u64 	%rd11142, %lhs, %rhs;
	}
	xor.b64  	%rd11143, %rd11141, %rd11142;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11129, 23;
	shr.b64 	%rhs, %rd11129, 41;
	add.u64 	%rd11144, %lhs, %rhs;
	}
	xor.b64  	%rd11145, %rd11143, %rd11144;
	xor.b64  	%rd11146, %rd11105, %rd11081;
	and.b64  	%rd11147, %rd11129, %rd11146;
	xor.b64  	%rd11148, %rd11147, %rd11081;
	add.s64 	%rd11149, %rd10813, %rd11057;
	add.s64 	%rd11150, %rd11149, %rd11148;
	add.s64 	%rd11151, %rd11150, %rd11145;
	add.s64 	%rd11152, %rd11151, -4116276920077217854;
	add.s64 	%rd11153, %rd11152, %rd11068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11140, 36;
	shr.b64 	%rhs, %rd11140, 28;
	add.u64 	%rd11154, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11140, 30;
	shr.b64 	%rhs, %rd11140, 34;
	add.u64 	%rd11155, %lhs, %rhs;
	}
	xor.b64  	%rd11156, %rd11154, %rd11155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11140, 25;
	shr.b64 	%rhs, %rd11140, 39;
	add.u64 	%rd11157, %lhs, %rhs;
	}
	xor.b64  	%rd11158, %rd11156, %rd11157;
	and.b64  	%rd11159, %rd11140, %rd11116;
	xor.b64  	%rd11160, %rd11140, %rd11116;
	and.b64  	%rd11161, %rd11160, %rd11092;
	or.b64  	%rd11162, %rd11161, %rd11159;
	add.s64 	%rd11163, %rd11162, %rd11158;
	add.s64 	%rd11164, %rd11163, %rd11152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11153, 50;
	shr.b64 	%rhs, %rd11153, 14;
	add.u64 	%rd11165, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11153, 46;
	shr.b64 	%rhs, %rd11153, 18;
	add.u64 	%rd11166, %lhs, %rhs;
	}
	xor.b64  	%rd11167, %rd11165, %rd11166;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11153, 23;
	shr.b64 	%rhs, %rd11153, 41;
	add.u64 	%rd11168, %lhs, %rhs;
	}
	xor.b64  	%rd11169, %rd11167, %rd11168;
	xor.b64  	%rd11170, %rd11129, %rd11105;
	and.b64  	%rd11171, %rd11153, %rd11170;
	xor.b64  	%rd11172, %rd11171, %rd11105;
	add.s64 	%rd11173, %rd10826, %rd11081;
	add.s64 	%rd11174, %rd11173, %rd11172;
	add.s64 	%rd11175, %rd11174, %rd11169;
	add.s64 	%rd11176, %rd11175, -3051310485924567259;
	add.s64 	%rd11177, %rd11176, %rd11092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11164, 36;
	shr.b64 	%rhs, %rd11164, 28;
	add.u64 	%rd11178, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11164, 30;
	shr.b64 	%rhs, %rd11164, 34;
	add.u64 	%rd11179, %lhs, %rhs;
	}
	xor.b64  	%rd11180, %rd11178, %rd11179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11164, 25;
	shr.b64 	%rhs, %rd11164, 39;
	add.u64 	%rd11181, %lhs, %rhs;
	}
	xor.b64  	%rd11182, %rd11180, %rd11181;
	and.b64  	%rd11183, %rd11164, %rd11140;
	xor.b64  	%rd11184, %rd11164, %rd11140;
	and.b64  	%rd11185, %rd11184, %rd11116;
	or.b64  	%rd11186, %rd11185, %rd11183;
	add.s64 	%rd11187, %rd11186, %rd11182;
	add.s64 	%rd11188, %rd11187, %rd11176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11177, 50;
	shr.b64 	%rhs, %rd11177, 14;
	add.u64 	%rd11189, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11177, 46;
	shr.b64 	%rhs, %rd11177, 18;
	add.u64 	%rd11190, %lhs, %rhs;
	}
	xor.b64  	%rd11191, %rd11189, %rd11190;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11177, 23;
	shr.b64 	%rhs, %rd11177, 41;
	add.u64 	%rd11192, %lhs, %rhs;
	}
	xor.b64  	%rd11193, %rd11191, %rd11192;
	xor.b64  	%rd11194, %rd11153, %rd11129;
	and.b64  	%rd11195, %rd11177, %rd11194;
	xor.b64  	%rd11196, %rd11195, %rd11129;
	add.s64 	%rd11197, %rd10839, %rd11105;
	add.s64 	%rd11198, %rd11197, %rd11196;
	add.s64 	%rd11199, %rd11198, %rd11193;
	add.s64 	%rd11200, %rd11199, 489312712824947311;
	add.s64 	%rd11201, %rd11200, %rd11116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11188, 36;
	shr.b64 	%rhs, %rd11188, 28;
	add.u64 	%rd11202, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11188, 30;
	shr.b64 	%rhs, %rd11188, 34;
	add.u64 	%rd11203, %lhs, %rhs;
	}
	xor.b64  	%rd11204, %rd11202, %rd11203;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11188, 25;
	shr.b64 	%rhs, %rd11188, 39;
	add.u64 	%rd11205, %lhs, %rhs;
	}
	xor.b64  	%rd11206, %rd11204, %rd11205;
	and.b64  	%rd11207, %rd11188, %rd11164;
	xor.b64  	%rd11208, %rd11188, %rd11164;
	and.b64  	%rd11209, %rd11208, %rd11140;
	or.b64  	%rd11210, %rd11209, %rd11207;
	add.s64 	%rd11211, %rd11210, %rd11206;
	add.s64 	%rd11212, %rd11211, %rd11200;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11201, 50;
	shr.b64 	%rhs, %rd11201, 14;
	add.u64 	%rd11213, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11201, 46;
	shr.b64 	%rhs, %rd11201, 18;
	add.u64 	%rd11214, %lhs, %rhs;
	}
	xor.b64  	%rd11215, %rd11213, %rd11214;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11201, 23;
	shr.b64 	%rhs, %rd11201, 41;
	add.u64 	%rd11216, %lhs, %rhs;
	}
	xor.b64  	%rd11217, %rd11215, %rd11216;
	xor.b64  	%rd11218, %rd11177, %rd11153;
	and.b64  	%rd11219, %rd11201, %rd11218;
	xor.b64  	%rd11220, %rd11219, %rd11153;
	add.s64 	%rd11221, %rd10852, %rd11129;
	add.s64 	%rd11222, %rd11221, %rd11220;
	add.s64 	%rd11223, %rd11222, %rd11217;
	add.s64 	%rd11224, %rd11223, 1452737877330783856;
	add.s64 	%rd11225, %rd11224, %rd11140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11212, 36;
	shr.b64 	%rhs, %rd11212, 28;
	add.u64 	%rd11226, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11212, 30;
	shr.b64 	%rhs, %rd11212, 34;
	add.u64 	%rd11227, %lhs, %rhs;
	}
	xor.b64  	%rd11228, %rd11226, %rd11227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11212, 25;
	shr.b64 	%rhs, %rd11212, 39;
	add.u64 	%rd11229, %lhs, %rhs;
	}
	xor.b64  	%rd11230, %rd11228, %rd11229;
	and.b64  	%rd11231, %rd11212, %rd11188;
	xor.b64  	%rd11232, %rd11212, %rd11188;
	and.b64  	%rd11233, %rd11232, %rd11164;
	or.b64  	%rd11234, %rd11233, %rd11231;
	add.s64 	%rd11235, %rd11234, %rd11230;
	add.s64 	%rd11236, %rd11235, %rd11224;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10839, 45;
	shr.b64 	%rhs, %rd10839, 19;
	add.u64 	%rd11237, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10839, 3;
	shr.b64 	%rhs, %rd10839, 61;
	add.u64 	%rd11238, %lhs, %rhs;
	}
	xor.b64  	%rd11239, %rd11237, %rd11238;
	shr.u64 	%rd11240, %rd10839, 6;
	xor.b64  	%rd11241, %rd11239, %rd11240;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10670, 63;
	shr.b64 	%rhs, %rd10670, 1;
	add.u64 	%rd11242, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10670, 56;
	shr.b64 	%rhs, %rd10670, 8;
	add.u64 	%rd11243, %lhs, %rhs;
	}
	xor.b64  	%rd11244, %rd11242, %rd11243;
	shr.u64 	%rd11245, %rd10670, 7;
	xor.b64  	%rd11246, %rd11244, %rd11245;
	add.s64 	%rd11247, %rd11246, %rd10657;
	add.s64 	%rd11248, %rd11247, %rd10774;
	add.s64 	%rd11249, %rd11248, %rd11241;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10852, 45;
	shr.b64 	%rhs, %rd10852, 19;
	add.u64 	%rd11250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10852, 3;
	shr.b64 	%rhs, %rd10852, 61;
	add.u64 	%rd11251, %lhs, %rhs;
	}
	xor.b64  	%rd11252, %rd11250, %rd11251;
	shr.u64 	%rd11253, %rd10852, 6;
	xor.b64  	%rd11254, %rd11252, %rd11253;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10683, 63;
	shr.b64 	%rhs, %rd10683, 1;
	add.u64 	%rd11255, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10683, 56;
	shr.b64 	%rhs, %rd10683, 8;
	add.u64 	%rd11256, %lhs, %rhs;
	}
	xor.b64  	%rd11257, %rd11255, %rd11256;
	shr.u64 	%rd11258, %rd10683, 7;
	xor.b64  	%rd11259, %rd11257, %rd11258;
	add.s64 	%rd11260, %rd11259, %rd10670;
	add.s64 	%rd11261, %rd11260, %rd10787;
	add.s64 	%rd11262, %rd11261, %rd11254;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11249, 45;
	shr.b64 	%rhs, %rd11249, 19;
	add.u64 	%rd11263, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11249, 3;
	shr.b64 	%rhs, %rd11249, 61;
	add.u64 	%rd11264, %lhs, %rhs;
	}
	xor.b64  	%rd11265, %rd11263, %rd11264;
	shr.u64 	%rd11266, %rd11249, 6;
	xor.b64  	%rd11267, %rd11265, %rd11266;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10696, 63;
	shr.b64 	%rhs, %rd10696, 1;
	add.u64 	%rd11268, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10696, 56;
	shr.b64 	%rhs, %rd10696, 8;
	add.u64 	%rd11269, %lhs, %rhs;
	}
	xor.b64  	%rd11270, %rd11268, %rd11269;
	shr.u64 	%rd11271, %rd10696, 7;
	xor.b64  	%rd11272, %rd11270, %rd11271;
	add.s64 	%rd11273, %rd11272, %rd10683;
	add.s64 	%rd11274, %rd11273, %rd10800;
	add.s64 	%rd11275, %rd11274, %rd11267;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11262, 45;
	shr.b64 	%rhs, %rd11262, 19;
	add.u64 	%rd11276, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11262, 3;
	shr.b64 	%rhs, %rd11262, 61;
	add.u64 	%rd11277, %lhs, %rhs;
	}
	xor.b64  	%rd11278, %rd11276, %rd11277;
	shr.u64 	%rd11279, %rd11262, 6;
	xor.b64  	%rd11280, %rd11278, %rd11279;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10709, 63;
	shr.b64 	%rhs, %rd10709, 1;
	add.u64 	%rd11281, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10709, 56;
	shr.b64 	%rhs, %rd10709, 8;
	add.u64 	%rd11282, %lhs, %rhs;
	}
	xor.b64  	%rd11283, %rd11281, %rd11282;
	shr.u64 	%rd11284, %rd10709, 7;
	xor.b64  	%rd11285, %rd11283, %rd11284;
	add.s64 	%rd11286, %rd11285, %rd10696;
	add.s64 	%rd11287, %rd11286, %rd10813;
	add.s64 	%rd11288, %rd11287, %rd11280;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11275, 45;
	shr.b64 	%rhs, %rd11275, 19;
	add.u64 	%rd11289, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11275, 3;
	shr.b64 	%rhs, %rd11275, 61;
	add.u64 	%rd11290, %lhs, %rhs;
	}
	xor.b64  	%rd11291, %rd11289, %rd11290;
	shr.u64 	%rd11292, %rd11275, 6;
	xor.b64  	%rd11293, %rd11291, %rd11292;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10722, 63;
	shr.b64 	%rhs, %rd10722, 1;
	add.u64 	%rd11294, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10722, 56;
	shr.b64 	%rhs, %rd10722, 8;
	add.u64 	%rd11295, %lhs, %rhs;
	}
	xor.b64  	%rd11296, %rd11294, %rd11295;
	shr.u64 	%rd11297, %rd10722, 7;
	xor.b64  	%rd11298, %rd11296, %rd11297;
	add.s64 	%rd11299, %rd11298, %rd10709;
	add.s64 	%rd11300, %rd11299, %rd10826;
	add.s64 	%rd11301, %rd11300, %rd11293;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11288, 45;
	shr.b64 	%rhs, %rd11288, 19;
	add.u64 	%rd11302, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11288, 3;
	shr.b64 	%rhs, %rd11288, 61;
	add.u64 	%rd11303, %lhs, %rhs;
	}
	xor.b64  	%rd11304, %rd11302, %rd11303;
	shr.u64 	%rd11305, %rd11288, 6;
	xor.b64  	%rd11306, %rd11304, %rd11305;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10735, 63;
	shr.b64 	%rhs, %rd10735, 1;
	add.u64 	%rd11307, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10735, 56;
	shr.b64 	%rhs, %rd10735, 8;
	add.u64 	%rd11308, %lhs, %rhs;
	}
	xor.b64  	%rd11309, %rd11307, %rd11308;
	shr.u64 	%rd11310, %rd10735, 7;
	xor.b64  	%rd11311, %rd11309, %rd11310;
	add.s64 	%rd11312, %rd11311, %rd10722;
	add.s64 	%rd11313, %rd11312, %rd10839;
	add.s64 	%rd11314, %rd11313, %rd11306;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11301, 45;
	shr.b64 	%rhs, %rd11301, 19;
	add.u64 	%rd11315, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11301, 3;
	shr.b64 	%rhs, %rd11301, 61;
	add.u64 	%rd11316, %lhs, %rhs;
	}
	xor.b64  	%rd11317, %rd11315, %rd11316;
	shr.u64 	%rd11318, %rd11301, 6;
	xor.b64  	%rd11319, %rd11317, %rd11318;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10748, 63;
	shr.b64 	%rhs, %rd10748, 1;
	add.u64 	%rd11320, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10748, 56;
	shr.b64 	%rhs, %rd10748, 8;
	add.u64 	%rd11321, %lhs, %rhs;
	}
	xor.b64  	%rd11322, %rd11320, %rd11321;
	shr.u64 	%rd11323, %rd10748, 7;
	xor.b64  	%rd11324, %rd11322, %rd11323;
	add.s64 	%rd11325, %rd11324, %rd10735;
	add.s64 	%rd11326, %rd11325, %rd10852;
	add.s64 	%rd11327, %rd11326, %rd11319;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11314, 45;
	shr.b64 	%rhs, %rd11314, 19;
	add.u64 	%rd11328, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11314, 3;
	shr.b64 	%rhs, %rd11314, 61;
	add.u64 	%rd11329, %lhs, %rhs;
	}
	xor.b64  	%rd11330, %rd11328, %rd11329;
	shr.u64 	%rd11331, %rd11314, 6;
	xor.b64  	%rd11332, %rd11330, %rd11331;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10761, 63;
	shr.b64 	%rhs, %rd10761, 1;
	add.u64 	%rd11333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10761, 56;
	shr.b64 	%rhs, %rd10761, 8;
	add.u64 	%rd11334, %lhs, %rhs;
	}
	xor.b64  	%rd11335, %rd11333, %rd11334;
	shr.u64 	%rd11336, %rd10761, 7;
	xor.b64  	%rd11337, %rd11335, %rd11336;
	add.s64 	%rd11338, %rd11337, %rd10748;
	add.s64 	%rd11339, %rd11338, %rd11249;
	add.s64 	%rd11340, %rd11339, %rd11332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11327, 45;
	shr.b64 	%rhs, %rd11327, 19;
	add.u64 	%rd11341, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11327, 3;
	shr.b64 	%rhs, %rd11327, 61;
	add.u64 	%rd11342, %lhs, %rhs;
	}
	xor.b64  	%rd11343, %rd11341, %rd11342;
	shr.u64 	%rd11344, %rd11327, 6;
	xor.b64  	%rd11345, %rd11343, %rd11344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10774, 63;
	shr.b64 	%rhs, %rd10774, 1;
	add.u64 	%rd11346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10774, 56;
	shr.b64 	%rhs, %rd10774, 8;
	add.u64 	%rd11347, %lhs, %rhs;
	}
	xor.b64  	%rd11348, %rd11346, %rd11347;
	shr.u64 	%rd11349, %rd10774, 7;
	xor.b64  	%rd11350, %rd11348, %rd11349;
	add.s64 	%rd11351, %rd11350, %rd10761;
	add.s64 	%rd11352, %rd11351, %rd11262;
	add.s64 	%rd11353, %rd11352, %rd11345;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11340, 45;
	shr.b64 	%rhs, %rd11340, 19;
	add.u64 	%rd11354, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11340, 3;
	shr.b64 	%rhs, %rd11340, 61;
	add.u64 	%rd11355, %lhs, %rhs;
	}
	xor.b64  	%rd11356, %rd11354, %rd11355;
	shr.u64 	%rd11357, %rd11340, 6;
	xor.b64  	%rd11358, %rd11356, %rd11357;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10787, 63;
	shr.b64 	%rhs, %rd10787, 1;
	add.u64 	%rd11359, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10787, 56;
	shr.b64 	%rhs, %rd10787, 8;
	add.u64 	%rd11360, %lhs, %rhs;
	}
	xor.b64  	%rd11361, %rd11359, %rd11360;
	shr.u64 	%rd11362, %rd10787, 7;
	xor.b64  	%rd11363, %rd11361, %rd11362;
	add.s64 	%rd11364, %rd11363, %rd10774;
	add.s64 	%rd11365, %rd11364, %rd11275;
	add.s64 	%rd11366, %rd11365, %rd11358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11353, 45;
	shr.b64 	%rhs, %rd11353, 19;
	add.u64 	%rd11367, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11353, 3;
	shr.b64 	%rhs, %rd11353, 61;
	add.u64 	%rd11368, %lhs, %rhs;
	}
	xor.b64  	%rd11369, %rd11367, %rd11368;
	shr.u64 	%rd11370, %rd11353, 6;
	xor.b64  	%rd11371, %rd11369, %rd11370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10800, 63;
	shr.b64 	%rhs, %rd10800, 1;
	add.u64 	%rd11372, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10800, 56;
	shr.b64 	%rhs, %rd10800, 8;
	add.u64 	%rd11373, %lhs, %rhs;
	}
	xor.b64  	%rd11374, %rd11372, %rd11373;
	shr.u64 	%rd11375, %rd10800, 7;
	xor.b64  	%rd11376, %rd11374, %rd11375;
	add.s64 	%rd11377, %rd11376, %rd10787;
	add.s64 	%rd11378, %rd11377, %rd11288;
	add.s64 	%rd11379, %rd11378, %rd11371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11366, 45;
	shr.b64 	%rhs, %rd11366, 19;
	add.u64 	%rd11380, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11366, 3;
	shr.b64 	%rhs, %rd11366, 61;
	add.u64 	%rd11381, %lhs, %rhs;
	}
	xor.b64  	%rd11382, %rd11380, %rd11381;
	shr.u64 	%rd11383, %rd11366, 6;
	xor.b64  	%rd11384, %rd11382, %rd11383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10813, 63;
	shr.b64 	%rhs, %rd10813, 1;
	add.u64 	%rd11385, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10813, 56;
	shr.b64 	%rhs, %rd10813, 8;
	add.u64 	%rd11386, %lhs, %rhs;
	}
	xor.b64  	%rd11387, %rd11385, %rd11386;
	shr.u64 	%rd11388, %rd10813, 7;
	xor.b64  	%rd11389, %rd11387, %rd11388;
	add.s64 	%rd11390, %rd11389, %rd10800;
	add.s64 	%rd11391, %rd11390, %rd11301;
	add.s64 	%rd11392, %rd11391, %rd11384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11379, 45;
	shr.b64 	%rhs, %rd11379, 19;
	add.u64 	%rd11393, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11379, 3;
	shr.b64 	%rhs, %rd11379, 61;
	add.u64 	%rd11394, %lhs, %rhs;
	}
	xor.b64  	%rd11395, %rd11393, %rd11394;
	shr.u64 	%rd11396, %rd11379, 6;
	xor.b64  	%rd11397, %rd11395, %rd11396;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10826, 63;
	shr.b64 	%rhs, %rd10826, 1;
	add.u64 	%rd11398, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10826, 56;
	shr.b64 	%rhs, %rd10826, 8;
	add.u64 	%rd11399, %lhs, %rhs;
	}
	xor.b64  	%rd11400, %rd11398, %rd11399;
	shr.u64 	%rd11401, %rd10826, 7;
	xor.b64  	%rd11402, %rd11400, %rd11401;
	add.s64 	%rd11403, %rd11402, %rd10813;
	add.s64 	%rd11404, %rd11403, %rd11314;
	add.s64 	%rd11405, %rd11404, %rd11397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11392, 45;
	shr.b64 	%rhs, %rd11392, 19;
	add.u64 	%rd11406, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11392, 3;
	shr.b64 	%rhs, %rd11392, 61;
	add.u64 	%rd11407, %lhs, %rhs;
	}
	xor.b64  	%rd11408, %rd11406, %rd11407;
	shr.u64 	%rd11409, %rd11392, 6;
	xor.b64  	%rd11410, %rd11408, %rd11409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10839, 63;
	shr.b64 	%rhs, %rd10839, 1;
	add.u64 	%rd11411, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10839, 56;
	shr.b64 	%rhs, %rd10839, 8;
	add.u64 	%rd11412, %lhs, %rhs;
	}
	xor.b64  	%rd11413, %rd11411, %rd11412;
	shr.u64 	%rd11414, %rd10839, 7;
	xor.b64  	%rd11415, %rd11413, %rd11414;
	add.s64 	%rd11416, %rd11415, %rd10826;
	add.s64 	%rd11417, %rd11416, %rd11327;
	add.s64 	%rd11418, %rd11417, %rd11410;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11405, 45;
	shr.b64 	%rhs, %rd11405, 19;
	add.u64 	%rd11419, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11405, 3;
	shr.b64 	%rhs, %rd11405, 61;
	add.u64 	%rd11420, %lhs, %rhs;
	}
	xor.b64  	%rd11421, %rd11419, %rd11420;
	shr.u64 	%rd11422, %rd11405, 6;
	xor.b64  	%rd11423, %rd11421, %rd11422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10852, 63;
	shr.b64 	%rhs, %rd10852, 1;
	add.u64 	%rd11424, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd10852, 56;
	shr.b64 	%rhs, %rd10852, 8;
	add.u64 	%rd11425, %lhs, %rhs;
	}
	xor.b64  	%rd11426, %rd11424, %rd11425;
	shr.u64 	%rd11427, %rd10852, 7;
	xor.b64  	%rd11428, %rd11426, %rd11427;
	add.s64 	%rd11429, %rd11428, %rd10839;
	add.s64 	%rd11430, %rd11429, %rd11340;
	add.s64 	%rd11431, %rd11430, %rd11423;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11418, 45;
	shr.b64 	%rhs, %rd11418, 19;
	add.u64 	%rd11432, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11418, 3;
	shr.b64 	%rhs, %rd11418, 61;
	add.u64 	%rd11433, %lhs, %rhs;
	}
	xor.b64  	%rd11434, %rd11432, %rd11433;
	shr.u64 	%rd11435, %rd11418, 6;
	xor.b64  	%rd11436, %rd11434, %rd11435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11249, 63;
	shr.b64 	%rhs, %rd11249, 1;
	add.u64 	%rd11437, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11249, 56;
	shr.b64 	%rhs, %rd11249, 8;
	add.u64 	%rd11438, %lhs, %rhs;
	}
	xor.b64  	%rd11439, %rd11437, %rd11438;
	shr.u64 	%rd11440, %rd11249, 7;
	xor.b64  	%rd11441, %rd11439, %rd11440;
	add.s64 	%rd11442, %rd11441, %rd10852;
	add.s64 	%rd11443, %rd11442, %rd11353;
	add.s64 	%rd11444, %rd11443, %rd11436;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11225, 50;
	shr.b64 	%rhs, %rd11225, 14;
	add.u64 	%rd11445, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11225, 46;
	shr.b64 	%rhs, %rd11225, 18;
	add.u64 	%rd11446, %lhs, %rhs;
	}
	xor.b64  	%rd11447, %rd11445, %rd11446;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11225, 23;
	shr.b64 	%rhs, %rd11225, 41;
	add.u64 	%rd11448, %lhs, %rhs;
	}
	xor.b64  	%rd11449, %rd11447, %rd11448;
	xor.b64  	%rd11450, %rd11201, %rd11177;
	and.b64  	%rd11451, %rd11225, %rd11450;
	xor.b64  	%rd11452, %rd11451, %rd11177;
	add.s64 	%rd11453, %rd11249, %rd11153;
	add.s64 	%rd11454, %rd11453, %rd11452;
	add.s64 	%rd11455, %rd11454, %rd11449;
	add.s64 	%rd11456, %rd11455, 2861767655752347644;
	add.s64 	%rd11457, %rd11456, %rd11164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11236, 36;
	shr.b64 	%rhs, %rd11236, 28;
	add.u64 	%rd11458, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11236, 30;
	shr.b64 	%rhs, %rd11236, 34;
	add.u64 	%rd11459, %lhs, %rhs;
	}
	xor.b64  	%rd11460, %rd11458, %rd11459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11236, 25;
	shr.b64 	%rhs, %rd11236, 39;
	add.u64 	%rd11461, %lhs, %rhs;
	}
	xor.b64  	%rd11462, %rd11460, %rd11461;
	and.b64  	%rd11463, %rd11236, %rd11212;
	xor.b64  	%rd11464, %rd11236, %rd11212;
	and.b64  	%rd11465, %rd11464, %rd11188;
	or.b64  	%rd11466, %rd11465, %rd11463;
	add.s64 	%rd11467, %rd11466, %rd11462;
	add.s64 	%rd11468, %rd11467, %rd11456;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11457, 50;
	shr.b64 	%rhs, %rd11457, 14;
	add.u64 	%rd11469, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11457, 46;
	shr.b64 	%rhs, %rd11457, 18;
	add.u64 	%rd11470, %lhs, %rhs;
	}
	xor.b64  	%rd11471, %rd11469, %rd11470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11457, 23;
	shr.b64 	%rhs, %rd11457, 41;
	add.u64 	%rd11472, %lhs, %rhs;
	}
	xor.b64  	%rd11473, %rd11471, %rd11472;
	xor.b64  	%rd11474, %rd11225, %rd11201;
	and.b64  	%rd11475, %rd11457, %rd11474;
	xor.b64  	%rd11476, %rd11475, %rd11201;
	add.s64 	%rd11477, %rd11262, %rd11177;
	add.s64 	%rd11478, %rd11477, %rd11476;
	add.s64 	%rd11479, %rd11478, %rd11473;
	add.s64 	%rd11480, %rd11479, 3322285676063803686;
	add.s64 	%rd11481, %rd11480, %rd11188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11468, 36;
	shr.b64 	%rhs, %rd11468, 28;
	add.u64 	%rd11482, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11468, 30;
	shr.b64 	%rhs, %rd11468, 34;
	add.u64 	%rd11483, %lhs, %rhs;
	}
	xor.b64  	%rd11484, %rd11482, %rd11483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11468, 25;
	shr.b64 	%rhs, %rd11468, 39;
	add.u64 	%rd11485, %lhs, %rhs;
	}
	xor.b64  	%rd11486, %rd11484, %rd11485;
	and.b64  	%rd11487, %rd11468, %rd11236;
	xor.b64  	%rd11488, %rd11468, %rd11236;
	and.b64  	%rd11489, %rd11488, %rd11212;
	or.b64  	%rd11490, %rd11489, %rd11487;
	add.s64 	%rd11491, %rd11490, %rd11486;
	add.s64 	%rd11492, %rd11491, %rd11480;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11481, 50;
	shr.b64 	%rhs, %rd11481, 14;
	add.u64 	%rd11493, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11481, 46;
	shr.b64 	%rhs, %rd11481, 18;
	add.u64 	%rd11494, %lhs, %rhs;
	}
	xor.b64  	%rd11495, %rd11493, %rd11494;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11481, 23;
	shr.b64 	%rhs, %rd11481, 41;
	add.u64 	%rd11496, %lhs, %rhs;
	}
	xor.b64  	%rd11497, %rd11495, %rd11496;
	xor.b64  	%rd11498, %rd11457, %rd11225;
	and.b64  	%rd11499, %rd11481, %rd11498;
	xor.b64  	%rd11500, %rd11499, %rd11225;
	add.s64 	%rd11501, %rd11275, %rd11201;
	add.s64 	%rd11502, %rd11501, %rd11500;
	add.s64 	%rd11503, %rd11502, %rd11497;
	add.s64 	%rd11504, %rd11503, 5560940570517711597;
	add.s64 	%rd11505, %rd11504, %rd11212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11492, 36;
	shr.b64 	%rhs, %rd11492, 28;
	add.u64 	%rd11506, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11492, 30;
	shr.b64 	%rhs, %rd11492, 34;
	add.u64 	%rd11507, %lhs, %rhs;
	}
	xor.b64  	%rd11508, %rd11506, %rd11507;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11492, 25;
	shr.b64 	%rhs, %rd11492, 39;
	add.u64 	%rd11509, %lhs, %rhs;
	}
	xor.b64  	%rd11510, %rd11508, %rd11509;
	and.b64  	%rd11511, %rd11492, %rd11468;
	xor.b64  	%rd11512, %rd11492, %rd11468;
	and.b64  	%rd11513, %rd11512, %rd11236;
	or.b64  	%rd11514, %rd11513, %rd11511;
	add.s64 	%rd11515, %rd11514, %rd11510;
	add.s64 	%rd11516, %rd11515, %rd11504;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11505, 50;
	shr.b64 	%rhs, %rd11505, 14;
	add.u64 	%rd11517, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11505, 46;
	shr.b64 	%rhs, %rd11505, 18;
	add.u64 	%rd11518, %lhs, %rhs;
	}
	xor.b64  	%rd11519, %rd11517, %rd11518;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11505, 23;
	shr.b64 	%rhs, %rd11505, 41;
	add.u64 	%rd11520, %lhs, %rhs;
	}
	xor.b64  	%rd11521, %rd11519, %rd11520;
	xor.b64  	%rd11522, %rd11481, %rd11457;
	and.b64  	%rd11523, %rd11505, %rd11522;
	xor.b64  	%rd11524, %rd11523, %rd11457;
	add.s64 	%rd11525, %rd11288, %rd11225;
	add.s64 	%rd11526, %rd11525, %rd11524;
	add.s64 	%rd11527, %rd11526, %rd11521;
	add.s64 	%rd11528, %rd11527, 5996557281743188959;
	add.s64 	%rd11529, %rd11528, %rd11236;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11516, 36;
	shr.b64 	%rhs, %rd11516, 28;
	add.u64 	%rd11530, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11516, 30;
	shr.b64 	%rhs, %rd11516, 34;
	add.u64 	%rd11531, %lhs, %rhs;
	}
	xor.b64  	%rd11532, %rd11530, %rd11531;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11516, 25;
	shr.b64 	%rhs, %rd11516, 39;
	add.u64 	%rd11533, %lhs, %rhs;
	}
	xor.b64  	%rd11534, %rd11532, %rd11533;
	and.b64  	%rd11535, %rd11516, %rd11492;
	xor.b64  	%rd11536, %rd11516, %rd11492;
	and.b64  	%rd11537, %rd11536, %rd11468;
	or.b64  	%rd11538, %rd11537, %rd11535;
	add.s64 	%rd11539, %rd11538, %rd11534;
	add.s64 	%rd11540, %rd11539, %rd11528;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11529, 50;
	shr.b64 	%rhs, %rd11529, 14;
	add.u64 	%rd11541, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11529, 46;
	shr.b64 	%rhs, %rd11529, 18;
	add.u64 	%rd11542, %lhs, %rhs;
	}
	xor.b64  	%rd11543, %rd11541, %rd11542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11529, 23;
	shr.b64 	%rhs, %rd11529, 41;
	add.u64 	%rd11544, %lhs, %rhs;
	}
	xor.b64  	%rd11545, %rd11543, %rd11544;
	xor.b64  	%rd11546, %rd11505, %rd11481;
	and.b64  	%rd11547, %rd11529, %rd11546;
	xor.b64  	%rd11548, %rd11547, %rd11481;
	add.s64 	%rd11549, %rd11301, %rd11457;
	add.s64 	%rd11550, %rd11549, %rd11548;
	add.s64 	%rd11551, %rd11550, %rd11545;
	add.s64 	%rd11552, %rd11551, 7280758554555802590;
	add.s64 	%rd11553, %rd11552, %rd11468;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11540, 36;
	shr.b64 	%rhs, %rd11540, 28;
	add.u64 	%rd11554, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11540, 30;
	shr.b64 	%rhs, %rd11540, 34;
	add.u64 	%rd11555, %lhs, %rhs;
	}
	xor.b64  	%rd11556, %rd11554, %rd11555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11540, 25;
	shr.b64 	%rhs, %rd11540, 39;
	add.u64 	%rd11557, %lhs, %rhs;
	}
	xor.b64  	%rd11558, %rd11556, %rd11557;
	and.b64  	%rd11559, %rd11540, %rd11516;
	xor.b64  	%rd11560, %rd11540, %rd11516;
	and.b64  	%rd11561, %rd11560, %rd11492;
	or.b64  	%rd11562, %rd11561, %rd11559;
	add.s64 	%rd11563, %rd11562, %rd11558;
	add.s64 	%rd11564, %rd11563, %rd11552;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11553, 50;
	shr.b64 	%rhs, %rd11553, 14;
	add.u64 	%rd11565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11553, 46;
	shr.b64 	%rhs, %rd11553, 18;
	add.u64 	%rd11566, %lhs, %rhs;
	}
	xor.b64  	%rd11567, %rd11565, %rd11566;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11553, 23;
	shr.b64 	%rhs, %rd11553, 41;
	add.u64 	%rd11568, %lhs, %rhs;
	}
	xor.b64  	%rd11569, %rd11567, %rd11568;
	xor.b64  	%rd11570, %rd11529, %rd11505;
	and.b64  	%rd11571, %rd11553, %rd11570;
	xor.b64  	%rd11572, %rd11571, %rd11505;
	add.s64 	%rd11573, %rd11314, %rd11481;
	add.s64 	%rd11574, %rd11573, %rd11572;
	add.s64 	%rd11575, %rd11574, %rd11569;
	add.s64 	%rd11576, %rd11575, 8532644243296465576;
	add.s64 	%rd11577, %rd11576, %rd11492;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11564, 36;
	shr.b64 	%rhs, %rd11564, 28;
	add.u64 	%rd11578, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11564, 30;
	shr.b64 	%rhs, %rd11564, 34;
	add.u64 	%rd11579, %lhs, %rhs;
	}
	xor.b64  	%rd11580, %rd11578, %rd11579;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11564, 25;
	shr.b64 	%rhs, %rd11564, 39;
	add.u64 	%rd11581, %lhs, %rhs;
	}
	xor.b64  	%rd11582, %rd11580, %rd11581;
	and.b64  	%rd11583, %rd11564, %rd11540;
	xor.b64  	%rd11584, %rd11564, %rd11540;
	and.b64  	%rd11585, %rd11584, %rd11516;
	or.b64  	%rd11586, %rd11585, %rd11583;
	add.s64 	%rd11587, %rd11586, %rd11582;
	add.s64 	%rd11588, %rd11587, %rd11576;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11577, 50;
	shr.b64 	%rhs, %rd11577, 14;
	add.u64 	%rd11589, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11577, 46;
	shr.b64 	%rhs, %rd11577, 18;
	add.u64 	%rd11590, %lhs, %rhs;
	}
	xor.b64  	%rd11591, %rd11589, %rd11590;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11577, 23;
	shr.b64 	%rhs, %rd11577, 41;
	add.u64 	%rd11592, %lhs, %rhs;
	}
	xor.b64  	%rd11593, %rd11591, %rd11592;
	xor.b64  	%rd11594, %rd11553, %rd11529;
	and.b64  	%rd11595, %rd11577, %rd11594;
	xor.b64  	%rd11596, %rd11595, %rd11529;
	add.s64 	%rd11597, %rd11327, %rd11505;
	add.s64 	%rd11598, %rd11597, %rd11596;
	add.s64 	%rd11599, %rd11598, %rd11593;
	add.s64 	%rd11600, %rd11599, -9096487096722542874;
	add.s64 	%rd11601, %rd11600, %rd11516;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11588, 36;
	shr.b64 	%rhs, %rd11588, 28;
	add.u64 	%rd11602, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11588, 30;
	shr.b64 	%rhs, %rd11588, 34;
	add.u64 	%rd11603, %lhs, %rhs;
	}
	xor.b64  	%rd11604, %rd11602, %rd11603;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11588, 25;
	shr.b64 	%rhs, %rd11588, 39;
	add.u64 	%rd11605, %lhs, %rhs;
	}
	xor.b64  	%rd11606, %rd11604, %rd11605;
	and.b64  	%rd11607, %rd11588, %rd11564;
	xor.b64  	%rd11608, %rd11588, %rd11564;
	and.b64  	%rd11609, %rd11608, %rd11540;
	or.b64  	%rd11610, %rd11609, %rd11607;
	add.s64 	%rd11611, %rd11610, %rd11606;
	add.s64 	%rd11612, %rd11611, %rd11600;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11601, 50;
	shr.b64 	%rhs, %rd11601, 14;
	add.u64 	%rd11613, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11601, 46;
	shr.b64 	%rhs, %rd11601, 18;
	add.u64 	%rd11614, %lhs, %rhs;
	}
	xor.b64  	%rd11615, %rd11613, %rd11614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11601, 23;
	shr.b64 	%rhs, %rd11601, 41;
	add.u64 	%rd11616, %lhs, %rhs;
	}
	xor.b64  	%rd11617, %rd11615, %rd11616;
	xor.b64  	%rd11618, %rd11577, %rd11553;
	and.b64  	%rd11619, %rd11601, %rd11618;
	xor.b64  	%rd11620, %rd11619, %rd11553;
	add.s64 	%rd11621, %rd11340, %rd11529;
	add.s64 	%rd11622, %rd11621, %rd11620;
	add.s64 	%rd11623, %rd11622, %rd11617;
	add.s64 	%rd11624, %rd11623, -7894198246740708037;
	add.s64 	%rd11625, %rd11624, %rd11540;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11612, 36;
	shr.b64 	%rhs, %rd11612, 28;
	add.u64 	%rd11626, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11612, 30;
	shr.b64 	%rhs, %rd11612, 34;
	add.u64 	%rd11627, %lhs, %rhs;
	}
	xor.b64  	%rd11628, %rd11626, %rd11627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11612, 25;
	shr.b64 	%rhs, %rd11612, 39;
	add.u64 	%rd11629, %lhs, %rhs;
	}
	xor.b64  	%rd11630, %rd11628, %rd11629;
	and.b64  	%rd11631, %rd11612, %rd11588;
	xor.b64  	%rd11632, %rd11612, %rd11588;
	and.b64  	%rd11633, %rd11632, %rd11564;
	or.b64  	%rd11634, %rd11633, %rd11631;
	add.s64 	%rd11635, %rd11634, %rd11630;
	add.s64 	%rd11636, %rd11635, %rd11624;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11625, 50;
	shr.b64 	%rhs, %rd11625, 14;
	add.u64 	%rd11637, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11625, 46;
	shr.b64 	%rhs, %rd11625, 18;
	add.u64 	%rd11638, %lhs, %rhs;
	}
	xor.b64  	%rd11639, %rd11637, %rd11638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11625, 23;
	shr.b64 	%rhs, %rd11625, 41;
	add.u64 	%rd11640, %lhs, %rhs;
	}
	xor.b64  	%rd11641, %rd11639, %rd11640;
	xor.b64  	%rd11642, %rd11601, %rd11577;
	and.b64  	%rd11643, %rd11625, %rd11642;
	xor.b64  	%rd11644, %rd11643, %rd11577;
	add.s64 	%rd11645, %rd11353, %rd11553;
	add.s64 	%rd11646, %rd11645, %rd11644;
	add.s64 	%rd11647, %rd11646, %rd11641;
	add.s64 	%rd11648, %rd11647, -6719396339535248540;
	add.s64 	%rd11649, %rd11648, %rd11564;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11636, 36;
	shr.b64 	%rhs, %rd11636, 28;
	add.u64 	%rd11650, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11636, 30;
	shr.b64 	%rhs, %rd11636, 34;
	add.u64 	%rd11651, %lhs, %rhs;
	}
	xor.b64  	%rd11652, %rd11650, %rd11651;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11636, 25;
	shr.b64 	%rhs, %rd11636, 39;
	add.u64 	%rd11653, %lhs, %rhs;
	}
	xor.b64  	%rd11654, %rd11652, %rd11653;
	and.b64  	%rd11655, %rd11636, %rd11612;
	xor.b64  	%rd11656, %rd11636, %rd11612;
	and.b64  	%rd11657, %rd11656, %rd11588;
	or.b64  	%rd11658, %rd11657, %rd11655;
	add.s64 	%rd11659, %rd11658, %rd11654;
	add.s64 	%rd11660, %rd11659, %rd11648;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11649, 50;
	shr.b64 	%rhs, %rd11649, 14;
	add.u64 	%rd11661, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11649, 46;
	shr.b64 	%rhs, %rd11649, 18;
	add.u64 	%rd11662, %lhs, %rhs;
	}
	xor.b64  	%rd11663, %rd11661, %rd11662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11649, 23;
	shr.b64 	%rhs, %rd11649, 41;
	add.u64 	%rd11664, %lhs, %rhs;
	}
	xor.b64  	%rd11665, %rd11663, %rd11664;
	xor.b64  	%rd11666, %rd11625, %rd11601;
	and.b64  	%rd11667, %rd11649, %rd11666;
	xor.b64  	%rd11668, %rd11667, %rd11601;
	add.s64 	%rd11669, %rd11366, %rd11577;
	add.s64 	%rd11670, %rd11669, %rd11668;
	add.s64 	%rd11671, %rd11670, %rd11665;
	add.s64 	%rd11672, %rd11671, -6333637450476146687;
	add.s64 	%rd11673, %rd11672, %rd11588;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11660, 36;
	shr.b64 	%rhs, %rd11660, 28;
	add.u64 	%rd11674, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11660, 30;
	shr.b64 	%rhs, %rd11660, 34;
	add.u64 	%rd11675, %lhs, %rhs;
	}
	xor.b64  	%rd11676, %rd11674, %rd11675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11660, 25;
	shr.b64 	%rhs, %rd11660, 39;
	add.u64 	%rd11677, %lhs, %rhs;
	}
	xor.b64  	%rd11678, %rd11676, %rd11677;
	and.b64  	%rd11679, %rd11660, %rd11636;
	xor.b64  	%rd11680, %rd11660, %rd11636;
	and.b64  	%rd11681, %rd11680, %rd11612;
	or.b64  	%rd11682, %rd11681, %rd11679;
	add.s64 	%rd11683, %rd11682, %rd11678;
	add.s64 	%rd11684, %rd11683, %rd11672;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11673, 50;
	shr.b64 	%rhs, %rd11673, 14;
	add.u64 	%rd11685, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11673, 46;
	shr.b64 	%rhs, %rd11673, 18;
	add.u64 	%rd11686, %lhs, %rhs;
	}
	xor.b64  	%rd11687, %rd11685, %rd11686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11673, 23;
	shr.b64 	%rhs, %rd11673, 41;
	add.u64 	%rd11688, %lhs, %rhs;
	}
	xor.b64  	%rd11689, %rd11687, %rd11688;
	xor.b64  	%rd11690, %rd11649, %rd11625;
	and.b64  	%rd11691, %rd11673, %rd11690;
	xor.b64  	%rd11692, %rd11691, %rd11625;
	add.s64 	%rd11693, %rd11379, %rd11601;
	add.s64 	%rd11694, %rd11693, %rd11692;
	add.s64 	%rd11695, %rd11694, %rd11689;
	add.s64 	%rd11696, %rd11695, -4446306890439682159;
	add.s64 	%rd11697, %rd11696, %rd11612;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11684, 36;
	shr.b64 	%rhs, %rd11684, 28;
	add.u64 	%rd11698, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11684, 30;
	shr.b64 	%rhs, %rd11684, 34;
	add.u64 	%rd11699, %lhs, %rhs;
	}
	xor.b64  	%rd11700, %rd11698, %rd11699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11684, 25;
	shr.b64 	%rhs, %rd11684, 39;
	add.u64 	%rd11701, %lhs, %rhs;
	}
	xor.b64  	%rd11702, %rd11700, %rd11701;
	and.b64  	%rd11703, %rd11684, %rd11660;
	xor.b64  	%rd11704, %rd11684, %rd11660;
	and.b64  	%rd11705, %rd11704, %rd11636;
	or.b64  	%rd11706, %rd11705, %rd11703;
	add.s64 	%rd11707, %rd11706, %rd11702;
	add.s64 	%rd11708, %rd11707, %rd11696;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11697, 50;
	shr.b64 	%rhs, %rd11697, 14;
	add.u64 	%rd11709, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11697, 46;
	shr.b64 	%rhs, %rd11697, 18;
	add.u64 	%rd11710, %lhs, %rhs;
	}
	xor.b64  	%rd11711, %rd11709, %rd11710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11697, 23;
	shr.b64 	%rhs, %rd11697, 41;
	add.u64 	%rd11712, %lhs, %rhs;
	}
	xor.b64  	%rd11713, %rd11711, %rd11712;
	xor.b64  	%rd11714, %rd11673, %rd11649;
	and.b64  	%rd11715, %rd11697, %rd11714;
	xor.b64  	%rd11716, %rd11715, %rd11649;
	add.s64 	%rd11717, %rd11392, %rd11625;
	add.s64 	%rd11718, %rd11717, %rd11716;
	add.s64 	%rd11719, %rd11718, %rd11713;
	add.s64 	%rd11720, %rd11719, -4076793802049405392;
	add.s64 	%rd11721, %rd11720, %rd11636;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11708, 36;
	shr.b64 	%rhs, %rd11708, 28;
	add.u64 	%rd11722, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11708, 30;
	shr.b64 	%rhs, %rd11708, 34;
	add.u64 	%rd11723, %lhs, %rhs;
	}
	xor.b64  	%rd11724, %rd11722, %rd11723;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11708, 25;
	shr.b64 	%rhs, %rd11708, 39;
	add.u64 	%rd11725, %lhs, %rhs;
	}
	xor.b64  	%rd11726, %rd11724, %rd11725;
	and.b64  	%rd11727, %rd11708, %rd11684;
	xor.b64  	%rd11728, %rd11708, %rd11684;
	and.b64  	%rd11729, %rd11728, %rd11660;
	or.b64  	%rd11730, %rd11729, %rd11727;
	add.s64 	%rd11731, %rd11730, %rd11726;
	add.s64 	%rd11732, %rd11731, %rd11720;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11721, 50;
	shr.b64 	%rhs, %rd11721, 14;
	add.u64 	%rd11733, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11721, 46;
	shr.b64 	%rhs, %rd11721, 18;
	add.u64 	%rd11734, %lhs, %rhs;
	}
	xor.b64  	%rd11735, %rd11733, %rd11734;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11721, 23;
	shr.b64 	%rhs, %rd11721, 41;
	add.u64 	%rd11736, %lhs, %rhs;
	}
	xor.b64  	%rd11737, %rd11735, %rd11736;
	xor.b64  	%rd11738, %rd11697, %rd11673;
	and.b64  	%rd11739, %rd11721, %rd11738;
	xor.b64  	%rd11740, %rd11739, %rd11673;
	add.s64 	%rd11741, %rd11405, %rd11649;
	add.s64 	%rd11742, %rd11741, %rd11740;
	add.s64 	%rd11743, %rd11742, %rd11737;
	add.s64 	%rd11744, %rd11743, -3345356375505022440;
	add.s64 	%rd11745, %rd11744, %rd11660;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11732, 36;
	shr.b64 	%rhs, %rd11732, 28;
	add.u64 	%rd11746, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11732, 30;
	shr.b64 	%rhs, %rd11732, 34;
	add.u64 	%rd11747, %lhs, %rhs;
	}
	xor.b64  	%rd11748, %rd11746, %rd11747;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11732, 25;
	shr.b64 	%rhs, %rd11732, 39;
	add.u64 	%rd11749, %lhs, %rhs;
	}
	xor.b64  	%rd11750, %rd11748, %rd11749;
	and.b64  	%rd11751, %rd11732, %rd11708;
	xor.b64  	%rd11752, %rd11732, %rd11708;
	and.b64  	%rd11753, %rd11752, %rd11684;
	or.b64  	%rd11754, %rd11753, %rd11751;
	add.s64 	%rd11755, %rd11754, %rd11750;
	add.s64 	%rd11756, %rd11755, %rd11744;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11745, 50;
	shr.b64 	%rhs, %rd11745, 14;
	add.u64 	%rd11757, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11745, 46;
	shr.b64 	%rhs, %rd11745, 18;
	add.u64 	%rd11758, %lhs, %rhs;
	}
	xor.b64  	%rd11759, %rd11757, %rd11758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11745, 23;
	shr.b64 	%rhs, %rd11745, 41;
	add.u64 	%rd11760, %lhs, %rhs;
	}
	xor.b64  	%rd11761, %rd11759, %rd11760;
	xor.b64  	%rd11762, %rd11721, %rd11697;
	and.b64  	%rd11763, %rd11745, %rd11762;
	xor.b64  	%rd11764, %rd11763, %rd11697;
	add.s64 	%rd11765, %rd11418, %rd11673;
	add.s64 	%rd11766, %rd11765, %rd11764;
	add.s64 	%rd11767, %rd11766, %rd11761;
	add.s64 	%rd11768, %rd11767, -2983346525034927856;
	add.s64 	%rd11769, %rd11768, %rd11684;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11756, 36;
	shr.b64 	%rhs, %rd11756, 28;
	add.u64 	%rd11770, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11756, 30;
	shr.b64 	%rhs, %rd11756, 34;
	add.u64 	%rd11771, %lhs, %rhs;
	}
	xor.b64  	%rd11772, %rd11770, %rd11771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11756, 25;
	shr.b64 	%rhs, %rd11756, 39;
	add.u64 	%rd11773, %lhs, %rhs;
	}
	xor.b64  	%rd11774, %rd11772, %rd11773;
	and.b64  	%rd11775, %rd11756, %rd11732;
	xor.b64  	%rd11776, %rd11756, %rd11732;
	and.b64  	%rd11777, %rd11776, %rd11708;
	or.b64  	%rd11778, %rd11777, %rd11775;
	add.s64 	%rd11779, %rd11778, %rd11774;
	add.s64 	%rd11780, %rd11779, %rd11768;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11769, 50;
	shr.b64 	%rhs, %rd11769, 14;
	add.u64 	%rd11781, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11769, 46;
	shr.b64 	%rhs, %rd11769, 18;
	add.u64 	%rd11782, %lhs, %rhs;
	}
	xor.b64  	%rd11783, %rd11781, %rd11782;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11769, 23;
	shr.b64 	%rhs, %rd11769, 41;
	add.u64 	%rd11784, %lhs, %rhs;
	}
	xor.b64  	%rd11785, %rd11783, %rd11784;
	xor.b64  	%rd11786, %rd11745, %rd11721;
	and.b64  	%rd11787, %rd11769, %rd11786;
	xor.b64  	%rd11788, %rd11787, %rd11721;
	add.s64 	%rd11789, %rd11431, %rd11697;
	add.s64 	%rd11790, %rd11789, %rd11788;
	add.s64 	%rd11791, %rd11790, %rd11785;
	add.s64 	%rd11792, %rd11791, -860691631967231958;
	add.s64 	%rd11793, %rd11792, %rd11708;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11780, 36;
	shr.b64 	%rhs, %rd11780, 28;
	add.u64 	%rd11794, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11780, 30;
	shr.b64 	%rhs, %rd11780, 34;
	add.u64 	%rd11795, %lhs, %rhs;
	}
	xor.b64  	%rd11796, %rd11794, %rd11795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11780, 25;
	shr.b64 	%rhs, %rd11780, 39;
	add.u64 	%rd11797, %lhs, %rhs;
	}
	xor.b64  	%rd11798, %rd11796, %rd11797;
	and.b64  	%rd11799, %rd11780, %rd11756;
	xor.b64  	%rd11800, %rd11780, %rd11756;
	and.b64  	%rd11801, %rd11800, %rd11732;
	or.b64  	%rd11802, %rd11801, %rd11799;
	add.s64 	%rd11803, %rd11802, %rd11798;
	add.s64 	%rd11804, %rd11803, %rd11792;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11793, 50;
	shr.b64 	%rhs, %rd11793, 14;
	add.u64 	%rd11805, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11793, 46;
	shr.b64 	%rhs, %rd11793, 18;
	add.u64 	%rd11806, %lhs, %rhs;
	}
	xor.b64  	%rd11807, %rd11805, %rd11806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11793, 23;
	shr.b64 	%rhs, %rd11793, 41;
	add.u64 	%rd11808, %lhs, %rhs;
	}
	xor.b64  	%rd11809, %rd11807, %rd11808;
	xor.b64  	%rd11810, %rd11769, %rd11745;
	and.b64  	%rd11811, %rd11793, %rd11810;
	xor.b64  	%rd11812, %rd11811, %rd11745;
	add.s64 	%rd11813, %rd11444, %rd11721;
	add.s64 	%rd11814, %rd11813, %rd11812;
	add.s64 	%rd11815, %rd11814, %rd11809;
	add.s64 	%rd11816, %rd11815, 1182934255886127544;
	add.s64 	%rd11817, %rd11816, %rd11732;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11804, 36;
	shr.b64 	%rhs, %rd11804, 28;
	add.u64 	%rd11818, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11804, 30;
	shr.b64 	%rhs, %rd11804, 34;
	add.u64 	%rd11819, %lhs, %rhs;
	}
	xor.b64  	%rd11820, %rd11818, %rd11819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11804, 25;
	shr.b64 	%rhs, %rd11804, 39;
	add.u64 	%rd11821, %lhs, %rhs;
	}
	xor.b64  	%rd11822, %rd11820, %rd11821;
	and.b64  	%rd11823, %rd11804, %rd11780;
	xor.b64  	%rd11824, %rd11804, %rd11780;
	and.b64  	%rd11825, %rd11824, %rd11756;
	or.b64  	%rd11826, %rd11825, %rd11823;
	add.s64 	%rd11827, %rd11826, %rd11822;
	add.s64 	%rd11828, %rd11827, %rd11816;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11431, 45;
	shr.b64 	%rhs, %rd11431, 19;
	add.u64 	%rd11829, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11431, 3;
	shr.b64 	%rhs, %rd11431, 61;
	add.u64 	%rd11830, %lhs, %rhs;
	}
	xor.b64  	%rd11831, %rd11829, %rd11830;
	shr.u64 	%rd11832, %rd11431, 6;
	xor.b64  	%rd11833, %rd11831, %rd11832;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11262, 63;
	shr.b64 	%rhs, %rd11262, 1;
	add.u64 	%rd11834, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11262, 56;
	shr.b64 	%rhs, %rd11262, 8;
	add.u64 	%rd11835, %lhs, %rhs;
	}
	xor.b64  	%rd11836, %rd11834, %rd11835;
	shr.u64 	%rd11837, %rd11262, 7;
	xor.b64  	%rd11838, %rd11836, %rd11837;
	add.s64 	%rd11839, %rd11838, %rd11249;
	add.s64 	%rd11840, %rd11839, %rd11366;
	add.s64 	%rd11841, %rd11840, %rd11833;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11444, 45;
	shr.b64 	%rhs, %rd11444, 19;
	add.u64 	%rd11842, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11444, 3;
	shr.b64 	%rhs, %rd11444, 61;
	add.u64 	%rd11843, %lhs, %rhs;
	}
	xor.b64  	%rd11844, %rd11842, %rd11843;
	shr.u64 	%rd11845, %rd11444, 6;
	xor.b64  	%rd11846, %rd11844, %rd11845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11275, 63;
	shr.b64 	%rhs, %rd11275, 1;
	add.u64 	%rd11847, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11275, 56;
	shr.b64 	%rhs, %rd11275, 8;
	add.u64 	%rd11848, %lhs, %rhs;
	}
	xor.b64  	%rd11849, %rd11847, %rd11848;
	shr.u64 	%rd11850, %rd11275, 7;
	xor.b64  	%rd11851, %rd11849, %rd11850;
	add.s64 	%rd11852, %rd11851, %rd11262;
	add.s64 	%rd11853, %rd11852, %rd11379;
	add.s64 	%rd11854, %rd11853, %rd11846;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11841, 45;
	shr.b64 	%rhs, %rd11841, 19;
	add.u64 	%rd11855, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11841, 3;
	shr.b64 	%rhs, %rd11841, 61;
	add.u64 	%rd11856, %lhs, %rhs;
	}
	xor.b64  	%rd11857, %rd11855, %rd11856;
	shr.u64 	%rd11858, %rd11841, 6;
	xor.b64  	%rd11859, %rd11857, %rd11858;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11288, 63;
	shr.b64 	%rhs, %rd11288, 1;
	add.u64 	%rd11860, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11288, 56;
	shr.b64 	%rhs, %rd11288, 8;
	add.u64 	%rd11861, %lhs, %rhs;
	}
	xor.b64  	%rd11862, %rd11860, %rd11861;
	shr.u64 	%rd11863, %rd11288, 7;
	xor.b64  	%rd11864, %rd11862, %rd11863;
	add.s64 	%rd11865, %rd11864, %rd11275;
	add.s64 	%rd11866, %rd11865, %rd11392;
	add.s64 	%rd11867, %rd11866, %rd11859;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11854, 45;
	shr.b64 	%rhs, %rd11854, 19;
	add.u64 	%rd11868, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11854, 3;
	shr.b64 	%rhs, %rd11854, 61;
	add.u64 	%rd11869, %lhs, %rhs;
	}
	xor.b64  	%rd11870, %rd11868, %rd11869;
	shr.u64 	%rd11871, %rd11854, 6;
	xor.b64  	%rd11872, %rd11870, %rd11871;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11301, 63;
	shr.b64 	%rhs, %rd11301, 1;
	add.u64 	%rd11873, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11301, 56;
	shr.b64 	%rhs, %rd11301, 8;
	add.u64 	%rd11874, %lhs, %rhs;
	}
	xor.b64  	%rd11875, %rd11873, %rd11874;
	shr.u64 	%rd11876, %rd11301, 7;
	xor.b64  	%rd11877, %rd11875, %rd11876;
	add.s64 	%rd11878, %rd11877, %rd11288;
	add.s64 	%rd11879, %rd11878, %rd11405;
	add.s64 	%rd11880, %rd11879, %rd11872;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11867, 45;
	shr.b64 	%rhs, %rd11867, 19;
	add.u64 	%rd11881, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11867, 3;
	shr.b64 	%rhs, %rd11867, 61;
	add.u64 	%rd11882, %lhs, %rhs;
	}
	xor.b64  	%rd11883, %rd11881, %rd11882;
	shr.u64 	%rd11884, %rd11867, 6;
	xor.b64  	%rd11885, %rd11883, %rd11884;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11314, 63;
	shr.b64 	%rhs, %rd11314, 1;
	add.u64 	%rd11886, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11314, 56;
	shr.b64 	%rhs, %rd11314, 8;
	add.u64 	%rd11887, %lhs, %rhs;
	}
	xor.b64  	%rd11888, %rd11886, %rd11887;
	shr.u64 	%rd11889, %rd11314, 7;
	xor.b64  	%rd11890, %rd11888, %rd11889;
	add.s64 	%rd11891, %rd11890, %rd11301;
	add.s64 	%rd11892, %rd11891, %rd11418;
	add.s64 	%rd11893, %rd11892, %rd11885;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11880, 45;
	shr.b64 	%rhs, %rd11880, 19;
	add.u64 	%rd11894, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11880, 3;
	shr.b64 	%rhs, %rd11880, 61;
	add.u64 	%rd11895, %lhs, %rhs;
	}
	xor.b64  	%rd11896, %rd11894, %rd11895;
	shr.u64 	%rd11897, %rd11880, 6;
	xor.b64  	%rd11898, %rd11896, %rd11897;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11327, 63;
	shr.b64 	%rhs, %rd11327, 1;
	add.u64 	%rd11899, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11327, 56;
	shr.b64 	%rhs, %rd11327, 8;
	add.u64 	%rd11900, %lhs, %rhs;
	}
	xor.b64  	%rd11901, %rd11899, %rd11900;
	shr.u64 	%rd11902, %rd11327, 7;
	xor.b64  	%rd11903, %rd11901, %rd11902;
	add.s64 	%rd11904, %rd11903, %rd11314;
	add.s64 	%rd11905, %rd11904, %rd11431;
	add.s64 	%rd11906, %rd11905, %rd11898;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11893, 45;
	shr.b64 	%rhs, %rd11893, 19;
	add.u64 	%rd11907, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11893, 3;
	shr.b64 	%rhs, %rd11893, 61;
	add.u64 	%rd11908, %lhs, %rhs;
	}
	xor.b64  	%rd11909, %rd11907, %rd11908;
	shr.u64 	%rd11910, %rd11893, 6;
	xor.b64  	%rd11911, %rd11909, %rd11910;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11340, 63;
	shr.b64 	%rhs, %rd11340, 1;
	add.u64 	%rd11912, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11340, 56;
	shr.b64 	%rhs, %rd11340, 8;
	add.u64 	%rd11913, %lhs, %rhs;
	}
	xor.b64  	%rd11914, %rd11912, %rd11913;
	shr.u64 	%rd11915, %rd11340, 7;
	xor.b64  	%rd11916, %rd11914, %rd11915;
	add.s64 	%rd11917, %rd11916, %rd11327;
	add.s64 	%rd11918, %rd11917, %rd11444;
	add.s64 	%rd11919, %rd11918, %rd11911;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11906, 45;
	shr.b64 	%rhs, %rd11906, 19;
	add.u64 	%rd11920, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11906, 3;
	shr.b64 	%rhs, %rd11906, 61;
	add.u64 	%rd11921, %lhs, %rhs;
	}
	xor.b64  	%rd11922, %rd11920, %rd11921;
	shr.u64 	%rd11923, %rd11906, 6;
	xor.b64  	%rd11924, %rd11922, %rd11923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11353, 63;
	shr.b64 	%rhs, %rd11353, 1;
	add.u64 	%rd11925, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11353, 56;
	shr.b64 	%rhs, %rd11353, 8;
	add.u64 	%rd11926, %lhs, %rhs;
	}
	xor.b64  	%rd11927, %rd11925, %rd11926;
	shr.u64 	%rd11928, %rd11353, 7;
	xor.b64  	%rd11929, %rd11927, %rd11928;
	add.s64 	%rd11930, %rd11929, %rd11340;
	add.s64 	%rd11931, %rd11930, %rd11841;
	add.s64 	%rd11932, %rd11931, %rd11924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11919, 45;
	shr.b64 	%rhs, %rd11919, 19;
	add.u64 	%rd11933, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11919, 3;
	shr.b64 	%rhs, %rd11919, 61;
	add.u64 	%rd11934, %lhs, %rhs;
	}
	xor.b64  	%rd11935, %rd11933, %rd11934;
	shr.u64 	%rd11936, %rd11919, 6;
	xor.b64  	%rd11937, %rd11935, %rd11936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11366, 63;
	shr.b64 	%rhs, %rd11366, 1;
	add.u64 	%rd11938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11366, 56;
	shr.b64 	%rhs, %rd11366, 8;
	add.u64 	%rd11939, %lhs, %rhs;
	}
	xor.b64  	%rd11940, %rd11938, %rd11939;
	shr.u64 	%rd11941, %rd11366, 7;
	xor.b64  	%rd11942, %rd11940, %rd11941;
	add.s64 	%rd11943, %rd11942, %rd11353;
	add.s64 	%rd11944, %rd11943, %rd11854;
	add.s64 	%rd11945, %rd11944, %rd11937;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11932, 45;
	shr.b64 	%rhs, %rd11932, 19;
	add.u64 	%rd11946, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11932, 3;
	shr.b64 	%rhs, %rd11932, 61;
	add.u64 	%rd11947, %lhs, %rhs;
	}
	xor.b64  	%rd11948, %rd11946, %rd11947;
	shr.u64 	%rd11949, %rd11932, 6;
	xor.b64  	%rd11950, %rd11948, %rd11949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11379, 63;
	shr.b64 	%rhs, %rd11379, 1;
	add.u64 	%rd11951, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11379, 56;
	shr.b64 	%rhs, %rd11379, 8;
	add.u64 	%rd11952, %lhs, %rhs;
	}
	xor.b64  	%rd11953, %rd11951, %rd11952;
	shr.u64 	%rd11954, %rd11379, 7;
	xor.b64  	%rd11955, %rd11953, %rd11954;
	add.s64 	%rd11956, %rd11955, %rd11366;
	add.s64 	%rd11957, %rd11956, %rd11867;
	add.s64 	%rd11958, %rd11957, %rd11950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11945, 45;
	shr.b64 	%rhs, %rd11945, 19;
	add.u64 	%rd11959, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11945, 3;
	shr.b64 	%rhs, %rd11945, 61;
	add.u64 	%rd11960, %lhs, %rhs;
	}
	xor.b64  	%rd11961, %rd11959, %rd11960;
	shr.u64 	%rd11962, %rd11945, 6;
	xor.b64  	%rd11963, %rd11961, %rd11962;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11392, 63;
	shr.b64 	%rhs, %rd11392, 1;
	add.u64 	%rd11964, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11392, 56;
	shr.b64 	%rhs, %rd11392, 8;
	add.u64 	%rd11965, %lhs, %rhs;
	}
	xor.b64  	%rd11966, %rd11964, %rd11965;
	shr.u64 	%rd11967, %rd11392, 7;
	xor.b64  	%rd11968, %rd11966, %rd11967;
	add.s64 	%rd11969, %rd11968, %rd11379;
	add.s64 	%rd11970, %rd11969, %rd11880;
	add.s64 	%rd11971, %rd11970, %rd11963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11958, 45;
	shr.b64 	%rhs, %rd11958, 19;
	add.u64 	%rd11972, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11958, 3;
	shr.b64 	%rhs, %rd11958, 61;
	add.u64 	%rd11973, %lhs, %rhs;
	}
	xor.b64  	%rd11974, %rd11972, %rd11973;
	shr.u64 	%rd11975, %rd11958, 6;
	xor.b64  	%rd11976, %rd11974, %rd11975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11405, 63;
	shr.b64 	%rhs, %rd11405, 1;
	add.u64 	%rd11977, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11405, 56;
	shr.b64 	%rhs, %rd11405, 8;
	add.u64 	%rd11978, %lhs, %rhs;
	}
	xor.b64  	%rd11979, %rd11977, %rd11978;
	shr.u64 	%rd11980, %rd11405, 7;
	xor.b64  	%rd11981, %rd11979, %rd11980;
	add.s64 	%rd11982, %rd11981, %rd11392;
	add.s64 	%rd11983, %rd11982, %rd11893;
	add.s64 	%rd11984, %rd11983, %rd11976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11971, 45;
	shr.b64 	%rhs, %rd11971, 19;
	add.u64 	%rd11985, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11971, 3;
	shr.b64 	%rhs, %rd11971, 61;
	add.u64 	%rd11986, %lhs, %rhs;
	}
	xor.b64  	%rd11987, %rd11985, %rd11986;
	shr.u64 	%rd11988, %rd11971, 6;
	xor.b64  	%rd11989, %rd11987, %rd11988;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11418, 63;
	shr.b64 	%rhs, %rd11418, 1;
	add.u64 	%rd11990, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11418, 56;
	shr.b64 	%rhs, %rd11418, 8;
	add.u64 	%rd11991, %lhs, %rhs;
	}
	xor.b64  	%rd11992, %rd11990, %rd11991;
	shr.u64 	%rd11993, %rd11418, 7;
	xor.b64  	%rd11994, %rd11992, %rd11993;
	add.s64 	%rd11995, %rd11994, %rd11405;
	add.s64 	%rd11996, %rd11995, %rd11906;
	add.s64 	%rd11997, %rd11996, %rd11989;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11984, 45;
	shr.b64 	%rhs, %rd11984, 19;
	add.u64 	%rd11998, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11984, 3;
	shr.b64 	%rhs, %rd11984, 61;
	add.u64 	%rd11999, %lhs, %rhs;
	}
	xor.b64  	%rd12000, %rd11998, %rd11999;
	shr.u64 	%rd12001, %rd11984, 6;
	xor.b64  	%rd12002, %rd12000, %rd12001;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11431, 63;
	shr.b64 	%rhs, %rd11431, 1;
	add.u64 	%rd12003, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11431, 56;
	shr.b64 	%rhs, %rd11431, 8;
	add.u64 	%rd12004, %lhs, %rhs;
	}
	xor.b64  	%rd12005, %rd12003, %rd12004;
	shr.u64 	%rd12006, %rd11431, 7;
	xor.b64  	%rd12007, %rd12005, %rd12006;
	add.s64 	%rd12008, %rd12007, %rd11418;
	add.s64 	%rd12009, %rd12008, %rd11919;
	add.s64 	%rd12010, %rd12009, %rd12002;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11997, 45;
	shr.b64 	%rhs, %rd11997, 19;
	add.u64 	%rd12011, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11997, 3;
	shr.b64 	%rhs, %rd11997, 61;
	add.u64 	%rd12012, %lhs, %rhs;
	}
	xor.b64  	%rd12013, %rd12011, %rd12012;
	shr.u64 	%rd12014, %rd11997, 6;
	xor.b64  	%rd12015, %rd12013, %rd12014;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11444, 63;
	shr.b64 	%rhs, %rd11444, 1;
	add.u64 	%rd12016, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11444, 56;
	shr.b64 	%rhs, %rd11444, 8;
	add.u64 	%rd12017, %lhs, %rhs;
	}
	xor.b64  	%rd12018, %rd12016, %rd12017;
	shr.u64 	%rd12019, %rd11444, 7;
	xor.b64  	%rd12020, %rd12018, %rd12019;
	add.s64 	%rd12021, %rd12020, %rd11431;
	add.s64 	%rd12022, %rd12021, %rd11932;
	add.s64 	%rd12023, %rd12022, %rd12015;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12010, 45;
	shr.b64 	%rhs, %rd12010, 19;
	add.u64 	%rd12024, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12010, 3;
	shr.b64 	%rhs, %rd12010, 61;
	add.u64 	%rd12025, %lhs, %rhs;
	}
	xor.b64  	%rd12026, %rd12024, %rd12025;
	shr.u64 	%rd12027, %rd12010, 6;
	xor.b64  	%rd12028, %rd12026, %rd12027;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11841, 63;
	shr.b64 	%rhs, %rd11841, 1;
	add.u64 	%rd12029, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11841, 56;
	shr.b64 	%rhs, %rd11841, 8;
	add.u64 	%rd12030, %lhs, %rhs;
	}
	xor.b64  	%rd12031, %rd12029, %rd12030;
	shr.u64 	%rd12032, %rd11841, 7;
	xor.b64  	%rd12033, %rd12031, %rd12032;
	add.s64 	%rd12034, %rd12033, %rd11444;
	add.s64 	%rd12035, %rd12034, %rd11945;
	add.s64 	%rd12036, %rd12035, %rd12028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11817, 50;
	shr.b64 	%rhs, %rd11817, 14;
	add.u64 	%rd12037, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11817, 46;
	shr.b64 	%rhs, %rd11817, 18;
	add.u64 	%rd12038, %lhs, %rhs;
	}
	xor.b64  	%rd12039, %rd12037, %rd12038;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11817, 23;
	shr.b64 	%rhs, %rd11817, 41;
	add.u64 	%rd12040, %lhs, %rhs;
	}
	xor.b64  	%rd12041, %rd12039, %rd12040;
	xor.b64  	%rd12042, %rd11793, %rd11769;
	and.b64  	%rd12043, %rd11817, %rd12042;
	xor.b64  	%rd12044, %rd12043, %rd11769;
	add.s64 	%rd12045, %rd11841, %rd11745;
	add.s64 	%rd12046, %rd12045, %rd12044;
	add.s64 	%rd12047, %rd12046, %rd12041;
	add.s64 	%rd12048, %rd12047, 1847814050463011016;
	add.s64 	%rd12049, %rd12048, %rd11756;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11828, 36;
	shr.b64 	%rhs, %rd11828, 28;
	add.u64 	%rd12050, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11828, 30;
	shr.b64 	%rhs, %rd11828, 34;
	add.u64 	%rd12051, %lhs, %rhs;
	}
	xor.b64  	%rd12052, %rd12050, %rd12051;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11828, 25;
	shr.b64 	%rhs, %rd11828, 39;
	add.u64 	%rd12053, %lhs, %rhs;
	}
	xor.b64  	%rd12054, %rd12052, %rd12053;
	and.b64  	%rd12055, %rd11828, %rd11804;
	xor.b64  	%rd12056, %rd11828, %rd11804;
	and.b64  	%rd12057, %rd12056, %rd11780;
	or.b64  	%rd12058, %rd12057, %rd12055;
	add.s64 	%rd12059, %rd12058, %rd12054;
	add.s64 	%rd12060, %rd12059, %rd12048;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12049, 50;
	shr.b64 	%rhs, %rd12049, 14;
	add.u64 	%rd12061, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12049, 46;
	shr.b64 	%rhs, %rd12049, 18;
	add.u64 	%rd12062, %lhs, %rhs;
	}
	xor.b64  	%rd12063, %rd12061, %rd12062;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12049, 23;
	shr.b64 	%rhs, %rd12049, 41;
	add.u64 	%rd12064, %lhs, %rhs;
	}
	xor.b64  	%rd12065, %rd12063, %rd12064;
	xor.b64  	%rd12066, %rd11817, %rd11793;
	and.b64  	%rd12067, %rd12049, %rd12066;
	xor.b64  	%rd12068, %rd12067, %rd11793;
	add.s64 	%rd12069, %rd11854, %rd11769;
	add.s64 	%rd12070, %rd12069, %rd12068;
	add.s64 	%rd12071, %rd12070, %rd12065;
	add.s64 	%rd12072, %rd12071, 2177327727835720531;
	add.s64 	%rd12073, %rd12072, %rd11780;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12060, 36;
	shr.b64 	%rhs, %rd12060, 28;
	add.u64 	%rd12074, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12060, 30;
	shr.b64 	%rhs, %rd12060, 34;
	add.u64 	%rd12075, %lhs, %rhs;
	}
	xor.b64  	%rd12076, %rd12074, %rd12075;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12060, 25;
	shr.b64 	%rhs, %rd12060, 39;
	add.u64 	%rd12077, %lhs, %rhs;
	}
	xor.b64  	%rd12078, %rd12076, %rd12077;
	and.b64  	%rd12079, %rd12060, %rd11828;
	xor.b64  	%rd12080, %rd12060, %rd11828;
	and.b64  	%rd12081, %rd12080, %rd11804;
	or.b64  	%rd12082, %rd12081, %rd12079;
	add.s64 	%rd12083, %rd12082, %rd12078;
	add.s64 	%rd12084, %rd12083, %rd12072;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12073, 50;
	shr.b64 	%rhs, %rd12073, 14;
	add.u64 	%rd12085, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12073, 46;
	shr.b64 	%rhs, %rd12073, 18;
	add.u64 	%rd12086, %lhs, %rhs;
	}
	xor.b64  	%rd12087, %rd12085, %rd12086;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12073, 23;
	shr.b64 	%rhs, %rd12073, 41;
	add.u64 	%rd12088, %lhs, %rhs;
	}
	xor.b64  	%rd12089, %rd12087, %rd12088;
	xor.b64  	%rd12090, %rd12049, %rd11817;
	and.b64  	%rd12091, %rd12073, %rd12090;
	xor.b64  	%rd12092, %rd12091, %rd11817;
	add.s64 	%rd12093, %rd11867, %rd11793;
	add.s64 	%rd12094, %rd12093, %rd12092;
	add.s64 	%rd12095, %rd12094, %rd12089;
	add.s64 	%rd12096, %rd12095, 2830643537854262169;
	add.s64 	%rd12097, %rd12096, %rd11804;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12084, 36;
	shr.b64 	%rhs, %rd12084, 28;
	add.u64 	%rd12098, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12084, 30;
	shr.b64 	%rhs, %rd12084, 34;
	add.u64 	%rd12099, %lhs, %rhs;
	}
	xor.b64  	%rd12100, %rd12098, %rd12099;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12084, 25;
	shr.b64 	%rhs, %rd12084, 39;
	add.u64 	%rd12101, %lhs, %rhs;
	}
	xor.b64  	%rd12102, %rd12100, %rd12101;
	and.b64  	%rd12103, %rd12084, %rd12060;
	xor.b64  	%rd12104, %rd12084, %rd12060;
	and.b64  	%rd12105, %rd12104, %rd11828;
	or.b64  	%rd12106, %rd12105, %rd12103;
	add.s64 	%rd12107, %rd12106, %rd12102;
	add.s64 	%rd12108, %rd12107, %rd12096;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12097, 50;
	shr.b64 	%rhs, %rd12097, 14;
	add.u64 	%rd12109, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12097, 46;
	shr.b64 	%rhs, %rd12097, 18;
	add.u64 	%rd12110, %lhs, %rhs;
	}
	xor.b64  	%rd12111, %rd12109, %rd12110;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12097, 23;
	shr.b64 	%rhs, %rd12097, 41;
	add.u64 	%rd12112, %lhs, %rhs;
	}
	xor.b64  	%rd12113, %rd12111, %rd12112;
	xor.b64  	%rd12114, %rd12073, %rd12049;
	and.b64  	%rd12115, %rd12097, %rd12114;
	xor.b64  	%rd12116, %rd12115, %rd12049;
	add.s64 	%rd12117, %rd11880, %rd11817;
	add.s64 	%rd12118, %rd12117, %rd12116;
	add.s64 	%rd12119, %rd12118, %rd12113;
	add.s64 	%rd12120, %rd12119, 3796741975233480872;
	add.s64 	%rd12121, %rd12120, %rd11828;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12108, 36;
	shr.b64 	%rhs, %rd12108, 28;
	add.u64 	%rd12122, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12108, 30;
	shr.b64 	%rhs, %rd12108, 34;
	add.u64 	%rd12123, %lhs, %rhs;
	}
	xor.b64  	%rd12124, %rd12122, %rd12123;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12108, 25;
	shr.b64 	%rhs, %rd12108, 39;
	add.u64 	%rd12125, %lhs, %rhs;
	}
	xor.b64  	%rd12126, %rd12124, %rd12125;
	and.b64  	%rd12127, %rd12108, %rd12084;
	xor.b64  	%rd12128, %rd12108, %rd12084;
	and.b64  	%rd12129, %rd12128, %rd12060;
	or.b64  	%rd12130, %rd12129, %rd12127;
	add.s64 	%rd12131, %rd12130, %rd12126;
	add.s64 	%rd12132, %rd12131, %rd12120;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12121, 50;
	shr.b64 	%rhs, %rd12121, 14;
	add.u64 	%rd12133, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12121, 46;
	shr.b64 	%rhs, %rd12121, 18;
	add.u64 	%rd12134, %lhs, %rhs;
	}
	xor.b64  	%rd12135, %rd12133, %rd12134;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12121, 23;
	shr.b64 	%rhs, %rd12121, 41;
	add.u64 	%rd12136, %lhs, %rhs;
	}
	xor.b64  	%rd12137, %rd12135, %rd12136;
	xor.b64  	%rd12138, %rd12097, %rd12073;
	and.b64  	%rd12139, %rd12121, %rd12138;
	xor.b64  	%rd12140, %rd12139, %rd12073;
	add.s64 	%rd12141, %rd11893, %rd12049;
	add.s64 	%rd12142, %rd12141, %rd12140;
	add.s64 	%rd12143, %rd12142, %rd12137;
	add.s64 	%rd12144, %rd12143, 4115178125766777443;
	add.s64 	%rd12145, %rd12144, %rd12060;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12132, 36;
	shr.b64 	%rhs, %rd12132, 28;
	add.u64 	%rd12146, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12132, 30;
	shr.b64 	%rhs, %rd12132, 34;
	add.u64 	%rd12147, %lhs, %rhs;
	}
	xor.b64  	%rd12148, %rd12146, %rd12147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12132, 25;
	shr.b64 	%rhs, %rd12132, 39;
	add.u64 	%rd12149, %lhs, %rhs;
	}
	xor.b64  	%rd12150, %rd12148, %rd12149;
	and.b64  	%rd12151, %rd12132, %rd12108;
	xor.b64  	%rd12152, %rd12132, %rd12108;
	and.b64  	%rd12153, %rd12152, %rd12084;
	or.b64  	%rd12154, %rd12153, %rd12151;
	add.s64 	%rd12155, %rd12154, %rd12150;
	add.s64 	%rd12156, %rd12155, %rd12144;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12145, 50;
	shr.b64 	%rhs, %rd12145, 14;
	add.u64 	%rd12157, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12145, 46;
	shr.b64 	%rhs, %rd12145, 18;
	add.u64 	%rd12158, %lhs, %rhs;
	}
	xor.b64  	%rd12159, %rd12157, %rd12158;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12145, 23;
	shr.b64 	%rhs, %rd12145, 41;
	add.u64 	%rd12160, %lhs, %rhs;
	}
	xor.b64  	%rd12161, %rd12159, %rd12160;
	xor.b64  	%rd12162, %rd12121, %rd12097;
	and.b64  	%rd12163, %rd12145, %rd12162;
	xor.b64  	%rd12164, %rd12163, %rd12097;
	add.s64 	%rd12165, %rd11906, %rd12073;
	add.s64 	%rd12166, %rd12165, %rd12164;
	add.s64 	%rd12167, %rd12166, %rd12161;
	add.s64 	%rd12168, %rd12167, 5681478168544905931;
	add.s64 	%rd12169, %rd12168, %rd12084;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12156, 36;
	shr.b64 	%rhs, %rd12156, 28;
	add.u64 	%rd12170, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12156, 30;
	shr.b64 	%rhs, %rd12156, 34;
	add.u64 	%rd12171, %lhs, %rhs;
	}
	xor.b64  	%rd12172, %rd12170, %rd12171;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12156, 25;
	shr.b64 	%rhs, %rd12156, 39;
	add.u64 	%rd12173, %lhs, %rhs;
	}
	xor.b64  	%rd12174, %rd12172, %rd12173;
	and.b64  	%rd12175, %rd12156, %rd12132;
	xor.b64  	%rd12176, %rd12156, %rd12132;
	and.b64  	%rd12177, %rd12176, %rd12108;
	or.b64  	%rd12178, %rd12177, %rd12175;
	add.s64 	%rd12179, %rd12178, %rd12174;
	add.s64 	%rd12180, %rd12179, %rd12168;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12169, 50;
	shr.b64 	%rhs, %rd12169, 14;
	add.u64 	%rd12181, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12169, 46;
	shr.b64 	%rhs, %rd12169, 18;
	add.u64 	%rd12182, %lhs, %rhs;
	}
	xor.b64  	%rd12183, %rd12181, %rd12182;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12169, 23;
	shr.b64 	%rhs, %rd12169, 41;
	add.u64 	%rd12184, %lhs, %rhs;
	}
	xor.b64  	%rd12185, %rd12183, %rd12184;
	xor.b64  	%rd12186, %rd12145, %rd12121;
	and.b64  	%rd12187, %rd12169, %rd12186;
	xor.b64  	%rd12188, %rd12187, %rd12121;
	add.s64 	%rd12189, %rd11919, %rd12097;
	add.s64 	%rd12190, %rd12189, %rd12188;
	add.s64 	%rd12191, %rd12190, %rd12185;
	add.s64 	%rd12192, %rd12191, 6601373596472566643;
	add.s64 	%rd12193, %rd12192, %rd12108;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12180, 36;
	shr.b64 	%rhs, %rd12180, 28;
	add.u64 	%rd12194, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12180, 30;
	shr.b64 	%rhs, %rd12180, 34;
	add.u64 	%rd12195, %lhs, %rhs;
	}
	xor.b64  	%rd12196, %rd12194, %rd12195;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12180, 25;
	shr.b64 	%rhs, %rd12180, 39;
	add.u64 	%rd12197, %lhs, %rhs;
	}
	xor.b64  	%rd12198, %rd12196, %rd12197;
	and.b64  	%rd12199, %rd12180, %rd12156;
	xor.b64  	%rd12200, %rd12180, %rd12156;
	and.b64  	%rd12201, %rd12200, %rd12132;
	or.b64  	%rd12202, %rd12201, %rd12199;
	add.s64 	%rd12203, %rd12202, %rd12198;
	add.s64 	%rd12204, %rd12203, %rd12192;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12193, 50;
	shr.b64 	%rhs, %rd12193, 14;
	add.u64 	%rd12205, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12193, 46;
	shr.b64 	%rhs, %rd12193, 18;
	add.u64 	%rd12206, %lhs, %rhs;
	}
	xor.b64  	%rd12207, %rd12205, %rd12206;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12193, 23;
	shr.b64 	%rhs, %rd12193, 41;
	add.u64 	%rd12208, %lhs, %rhs;
	}
	xor.b64  	%rd12209, %rd12207, %rd12208;
	xor.b64  	%rd12210, %rd12169, %rd12145;
	and.b64  	%rd12211, %rd12193, %rd12210;
	xor.b64  	%rd12212, %rd12211, %rd12145;
	add.s64 	%rd12213, %rd11932, %rd12121;
	add.s64 	%rd12214, %rd12213, %rd12212;
	add.s64 	%rd12215, %rd12214, %rd12209;
	add.s64 	%rd12216, %rd12215, 7507060721942968483;
	add.s64 	%rd12217, %rd12216, %rd12132;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12204, 36;
	shr.b64 	%rhs, %rd12204, 28;
	add.u64 	%rd12218, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12204, 30;
	shr.b64 	%rhs, %rd12204, 34;
	add.u64 	%rd12219, %lhs, %rhs;
	}
	xor.b64  	%rd12220, %rd12218, %rd12219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12204, 25;
	shr.b64 	%rhs, %rd12204, 39;
	add.u64 	%rd12221, %lhs, %rhs;
	}
	xor.b64  	%rd12222, %rd12220, %rd12221;
	and.b64  	%rd12223, %rd12204, %rd12180;
	xor.b64  	%rd12224, %rd12204, %rd12180;
	and.b64  	%rd12225, %rd12224, %rd12156;
	or.b64  	%rd12226, %rd12225, %rd12223;
	add.s64 	%rd12227, %rd12226, %rd12222;
	add.s64 	%rd12228, %rd12227, %rd12216;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12217, 50;
	shr.b64 	%rhs, %rd12217, 14;
	add.u64 	%rd12229, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12217, 46;
	shr.b64 	%rhs, %rd12217, 18;
	add.u64 	%rd12230, %lhs, %rhs;
	}
	xor.b64  	%rd12231, %rd12229, %rd12230;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12217, 23;
	shr.b64 	%rhs, %rd12217, 41;
	add.u64 	%rd12232, %lhs, %rhs;
	}
	xor.b64  	%rd12233, %rd12231, %rd12232;
	xor.b64  	%rd12234, %rd12193, %rd12169;
	and.b64  	%rd12235, %rd12217, %rd12234;
	xor.b64  	%rd12236, %rd12235, %rd12169;
	add.s64 	%rd12237, %rd11945, %rd12145;
	add.s64 	%rd12238, %rd12237, %rd12236;
	add.s64 	%rd12239, %rd12238, %rd12233;
	add.s64 	%rd12240, %rd12239, 8399075790359081724;
	add.s64 	%rd12241, %rd12240, %rd12156;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12228, 36;
	shr.b64 	%rhs, %rd12228, 28;
	add.u64 	%rd12242, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12228, 30;
	shr.b64 	%rhs, %rd12228, 34;
	add.u64 	%rd12243, %lhs, %rhs;
	}
	xor.b64  	%rd12244, %rd12242, %rd12243;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12228, 25;
	shr.b64 	%rhs, %rd12228, 39;
	add.u64 	%rd12245, %lhs, %rhs;
	}
	xor.b64  	%rd12246, %rd12244, %rd12245;
	and.b64  	%rd12247, %rd12228, %rd12204;
	xor.b64  	%rd12248, %rd12228, %rd12204;
	and.b64  	%rd12249, %rd12248, %rd12180;
	or.b64  	%rd12250, %rd12249, %rd12247;
	add.s64 	%rd12251, %rd12250, %rd12246;
	add.s64 	%rd12252, %rd12251, %rd12240;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12241, 50;
	shr.b64 	%rhs, %rd12241, 14;
	add.u64 	%rd12253, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12241, 46;
	shr.b64 	%rhs, %rd12241, 18;
	add.u64 	%rd12254, %lhs, %rhs;
	}
	xor.b64  	%rd12255, %rd12253, %rd12254;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12241, 23;
	shr.b64 	%rhs, %rd12241, 41;
	add.u64 	%rd12256, %lhs, %rhs;
	}
	xor.b64  	%rd12257, %rd12255, %rd12256;
	xor.b64  	%rd12258, %rd12217, %rd12193;
	and.b64  	%rd12259, %rd12241, %rd12258;
	xor.b64  	%rd12260, %rd12259, %rd12193;
	add.s64 	%rd12261, %rd11958, %rd12169;
	add.s64 	%rd12262, %rd12261, %rd12260;
	add.s64 	%rd12263, %rd12262, %rd12257;
	add.s64 	%rd12264, %rd12263, 8693463985226723168;
	add.s64 	%rd12265, %rd12264, %rd12180;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12252, 36;
	shr.b64 	%rhs, %rd12252, 28;
	add.u64 	%rd12266, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12252, 30;
	shr.b64 	%rhs, %rd12252, 34;
	add.u64 	%rd12267, %lhs, %rhs;
	}
	xor.b64  	%rd12268, %rd12266, %rd12267;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12252, 25;
	shr.b64 	%rhs, %rd12252, 39;
	add.u64 	%rd12269, %lhs, %rhs;
	}
	xor.b64  	%rd12270, %rd12268, %rd12269;
	and.b64  	%rd12271, %rd12252, %rd12228;
	xor.b64  	%rd12272, %rd12252, %rd12228;
	and.b64  	%rd12273, %rd12272, %rd12204;
	or.b64  	%rd12274, %rd12273, %rd12271;
	add.s64 	%rd12275, %rd12274, %rd12270;
	add.s64 	%rd12276, %rd12275, %rd12264;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12265, 50;
	shr.b64 	%rhs, %rd12265, 14;
	add.u64 	%rd12277, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12265, 46;
	shr.b64 	%rhs, %rd12265, 18;
	add.u64 	%rd12278, %lhs, %rhs;
	}
	xor.b64  	%rd12279, %rd12277, %rd12278;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12265, 23;
	shr.b64 	%rhs, %rd12265, 41;
	add.u64 	%rd12280, %lhs, %rhs;
	}
	xor.b64  	%rd12281, %rd12279, %rd12280;
	xor.b64  	%rd12282, %rd12241, %rd12217;
	and.b64  	%rd12283, %rd12265, %rd12282;
	xor.b64  	%rd12284, %rd12283, %rd12217;
	add.s64 	%rd12285, %rd11971, %rd12193;
	add.s64 	%rd12286, %rd12285, %rd12284;
	add.s64 	%rd12287, %rd12286, %rd12281;
	add.s64 	%rd12288, %rd12287, -8878714635349349518;
	add.s64 	%rd12289, %rd12288, %rd12204;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12276, 36;
	shr.b64 	%rhs, %rd12276, 28;
	add.u64 	%rd12290, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12276, 30;
	shr.b64 	%rhs, %rd12276, 34;
	add.u64 	%rd12291, %lhs, %rhs;
	}
	xor.b64  	%rd12292, %rd12290, %rd12291;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12276, 25;
	shr.b64 	%rhs, %rd12276, 39;
	add.u64 	%rd12293, %lhs, %rhs;
	}
	xor.b64  	%rd12294, %rd12292, %rd12293;
	and.b64  	%rd12295, %rd12276, %rd12252;
	xor.b64  	%rd12296, %rd12276, %rd12252;
	and.b64  	%rd12297, %rd12296, %rd12228;
	or.b64  	%rd12298, %rd12297, %rd12295;
	add.s64 	%rd12299, %rd12298, %rd12294;
	add.s64 	%rd12300, %rd12299, %rd12288;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12289, 50;
	shr.b64 	%rhs, %rd12289, 14;
	add.u64 	%rd12301, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12289, 46;
	shr.b64 	%rhs, %rd12289, 18;
	add.u64 	%rd12302, %lhs, %rhs;
	}
	xor.b64  	%rd12303, %rd12301, %rd12302;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12289, 23;
	shr.b64 	%rhs, %rd12289, 41;
	add.u64 	%rd12304, %lhs, %rhs;
	}
	xor.b64  	%rd12305, %rd12303, %rd12304;
	xor.b64  	%rd12306, %rd12265, %rd12241;
	and.b64  	%rd12307, %rd12289, %rd12306;
	xor.b64  	%rd12308, %rd12307, %rd12241;
	add.s64 	%rd12309, %rd11984, %rd12217;
	add.s64 	%rd12310, %rd12309, %rd12308;
	add.s64 	%rd12311, %rd12310, %rd12305;
	add.s64 	%rd12312, %rd12311, -8302665154208450068;
	add.s64 	%rd12313, %rd12312, %rd12228;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12300, 36;
	shr.b64 	%rhs, %rd12300, 28;
	add.u64 	%rd12314, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12300, 30;
	shr.b64 	%rhs, %rd12300, 34;
	add.u64 	%rd12315, %lhs, %rhs;
	}
	xor.b64  	%rd12316, %rd12314, %rd12315;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12300, 25;
	shr.b64 	%rhs, %rd12300, 39;
	add.u64 	%rd12317, %lhs, %rhs;
	}
	xor.b64  	%rd12318, %rd12316, %rd12317;
	and.b64  	%rd12319, %rd12300, %rd12276;
	xor.b64  	%rd12320, %rd12300, %rd12276;
	and.b64  	%rd12321, %rd12320, %rd12252;
	or.b64  	%rd12322, %rd12321, %rd12319;
	add.s64 	%rd12323, %rd12322, %rd12318;
	add.s64 	%rd12324, %rd12323, %rd12312;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12313, 50;
	shr.b64 	%rhs, %rd12313, 14;
	add.u64 	%rd12325, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12313, 46;
	shr.b64 	%rhs, %rd12313, 18;
	add.u64 	%rd12326, %lhs, %rhs;
	}
	xor.b64  	%rd12327, %rd12325, %rd12326;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12313, 23;
	shr.b64 	%rhs, %rd12313, 41;
	add.u64 	%rd12328, %lhs, %rhs;
	}
	xor.b64  	%rd12329, %rd12327, %rd12328;
	xor.b64  	%rd12330, %rd12289, %rd12265;
	and.b64  	%rd12331, %rd12313, %rd12330;
	xor.b64  	%rd12332, %rd12331, %rd12265;
	add.s64 	%rd12333, %rd11997, %rd12241;
	add.s64 	%rd12334, %rd12333, %rd12332;
	add.s64 	%rd12335, %rd12334, %rd12329;
	add.s64 	%rd12336, %rd12335, -8016688836872298968;
	add.s64 	%rd12337, %rd12336, %rd12252;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12324, 36;
	shr.b64 	%rhs, %rd12324, 28;
	add.u64 	%rd12338, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12324, 30;
	shr.b64 	%rhs, %rd12324, 34;
	add.u64 	%rd12339, %lhs, %rhs;
	}
	xor.b64  	%rd12340, %rd12338, %rd12339;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12324, 25;
	shr.b64 	%rhs, %rd12324, 39;
	add.u64 	%rd12341, %lhs, %rhs;
	}
	xor.b64  	%rd12342, %rd12340, %rd12341;
	and.b64  	%rd12343, %rd12324, %rd12300;
	xor.b64  	%rd12344, %rd12324, %rd12300;
	and.b64  	%rd12345, %rd12344, %rd12276;
	or.b64  	%rd12346, %rd12345, %rd12343;
	add.s64 	%rd12347, %rd12346, %rd12342;
	add.s64 	%rd12348, %rd12347, %rd12336;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12337, 50;
	shr.b64 	%rhs, %rd12337, 14;
	add.u64 	%rd12349, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12337, 46;
	shr.b64 	%rhs, %rd12337, 18;
	add.u64 	%rd12350, %lhs, %rhs;
	}
	xor.b64  	%rd12351, %rd12349, %rd12350;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12337, 23;
	shr.b64 	%rhs, %rd12337, 41;
	add.u64 	%rd12352, %lhs, %rhs;
	}
	xor.b64  	%rd12353, %rd12351, %rd12352;
	xor.b64  	%rd12354, %rd12313, %rd12289;
	and.b64  	%rd12355, %rd12337, %rd12354;
	xor.b64  	%rd12356, %rd12355, %rd12289;
	add.s64 	%rd12357, %rd12010, %rd12265;
	add.s64 	%rd12358, %rd12357, %rd12356;
	add.s64 	%rd12359, %rd12358, %rd12353;
	add.s64 	%rd12360, %rd12359, -6606660893046293015;
	add.s64 	%rd12361, %rd12360, %rd12276;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12348, 36;
	shr.b64 	%rhs, %rd12348, 28;
	add.u64 	%rd12362, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12348, 30;
	shr.b64 	%rhs, %rd12348, 34;
	add.u64 	%rd12363, %lhs, %rhs;
	}
	xor.b64  	%rd12364, %rd12362, %rd12363;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12348, 25;
	shr.b64 	%rhs, %rd12348, 39;
	add.u64 	%rd12365, %lhs, %rhs;
	}
	xor.b64  	%rd12366, %rd12364, %rd12365;
	and.b64  	%rd12367, %rd12348, %rd12324;
	xor.b64  	%rd12368, %rd12348, %rd12324;
	and.b64  	%rd12369, %rd12368, %rd12300;
	or.b64  	%rd12370, %rd12369, %rd12367;
	add.s64 	%rd12371, %rd12370, %rd12366;
	add.s64 	%rd12372, %rd12371, %rd12360;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12361, 50;
	shr.b64 	%rhs, %rd12361, 14;
	add.u64 	%rd12373, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12361, 46;
	shr.b64 	%rhs, %rd12361, 18;
	add.u64 	%rd12374, %lhs, %rhs;
	}
	xor.b64  	%rd12375, %rd12373, %rd12374;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12361, 23;
	shr.b64 	%rhs, %rd12361, 41;
	add.u64 	%rd12376, %lhs, %rhs;
	}
	xor.b64  	%rd12377, %rd12375, %rd12376;
	xor.b64  	%rd12378, %rd12337, %rd12313;
	and.b64  	%rd12379, %rd12361, %rd12378;
	xor.b64  	%rd12380, %rd12379, %rd12313;
	add.s64 	%rd12381, %rd12023, %rd12289;
	add.s64 	%rd12382, %rd12381, %rd12380;
	add.s64 	%rd12383, %rd12382, %rd12377;
	add.s64 	%rd12384, %rd12383, -4685533653050689259;
	add.s64 	%rd12385, %rd12384, %rd12300;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12372, 36;
	shr.b64 	%rhs, %rd12372, 28;
	add.u64 	%rd12386, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12372, 30;
	shr.b64 	%rhs, %rd12372, 34;
	add.u64 	%rd12387, %lhs, %rhs;
	}
	xor.b64  	%rd12388, %rd12386, %rd12387;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12372, 25;
	shr.b64 	%rhs, %rd12372, 39;
	add.u64 	%rd12389, %lhs, %rhs;
	}
	xor.b64  	%rd12390, %rd12388, %rd12389;
	and.b64  	%rd12391, %rd12372, %rd12348;
	xor.b64  	%rd12392, %rd12372, %rd12348;
	and.b64  	%rd12393, %rd12392, %rd12324;
	or.b64  	%rd12394, %rd12393, %rd12391;
	add.s64 	%rd12395, %rd12394, %rd12390;
	add.s64 	%rd12396, %rd12395, %rd12384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12385, 50;
	shr.b64 	%rhs, %rd12385, 14;
	add.u64 	%rd12397, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12385, 46;
	shr.b64 	%rhs, %rd12385, 18;
	add.u64 	%rd12398, %lhs, %rhs;
	}
	xor.b64  	%rd12399, %rd12397, %rd12398;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12385, 23;
	shr.b64 	%rhs, %rd12385, 41;
	add.u64 	%rd12400, %lhs, %rhs;
	}
	xor.b64  	%rd12401, %rd12399, %rd12400;
	xor.b64  	%rd12402, %rd12361, %rd12337;
	and.b64  	%rd12403, %rd12385, %rd12402;
	xor.b64  	%rd12404, %rd12403, %rd12337;
	add.s64 	%rd12405, %rd12036, %rd12313;
	add.s64 	%rd12406, %rd12405, %rd12404;
	add.s64 	%rd12407, %rd12406, %rd12401;
	add.s64 	%rd12408, %rd12407, -4147400797238176981;
	add.s64 	%rd12409, %rd12408, %rd12324;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12396, 36;
	shr.b64 	%rhs, %rd12396, 28;
	add.u64 	%rd12410, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12396, 30;
	shr.b64 	%rhs, %rd12396, 34;
	add.u64 	%rd12411, %lhs, %rhs;
	}
	xor.b64  	%rd12412, %rd12410, %rd12411;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12396, 25;
	shr.b64 	%rhs, %rd12396, 39;
	add.u64 	%rd12413, %lhs, %rhs;
	}
	xor.b64  	%rd12414, %rd12412, %rd12413;
	and.b64  	%rd12415, %rd12396, %rd12372;
	xor.b64  	%rd12416, %rd12396, %rd12372;
	and.b64  	%rd12417, %rd12416, %rd12348;
	or.b64  	%rd12418, %rd12417, %rd12415;
	add.s64 	%rd12419, %rd12418, %rd12414;
	add.s64 	%rd12420, %rd12419, %rd12408;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12023, 45;
	shr.b64 	%rhs, %rd12023, 19;
	add.u64 	%rd12421, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12023, 3;
	shr.b64 	%rhs, %rd12023, 61;
	add.u64 	%rd12422, %lhs, %rhs;
	}
	xor.b64  	%rd12423, %rd12421, %rd12422;
	shr.u64 	%rd12424, %rd12023, 6;
	xor.b64  	%rd12425, %rd12423, %rd12424;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11854, 63;
	shr.b64 	%rhs, %rd11854, 1;
	add.u64 	%rd12426, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11854, 56;
	shr.b64 	%rhs, %rd11854, 8;
	add.u64 	%rd12427, %lhs, %rhs;
	}
	xor.b64  	%rd12428, %rd12426, %rd12427;
	shr.u64 	%rd12429, %rd11854, 7;
	xor.b64  	%rd12430, %rd12428, %rd12429;
	add.s64 	%rd12431, %rd12430, %rd11841;
	add.s64 	%rd12432, %rd12431, %rd11958;
	add.s64 	%rd12433, %rd12432, %rd12425;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12036, 45;
	shr.b64 	%rhs, %rd12036, 19;
	add.u64 	%rd12434, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12036, 3;
	shr.b64 	%rhs, %rd12036, 61;
	add.u64 	%rd12435, %lhs, %rhs;
	}
	xor.b64  	%rd12436, %rd12434, %rd12435;
	shr.u64 	%rd12437, %rd12036, 6;
	xor.b64  	%rd12438, %rd12436, %rd12437;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11867, 63;
	shr.b64 	%rhs, %rd11867, 1;
	add.u64 	%rd12439, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11867, 56;
	shr.b64 	%rhs, %rd11867, 8;
	add.u64 	%rd12440, %lhs, %rhs;
	}
	xor.b64  	%rd12441, %rd12439, %rd12440;
	shr.u64 	%rd12442, %rd11867, 7;
	xor.b64  	%rd12443, %rd12441, %rd12442;
	add.s64 	%rd12444, %rd12443, %rd11854;
	add.s64 	%rd12445, %rd12444, %rd11971;
	add.s64 	%rd12446, %rd12445, %rd12438;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12433, 45;
	shr.b64 	%rhs, %rd12433, 19;
	add.u64 	%rd12447, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12433, 3;
	shr.b64 	%rhs, %rd12433, 61;
	add.u64 	%rd12448, %lhs, %rhs;
	}
	xor.b64  	%rd12449, %rd12447, %rd12448;
	shr.u64 	%rd12450, %rd12433, 6;
	xor.b64  	%rd12451, %rd12449, %rd12450;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11880, 63;
	shr.b64 	%rhs, %rd11880, 1;
	add.u64 	%rd12452, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11880, 56;
	shr.b64 	%rhs, %rd11880, 8;
	add.u64 	%rd12453, %lhs, %rhs;
	}
	xor.b64  	%rd12454, %rd12452, %rd12453;
	shr.u64 	%rd12455, %rd11880, 7;
	xor.b64  	%rd12456, %rd12454, %rd12455;
	add.s64 	%rd12457, %rd12456, %rd11867;
	add.s64 	%rd12458, %rd12457, %rd11984;
	add.s64 	%rd12459, %rd12458, %rd12451;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12446, 45;
	shr.b64 	%rhs, %rd12446, 19;
	add.u64 	%rd12460, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12446, 3;
	shr.b64 	%rhs, %rd12446, 61;
	add.u64 	%rd12461, %lhs, %rhs;
	}
	xor.b64  	%rd12462, %rd12460, %rd12461;
	shr.u64 	%rd12463, %rd12446, 6;
	xor.b64  	%rd12464, %rd12462, %rd12463;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11893, 63;
	shr.b64 	%rhs, %rd11893, 1;
	add.u64 	%rd12465, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11893, 56;
	shr.b64 	%rhs, %rd11893, 8;
	add.u64 	%rd12466, %lhs, %rhs;
	}
	xor.b64  	%rd12467, %rd12465, %rd12466;
	shr.u64 	%rd12468, %rd11893, 7;
	xor.b64  	%rd12469, %rd12467, %rd12468;
	add.s64 	%rd12470, %rd12469, %rd11880;
	add.s64 	%rd12471, %rd12470, %rd11997;
	add.s64 	%rd12472, %rd12471, %rd12464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12459, 45;
	shr.b64 	%rhs, %rd12459, 19;
	add.u64 	%rd12473, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12459, 3;
	shr.b64 	%rhs, %rd12459, 61;
	add.u64 	%rd12474, %lhs, %rhs;
	}
	xor.b64  	%rd12475, %rd12473, %rd12474;
	shr.u64 	%rd12476, %rd12459, 6;
	xor.b64  	%rd12477, %rd12475, %rd12476;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11906, 63;
	shr.b64 	%rhs, %rd11906, 1;
	add.u64 	%rd12478, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11906, 56;
	shr.b64 	%rhs, %rd11906, 8;
	add.u64 	%rd12479, %lhs, %rhs;
	}
	xor.b64  	%rd12480, %rd12478, %rd12479;
	shr.u64 	%rd12481, %rd11906, 7;
	xor.b64  	%rd12482, %rd12480, %rd12481;
	add.s64 	%rd12483, %rd12482, %rd11893;
	add.s64 	%rd12484, %rd12483, %rd12010;
	add.s64 	%rd12485, %rd12484, %rd12477;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12472, 45;
	shr.b64 	%rhs, %rd12472, 19;
	add.u64 	%rd12486, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12472, 3;
	shr.b64 	%rhs, %rd12472, 61;
	add.u64 	%rd12487, %lhs, %rhs;
	}
	xor.b64  	%rd12488, %rd12486, %rd12487;
	shr.u64 	%rd12489, %rd12472, 6;
	xor.b64  	%rd12490, %rd12488, %rd12489;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11919, 63;
	shr.b64 	%rhs, %rd11919, 1;
	add.u64 	%rd12491, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11919, 56;
	shr.b64 	%rhs, %rd11919, 8;
	add.u64 	%rd12492, %lhs, %rhs;
	}
	xor.b64  	%rd12493, %rd12491, %rd12492;
	shr.u64 	%rd12494, %rd11919, 7;
	xor.b64  	%rd12495, %rd12493, %rd12494;
	add.s64 	%rd12496, %rd12495, %rd11906;
	add.s64 	%rd12497, %rd12496, %rd12023;
	add.s64 	%rd12498, %rd12497, %rd12490;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12485, 45;
	shr.b64 	%rhs, %rd12485, 19;
	add.u64 	%rd12499, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12485, 3;
	shr.b64 	%rhs, %rd12485, 61;
	add.u64 	%rd12500, %lhs, %rhs;
	}
	xor.b64  	%rd12501, %rd12499, %rd12500;
	shr.u64 	%rd12502, %rd12485, 6;
	xor.b64  	%rd12503, %rd12501, %rd12502;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11932, 63;
	shr.b64 	%rhs, %rd11932, 1;
	add.u64 	%rd12504, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11932, 56;
	shr.b64 	%rhs, %rd11932, 8;
	add.u64 	%rd12505, %lhs, %rhs;
	}
	xor.b64  	%rd12506, %rd12504, %rd12505;
	shr.u64 	%rd12507, %rd11932, 7;
	xor.b64  	%rd12508, %rd12506, %rd12507;
	add.s64 	%rd12509, %rd12508, %rd11919;
	add.s64 	%rd12510, %rd12509, %rd12036;
	add.s64 	%rd12511, %rd12510, %rd12503;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12498, 45;
	shr.b64 	%rhs, %rd12498, 19;
	add.u64 	%rd12512, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12498, 3;
	shr.b64 	%rhs, %rd12498, 61;
	add.u64 	%rd12513, %lhs, %rhs;
	}
	xor.b64  	%rd12514, %rd12512, %rd12513;
	shr.u64 	%rd12515, %rd12498, 6;
	xor.b64  	%rd12516, %rd12514, %rd12515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11945, 63;
	shr.b64 	%rhs, %rd11945, 1;
	add.u64 	%rd12517, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11945, 56;
	shr.b64 	%rhs, %rd11945, 8;
	add.u64 	%rd12518, %lhs, %rhs;
	}
	xor.b64  	%rd12519, %rd12517, %rd12518;
	shr.u64 	%rd12520, %rd11945, 7;
	xor.b64  	%rd12521, %rd12519, %rd12520;
	add.s64 	%rd12522, %rd12521, %rd11932;
	add.s64 	%rd12523, %rd12522, %rd12433;
	add.s64 	%rd12524, %rd12523, %rd12516;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12511, 45;
	shr.b64 	%rhs, %rd12511, 19;
	add.u64 	%rd12525, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12511, 3;
	shr.b64 	%rhs, %rd12511, 61;
	add.u64 	%rd12526, %lhs, %rhs;
	}
	xor.b64  	%rd12527, %rd12525, %rd12526;
	shr.u64 	%rd12528, %rd12511, 6;
	xor.b64  	%rd12529, %rd12527, %rd12528;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11958, 63;
	shr.b64 	%rhs, %rd11958, 1;
	add.u64 	%rd12530, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11958, 56;
	shr.b64 	%rhs, %rd11958, 8;
	add.u64 	%rd12531, %lhs, %rhs;
	}
	xor.b64  	%rd12532, %rd12530, %rd12531;
	shr.u64 	%rd12533, %rd11958, 7;
	xor.b64  	%rd12534, %rd12532, %rd12533;
	add.s64 	%rd12535, %rd12534, %rd11945;
	add.s64 	%rd12536, %rd12535, %rd12446;
	add.s64 	%rd12537, %rd12536, %rd12529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12524, 45;
	shr.b64 	%rhs, %rd12524, 19;
	add.u64 	%rd12538, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12524, 3;
	shr.b64 	%rhs, %rd12524, 61;
	add.u64 	%rd12539, %lhs, %rhs;
	}
	xor.b64  	%rd12540, %rd12538, %rd12539;
	shr.u64 	%rd12541, %rd12524, 6;
	xor.b64  	%rd12542, %rd12540, %rd12541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11971, 63;
	shr.b64 	%rhs, %rd11971, 1;
	add.u64 	%rd12543, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11971, 56;
	shr.b64 	%rhs, %rd11971, 8;
	add.u64 	%rd12544, %lhs, %rhs;
	}
	xor.b64  	%rd12545, %rd12543, %rd12544;
	shr.u64 	%rd12546, %rd11971, 7;
	xor.b64  	%rd12547, %rd12545, %rd12546;
	add.s64 	%rd12548, %rd12547, %rd11958;
	add.s64 	%rd12549, %rd12548, %rd12459;
	add.s64 	%rd12550, %rd12549, %rd12542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12537, 45;
	shr.b64 	%rhs, %rd12537, 19;
	add.u64 	%rd12551, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12537, 3;
	shr.b64 	%rhs, %rd12537, 61;
	add.u64 	%rd12552, %lhs, %rhs;
	}
	xor.b64  	%rd12553, %rd12551, %rd12552;
	shr.u64 	%rd12554, %rd12537, 6;
	xor.b64  	%rd12555, %rd12553, %rd12554;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11984, 63;
	shr.b64 	%rhs, %rd11984, 1;
	add.u64 	%rd12556, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11984, 56;
	shr.b64 	%rhs, %rd11984, 8;
	add.u64 	%rd12557, %lhs, %rhs;
	}
	xor.b64  	%rd12558, %rd12556, %rd12557;
	shr.u64 	%rd12559, %rd11984, 7;
	xor.b64  	%rd12560, %rd12558, %rd12559;
	add.s64 	%rd12561, %rd12560, %rd11971;
	add.s64 	%rd12562, %rd12561, %rd12472;
	add.s64 	%rd12563, %rd12562, %rd12555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12550, 45;
	shr.b64 	%rhs, %rd12550, 19;
	add.u64 	%rd12564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12550, 3;
	shr.b64 	%rhs, %rd12550, 61;
	add.u64 	%rd12565, %lhs, %rhs;
	}
	xor.b64  	%rd12566, %rd12564, %rd12565;
	shr.u64 	%rd12567, %rd12550, 6;
	xor.b64  	%rd12568, %rd12566, %rd12567;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11997, 63;
	shr.b64 	%rhs, %rd11997, 1;
	add.u64 	%rd12569, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd11997, 56;
	shr.b64 	%rhs, %rd11997, 8;
	add.u64 	%rd12570, %lhs, %rhs;
	}
	xor.b64  	%rd12571, %rd12569, %rd12570;
	shr.u64 	%rd12572, %rd11997, 7;
	xor.b64  	%rd12573, %rd12571, %rd12572;
	add.s64 	%rd12574, %rd12573, %rd11984;
	add.s64 	%rd12575, %rd12574, %rd12485;
	add.s64 	%rd12576, %rd12575, %rd12568;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12563, 45;
	shr.b64 	%rhs, %rd12563, 19;
	add.u64 	%rd12577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12563, 3;
	shr.b64 	%rhs, %rd12563, 61;
	add.u64 	%rd12578, %lhs, %rhs;
	}
	xor.b64  	%rd12579, %rd12577, %rd12578;
	shr.u64 	%rd12580, %rd12563, 6;
	xor.b64  	%rd12581, %rd12579, %rd12580;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12010, 63;
	shr.b64 	%rhs, %rd12010, 1;
	add.u64 	%rd12582, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12010, 56;
	shr.b64 	%rhs, %rd12010, 8;
	add.u64 	%rd12583, %lhs, %rhs;
	}
	xor.b64  	%rd12584, %rd12582, %rd12583;
	shr.u64 	%rd12585, %rd12010, 7;
	xor.b64  	%rd12586, %rd12584, %rd12585;
	add.s64 	%rd12587, %rd12586, %rd11997;
	add.s64 	%rd12588, %rd12587, %rd12498;
	add.s64 	%rd12589, %rd12588, %rd12581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12576, 45;
	shr.b64 	%rhs, %rd12576, 19;
	add.u64 	%rd12590, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12576, 3;
	shr.b64 	%rhs, %rd12576, 61;
	add.u64 	%rd12591, %lhs, %rhs;
	}
	xor.b64  	%rd12592, %rd12590, %rd12591;
	shr.u64 	%rd12593, %rd12576, 6;
	xor.b64  	%rd12594, %rd12592, %rd12593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12023, 63;
	shr.b64 	%rhs, %rd12023, 1;
	add.u64 	%rd12595, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12023, 56;
	shr.b64 	%rhs, %rd12023, 8;
	add.u64 	%rd12596, %lhs, %rhs;
	}
	xor.b64  	%rd12597, %rd12595, %rd12596;
	shr.u64 	%rd12598, %rd12023, 7;
	xor.b64  	%rd12599, %rd12597, %rd12598;
	add.s64 	%rd12600, %rd12599, %rd12010;
	add.s64 	%rd12601, %rd12600, %rd12511;
	add.s64 	%rd12602, %rd12601, %rd12594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12589, 45;
	shr.b64 	%rhs, %rd12589, 19;
	add.u64 	%rd12603, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12589, 3;
	shr.b64 	%rhs, %rd12589, 61;
	add.u64 	%rd12604, %lhs, %rhs;
	}
	xor.b64  	%rd12605, %rd12603, %rd12604;
	shr.u64 	%rd12606, %rd12589, 6;
	xor.b64  	%rd12607, %rd12605, %rd12606;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12036, 63;
	shr.b64 	%rhs, %rd12036, 1;
	add.u64 	%rd12608, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12036, 56;
	shr.b64 	%rhs, %rd12036, 8;
	add.u64 	%rd12609, %lhs, %rhs;
	}
	xor.b64  	%rd12610, %rd12608, %rd12609;
	shr.u64 	%rd12611, %rd12036, 7;
	xor.b64  	%rd12612, %rd12610, %rd12611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12602, 45;
	shr.b64 	%rhs, %rd12602, 19;
	add.u64 	%rd12613, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12602, 3;
	shr.b64 	%rhs, %rd12602, 61;
	add.u64 	%rd12614, %lhs, %rhs;
	}
	xor.b64  	%rd12615, %rd12613, %rd12614;
	shr.u64 	%rd12616, %rd12602, 6;
	xor.b64  	%rd12617, %rd12615, %rd12616;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12433, 63;
	shr.b64 	%rhs, %rd12433, 1;
	add.u64 	%rd12618, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12433, 56;
	shr.b64 	%rhs, %rd12433, 8;
	add.u64 	%rd12619, %lhs, %rhs;
	}
	xor.b64  	%rd12620, %rd12618, %rd12619;
	shr.u64 	%rd12621, %rd12433, 7;
	xor.b64  	%rd12622, %rd12620, %rd12621;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12409, 50;
	shr.b64 	%rhs, %rd12409, 14;
	add.u64 	%rd12623, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12409, 46;
	shr.b64 	%rhs, %rd12409, 18;
	add.u64 	%rd12624, %lhs, %rhs;
	}
	xor.b64  	%rd12625, %rd12623, %rd12624;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12409, 23;
	shr.b64 	%rhs, %rd12409, 41;
	add.u64 	%rd12626, %lhs, %rhs;
	}
	xor.b64  	%rd12627, %rd12625, %rd12626;
	xor.b64  	%rd12628, %rd12385, %rd12361;
	and.b64  	%rd12629, %rd12409, %rd12628;
	xor.b64  	%rd12630, %rd12629, %rd12361;
	add.s64 	%rd12631, %rd12433, %rd12337;
	add.s64 	%rd12632, %rd12631, %rd12630;
	add.s64 	%rd12633, %rd12632, %rd12627;
	add.s64 	%rd12634, %rd12633, -3880063495543823972;
	add.s64 	%rd12635, %rd12634, %rd12348;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12420, 36;
	shr.b64 	%rhs, %rd12420, 28;
	add.u64 	%rd12636, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12420, 30;
	shr.b64 	%rhs, %rd12420, 34;
	add.u64 	%rd12637, %lhs, %rhs;
	}
	xor.b64  	%rd12638, %rd12636, %rd12637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12420, 25;
	shr.b64 	%rhs, %rd12420, 39;
	add.u64 	%rd12639, %lhs, %rhs;
	}
	xor.b64  	%rd12640, %rd12638, %rd12639;
	and.b64  	%rd12641, %rd12420, %rd12396;
	xor.b64  	%rd12642, %rd12420, %rd12396;
	and.b64  	%rd12643, %rd12642, %rd12372;
	or.b64  	%rd12644, %rd12643, %rd12641;
	add.s64 	%rd12645, %rd12644, %rd12640;
	add.s64 	%rd12646, %rd12645, %rd12634;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12635, 50;
	shr.b64 	%rhs, %rd12635, 14;
	add.u64 	%rd12647, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12635, 46;
	shr.b64 	%rhs, %rd12635, 18;
	add.u64 	%rd12648, %lhs, %rhs;
	}
	xor.b64  	%rd12649, %rd12647, %rd12648;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12635, 23;
	shr.b64 	%rhs, %rd12635, 41;
	add.u64 	%rd12650, %lhs, %rhs;
	}
	xor.b64  	%rd12651, %rd12649, %rd12650;
	xor.b64  	%rd12652, %rd12409, %rd12385;
	and.b64  	%rd12653, %rd12635, %rd12652;
	xor.b64  	%rd12654, %rd12653, %rd12385;
	add.s64 	%rd12655, %rd12446, %rd12361;
	add.s64 	%rd12656, %rd12655, %rd12654;
	add.s64 	%rd12657, %rd12656, %rd12651;
	add.s64 	%rd12658, %rd12657, -3348786107499101689;
	add.s64 	%rd12659, %rd12658, %rd12372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12646, 36;
	shr.b64 	%rhs, %rd12646, 28;
	add.u64 	%rd12660, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12646, 30;
	shr.b64 	%rhs, %rd12646, 34;
	add.u64 	%rd12661, %lhs, %rhs;
	}
	xor.b64  	%rd12662, %rd12660, %rd12661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12646, 25;
	shr.b64 	%rhs, %rd12646, 39;
	add.u64 	%rd12663, %lhs, %rhs;
	}
	xor.b64  	%rd12664, %rd12662, %rd12663;
	and.b64  	%rd12665, %rd12646, %rd12420;
	xor.b64  	%rd12666, %rd12646, %rd12420;
	and.b64  	%rd12667, %rd12666, %rd12396;
	or.b64  	%rd12668, %rd12667, %rd12665;
	add.s64 	%rd12669, %rd12668, %rd12664;
	add.s64 	%rd12670, %rd12669, %rd12658;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12659, 50;
	shr.b64 	%rhs, %rd12659, 14;
	add.u64 	%rd12671, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12659, 46;
	shr.b64 	%rhs, %rd12659, 18;
	add.u64 	%rd12672, %lhs, %rhs;
	}
	xor.b64  	%rd12673, %rd12671, %rd12672;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12659, 23;
	shr.b64 	%rhs, %rd12659, 41;
	add.u64 	%rd12674, %lhs, %rhs;
	}
	xor.b64  	%rd12675, %rd12673, %rd12674;
	xor.b64  	%rd12676, %rd12635, %rd12409;
	and.b64  	%rd12677, %rd12659, %rd12676;
	xor.b64  	%rd12678, %rd12677, %rd12409;
	add.s64 	%rd12679, %rd12459, %rd12385;
	add.s64 	%rd12680, %rd12679, %rd12678;
	add.s64 	%rd12681, %rd12680, %rd12675;
	add.s64 	%rd12682, %rd12681, -1523767162380948706;
	add.s64 	%rd12683, %rd12682, %rd12396;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12670, 36;
	shr.b64 	%rhs, %rd12670, 28;
	add.u64 	%rd12684, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12670, 30;
	shr.b64 	%rhs, %rd12670, 34;
	add.u64 	%rd12685, %lhs, %rhs;
	}
	xor.b64  	%rd12686, %rd12684, %rd12685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12670, 25;
	shr.b64 	%rhs, %rd12670, 39;
	add.u64 	%rd12687, %lhs, %rhs;
	}
	xor.b64  	%rd12688, %rd12686, %rd12687;
	and.b64  	%rd12689, %rd12670, %rd12646;
	xor.b64  	%rd12690, %rd12670, %rd12646;
	and.b64  	%rd12691, %rd12690, %rd12420;
	or.b64  	%rd12692, %rd12691, %rd12689;
	add.s64 	%rd12693, %rd12692, %rd12688;
	add.s64 	%rd12694, %rd12693, %rd12682;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12683, 50;
	shr.b64 	%rhs, %rd12683, 14;
	add.u64 	%rd12695, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12683, 46;
	shr.b64 	%rhs, %rd12683, 18;
	add.u64 	%rd12696, %lhs, %rhs;
	}
	xor.b64  	%rd12697, %rd12695, %rd12696;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12683, 23;
	shr.b64 	%rhs, %rd12683, 41;
	add.u64 	%rd12698, %lhs, %rhs;
	}
	xor.b64  	%rd12699, %rd12697, %rd12698;
	xor.b64  	%rd12700, %rd12659, %rd12635;
	and.b64  	%rd12701, %rd12683, %rd12700;
	xor.b64  	%rd12702, %rd12701, %rd12635;
	add.s64 	%rd12703, %rd12472, %rd12409;
	add.s64 	%rd12704, %rd12703, %rd12702;
	add.s64 	%rd12705, %rd12704, %rd12699;
	add.s64 	%rd12706, %rd12705, -757361751448694408;
	add.s64 	%rd12707, %rd12706, %rd12420;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12694, 36;
	shr.b64 	%rhs, %rd12694, 28;
	add.u64 	%rd12708, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12694, 30;
	shr.b64 	%rhs, %rd12694, 34;
	add.u64 	%rd12709, %lhs, %rhs;
	}
	xor.b64  	%rd12710, %rd12708, %rd12709;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12694, 25;
	shr.b64 	%rhs, %rd12694, 39;
	add.u64 	%rd12711, %lhs, %rhs;
	}
	xor.b64  	%rd12712, %rd12710, %rd12711;
	and.b64  	%rd12713, %rd12694, %rd12670;
	xor.b64  	%rd12714, %rd12694, %rd12670;
	and.b64  	%rd12715, %rd12714, %rd12646;
	or.b64  	%rd12716, %rd12715, %rd12713;
	add.s64 	%rd12717, %rd12716, %rd12712;
	add.s64 	%rd12718, %rd12717, %rd12706;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12707, 50;
	shr.b64 	%rhs, %rd12707, 14;
	add.u64 	%rd12719, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12707, 46;
	shr.b64 	%rhs, %rd12707, 18;
	add.u64 	%rd12720, %lhs, %rhs;
	}
	xor.b64  	%rd12721, %rd12719, %rd12720;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12707, 23;
	shr.b64 	%rhs, %rd12707, 41;
	add.u64 	%rd12722, %lhs, %rhs;
	}
	xor.b64  	%rd12723, %rd12721, %rd12722;
	xor.b64  	%rd12724, %rd12683, %rd12659;
	and.b64  	%rd12725, %rd12707, %rd12724;
	xor.b64  	%rd12726, %rd12725, %rd12659;
	add.s64 	%rd12727, %rd12485, %rd12635;
	add.s64 	%rd12728, %rd12727, %rd12726;
	add.s64 	%rd12729, %rd12728, %rd12723;
	add.s64 	%rd12730, %rd12729, 500013540394364858;
	add.s64 	%rd12731, %rd12730, %rd12646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12718, 36;
	shr.b64 	%rhs, %rd12718, 28;
	add.u64 	%rd12732, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12718, 30;
	shr.b64 	%rhs, %rd12718, 34;
	add.u64 	%rd12733, %lhs, %rhs;
	}
	xor.b64  	%rd12734, %rd12732, %rd12733;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12718, 25;
	shr.b64 	%rhs, %rd12718, 39;
	add.u64 	%rd12735, %lhs, %rhs;
	}
	xor.b64  	%rd12736, %rd12734, %rd12735;
	and.b64  	%rd12737, %rd12718, %rd12694;
	xor.b64  	%rd12738, %rd12718, %rd12694;
	and.b64  	%rd12739, %rd12738, %rd12670;
	or.b64  	%rd12740, %rd12739, %rd12737;
	add.s64 	%rd12741, %rd12740, %rd12736;
	add.s64 	%rd12742, %rd12741, %rd12730;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12731, 50;
	shr.b64 	%rhs, %rd12731, 14;
	add.u64 	%rd12743, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12731, 46;
	shr.b64 	%rhs, %rd12731, 18;
	add.u64 	%rd12744, %lhs, %rhs;
	}
	xor.b64  	%rd12745, %rd12743, %rd12744;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12731, 23;
	shr.b64 	%rhs, %rd12731, 41;
	add.u64 	%rd12746, %lhs, %rhs;
	}
	xor.b64  	%rd12747, %rd12745, %rd12746;
	xor.b64  	%rd12748, %rd12707, %rd12683;
	and.b64  	%rd12749, %rd12731, %rd12748;
	xor.b64  	%rd12750, %rd12749, %rd12683;
	add.s64 	%rd12751, %rd12498, %rd12659;
	add.s64 	%rd12752, %rd12751, %rd12750;
	add.s64 	%rd12753, %rd12752, %rd12747;
	add.s64 	%rd12754, %rd12753, 748580250866718886;
	add.s64 	%rd12755, %rd12754, %rd12670;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12742, 36;
	shr.b64 	%rhs, %rd12742, 28;
	add.u64 	%rd12756, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12742, 30;
	shr.b64 	%rhs, %rd12742, 34;
	add.u64 	%rd12757, %lhs, %rhs;
	}
	xor.b64  	%rd12758, %rd12756, %rd12757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12742, 25;
	shr.b64 	%rhs, %rd12742, 39;
	add.u64 	%rd12759, %lhs, %rhs;
	}
	xor.b64  	%rd12760, %rd12758, %rd12759;
	and.b64  	%rd12761, %rd12742, %rd12718;
	xor.b64  	%rd12762, %rd12742, %rd12718;
	and.b64  	%rd12763, %rd12762, %rd12694;
	or.b64  	%rd12764, %rd12763, %rd12761;
	add.s64 	%rd12765, %rd12764, %rd12760;
	add.s64 	%rd12766, %rd12765, %rd12754;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12755, 50;
	shr.b64 	%rhs, %rd12755, 14;
	add.u64 	%rd12767, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12755, 46;
	shr.b64 	%rhs, %rd12755, 18;
	add.u64 	%rd12768, %lhs, %rhs;
	}
	xor.b64  	%rd12769, %rd12767, %rd12768;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12755, 23;
	shr.b64 	%rhs, %rd12755, 41;
	add.u64 	%rd12770, %lhs, %rhs;
	}
	xor.b64  	%rd12771, %rd12769, %rd12770;
	xor.b64  	%rd12772, %rd12731, %rd12707;
	and.b64  	%rd12773, %rd12755, %rd12772;
	xor.b64  	%rd12774, %rd12773, %rd12707;
	add.s64 	%rd12775, %rd12511, %rd12683;
	add.s64 	%rd12776, %rd12775, %rd12774;
	add.s64 	%rd12777, %rd12776, %rd12771;
	add.s64 	%rd12778, %rd12777, 1242879168328830382;
	add.s64 	%rd12779, %rd12778, %rd12694;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12766, 36;
	shr.b64 	%rhs, %rd12766, 28;
	add.u64 	%rd12780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12766, 30;
	shr.b64 	%rhs, %rd12766, 34;
	add.u64 	%rd12781, %lhs, %rhs;
	}
	xor.b64  	%rd12782, %rd12780, %rd12781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12766, 25;
	shr.b64 	%rhs, %rd12766, 39;
	add.u64 	%rd12783, %lhs, %rhs;
	}
	xor.b64  	%rd12784, %rd12782, %rd12783;
	and.b64  	%rd12785, %rd12766, %rd12742;
	xor.b64  	%rd12786, %rd12766, %rd12742;
	and.b64  	%rd12787, %rd12786, %rd12718;
	or.b64  	%rd12788, %rd12787, %rd12785;
	add.s64 	%rd12789, %rd12788, %rd12784;
	add.s64 	%rd12790, %rd12789, %rd12778;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12779, 50;
	shr.b64 	%rhs, %rd12779, 14;
	add.u64 	%rd12791, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12779, 46;
	shr.b64 	%rhs, %rd12779, 18;
	add.u64 	%rd12792, %lhs, %rhs;
	}
	xor.b64  	%rd12793, %rd12791, %rd12792;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12779, 23;
	shr.b64 	%rhs, %rd12779, 41;
	add.u64 	%rd12794, %lhs, %rhs;
	}
	xor.b64  	%rd12795, %rd12793, %rd12794;
	xor.b64  	%rd12796, %rd12755, %rd12731;
	and.b64  	%rd12797, %rd12779, %rd12796;
	xor.b64  	%rd12798, %rd12797, %rd12731;
	add.s64 	%rd12799, %rd12524, %rd12707;
	add.s64 	%rd12800, %rd12799, %rd12798;
	add.s64 	%rd12801, %rd12800, %rd12795;
	add.s64 	%rd12802, %rd12801, 1977374033974150939;
	add.s64 	%rd12803, %rd12802, %rd12718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12790, 36;
	shr.b64 	%rhs, %rd12790, 28;
	add.u64 	%rd12804, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12790, 30;
	shr.b64 	%rhs, %rd12790, 34;
	add.u64 	%rd12805, %lhs, %rhs;
	}
	xor.b64  	%rd12806, %rd12804, %rd12805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12790, 25;
	shr.b64 	%rhs, %rd12790, 39;
	add.u64 	%rd12807, %lhs, %rhs;
	}
	xor.b64  	%rd12808, %rd12806, %rd12807;
	and.b64  	%rd12809, %rd12790, %rd12766;
	xor.b64  	%rd12810, %rd12790, %rd12766;
	and.b64  	%rd12811, %rd12810, %rd12742;
	or.b64  	%rd12812, %rd12811, %rd12809;
	add.s64 	%rd12813, %rd12812, %rd12808;
	add.s64 	%rd12814, %rd12813, %rd12802;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12803, 50;
	shr.b64 	%rhs, %rd12803, 14;
	add.u64 	%rd12815, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12803, 46;
	shr.b64 	%rhs, %rd12803, 18;
	add.u64 	%rd12816, %lhs, %rhs;
	}
	xor.b64  	%rd12817, %rd12815, %rd12816;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12803, 23;
	shr.b64 	%rhs, %rd12803, 41;
	add.u64 	%rd12818, %lhs, %rhs;
	}
	xor.b64  	%rd12819, %rd12817, %rd12818;
	xor.b64  	%rd12820, %rd12779, %rd12755;
	and.b64  	%rd12821, %rd12803, %rd12820;
	xor.b64  	%rd12822, %rd12821, %rd12755;
	add.s64 	%rd12823, %rd12537, %rd12731;
	add.s64 	%rd12824, %rd12823, %rd12822;
	add.s64 	%rd12825, %rd12824, %rd12819;
	add.s64 	%rd12826, %rd12825, 2944078676154940804;
	add.s64 	%rd12827, %rd12826, %rd12742;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12814, 36;
	shr.b64 	%rhs, %rd12814, 28;
	add.u64 	%rd12828, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12814, 30;
	shr.b64 	%rhs, %rd12814, 34;
	add.u64 	%rd12829, %lhs, %rhs;
	}
	xor.b64  	%rd12830, %rd12828, %rd12829;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12814, 25;
	shr.b64 	%rhs, %rd12814, 39;
	add.u64 	%rd12831, %lhs, %rhs;
	}
	xor.b64  	%rd12832, %rd12830, %rd12831;
	and.b64  	%rd12833, %rd12814, %rd12790;
	xor.b64  	%rd12834, %rd12814, %rd12790;
	and.b64  	%rd12835, %rd12834, %rd12766;
	or.b64  	%rd12836, %rd12835, %rd12833;
	add.s64 	%rd12837, %rd12836, %rd12832;
	add.s64 	%rd12838, %rd12837, %rd12826;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12827, 50;
	shr.b64 	%rhs, %rd12827, 14;
	add.u64 	%rd12839, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12827, 46;
	shr.b64 	%rhs, %rd12827, 18;
	add.u64 	%rd12840, %lhs, %rhs;
	}
	xor.b64  	%rd12841, %rd12839, %rd12840;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12827, 23;
	shr.b64 	%rhs, %rd12827, 41;
	add.u64 	%rd12842, %lhs, %rhs;
	}
	xor.b64  	%rd12843, %rd12841, %rd12842;
	xor.b64  	%rd12844, %rd12803, %rd12779;
	and.b64  	%rd12845, %rd12827, %rd12844;
	xor.b64  	%rd12846, %rd12845, %rd12779;
	add.s64 	%rd12847, %rd12550, %rd12755;
	add.s64 	%rd12848, %rd12847, %rd12846;
	add.s64 	%rd12849, %rd12848, %rd12843;
	add.s64 	%rd12850, %rd12849, 3659926193048069267;
	add.s64 	%rd12851, %rd12850, %rd12766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12838, 36;
	shr.b64 	%rhs, %rd12838, 28;
	add.u64 	%rd12852, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12838, 30;
	shr.b64 	%rhs, %rd12838, 34;
	add.u64 	%rd12853, %lhs, %rhs;
	}
	xor.b64  	%rd12854, %rd12852, %rd12853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12838, 25;
	shr.b64 	%rhs, %rd12838, 39;
	add.u64 	%rd12855, %lhs, %rhs;
	}
	xor.b64  	%rd12856, %rd12854, %rd12855;
	and.b64  	%rd12857, %rd12838, %rd12814;
	xor.b64  	%rd12858, %rd12838, %rd12814;
	and.b64  	%rd12859, %rd12858, %rd12790;
	or.b64  	%rd12860, %rd12859, %rd12857;
	add.s64 	%rd12861, %rd12860, %rd12856;
	add.s64 	%rd12862, %rd12861, %rd12850;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12851, 50;
	shr.b64 	%rhs, %rd12851, 14;
	add.u64 	%rd12863, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12851, 46;
	shr.b64 	%rhs, %rd12851, 18;
	add.u64 	%rd12864, %lhs, %rhs;
	}
	xor.b64  	%rd12865, %rd12863, %rd12864;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12851, 23;
	shr.b64 	%rhs, %rd12851, 41;
	add.u64 	%rd12866, %lhs, %rhs;
	}
	xor.b64  	%rd12867, %rd12865, %rd12866;
	xor.b64  	%rd12868, %rd12827, %rd12803;
	and.b64  	%rd12869, %rd12851, %rd12868;
	xor.b64  	%rd12870, %rd12869, %rd12803;
	add.s64 	%rd12871, %rd12563, %rd12779;
	add.s64 	%rd12872, %rd12871, %rd12870;
	add.s64 	%rd12873, %rd12872, %rd12867;
	add.s64 	%rd12874, %rd12873, 4368137639120453308;
	add.s64 	%rd12875, %rd12874, %rd12790;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12862, 36;
	shr.b64 	%rhs, %rd12862, 28;
	add.u64 	%rd12876, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12862, 30;
	shr.b64 	%rhs, %rd12862, 34;
	add.u64 	%rd12877, %lhs, %rhs;
	}
	xor.b64  	%rd12878, %rd12876, %rd12877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12862, 25;
	shr.b64 	%rhs, %rd12862, 39;
	add.u64 	%rd12879, %lhs, %rhs;
	}
	xor.b64  	%rd12880, %rd12878, %rd12879;
	and.b64  	%rd12881, %rd12862, %rd12838;
	xor.b64  	%rd12882, %rd12862, %rd12838;
	and.b64  	%rd12883, %rd12882, %rd12814;
	or.b64  	%rd12884, %rd12883, %rd12881;
	add.s64 	%rd12885, %rd12884, %rd12880;
	add.s64 	%rd12886, %rd12885, %rd12874;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12875, 50;
	shr.b64 	%rhs, %rd12875, 14;
	add.u64 	%rd12887, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12875, 46;
	shr.b64 	%rhs, %rd12875, 18;
	add.u64 	%rd12888, %lhs, %rhs;
	}
	xor.b64  	%rd12889, %rd12887, %rd12888;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12875, 23;
	shr.b64 	%rhs, %rd12875, 41;
	add.u64 	%rd12890, %lhs, %rhs;
	}
	xor.b64  	%rd12891, %rd12889, %rd12890;
	xor.b64  	%rd12892, %rd12851, %rd12827;
	and.b64  	%rd12893, %rd12875, %rd12892;
	xor.b64  	%rd12894, %rd12893, %rd12827;
	add.s64 	%rd12895, %rd12576, %rd12803;
	add.s64 	%rd12896, %rd12895, %rd12894;
	add.s64 	%rd12897, %rd12896, %rd12891;
	add.s64 	%rd12898, %rd12897, 4836135668995329356;
	add.s64 	%rd12899, %rd12898, %rd12814;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12886, 36;
	shr.b64 	%rhs, %rd12886, 28;
	add.u64 	%rd12900, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12886, 30;
	shr.b64 	%rhs, %rd12886, 34;
	add.u64 	%rd12901, %lhs, %rhs;
	}
	xor.b64  	%rd12902, %rd12900, %rd12901;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12886, 25;
	shr.b64 	%rhs, %rd12886, 39;
	add.u64 	%rd12903, %lhs, %rhs;
	}
	xor.b64  	%rd12904, %rd12902, %rd12903;
	and.b64  	%rd12905, %rd12886, %rd12862;
	xor.b64  	%rd12906, %rd12886, %rd12862;
	and.b64  	%rd12907, %rd12906, %rd12838;
	or.b64  	%rd12908, %rd12907, %rd12905;
	add.s64 	%rd12909, %rd12908, %rd12904;
	add.s64 	%rd12910, %rd12909, %rd12898;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12899, 50;
	shr.b64 	%rhs, %rd12899, 14;
	add.u64 	%rd12911, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12899, 46;
	shr.b64 	%rhs, %rd12899, 18;
	add.u64 	%rd12912, %lhs, %rhs;
	}
	xor.b64  	%rd12913, %rd12911, %rd12912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12899, 23;
	shr.b64 	%rhs, %rd12899, 41;
	add.u64 	%rd12914, %lhs, %rhs;
	}
	xor.b64  	%rd12915, %rd12913, %rd12914;
	xor.b64  	%rd12916, %rd12875, %rd12851;
	and.b64  	%rd12917, %rd12899, %rd12916;
	xor.b64  	%rd12918, %rd12917, %rd12851;
	add.s64 	%rd12919, %rd12589, %rd12827;
	add.s64 	%rd12920, %rd12919, %rd12918;
	add.s64 	%rd12921, %rd12920, %rd12915;
	add.s64 	%rd12922, %rd12921, 5532061633213252278;
	add.s64 	%rd12923, %rd12922, %rd12838;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12910, 36;
	shr.b64 	%rhs, %rd12910, 28;
	add.u64 	%rd12924, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12910, 30;
	shr.b64 	%rhs, %rd12910, 34;
	add.u64 	%rd12925, %lhs, %rhs;
	}
	xor.b64  	%rd12926, %rd12924, %rd12925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12910, 25;
	shr.b64 	%rhs, %rd12910, 39;
	add.u64 	%rd12927, %lhs, %rhs;
	}
	xor.b64  	%rd12928, %rd12926, %rd12927;
	and.b64  	%rd12929, %rd12910, %rd12886;
	xor.b64  	%rd12930, %rd12910, %rd12886;
	and.b64  	%rd12931, %rd12930, %rd12862;
	or.b64  	%rd12932, %rd12931, %rd12929;
	add.s64 	%rd12933, %rd12932, %rd12928;
	add.s64 	%rd12934, %rd12933, %rd12922;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12923, 50;
	shr.b64 	%rhs, %rd12923, 14;
	add.u64 	%rd12935, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12923, 46;
	shr.b64 	%rhs, %rd12923, 18;
	add.u64 	%rd12936, %lhs, %rhs;
	}
	xor.b64  	%rd12937, %rd12935, %rd12936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12923, 23;
	shr.b64 	%rhs, %rd12923, 41;
	add.u64 	%rd12938, %lhs, %rhs;
	}
	xor.b64  	%rd12939, %rd12937, %rd12938;
	xor.b64  	%rd12940, %rd12899, %rd12875;
	and.b64  	%rd12941, %rd12923, %rd12940;
	xor.b64  	%rd12942, %rd12941, %rd12875;
	add.s64 	%rd12943, %rd12602, %rd12851;
	add.s64 	%rd12944, %rd12943, %rd12942;
	add.s64 	%rd12945, %rd12944, %rd12939;
	add.s64 	%rd12946, %rd12945, 6448918945643986474;
	add.s64 	%rd12947, %rd12946, %rd12862;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12934, 36;
	shr.b64 	%rhs, %rd12934, 28;
	add.u64 	%rd12948, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12934, 30;
	shr.b64 	%rhs, %rd12934, 34;
	add.u64 	%rd12949, %lhs, %rhs;
	}
	xor.b64  	%rd12950, %rd12948, %rd12949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12934, 25;
	shr.b64 	%rhs, %rd12934, 39;
	add.u64 	%rd12951, %lhs, %rhs;
	}
	xor.b64  	%rd12952, %rd12950, %rd12951;
	and.b64  	%rd12953, %rd12934, %rd12910;
	xor.b64  	%rd12954, %rd12934, %rd12910;
	and.b64  	%rd12955, %rd12954, %rd12886;
	or.b64  	%rd12956, %rd12955, %rd12953;
	add.s64 	%rd12957, %rd12956, %rd12952;
	add.s64 	%rd12958, %rd12957, %rd12946;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12947, 50;
	shr.b64 	%rhs, %rd12947, 14;
	add.u64 	%rd12959, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12947, 46;
	shr.b64 	%rhs, %rd12947, 18;
	add.u64 	%rd12960, %lhs, %rhs;
	}
	xor.b64  	%rd12961, %rd12959, %rd12960;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12947, 23;
	shr.b64 	%rhs, %rd12947, 41;
	add.u64 	%rd12962, %lhs, %rhs;
	}
	xor.b64  	%rd12963, %rd12961, %rd12962;
	xor.b64  	%rd12964, %rd12923, %rd12899;
	and.b64  	%rd12965, %rd12947, %rd12964;
	xor.b64  	%rd12966, %rd12965, %rd12899;
	add.s64 	%rd12967, %rd12023, %rd12612;
	add.s64 	%rd12968, %rd12967, %rd12524;
	add.s64 	%rd12969, %rd12968, %rd12607;
	add.s64 	%rd12970, %rd12969, %rd12875;
	add.s64 	%rd12971, %rd12970, %rd12966;
	add.s64 	%rd12972, %rd12971, %rd12963;
	add.s64 	%rd12973, %rd12972, 6902733635092675308;
	add.s64 	%rd12974, %rd12973, %rd12886;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12958, 36;
	shr.b64 	%rhs, %rd12958, 28;
	add.u64 	%rd12975, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12958, 30;
	shr.b64 	%rhs, %rd12958, 34;
	add.u64 	%rd12976, %lhs, %rhs;
	}
	xor.b64  	%rd12977, %rd12975, %rd12976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12958, 25;
	shr.b64 	%rhs, %rd12958, 39;
	add.u64 	%rd12978, %lhs, %rhs;
	}
	xor.b64  	%rd12979, %rd12977, %rd12978;
	and.b64  	%rd12980, %rd12958, %rd12934;
	xor.b64  	%rd12981, %rd12958, %rd12934;
	and.b64  	%rd12982, %rd12981, %rd12910;
	or.b64  	%rd12983, %rd12982, %rd12980;
	add.s64 	%rd12984, %rd12983, %rd12979;
	add.s64 	%rd12985, %rd12984, %rd12973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12974, 50;
	shr.b64 	%rhs, %rd12974, 14;
	add.u64 	%rd12986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12974, 46;
	shr.b64 	%rhs, %rd12974, 18;
	add.u64 	%rd12987, %lhs, %rhs;
	}
	xor.b64  	%rd12988, %rd12986, %rd12987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12974, 23;
	shr.b64 	%rhs, %rd12974, 41;
	add.u64 	%rd12989, %lhs, %rhs;
	}
	xor.b64  	%rd12990, %rd12988, %rd12989;
	xor.b64  	%rd12991, %rd12947, %rd12923;
	and.b64  	%rd12992, %rd12974, %rd12991;
	xor.b64  	%rd12993, %rd12992, %rd12923;
	add.s64 	%rd12994, %rd12036, %rd12622;
	add.s64 	%rd12995, %rd12994, %rd12537;
	add.s64 	%rd12996, %rd12995, %rd12617;
	add.s64 	%rd12997, %rd12996, %rd12899;
	add.s64 	%rd12998, %rd12997, %rd12993;
	add.s64 	%rd12999, %rd12998, %rd12990;
	add.s64 	%rd13000, %rd12999, 7801388544844847127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12985, 36;
	shr.b64 	%rhs, %rd12985, 28;
	add.u64 	%rd13001, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12985, 30;
	shr.b64 	%rhs, %rd12985, 34;
	add.u64 	%rd13002, %lhs, %rhs;
	}
	xor.b64  	%rd13003, %rd13001, %rd13002;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd12985, 25;
	shr.b64 	%rhs, %rd12985, 39;
	add.u64 	%rd13004, %lhs, %rhs;
	}
	xor.b64  	%rd13005, %rd13003, %rd13004;
	and.b64  	%rd13006, %rd12985, %rd12958;
	xor.b64  	%rd13007, %rd12985, %rd12958;
	and.b64  	%rd13008, %rd13007, %rd12934;
	or.b64  	%rd13009, %rd13008, %rd13006;
	add.s64 	%rd13010, %rd13005, %rd16657;
	add.s64 	%rd13011, %rd13010, %rd13009;
	add.s64 	%rd16657, %rd13011, %rd13000;
	st.local.u64 	[%rd16626], %rd16657;
	add.s64 	%rd16656, %rd12985, %rd16656;
	st.local.u64 	[%rd16626+8], %rd16656;
	add.s64 	%rd16655, %rd12958, %rd16655;
	st.local.u64 	[%rd16626+16], %rd16655;
	add.s64 	%rd16654, %rd12934, %rd16654;
	st.local.u64 	[%rd16626+24], %rd16654;
	add.s64 	%rd13012, %rd12910, %rd16653;
	add.s64 	%rd16653, %rd13012, %rd13000;
	st.local.u64 	[%rd16626+32], %rd16653;
	add.s64 	%rd16652, %rd12974, %rd16652;
	st.local.u64 	[%rd16626+40], %rd16652;
	add.s64 	%rd16651, %rd12947, %rd16651;
	st.local.u64 	[%rd16626+48], %rd16651;
	add.s64 	%rd16650, %rd12923, %rd16650;
	st.local.u64 	[%rd16626+56], %rd16650;
	mov.u32 	%r3545, 0;
	st.local.v2.u32 	[%rd16626+64], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+72], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+80], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+88], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+96], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+104], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+112], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+120], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+128], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+136], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+144], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+152], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+160], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+168], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+176], {%r3545, %r3545};
	st.local.v2.u32 	[%rd16626+184], {%r3545, %r3545};
	mov.u32 	%r3546, %r3545;
	mov.u32 	%r3547, %r3545;
	mov.u32 	%r3548, %r3545;
	mov.u32 	%r3549, %r3545;
	mov.u32 	%r3550, %r3545;
	mov.u32 	%r3551, %r3545;
	mov.u32 	%r3552, %r3545;
	mov.u32 	%r3553, %r3545;
	mov.u32 	%r3554, %r3545;
	mov.u32 	%r3555, %r3545;
	mov.u32 	%r3556, %r3545;
	mov.u32 	%r3557, %r3545;
	mov.u32 	%r3558, %r3545;
	mov.u32 	%r3559, %r3545;
	mov.u32 	%r3560, %r3545;
	mov.u32 	%r3561, %r3545;
	mov.u32 	%r3562, %r3545;
	mov.u32 	%r3563, %r3545;
	mov.u32 	%r3564, %r3545;
	mov.u32 	%r3565, %r3545;
	mov.u32 	%r3566, %r3545;
	mov.u32 	%r3567, %r3545;
	mov.u32 	%r3568, %r3545;
	mov.u32 	%r3569, %r3545;
	mov.u32 	%r3570, %r3545;
	mov.u32 	%r3571, %r3545;
	mov.u32 	%r3572, %r3545;
	mov.u32 	%r3573, %r3545;
	mov.u32 	%r3574, %r3545;

$L__BB4_8:
	ld.param.u64 	%rd16634, [m09600_comp_param_24];
	add.u64 	%rd16624, %SPL, 144;
	ld.param.u64 	%rd16607, [m09600_comp_param_17];
	ld.param.u64 	%rd16591, [m09600_comp_param_6];
	mov.u32 	%r2506, 1;
	mov.u32 	%r2508, 0;
	st.local.v2.u32 	[%rd16624+184], {%r2508, %r2299};
	mov.b64 	%rd13013, {%r3573, %r3574};
	mov.b64 	%rd13014, {%r3571, %r3572};
	mov.b64 	%rd13015, {%r3569, %r3570};
	mov.b64 	%rd13016, {%r3567, %r3568};
	mov.b64 	%rd13017, {%r3565, %r3566};
	mov.b64 	%rd13018, {%r3563, %r3564};
	mov.b64 	%rd13019, {%r3561, %r3562};
	mov.b64 	%rd13020, {%r3559, %r3560};
	mov.b64 	%rd13021, {%r3557, %r3558};
	mov.b64 	%rd13022, {%r3555, %r3556};
	mov.b64 	%rd13023, {%r3553, %r3554};
	mov.b64 	%rd13024, {%r3551, %r3552};
	mov.b64 	%rd13025, {%r3549, %r3550};
	mov.b64 	%rd13026, {%r3547, %r3548};
	mov.b64 	%rd13027, {%r3545, %r3546};
	mov.b64 	%rd13028, {%r2299, %r2508};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16653, 46;
	shr.b64 	%rhs, %rd16653, 18;
	add.u64 	%rd13029, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16653, 50;
	shr.b64 	%rhs, %rd16653, 14;
	add.u64 	%rd13030, %lhs, %rhs;
	}
	xor.b64  	%rd13031, %rd13030, %rd13029;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16653, 23;
	shr.b64 	%rhs, %rd16653, 41;
	add.u64 	%rd13032, %lhs, %rhs;
	}
	xor.b64  	%rd13033, %rd13031, %rd13032;
	xor.b64  	%rd13034, %rd16652, %rd16651;
	and.b64  	%rd13035, %rd13034, %rd16653;
	xor.b64  	%rd13036, %rd13035, %rd16651;
	add.s64 	%rd13037, %rd16650, %rd13036;
	add.s64 	%rd13038, %rd13037, %rd13033;
	add.s64 	%rd13039, %rd13038, %rd13013;
	add.s64 	%rd13040, %rd13039, 4794697086780616226;
	add.s64 	%rd13041, %rd13040, %rd16654;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16657, 30;
	shr.b64 	%rhs, %rd16657, 34;
	add.u64 	%rd13042, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16657, 36;
	shr.b64 	%rhs, %rd16657, 28;
	add.u64 	%rd13043, %lhs, %rhs;
	}
	xor.b64  	%rd13044, %rd13043, %rd13042;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd16657, 25;
	shr.b64 	%rhs, %rd16657, 39;
	add.u64 	%rd13045, %lhs, %rhs;
	}
	xor.b64  	%rd13046, %rd13044, %rd13045;
	xor.b64  	%rd13047, %rd16657, %rd16656;
	and.b64  	%rd13048, %rd13047, %rd16655;
	and.b64  	%rd13049, %rd16657, %rd16656;
	or.b64  	%rd13050, %rd13048, %rd13049;
	add.s64 	%rd13051, %rd13050, %rd13046;
	add.s64 	%rd13052, %rd13051, %rd13040;
	add.s64 	%rd13053, %rd16651, %rd13014;
	xor.b64  	%rd13054, %rd16653, %rd16652;
	and.b64  	%rd13055, %rd13041, %rd13054;
	xor.b64  	%rd13056, %rd13055, %rd16652;
	add.s64 	%rd13057, %rd13053, %rd13056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13041, 50;
	shr.b64 	%rhs, %rd13041, 14;
	add.u64 	%rd13058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13041, 46;
	shr.b64 	%rhs, %rd13041, 18;
	add.u64 	%rd13059, %lhs, %rhs;
	}
	xor.b64  	%rd13060, %rd13058, %rd13059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13041, 23;
	shr.b64 	%rhs, %rd13041, 41;
	add.u64 	%rd13061, %lhs, %rhs;
	}
	xor.b64  	%rd13062, %rd13060, %rd13061;
	add.s64 	%rd13063, %rd13057, %rd13062;
	add.s64 	%rd13064, %rd13063, 8158064640168781261;
	add.s64 	%rd13065, %rd13064, %rd16655;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13052, 36;
	shr.b64 	%rhs, %rd13052, 28;
	add.u64 	%rd13066, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13052, 30;
	shr.b64 	%rhs, %rd13052, 34;
	add.u64 	%rd13067, %lhs, %rhs;
	}
	xor.b64  	%rd13068, %rd13066, %rd13067;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13052, 25;
	shr.b64 	%rhs, %rd13052, 39;
	add.u64 	%rd13069, %lhs, %rhs;
	}
	xor.b64  	%rd13070, %rd13068, %rd13069;
	and.b64  	%rd13071, %rd13052, %rd16657;
	xor.b64  	%rd13072, %rd13052, %rd16657;
	and.b64  	%rd13073, %rd13072, %rd16656;
	or.b64  	%rd13074, %rd13073, %rd13071;
	add.s64 	%rd13075, %rd13074, %rd13070;
	add.s64 	%rd13076, %rd13075, %rd13064;
	add.s64 	%rd13077, %rd16652, %rd13015;
	xor.b64  	%rd13078, %rd13041, %rd16653;
	and.b64  	%rd13079, %rd13065, %rd13078;
	xor.b64  	%rd13080, %rd13079, %rd16653;
	add.s64 	%rd13081, %rd13077, %rd13080;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13065, 50;
	shr.b64 	%rhs, %rd13065, 14;
	add.u64 	%rd13082, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13065, 46;
	shr.b64 	%rhs, %rd13065, 18;
	add.u64 	%rd13083, %lhs, %rhs;
	}
	xor.b64  	%rd13084, %rd13082, %rd13083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13065, 23;
	shr.b64 	%rhs, %rd13065, 41;
	add.u64 	%rd13085, %lhs, %rhs;
	}
	xor.b64  	%rd13086, %rd13084, %rd13085;
	add.s64 	%rd13087, %rd13081, %rd13086;
	add.s64 	%rd13088, %rd13087, -5349999486874862801;
	add.s64 	%rd13089, %rd13088, %rd16656;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13076, 36;
	shr.b64 	%rhs, %rd13076, 28;
	add.u64 	%rd13090, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13076, 30;
	shr.b64 	%rhs, %rd13076, 34;
	add.u64 	%rd13091, %lhs, %rhs;
	}
	xor.b64  	%rd13092, %rd13090, %rd13091;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13076, 25;
	shr.b64 	%rhs, %rd13076, 39;
	add.u64 	%rd13093, %lhs, %rhs;
	}
	xor.b64  	%rd13094, %rd13092, %rd13093;
	and.b64  	%rd13095, %rd13076, %rd13052;
	xor.b64  	%rd13096, %rd13076, %rd13052;
	and.b64  	%rd13097, %rd13096, %rd16657;
	or.b64  	%rd13098, %rd13097, %rd13095;
	add.s64 	%rd13099, %rd13098, %rd13094;
	add.s64 	%rd13100, %rd13099, %rd13088;
	add.s64 	%rd13101, %rd16653, %rd13016;
	xor.b64  	%rd13102, %rd13065, %rd13041;
	and.b64  	%rd13103, %rd13089, %rd13102;
	xor.b64  	%rd13104, %rd13103, %rd13041;
	add.s64 	%rd13105, %rd13101, %rd13104;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13089, 50;
	shr.b64 	%rhs, %rd13089, 14;
	add.u64 	%rd13106, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13089, 46;
	shr.b64 	%rhs, %rd13089, 18;
	add.u64 	%rd13107, %lhs, %rhs;
	}
	xor.b64  	%rd13108, %rd13106, %rd13107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13089, 23;
	shr.b64 	%rhs, %rd13089, 41;
	add.u64 	%rd13109, %lhs, %rhs;
	}
	xor.b64  	%rd13110, %rd13108, %rd13109;
	add.s64 	%rd13111, %rd13105, %rd13110;
	add.s64 	%rd13112, %rd13111, -1606136188198331460;
	add.s64 	%rd13113, %rd13112, %rd16657;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13100, 36;
	shr.b64 	%rhs, %rd13100, 28;
	add.u64 	%rd13114, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13100, 30;
	shr.b64 	%rhs, %rd13100, 34;
	add.u64 	%rd13115, %lhs, %rhs;
	}
	xor.b64  	%rd13116, %rd13114, %rd13115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13100, 25;
	shr.b64 	%rhs, %rd13100, 39;
	add.u64 	%rd13117, %lhs, %rhs;
	}
	xor.b64  	%rd13118, %rd13116, %rd13117;
	and.b64  	%rd13119, %rd13100, %rd13076;
	xor.b64  	%rd13120, %rd13100, %rd13076;
	and.b64  	%rd13121, %rd13120, %rd13052;
	or.b64  	%rd13122, %rd13121, %rd13119;
	add.s64 	%rd13123, %rd13122, %rd13118;
	add.s64 	%rd13124, %rd13123, %rd13112;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13113, 50;
	shr.b64 	%rhs, %rd13113, 14;
	add.u64 	%rd13125, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13113, 46;
	shr.b64 	%rhs, %rd13113, 18;
	add.u64 	%rd13126, %lhs, %rhs;
	}
	xor.b64  	%rd13127, %rd13125, %rd13126;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13113, 23;
	shr.b64 	%rhs, %rd13113, 41;
	add.u64 	%rd13128, %lhs, %rhs;
	}
	xor.b64  	%rd13129, %rd13127, %rd13128;
	xor.b64  	%rd13130, %rd13089, %rd13065;
	and.b64  	%rd13131, %rd13113, %rd13130;
	xor.b64  	%rd13132, %rd13131, %rd13065;
	add.s64 	%rd13133, %rd13017, %rd13041;
	add.s64 	%rd13134, %rd13133, %rd13132;
	add.s64 	%rd13135, %rd13134, %rd13129;
	add.s64 	%rd13136, %rd13135, 4131703408338449720;
	add.s64 	%rd13137, %rd13136, %rd13052;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13124, 36;
	shr.b64 	%rhs, %rd13124, 28;
	add.u64 	%rd13138, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13124, 30;
	shr.b64 	%rhs, %rd13124, 34;
	add.u64 	%rd13139, %lhs, %rhs;
	}
	xor.b64  	%rd13140, %rd13138, %rd13139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13124, 25;
	shr.b64 	%rhs, %rd13124, 39;
	add.u64 	%rd13141, %lhs, %rhs;
	}
	xor.b64  	%rd13142, %rd13140, %rd13141;
	and.b64  	%rd13143, %rd13124, %rd13100;
	xor.b64  	%rd13144, %rd13124, %rd13100;
	and.b64  	%rd13145, %rd13144, %rd13076;
	or.b64  	%rd13146, %rd13145, %rd13143;
	add.s64 	%rd13147, %rd13146, %rd13142;
	add.s64 	%rd13148, %rd13147, %rd13136;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13137, 50;
	shr.b64 	%rhs, %rd13137, 14;
	add.u64 	%rd13149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13137, 46;
	shr.b64 	%rhs, %rd13137, 18;
	add.u64 	%rd13150, %lhs, %rhs;
	}
	xor.b64  	%rd13151, %rd13149, %rd13150;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13137, 23;
	shr.b64 	%rhs, %rd13137, 41;
	add.u64 	%rd13152, %lhs, %rhs;
	}
	xor.b64  	%rd13153, %rd13151, %rd13152;
	xor.b64  	%rd13154, %rd13113, %rd13089;
	and.b64  	%rd13155, %rd13137, %rd13154;
	xor.b64  	%rd13156, %rd13155, %rd13089;
	add.s64 	%rd13157, %rd13018, %rd13065;
	add.s64 	%rd13158, %rd13157, %rd13156;
	add.s64 	%rd13159, %rd13158, %rd13153;
	add.s64 	%rd13160, %rd13159, 6480981068601479193;
	add.s64 	%rd13161, %rd13160, %rd13076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13148, 36;
	shr.b64 	%rhs, %rd13148, 28;
	add.u64 	%rd13162, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13148, 30;
	shr.b64 	%rhs, %rd13148, 34;
	add.u64 	%rd13163, %lhs, %rhs;
	}
	xor.b64  	%rd13164, %rd13162, %rd13163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13148, 25;
	shr.b64 	%rhs, %rd13148, 39;
	add.u64 	%rd13165, %lhs, %rhs;
	}
	xor.b64  	%rd13166, %rd13164, %rd13165;
	and.b64  	%rd13167, %rd13148, %rd13124;
	xor.b64  	%rd13168, %rd13148, %rd13124;
	and.b64  	%rd13169, %rd13168, %rd13100;
	or.b64  	%rd13170, %rd13169, %rd13167;
	add.s64 	%rd13171, %rd13170, %rd13166;
	add.s64 	%rd13172, %rd13171, %rd13160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13161, 50;
	shr.b64 	%rhs, %rd13161, 14;
	add.u64 	%rd13173, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13161, 46;
	shr.b64 	%rhs, %rd13161, 18;
	add.u64 	%rd13174, %lhs, %rhs;
	}
	xor.b64  	%rd13175, %rd13173, %rd13174;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13161, 23;
	shr.b64 	%rhs, %rd13161, 41;
	add.u64 	%rd13176, %lhs, %rhs;
	}
	xor.b64  	%rd13177, %rd13175, %rd13176;
	xor.b64  	%rd13178, %rd13137, %rd13113;
	and.b64  	%rd13179, %rd13161, %rd13178;
	xor.b64  	%rd13180, %rd13179, %rd13113;
	add.s64 	%rd13181, %rd13019, %rd13089;
	add.s64 	%rd13182, %rd13181, %rd13180;
	add.s64 	%rd13183, %rd13182, %rd13177;
	add.s64 	%rd13184, %rd13183, -7908458776815382629;
	add.s64 	%rd13185, %rd13184, %rd13100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13172, 36;
	shr.b64 	%rhs, %rd13172, 28;
	add.u64 	%rd13186, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13172, 30;
	shr.b64 	%rhs, %rd13172, 34;
	add.u64 	%rd13187, %lhs, %rhs;
	}
	xor.b64  	%rd13188, %rd13186, %rd13187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13172, 25;
	shr.b64 	%rhs, %rd13172, 39;
	add.u64 	%rd13189, %lhs, %rhs;
	}
	xor.b64  	%rd13190, %rd13188, %rd13189;
	and.b64  	%rd13191, %rd13172, %rd13148;
	xor.b64  	%rd13192, %rd13172, %rd13148;
	and.b64  	%rd13193, %rd13192, %rd13124;
	or.b64  	%rd13194, %rd13193, %rd13191;
	add.s64 	%rd13195, %rd13194, %rd13190;
	add.s64 	%rd13196, %rd13195, %rd13184;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13185, 50;
	shr.b64 	%rhs, %rd13185, 14;
	add.u64 	%rd13197, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13185, 46;
	shr.b64 	%rhs, %rd13185, 18;
	add.u64 	%rd13198, %lhs, %rhs;
	}
	xor.b64  	%rd13199, %rd13197, %rd13198;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13185, 23;
	shr.b64 	%rhs, %rd13185, 41;
	add.u64 	%rd13200, %lhs, %rhs;
	}
	xor.b64  	%rd13201, %rd13199, %rd13200;
	xor.b64  	%rd13202, %rd13161, %rd13137;
	and.b64  	%rd13203, %rd13185, %rd13202;
	xor.b64  	%rd13204, %rd13203, %rd13137;
	add.s64 	%rd13205, %rd13020, %rd13113;
	add.s64 	%rd13206, %rd13205, %rd13204;
	add.s64 	%rd13207, %rd13206, %rd13201;
	add.s64 	%rd13208, %rd13207, -6116909921290321640;
	add.s64 	%rd13209, %rd13208, %rd13124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13196, 36;
	shr.b64 	%rhs, %rd13196, 28;
	add.u64 	%rd13210, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13196, 30;
	shr.b64 	%rhs, %rd13196, 34;
	add.u64 	%rd13211, %lhs, %rhs;
	}
	xor.b64  	%rd13212, %rd13210, %rd13211;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13196, 25;
	shr.b64 	%rhs, %rd13196, 39;
	add.u64 	%rd13213, %lhs, %rhs;
	}
	xor.b64  	%rd13214, %rd13212, %rd13213;
	and.b64  	%rd13215, %rd13196, %rd13172;
	xor.b64  	%rd13216, %rd13196, %rd13172;
	and.b64  	%rd13217, %rd13216, %rd13148;
	or.b64  	%rd13218, %rd13217, %rd13215;
	add.s64 	%rd13219, %rd13218, %rd13214;
	add.s64 	%rd13220, %rd13219, %rd13208;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13209, 50;
	shr.b64 	%rhs, %rd13209, 14;
	add.u64 	%rd13221, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13209, 46;
	shr.b64 	%rhs, %rd13209, 18;
	add.u64 	%rd13222, %lhs, %rhs;
	}
	xor.b64  	%rd13223, %rd13221, %rd13222;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13209, 23;
	shr.b64 	%rhs, %rd13209, 41;
	add.u64 	%rd13224, %lhs, %rhs;
	}
	xor.b64  	%rd13225, %rd13223, %rd13224;
	xor.b64  	%rd13226, %rd13185, %rd13161;
	and.b64  	%rd13227, %rd13209, %rd13226;
	xor.b64  	%rd13228, %rd13227, %rd13161;
	add.s64 	%rd13229, %rd13021, %rd13137;
	add.s64 	%rd13230, %rd13229, %rd13228;
	add.s64 	%rd13231, %rd13230, %rd13225;
	add.s64 	%rd13232, %rd13231, -2880145864133508542;
	add.s64 	%rd13233, %rd13232, %rd13148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13220, 36;
	shr.b64 	%rhs, %rd13220, 28;
	add.u64 	%rd13234, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13220, 30;
	shr.b64 	%rhs, %rd13220, 34;
	add.u64 	%rd13235, %lhs, %rhs;
	}
	xor.b64  	%rd13236, %rd13234, %rd13235;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13220, 25;
	shr.b64 	%rhs, %rd13220, 39;
	add.u64 	%rd13237, %lhs, %rhs;
	}
	xor.b64  	%rd13238, %rd13236, %rd13237;
	and.b64  	%rd13239, %rd13220, %rd13196;
	xor.b64  	%rd13240, %rd13220, %rd13196;
	and.b64  	%rd13241, %rd13240, %rd13172;
	or.b64  	%rd13242, %rd13241, %rd13239;
	add.s64 	%rd13243, %rd13242, %rd13238;
	add.s64 	%rd13244, %rd13243, %rd13232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13233, 50;
	shr.b64 	%rhs, %rd13233, 14;
	add.u64 	%rd13245, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13233, 46;
	shr.b64 	%rhs, %rd13233, 18;
	add.u64 	%rd13246, %lhs, %rhs;
	}
	xor.b64  	%rd13247, %rd13245, %rd13246;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13233, 23;
	shr.b64 	%rhs, %rd13233, 41;
	add.u64 	%rd13248, %lhs, %rhs;
	}
	xor.b64  	%rd13249, %rd13247, %rd13248;
	xor.b64  	%rd13250, %rd13209, %rd13185;
	and.b64  	%rd13251, %rd13233, %rd13250;
	xor.b64  	%rd13252, %rd13251, %rd13185;
	add.s64 	%rd13253, %rd13022, %rd13161;
	add.s64 	%rd13254, %rd13253, %rd13252;
	add.s64 	%rd13255, %rd13254, %rd13249;
	add.s64 	%rd13256, %rd13255, 1334009975649890238;
	add.s64 	%rd13257, %rd13256, %rd13172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13244, 36;
	shr.b64 	%rhs, %rd13244, 28;
	add.u64 	%rd13258, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13244, 30;
	shr.b64 	%rhs, %rd13244, 34;
	add.u64 	%rd13259, %lhs, %rhs;
	}
	xor.b64  	%rd13260, %rd13258, %rd13259;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13244, 25;
	shr.b64 	%rhs, %rd13244, 39;
	add.u64 	%rd13261, %lhs, %rhs;
	}
	xor.b64  	%rd13262, %rd13260, %rd13261;
	and.b64  	%rd13263, %rd13244, %rd13220;
	xor.b64  	%rd13264, %rd13244, %rd13220;
	and.b64  	%rd13265, %rd13264, %rd13196;
	or.b64  	%rd13266, %rd13265, %rd13263;
	add.s64 	%rd13267, %rd13266, %rd13262;
	add.s64 	%rd13268, %rd13267, %rd13256;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13257, 50;
	shr.b64 	%rhs, %rd13257, 14;
	add.u64 	%rd13269, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13257, 46;
	shr.b64 	%rhs, %rd13257, 18;
	add.u64 	%rd13270, %lhs, %rhs;
	}
	xor.b64  	%rd13271, %rd13269, %rd13270;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13257, 23;
	shr.b64 	%rhs, %rd13257, 41;
	add.u64 	%rd13272, %lhs, %rhs;
	}
	xor.b64  	%rd13273, %rd13271, %rd13272;
	xor.b64  	%rd13274, %rd13233, %rd13209;
	and.b64  	%rd13275, %rd13257, %rd13274;
	xor.b64  	%rd13276, %rd13275, %rd13209;
	add.s64 	%rd13277, %rd13023, %rd13185;
	add.s64 	%rd13278, %rd13277, %rd13276;
	add.s64 	%rd13279, %rd13278, %rd13273;
	add.s64 	%rd13280, %rd13279, 2608012711638119052;
	add.s64 	%rd13281, %rd13280, %rd13196;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13268, 36;
	shr.b64 	%rhs, %rd13268, 28;
	add.u64 	%rd13282, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13268, 30;
	shr.b64 	%rhs, %rd13268, 34;
	add.u64 	%rd13283, %lhs, %rhs;
	}
	xor.b64  	%rd13284, %rd13282, %rd13283;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13268, 25;
	shr.b64 	%rhs, %rd13268, 39;
	add.u64 	%rd13285, %lhs, %rhs;
	}
	xor.b64  	%rd13286, %rd13284, %rd13285;
	and.b64  	%rd13287, %rd13268, %rd13244;
	xor.b64  	%rd13288, %rd13268, %rd13244;
	and.b64  	%rd13289, %rd13288, %rd13220;
	or.b64  	%rd13290, %rd13289, %rd13287;
	add.s64 	%rd13291, %rd13290, %rd13286;
	add.s64 	%rd13292, %rd13291, %rd13280;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13281, 50;
	shr.b64 	%rhs, %rd13281, 14;
	add.u64 	%rd13293, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13281, 46;
	shr.b64 	%rhs, %rd13281, 18;
	add.u64 	%rd13294, %lhs, %rhs;
	}
	xor.b64  	%rd13295, %rd13293, %rd13294;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13281, 23;
	shr.b64 	%rhs, %rd13281, 41;
	add.u64 	%rd13296, %lhs, %rhs;
	}
	xor.b64  	%rd13297, %rd13295, %rd13296;
	xor.b64  	%rd13298, %rd13257, %rd13233;
	and.b64  	%rd13299, %rd13281, %rd13298;
	xor.b64  	%rd13300, %rd13299, %rd13233;
	add.s64 	%rd13301, %rd13024, %rd13209;
	add.s64 	%rd13302, %rd13301, %rd13300;
	add.s64 	%rd13303, %rd13302, %rd13297;
	add.s64 	%rd13304, %rd13303, 6128411473006802146;
	add.s64 	%rd13305, %rd13304, %rd13220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13292, 36;
	shr.b64 	%rhs, %rd13292, 28;
	add.u64 	%rd13306, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13292, 30;
	shr.b64 	%rhs, %rd13292, 34;
	add.u64 	%rd13307, %lhs, %rhs;
	}
	xor.b64  	%rd13308, %rd13306, %rd13307;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13292, 25;
	shr.b64 	%rhs, %rd13292, 39;
	add.u64 	%rd13309, %lhs, %rhs;
	}
	xor.b64  	%rd13310, %rd13308, %rd13309;
	and.b64  	%rd13311, %rd13292, %rd13268;
	xor.b64  	%rd13312, %rd13292, %rd13268;
	and.b64  	%rd13313, %rd13312, %rd13244;
	or.b64  	%rd13314, %rd13313, %rd13311;
	add.s64 	%rd13315, %rd13314, %rd13310;
	add.s64 	%rd13316, %rd13315, %rd13304;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13305, 50;
	shr.b64 	%rhs, %rd13305, 14;
	add.u64 	%rd13317, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13305, 46;
	shr.b64 	%rhs, %rd13305, 18;
	add.u64 	%rd13318, %lhs, %rhs;
	}
	xor.b64  	%rd13319, %rd13317, %rd13318;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13305, 23;
	shr.b64 	%rhs, %rd13305, 41;
	add.u64 	%rd13320, %lhs, %rhs;
	}
	xor.b64  	%rd13321, %rd13319, %rd13320;
	xor.b64  	%rd13322, %rd13281, %rd13257;
	and.b64  	%rd13323, %rd13305, %rd13322;
	xor.b64  	%rd13324, %rd13323, %rd13257;
	add.s64 	%rd13325, %rd13025, %rd13233;
	add.s64 	%rd13326, %rd13325, %rd13324;
	add.s64 	%rd13327, %rd13326, %rd13321;
	add.s64 	%rd13328, %rd13327, 8268148722764581231;
	add.s64 	%rd13329, %rd13328, %rd13244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13316, 36;
	shr.b64 	%rhs, %rd13316, 28;
	add.u64 	%rd13330, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13316, 30;
	shr.b64 	%rhs, %rd13316, 34;
	add.u64 	%rd13331, %lhs, %rhs;
	}
	xor.b64  	%rd13332, %rd13330, %rd13331;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13316, 25;
	shr.b64 	%rhs, %rd13316, 39;
	add.u64 	%rd13333, %lhs, %rhs;
	}
	xor.b64  	%rd13334, %rd13332, %rd13333;
	and.b64  	%rd13335, %rd13316, %rd13292;
	xor.b64  	%rd13336, %rd13316, %rd13292;
	and.b64  	%rd13337, %rd13336, %rd13268;
	or.b64  	%rd13338, %rd13337, %rd13335;
	add.s64 	%rd13339, %rd13338, %rd13334;
	add.s64 	%rd13340, %rd13339, %rd13328;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13329, 50;
	shr.b64 	%rhs, %rd13329, 14;
	add.u64 	%rd13341, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13329, 46;
	shr.b64 	%rhs, %rd13329, 18;
	add.u64 	%rd13342, %lhs, %rhs;
	}
	xor.b64  	%rd13343, %rd13341, %rd13342;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13329, 23;
	shr.b64 	%rhs, %rd13329, 41;
	add.u64 	%rd13344, %lhs, %rhs;
	}
	xor.b64  	%rd13345, %rd13343, %rd13344;
	xor.b64  	%rd13346, %rd13305, %rd13281;
	and.b64  	%rd13347, %rd13329, %rd13346;
	xor.b64  	%rd13348, %rd13347, %rd13281;
	add.s64 	%rd13349, %rd13026, %rd13257;
	add.s64 	%rd13350, %rd13349, %rd13348;
	add.s64 	%rd13351, %rd13350, %rd13345;
	add.s64 	%rd13352, %rd13351, -9160688886553864527;
	add.s64 	%rd13353, %rd13352, %rd13268;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13340, 36;
	shr.b64 	%rhs, %rd13340, 28;
	add.u64 	%rd13354, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13340, 30;
	shr.b64 	%rhs, %rd13340, 34;
	add.u64 	%rd13355, %lhs, %rhs;
	}
	xor.b64  	%rd13356, %rd13354, %rd13355;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13340, 25;
	shr.b64 	%rhs, %rd13340, 39;
	add.u64 	%rd13357, %lhs, %rhs;
	}
	xor.b64  	%rd13358, %rd13356, %rd13357;
	and.b64  	%rd13359, %rd13340, %rd13316;
	xor.b64  	%rd13360, %rd13340, %rd13316;
	and.b64  	%rd13361, %rd13360, %rd13292;
	or.b64  	%rd13362, %rd13361, %rd13359;
	add.s64 	%rd13363, %rd13362, %rd13358;
	add.s64 	%rd13364, %rd13363, %rd13352;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13353, 50;
	shr.b64 	%rhs, %rd13353, 14;
	add.u64 	%rd13365, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13353, 46;
	shr.b64 	%rhs, %rd13353, 18;
	add.u64 	%rd13366, %lhs, %rhs;
	}
	xor.b64  	%rd13367, %rd13365, %rd13366;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13353, 23;
	shr.b64 	%rhs, %rd13353, 41;
	add.u64 	%rd13368, %lhs, %rhs;
	}
	xor.b64  	%rd13369, %rd13367, %rd13368;
	xor.b64  	%rd13370, %rd13329, %rd13305;
	and.b64  	%rd13371, %rd13353, %rd13370;
	xor.b64  	%rd13372, %rd13371, %rd13305;
	add.s64 	%rd13373, %rd13027, %rd13281;
	add.s64 	%rd13374, %rd13373, %rd13372;
	add.s64 	%rd13375, %rd13374, %rd13369;
	add.s64 	%rd13376, %rd13375, -7215885187991268811;
	add.s64 	%rd13377, %rd13376, %rd13292;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13364, 36;
	shr.b64 	%rhs, %rd13364, 28;
	add.u64 	%rd13378, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13364, 30;
	shr.b64 	%rhs, %rd13364, 34;
	add.u64 	%rd13379, %lhs, %rhs;
	}
	xor.b64  	%rd13380, %rd13378, %rd13379;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13364, 25;
	shr.b64 	%rhs, %rd13364, 39;
	add.u64 	%rd13381, %lhs, %rhs;
	}
	xor.b64  	%rd13382, %rd13380, %rd13381;
	and.b64  	%rd13383, %rd13364, %rd13340;
	xor.b64  	%rd13384, %rd13364, %rd13340;
	and.b64  	%rd13385, %rd13384, %rd13316;
	or.b64  	%rd13386, %rd13385, %rd13383;
	add.s64 	%rd13387, %rd13386, %rd13382;
	add.s64 	%rd13388, %rd13387, %rd13376;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13377, 50;
	shr.b64 	%rhs, %rd13377, 14;
	add.u64 	%rd13389, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13377, 46;
	shr.b64 	%rhs, %rd13377, 18;
	add.u64 	%rd13390, %lhs, %rhs;
	}
	xor.b64  	%rd13391, %rd13389, %rd13390;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13377, 23;
	shr.b64 	%rhs, %rd13377, 41;
	add.u64 	%rd13392, %lhs, %rhs;
	}
	xor.b64  	%rd13393, %rd13391, %rd13392;
	xor.b64  	%rd13394, %rd13353, %rd13329;
	and.b64  	%rd13395, %rd13377, %rd13394;
	xor.b64  	%rd13396, %rd13395, %rd13329;
	add.s64 	%rd13397, %rd13028, %rd13305;
	add.s64 	%rd13398, %rd13397, %rd13396;
	add.s64 	%rd13399, %rd13398, %rd13393;
	add.s64 	%rd13400, %rd13399, -4495734319001033068;
	add.s64 	%rd13401, %rd13400, %rd13316;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13388, 36;
	shr.b64 	%rhs, %rd13388, 28;
	add.u64 	%rd13402, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13388, 30;
	shr.b64 	%rhs, %rd13388, 34;
	add.u64 	%rd13403, %lhs, %rhs;
	}
	xor.b64  	%rd13404, %rd13402, %rd13403;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13388, 25;
	shr.b64 	%rhs, %rd13388, 39;
	add.u64 	%rd13405, %lhs, %rhs;
	}
	xor.b64  	%rd13406, %rd13404, %rd13405;
	and.b64  	%rd13407, %rd13388, %rd13364;
	xor.b64  	%rd13408, %rd13388, %rd13364;
	and.b64  	%rd13409, %rd13408, %rd13340;
	or.b64  	%rd13410, %rd13409, %rd13407;
	add.s64 	%rd13411, %rd13410, %rd13406;
	add.s64 	%rd13412, %rd13411, %rd13400;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13027, 45;
	shr.b64 	%rhs, %rd13027, 19;
	add.u64 	%rd13413, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13027, 3;
	shr.b64 	%rhs, %rd13027, 61;
	add.u64 	%rd13414, %lhs, %rhs;
	}
	xor.b64  	%rd13415, %rd13413, %rd13414;
	shr.u64 	%rd13416, %rd13027, 6;
	xor.b64  	%rd13417, %rd13415, %rd13416;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13014, 63;
	shr.b64 	%rhs, %rd13014, 1;
	add.u64 	%rd13418, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13014, 56;
	shr.b64 	%rhs, %rd13014, 8;
	add.u64 	%rd13419, %lhs, %rhs;
	}
	xor.b64  	%rd13420, %rd13418, %rd13419;
	shr.u64 	%rd13421, %rd13014, 7;
	xor.b64  	%rd13422, %rd13420, %rd13421;
	add.s64 	%rd13423, %rd13417, %rd13022;
	add.s64 	%rd13424, %rd13423, %rd13013;
	add.s64 	%rd13425, %rd13424, %rd13422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13028, 45;
	shr.b64 	%rhs, %rd13028, 19;
	add.u64 	%rd13426, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13028, 3;
	shr.b64 	%rhs, %rd13028, 61;
	add.u64 	%rd13427, %lhs, %rhs;
	}
	xor.b64  	%rd13428, %rd13426, %rd13427;
	shr.u64 	%rd13429, %rd13028, 6;
	xor.b64  	%rd13430, %rd13428, %rd13429;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13015, 63;
	shr.b64 	%rhs, %rd13015, 1;
	add.u64 	%rd13431, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13015, 56;
	shr.b64 	%rhs, %rd13015, 8;
	add.u64 	%rd13432, %lhs, %rhs;
	}
	xor.b64  	%rd13433, %rd13431, %rd13432;
	shr.u64 	%rd13434, %rd13015, 7;
	xor.b64  	%rd13435, %rd13433, %rd13434;
	add.s64 	%rd13436, %rd13430, %rd13023;
	add.s64 	%rd13437, %rd13436, %rd13014;
	add.s64 	%rd13438, %rd13437, %rd13435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13425, 45;
	shr.b64 	%rhs, %rd13425, 19;
	add.u64 	%rd13439, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13425, 3;
	shr.b64 	%rhs, %rd13425, 61;
	add.u64 	%rd13440, %lhs, %rhs;
	}
	xor.b64  	%rd13441, %rd13439, %rd13440;
	shr.u64 	%rd13442, %rd13425, 6;
	xor.b64  	%rd13443, %rd13441, %rd13442;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13016, 63;
	shr.b64 	%rhs, %rd13016, 1;
	add.u64 	%rd13444, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13016, 56;
	shr.b64 	%rhs, %rd13016, 8;
	add.u64 	%rd13445, %lhs, %rhs;
	}
	xor.b64  	%rd13446, %rd13444, %rd13445;
	shr.u64 	%rd13447, %rd13016, 7;
	xor.b64  	%rd13448, %rd13446, %rd13447;
	add.s64 	%rd13449, %rd13015, %rd13024;
	add.s64 	%rd13450, %rd13449, %rd13448;
	add.s64 	%rd13451, %rd13450, %rd13443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13438, 45;
	shr.b64 	%rhs, %rd13438, 19;
	add.u64 	%rd13452, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13438, 3;
	shr.b64 	%rhs, %rd13438, 61;
	add.u64 	%rd13453, %lhs, %rhs;
	}
	xor.b64  	%rd13454, %rd13452, %rd13453;
	shr.u64 	%rd13455, %rd13438, 6;
	xor.b64  	%rd13456, %rd13454, %rd13455;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13017, 63;
	shr.b64 	%rhs, %rd13017, 1;
	add.u64 	%rd13457, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13017, 56;
	shr.b64 	%rhs, %rd13017, 8;
	add.u64 	%rd13458, %lhs, %rhs;
	}
	xor.b64  	%rd13459, %rd13457, %rd13458;
	shr.u64 	%rd13460, %rd13017, 7;
	xor.b64  	%rd13461, %rd13459, %rd13460;
	add.s64 	%rd13462, %rd13016, %rd13025;
	add.s64 	%rd13463, %rd13462, %rd13461;
	add.s64 	%rd13464, %rd13463, %rd13456;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13451, 45;
	shr.b64 	%rhs, %rd13451, 19;
	add.u64 	%rd13465, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13451, 3;
	shr.b64 	%rhs, %rd13451, 61;
	add.u64 	%rd13466, %lhs, %rhs;
	}
	xor.b64  	%rd13467, %rd13465, %rd13466;
	shr.u64 	%rd13468, %rd13451, 6;
	xor.b64  	%rd13469, %rd13467, %rd13468;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13018, 63;
	shr.b64 	%rhs, %rd13018, 1;
	add.u64 	%rd13470, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13018, 56;
	shr.b64 	%rhs, %rd13018, 8;
	add.u64 	%rd13471, %lhs, %rhs;
	}
	xor.b64  	%rd13472, %rd13470, %rd13471;
	shr.u64 	%rd13473, %rd13018, 7;
	xor.b64  	%rd13474, %rd13472, %rd13473;
	add.s64 	%rd13475, %rd13017, %rd13026;
	add.s64 	%rd13476, %rd13475, %rd13474;
	add.s64 	%rd13477, %rd13476, %rd13469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13464, 45;
	shr.b64 	%rhs, %rd13464, 19;
	add.u64 	%rd13478, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13464, 3;
	shr.b64 	%rhs, %rd13464, 61;
	add.u64 	%rd13479, %lhs, %rhs;
	}
	xor.b64  	%rd13480, %rd13478, %rd13479;
	shr.u64 	%rd13481, %rd13464, 6;
	xor.b64  	%rd13482, %rd13480, %rd13481;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13019, 63;
	shr.b64 	%rhs, %rd13019, 1;
	add.u64 	%rd13483, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13019, 56;
	shr.b64 	%rhs, %rd13019, 8;
	add.u64 	%rd13484, %lhs, %rhs;
	}
	xor.b64  	%rd13485, %rd13483, %rd13484;
	shr.u64 	%rd13486, %rd13019, 7;
	xor.b64  	%rd13487, %rd13485, %rd13486;
	add.s64 	%rd13488, %rd13018, %rd13027;
	add.s64 	%rd13489, %rd13488, %rd13487;
	add.s64 	%rd13490, %rd13489, %rd13482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13477, 45;
	shr.b64 	%rhs, %rd13477, 19;
	add.u64 	%rd13491, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13477, 3;
	shr.b64 	%rhs, %rd13477, 61;
	add.u64 	%rd13492, %lhs, %rhs;
	}
	xor.b64  	%rd13493, %rd13491, %rd13492;
	shr.u64 	%rd13494, %rd13477, 6;
	xor.b64  	%rd13495, %rd13493, %rd13494;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13020, 63;
	shr.b64 	%rhs, %rd13020, 1;
	add.u64 	%rd13496, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13020, 56;
	shr.b64 	%rhs, %rd13020, 8;
	add.u64 	%rd13497, %lhs, %rhs;
	}
	xor.b64  	%rd13498, %rd13496, %rd13497;
	shr.u64 	%rd13499, %rd13020, 7;
	xor.b64  	%rd13500, %rd13498, %rd13499;
	add.s64 	%rd13501, %rd13019, %rd13028;
	add.s64 	%rd13502, %rd13501, %rd13500;
	add.s64 	%rd13503, %rd13502, %rd13495;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13490, 45;
	shr.b64 	%rhs, %rd13490, 19;
	add.u64 	%rd13504, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13490, 3;
	shr.b64 	%rhs, %rd13490, 61;
	add.u64 	%rd13505, %lhs, %rhs;
	}
	xor.b64  	%rd13506, %rd13504, %rd13505;
	shr.u64 	%rd13507, %rd13490, 6;
	xor.b64  	%rd13508, %rd13506, %rd13507;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13021, 63;
	shr.b64 	%rhs, %rd13021, 1;
	add.u64 	%rd13509, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13021, 56;
	shr.b64 	%rhs, %rd13021, 8;
	add.u64 	%rd13510, %lhs, %rhs;
	}
	xor.b64  	%rd13511, %rd13509, %rd13510;
	shr.u64 	%rd13512, %rd13021, 7;
	xor.b64  	%rd13513, %rd13511, %rd13512;
	add.s64 	%rd13514, %rd13513, %rd13020;
	add.s64 	%rd13515, %rd13514, %rd13425;
	add.s64 	%rd13516, %rd13515, %rd13508;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13503, 45;
	shr.b64 	%rhs, %rd13503, 19;
	add.u64 	%rd13517, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13503, 3;
	shr.b64 	%rhs, %rd13503, 61;
	add.u64 	%rd13518, %lhs, %rhs;
	}
	xor.b64  	%rd13519, %rd13517, %rd13518;
	shr.u64 	%rd13520, %rd13503, 6;
	xor.b64  	%rd13521, %rd13519, %rd13520;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13022, 63;
	shr.b64 	%rhs, %rd13022, 1;
	add.u64 	%rd13522, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13022, 56;
	shr.b64 	%rhs, %rd13022, 8;
	add.u64 	%rd13523, %lhs, %rhs;
	}
	xor.b64  	%rd13524, %rd13522, %rd13523;
	shr.u64 	%rd13525, %rd13022, 7;
	xor.b64  	%rd13526, %rd13524, %rd13525;
	add.s64 	%rd13527, %rd13526, %rd13021;
	add.s64 	%rd13528, %rd13527, %rd13438;
	add.s64 	%rd13529, %rd13528, %rd13521;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13516, 45;
	shr.b64 	%rhs, %rd13516, 19;
	add.u64 	%rd13530, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13516, 3;
	shr.b64 	%rhs, %rd13516, 61;
	add.u64 	%rd13531, %lhs, %rhs;
	}
	xor.b64  	%rd13532, %rd13530, %rd13531;
	shr.u64 	%rd13533, %rd13516, 6;
	xor.b64  	%rd13534, %rd13532, %rd13533;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13023, 63;
	shr.b64 	%rhs, %rd13023, 1;
	add.u64 	%rd13535, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13023, 56;
	shr.b64 	%rhs, %rd13023, 8;
	add.u64 	%rd13536, %lhs, %rhs;
	}
	xor.b64  	%rd13537, %rd13535, %rd13536;
	shr.u64 	%rd13538, %rd13023, 7;
	xor.b64  	%rd13539, %rd13537, %rd13538;
	add.s64 	%rd13540, %rd13539, %rd13022;
	add.s64 	%rd13541, %rd13540, %rd13451;
	add.s64 	%rd13542, %rd13541, %rd13534;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13529, 45;
	shr.b64 	%rhs, %rd13529, 19;
	add.u64 	%rd13543, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13529, 3;
	shr.b64 	%rhs, %rd13529, 61;
	add.u64 	%rd13544, %lhs, %rhs;
	}
	xor.b64  	%rd13545, %rd13543, %rd13544;
	shr.u64 	%rd13546, %rd13529, 6;
	xor.b64  	%rd13547, %rd13545, %rd13546;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13024, 63;
	shr.b64 	%rhs, %rd13024, 1;
	add.u64 	%rd13548, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13024, 56;
	shr.b64 	%rhs, %rd13024, 8;
	add.u64 	%rd13549, %lhs, %rhs;
	}
	xor.b64  	%rd13550, %rd13548, %rd13549;
	shr.u64 	%rd13551, %rd13024, 7;
	xor.b64  	%rd13552, %rd13550, %rd13551;
	add.s64 	%rd13553, %rd13552, %rd13023;
	add.s64 	%rd13554, %rd13553, %rd13464;
	add.s64 	%rd13555, %rd13554, %rd13547;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13542, 45;
	shr.b64 	%rhs, %rd13542, 19;
	add.u64 	%rd13556, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13542, 3;
	shr.b64 	%rhs, %rd13542, 61;
	add.u64 	%rd13557, %lhs, %rhs;
	}
	xor.b64  	%rd13558, %rd13556, %rd13557;
	shr.u64 	%rd13559, %rd13542, 6;
	xor.b64  	%rd13560, %rd13558, %rd13559;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13025, 63;
	shr.b64 	%rhs, %rd13025, 1;
	add.u64 	%rd13561, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13025, 56;
	shr.b64 	%rhs, %rd13025, 8;
	add.u64 	%rd13562, %lhs, %rhs;
	}
	xor.b64  	%rd13563, %rd13561, %rd13562;
	shr.u64 	%rd13564, %rd13025, 7;
	xor.b64  	%rd13565, %rd13563, %rd13564;
	add.s64 	%rd13566, %rd13565, %rd13024;
	add.s64 	%rd13567, %rd13566, %rd13477;
	add.s64 	%rd13568, %rd13567, %rd13560;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13555, 45;
	shr.b64 	%rhs, %rd13555, 19;
	add.u64 	%rd13569, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13555, 3;
	shr.b64 	%rhs, %rd13555, 61;
	add.u64 	%rd13570, %lhs, %rhs;
	}
	xor.b64  	%rd13571, %rd13569, %rd13570;
	shr.u64 	%rd13572, %rd13555, 6;
	xor.b64  	%rd13573, %rd13571, %rd13572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13026, 63;
	shr.b64 	%rhs, %rd13026, 1;
	add.u64 	%rd13574, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13026, 56;
	shr.b64 	%rhs, %rd13026, 8;
	add.u64 	%rd13575, %lhs, %rhs;
	}
	xor.b64  	%rd13576, %rd13574, %rd13575;
	shr.u64 	%rd13577, %rd13026, 7;
	xor.b64  	%rd13578, %rd13576, %rd13577;
	add.s64 	%rd13579, %rd13578, %rd13025;
	add.s64 	%rd13580, %rd13579, %rd13490;
	add.s64 	%rd13581, %rd13580, %rd13573;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13568, 45;
	shr.b64 	%rhs, %rd13568, 19;
	add.u64 	%rd13582, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13568, 3;
	shr.b64 	%rhs, %rd13568, 61;
	add.u64 	%rd13583, %lhs, %rhs;
	}
	xor.b64  	%rd13584, %rd13582, %rd13583;
	shr.u64 	%rd13585, %rd13568, 6;
	xor.b64  	%rd13586, %rd13584, %rd13585;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13027, 63;
	shr.b64 	%rhs, %rd13027, 1;
	add.u64 	%rd13587, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13027, 56;
	shr.b64 	%rhs, %rd13027, 8;
	add.u64 	%rd13588, %lhs, %rhs;
	}
	xor.b64  	%rd13589, %rd13587, %rd13588;
	shr.u64 	%rd13590, %rd13027, 7;
	xor.b64  	%rd13591, %rd13589, %rd13590;
	add.s64 	%rd13592, %rd13591, %rd13026;
	add.s64 	%rd13593, %rd13592, %rd13503;
	add.s64 	%rd13594, %rd13593, %rd13586;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13581, 45;
	shr.b64 	%rhs, %rd13581, 19;
	add.u64 	%rd13595, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13581, 3;
	shr.b64 	%rhs, %rd13581, 61;
	add.u64 	%rd13596, %lhs, %rhs;
	}
	xor.b64  	%rd13597, %rd13595, %rd13596;
	shr.u64 	%rd13598, %rd13581, 6;
	xor.b64  	%rd13599, %rd13597, %rd13598;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13028, 63;
	shr.b64 	%rhs, %rd13028, 1;
	add.u64 	%rd13600, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13028, 56;
	shr.b64 	%rhs, %rd13028, 8;
	add.u64 	%rd13601, %lhs, %rhs;
	}
	xor.b64  	%rd13602, %rd13600, %rd13601;
	shr.u64 	%rd13603, %rd13028, 7;
	xor.b64  	%rd13604, %rd13602, %rd13603;
	add.s64 	%rd13605, %rd13604, %rd13027;
	add.s64 	%rd13606, %rd13605, %rd13516;
	add.s64 	%rd13607, %rd13606, %rd13599;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13594, 45;
	shr.b64 	%rhs, %rd13594, 19;
	add.u64 	%rd13608, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13594, 3;
	shr.b64 	%rhs, %rd13594, 61;
	add.u64 	%rd13609, %lhs, %rhs;
	}
	xor.b64  	%rd13610, %rd13608, %rd13609;
	shr.u64 	%rd13611, %rd13594, 6;
	xor.b64  	%rd13612, %rd13610, %rd13611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13425, 63;
	shr.b64 	%rhs, %rd13425, 1;
	add.u64 	%rd13613, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13425, 56;
	shr.b64 	%rhs, %rd13425, 8;
	add.u64 	%rd13614, %lhs, %rhs;
	}
	xor.b64  	%rd13615, %rd13613, %rd13614;
	shr.u64 	%rd13616, %rd13425, 7;
	xor.b64  	%rd13617, %rd13615, %rd13616;
	add.s64 	%rd13618, %rd13617, %rd13028;
	add.s64 	%rd13619, %rd13618, %rd13529;
	add.s64 	%rd13620, %rd13619, %rd13612;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13401, 50;
	shr.b64 	%rhs, %rd13401, 14;
	add.u64 	%rd13621, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13401, 46;
	shr.b64 	%rhs, %rd13401, 18;
	add.u64 	%rd13622, %lhs, %rhs;
	}
	xor.b64  	%rd13623, %rd13621, %rd13622;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13401, 23;
	shr.b64 	%rhs, %rd13401, 41;
	add.u64 	%rd13624, %lhs, %rhs;
	}
	xor.b64  	%rd13625, %rd13623, %rd13624;
	xor.b64  	%rd13626, %rd13377, %rd13353;
	and.b64  	%rd13627, %rd13401, %rd13626;
	xor.b64  	%rd13628, %rd13627, %rd13353;
	add.s64 	%rd13629, %rd13425, %rd13329;
	add.s64 	%rd13630, %rd13629, %rd13628;
	add.s64 	%rd13631, %rd13630, %rd13625;
	add.s64 	%rd13632, %rd13631, -1973867731355612462;
	add.s64 	%rd13633, %rd13632, %rd13340;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13412, 36;
	shr.b64 	%rhs, %rd13412, 28;
	add.u64 	%rd13634, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13412, 30;
	shr.b64 	%rhs, %rd13412, 34;
	add.u64 	%rd13635, %lhs, %rhs;
	}
	xor.b64  	%rd13636, %rd13634, %rd13635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13412, 25;
	shr.b64 	%rhs, %rd13412, 39;
	add.u64 	%rd13637, %lhs, %rhs;
	}
	xor.b64  	%rd13638, %rd13636, %rd13637;
	and.b64  	%rd13639, %rd13412, %rd13388;
	xor.b64  	%rd13640, %rd13412, %rd13388;
	and.b64  	%rd13641, %rd13640, %rd13364;
	or.b64  	%rd13642, %rd13641, %rd13639;
	add.s64 	%rd13643, %rd13642, %rd13638;
	add.s64 	%rd13644, %rd13643, %rd13632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13633, 50;
	shr.b64 	%rhs, %rd13633, 14;
	add.u64 	%rd13645, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13633, 46;
	shr.b64 	%rhs, %rd13633, 18;
	add.u64 	%rd13646, %lhs, %rhs;
	}
	xor.b64  	%rd13647, %rd13645, %rd13646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13633, 23;
	shr.b64 	%rhs, %rd13633, 41;
	add.u64 	%rd13648, %lhs, %rhs;
	}
	xor.b64  	%rd13649, %rd13647, %rd13648;
	xor.b64  	%rd13650, %rd13401, %rd13377;
	and.b64  	%rd13651, %rd13633, %rd13650;
	xor.b64  	%rd13652, %rd13651, %rd13377;
	add.s64 	%rd13653, %rd13438, %rd13353;
	add.s64 	%rd13654, %rd13653, %rd13652;
	add.s64 	%rd13655, %rd13654, %rd13649;
	add.s64 	%rd13656, %rd13655, -1171420211273849373;
	add.s64 	%rd13657, %rd13656, %rd13364;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13644, 36;
	shr.b64 	%rhs, %rd13644, 28;
	add.u64 	%rd13658, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13644, 30;
	shr.b64 	%rhs, %rd13644, 34;
	add.u64 	%rd13659, %lhs, %rhs;
	}
	xor.b64  	%rd13660, %rd13658, %rd13659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13644, 25;
	shr.b64 	%rhs, %rd13644, 39;
	add.u64 	%rd13661, %lhs, %rhs;
	}
	xor.b64  	%rd13662, %rd13660, %rd13661;
	and.b64  	%rd13663, %rd13644, %rd13412;
	xor.b64  	%rd13664, %rd13644, %rd13412;
	and.b64  	%rd13665, %rd13664, %rd13388;
	or.b64  	%rd13666, %rd13665, %rd13663;
	add.s64 	%rd13667, %rd13666, %rd13662;
	add.s64 	%rd13668, %rd13667, %rd13656;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13657, 50;
	shr.b64 	%rhs, %rd13657, 14;
	add.u64 	%rd13669, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13657, 46;
	shr.b64 	%rhs, %rd13657, 18;
	add.u64 	%rd13670, %lhs, %rhs;
	}
	xor.b64  	%rd13671, %rd13669, %rd13670;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13657, 23;
	shr.b64 	%rhs, %rd13657, 41;
	add.u64 	%rd13672, %lhs, %rhs;
	}
	xor.b64  	%rd13673, %rd13671, %rd13672;
	xor.b64  	%rd13674, %rd13633, %rd13401;
	and.b64  	%rd13675, %rd13657, %rd13674;
	xor.b64  	%rd13676, %rd13675, %rd13401;
	add.s64 	%rd13677, %rd13451, %rd13377;
	add.s64 	%rd13678, %rd13677, %rd13676;
	add.s64 	%rd13679, %rd13678, %rd13673;
	add.s64 	%rd13680, %rd13679, 1135362057144423861;
	add.s64 	%rd13681, %rd13680, %rd13388;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13668, 36;
	shr.b64 	%rhs, %rd13668, 28;
	add.u64 	%rd13682, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13668, 30;
	shr.b64 	%rhs, %rd13668, 34;
	add.u64 	%rd13683, %lhs, %rhs;
	}
	xor.b64  	%rd13684, %rd13682, %rd13683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13668, 25;
	shr.b64 	%rhs, %rd13668, 39;
	add.u64 	%rd13685, %lhs, %rhs;
	}
	xor.b64  	%rd13686, %rd13684, %rd13685;
	and.b64  	%rd13687, %rd13668, %rd13644;
	xor.b64  	%rd13688, %rd13668, %rd13644;
	and.b64  	%rd13689, %rd13688, %rd13412;
	or.b64  	%rd13690, %rd13689, %rd13687;
	add.s64 	%rd13691, %rd13690, %rd13686;
	add.s64 	%rd13692, %rd13691, %rd13680;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13681, 50;
	shr.b64 	%rhs, %rd13681, 14;
	add.u64 	%rd13693, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13681, 46;
	shr.b64 	%rhs, %rd13681, 18;
	add.u64 	%rd13694, %lhs, %rhs;
	}
	xor.b64  	%rd13695, %rd13693, %rd13694;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13681, 23;
	shr.b64 	%rhs, %rd13681, 41;
	add.u64 	%rd13696, %lhs, %rhs;
	}
	xor.b64  	%rd13697, %rd13695, %rd13696;
	xor.b64  	%rd13698, %rd13657, %rd13633;
	and.b64  	%rd13699, %rd13681, %rd13698;
	xor.b64  	%rd13700, %rd13699, %rd13633;
	add.s64 	%rd13701, %rd13464, %rd13401;
	add.s64 	%rd13702, %rd13701, %rd13700;
	add.s64 	%rd13703, %rd13702, %rd13697;
	add.s64 	%rd13704, %rd13703, 2597628984639134821;
	add.s64 	%rd13705, %rd13704, %rd13412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13692, 36;
	shr.b64 	%rhs, %rd13692, 28;
	add.u64 	%rd13706, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13692, 30;
	shr.b64 	%rhs, %rd13692, 34;
	add.u64 	%rd13707, %lhs, %rhs;
	}
	xor.b64  	%rd13708, %rd13706, %rd13707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13692, 25;
	shr.b64 	%rhs, %rd13692, 39;
	add.u64 	%rd13709, %lhs, %rhs;
	}
	xor.b64  	%rd13710, %rd13708, %rd13709;
	and.b64  	%rd13711, %rd13692, %rd13668;
	xor.b64  	%rd13712, %rd13692, %rd13668;
	and.b64  	%rd13713, %rd13712, %rd13644;
	or.b64  	%rd13714, %rd13713, %rd13711;
	add.s64 	%rd13715, %rd13714, %rd13710;
	add.s64 	%rd13716, %rd13715, %rd13704;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13705, 50;
	shr.b64 	%rhs, %rd13705, 14;
	add.u64 	%rd13717, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13705, 46;
	shr.b64 	%rhs, %rd13705, 18;
	add.u64 	%rd13718, %lhs, %rhs;
	}
	xor.b64  	%rd13719, %rd13717, %rd13718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13705, 23;
	shr.b64 	%rhs, %rd13705, 41;
	add.u64 	%rd13720, %lhs, %rhs;
	}
	xor.b64  	%rd13721, %rd13719, %rd13720;
	xor.b64  	%rd13722, %rd13681, %rd13657;
	and.b64  	%rd13723, %rd13705, %rd13722;
	xor.b64  	%rd13724, %rd13723, %rd13657;
	add.s64 	%rd13725, %rd13477, %rd13633;
	add.s64 	%rd13726, %rd13725, %rd13724;
	add.s64 	%rd13727, %rd13726, %rd13721;
	add.s64 	%rd13728, %rd13727, 3308224258029322869;
	add.s64 	%rd13729, %rd13728, %rd13644;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13716, 36;
	shr.b64 	%rhs, %rd13716, 28;
	add.u64 	%rd13730, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13716, 30;
	shr.b64 	%rhs, %rd13716, 34;
	add.u64 	%rd13731, %lhs, %rhs;
	}
	xor.b64  	%rd13732, %rd13730, %rd13731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13716, 25;
	shr.b64 	%rhs, %rd13716, 39;
	add.u64 	%rd13733, %lhs, %rhs;
	}
	xor.b64  	%rd13734, %rd13732, %rd13733;
	and.b64  	%rd13735, %rd13716, %rd13692;
	xor.b64  	%rd13736, %rd13716, %rd13692;
	and.b64  	%rd13737, %rd13736, %rd13668;
	or.b64  	%rd13738, %rd13737, %rd13735;
	add.s64 	%rd13739, %rd13738, %rd13734;
	add.s64 	%rd13740, %rd13739, %rd13728;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13729, 50;
	shr.b64 	%rhs, %rd13729, 14;
	add.u64 	%rd13741, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13729, 46;
	shr.b64 	%rhs, %rd13729, 18;
	add.u64 	%rd13742, %lhs, %rhs;
	}
	xor.b64  	%rd13743, %rd13741, %rd13742;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13729, 23;
	shr.b64 	%rhs, %rd13729, 41;
	add.u64 	%rd13744, %lhs, %rhs;
	}
	xor.b64  	%rd13745, %rd13743, %rd13744;
	xor.b64  	%rd13746, %rd13705, %rd13681;
	and.b64  	%rd13747, %rd13729, %rd13746;
	xor.b64  	%rd13748, %rd13747, %rd13681;
	add.s64 	%rd13749, %rd13490, %rd13657;
	add.s64 	%rd13750, %rd13749, %rd13748;
	add.s64 	%rd13751, %rd13750, %rd13745;
	add.s64 	%rd13752, %rd13751, 5365058923640841347;
	add.s64 	%rd13753, %rd13752, %rd13668;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13740, 36;
	shr.b64 	%rhs, %rd13740, 28;
	add.u64 	%rd13754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13740, 30;
	shr.b64 	%rhs, %rd13740, 34;
	add.u64 	%rd13755, %lhs, %rhs;
	}
	xor.b64  	%rd13756, %rd13754, %rd13755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13740, 25;
	shr.b64 	%rhs, %rd13740, 39;
	add.u64 	%rd13757, %lhs, %rhs;
	}
	xor.b64  	%rd13758, %rd13756, %rd13757;
	and.b64  	%rd13759, %rd13740, %rd13716;
	xor.b64  	%rd13760, %rd13740, %rd13716;
	and.b64  	%rd13761, %rd13760, %rd13692;
	or.b64  	%rd13762, %rd13761, %rd13759;
	add.s64 	%rd13763, %rd13762, %rd13758;
	add.s64 	%rd13764, %rd13763, %rd13752;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13753, 50;
	shr.b64 	%rhs, %rd13753, 14;
	add.u64 	%rd13765, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13753, 46;
	shr.b64 	%rhs, %rd13753, 18;
	add.u64 	%rd13766, %lhs, %rhs;
	}
	xor.b64  	%rd13767, %rd13765, %rd13766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13753, 23;
	shr.b64 	%rhs, %rd13753, 41;
	add.u64 	%rd13768, %lhs, %rhs;
	}
	xor.b64  	%rd13769, %rd13767, %rd13768;
	xor.b64  	%rd13770, %rd13729, %rd13705;
	and.b64  	%rd13771, %rd13753, %rd13770;
	xor.b64  	%rd13772, %rd13771, %rd13705;
	add.s64 	%rd13773, %rd13503, %rd13681;
	add.s64 	%rd13774, %rd13773, %rd13772;
	add.s64 	%rd13775, %rd13774, %rd13769;
	add.s64 	%rd13776, %rd13775, 6679025012923562964;
	add.s64 	%rd13777, %rd13776, %rd13692;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13764, 36;
	shr.b64 	%rhs, %rd13764, 28;
	add.u64 	%rd13778, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13764, 30;
	shr.b64 	%rhs, %rd13764, 34;
	add.u64 	%rd13779, %lhs, %rhs;
	}
	xor.b64  	%rd13780, %rd13778, %rd13779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13764, 25;
	shr.b64 	%rhs, %rd13764, 39;
	add.u64 	%rd13781, %lhs, %rhs;
	}
	xor.b64  	%rd13782, %rd13780, %rd13781;
	and.b64  	%rd13783, %rd13764, %rd13740;
	xor.b64  	%rd13784, %rd13764, %rd13740;
	and.b64  	%rd13785, %rd13784, %rd13716;
	or.b64  	%rd13786, %rd13785, %rd13783;
	add.s64 	%rd13787, %rd13786, %rd13782;
	add.s64 	%rd13788, %rd13787, %rd13776;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13777, 50;
	shr.b64 	%rhs, %rd13777, 14;
	add.u64 	%rd13789, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13777, 46;
	shr.b64 	%rhs, %rd13777, 18;
	add.u64 	%rd13790, %lhs, %rhs;
	}
	xor.b64  	%rd13791, %rd13789, %rd13790;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13777, 23;
	shr.b64 	%rhs, %rd13777, 41;
	add.u64 	%rd13792, %lhs, %rhs;
	}
	xor.b64  	%rd13793, %rd13791, %rd13792;
	xor.b64  	%rd13794, %rd13753, %rd13729;
	and.b64  	%rd13795, %rd13777, %rd13794;
	xor.b64  	%rd13796, %rd13795, %rd13729;
	add.s64 	%rd13797, %rd13516, %rd13705;
	add.s64 	%rd13798, %rd13797, %rd13796;
	add.s64 	%rd13799, %rd13798, %rd13793;
	add.s64 	%rd13800, %rd13799, 8573033837759648693;
	add.s64 	%rd13801, %rd13800, %rd13716;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13788, 36;
	shr.b64 	%rhs, %rd13788, 28;
	add.u64 	%rd13802, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13788, 30;
	shr.b64 	%rhs, %rd13788, 34;
	add.u64 	%rd13803, %lhs, %rhs;
	}
	xor.b64  	%rd13804, %rd13802, %rd13803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13788, 25;
	shr.b64 	%rhs, %rd13788, 39;
	add.u64 	%rd13805, %lhs, %rhs;
	}
	xor.b64  	%rd13806, %rd13804, %rd13805;
	and.b64  	%rd13807, %rd13788, %rd13764;
	xor.b64  	%rd13808, %rd13788, %rd13764;
	and.b64  	%rd13809, %rd13808, %rd13740;
	or.b64  	%rd13810, %rd13809, %rd13807;
	add.s64 	%rd13811, %rd13810, %rd13806;
	add.s64 	%rd13812, %rd13811, %rd13800;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13801, 50;
	shr.b64 	%rhs, %rd13801, 14;
	add.u64 	%rd13813, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13801, 46;
	shr.b64 	%rhs, %rd13801, 18;
	add.u64 	%rd13814, %lhs, %rhs;
	}
	xor.b64  	%rd13815, %rd13813, %rd13814;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13801, 23;
	shr.b64 	%rhs, %rd13801, 41;
	add.u64 	%rd13816, %lhs, %rhs;
	}
	xor.b64  	%rd13817, %rd13815, %rd13816;
	xor.b64  	%rd13818, %rd13777, %rd13753;
	and.b64  	%rd13819, %rd13801, %rd13818;
	xor.b64  	%rd13820, %rd13819, %rd13753;
	add.s64 	%rd13821, %rd13529, %rd13729;
	add.s64 	%rd13822, %rd13821, %rd13820;
	add.s64 	%rd13823, %rd13822, %rd13817;
	add.s64 	%rd13824, %rd13823, -7476448914759557205;
	add.s64 	%rd13825, %rd13824, %rd13740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13812, 36;
	shr.b64 	%rhs, %rd13812, 28;
	add.u64 	%rd13826, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13812, 30;
	shr.b64 	%rhs, %rd13812, 34;
	add.u64 	%rd13827, %lhs, %rhs;
	}
	xor.b64  	%rd13828, %rd13826, %rd13827;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13812, 25;
	shr.b64 	%rhs, %rd13812, 39;
	add.u64 	%rd13829, %lhs, %rhs;
	}
	xor.b64  	%rd13830, %rd13828, %rd13829;
	and.b64  	%rd13831, %rd13812, %rd13788;
	xor.b64  	%rd13832, %rd13812, %rd13788;
	and.b64  	%rd13833, %rd13832, %rd13764;
	or.b64  	%rd13834, %rd13833, %rd13831;
	add.s64 	%rd13835, %rd13834, %rd13830;
	add.s64 	%rd13836, %rd13835, %rd13824;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13825, 50;
	shr.b64 	%rhs, %rd13825, 14;
	add.u64 	%rd13837, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13825, 46;
	shr.b64 	%rhs, %rd13825, 18;
	add.u64 	%rd13838, %lhs, %rhs;
	}
	xor.b64  	%rd13839, %rd13837, %rd13838;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13825, 23;
	shr.b64 	%rhs, %rd13825, 41;
	add.u64 	%rd13840, %lhs, %rhs;
	}
	xor.b64  	%rd13841, %rd13839, %rd13840;
	xor.b64  	%rd13842, %rd13801, %rd13777;
	and.b64  	%rd13843, %rd13825, %rd13842;
	xor.b64  	%rd13844, %rd13843, %rd13777;
	add.s64 	%rd13845, %rd13542, %rd13753;
	add.s64 	%rd13846, %rd13845, %rd13844;
	add.s64 	%rd13847, %rd13846, %rd13841;
	add.s64 	%rd13848, %rd13847, -6327057829258317296;
	add.s64 	%rd13849, %rd13848, %rd13764;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13836, 36;
	shr.b64 	%rhs, %rd13836, 28;
	add.u64 	%rd13850, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13836, 30;
	shr.b64 	%rhs, %rd13836, 34;
	add.u64 	%rd13851, %lhs, %rhs;
	}
	xor.b64  	%rd13852, %rd13850, %rd13851;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13836, 25;
	shr.b64 	%rhs, %rd13836, 39;
	add.u64 	%rd13853, %lhs, %rhs;
	}
	xor.b64  	%rd13854, %rd13852, %rd13853;
	and.b64  	%rd13855, %rd13836, %rd13812;
	xor.b64  	%rd13856, %rd13836, %rd13812;
	and.b64  	%rd13857, %rd13856, %rd13788;
	or.b64  	%rd13858, %rd13857, %rd13855;
	add.s64 	%rd13859, %rd13858, %rd13854;
	add.s64 	%rd13860, %rd13859, %rd13848;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13849, 50;
	shr.b64 	%rhs, %rd13849, 14;
	add.u64 	%rd13861, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13849, 46;
	shr.b64 	%rhs, %rd13849, 18;
	add.u64 	%rd13862, %lhs, %rhs;
	}
	xor.b64  	%rd13863, %rd13861, %rd13862;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13849, 23;
	shr.b64 	%rhs, %rd13849, 41;
	add.u64 	%rd13864, %lhs, %rhs;
	}
	xor.b64  	%rd13865, %rd13863, %rd13864;
	xor.b64  	%rd13866, %rd13825, %rd13801;
	and.b64  	%rd13867, %rd13849, %rd13866;
	xor.b64  	%rd13868, %rd13867, %rd13801;
	add.s64 	%rd13869, %rd13555, %rd13777;
	add.s64 	%rd13870, %rd13869, %rd13868;
	add.s64 	%rd13871, %rd13870, %rd13865;
	add.s64 	%rd13872, %rd13871, -5763719355590565569;
	add.s64 	%rd13873, %rd13872, %rd13788;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13860, 36;
	shr.b64 	%rhs, %rd13860, 28;
	add.u64 	%rd13874, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13860, 30;
	shr.b64 	%rhs, %rd13860, 34;
	add.u64 	%rd13875, %lhs, %rhs;
	}
	xor.b64  	%rd13876, %rd13874, %rd13875;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13860, 25;
	shr.b64 	%rhs, %rd13860, 39;
	add.u64 	%rd13877, %lhs, %rhs;
	}
	xor.b64  	%rd13878, %rd13876, %rd13877;
	and.b64  	%rd13879, %rd13860, %rd13836;
	xor.b64  	%rd13880, %rd13860, %rd13836;
	and.b64  	%rd13881, %rd13880, %rd13812;
	or.b64  	%rd13882, %rd13881, %rd13879;
	add.s64 	%rd13883, %rd13882, %rd13878;
	add.s64 	%rd13884, %rd13883, %rd13872;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13873, 50;
	shr.b64 	%rhs, %rd13873, 14;
	add.u64 	%rd13885, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13873, 46;
	shr.b64 	%rhs, %rd13873, 18;
	add.u64 	%rd13886, %lhs, %rhs;
	}
	xor.b64  	%rd13887, %rd13885, %rd13886;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13873, 23;
	shr.b64 	%rhs, %rd13873, 41;
	add.u64 	%rd13888, %lhs, %rhs;
	}
	xor.b64  	%rd13889, %rd13887, %rd13888;
	xor.b64  	%rd13890, %rd13849, %rd13825;
	and.b64  	%rd13891, %rd13873, %rd13890;
	xor.b64  	%rd13892, %rd13891, %rd13825;
	add.s64 	%rd13893, %rd13568, %rd13801;
	add.s64 	%rd13894, %rd13893, %rd13892;
	add.s64 	%rd13895, %rd13894, %rd13889;
	add.s64 	%rd13896, %rd13895, -4658551843659510044;
	add.s64 	%rd13897, %rd13896, %rd13812;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13884, 36;
	shr.b64 	%rhs, %rd13884, 28;
	add.u64 	%rd13898, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13884, 30;
	shr.b64 	%rhs, %rd13884, 34;
	add.u64 	%rd13899, %lhs, %rhs;
	}
	xor.b64  	%rd13900, %rd13898, %rd13899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13884, 25;
	shr.b64 	%rhs, %rd13884, 39;
	add.u64 	%rd13901, %lhs, %rhs;
	}
	xor.b64  	%rd13902, %rd13900, %rd13901;
	and.b64  	%rd13903, %rd13884, %rd13860;
	xor.b64  	%rd13904, %rd13884, %rd13860;
	and.b64  	%rd13905, %rd13904, %rd13836;
	or.b64  	%rd13906, %rd13905, %rd13903;
	add.s64 	%rd13907, %rd13906, %rd13902;
	add.s64 	%rd13908, %rd13907, %rd13896;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13897, 50;
	shr.b64 	%rhs, %rd13897, 14;
	add.u64 	%rd13909, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13897, 46;
	shr.b64 	%rhs, %rd13897, 18;
	add.u64 	%rd13910, %lhs, %rhs;
	}
	xor.b64  	%rd13911, %rd13909, %rd13910;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13897, 23;
	shr.b64 	%rhs, %rd13897, 41;
	add.u64 	%rd13912, %lhs, %rhs;
	}
	xor.b64  	%rd13913, %rd13911, %rd13912;
	xor.b64  	%rd13914, %rd13873, %rd13849;
	and.b64  	%rd13915, %rd13897, %rd13914;
	xor.b64  	%rd13916, %rd13915, %rd13849;
	add.s64 	%rd13917, %rd13581, %rd13825;
	add.s64 	%rd13918, %rd13917, %rd13916;
	add.s64 	%rd13919, %rd13918, %rd13913;
	add.s64 	%rd13920, %rd13919, -4116276920077217854;
	add.s64 	%rd13921, %rd13920, %rd13836;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13908, 36;
	shr.b64 	%rhs, %rd13908, 28;
	add.u64 	%rd13922, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13908, 30;
	shr.b64 	%rhs, %rd13908, 34;
	add.u64 	%rd13923, %lhs, %rhs;
	}
	xor.b64  	%rd13924, %rd13922, %rd13923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13908, 25;
	shr.b64 	%rhs, %rd13908, 39;
	add.u64 	%rd13925, %lhs, %rhs;
	}
	xor.b64  	%rd13926, %rd13924, %rd13925;
	and.b64  	%rd13927, %rd13908, %rd13884;
	xor.b64  	%rd13928, %rd13908, %rd13884;
	and.b64  	%rd13929, %rd13928, %rd13860;
	or.b64  	%rd13930, %rd13929, %rd13927;
	add.s64 	%rd13931, %rd13930, %rd13926;
	add.s64 	%rd13932, %rd13931, %rd13920;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13921, 50;
	shr.b64 	%rhs, %rd13921, 14;
	add.u64 	%rd13933, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13921, 46;
	shr.b64 	%rhs, %rd13921, 18;
	add.u64 	%rd13934, %lhs, %rhs;
	}
	xor.b64  	%rd13935, %rd13933, %rd13934;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13921, 23;
	shr.b64 	%rhs, %rd13921, 41;
	add.u64 	%rd13936, %lhs, %rhs;
	}
	xor.b64  	%rd13937, %rd13935, %rd13936;
	xor.b64  	%rd13938, %rd13897, %rd13873;
	and.b64  	%rd13939, %rd13921, %rd13938;
	xor.b64  	%rd13940, %rd13939, %rd13873;
	add.s64 	%rd13941, %rd13594, %rd13849;
	add.s64 	%rd13942, %rd13941, %rd13940;
	add.s64 	%rd13943, %rd13942, %rd13937;
	add.s64 	%rd13944, %rd13943, -3051310485924567259;
	add.s64 	%rd13945, %rd13944, %rd13860;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13932, 36;
	shr.b64 	%rhs, %rd13932, 28;
	add.u64 	%rd13946, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13932, 30;
	shr.b64 	%rhs, %rd13932, 34;
	add.u64 	%rd13947, %lhs, %rhs;
	}
	xor.b64  	%rd13948, %rd13946, %rd13947;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13932, 25;
	shr.b64 	%rhs, %rd13932, 39;
	add.u64 	%rd13949, %lhs, %rhs;
	}
	xor.b64  	%rd13950, %rd13948, %rd13949;
	and.b64  	%rd13951, %rd13932, %rd13908;
	xor.b64  	%rd13952, %rd13932, %rd13908;
	and.b64  	%rd13953, %rd13952, %rd13884;
	or.b64  	%rd13954, %rd13953, %rd13951;
	add.s64 	%rd13955, %rd13954, %rd13950;
	add.s64 	%rd13956, %rd13955, %rd13944;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13945, 50;
	shr.b64 	%rhs, %rd13945, 14;
	add.u64 	%rd13957, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13945, 46;
	shr.b64 	%rhs, %rd13945, 18;
	add.u64 	%rd13958, %lhs, %rhs;
	}
	xor.b64  	%rd13959, %rd13957, %rd13958;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13945, 23;
	shr.b64 	%rhs, %rd13945, 41;
	add.u64 	%rd13960, %lhs, %rhs;
	}
	xor.b64  	%rd13961, %rd13959, %rd13960;
	xor.b64  	%rd13962, %rd13921, %rd13897;
	and.b64  	%rd13963, %rd13945, %rd13962;
	xor.b64  	%rd13964, %rd13963, %rd13897;
	add.s64 	%rd13965, %rd13607, %rd13873;
	add.s64 	%rd13966, %rd13965, %rd13964;
	add.s64 	%rd13967, %rd13966, %rd13961;
	add.s64 	%rd13968, %rd13967, 489312712824947311;
	add.s64 	%rd13969, %rd13968, %rd13884;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13956, 36;
	shr.b64 	%rhs, %rd13956, 28;
	add.u64 	%rd13970, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13956, 30;
	shr.b64 	%rhs, %rd13956, 34;
	add.u64 	%rd13971, %lhs, %rhs;
	}
	xor.b64  	%rd13972, %rd13970, %rd13971;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13956, 25;
	shr.b64 	%rhs, %rd13956, 39;
	add.u64 	%rd13973, %lhs, %rhs;
	}
	xor.b64  	%rd13974, %rd13972, %rd13973;
	and.b64  	%rd13975, %rd13956, %rd13932;
	xor.b64  	%rd13976, %rd13956, %rd13932;
	and.b64  	%rd13977, %rd13976, %rd13908;
	or.b64  	%rd13978, %rd13977, %rd13975;
	add.s64 	%rd13979, %rd13978, %rd13974;
	add.s64 	%rd13980, %rd13979, %rd13968;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13969, 50;
	shr.b64 	%rhs, %rd13969, 14;
	add.u64 	%rd13981, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13969, 46;
	shr.b64 	%rhs, %rd13969, 18;
	add.u64 	%rd13982, %lhs, %rhs;
	}
	xor.b64  	%rd13983, %rd13981, %rd13982;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13969, 23;
	shr.b64 	%rhs, %rd13969, 41;
	add.u64 	%rd13984, %lhs, %rhs;
	}
	xor.b64  	%rd13985, %rd13983, %rd13984;
	xor.b64  	%rd13986, %rd13945, %rd13921;
	and.b64  	%rd13987, %rd13969, %rd13986;
	xor.b64  	%rd13988, %rd13987, %rd13921;
	add.s64 	%rd13989, %rd13620, %rd13897;
	add.s64 	%rd13990, %rd13989, %rd13988;
	add.s64 	%rd13991, %rd13990, %rd13985;
	add.s64 	%rd13992, %rd13991, 1452737877330783856;
	add.s64 	%rd13993, %rd13992, %rd13908;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13980, 36;
	shr.b64 	%rhs, %rd13980, 28;
	add.u64 	%rd13994, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13980, 30;
	shr.b64 	%rhs, %rd13980, 34;
	add.u64 	%rd13995, %lhs, %rhs;
	}
	xor.b64  	%rd13996, %rd13994, %rd13995;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13980, 25;
	shr.b64 	%rhs, %rd13980, 39;
	add.u64 	%rd13997, %lhs, %rhs;
	}
	xor.b64  	%rd13998, %rd13996, %rd13997;
	and.b64  	%rd13999, %rd13980, %rd13956;
	xor.b64  	%rd14000, %rd13980, %rd13956;
	and.b64  	%rd14001, %rd14000, %rd13932;
	or.b64  	%rd14002, %rd14001, %rd13999;
	add.s64 	%rd14003, %rd14002, %rd13998;
	add.s64 	%rd14004, %rd14003, %rd13992;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13607, 45;
	shr.b64 	%rhs, %rd13607, 19;
	add.u64 	%rd14005, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13607, 3;
	shr.b64 	%rhs, %rd13607, 61;
	add.u64 	%rd14006, %lhs, %rhs;
	}
	xor.b64  	%rd14007, %rd14005, %rd14006;
	shr.u64 	%rd14008, %rd13607, 6;
	xor.b64  	%rd14009, %rd14007, %rd14008;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13438, 63;
	shr.b64 	%rhs, %rd13438, 1;
	add.u64 	%rd14010, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13438, 56;
	shr.b64 	%rhs, %rd13438, 8;
	add.u64 	%rd14011, %lhs, %rhs;
	}
	xor.b64  	%rd14012, %rd14010, %rd14011;
	shr.u64 	%rd14013, %rd13438, 7;
	xor.b64  	%rd14014, %rd14012, %rd14013;
	add.s64 	%rd14015, %rd14014, %rd13425;
	add.s64 	%rd14016, %rd14015, %rd13542;
	add.s64 	%rd14017, %rd14016, %rd14009;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13620, 45;
	shr.b64 	%rhs, %rd13620, 19;
	add.u64 	%rd14018, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13620, 3;
	shr.b64 	%rhs, %rd13620, 61;
	add.u64 	%rd14019, %lhs, %rhs;
	}
	xor.b64  	%rd14020, %rd14018, %rd14019;
	shr.u64 	%rd14021, %rd13620, 6;
	xor.b64  	%rd14022, %rd14020, %rd14021;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13451, 63;
	shr.b64 	%rhs, %rd13451, 1;
	add.u64 	%rd14023, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13451, 56;
	shr.b64 	%rhs, %rd13451, 8;
	add.u64 	%rd14024, %lhs, %rhs;
	}
	xor.b64  	%rd14025, %rd14023, %rd14024;
	shr.u64 	%rd14026, %rd13451, 7;
	xor.b64  	%rd14027, %rd14025, %rd14026;
	add.s64 	%rd14028, %rd14027, %rd13438;
	add.s64 	%rd14029, %rd14028, %rd13555;
	add.s64 	%rd14030, %rd14029, %rd14022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14017, 45;
	shr.b64 	%rhs, %rd14017, 19;
	add.u64 	%rd14031, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14017, 3;
	shr.b64 	%rhs, %rd14017, 61;
	add.u64 	%rd14032, %lhs, %rhs;
	}
	xor.b64  	%rd14033, %rd14031, %rd14032;
	shr.u64 	%rd14034, %rd14017, 6;
	xor.b64  	%rd14035, %rd14033, %rd14034;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13464, 63;
	shr.b64 	%rhs, %rd13464, 1;
	add.u64 	%rd14036, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13464, 56;
	shr.b64 	%rhs, %rd13464, 8;
	add.u64 	%rd14037, %lhs, %rhs;
	}
	xor.b64  	%rd14038, %rd14036, %rd14037;
	shr.u64 	%rd14039, %rd13464, 7;
	xor.b64  	%rd14040, %rd14038, %rd14039;
	add.s64 	%rd14041, %rd14040, %rd13451;
	add.s64 	%rd14042, %rd14041, %rd13568;
	add.s64 	%rd14043, %rd14042, %rd14035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14030, 45;
	shr.b64 	%rhs, %rd14030, 19;
	add.u64 	%rd14044, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14030, 3;
	shr.b64 	%rhs, %rd14030, 61;
	add.u64 	%rd14045, %lhs, %rhs;
	}
	xor.b64  	%rd14046, %rd14044, %rd14045;
	shr.u64 	%rd14047, %rd14030, 6;
	xor.b64  	%rd14048, %rd14046, %rd14047;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13477, 63;
	shr.b64 	%rhs, %rd13477, 1;
	add.u64 	%rd14049, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13477, 56;
	shr.b64 	%rhs, %rd13477, 8;
	add.u64 	%rd14050, %lhs, %rhs;
	}
	xor.b64  	%rd14051, %rd14049, %rd14050;
	shr.u64 	%rd14052, %rd13477, 7;
	xor.b64  	%rd14053, %rd14051, %rd14052;
	add.s64 	%rd14054, %rd14053, %rd13464;
	add.s64 	%rd14055, %rd14054, %rd13581;
	add.s64 	%rd14056, %rd14055, %rd14048;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14043, 45;
	shr.b64 	%rhs, %rd14043, 19;
	add.u64 	%rd14057, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14043, 3;
	shr.b64 	%rhs, %rd14043, 61;
	add.u64 	%rd14058, %lhs, %rhs;
	}
	xor.b64  	%rd14059, %rd14057, %rd14058;
	shr.u64 	%rd14060, %rd14043, 6;
	xor.b64  	%rd14061, %rd14059, %rd14060;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13490, 63;
	shr.b64 	%rhs, %rd13490, 1;
	add.u64 	%rd14062, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13490, 56;
	shr.b64 	%rhs, %rd13490, 8;
	add.u64 	%rd14063, %lhs, %rhs;
	}
	xor.b64  	%rd14064, %rd14062, %rd14063;
	shr.u64 	%rd14065, %rd13490, 7;
	xor.b64  	%rd14066, %rd14064, %rd14065;
	add.s64 	%rd14067, %rd14066, %rd13477;
	add.s64 	%rd14068, %rd14067, %rd13594;
	add.s64 	%rd14069, %rd14068, %rd14061;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14056, 45;
	shr.b64 	%rhs, %rd14056, 19;
	add.u64 	%rd14070, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14056, 3;
	shr.b64 	%rhs, %rd14056, 61;
	add.u64 	%rd14071, %lhs, %rhs;
	}
	xor.b64  	%rd14072, %rd14070, %rd14071;
	shr.u64 	%rd14073, %rd14056, 6;
	xor.b64  	%rd14074, %rd14072, %rd14073;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13503, 63;
	shr.b64 	%rhs, %rd13503, 1;
	add.u64 	%rd14075, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13503, 56;
	shr.b64 	%rhs, %rd13503, 8;
	add.u64 	%rd14076, %lhs, %rhs;
	}
	xor.b64  	%rd14077, %rd14075, %rd14076;
	shr.u64 	%rd14078, %rd13503, 7;
	xor.b64  	%rd14079, %rd14077, %rd14078;
	add.s64 	%rd14080, %rd14079, %rd13490;
	add.s64 	%rd14081, %rd14080, %rd13607;
	add.s64 	%rd14082, %rd14081, %rd14074;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14069, 45;
	shr.b64 	%rhs, %rd14069, 19;
	add.u64 	%rd14083, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14069, 3;
	shr.b64 	%rhs, %rd14069, 61;
	add.u64 	%rd14084, %lhs, %rhs;
	}
	xor.b64  	%rd14085, %rd14083, %rd14084;
	shr.u64 	%rd14086, %rd14069, 6;
	xor.b64  	%rd14087, %rd14085, %rd14086;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13516, 63;
	shr.b64 	%rhs, %rd13516, 1;
	add.u64 	%rd14088, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13516, 56;
	shr.b64 	%rhs, %rd13516, 8;
	add.u64 	%rd14089, %lhs, %rhs;
	}
	xor.b64  	%rd14090, %rd14088, %rd14089;
	shr.u64 	%rd14091, %rd13516, 7;
	xor.b64  	%rd14092, %rd14090, %rd14091;
	add.s64 	%rd14093, %rd14092, %rd13503;
	add.s64 	%rd14094, %rd14093, %rd13620;
	add.s64 	%rd14095, %rd14094, %rd14087;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14082, 45;
	shr.b64 	%rhs, %rd14082, 19;
	add.u64 	%rd14096, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14082, 3;
	shr.b64 	%rhs, %rd14082, 61;
	add.u64 	%rd14097, %lhs, %rhs;
	}
	xor.b64  	%rd14098, %rd14096, %rd14097;
	shr.u64 	%rd14099, %rd14082, 6;
	xor.b64  	%rd14100, %rd14098, %rd14099;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13529, 63;
	shr.b64 	%rhs, %rd13529, 1;
	add.u64 	%rd14101, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13529, 56;
	shr.b64 	%rhs, %rd13529, 8;
	add.u64 	%rd14102, %lhs, %rhs;
	}
	xor.b64  	%rd14103, %rd14101, %rd14102;
	shr.u64 	%rd14104, %rd13529, 7;
	xor.b64  	%rd14105, %rd14103, %rd14104;
	add.s64 	%rd14106, %rd14105, %rd13516;
	add.s64 	%rd14107, %rd14106, %rd14017;
	add.s64 	%rd14108, %rd14107, %rd14100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14095, 45;
	shr.b64 	%rhs, %rd14095, 19;
	add.u64 	%rd14109, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14095, 3;
	shr.b64 	%rhs, %rd14095, 61;
	add.u64 	%rd14110, %lhs, %rhs;
	}
	xor.b64  	%rd14111, %rd14109, %rd14110;
	shr.u64 	%rd14112, %rd14095, 6;
	xor.b64  	%rd14113, %rd14111, %rd14112;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13542, 63;
	shr.b64 	%rhs, %rd13542, 1;
	add.u64 	%rd14114, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13542, 56;
	shr.b64 	%rhs, %rd13542, 8;
	add.u64 	%rd14115, %lhs, %rhs;
	}
	xor.b64  	%rd14116, %rd14114, %rd14115;
	shr.u64 	%rd14117, %rd13542, 7;
	xor.b64  	%rd14118, %rd14116, %rd14117;
	add.s64 	%rd14119, %rd14118, %rd13529;
	add.s64 	%rd14120, %rd14119, %rd14030;
	add.s64 	%rd14121, %rd14120, %rd14113;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14108, 45;
	shr.b64 	%rhs, %rd14108, 19;
	add.u64 	%rd14122, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14108, 3;
	shr.b64 	%rhs, %rd14108, 61;
	add.u64 	%rd14123, %lhs, %rhs;
	}
	xor.b64  	%rd14124, %rd14122, %rd14123;
	shr.u64 	%rd14125, %rd14108, 6;
	xor.b64  	%rd14126, %rd14124, %rd14125;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13555, 63;
	shr.b64 	%rhs, %rd13555, 1;
	add.u64 	%rd14127, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13555, 56;
	shr.b64 	%rhs, %rd13555, 8;
	add.u64 	%rd14128, %lhs, %rhs;
	}
	xor.b64  	%rd14129, %rd14127, %rd14128;
	shr.u64 	%rd14130, %rd13555, 7;
	xor.b64  	%rd14131, %rd14129, %rd14130;
	add.s64 	%rd14132, %rd14131, %rd13542;
	add.s64 	%rd14133, %rd14132, %rd14043;
	add.s64 	%rd14134, %rd14133, %rd14126;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14121, 45;
	shr.b64 	%rhs, %rd14121, 19;
	add.u64 	%rd14135, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14121, 3;
	shr.b64 	%rhs, %rd14121, 61;
	add.u64 	%rd14136, %lhs, %rhs;
	}
	xor.b64  	%rd14137, %rd14135, %rd14136;
	shr.u64 	%rd14138, %rd14121, 6;
	xor.b64  	%rd14139, %rd14137, %rd14138;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13568, 63;
	shr.b64 	%rhs, %rd13568, 1;
	add.u64 	%rd14140, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13568, 56;
	shr.b64 	%rhs, %rd13568, 8;
	add.u64 	%rd14141, %lhs, %rhs;
	}
	xor.b64  	%rd14142, %rd14140, %rd14141;
	shr.u64 	%rd14143, %rd13568, 7;
	xor.b64  	%rd14144, %rd14142, %rd14143;
	add.s64 	%rd14145, %rd14144, %rd13555;
	add.s64 	%rd14146, %rd14145, %rd14056;
	add.s64 	%rd14147, %rd14146, %rd14139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14134, 45;
	shr.b64 	%rhs, %rd14134, 19;
	add.u64 	%rd14148, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14134, 3;
	shr.b64 	%rhs, %rd14134, 61;
	add.u64 	%rd14149, %lhs, %rhs;
	}
	xor.b64  	%rd14150, %rd14148, %rd14149;
	shr.u64 	%rd14151, %rd14134, 6;
	xor.b64  	%rd14152, %rd14150, %rd14151;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13581, 63;
	shr.b64 	%rhs, %rd13581, 1;
	add.u64 	%rd14153, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13581, 56;
	shr.b64 	%rhs, %rd13581, 8;
	add.u64 	%rd14154, %lhs, %rhs;
	}
	xor.b64  	%rd14155, %rd14153, %rd14154;
	shr.u64 	%rd14156, %rd13581, 7;
	xor.b64  	%rd14157, %rd14155, %rd14156;
	add.s64 	%rd14158, %rd14157, %rd13568;
	add.s64 	%rd14159, %rd14158, %rd14069;
	add.s64 	%rd14160, %rd14159, %rd14152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14147, 45;
	shr.b64 	%rhs, %rd14147, 19;
	add.u64 	%rd14161, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14147, 3;
	shr.b64 	%rhs, %rd14147, 61;
	add.u64 	%rd14162, %lhs, %rhs;
	}
	xor.b64  	%rd14163, %rd14161, %rd14162;
	shr.u64 	%rd14164, %rd14147, 6;
	xor.b64  	%rd14165, %rd14163, %rd14164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13594, 63;
	shr.b64 	%rhs, %rd13594, 1;
	add.u64 	%rd14166, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13594, 56;
	shr.b64 	%rhs, %rd13594, 8;
	add.u64 	%rd14167, %lhs, %rhs;
	}
	xor.b64  	%rd14168, %rd14166, %rd14167;
	shr.u64 	%rd14169, %rd13594, 7;
	xor.b64  	%rd14170, %rd14168, %rd14169;
	add.s64 	%rd14171, %rd14170, %rd13581;
	add.s64 	%rd14172, %rd14171, %rd14082;
	add.s64 	%rd14173, %rd14172, %rd14165;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14160, 45;
	shr.b64 	%rhs, %rd14160, 19;
	add.u64 	%rd14174, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14160, 3;
	shr.b64 	%rhs, %rd14160, 61;
	add.u64 	%rd14175, %lhs, %rhs;
	}
	xor.b64  	%rd14176, %rd14174, %rd14175;
	shr.u64 	%rd14177, %rd14160, 6;
	xor.b64  	%rd14178, %rd14176, %rd14177;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13607, 63;
	shr.b64 	%rhs, %rd13607, 1;
	add.u64 	%rd14179, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13607, 56;
	shr.b64 	%rhs, %rd13607, 8;
	add.u64 	%rd14180, %lhs, %rhs;
	}
	xor.b64  	%rd14181, %rd14179, %rd14180;
	shr.u64 	%rd14182, %rd13607, 7;
	xor.b64  	%rd14183, %rd14181, %rd14182;
	add.s64 	%rd14184, %rd14183, %rd13594;
	add.s64 	%rd14185, %rd14184, %rd14095;
	add.s64 	%rd14186, %rd14185, %rd14178;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14173, 45;
	shr.b64 	%rhs, %rd14173, 19;
	add.u64 	%rd14187, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14173, 3;
	shr.b64 	%rhs, %rd14173, 61;
	add.u64 	%rd14188, %lhs, %rhs;
	}
	xor.b64  	%rd14189, %rd14187, %rd14188;
	shr.u64 	%rd14190, %rd14173, 6;
	xor.b64  	%rd14191, %rd14189, %rd14190;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13620, 63;
	shr.b64 	%rhs, %rd13620, 1;
	add.u64 	%rd14192, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13620, 56;
	shr.b64 	%rhs, %rd13620, 8;
	add.u64 	%rd14193, %lhs, %rhs;
	}
	xor.b64  	%rd14194, %rd14192, %rd14193;
	shr.u64 	%rd14195, %rd13620, 7;
	xor.b64  	%rd14196, %rd14194, %rd14195;
	add.s64 	%rd14197, %rd14196, %rd13607;
	add.s64 	%rd14198, %rd14197, %rd14108;
	add.s64 	%rd14199, %rd14198, %rd14191;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14186, 45;
	shr.b64 	%rhs, %rd14186, 19;
	add.u64 	%rd14200, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14186, 3;
	shr.b64 	%rhs, %rd14186, 61;
	add.u64 	%rd14201, %lhs, %rhs;
	}
	xor.b64  	%rd14202, %rd14200, %rd14201;
	shr.u64 	%rd14203, %rd14186, 6;
	xor.b64  	%rd14204, %rd14202, %rd14203;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14017, 63;
	shr.b64 	%rhs, %rd14017, 1;
	add.u64 	%rd14205, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14017, 56;
	shr.b64 	%rhs, %rd14017, 8;
	add.u64 	%rd14206, %lhs, %rhs;
	}
	xor.b64  	%rd14207, %rd14205, %rd14206;
	shr.u64 	%rd14208, %rd14017, 7;
	xor.b64  	%rd14209, %rd14207, %rd14208;
	add.s64 	%rd14210, %rd14209, %rd13620;
	add.s64 	%rd14211, %rd14210, %rd14121;
	add.s64 	%rd14212, %rd14211, %rd14204;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13993, 50;
	shr.b64 	%rhs, %rd13993, 14;
	add.u64 	%rd14213, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13993, 46;
	shr.b64 	%rhs, %rd13993, 18;
	add.u64 	%rd14214, %lhs, %rhs;
	}
	xor.b64  	%rd14215, %rd14213, %rd14214;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd13993, 23;
	shr.b64 	%rhs, %rd13993, 41;
	add.u64 	%rd14216, %lhs, %rhs;
	}
	xor.b64  	%rd14217, %rd14215, %rd14216;
	xor.b64  	%rd14218, %rd13969, %rd13945;
	and.b64  	%rd14219, %rd13993, %rd14218;
	xor.b64  	%rd14220, %rd14219, %rd13945;
	add.s64 	%rd14221, %rd14017, %rd13921;
	add.s64 	%rd14222, %rd14221, %rd14220;
	add.s64 	%rd14223, %rd14222, %rd14217;
	add.s64 	%rd14224, %rd14223, 2861767655752347644;
	add.s64 	%rd14225, %rd14224, %rd13932;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14004, 36;
	shr.b64 	%rhs, %rd14004, 28;
	add.u64 	%rd14226, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14004, 30;
	shr.b64 	%rhs, %rd14004, 34;
	add.u64 	%rd14227, %lhs, %rhs;
	}
	xor.b64  	%rd14228, %rd14226, %rd14227;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14004, 25;
	shr.b64 	%rhs, %rd14004, 39;
	add.u64 	%rd14229, %lhs, %rhs;
	}
	xor.b64  	%rd14230, %rd14228, %rd14229;
	and.b64  	%rd14231, %rd14004, %rd13980;
	xor.b64  	%rd14232, %rd14004, %rd13980;
	and.b64  	%rd14233, %rd14232, %rd13956;
	or.b64  	%rd14234, %rd14233, %rd14231;
	add.s64 	%rd14235, %rd14234, %rd14230;
	add.s64 	%rd14236, %rd14235, %rd14224;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14225, 50;
	shr.b64 	%rhs, %rd14225, 14;
	add.u64 	%rd14237, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14225, 46;
	shr.b64 	%rhs, %rd14225, 18;
	add.u64 	%rd14238, %lhs, %rhs;
	}
	xor.b64  	%rd14239, %rd14237, %rd14238;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14225, 23;
	shr.b64 	%rhs, %rd14225, 41;
	add.u64 	%rd14240, %lhs, %rhs;
	}
	xor.b64  	%rd14241, %rd14239, %rd14240;
	xor.b64  	%rd14242, %rd13993, %rd13969;
	and.b64  	%rd14243, %rd14225, %rd14242;
	xor.b64  	%rd14244, %rd14243, %rd13969;
	add.s64 	%rd14245, %rd14030, %rd13945;
	add.s64 	%rd14246, %rd14245, %rd14244;
	add.s64 	%rd14247, %rd14246, %rd14241;
	add.s64 	%rd14248, %rd14247, 3322285676063803686;
	add.s64 	%rd14249, %rd14248, %rd13956;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14236, 36;
	shr.b64 	%rhs, %rd14236, 28;
	add.u64 	%rd14250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14236, 30;
	shr.b64 	%rhs, %rd14236, 34;
	add.u64 	%rd14251, %lhs, %rhs;
	}
	xor.b64  	%rd14252, %rd14250, %rd14251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14236, 25;
	shr.b64 	%rhs, %rd14236, 39;
	add.u64 	%rd14253, %lhs, %rhs;
	}
	xor.b64  	%rd14254, %rd14252, %rd14253;
	and.b64  	%rd14255, %rd14236, %rd14004;
	xor.b64  	%rd14256, %rd14236, %rd14004;
	and.b64  	%rd14257, %rd14256, %rd13980;
	or.b64  	%rd14258, %rd14257, %rd14255;
	add.s64 	%rd14259, %rd14258, %rd14254;
	add.s64 	%rd14260, %rd14259, %rd14248;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14249, 50;
	shr.b64 	%rhs, %rd14249, 14;
	add.u64 	%rd14261, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14249, 46;
	shr.b64 	%rhs, %rd14249, 18;
	add.u64 	%rd14262, %lhs, %rhs;
	}
	xor.b64  	%rd14263, %rd14261, %rd14262;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14249, 23;
	shr.b64 	%rhs, %rd14249, 41;
	add.u64 	%rd14264, %lhs, %rhs;
	}
	xor.b64  	%rd14265, %rd14263, %rd14264;
	xor.b64  	%rd14266, %rd14225, %rd13993;
	and.b64  	%rd14267, %rd14249, %rd14266;
	xor.b64  	%rd14268, %rd14267, %rd13993;
	add.s64 	%rd14269, %rd14043, %rd13969;
	add.s64 	%rd14270, %rd14269, %rd14268;
	add.s64 	%rd14271, %rd14270, %rd14265;
	add.s64 	%rd14272, %rd14271, 5560940570517711597;
	add.s64 	%rd14273, %rd14272, %rd13980;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14260, 36;
	shr.b64 	%rhs, %rd14260, 28;
	add.u64 	%rd14274, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14260, 30;
	shr.b64 	%rhs, %rd14260, 34;
	add.u64 	%rd14275, %lhs, %rhs;
	}
	xor.b64  	%rd14276, %rd14274, %rd14275;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14260, 25;
	shr.b64 	%rhs, %rd14260, 39;
	add.u64 	%rd14277, %lhs, %rhs;
	}
	xor.b64  	%rd14278, %rd14276, %rd14277;
	and.b64  	%rd14279, %rd14260, %rd14236;
	xor.b64  	%rd14280, %rd14260, %rd14236;
	and.b64  	%rd14281, %rd14280, %rd14004;
	or.b64  	%rd14282, %rd14281, %rd14279;
	add.s64 	%rd14283, %rd14282, %rd14278;
	add.s64 	%rd14284, %rd14283, %rd14272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14273, 50;
	shr.b64 	%rhs, %rd14273, 14;
	add.u64 	%rd14285, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14273, 46;
	shr.b64 	%rhs, %rd14273, 18;
	add.u64 	%rd14286, %lhs, %rhs;
	}
	xor.b64  	%rd14287, %rd14285, %rd14286;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14273, 23;
	shr.b64 	%rhs, %rd14273, 41;
	add.u64 	%rd14288, %lhs, %rhs;
	}
	xor.b64  	%rd14289, %rd14287, %rd14288;
	xor.b64  	%rd14290, %rd14249, %rd14225;
	and.b64  	%rd14291, %rd14273, %rd14290;
	xor.b64  	%rd14292, %rd14291, %rd14225;
	add.s64 	%rd14293, %rd14056, %rd13993;
	add.s64 	%rd14294, %rd14293, %rd14292;
	add.s64 	%rd14295, %rd14294, %rd14289;
	add.s64 	%rd14296, %rd14295, 5996557281743188959;
	add.s64 	%rd14297, %rd14296, %rd14004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14284, 36;
	shr.b64 	%rhs, %rd14284, 28;
	add.u64 	%rd14298, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14284, 30;
	shr.b64 	%rhs, %rd14284, 34;
	add.u64 	%rd14299, %lhs, %rhs;
	}
	xor.b64  	%rd14300, %rd14298, %rd14299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14284, 25;
	shr.b64 	%rhs, %rd14284, 39;
	add.u64 	%rd14301, %lhs, %rhs;
	}
	xor.b64  	%rd14302, %rd14300, %rd14301;
	and.b64  	%rd14303, %rd14284, %rd14260;
	xor.b64  	%rd14304, %rd14284, %rd14260;
	and.b64  	%rd14305, %rd14304, %rd14236;
	or.b64  	%rd14306, %rd14305, %rd14303;
	add.s64 	%rd14307, %rd14306, %rd14302;
	add.s64 	%rd14308, %rd14307, %rd14296;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14297, 50;
	shr.b64 	%rhs, %rd14297, 14;
	add.u64 	%rd14309, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14297, 46;
	shr.b64 	%rhs, %rd14297, 18;
	add.u64 	%rd14310, %lhs, %rhs;
	}
	xor.b64  	%rd14311, %rd14309, %rd14310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14297, 23;
	shr.b64 	%rhs, %rd14297, 41;
	add.u64 	%rd14312, %lhs, %rhs;
	}
	xor.b64  	%rd14313, %rd14311, %rd14312;
	xor.b64  	%rd14314, %rd14273, %rd14249;
	and.b64  	%rd14315, %rd14297, %rd14314;
	xor.b64  	%rd14316, %rd14315, %rd14249;
	add.s64 	%rd14317, %rd14069, %rd14225;
	add.s64 	%rd14318, %rd14317, %rd14316;
	add.s64 	%rd14319, %rd14318, %rd14313;
	add.s64 	%rd14320, %rd14319, 7280758554555802590;
	add.s64 	%rd14321, %rd14320, %rd14236;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14308, 36;
	shr.b64 	%rhs, %rd14308, 28;
	add.u64 	%rd14322, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14308, 30;
	shr.b64 	%rhs, %rd14308, 34;
	add.u64 	%rd14323, %lhs, %rhs;
	}
	xor.b64  	%rd14324, %rd14322, %rd14323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14308, 25;
	shr.b64 	%rhs, %rd14308, 39;
	add.u64 	%rd14325, %lhs, %rhs;
	}
	xor.b64  	%rd14326, %rd14324, %rd14325;
	and.b64  	%rd14327, %rd14308, %rd14284;
	xor.b64  	%rd14328, %rd14308, %rd14284;
	and.b64  	%rd14329, %rd14328, %rd14260;
	or.b64  	%rd14330, %rd14329, %rd14327;
	add.s64 	%rd14331, %rd14330, %rd14326;
	add.s64 	%rd14332, %rd14331, %rd14320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14321, 50;
	shr.b64 	%rhs, %rd14321, 14;
	add.u64 	%rd14333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14321, 46;
	shr.b64 	%rhs, %rd14321, 18;
	add.u64 	%rd14334, %lhs, %rhs;
	}
	xor.b64  	%rd14335, %rd14333, %rd14334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14321, 23;
	shr.b64 	%rhs, %rd14321, 41;
	add.u64 	%rd14336, %lhs, %rhs;
	}
	xor.b64  	%rd14337, %rd14335, %rd14336;
	xor.b64  	%rd14338, %rd14297, %rd14273;
	and.b64  	%rd14339, %rd14321, %rd14338;
	xor.b64  	%rd14340, %rd14339, %rd14273;
	add.s64 	%rd14341, %rd14082, %rd14249;
	add.s64 	%rd14342, %rd14341, %rd14340;
	add.s64 	%rd14343, %rd14342, %rd14337;
	add.s64 	%rd14344, %rd14343, 8532644243296465576;
	add.s64 	%rd14345, %rd14344, %rd14260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14332, 36;
	shr.b64 	%rhs, %rd14332, 28;
	add.u64 	%rd14346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14332, 30;
	shr.b64 	%rhs, %rd14332, 34;
	add.u64 	%rd14347, %lhs, %rhs;
	}
	xor.b64  	%rd14348, %rd14346, %rd14347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14332, 25;
	shr.b64 	%rhs, %rd14332, 39;
	add.u64 	%rd14349, %lhs, %rhs;
	}
	xor.b64  	%rd14350, %rd14348, %rd14349;
	and.b64  	%rd14351, %rd14332, %rd14308;
	xor.b64  	%rd14352, %rd14332, %rd14308;
	and.b64  	%rd14353, %rd14352, %rd14284;
	or.b64  	%rd14354, %rd14353, %rd14351;
	add.s64 	%rd14355, %rd14354, %rd14350;
	add.s64 	%rd14356, %rd14355, %rd14344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14345, 50;
	shr.b64 	%rhs, %rd14345, 14;
	add.u64 	%rd14357, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14345, 46;
	shr.b64 	%rhs, %rd14345, 18;
	add.u64 	%rd14358, %lhs, %rhs;
	}
	xor.b64  	%rd14359, %rd14357, %rd14358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14345, 23;
	shr.b64 	%rhs, %rd14345, 41;
	add.u64 	%rd14360, %lhs, %rhs;
	}
	xor.b64  	%rd14361, %rd14359, %rd14360;
	xor.b64  	%rd14362, %rd14321, %rd14297;
	and.b64  	%rd14363, %rd14345, %rd14362;
	xor.b64  	%rd14364, %rd14363, %rd14297;
	add.s64 	%rd14365, %rd14095, %rd14273;
	add.s64 	%rd14366, %rd14365, %rd14364;
	add.s64 	%rd14367, %rd14366, %rd14361;
	add.s64 	%rd14368, %rd14367, -9096487096722542874;
	add.s64 	%rd14369, %rd14368, %rd14284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14356, 36;
	shr.b64 	%rhs, %rd14356, 28;
	add.u64 	%rd14370, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14356, 30;
	shr.b64 	%rhs, %rd14356, 34;
	add.u64 	%rd14371, %lhs, %rhs;
	}
	xor.b64  	%rd14372, %rd14370, %rd14371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14356, 25;
	shr.b64 	%rhs, %rd14356, 39;
	add.u64 	%rd14373, %lhs, %rhs;
	}
	xor.b64  	%rd14374, %rd14372, %rd14373;
	and.b64  	%rd14375, %rd14356, %rd14332;
	xor.b64  	%rd14376, %rd14356, %rd14332;
	and.b64  	%rd14377, %rd14376, %rd14308;
	or.b64  	%rd14378, %rd14377, %rd14375;
	add.s64 	%rd14379, %rd14378, %rd14374;
	add.s64 	%rd14380, %rd14379, %rd14368;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14369, 50;
	shr.b64 	%rhs, %rd14369, 14;
	add.u64 	%rd14381, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14369, 46;
	shr.b64 	%rhs, %rd14369, 18;
	add.u64 	%rd14382, %lhs, %rhs;
	}
	xor.b64  	%rd14383, %rd14381, %rd14382;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14369, 23;
	shr.b64 	%rhs, %rd14369, 41;
	add.u64 	%rd14384, %lhs, %rhs;
	}
	xor.b64  	%rd14385, %rd14383, %rd14384;
	xor.b64  	%rd14386, %rd14345, %rd14321;
	and.b64  	%rd14387, %rd14369, %rd14386;
	xor.b64  	%rd14388, %rd14387, %rd14321;
	add.s64 	%rd14389, %rd14108, %rd14297;
	add.s64 	%rd14390, %rd14389, %rd14388;
	add.s64 	%rd14391, %rd14390, %rd14385;
	add.s64 	%rd14392, %rd14391, -7894198246740708037;
	add.s64 	%rd14393, %rd14392, %rd14308;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14380, 36;
	shr.b64 	%rhs, %rd14380, 28;
	add.u64 	%rd14394, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14380, 30;
	shr.b64 	%rhs, %rd14380, 34;
	add.u64 	%rd14395, %lhs, %rhs;
	}
	xor.b64  	%rd14396, %rd14394, %rd14395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14380, 25;
	shr.b64 	%rhs, %rd14380, 39;
	add.u64 	%rd14397, %lhs, %rhs;
	}
	xor.b64  	%rd14398, %rd14396, %rd14397;
	and.b64  	%rd14399, %rd14380, %rd14356;
	xor.b64  	%rd14400, %rd14380, %rd14356;
	and.b64  	%rd14401, %rd14400, %rd14332;
	or.b64  	%rd14402, %rd14401, %rd14399;
	add.s64 	%rd14403, %rd14402, %rd14398;
	add.s64 	%rd14404, %rd14403, %rd14392;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14393, 50;
	shr.b64 	%rhs, %rd14393, 14;
	add.u64 	%rd14405, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14393, 46;
	shr.b64 	%rhs, %rd14393, 18;
	add.u64 	%rd14406, %lhs, %rhs;
	}
	xor.b64  	%rd14407, %rd14405, %rd14406;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14393, 23;
	shr.b64 	%rhs, %rd14393, 41;
	add.u64 	%rd14408, %lhs, %rhs;
	}
	xor.b64  	%rd14409, %rd14407, %rd14408;
	xor.b64  	%rd14410, %rd14369, %rd14345;
	and.b64  	%rd14411, %rd14393, %rd14410;
	xor.b64  	%rd14412, %rd14411, %rd14345;
	add.s64 	%rd14413, %rd14121, %rd14321;
	add.s64 	%rd14414, %rd14413, %rd14412;
	add.s64 	%rd14415, %rd14414, %rd14409;
	add.s64 	%rd14416, %rd14415, -6719396339535248540;
	add.s64 	%rd14417, %rd14416, %rd14332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14404, 36;
	shr.b64 	%rhs, %rd14404, 28;
	add.u64 	%rd14418, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14404, 30;
	shr.b64 	%rhs, %rd14404, 34;
	add.u64 	%rd14419, %lhs, %rhs;
	}
	xor.b64  	%rd14420, %rd14418, %rd14419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14404, 25;
	shr.b64 	%rhs, %rd14404, 39;
	add.u64 	%rd14421, %lhs, %rhs;
	}
	xor.b64  	%rd14422, %rd14420, %rd14421;
	and.b64  	%rd14423, %rd14404, %rd14380;
	xor.b64  	%rd14424, %rd14404, %rd14380;
	and.b64  	%rd14425, %rd14424, %rd14356;
	or.b64  	%rd14426, %rd14425, %rd14423;
	add.s64 	%rd14427, %rd14426, %rd14422;
	add.s64 	%rd14428, %rd14427, %rd14416;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14417, 50;
	shr.b64 	%rhs, %rd14417, 14;
	add.u64 	%rd14429, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14417, 46;
	shr.b64 	%rhs, %rd14417, 18;
	add.u64 	%rd14430, %lhs, %rhs;
	}
	xor.b64  	%rd14431, %rd14429, %rd14430;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14417, 23;
	shr.b64 	%rhs, %rd14417, 41;
	add.u64 	%rd14432, %lhs, %rhs;
	}
	xor.b64  	%rd14433, %rd14431, %rd14432;
	xor.b64  	%rd14434, %rd14393, %rd14369;
	and.b64  	%rd14435, %rd14417, %rd14434;
	xor.b64  	%rd14436, %rd14435, %rd14369;
	add.s64 	%rd14437, %rd14134, %rd14345;
	add.s64 	%rd14438, %rd14437, %rd14436;
	add.s64 	%rd14439, %rd14438, %rd14433;
	add.s64 	%rd14440, %rd14439, -6333637450476146687;
	add.s64 	%rd14441, %rd14440, %rd14356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14428, 36;
	shr.b64 	%rhs, %rd14428, 28;
	add.u64 	%rd14442, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14428, 30;
	shr.b64 	%rhs, %rd14428, 34;
	add.u64 	%rd14443, %lhs, %rhs;
	}
	xor.b64  	%rd14444, %rd14442, %rd14443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14428, 25;
	shr.b64 	%rhs, %rd14428, 39;
	add.u64 	%rd14445, %lhs, %rhs;
	}
	xor.b64  	%rd14446, %rd14444, %rd14445;
	and.b64  	%rd14447, %rd14428, %rd14404;
	xor.b64  	%rd14448, %rd14428, %rd14404;
	and.b64  	%rd14449, %rd14448, %rd14380;
	or.b64  	%rd14450, %rd14449, %rd14447;
	add.s64 	%rd14451, %rd14450, %rd14446;
	add.s64 	%rd14452, %rd14451, %rd14440;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14441, 50;
	shr.b64 	%rhs, %rd14441, 14;
	add.u64 	%rd14453, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14441, 46;
	shr.b64 	%rhs, %rd14441, 18;
	add.u64 	%rd14454, %lhs, %rhs;
	}
	xor.b64  	%rd14455, %rd14453, %rd14454;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14441, 23;
	shr.b64 	%rhs, %rd14441, 41;
	add.u64 	%rd14456, %lhs, %rhs;
	}
	xor.b64  	%rd14457, %rd14455, %rd14456;
	xor.b64  	%rd14458, %rd14417, %rd14393;
	and.b64  	%rd14459, %rd14441, %rd14458;
	xor.b64  	%rd14460, %rd14459, %rd14393;
	add.s64 	%rd14461, %rd14147, %rd14369;
	add.s64 	%rd14462, %rd14461, %rd14460;
	add.s64 	%rd14463, %rd14462, %rd14457;
	add.s64 	%rd14464, %rd14463, -4446306890439682159;
	add.s64 	%rd14465, %rd14464, %rd14380;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14452, 36;
	shr.b64 	%rhs, %rd14452, 28;
	add.u64 	%rd14466, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14452, 30;
	shr.b64 	%rhs, %rd14452, 34;
	add.u64 	%rd14467, %lhs, %rhs;
	}
	xor.b64  	%rd14468, %rd14466, %rd14467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14452, 25;
	shr.b64 	%rhs, %rd14452, 39;
	add.u64 	%rd14469, %lhs, %rhs;
	}
	xor.b64  	%rd14470, %rd14468, %rd14469;
	and.b64  	%rd14471, %rd14452, %rd14428;
	xor.b64  	%rd14472, %rd14452, %rd14428;
	and.b64  	%rd14473, %rd14472, %rd14404;
	or.b64  	%rd14474, %rd14473, %rd14471;
	add.s64 	%rd14475, %rd14474, %rd14470;
	add.s64 	%rd14476, %rd14475, %rd14464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14465, 50;
	shr.b64 	%rhs, %rd14465, 14;
	add.u64 	%rd14477, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14465, 46;
	shr.b64 	%rhs, %rd14465, 18;
	add.u64 	%rd14478, %lhs, %rhs;
	}
	xor.b64  	%rd14479, %rd14477, %rd14478;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14465, 23;
	shr.b64 	%rhs, %rd14465, 41;
	add.u64 	%rd14480, %lhs, %rhs;
	}
	xor.b64  	%rd14481, %rd14479, %rd14480;
	xor.b64  	%rd14482, %rd14441, %rd14417;
	and.b64  	%rd14483, %rd14465, %rd14482;
	xor.b64  	%rd14484, %rd14483, %rd14417;
	add.s64 	%rd14485, %rd14160, %rd14393;
	add.s64 	%rd14486, %rd14485, %rd14484;
	add.s64 	%rd14487, %rd14486, %rd14481;
	add.s64 	%rd14488, %rd14487, -4076793802049405392;
	add.s64 	%rd14489, %rd14488, %rd14404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14476, 36;
	shr.b64 	%rhs, %rd14476, 28;
	add.u64 	%rd14490, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14476, 30;
	shr.b64 	%rhs, %rd14476, 34;
	add.u64 	%rd14491, %lhs, %rhs;
	}
	xor.b64  	%rd14492, %rd14490, %rd14491;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14476, 25;
	shr.b64 	%rhs, %rd14476, 39;
	add.u64 	%rd14493, %lhs, %rhs;
	}
	xor.b64  	%rd14494, %rd14492, %rd14493;
	and.b64  	%rd14495, %rd14476, %rd14452;
	xor.b64  	%rd14496, %rd14476, %rd14452;
	and.b64  	%rd14497, %rd14496, %rd14428;
	or.b64  	%rd14498, %rd14497, %rd14495;
	add.s64 	%rd14499, %rd14498, %rd14494;
	add.s64 	%rd14500, %rd14499, %rd14488;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14489, 50;
	shr.b64 	%rhs, %rd14489, 14;
	add.u64 	%rd14501, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14489, 46;
	shr.b64 	%rhs, %rd14489, 18;
	add.u64 	%rd14502, %lhs, %rhs;
	}
	xor.b64  	%rd14503, %rd14501, %rd14502;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14489, 23;
	shr.b64 	%rhs, %rd14489, 41;
	add.u64 	%rd14504, %lhs, %rhs;
	}
	xor.b64  	%rd14505, %rd14503, %rd14504;
	xor.b64  	%rd14506, %rd14465, %rd14441;
	and.b64  	%rd14507, %rd14489, %rd14506;
	xor.b64  	%rd14508, %rd14507, %rd14441;
	add.s64 	%rd14509, %rd14173, %rd14417;
	add.s64 	%rd14510, %rd14509, %rd14508;
	add.s64 	%rd14511, %rd14510, %rd14505;
	add.s64 	%rd14512, %rd14511, -3345356375505022440;
	add.s64 	%rd14513, %rd14512, %rd14428;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14500, 36;
	shr.b64 	%rhs, %rd14500, 28;
	add.u64 	%rd14514, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14500, 30;
	shr.b64 	%rhs, %rd14500, 34;
	add.u64 	%rd14515, %lhs, %rhs;
	}
	xor.b64  	%rd14516, %rd14514, %rd14515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14500, 25;
	shr.b64 	%rhs, %rd14500, 39;
	add.u64 	%rd14517, %lhs, %rhs;
	}
	xor.b64  	%rd14518, %rd14516, %rd14517;
	and.b64  	%rd14519, %rd14500, %rd14476;
	xor.b64  	%rd14520, %rd14500, %rd14476;
	and.b64  	%rd14521, %rd14520, %rd14452;
	or.b64  	%rd14522, %rd14521, %rd14519;
	add.s64 	%rd14523, %rd14522, %rd14518;
	add.s64 	%rd14524, %rd14523, %rd14512;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14513, 50;
	shr.b64 	%rhs, %rd14513, 14;
	add.u64 	%rd14525, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14513, 46;
	shr.b64 	%rhs, %rd14513, 18;
	add.u64 	%rd14526, %lhs, %rhs;
	}
	xor.b64  	%rd14527, %rd14525, %rd14526;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14513, 23;
	shr.b64 	%rhs, %rd14513, 41;
	add.u64 	%rd14528, %lhs, %rhs;
	}
	xor.b64  	%rd14529, %rd14527, %rd14528;
	xor.b64  	%rd14530, %rd14489, %rd14465;
	and.b64  	%rd14531, %rd14513, %rd14530;
	xor.b64  	%rd14532, %rd14531, %rd14465;
	add.s64 	%rd14533, %rd14186, %rd14441;
	add.s64 	%rd14534, %rd14533, %rd14532;
	add.s64 	%rd14535, %rd14534, %rd14529;
	add.s64 	%rd14536, %rd14535, -2983346525034927856;
	add.s64 	%rd14537, %rd14536, %rd14452;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14524, 36;
	shr.b64 	%rhs, %rd14524, 28;
	add.u64 	%rd14538, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14524, 30;
	shr.b64 	%rhs, %rd14524, 34;
	add.u64 	%rd14539, %lhs, %rhs;
	}
	xor.b64  	%rd14540, %rd14538, %rd14539;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14524, 25;
	shr.b64 	%rhs, %rd14524, 39;
	add.u64 	%rd14541, %lhs, %rhs;
	}
	xor.b64  	%rd14542, %rd14540, %rd14541;
	and.b64  	%rd14543, %rd14524, %rd14500;
	xor.b64  	%rd14544, %rd14524, %rd14500;
	and.b64  	%rd14545, %rd14544, %rd14476;
	or.b64  	%rd14546, %rd14545, %rd14543;
	add.s64 	%rd14547, %rd14546, %rd14542;
	add.s64 	%rd14548, %rd14547, %rd14536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14537, 50;
	shr.b64 	%rhs, %rd14537, 14;
	add.u64 	%rd14549, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14537, 46;
	shr.b64 	%rhs, %rd14537, 18;
	add.u64 	%rd14550, %lhs, %rhs;
	}
	xor.b64  	%rd14551, %rd14549, %rd14550;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14537, 23;
	shr.b64 	%rhs, %rd14537, 41;
	add.u64 	%rd14552, %lhs, %rhs;
	}
	xor.b64  	%rd14553, %rd14551, %rd14552;
	xor.b64  	%rd14554, %rd14513, %rd14489;
	and.b64  	%rd14555, %rd14537, %rd14554;
	xor.b64  	%rd14556, %rd14555, %rd14489;
	add.s64 	%rd14557, %rd14199, %rd14465;
	add.s64 	%rd14558, %rd14557, %rd14556;
	add.s64 	%rd14559, %rd14558, %rd14553;
	add.s64 	%rd14560, %rd14559, -860691631967231958;
	add.s64 	%rd14561, %rd14560, %rd14476;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14548, 36;
	shr.b64 	%rhs, %rd14548, 28;
	add.u64 	%rd14562, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14548, 30;
	shr.b64 	%rhs, %rd14548, 34;
	add.u64 	%rd14563, %lhs, %rhs;
	}
	xor.b64  	%rd14564, %rd14562, %rd14563;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14548, 25;
	shr.b64 	%rhs, %rd14548, 39;
	add.u64 	%rd14565, %lhs, %rhs;
	}
	xor.b64  	%rd14566, %rd14564, %rd14565;
	and.b64  	%rd14567, %rd14548, %rd14524;
	xor.b64  	%rd14568, %rd14548, %rd14524;
	and.b64  	%rd14569, %rd14568, %rd14500;
	or.b64  	%rd14570, %rd14569, %rd14567;
	add.s64 	%rd14571, %rd14570, %rd14566;
	add.s64 	%rd14572, %rd14571, %rd14560;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14561, 50;
	shr.b64 	%rhs, %rd14561, 14;
	add.u64 	%rd14573, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14561, 46;
	shr.b64 	%rhs, %rd14561, 18;
	add.u64 	%rd14574, %lhs, %rhs;
	}
	xor.b64  	%rd14575, %rd14573, %rd14574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14561, 23;
	shr.b64 	%rhs, %rd14561, 41;
	add.u64 	%rd14576, %lhs, %rhs;
	}
	xor.b64  	%rd14577, %rd14575, %rd14576;
	xor.b64  	%rd14578, %rd14537, %rd14513;
	and.b64  	%rd14579, %rd14561, %rd14578;
	xor.b64  	%rd14580, %rd14579, %rd14513;
	add.s64 	%rd14581, %rd14212, %rd14489;
	add.s64 	%rd14582, %rd14581, %rd14580;
	add.s64 	%rd14583, %rd14582, %rd14577;
	add.s64 	%rd14584, %rd14583, 1182934255886127544;
	add.s64 	%rd14585, %rd14584, %rd14500;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14572, 36;
	shr.b64 	%rhs, %rd14572, 28;
	add.u64 	%rd14586, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14572, 30;
	shr.b64 	%rhs, %rd14572, 34;
	add.u64 	%rd14587, %lhs, %rhs;
	}
	xor.b64  	%rd14588, %rd14586, %rd14587;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14572, 25;
	shr.b64 	%rhs, %rd14572, 39;
	add.u64 	%rd14589, %lhs, %rhs;
	}
	xor.b64  	%rd14590, %rd14588, %rd14589;
	and.b64  	%rd14591, %rd14572, %rd14548;
	xor.b64  	%rd14592, %rd14572, %rd14548;
	and.b64  	%rd14593, %rd14592, %rd14524;
	or.b64  	%rd14594, %rd14593, %rd14591;
	add.s64 	%rd14595, %rd14594, %rd14590;
	add.s64 	%rd14596, %rd14595, %rd14584;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14199, 45;
	shr.b64 	%rhs, %rd14199, 19;
	add.u64 	%rd14597, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14199, 3;
	shr.b64 	%rhs, %rd14199, 61;
	add.u64 	%rd14598, %lhs, %rhs;
	}
	xor.b64  	%rd14599, %rd14597, %rd14598;
	shr.u64 	%rd14600, %rd14199, 6;
	xor.b64  	%rd14601, %rd14599, %rd14600;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14030, 63;
	shr.b64 	%rhs, %rd14030, 1;
	add.u64 	%rd14602, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14030, 56;
	shr.b64 	%rhs, %rd14030, 8;
	add.u64 	%rd14603, %lhs, %rhs;
	}
	xor.b64  	%rd14604, %rd14602, %rd14603;
	shr.u64 	%rd14605, %rd14030, 7;
	xor.b64  	%rd14606, %rd14604, %rd14605;
	add.s64 	%rd14607, %rd14606, %rd14017;
	add.s64 	%rd14608, %rd14607, %rd14134;
	add.s64 	%rd14609, %rd14608, %rd14601;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14212, 45;
	shr.b64 	%rhs, %rd14212, 19;
	add.u64 	%rd14610, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14212, 3;
	shr.b64 	%rhs, %rd14212, 61;
	add.u64 	%rd14611, %lhs, %rhs;
	}
	xor.b64  	%rd14612, %rd14610, %rd14611;
	shr.u64 	%rd14613, %rd14212, 6;
	xor.b64  	%rd14614, %rd14612, %rd14613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14043, 63;
	shr.b64 	%rhs, %rd14043, 1;
	add.u64 	%rd14615, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14043, 56;
	shr.b64 	%rhs, %rd14043, 8;
	add.u64 	%rd14616, %lhs, %rhs;
	}
	xor.b64  	%rd14617, %rd14615, %rd14616;
	shr.u64 	%rd14618, %rd14043, 7;
	xor.b64  	%rd14619, %rd14617, %rd14618;
	add.s64 	%rd14620, %rd14619, %rd14030;
	add.s64 	%rd14621, %rd14620, %rd14147;
	add.s64 	%rd14622, %rd14621, %rd14614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14609, 45;
	shr.b64 	%rhs, %rd14609, 19;
	add.u64 	%rd14623, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14609, 3;
	shr.b64 	%rhs, %rd14609, 61;
	add.u64 	%rd14624, %lhs, %rhs;
	}
	xor.b64  	%rd14625, %rd14623, %rd14624;
	shr.u64 	%rd14626, %rd14609, 6;
	xor.b64  	%rd14627, %rd14625, %rd14626;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14056, 63;
	shr.b64 	%rhs, %rd14056, 1;
	add.u64 	%rd14628, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14056, 56;
	shr.b64 	%rhs, %rd14056, 8;
	add.u64 	%rd14629, %lhs, %rhs;
	}
	xor.b64  	%rd14630, %rd14628, %rd14629;
	shr.u64 	%rd14631, %rd14056, 7;
	xor.b64  	%rd14632, %rd14630, %rd14631;
	add.s64 	%rd14633, %rd14632, %rd14043;
	add.s64 	%rd14634, %rd14633, %rd14160;
	add.s64 	%rd14635, %rd14634, %rd14627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14622, 45;
	shr.b64 	%rhs, %rd14622, 19;
	add.u64 	%rd14636, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14622, 3;
	shr.b64 	%rhs, %rd14622, 61;
	add.u64 	%rd14637, %lhs, %rhs;
	}
	xor.b64  	%rd14638, %rd14636, %rd14637;
	shr.u64 	%rd14639, %rd14622, 6;
	xor.b64  	%rd14640, %rd14638, %rd14639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14069, 63;
	shr.b64 	%rhs, %rd14069, 1;
	add.u64 	%rd14641, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14069, 56;
	shr.b64 	%rhs, %rd14069, 8;
	add.u64 	%rd14642, %lhs, %rhs;
	}
	xor.b64  	%rd14643, %rd14641, %rd14642;
	shr.u64 	%rd14644, %rd14069, 7;
	xor.b64  	%rd14645, %rd14643, %rd14644;
	add.s64 	%rd14646, %rd14645, %rd14056;
	add.s64 	%rd14647, %rd14646, %rd14173;
	add.s64 	%rd14648, %rd14647, %rd14640;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14635, 45;
	shr.b64 	%rhs, %rd14635, 19;
	add.u64 	%rd14649, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14635, 3;
	shr.b64 	%rhs, %rd14635, 61;
	add.u64 	%rd14650, %lhs, %rhs;
	}
	xor.b64  	%rd14651, %rd14649, %rd14650;
	shr.u64 	%rd14652, %rd14635, 6;
	xor.b64  	%rd14653, %rd14651, %rd14652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14082, 63;
	shr.b64 	%rhs, %rd14082, 1;
	add.u64 	%rd14654, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14082, 56;
	shr.b64 	%rhs, %rd14082, 8;
	add.u64 	%rd14655, %lhs, %rhs;
	}
	xor.b64  	%rd14656, %rd14654, %rd14655;
	shr.u64 	%rd14657, %rd14082, 7;
	xor.b64  	%rd14658, %rd14656, %rd14657;
	add.s64 	%rd14659, %rd14658, %rd14069;
	add.s64 	%rd14660, %rd14659, %rd14186;
	add.s64 	%rd14661, %rd14660, %rd14653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14648, 45;
	shr.b64 	%rhs, %rd14648, 19;
	add.u64 	%rd14662, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14648, 3;
	shr.b64 	%rhs, %rd14648, 61;
	add.u64 	%rd14663, %lhs, %rhs;
	}
	xor.b64  	%rd14664, %rd14662, %rd14663;
	shr.u64 	%rd14665, %rd14648, 6;
	xor.b64  	%rd14666, %rd14664, %rd14665;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14095, 63;
	shr.b64 	%rhs, %rd14095, 1;
	add.u64 	%rd14667, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14095, 56;
	shr.b64 	%rhs, %rd14095, 8;
	add.u64 	%rd14668, %lhs, %rhs;
	}
	xor.b64  	%rd14669, %rd14667, %rd14668;
	shr.u64 	%rd14670, %rd14095, 7;
	xor.b64  	%rd14671, %rd14669, %rd14670;
	add.s64 	%rd14672, %rd14671, %rd14082;
	add.s64 	%rd14673, %rd14672, %rd14199;
	add.s64 	%rd14674, %rd14673, %rd14666;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14661, 45;
	shr.b64 	%rhs, %rd14661, 19;
	add.u64 	%rd14675, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14661, 3;
	shr.b64 	%rhs, %rd14661, 61;
	add.u64 	%rd14676, %lhs, %rhs;
	}
	xor.b64  	%rd14677, %rd14675, %rd14676;
	shr.u64 	%rd14678, %rd14661, 6;
	xor.b64  	%rd14679, %rd14677, %rd14678;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14108, 63;
	shr.b64 	%rhs, %rd14108, 1;
	add.u64 	%rd14680, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14108, 56;
	shr.b64 	%rhs, %rd14108, 8;
	add.u64 	%rd14681, %lhs, %rhs;
	}
	xor.b64  	%rd14682, %rd14680, %rd14681;
	shr.u64 	%rd14683, %rd14108, 7;
	xor.b64  	%rd14684, %rd14682, %rd14683;
	add.s64 	%rd14685, %rd14684, %rd14095;
	add.s64 	%rd14686, %rd14685, %rd14212;
	add.s64 	%rd14687, %rd14686, %rd14679;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14674, 45;
	shr.b64 	%rhs, %rd14674, 19;
	add.u64 	%rd14688, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14674, 3;
	shr.b64 	%rhs, %rd14674, 61;
	add.u64 	%rd14689, %lhs, %rhs;
	}
	xor.b64  	%rd14690, %rd14688, %rd14689;
	shr.u64 	%rd14691, %rd14674, 6;
	xor.b64  	%rd14692, %rd14690, %rd14691;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14121, 63;
	shr.b64 	%rhs, %rd14121, 1;
	add.u64 	%rd14693, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14121, 56;
	shr.b64 	%rhs, %rd14121, 8;
	add.u64 	%rd14694, %lhs, %rhs;
	}
	xor.b64  	%rd14695, %rd14693, %rd14694;
	shr.u64 	%rd14696, %rd14121, 7;
	xor.b64  	%rd14697, %rd14695, %rd14696;
	add.s64 	%rd14698, %rd14697, %rd14108;
	add.s64 	%rd14699, %rd14698, %rd14609;
	add.s64 	%rd14700, %rd14699, %rd14692;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14687, 45;
	shr.b64 	%rhs, %rd14687, 19;
	add.u64 	%rd14701, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14687, 3;
	shr.b64 	%rhs, %rd14687, 61;
	add.u64 	%rd14702, %lhs, %rhs;
	}
	xor.b64  	%rd14703, %rd14701, %rd14702;
	shr.u64 	%rd14704, %rd14687, 6;
	xor.b64  	%rd14705, %rd14703, %rd14704;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14134, 63;
	shr.b64 	%rhs, %rd14134, 1;
	add.u64 	%rd14706, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14134, 56;
	shr.b64 	%rhs, %rd14134, 8;
	add.u64 	%rd14707, %lhs, %rhs;
	}
	xor.b64  	%rd14708, %rd14706, %rd14707;
	shr.u64 	%rd14709, %rd14134, 7;
	xor.b64  	%rd14710, %rd14708, %rd14709;
	add.s64 	%rd14711, %rd14710, %rd14121;
	add.s64 	%rd14712, %rd14711, %rd14622;
	add.s64 	%rd14713, %rd14712, %rd14705;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14700, 45;
	shr.b64 	%rhs, %rd14700, 19;
	add.u64 	%rd14714, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14700, 3;
	shr.b64 	%rhs, %rd14700, 61;
	add.u64 	%rd14715, %lhs, %rhs;
	}
	xor.b64  	%rd14716, %rd14714, %rd14715;
	shr.u64 	%rd14717, %rd14700, 6;
	xor.b64  	%rd14718, %rd14716, %rd14717;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14147, 63;
	shr.b64 	%rhs, %rd14147, 1;
	add.u64 	%rd14719, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14147, 56;
	shr.b64 	%rhs, %rd14147, 8;
	add.u64 	%rd14720, %lhs, %rhs;
	}
	xor.b64  	%rd14721, %rd14719, %rd14720;
	shr.u64 	%rd14722, %rd14147, 7;
	xor.b64  	%rd14723, %rd14721, %rd14722;
	add.s64 	%rd14724, %rd14723, %rd14134;
	add.s64 	%rd14725, %rd14724, %rd14635;
	add.s64 	%rd14726, %rd14725, %rd14718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14713, 45;
	shr.b64 	%rhs, %rd14713, 19;
	add.u64 	%rd14727, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14713, 3;
	shr.b64 	%rhs, %rd14713, 61;
	add.u64 	%rd14728, %lhs, %rhs;
	}
	xor.b64  	%rd14729, %rd14727, %rd14728;
	shr.u64 	%rd14730, %rd14713, 6;
	xor.b64  	%rd14731, %rd14729, %rd14730;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14160, 63;
	shr.b64 	%rhs, %rd14160, 1;
	add.u64 	%rd14732, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14160, 56;
	shr.b64 	%rhs, %rd14160, 8;
	add.u64 	%rd14733, %lhs, %rhs;
	}
	xor.b64  	%rd14734, %rd14732, %rd14733;
	shr.u64 	%rd14735, %rd14160, 7;
	xor.b64  	%rd14736, %rd14734, %rd14735;
	add.s64 	%rd14737, %rd14736, %rd14147;
	add.s64 	%rd14738, %rd14737, %rd14648;
	add.s64 	%rd14739, %rd14738, %rd14731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14726, 45;
	shr.b64 	%rhs, %rd14726, 19;
	add.u64 	%rd14740, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14726, 3;
	shr.b64 	%rhs, %rd14726, 61;
	add.u64 	%rd14741, %lhs, %rhs;
	}
	xor.b64  	%rd14742, %rd14740, %rd14741;
	shr.u64 	%rd14743, %rd14726, 6;
	xor.b64  	%rd14744, %rd14742, %rd14743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14173, 63;
	shr.b64 	%rhs, %rd14173, 1;
	add.u64 	%rd14745, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14173, 56;
	shr.b64 	%rhs, %rd14173, 8;
	add.u64 	%rd14746, %lhs, %rhs;
	}
	xor.b64  	%rd14747, %rd14745, %rd14746;
	shr.u64 	%rd14748, %rd14173, 7;
	xor.b64  	%rd14749, %rd14747, %rd14748;
	add.s64 	%rd14750, %rd14749, %rd14160;
	add.s64 	%rd14751, %rd14750, %rd14661;
	add.s64 	%rd14752, %rd14751, %rd14744;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14739, 45;
	shr.b64 	%rhs, %rd14739, 19;
	add.u64 	%rd14753, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14739, 3;
	shr.b64 	%rhs, %rd14739, 61;
	add.u64 	%rd14754, %lhs, %rhs;
	}
	xor.b64  	%rd14755, %rd14753, %rd14754;
	shr.u64 	%rd14756, %rd14739, 6;
	xor.b64  	%rd14757, %rd14755, %rd14756;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14186, 63;
	shr.b64 	%rhs, %rd14186, 1;
	add.u64 	%rd14758, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14186, 56;
	shr.b64 	%rhs, %rd14186, 8;
	add.u64 	%rd14759, %lhs, %rhs;
	}
	xor.b64  	%rd14760, %rd14758, %rd14759;
	shr.u64 	%rd14761, %rd14186, 7;
	xor.b64  	%rd14762, %rd14760, %rd14761;
	add.s64 	%rd14763, %rd14762, %rd14173;
	add.s64 	%rd14764, %rd14763, %rd14674;
	add.s64 	%rd14765, %rd14764, %rd14757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14752, 45;
	shr.b64 	%rhs, %rd14752, 19;
	add.u64 	%rd14766, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14752, 3;
	shr.b64 	%rhs, %rd14752, 61;
	add.u64 	%rd14767, %lhs, %rhs;
	}
	xor.b64  	%rd14768, %rd14766, %rd14767;
	shr.u64 	%rd14769, %rd14752, 6;
	xor.b64  	%rd14770, %rd14768, %rd14769;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14199, 63;
	shr.b64 	%rhs, %rd14199, 1;
	add.u64 	%rd14771, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14199, 56;
	shr.b64 	%rhs, %rd14199, 8;
	add.u64 	%rd14772, %lhs, %rhs;
	}
	xor.b64  	%rd14773, %rd14771, %rd14772;
	shr.u64 	%rd14774, %rd14199, 7;
	xor.b64  	%rd14775, %rd14773, %rd14774;
	add.s64 	%rd14776, %rd14775, %rd14186;
	add.s64 	%rd14777, %rd14776, %rd14687;
	add.s64 	%rd14778, %rd14777, %rd14770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14765, 45;
	shr.b64 	%rhs, %rd14765, 19;
	add.u64 	%rd14779, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14765, 3;
	shr.b64 	%rhs, %rd14765, 61;
	add.u64 	%rd14780, %lhs, %rhs;
	}
	xor.b64  	%rd14781, %rd14779, %rd14780;
	shr.u64 	%rd14782, %rd14765, 6;
	xor.b64  	%rd14783, %rd14781, %rd14782;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14212, 63;
	shr.b64 	%rhs, %rd14212, 1;
	add.u64 	%rd14784, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14212, 56;
	shr.b64 	%rhs, %rd14212, 8;
	add.u64 	%rd14785, %lhs, %rhs;
	}
	xor.b64  	%rd14786, %rd14784, %rd14785;
	shr.u64 	%rd14787, %rd14212, 7;
	xor.b64  	%rd14788, %rd14786, %rd14787;
	add.s64 	%rd14789, %rd14788, %rd14199;
	add.s64 	%rd14790, %rd14789, %rd14700;
	add.s64 	%rd14791, %rd14790, %rd14783;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14778, 45;
	shr.b64 	%rhs, %rd14778, 19;
	add.u64 	%rd14792, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14778, 3;
	shr.b64 	%rhs, %rd14778, 61;
	add.u64 	%rd14793, %lhs, %rhs;
	}
	xor.b64  	%rd14794, %rd14792, %rd14793;
	shr.u64 	%rd14795, %rd14778, 6;
	xor.b64  	%rd14796, %rd14794, %rd14795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14609, 63;
	shr.b64 	%rhs, %rd14609, 1;
	add.u64 	%rd14797, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14609, 56;
	shr.b64 	%rhs, %rd14609, 8;
	add.u64 	%rd14798, %lhs, %rhs;
	}
	xor.b64  	%rd14799, %rd14797, %rd14798;
	shr.u64 	%rd14800, %rd14609, 7;
	xor.b64  	%rd14801, %rd14799, %rd14800;
	add.s64 	%rd14802, %rd14801, %rd14212;
	add.s64 	%rd14803, %rd14802, %rd14713;
	add.s64 	%rd14804, %rd14803, %rd14796;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14585, 50;
	shr.b64 	%rhs, %rd14585, 14;
	add.u64 	%rd14805, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14585, 46;
	shr.b64 	%rhs, %rd14585, 18;
	add.u64 	%rd14806, %lhs, %rhs;
	}
	xor.b64  	%rd14807, %rd14805, %rd14806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14585, 23;
	shr.b64 	%rhs, %rd14585, 41;
	add.u64 	%rd14808, %lhs, %rhs;
	}
	xor.b64  	%rd14809, %rd14807, %rd14808;
	xor.b64  	%rd14810, %rd14561, %rd14537;
	and.b64  	%rd14811, %rd14585, %rd14810;
	xor.b64  	%rd14812, %rd14811, %rd14537;
	add.s64 	%rd14813, %rd14609, %rd14513;
	add.s64 	%rd14814, %rd14813, %rd14812;
	add.s64 	%rd14815, %rd14814, %rd14809;
	add.s64 	%rd14816, %rd14815, 1847814050463011016;
	add.s64 	%rd14817, %rd14816, %rd14524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14596, 36;
	shr.b64 	%rhs, %rd14596, 28;
	add.u64 	%rd14818, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14596, 30;
	shr.b64 	%rhs, %rd14596, 34;
	add.u64 	%rd14819, %lhs, %rhs;
	}
	xor.b64  	%rd14820, %rd14818, %rd14819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14596, 25;
	shr.b64 	%rhs, %rd14596, 39;
	add.u64 	%rd14821, %lhs, %rhs;
	}
	xor.b64  	%rd14822, %rd14820, %rd14821;
	and.b64  	%rd14823, %rd14596, %rd14572;
	xor.b64  	%rd14824, %rd14596, %rd14572;
	and.b64  	%rd14825, %rd14824, %rd14548;
	or.b64  	%rd14826, %rd14825, %rd14823;
	add.s64 	%rd14827, %rd14826, %rd14822;
	add.s64 	%rd14828, %rd14827, %rd14816;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14817, 50;
	shr.b64 	%rhs, %rd14817, 14;
	add.u64 	%rd14829, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14817, 46;
	shr.b64 	%rhs, %rd14817, 18;
	add.u64 	%rd14830, %lhs, %rhs;
	}
	xor.b64  	%rd14831, %rd14829, %rd14830;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14817, 23;
	shr.b64 	%rhs, %rd14817, 41;
	add.u64 	%rd14832, %lhs, %rhs;
	}
	xor.b64  	%rd14833, %rd14831, %rd14832;
	xor.b64  	%rd14834, %rd14585, %rd14561;
	and.b64  	%rd14835, %rd14817, %rd14834;
	xor.b64  	%rd14836, %rd14835, %rd14561;
	add.s64 	%rd14837, %rd14622, %rd14537;
	add.s64 	%rd14838, %rd14837, %rd14836;
	add.s64 	%rd14839, %rd14838, %rd14833;
	add.s64 	%rd14840, %rd14839, 2177327727835720531;
	add.s64 	%rd14841, %rd14840, %rd14548;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14828, 36;
	shr.b64 	%rhs, %rd14828, 28;
	add.u64 	%rd14842, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14828, 30;
	shr.b64 	%rhs, %rd14828, 34;
	add.u64 	%rd14843, %lhs, %rhs;
	}
	xor.b64  	%rd14844, %rd14842, %rd14843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14828, 25;
	shr.b64 	%rhs, %rd14828, 39;
	add.u64 	%rd14845, %lhs, %rhs;
	}
	xor.b64  	%rd14846, %rd14844, %rd14845;
	and.b64  	%rd14847, %rd14828, %rd14596;
	xor.b64  	%rd14848, %rd14828, %rd14596;
	and.b64  	%rd14849, %rd14848, %rd14572;
	or.b64  	%rd14850, %rd14849, %rd14847;
	add.s64 	%rd14851, %rd14850, %rd14846;
	add.s64 	%rd14852, %rd14851, %rd14840;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14841, 50;
	shr.b64 	%rhs, %rd14841, 14;
	add.u64 	%rd14853, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14841, 46;
	shr.b64 	%rhs, %rd14841, 18;
	add.u64 	%rd14854, %lhs, %rhs;
	}
	xor.b64  	%rd14855, %rd14853, %rd14854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14841, 23;
	shr.b64 	%rhs, %rd14841, 41;
	add.u64 	%rd14856, %lhs, %rhs;
	}
	xor.b64  	%rd14857, %rd14855, %rd14856;
	xor.b64  	%rd14858, %rd14817, %rd14585;
	and.b64  	%rd14859, %rd14841, %rd14858;
	xor.b64  	%rd14860, %rd14859, %rd14585;
	add.s64 	%rd14861, %rd14635, %rd14561;
	add.s64 	%rd14862, %rd14861, %rd14860;
	add.s64 	%rd14863, %rd14862, %rd14857;
	add.s64 	%rd14864, %rd14863, 2830643537854262169;
	add.s64 	%rd14865, %rd14864, %rd14572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14852, 36;
	shr.b64 	%rhs, %rd14852, 28;
	add.u64 	%rd14866, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14852, 30;
	shr.b64 	%rhs, %rd14852, 34;
	add.u64 	%rd14867, %lhs, %rhs;
	}
	xor.b64  	%rd14868, %rd14866, %rd14867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14852, 25;
	shr.b64 	%rhs, %rd14852, 39;
	add.u64 	%rd14869, %lhs, %rhs;
	}
	xor.b64  	%rd14870, %rd14868, %rd14869;
	and.b64  	%rd14871, %rd14852, %rd14828;
	xor.b64  	%rd14872, %rd14852, %rd14828;
	and.b64  	%rd14873, %rd14872, %rd14596;
	or.b64  	%rd14874, %rd14873, %rd14871;
	add.s64 	%rd14875, %rd14874, %rd14870;
	add.s64 	%rd14876, %rd14875, %rd14864;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14865, 50;
	shr.b64 	%rhs, %rd14865, 14;
	add.u64 	%rd14877, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14865, 46;
	shr.b64 	%rhs, %rd14865, 18;
	add.u64 	%rd14878, %lhs, %rhs;
	}
	xor.b64  	%rd14879, %rd14877, %rd14878;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14865, 23;
	shr.b64 	%rhs, %rd14865, 41;
	add.u64 	%rd14880, %lhs, %rhs;
	}
	xor.b64  	%rd14881, %rd14879, %rd14880;
	xor.b64  	%rd14882, %rd14841, %rd14817;
	and.b64  	%rd14883, %rd14865, %rd14882;
	xor.b64  	%rd14884, %rd14883, %rd14817;
	add.s64 	%rd14885, %rd14648, %rd14585;
	add.s64 	%rd14886, %rd14885, %rd14884;
	add.s64 	%rd14887, %rd14886, %rd14881;
	add.s64 	%rd14888, %rd14887, 3796741975233480872;
	add.s64 	%rd14889, %rd14888, %rd14596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14876, 36;
	shr.b64 	%rhs, %rd14876, 28;
	add.u64 	%rd14890, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14876, 30;
	shr.b64 	%rhs, %rd14876, 34;
	add.u64 	%rd14891, %lhs, %rhs;
	}
	xor.b64  	%rd14892, %rd14890, %rd14891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14876, 25;
	shr.b64 	%rhs, %rd14876, 39;
	add.u64 	%rd14893, %lhs, %rhs;
	}
	xor.b64  	%rd14894, %rd14892, %rd14893;
	and.b64  	%rd14895, %rd14876, %rd14852;
	xor.b64  	%rd14896, %rd14876, %rd14852;
	and.b64  	%rd14897, %rd14896, %rd14828;
	or.b64  	%rd14898, %rd14897, %rd14895;
	add.s64 	%rd14899, %rd14898, %rd14894;
	add.s64 	%rd14900, %rd14899, %rd14888;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14889, 50;
	shr.b64 	%rhs, %rd14889, 14;
	add.u64 	%rd14901, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14889, 46;
	shr.b64 	%rhs, %rd14889, 18;
	add.u64 	%rd14902, %lhs, %rhs;
	}
	xor.b64  	%rd14903, %rd14901, %rd14902;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14889, 23;
	shr.b64 	%rhs, %rd14889, 41;
	add.u64 	%rd14904, %lhs, %rhs;
	}
	xor.b64  	%rd14905, %rd14903, %rd14904;
	xor.b64  	%rd14906, %rd14865, %rd14841;
	and.b64  	%rd14907, %rd14889, %rd14906;
	xor.b64  	%rd14908, %rd14907, %rd14841;
	add.s64 	%rd14909, %rd14661, %rd14817;
	add.s64 	%rd14910, %rd14909, %rd14908;
	add.s64 	%rd14911, %rd14910, %rd14905;
	add.s64 	%rd14912, %rd14911, 4115178125766777443;
	add.s64 	%rd14913, %rd14912, %rd14828;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14900, 36;
	shr.b64 	%rhs, %rd14900, 28;
	add.u64 	%rd14914, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14900, 30;
	shr.b64 	%rhs, %rd14900, 34;
	add.u64 	%rd14915, %lhs, %rhs;
	}
	xor.b64  	%rd14916, %rd14914, %rd14915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14900, 25;
	shr.b64 	%rhs, %rd14900, 39;
	add.u64 	%rd14917, %lhs, %rhs;
	}
	xor.b64  	%rd14918, %rd14916, %rd14917;
	and.b64  	%rd14919, %rd14900, %rd14876;
	xor.b64  	%rd14920, %rd14900, %rd14876;
	and.b64  	%rd14921, %rd14920, %rd14852;
	or.b64  	%rd14922, %rd14921, %rd14919;
	add.s64 	%rd14923, %rd14922, %rd14918;
	add.s64 	%rd14924, %rd14923, %rd14912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14913, 50;
	shr.b64 	%rhs, %rd14913, 14;
	add.u64 	%rd14925, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14913, 46;
	shr.b64 	%rhs, %rd14913, 18;
	add.u64 	%rd14926, %lhs, %rhs;
	}
	xor.b64  	%rd14927, %rd14925, %rd14926;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14913, 23;
	shr.b64 	%rhs, %rd14913, 41;
	add.u64 	%rd14928, %lhs, %rhs;
	}
	xor.b64  	%rd14929, %rd14927, %rd14928;
	xor.b64  	%rd14930, %rd14889, %rd14865;
	and.b64  	%rd14931, %rd14913, %rd14930;
	xor.b64  	%rd14932, %rd14931, %rd14865;
	add.s64 	%rd14933, %rd14674, %rd14841;
	add.s64 	%rd14934, %rd14933, %rd14932;
	add.s64 	%rd14935, %rd14934, %rd14929;
	add.s64 	%rd14936, %rd14935, 5681478168544905931;
	add.s64 	%rd14937, %rd14936, %rd14852;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14924, 36;
	shr.b64 	%rhs, %rd14924, 28;
	add.u64 	%rd14938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14924, 30;
	shr.b64 	%rhs, %rd14924, 34;
	add.u64 	%rd14939, %lhs, %rhs;
	}
	xor.b64  	%rd14940, %rd14938, %rd14939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14924, 25;
	shr.b64 	%rhs, %rd14924, 39;
	add.u64 	%rd14941, %lhs, %rhs;
	}
	xor.b64  	%rd14942, %rd14940, %rd14941;
	and.b64  	%rd14943, %rd14924, %rd14900;
	xor.b64  	%rd14944, %rd14924, %rd14900;
	and.b64  	%rd14945, %rd14944, %rd14876;
	or.b64  	%rd14946, %rd14945, %rd14943;
	add.s64 	%rd14947, %rd14946, %rd14942;
	add.s64 	%rd14948, %rd14947, %rd14936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14937, 50;
	shr.b64 	%rhs, %rd14937, 14;
	add.u64 	%rd14949, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14937, 46;
	shr.b64 	%rhs, %rd14937, 18;
	add.u64 	%rd14950, %lhs, %rhs;
	}
	xor.b64  	%rd14951, %rd14949, %rd14950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14937, 23;
	shr.b64 	%rhs, %rd14937, 41;
	add.u64 	%rd14952, %lhs, %rhs;
	}
	xor.b64  	%rd14953, %rd14951, %rd14952;
	xor.b64  	%rd14954, %rd14913, %rd14889;
	and.b64  	%rd14955, %rd14937, %rd14954;
	xor.b64  	%rd14956, %rd14955, %rd14889;
	add.s64 	%rd14957, %rd14687, %rd14865;
	add.s64 	%rd14958, %rd14957, %rd14956;
	add.s64 	%rd14959, %rd14958, %rd14953;
	add.s64 	%rd14960, %rd14959, 6601373596472566643;
	add.s64 	%rd14961, %rd14960, %rd14876;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14948, 36;
	shr.b64 	%rhs, %rd14948, 28;
	add.u64 	%rd14962, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14948, 30;
	shr.b64 	%rhs, %rd14948, 34;
	add.u64 	%rd14963, %lhs, %rhs;
	}
	xor.b64  	%rd14964, %rd14962, %rd14963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14948, 25;
	shr.b64 	%rhs, %rd14948, 39;
	add.u64 	%rd14965, %lhs, %rhs;
	}
	xor.b64  	%rd14966, %rd14964, %rd14965;
	and.b64  	%rd14967, %rd14948, %rd14924;
	xor.b64  	%rd14968, %rd14948, %rd14924;
	and.b64  	%rd14969, %rd14968, %rd14900;
	or.b64  	%rd14970, %rd14969, %rd14967;
	add.s64 	%rd14971, %rd14970, %rd14966;
	add.s64 	%rd14972, %rd14971, %rd14960;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14961, 50;
	shr.b64 	%rhs, %rd14961, 14;
	add.u64 	%rd14973, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14961, 46;
	shr.b64 	%rhs, %rd14961, 18;
	add.u64 	%rd14974, %lhs, %rhs;
	}
	xor.b64  	%rd14975, %rd14973, %rd14974;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14961, 23;
	shr.b64 	%rhs, %rd14961, 41;
	add.u64 	%rd14976, %lhs, %rhs;
	}
	xor.b64  	%rd14977, %rd14975, %rd14976;
	xor.b64  	%rd14978, %rd14937, %rd14913;
	and.b64  	%rd14979, %rd14961, %rd14978;
	xor.b64  	%rd14980, %rd14979, %rd14913;
	add.s64 	%rd14981, %rd14700, %rd14889;
	add.s64 	%rd14982, %rd14981, %rd14980;
	add.s64 	%rd14983, %rd14982, %rd14977;
	add.s64 	%rd14984, %rd14983, 7507060721942968483;
	add.s64 	%rd14985, %rd14984, %rd14900;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14972, 36;
	shr.b64 	%rhs, %rd14972, 28;
	add.u64 	%rd14986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14972, 30;
	shr.b64 	%rhs, %rd14972, 34;
	add.u64 	%rd14987, %lhs, %rhs;
	}
	xor.b64  	%rd14988, %rd14986, %rd14987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14972, 25;
	shr.b64 	%rhs, %rd14972, 39;
	add.u64 	%rd14989, %lhs, %rhs;
	}
	xor.b64  	%rd14990, %rd14988, %rd14989;
	and.b64  	%rd14991, %rd14972, %rd14948;
	xor.b64  	%rd14992, %rd14972, %rd14948;
	and.b64  	%rd14993, %rd14992, %rd14924;
	or.b64  	%rd14994, %rd14993, %rd14991;
	add.s64 	%rd14995, %rd14994, %rd14990;
	add.s64 	%rd14996, %rd14995, %rd14984;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14985, 50;
	shr.b64 	%rhs, %rd14985, 14;
	add.u64 	%rd14997, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14985, 46;
	shr.b64 	%rhs, %rd14985, 18;
	add.u64 	%rd14998, %lhs, %rhs;
	}
	xor.b64  	%rd14999, %rd14997, %rd14998;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14985, 23;
	shr.b64 	%rhs, %rd14985, 41;
	add.u64 	%rd15000, %lhs, %rhs;
	}
	xor.b64  	%rd15001, %rd14999, %rd15000;
	xor.b64  	%rd15002, %rd14961, %rd14937;
	and.b64  	%rd15003, %rd14985, %rd15002;
	xor.b64  	%rd15004, %rd15003, %rd14937;
	add.s64 	%rd15005, %rd14713, %rd14913;
	add.s64 	%rd15006, %rd15005, %rd15004;
	add.s64 	%rd15007, %rd15006, %rd15001;
	add.s64 	%rd15008, %rd15007, 8399075790359081724;
	add.s64 	%rd15009, %rd15008, %rd14924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14996, 36;
	shr.b64 	%rhs, %rd14996, 28;
	add.u64 	%rd15010, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14996, 30;
	shr.b64 	%rhs, %rd14996, 34;
	add.u64 	%rd15011, %lhs, %rhs;
	}
	xor.b64  	%rd15012, %rd15010, %rd15011;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14996, 25;
	shr.b64 	%rhs, %rd14996, 39;
	add.u64 	%rd15013, %lhs, %rhs;
	}
	xor.b64  	%rd15014, %rd15012, %rd15013;
	and.b64  	%rd15015, %rd14996, %rd14972;
	xor.b64  	%rd15016, %rd14996, %rd14972;
	and.b64  	%rd15017, %rd15016, %rd14948;
	or.b64  	%rd15018, %rd15017, %rd15015;
	add.s64 	%rd15019, %rd15018, %rd15014;
	add.s64 	%rd15020, %rd15019, %rd15008;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15009, 50;
	shr.b64 	%rhs, %rd15009, 14;
	add.u64 	%rd15021, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15009, 46;
	shr.b64 	%rhs, %rd15009, 18;
	add.u64 	%rd15022, %lhs, %rhs;
	}
	xor.b64  	%rd15023, %rd15021, %rd15022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15009, 23;
	shr.b64 	%rhs, %rd15009, 41;
	add.u64 	%rd15024, %lhs, %rhs;
	}
	xor.b64  	%rd15025, %rd15023, %rd15024;
	xor.b64  	%rd15026, %rd14985, %rd14961;
	and.b64  	%rd15027, %rd15009, %rd15026;
	xor.b64  	%rd15028, %rd15027, %rd14961;
	add.s64 	%rd15029, %rd14726, %rd14937;
	add.s64 	%rd15030, %rd15029, %rd15028;
	add.s64 	%rd15031, %rd15030, %rd15025;
	add.s64 	%rd15032, %rd15031, 8693463985226723168;
	add.s64 	%rd15033, %rd15032, %rd14948;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15020, 36;
	shr.b64 	%rhs, %rd15020, 28;
	add.u64 	%rd15034, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15020, 30;
	shr.b64 	%rhs, %rd15020, 34;
	add.u64 	%rd15035, %lhs, %rhs;
	}
	xor.b64  	%rd15036, %rd15034, %rd15035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15020, 25;
	shr.b64 	%rhs, %rd15020, 39;
	add.u64 	%rd15037, %lhs, %rhs;
	}
	xor.b64  	%rd15038, %rd15036, %rd15037;
	and.b64  	%rd15039, %rd15020, %rd14996;
	xor.b64  	%rd15040, %rd15020, %rd14996;
	and.b64  	%rd15041, %rd15040, %rd14972;
	or.b64  	%rd15042, %rd15041, %rd15039;
	add.s64 	%rd15043, %rd15042, %rd15038;
	add.s64 	%rd15044, %rd15043, %rd15032;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15033, 50;
	shr.b64 	%rhs, %rd15033, 14;
	add.u64 	%rd15045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15033, 46;
	shr.b64 	%rhs, %rd15033, 18;
	add.u64 	%rd15046, %lhs, %rhs;
	}
	xor.b64  	%rd15047, %rd15045, %rd15046;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15033, 23;
	shr.b64 	%rhs, %rd15033, 41;
	add.u64 	%rd15048, %lhs, %rhs;
	}
	xor.b64  	%rd15049, %rd15047, %rd15048;
	xor.b64  	%rd15050, %rd15009, %rd14985;
	and.b64  	%rd15051, %rd15033, %rd15050;
	xor.b64  	%rd15052, %rd15051, %rd14985;
	add.s64 	%rd15053, %rd14739, %rd14961;
	add.s64 	%rd15054, %rd15053, %rd15052;
	add.s64 	%rd15055, %rd15054, %rd15049;
	add.s64 	%rd15056, %rd15055, -8878714635349349518;
	add.s64 	%rd15057, %rd15056, %rd14972;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15044, 36;
	shr.b64 	%rhs, %rd15044, 28;
	add.u64 	%rd15058, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15044, 30;
	shr.b64 	%rhs, %rd15044, 34;
	add.u64 	%rd15059, %lhs, %rhs;
	}
	xor.b64  	%rd15060, %rd15058, %rd15059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15044, 25;
	shr.b64 	%rhs, %rd15044, 39;
	add.u64 	%rd15061, %lhs, %rhs;
	}
	xor.b64  	%rd15062, %rd15060, %rd15061;
	and.b64  	%rd15063, %rd15044, %rd15020;
	xor.b64  	%rd15064, %rd15044, %rd15020;
	and.b64  	%rd15065, %rd15064, %rd14996;
	or.b64  	%rd15066, %rd15065, %rd15063;
	add.s64 	%rd15067, %rd15066, %rd15062;
	add.s64 	%rd15068, %rd15067, %rd15056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15057, 50;
	shr.b64 	%rhs, %rd15057, 14;
	add.u64 	%rd15069, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15057, 46;
	shr.b64 	%rhs, %rd15057, 18;
	add.u64 	%rd15070, %lhs, %rhs;
	}
	xor.b64  	%rd15071, %rd15069, %rd15070;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15057, 23;
	shr.b64 	%rhs, %rd15057, 41;
	add.u64 	%rd15072, %lhs, %rhs;
	}
	xor.b64  	%rd15073, %rd15071, %rd15072;
	xor.b64  	%rd15074, %rd15033, %rd15009;
	and.b64  	%rd15075, %rd15057, %rd15074;
	xor.b64  	%rd15076, %rd15075, %rd15009;
	add.s64 	%rd15077, %rd14752, %rd14985;
	add.s64 	%rd15078, %rd15077, %rd15076;
	add.s64 	%rd15079, %rd15078, %rd15073;
	add.s64 	%rd15080, %rd15079, -8302665154208450068;
	add.s64 	%rd15081, %rd15080, %rd14996;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15068, 36;
	shr.b64 	%rhs, %rd15068, 28;
	add.u64 	%rd15082, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15068, 30;
	shr.b64 	%rhs, %rd15068, 34;
	add.u64 	%rd15083, %lhs, %rhs;
	}
	xor.b64  	%rd15084, %rd15082, %rd15083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15068, 25;
	shr.b64 	%rhs, %rd15068, 39;
	add.u64 	%rd15085, %lhs, %rhs;
	}
	xor.b64  	%rd15086, %rd15084, %rd15085;
	and.b64  	%rd15087, %rd15068, %rd15044;
	xor.b64  	%rd15088, %rd15068, %rd15044;
	and.b64  	%rd15089, %rd15088, %rd15020;
	or.b64  	%rd15090, %rd15089, %rd15087;
	add.s64 	%rd15091, %rd15090, %rd15086;
	add.s64 	%rd15092, %rd15091, %rd15080;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15081, 50;
	shr.b64 	%rhs, %rd15081, 14;
	add.u64 	%rd15093, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15081, 46;
	shr.b64 	%rhs, %rd15081, 18;
	add.u64 	%rd15094, %lhs, %rhs;
	}
	xor.b64  	%rd15095, %rd15093, %rd15094;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15081, 23;
	shr.b64 	%rhs, %rd15081, 41;
	add.u64 	%rd15096, %lhs, %rhs;
	}
	xor.b64  	%rd15097, %rd15095, %rd15096;
	xor.b64  	%rd15098, %rd15057, %rd15033;
	and.b64  	%rd15099, %rd15081, %rd15098;
	xor.b64  	%rd15100, %rd15099, %rd15033;
	add.s64 	%rd15101, %rd14765, %rd15009;
	add.s64 	%rd15102, %rd15101, %rd15100;
	add.s64 	%rd15103, %rd15102, %rd15097;
	add.s64 	%rd15104, %rd15103, -8016688836872298968;
	add.s64 	%rd15105, %rd15104, %rd15020;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15092, 36;
	shr.b64 	%rhs, %rd15092, 28;
	add.u64 	%rd15106, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15092, 30;
	shr.b64 	%rhs, %rd15092, 34;
	add.u64 	%rd15107, %lhs, %rhs;
	}
	xor.b64  	%rd15108, %rd15106, %rd15107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15092, 25;
	shr.b64 	%rhs, %rd15092, 39;
	add.u64 	%rd15109, %lhs, %rhs;
	}
	xor.b64  	%rd15110, %rd15108, %rd15109;
	and.b64  	%rd15111, %rd15092, %rd15068;
	xor.b64  	%rd15112, %rd15092, %rd15068;
	and.b64  	%rd15113, %rd15112, %rd15044;
	or.b64  	%rd15114, %rd15113, %rd15111;
	add.s64 	%rd15115, %rd15114, %rd15110;
	add.s64 	%rd15116, %rd15115, %rd15104;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15105, 50;
	shr.b64 	%rhs, %rd15105, 14;
	add.u64 	%rd15117, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15105, 46;
	shr.b64 	%rhs, %rd15105, 18;
	add.u64 	%rd15118, %lhs, %rhs;
	}
	xor.b64  	%rd15119, %rd15117, %rd15118;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15105, 23;
	shr.b64 	%rhs, %rd15105, 41;
	add.u64 	%rd15120, %lhs, %rhs;
	}
	xor.b64  	%rd15121, %rd15119, %rd15120;
	xor.b64  	%rd15122, %rd15081, %rd15057;
	and.b64  	%rd15123, %rd15105, %rd15122;
	xor.b64  	%rd15124, %rd15123, %rd15057;
	add.s64 	%rd15125, %rd14778, %rd15033;
	add.s64 	%rd15126, %rd15125, %rd15124;
	add.s64 	%rd15127, %rd15126, %rd15121;
	add.s64 	%rd15128, %rd15127, -6606660893046293015;
	add.s64 	%rd15129, %rd15128, %rd15044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15116, 36;
	shr.b64 	%rhs, %rd15116, 28;
	add.u64 	%rd15130, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15116, 30;
	shr.b64 	%rhs, %rd15116, 34;
	add.u64 	%rd15131, %lhs, %rhs;
	}
	xor.b64  	%rd15132, %rd15130, %rd15131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15116, 25;
	shr.b64 	%rhs, %rd15116, 39;
	add.u64 	%rd15133, %lhs, %rhs;
	}
	xor.b64  	%rd15134, %rd15132, %rd15133;
	and.b64  	%rd15135, %rd15116, %rd15092;
	xor.b64  	%rd15136, %rd15116, %rd15092;
	and.b64  	%rd15137, %rd15136, %rd15068;
	or.b64  	%rd15138, %rd15137, %rd15135;
	add.s64 	%rd15139, %rd15138, %rd15134;
	add.s64 	%rd15140, %rd15139, %rd15128;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15129, 50;
	shr.b64 	%rhs, %rd15129, 14;
	add.u64 	%rd15141, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15129, 46;
	shr.b64 	%rhs, %rd15129, 18;
	add.u64 	%rd15142, %lhs, %rhs;
	}
	xor.b64  	%rd15143, %rd15141, %rd15142;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15129, 23;
	shr.b64 	%rhs, %rd15129, 41;
	add.u64 	%rd15144, %lhs, %rhs;
	}
	xor.b64  	%rd15145, %rd15143, %rd15144;
	xor.b64  	%rd15146, %rd15105, %rd15081;
	and.b64  	%rd15147, %rd15129, %rd15146;
	xor.b64  	%rd15148, %rd15147, %rd15081;
	add.s64 	%rd15149, %rd14791, %rd15057;
	add.s64 	%rd15150, %rd15149, %rd15148;
	add.s64 	%rd15151, %rd15150, %rd15145;
	add.s64 	%rd15152, %rd15151, -4685533653050689259;
	add.s64 	%rd15153, %rd15152, %rd15068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15140, 36;
	shr.b64 	%rhs, %rd15140, 28;
	add.u64 	%rd15154, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15140, 30;
	shr.b64 	%rhs, %rd15140, 34;
	add.u64 	%rd15155, %lhs, %rhs;
	}
	xor.b64  	%rd15156, %rd15154, %rd15155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15140, 25;
	shr.b64 	%rhs, %rd15140, 39;
	add.u64 	%rd15157, %lhs, %rhs;
	}
	xor.b64  	%rd15158, %rd15156, %rd15157;
	and.b64  	%rd15159, %rd15140, %rd15116;
	xor.b64  	%rd15160, %rd15140, %rd15116;
	and.b64  	%rd15161, %rd15160, %rd15092;
	or.b64  	%rd15162, %rd15161, %rd15159;
	add.s64 	%rd15163, %rd15162, %rd15158;
	add.s64 	%rd15164, %rd15163, %rd15152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15153, 50;
	shr.b64 	%rhs, %rd15153, 14;
	add.u64 	%rd15165, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15153, 46;
	shr.b64 	%rhs, %rd15153, 18;
	add.u64 	%rd15166, %lhs, %rhs;
	}
	xor.b64  	%rd15167, %rd15165, %rd15166;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15153, 23;
	shr.b64 	%rhs, %rd15153, 41;
	add.u64 	%rd15168, %lhs, %rhs;
	}
	xor.b64  	%rd15169, %rd15167, %rd15168;
	xor.b64  	%rd15170, %rd15129, %rd15105;
	and.b64  	%rd15171, %rd15153, %rd15170;
	xor.b64  	%rd15172, %rd15171, %rd15105;
	add.s64 	%rd15173, %rd14804, %rd15081;
	add.s64 	%rd15174, %rd15173, %rd15172;
	add.s64 	%rd15175, %rd15174, %rd15169;
	add.s64 	%rd15176, %rd15175, -4147400797238176981;
	add.s64 	%rd15177, %rd15176, %rd15092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15164, 36;
	shr.b64 	%rhs, %rd15164, 28;
	add.u64 	%rd15178, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15164, 30;
	shr.b64 	%rhs, %rd15164, 34;
	add.u64 	%rd15179, %lhs, %rhs;
	}
	xor.b64  	%rd15180, %rd15178, %rd15179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15164, 25;
	shr.b64 	%rhs, %rd15164, 39;
	add.u64 	%rd15181, %lhs, %rhs;
	}
	xor.b64  	%rd15182, %rd15180, %rd15181;
	and.b64  	%rd15183, %rd15164, %rd15140;
	xor.b64  	%rd15184, %rd15164, %rd15140;
	and.b64  	%rd15185, %rd15184, %rd15116;
	or.b64  	%rd15186, %rd15185, %rd15183;
	add.s64 	%rd15187, %rd15186, %rd15182;
	add.s64 	%rd15188, %rd15187, %rd15176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14791, 45;
	shr.b64 	%rhs, %rd14791, 19;
	add.u64 	%rd15189, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14791, 3;
	shr.b64 	%rhs, %rd14791, 61;
	add.u64 	%rd15190, %lhs, %rhs;
	}
	xor.b64  	%rd15191, %rd15189, %rd15190;
	shr.u64 	%rd15192, %rd14791, 6;
	xor.b64  	%rd15193, %rd15191, %rd15192;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14622, 63;
	shr.b64 	%rhs, %rd14622, 1;
	add.u64 	%rd15194, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14622, 56;
	shr.b64 	%rhs, %rd14622, 8;
	add.u64 	%rd15195, %lhs, %rhs;
	}
	xor.b64  	%rd15196, %rd15194, %rd15195;
	shr.u64 	%rd15197, %rd14622, 7;
	xor.b64  	%rd15198, %rd15196, %rd15197;
	add.s64 	%rd15199, %rd15198, %rd14609;
	add.s64 	%rd15200, %rd15199, %rd14726;
	add.s64 	%rd15201, %rd15200, %rd15193;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14804, 45;
	shr.b64 	%rhs, %rd14804, 19;
	add.u64 	%rd15202, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14804, 3;
	shr.b64 	%rhs, %rd14804, 61;
	add.u64 	%rd15203, %lhs, %rhs;
	}
	xor.b64  	%rd15204, %rd15202, %rd15203;
	shr.u64 	%rd15205, %rd14804, 6;
	xor.b64  	%rd15206, %rd15204, %rd15205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14635, 63;
	shr.b64 	%rhs, %rd14635, 1;
	add.u64 	%rd15207, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14635, 56;
	shr.b64 	%rhs, %rd14635, 8;
	add.u64 	%rd15208, %lhs, %rhs;
	}
	xor.b64  	%rd15209, %rd15207, %rd15208;
	shr.u64 	%rd15210, %rd14635, 7;
	xor.b64  	%rd15211, %rd15209, %rd15210;
	add.s64 	%rd15212, %rd15211, %rd14622;
	add.s64 	%rd15213, %rd15212, %rd14739;
	add.s64 	%rd15214, %rd15213, %rd15206;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15201, 45;
	shr.b64 	%rhs, %rd15201, 19;
	add.u64 	%rd15215, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15201, 3;
	shr.b64 	%rhs, %rd15201, 61;
	add.u64 	%rd15216, %lhs, %rhs;
	}
	xor.b64  	%rd15217, %rd15215, %rd15216;
	shr.u64 	%rd15218, %rd15201, 6;
	xor.b64  	%rd15219, %rd15217, %rd15218;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14648, 63;
	shr.b64 	%rhs, %rd14648, 1;
	add.u64 	%rd15220, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14648, 56;
	shr.b64 	%rhs, %rd14648, 8;
	add.u64 	%rd15221, %lhs, %rhs;
	}
	xor.b64  	%rd15222, %rd15220, %rd15221;
	shr.u64 	%rd15223, %rd14648, 7;
	xor.b64  	%rd15224, %rd15222, %rd15223;
	add.s64 	%rd15225, %rd15224, %rd14635;
	add.s64 	%rd15226, %rd15225, %rd14752;
	add.s64 	%rd15227, %rd15226, %rd15219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15214, 45;
	shr.b64 	%rhs, %rd15214, 19;
	add.u64 	%rd15228, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15214, 3;
	shr.b64 	%rhs, %rd15214, 61;
	add.u64 	%rd15229, %lhs, %rhs;
	}
	xor.b64  	%rd15230, %rd15228, %rd15229;
	shr.u64 	%rd15231, %rd15214, 6;
	xor.b64  	%rd15232, %rd15230, %rd15231;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14661, 63;
	shr.b64 	%rhs, %rd14661, 1;
	add.u64 	%rd15233, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14661, 56;
	shr.b64 	%rhs, %rd14661, 8;
	add.u64 	%rd15234, %lhs, %rhs;
	}
	xor.b64  	%rd15235, %rd15233, %rd15234;
	shr.u64 	%rd15236, %rd14661, 7;
	xor.b64  	%rd15237, %rd15235, %rd15236;
	add.s64 	%rd15238, %rd15237, %rd14648;
	add.s64 	%rd15239, %rd15238, %rd14765;
	add.s64 	%rd15240, %rd15239, %rd15232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15227, 45;
	shr.b64 	%rhs, %rd15227, 19;
	add.u64 	%rd15241, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15227, 3;
	shr.b64 	%rhs, %rd15227, 61;
	add.u64 	%rd15242, %lhs, %rhs;
	}
	xor.b64  	%rd15243, %rd15241, %rd15242;
	shr.u64 	%rd15244, %rd15227, 6;
	xor.b64  	%rd15245, %rd15243, %rd15244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14674, 63;
	shr.b64 	%rhs, %rd14674, 1;
	add.u64 	%rd15246, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14674, 56;
	shr.b64 	%rhs, %rd14674, 8;
	add.u64 	%rd15247, %lhs, %rhs;
	}
	xor.b64  	%rd15248, %rd15246, %rd15247;
	shr.u64 	%rd15249, %rd14674, 7;
	xor.b64  	%rd15250, %rd15248, %rd15249;
	add.s64 	%rd15251, %rd15250, %rd14661;
	add.s64 	%rd15252, %rd15251, %rd14778;
	add.s64 	%rd15253, %rd15252, %rd15245;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15240, 45;
	shr.b64 	%rhs, %rd15240, 19;
	add.u64 	%rd15254, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15240, 3;
	shr.b64 	%rhs, %rd15240, 61;
	add.u64 	%rd15255, %lhs, %rhs;
	}
	xor.b64  	%rd15256, %rd15254, %rd15255;
	shr.u64 	%rd15257, %rd15240, 6;
	xor.b64  	%rd15258, %rd15256, %rd15257;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14687, 63;
	shr.b64 	%rhs, %rd14687, 1;
	add.u64 	%rd15259, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14687, 56;
	shr.b64 	%rhs, %rd14687, 8;
	add.u64 	%rd15260, %lhs, %rhs;
	}
	xor.b64  	%rd15261, %rd15259, %rd15260;
	shr.u64 	%rd15262, %rd14687, 7;
	xor.b64  	%rd15263, %rd15261, %rd15262;
	add.s64 	%rd15264, %rd15263, %rd14674;
	add.s64 	%rd15265, %rd15264, %rd14791;
	add.s64 	%rd15266, %rd15265, %rd15258;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15253, 45;
	shr.b64 	%rhs, %rd15253, 19;
	add.u64 	%rd15267, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15253, 3;
	shr.b64 	%rhs, %rd15253, 61;
	add.u64 	%rd15268, %lhs, %rhs;
	}
	xor.b64  	%rd15269, %rd15267, %rd15268;
	shr.u64 	%rd15270, %rd15253, 6;
	xor.b64  	%rd15271, %rd15269, %rd15270;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14700, 63;
	shr.b64 	%rhs, %rd14700, 1;
	add.u64 	%rd15272, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14700, 56;
	shr.b64 	%rhs, %rd14700, 8;
	add.u64 	%rd15273, %lhs, %rhs;
	}
	xor.b64  	%rd15274, %rd15272, %rd15273;
	shr.u64 	%rd15275, %rd14700, 7;
	xor.b64  	%rd15276, %rd15274, %rd15275;
	add.s64 	%rd15277, %rd15276, %rd14687;
	add.s64 	%rd15278, %rd15277, %rd14804;
	add.s64 	%rd15279, %rd15278, %rd15271;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15266, 45;
	shr.b64 	%rhs, %rd15266, 19;
	add.u64 	%rd15280, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15266, 3;
	shr.b64 	%rhs, %rd15266, 61;
	add.u64 	%rd15281, %lhs, %rhs;
	}
	xor.b64  	%rd15282, %rd15280, %rd15281;
	shr.u64 	%rd15283, %rd15266, 6;
	xor.b64  	%rd15284, %rd15282, %rd15283;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14713, 63;
	shr.b64 	%rhs, %rd14713, 1;
	add.u64 	%rd15285, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14713, 56;
	shr.b64 	%rhs, %rd14713, 8;
	add.u64 	%rd15286, %lhs, %rhs;
	}
	xor.b64  	%rd15287, %rd15285, %rd15286;
	shr.u64 	%rd15288, %rd14713, 7;
	xor.b64  	%rd15289, %rd15287, %rd15288;
	add.s64 	%rd15290, %rd15289, %rd14700;
	add.s64 	%rd15291, %rd15290, %rd15201;
	add.s64 	%rd15292, %rd15291, %rd15284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15279, 45;
	shr.b64 	%rhs, %rd15279, 19;
	add.u64 	%rd15293, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15279, 3;
	shr.b64 	%rhs, %rd15279, 61;
	add.u64 	%rd15294, %lhs, %rhs;
	}
	xor.b64  	%rd15295, %rd15293, %rd15294;
	shr.u64 	%rd15296, %rd15279, 6;
	xor.b64  	%rd15297, %rd15295, %rd15296;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14726, 63;
	shr.b64 	%rhs, %rd14726, 1;
	add.u64 	%rd15298, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14726, 56;
	shr.b64 	%rhs, %rd14726, 8;
	add.u64 	%rd15299, %lhs, %rhs;
	}
	xor.b64  	%rd15300, %rd15298, %rd15299;
	shr.u64 	%rd15301, %rd14726, 7;
	xor.b64  	%rd15302, %rd15300, %rd15301;
	add.s64 	%rd15303, %rd15302, %rd14713;
	add.s64 	%rd15304, %rd15303, %rd15214;
	add.s64 	%rd15305, %rd15304, %rd15297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15292, 45;
	shr.b64 	%rhs, %rd15292, 19;
	add.u64 	%rd15306, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15292, 3;
	shr.b64 	%rhs, %rd15292, 61;
	add.u64 	%rd15307, %lhs, %rhs;
	}
	xor.b64  	%rd15308, %rd15306, %rd15307;
	shr.u64 	%rd15309, %rd15292, 6;
	xor.b64  	%rd15310, %rd15308, %rd15309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14739, 63;
	shr.b64 	%rhs, %rd14739, 1;
	add.u64 	%rd15311, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14739, 56;
	shr.b64 	%rhs, %rd14739, 8;
	add.u64 	%rd15312, %lhs, %rhs;
	}
	xor.b64  	%rd15313, %rd15311, %rd15312;
	shr.u64 	%rd15314, %rd14739, 7;
	xor.b64  	%rd15315, %rd15313, %rd15314;
	add.s64 	%rd15316, %rd15315, %rd14726;
	add.s64 	%rd15317, %rd15316, %rd15227;
	add.s64 	%rd15318, %rd15317, %rd15310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15305, 45;
	shr.b64 	%rhs, %rd15305, 19;
	add.u64 	%rd15319, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15305, 3;
	shr.b64 	%rhs, %rd15305, 61;
	add.u64 	%rd15320, %lhs, %rhs;
	}
	xor.b64  	%rd15321, %rd15319, %rd15320;
	shr.u64 	%rd15322, %rd15305, 6;
	xor.b64  	%rd15323, %rd15321, %rd15322;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14752, 63;
	shr.b64 	%rhs, %rd14752, 1;
	add.u64 	%rd15324, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14752, 56;
	shr.b64 	%rhs, %rd14752, 8;
	add.u64 	%rd15325, %lhs, %rhs;
	}
	xor.b64  	%rd15326, %rd15324, %rd15325;
	shr.u64 	%rd15327, %rd14752, 7;
	xor.b64  	%rd15328, %rd15326, %rd15327;
	add.s64 	%rd15329, %rd15328, %rd14739;
	add.s64 	%rd15330, %rd15329, %rd15240;
	add.s64 	%rd15331, %rd15330, %rd15323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15318, 45;
	shr.b64 	%rhs, %rd15318, 19;
	add.u64 	%rd15332, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15318, 3;
	shr.b64 	%rhs, %rd15318, 61;
	add.u64 	%rd15333, %lhs, %rhs;
	}
	xor.b64  	%rd15334, %rd15332, %rd15333;
	shr.u64 	%rd15335, %rd15318, 6;
	xor.b64  	%rd15336, %rd15334, %rd15335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14765, 63;
	shr.b64 	%rhs, %rd14765, 1;
	add.u64 	%rd15337, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14765, 56;
	shr.b64 	%rhs, %rd14765, 8;
	add.u64 	%rd15338, %lhs, %rhs;
	}
	xor.b64  	%rd15339, %rd15337, %rd15338;
	shr.u64 	%rd15340, %rd14765, 7;
	xor.b64  	%rd15341, %rd15339, %rd15340;
	add.s64 	%rd15342, %rd15341, %rd14752;
	add.s64 	%rd15343, %rd15342, %rd15253;
	add.s64 	%rd15344, %rd15343, %rd15336;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15331, 45;
	shr.b64 	%rhs, %rd15331, 19;
	add.u64 	%rd15345, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15331, 3;
	shr.b64 	%rhs, %rd15331, 61;
	add.u64 	%rd15346, %lhs, %rhs;
	}
	xor.b64  	%rd15347, %rd15345, %rd15346;
	shr.u64 	%rd15348, %rd15331, 6;
	xor.b64  	%rd15349, %rd15347, %rd15348;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14778, 63;
	shr.b64 	%rhs, %rd14778, 1;
	add.u64 	%rd15350, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14778, 56;
	shr.b64 	%rhs, %rd14778, 8;
	add.u64 	%rd15351, %lhs, %rhs;
	}
	xor.b64  	%rd15352, %rd15350, %rd15351;
	shr.u64 	%rd15353, %rd14778, 7;
	xor.b64  	%rd15354, %rd15352, %rd15353;
	add.s64 	%rd15355, %rd15354, %rd14765;
	add.s64 	%rd15356, %rd15355, %rd15266;
	add.s64 	%rd15357, %rd15356, %rd15349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15344, 45;
	shr.b64 	%rhs, %rd15344, 19;
	add.u64 	%rd15358, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15344, 3;
	shr.b64 	%rhs, %rd15344, 61;
	add.u64 	%rd15359, %lhs, %rhs;
	}
	xor.b64  	%rd15360, %rd15358, %rd15359;
	shr.u64 	%rd15361, %rd15344, 6;
	xor.b64  	%rd15362, %rd15360, %rd15361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14791, 63;
	shr.b64 	%rhs, %rd14791, 1;
	add.u64 	%rd15363, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14791, 56;
	shr.b64 	%rhs, %rd14791, 8;
	add.u64 	%rd15364, %lhs, %rhs;
	}
	xor.b64  	%rd15365, %rd15363, %rd15364;
	shr.u64 	%rd15366, %rd14791, 7;
	xor.b64  	%rd15367, %rd15365, %rd15366;
	add.s64 	%rd15368, %rd15367, %rd14778;
	add.s64 	%rd15369, %rd15368, %rd15279;
	add.s64 	%rd15370, %rd15369, %rd15362;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15357, 45;
	shr.b64 	%rhs, %rd15357, 19;
	add.u64 	%rd15371, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15357, 3;
	shr.b64 	%rhs, %rd15357, 61;
	add.u64 	%rd15372, %lhs, %rhs;
	}
	xor.b64  	%rd15373, %rd15371, %rd15372;
	shr.u64 	%rd15374, %rd15357, 6;
	xor.b64  	%rd15375, %rd15373, %rd15374;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14804, 63;
	shr.b64 	%rhs, %rd14804, 1;
	add.u64 	%rd15376, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd14804, 56;
	shr.b64 	%rhs, %rd14804, 8;
	add.u64 	%rd15377, %lhs, %rhs;
	}
	xor.b64  	%rd15378, %rd15376, %rd15377;
	shr.u64 	%rd15379, %rd14804, 7;
	xor.b64  	%rd15380, %rd15378, %rd15379;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15370, 45;
	shr.b64 	%rhs, %rd15370, 19;
	add.u64 	%rd15381, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15370, 3;
	shr.b64 	%rhs, %rd15370, 61;
	add.u64 	%rd15382, %lhs, %rhs;
	}
	xor.b64  	%rd15383, %rd15381, %rd15382;
	shr.u64 	%rd15384, %rd15370, 6;
	xor.b64  	%rd15385, %rd15383, %rd15384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15201, 63;
	shr.b64 	%rhs, %rd15201, 1;
	add.u64 	%rd15386, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15201, 56;
	shr.b64 	%rhs, %rd15201, 8;
	add.u64 	%rd15387, %lhs, %rhs;
	}
	xor.b64  	%rd15388, %rd15386, %rd15387;
	shr.u64 	%rd15389, %rd15201, 7;
	xor.b64  	%rd15390, %rd15388, %rd15389;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15177, 50;
	shr.b64 	%rhs, %rd15177, 14;
	add.u64 	%rd15391, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15177, 46;
	shr.b64 	%rhs, %rd15177, 18;
	add.u64 	%rd15392, %lhs, %rhs;
	}
	xor.b64  	%rd15393, %rd15391, %rd15392;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15177, 23;
	shr.b64 	%rhs, %rd15177, 41;
	add.u64 	%rd15394, %lhs, %rhs;
	}
	xor.b64  	%rd15395, %rd15393, %rd15394;
	xor.b64  	%rd15396, %rd15153, %rd15129;
	and.b64  	%rd15397, %rd15177, %rd15396;
	xor.b64  	%rd15398, %rd15397, %rd15129;
	add.s64 	%rd15399, %rd15201, %rd15105;
	add.s64 	%rd15400, %rd15399, %rd15398;
	add.s64 	%rd15401, %rd15400, %rd15395;
	add.s64 	%rd15402, %rd15401, -3880063495543823972;
	add.s64 	%rd15403, %rd15402, %rd15116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15188, 36;
	shr.b64 	%rhs, %rd15188, 28;
	add.u64 	%rd15404, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15188, 30;
	shr.b64 	%rhs, %rd15188, 34;
	add.u64 	%rd15405, %lhs, %rhs;
	}
	xor.b64  	%rd15406, %rd15404, %rd15405;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15188, 25;
	shr.b64 	%rhs, %rd15188, 39;
	add.u64 	%rd15407, %lhs, %rhs;
	}
	xor.b64  	%rd15408, %rd15406, %rd15407;
	and.b64  	%rd15409, %rd15188, %rd15164;
	xor.b64  	%rd15410, %rd15188, %rd15164;
	and.b64  	%rd15411, %rd15410, %rd15140;
	or.b64  	%rd15412, %rd15411, %rd15409;
	add.s64 	%rd15413, %rd15412, %rd15408;
	add.s64 	%rd15414, %rd15413, %rd15402;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15403, 50;
	shr.b64 	%rhs, %rd15403, 14;
	add.u64 	%rd15415, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15403, 46;
	shr.b64 	%rhs, %rd15403, 18;
	add.u64 	%rd15416, %lhs, %rhs;
	}
	xor.b64  	%rd15417, %rd15415, %rd15416;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15403, 23;
	shr.b64 	%rhs, %rd15403, 41;
	add.u64 	%rd15418, %lhs, %rhs;
	}
	xor.b64  	%rd15419, %rd15417, %rd15418;
	xor.b64  	%rd15420, %rd15177, %rd15153;
	and.b64  	%rd15421, %rd15403, %rd15420;
	xor.b64  	%rd15422, %rd15421, %rd15153;
	add.s64 	%rd15423, %rd15214, %rd15129;
	add.s64 	%rd15424, %rd15423, %rd15422;
	add.s64 	%rd15425, %rd15424, %rd15419;
	add.s64 	%rd15426, %rd15425, -3348786107499101689;
	add.s64 	%rd15427, %rd15426, %rd15140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15414, 36;
	shr.b64 	%rhs, %rd15414, 28;
	add.u64 	%rd15428, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15414, 30;
	shr.b64 	%rhs, %rd15414, 34;
	add.u64 	%rd15429, %lhs, %rhs;
	}
	xor.b64  	%rd15430, %rd15428, %rd15429;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15414, 25;
	shr.b64 	%rhs, %rd15414, 39;
	add.u64 	%rd15431, %lhs, %rhs;
	}
	xor.b64  	%rd15432, %rd15430, %rd15431;
	and.b64  	%rd15433, %rd15414, %rd15188;
	xor.b64  	%rd15434, %rd15414, %rd15188;
	and.b64  	%rd15435, %rd15434, %rd15164;
	or.b64  	%rd15436, %rd15435, %rd15433;
	add.s64 	%rd15437, %rd15436, %rd15432;
	add.s64 	%rd15438, %rd15437, %rd15426;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15427, 50;
	shr.b64 	%rhs, %rd15427, 14;
	add.u64 	%rd15439, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15427, 46;
	shr.b64 	%rhs, %rd15427, 18;
	add.u64 	%rd15440, %lhs, %rhs;
	}
	xor.b64  	%rd15441, %rd15439, %rd15440;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15427, 23;
	shr.b64 	%rhs, %rd15427, 41;
	add.u64 	%rd15442, %lhs, %rhs;
	}
	xor.b64  	%rd15443, %rd15441, %rd15442;
	xor.b64  	%rd15444, %rd15403, %rd15177;
	and.b64  	%rd15445, %rd15427, %rd15444;
	xor.b64  	%rd15446, %rd15445, %rd15177;
	add.s64 	%rd15447, %rd15227, %rd15153;
	add.s64 	%rd15448, %rd15447, %rd15446;
	add.s64 	%rd15449, %rd15448, %rd15443;
	add.s64 	%rd15450, %rd15449, -1523767162380948706;
	add.s64 	%rd15451, %rd15450, %rd15164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15438, 36;
	shr.b64 	%rhs, %rd15438, 28;
	add.u64 	%rd15452, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15438, 30;
	shr.b64 	%rhs, %rd15438, 34;
	add.u64 	%rd15453, %lhs, %rhs;
	}
	xor.b64  	%rd15454, %rd15452, %rd15453;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15438, 25;
	shr.b64 	%rhs, %rd15438, 39;
	add.u64 	%rd15455, %lhs, %rhs;
	}
	xor.b64  	%rd15456, %rd15454, %rd15455;
	and.b64  	%rd15457, %rd15438, %rd15414;
	xor.b64  	%rd15458, %rd15438, %rd15414;
	and.b64  	%rd15459, %rd15458, %rd15188;
	or.b64  	%rd15460, %rd15459, %rd15457;
	add.s64 	%rd15461, %rd15460, %rd15456;
	add.s64 	%rd15462, %rd15461, %rd15450;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15451, 50;
	shr.b64 	%rhs, %rd15451, 14;
	add.u64 	%rd15463, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15451, 46;
	shr.b64 	%rhs, %rd15451, 18;
	add.u64 	%rd15464, %lhs, %rhs;
	}
	xor.b64  	%rd15465, %rd15463, %rd15464;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15451, 23;
	shr.b64 	%rhs, %rd15451, 41;
	add.u64 	%rd15466, %lhs, %rhs;
	}
	xor.b64  	%rd15467, %rd15465, %rd15466;
	xor.b64  	%rd15468, %rd15427, %rd15403;
	and.b64  	%rd15469, %rd15451, %rd15468;
	xor.b64  	%rd15470, %rd15469, %rd15403;
	add.s64 	%rd15471, %rd15240, %rd15177;
	add.s64 	%rd15472, %rd15471, %rd15470;
	add.s64 	%rd15473, %rd15472, %rd15467;
	add.s64 	%rd15474, %rd15473, -757361751448694408;
	add.s64 	%rd15475, %rd15474, %rd15188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15462, 36;
	shr.b64 	%rhs, %rd15462, 28;
	add.u64 	%rd15476, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15462, 30;
	shr.b64 	%rhs, %rd15462, 34;
	add.u64 	%rd15477, %lhs, %rhs;
	}
	xor.b64  	%rd15478, %rd15476, %rd15477;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15462, 25;
	shr.b64 	%rhs, %rd15462, 39;
	add.u64 	%rd15479, %lhs, %rhs;
	}
	xor.b64  	%rd15480, %rd15478, %rd15479;
	and.b64  	%rd15481, %rd15462, %rd15438;
	xor.b64  	%rd15482, %rd15462, %rd15438;
	and.b64  	%rd15483, %rd15482, %rd15414;
	or.b64  	%rd15484, %rd15483, %rd15481;
	add.s64 	%rd15485, %rd15484, %rd15480;
	add.s64 	%rd15486, %rd15485, %rd15474;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15475, 50;
	shr.b64 	%rhs, %rd15475, 14;
	add.u64 	%rd15487, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15475, 46;
	shr.b64 	%rhs, %rd15475, 18;
	add.u64 	%rd15488, %lhs, %rhs;
	}
	xor.b64  	%rd15489, %rd15487, %rd15488;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15475, 23;
	shr.b64 	%rhs, %rd15475, 41;
	add.u64 	%rd15490, %lhs, %rhs;
	}
	xor.b64  	%rd15491, %rd15489, %rd15490;
	xor.b64  	%rd15492, %rd15451, %rd15427;
	and.b64  	%rd15493, %rd15475, %rd15492;
	xor.b64  	%rd15494, %rd15493, %rd15427;
	add.s64 	%rd15495, %rd15253, %rd15403;
	add.s64 	%rd15496, %rd15495, %rd15494;
	add.s64 	%rd15497, %rd15496, %rd15491;
	add.s64 	%rd15498, %rd15497, 500013540394364858;
	add.s64 	%rd15499, %rd15498, %rd15414;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15486, 36;
	shr.b64 	%rhs, %rd15486, 28;
	add.u64 	%rd15500, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15486, 30;
	shr.b64 	%rhs, %rd15486, 34;
	add.u64 	%rd15501, %lhs, %rhs;
	}
	xor.b64  	%rd15502, %rd15500, %rd15501;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15486, 25;
	shr.b64 	%rhs, %rd15486, 39;
	add.u64 	%rd15503, %lhs, %rhs;
	}
	xor.b64  	%rd15504, %rd15502, %rd15503;
	and.b64  	%rd15505, %rd15486, %rd15462;
	xor.b64  	%rd15506, %rd15486, %rd15462;
	and.b64  	%rd15507, %rd15506, %rd15438;
	or.b64  	%rd15508, %rd15507, %rd15505;
	add.s64 	%rd15509, %rd15508, %rd15504;
	add.s64 	%rd15510, %rd15509, %rd15498;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15499, 50;
	shr.b64 	%rhs, %rd15499, 14;
	add.u64 	%rd15511, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15499, 46;
	shr.b64 	%rhs, %rd15499, 18;
	add.u64 	%rd15512, %lhs, %rhs;
	}
	xor.b64  	%rd15513, %rd15511, %rd15512;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15499, 23;
	shr.b64 	%rhs, %rd15499, 41;
	add.u64 	%rd15514, %lhs, %rhs;
	}
	xor.b64  	%rd15515, %rd15513, %rd15514;
	xor.b64  	%rd15516, %rd15475, %rd15451;
	and.b64  	%rd15517, %rd15499, %rd15516;
	xor.b64  	%rd15518, %rd15517, %rd15451;
	add.s64 	%rd15519, %rd15266, %rd15427;
	add.s64 	%rd15520, %rd15519, %rd15518;
	add.s64 	%rd15521, %rd15520, %rd15515;
	add.s64 	%rd15522, %rd15521, 748580250866718886;
	add.s64 	%rd15523, %rd15522, %rd15438;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15510, 36;
	shr.b64 	%rhs, %rd15510, 28;
	add.u64 	%rd15524, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15510, 30;
	shr.b64 	%rhs, %rd15510, 34;
	add.u64 	%rd15525, %lhs, %rhs;
	}
	xor.b64  	%rd15526, %rd15524, %rd15525;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15510, 25;
	shr.b64 	%rhs, %rd15510, 39;
	add.u64 	%rd15527, %lhs, %rhs;
	}
	xor.b64  	%rd15528, %rd15526, %rd15527;
	and.b64  	%rd15529, %rd15510, %rd15486;
	xor.b64  	%rd15530, %rd15510, %rd15486;
	and.b64  	%rd15531, %rd15530, %rd15462;
	or.b64  	%rd15532, %rd15531, %rd15529;
	add.s64 	%rd15533, %rd15532, %rd15528;
	add.s64 	%rd15534, %rd15533, %rd15522;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15523, 50;
	shr.b64 	%rhs, %rd15523, 14;
	add.u64 	%rd15535, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15523, 46;
	shr.b64 	%rhs, %rd15523, 18;
	add.u64 	%rd15536, %lhs, %rhs;
	}
	xor.b64  	%rd15537, %rd15535, %rd15536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15523, 23;
	shr.b64 	%rhs, %rd15523, 41;
	add.u64 	%rd15538, %lhs, %rhs;
	}
	xor.b64  	%rd15539, %rd15537, %rd15538;
	xor.b64  	%rd15540, %rd15499, %rd15475;
	and.b64  	%rd15541, %rd15523, %rd15540;
	xor.b64  	%rd15542, %rd15541, %rd15475;
	add.s64 	%rd15543, %rd15279, %rd15451;
	add.s64 	%rd15544, %rd15543, %rd15542;
	add.s64 	%rd15545, %rd15544, %rd15539;
	add.s64 	%rd15546, %rd15545, 1242879168328830382;
	add.s64 	%rd15547, %rd15546, %rd15462;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15534, 36;
	shr.b64 	%rhs, %rd15534, 28;
	add.u64 	%rd15548, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15534, 30;
	shr.b64 	%rhs, %rd15534, 34;
	add.u64 	%rd15549, %lhs, %rhs;
	}
	xor.b64  	%rd15550, %rd15548, %rd15549;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15534, 25;
	shr.b64 	%rhs, %rd15534, 39;
	add.u64 	%rd15551, %lhs, %rhs;
	}
	xor.b64  	%rd15552, %rd15550, %rd15551;
	and.b64  	%rd15553, %rd15534, %rd15510;
	xor.b64  	%rd15554, %rd15534, %rd15510;
	and.b64  	%rd15555, %rd15554, %rd15486;
	or.b64  	%rd15556, %rd15555, %rd15553;
	add.s64 	%rd15557, %rd15556, %rd15552;
	add.s64 	%rd15558, %rd15557, %rd15546;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15547, 50;
	shr.b64 	%rhs, %rd15547, 14;
	add.u64 	%rd15559, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15547, 46;
	shr.b64 	%rhs, %rd15547, 18;
	add.u64 	%rd15560, %lhs, %rhs;
	}
	xor.b64  	%rd15561, %rd15559, %rd15560;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15547, 23;
	shr.b64 	%rhs, %rd15547, 41;
	add.u64 	%rd15562, %lhs, %rhs;
	}
	xor.b64  	%rd15563, %rd15561, %rd15562;
	xor.b64  	%rd15564, %rd15523, %rd15499;
	and.b64  	%rd15565, %rd15547, %rd15564;
	xor.b64  	%rd15566, %rd15565, %rd15499;
	add.s64 	%rd15567, %rd15292, %rd15475;
	add.s64 	%rd15568, %rd15567, %rd15566;
	add.s64 	%rd15569, %rd15568, %rd15563;
	add.s64 	%rd15570, %rd15569, 1977374033974150939;
	add.s64 	%rd15571, %rd15570, %rd15486;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15558, 36;
	shr.b64 	%rhs, %rd15558, 28;
	add.u64 	%rd15572, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15558, 30;
	shr.b64 	%rhs, %rd15558, 34;
	add.u64 	%rd15573, %lhs, %rhs;
	}
	xor.b64  	%rd15574, %rd15572, %rd15573;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15558, 25;
	shr.b64 	%rhs, %rd15558, 39;
	add.u64 	%rd15575, %lhs, %rhs;
	}
	xor.b64  	%rd15576, %rd15574, %rd15575;
	and.b64  	%rd15577, %rd15558, %rd15534;
	xor.b64  	%rd15578, %rd15558, %rd15534;
	and.b64  	%rd15579, %rd15578, %rd15510;
	or.b64  	%rd15580, %rd15579, %rd15577;
	add.s64 	%rd15581, %rd15580, %rd15576;
	add.s64 	%rd15582, %rd15581, %rd15570;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15571, 50;
	shr.b64 	%rhs, %rd15571, 14;
	add.u64 	%rd15583, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15571, 46;
	shr.b64 	%rhs, %rd15571, 18;
	add.u64 	%rd15584, %lhs, %rhs;
	}
	xor.b64  	%rd15585, %rd15583, %rd15584;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15571, 23;
	shr.b64 	%rhs, %rd15571, 41;
	add.u64 	%rd15586, %lhs, %rhs;
	}
	xor.b64  	%rd15587, %rd15585, %rd15586;
	xor.b64  	%rd15588, %rd15547, %rd15523;
	and.b64  	%rd15589, %rd15571, %rd15588;
	xor.b64  	%rd15590, %rd15589, %rd15523;
	add.s64 	%rd15591, %rd15305, %rd15499;
	add.s64 	%rd15592, %rd15591, %rd15590;
	add.s64 	%rd15593, %rd15592, %rd15587;
	add.s64 	%rd15594, %rd15593, 2944078676154940804;
	add.s64 	%rd15595, %rd15594, %rd15510;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15582, 36;
	shr.b64 	%rhs, %rd15582, 28;
	add.u64 	%rd15596, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15582, 30;
	shr.b64 	%rhs, %rd15582, 34;
	add.u64 	%rd15597, %lhs, %rhs;
	}
	xor.b64  	%rd15598, %rd15596, %rd15597;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15582, 25;
	shr.b64 	%rhs, %rd15582, 39;
	add.u64 	%rd15599, %lhs, %rhs;
	}
	xor.b64  	%rd15600, %rd15598, %rd15599;
	and.b64  	%rd15601, %rd15582, %rd15558;
	xor.b64  	%rd15602, %rd15582, %rd15558;
	and.b64  	%rd15603, %rd15602, %rd15534;
	or.b64  	%rd15604, %rd15603, %rd15601;
	add.s64 	%rd15605, %rd15604, %rd15600;
	add.s64 	%rd15606, %rd15605, %rd15594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15595, 50;
	shr.b64 	%rhs, %rd15595, 14;
	add.u64 	%rd15607, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15595, 46;
	shr.b64 	%rhs, %rd15595, 18;
	add.u64 	%rd15608, %lhs, %rhs;
	}
	xor.b64  	%rd15609, %rd15607, %rd15608;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15595, 23;
	shr.b64 	%rhs, %rd15595, 41;
	add.u64 	%rd15610, %lhs, %rhs;
	}
	xor.b64  	%rd15611, %rd15609, %rd15610;
	xor.b64  	%rd15612, %rd15571, %rd15547;
	and.b64  	%rd15613, %rd15595, %rd15612;
	xor.b64  	%rd15614, %rd15613, %rd15547;
	add.s64 	%rd15615, %rd15318, %rd15523;
	add.s64 	%rd15616, %rd15615, %rd15614;
	add.s64 	%rd15617, %rd15616, %rd15611;
	add.s64 	%rd15618, %rd15617, 3659926193048069267;
	add.s64 	%rd15619, %rd15618, %rd15534;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15606, 36;
	shr.b64 	%rhs, %rd15606, 28;
	add.u64 	%rd15620, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15606, 30;
	shr.b64 	%rhs, %rd15606, 34;
	add.u64 	%rd15621, %lhs, %rhs;
	}
	xor.b64  	%rd15622, %rd15620, %rd15621;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15606, 25;
	shr.b64 	%rhs, %rd15606, 39;
	add.u64 	%rd15623, %lhs, %rhs;
	}
	xor.b64  	%rd15624, %rd15622, %rd15623;
	and.b64  	%rd15625, %rd15606, %rd15582;
	xor.b64  	%rd15626, %rd15606, %rd15582;
	and.b64  	%rd15627, %rd15626, %rd15558;
	or.b64  	%rd15628, %rd15627, %rd15625;
	add.s64 	%rd15629, %rd15628, %rd15624;
	add.s64 	%rd15630, %rd15629, %rd15618;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15619, 50;
	shr.b64 	%rhs, %rd15619, 14;
	add.u64 	%rd15631, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15619, 46;
	shr.b64 	%rhs, %rd15619, 18;
	add.u64 	%rd15632, %lhs, %rhs;
	}
	xor.b64  	%rd15633, %rd15631, %rd15632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15619, 23;
	shr.b64 	%rhs, %rd15619, 41;
	add.u64 	%rd15634, %lhs, %rhs;
	}
	xor.b64  	%rd15635, %rd15633, %rd15634;
	xor.b64  	%rd15636, %rd15595, %rd15571;
	and.b64  	%rd15637, %rd15619, %rd15636;
	xor.b64  	%rd15638, %rd15637, %rd15571;
	add.s64 	%rd15639, %rd15331, %rd15547;
	add.s64 	%rd15640, %rd15639, %rd15638;
	add.s64 	%rd15641, %rd15640, %rd15635;
	add.s64 	%rd15642, %rd15641, 4368137639120453308;
	add.s64 	%rd15643, %rd15642, %rd15558;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15630, 36;
	shr.b64 	%rhs, %rd15630, 28;
	add.u64 	%rd15644, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15630, 30;
	shr.b64 	%rhs, %rd15630, 34;
	add.u64 	%rd15645, %lhs, %rhs;
	}
	xor.b64  	%rd15646, %rd15644, %rd15645;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15630, 25;
	shr.b64 	%rhs, %rd15630, 39;
	add.u64 	%rd15647, %lhs, %rhs;
	}
	xor.b64  	%rd15648, %rd15646, %rd15647;
	and.b64  	%rd15649, %rd15630, %rd15606;
	xor.b64  	%rd15650, %rd15630, %rd15606;
	and.b64  	%rd15651, %rd15650, %rd15582;
	or.b64  	%rd15652, %rd15651, %rd15649;
	add.s64 	%rd15653, %rd15652, %rd15648;
	add.s64 	%rd15654, %rd15653, %rd15642;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15643, 50;
	shr.b64 	%rhs, %rd15643, 14;
	add.u64 	%rd15655, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15643, 46;
	shr.b64 	%rhs, %rd15643, 18;
	add.u64 	%rd15656, %lhs, %rhs;
	}
	xor.b64  	%rd15657, %rd15655, %rd15656;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15643, 23;
	shr.b64 	%rhs, %rd15643, 41;
	add.u64 	%rd15658, %lhs, %rhs;
	}
	xor.b64  	%rd15659, %rd15657, %rd15658;
	xor.b64  	%rd15660, %rd15619, %rd15595;
	and.b64  	%rd15661, %rd15643, %rd15660;
	xor.b64  	%rd15662, %rd15661, %rd15595;
	add.s64 	%rd15663, %rd15344, %rd15571;
	add.s64 	%rd15664, %rd15663, %rd15662;
	add.s64 	%rd15665, %rd15664, %rd15659;
	add.s64 	%rd15666, %rd15665, 4836135668995329356;
	add.s64 	%rd15667, %rd15666, %rd15582;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15654, 36;
	shr.b64 	%rhs, %rd15654, 28;
	add.u64 	%rd15668, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15654, 30;
	shr.b64 	%rhs, %rd15654, 34;
	add.u64 	%rd15669, %lhs, %rhs;
	}
	xor.b64  	%rd15670, %rd15668, %rd15669;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15654, 25;
	shr.b64 	%rhs, %rd15654, 39;
	add.u64 	%rd15671, %lhs, %rhs;
	}
	xor.b64  	%rd15672, %rd15670, %rd15671;
	and.b64  	%rd15673, %rd15654, %rd15630;
	xor.b64  	%rd15674, %rd15654, %rd15630;
	and.b64  	%rd15675, %rd15674, %rd15606;
	or.b64  	%rd15676, %rd15675, %rd15673;
	add.s64 	%rd15677, %rd15676, %rd15672;
	add.s64 	%rd15678, %rd15677, %rd15666;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15667, 50;
	shr.b64 	%rhs, %rd15667, 14;
	add.u64 	%rd15679, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15667, 46;
	shr.b64 	%rhs, %rd15667, 18;
	add.u64 	%rd15680, %lhs, %rhs;
	}
	xor.b64  	%rd15681, %rd15679, %rd15680;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15667, 23;
	shr.b64 	%rhs, %rd15667, 41;
	add.u64 	%rd15682, %lhs, %rhs;
	}
	xor.b64  	%rd15683, %rd15681, %rd15682;
	xor.b64  	%rd15684, %rd15643, %rd15619;
	and.b64  	%rd15685, %rd15667, %rd15684;
	xor.b64  	%rd15686, %rd15685, %rd15619;
	add.s64 	%rd15687, %rd15357, %rd15595;
	add.s64 	%rd15688, %rd15687, %rd15686;
	add.s64 	%rd15689, %rd15688, %rd15683;
	add.s64 	%rd15690, %rd15689, 5532061633213252278;
	add.s64 	%rd15691, %rd15690, %rd15606;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15678, 36;
	shr.b64 	%rhs, %rd15678, 28;
	add.u64 	%rd15692, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15678, 30;
	shr.b64 	%rhs, %rd15678, 34;
	add.u64 	%rd15693, %lhs, %rhs;
	}
	xor.b64  	%rd15694, %rd15692, %rd15693;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15678, 25;
	shr.b64 	%rhs, %rd15678, 39;
	add.u64 	%rd15695, %lhs, %rhs;
	}
	xor.b64  	%rd15696, %rd15694, %rd15695;
	and.b64  	%rd15697, %rd15678, %rd15654;
	xor.b64  	%rd15698, %rd15678, %rd15654;
	and.b64  	%rd15699, %rd15698, %rd15630;
	or.b64  	%rd15700, %rd15699, %rd15697;
	add.s64 	%rd15701, %rd15700, %rd15696;
	add.s64 	%rd15702, %rd15701, %rd15690;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15691, 50;
	shr.b64 	%rhs, %rd15691, 14;
	add.u64 	%rd15703, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15691, 46;
	shr.b64 	%rhs, %rd15691, 18;
	add.u64 	%rd15704, %lhs, %rhs;
	}
	xor.b64  	%rd15705, %rd15703, %rd15704;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15691, 23;
	shr.b64 	%rhs, %rd15691, 41;
	add.u64 	%rd15706, %lhs, %rhs;
	}
	xor.b64  	%rd15707, %rd15705, %rd15706;
	xor.b64  	%rd15708, %rd15667, %rd15643;
	and.b64  	%rd15709, %rd15691, %rd15708;
	xor.b64  	%rd15710, %rd15709, %rd15643;
	add.s64 	%rd15711, %rd15370, %rd15619;
	add.s64 	%rd15712, %rd15711, %rd15710;
	add.s64 	%rd15713, %rd15712, %rd15707;
	add.s64 	%rd15714, %rd15713, 6448918945643986474;
	add.s64 	%rd15715, %rd15714, %rd15630;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15702, 36;
	shr.b64 	%rhs, %rd15702, 28;
	add.u64 	%rd15716, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15702, 30;
	shr.b64 	%rhs, %rd15702, 34;
	add.u64 	%rd15717, %lhs, %rhs;
	}
	xor.b64  	%rd15718, %rd15716, %rd15717;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15702, 25;
	shr.b64 	%rhs, %rd15702, 39;
	add.u64 	%rd15719, %lhs, %rhs;
	}
	xor.b64  	%rd15720, %rd15718, %rd15719;
	and.b64  	%rd15721, %rd15702, %rd15678;
	xor.b64  	%rd15722, %rd15702, %rd15678;
	and.b64  	%rd15723, %rd15722, %rd15654;
	or.b64  	%rd15724, %rd15723, %rd15721;
	add.s64 	%rd15725, %rd15724, %rd15720;
	add.s64 	%rd15726, %rd15725, %rd15714;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15715, 50;
	shr.b64 	%rhs, %rd15715, 14;
	add.u64 	%rd15727, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15715, 46;
	shr.b64 	%rhs, %rd15715, 18;
	add.u64 	%rd15728, %lhs, %rhs;
	}
	xor.b64  	%rd15729, %rd15727, %rd15728;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15715, 23;
	shr.b64 	%rhs, %rd15715, 41;
	add.u64 	%rd15730, %lhs, %rhs;
	}
	xor.b64  	%rd15731, %rd15729, %rd15730;
	xor.b64  	%rd15732, %rd15691, %rd15667;
	and.b64  	%rd15733, %rd15715, %rd15732;
	xor.b64  	%rd15734, %rd15733, %rd15667;
	add.s64 	%rd15735, %rd14791, %rd15380;
	add.s64 	%rd15736, %rd15735, %rd15292;
	add.s64 	%rd15737, %rd15736, %rd15375;
	add.s64 	%rd15738, %rd15737, %rd15643;
	add.s64 	%rd15739, %rd15738, %rd15734;
	add.s64 	%rd15740, %rd15739, %rd15731;
	add.s64 	%rd15741, %rd15740, 6902733635092675308;
	add.s64 	%rd15742, %rd15741, %rd15654;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15726, 36;
	shr.b64 	%rhs, %rd15726, 28;
	add.u64 	%rd15743, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15726, 30;
	shr.b64 	%rhs, %rd15726, 34;
	add.u64 	%rd15744, %lhs, %rhs;
	}
	xor.b64  	%rd15745, %rd15743, %rd15744;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15726, 25;
	shr.b64 	%rhs, %rd15726, 39;
	add.u64 	%rd15746, %lhs, %rhs;
	}
	xor.b64  	%rd15747, %rd15745, %rd15746;
	and.b64  	%rd15748, %rd15726, %rd15702;
	xor.b64  	%rd15749, %rd15726, %rd15702;
	and.b64  	%rd15750, %rd15749, %rd15678;
	or.b64  	%rd15751, %rd15750, %rd15748;
	add.s64 	%rd15752, %rd15751, %rd15747;
	add.s64 	%rd15753, %rd15752, %rd15741;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15742, 50;
	shr.b64 	%rhs, %rd15742, 14;
	add.u64 	%rd15754, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15742, 46;
	shr.b64 	%rhs, %rd15742, 18;
	add.u64 	%rd15755, %lhs, %rhs;
	}
	xor.b64  	%rd15756, %rd15754, %rd15755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15742, 23;
	shr.b64 	%rhs, %rd15742, 41;
	add.u64 	%rd15757, %lhs, %rhs;
	}
	xor.b64  	%rd15758, %rd15756, %rd15757;
	xor.b64  	%rd15759, %rd15715, %rd15691;
	and.b64  	%rd15760, %rd15742, %rd15759;
	xor.b64  	%rd15761, %rd15760, %rd15691;
	add.s64 	%rd15762, %rd14804, %rd15390;
	add.s64 	%rd15763, %rd15762, %rd15305;
	add.s64 	%rd15764, %rd15763, %rd15385;
	add.s64 	%rd15765, %rd15764, %rd15667;
	add.s64 	%rd15766, %rd15765, %rd15761;
	add.s64 	%rd15767, %rd15766, %rd15758;
	add.s64 	%rd15768, %rd15767, 7801388544844847127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15753, 36;
	shr.b64 	%rhs, %rd15753, 28;
	add.u64 	%rd15769, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15753, 30;
	shr.b64 	%rhs, %rd15753, 34;
	add.u64 	%rd15770, %lhs, %rhs;
	}
	xor.b64  	%rd15771, %rd15769, %rd15770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd15753, 25;
	shr.b64 	%rhs, %rd15753, 39;
	add.u64 	%rd15772, %lhs, %rhs;
	}
	xor.b64  	%rd15773, %rd15771, %rd15772;
	and.b64  	%rd15774, %rd15753, %rd15726;
	xor.b64  	%rd15775, %rd15753, %rd15726;
	and.b64  	%rd15776, %rd15775, %rd15702;
	or.b64  	%rd15777, %rd15776, %rd15774;
	add.s64 	%rd15778, %rd15773, %rd16657;
	add.s64 	%rd15779, %rd15778, %rd15777;
	add.s64 	%rd15780, %rd15779, %rd15768;
	st.local.u64 	[%rd16624], %rd15780;
	add.s64 	%rd15781, %rd15753, %rd16656;
	st.local.u64 	[%rd16624+8], %rd15781;
	add.s64 	%rd15782, %rd15726, %rd16655;
	st.local.u64 	[%rd16624+16], %rd15782;
	add.s64 	%rd15783, %rd15702, %rd16654;
	st.local.u64 	[%rd16624+24], %rd15783;
	add.s64 	%rd15784, %rd15678, %rd16653;
	add.s64 	%rd15785, %rd15784, %rd15768;
	st.local.u64 	[%rd16624+32], %rd15785;
	add.s64 	%rd15786, %rd15742, %rd16652;
	st.local.u64 	[%rd16624+40], %rd15786;
	add.s64 	%rd15787, %rd15715, %rd16651;
	st.local.u64 	[%rd16624+48], %rd15787;
	add.s64 	%rd15788, %rd15691, %rd16650;
	st.local.u64 	[%rd16624+56], %rd15788;
	mov.b64 	{%r2445, %r2443}, %rd46;
	mov.b64 	{%r2449, %r2447}, %rd47;
	mov.b64 	{%r2453, %r2451}, %rd48;
	mov.b64 	{%r2457, %r2455}, %rd49;
	// begin inline asm
	prmt.b32 %r2442, %r2443, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2444, %r2445, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2446, %r2447, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2448, %r2449, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2450, %r2451, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2452, %r2453, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2454, %r2455, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2456, %r2457, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2458, %r2442, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2460, %r2444, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2462, %r2446, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2464, %r2448, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2466, %r2450, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2468, %r2452, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2470, %r2454, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2472, %r2456, 0, 0x0123;
	// end inline asm
	shr.u32 	%r2509, %r2472, 14;
	cvt.u64.u32 	%rd15789, %r2509;
	and.b64  	%rd15790, %rd15789, 1020;
	add.s64 	%rd15792, %rd8370, %rd15790;
	ld.shared.u32 	%r2510, [%rd15792];
	and.b32  	%r2511, %r2510, -16777216;
	xor.b32  	%r2512, %r2458, %r2511;
	shr.u32 	%r2513, %r2472, 6;
	cvt.u64.u32 	%rd15793, %r2513;
	and.b64  	%rd15794, %rd15793, 1020;
	add.s64 	%rd15796, %rd8374, %rd15794;
	ld.shared.u32 	%r2514, [%rd15796];
	and.b32  	%r2515, %r2514, 16711680;
	xor.b32  	%r2516, %r2512, %r2515;
	shl.b32 	%r2517, %r2472, 2;
	cvt.u64.u32 	%rd15797, %r2517;
	and.b64  	%rd15798, %rd15797, 1020;
	add.s64 	%rd15800, %rd8378, %rd15798;
	ld.shared.u32 	%r2518, [%rd15800];
	and.b32  	%r2519, %r2518, 65280;
	xor.b32  	%r2520, %r2516, %r2519;
	shr.u32 	%r2521, %r2472, 24;
	mul.wide.u32 	%rd15801, %r2521, 4;
	add.s64 	%rd15803, %rd8381, %rd15801;
	ld.shared.u8 	%r2522, [%rd15803];
	xor.b32  	%r2523, %r2520, %r2522;
	xor.b32  	%r2524, %r2523, 16777216;
	xor.b32  	%r2525, %r2524, %r2460;
	xor.b32  	%r2526, %r2525, %r2462;
	xor.b32  	%r2527, %r2526, %r2464;
	shr.u32 	%r2528, %r2527, 24;
	mul.wide.u32 	%rd15804, %r2528, 4;
	add.s64 	%rd15805, %rd8370, %rd15804;
	ld.shared.u32 	%r2529, [%rd15805];
	and.b32  	%r2530, %r2529, -16777216;
	xor.b32  	%r2531, %r2530, %r2466;
	shr.u32 	%r2532, %r2527, 14;
	cvt.u64.u32 	%rd15806, %r2532;
	and.b64  	%rd15807, %rd15806, 1020;
	add.s64 	%rd15808, %rd8374, %rd15807;
	ld.shared.u32 	%r2533, [%rd15808];
	and.b32  	%r2534, %r2533, 16711680;
	xor.b32  	%r2535, %r2531, %r2534;
	shr.u32 	%r2536, %r2527, 6;
	cvt.u64.u32 	%rd15809, %r2536;
	and.b64  	%rd15810, %rd15809, 1020;
	add.s64 	%rd15811, %rd8378, %rd15810;
	ld.shared.u32 	%r2537, [%rd15811];
	and.b32  	%r2538, %r2537, 65280;
	xor.b32  	%r2539, %r2535, %r2538;
	shl.b32 	%r2540, %r2527, 2;
	cvt.u64.u32 	%rd15812, %r2540;
	and.b64  	%rd15813, %rd15812, 1020;
	add.s64 	%rd15814, %rd8381, %rd15813;
	ld.shared.u8 	%r2541, [%rd15814];
	xor.b32  	%r2542, %r2539, %r2541;
	xor.b32  	%r2543, %r2542, %r2468;
	xor.b32  	%r2544, %r2543, %r2470;
	xor.b32  	%r2545, %r2544, %r2472;
	shr.u32 	%r2546, %r2545, 14;
	cvt.u64.u32 	%rd15815, %r2546;
	and.b64  	%rd15816, %rd15815, 1020;
	add.s64 	%rd15817, %rd8370, %rd15816;
	ld.shared.u32 	%r2547, [%rd15817];
	and.b32  	%r2548, %r2547, -16777216;
	xor.b32  	%r2549, %r2524, %r2548;
	shr.u32 	%r2550, %r2545, 6;
	cvt.u64.u32 	%rd15818, %r2550;
	and.b64  	%rd15819, %rd15818, 1020;
	add.s64 	%rd15820, %rd8374, %rd15819;
	ld.shared.u32 	%r2551, [%rd15820];
	and.b32  	%r2552, %r2551, 16711680;
	xor.b32  	%r2553, %r2549, %r2552;
	shl.b32 	%r2554, %r2545, 2;
	cvt.u64.u32 	%rd15821, %r2554;
	and.b64  	%rd15822, %rd15821, 1020;
	add.s64 	%rd15823, %rd8378, %rd15822;
	ld.shared.u32 	%r2555, [%rd15823];
	and.b32  	%r2556, %r2555, 65280;
	xor.b32  	%r2557, %r2553, %r2556;
	shr.u32 	%r2558, %r2545, 24;
	mul.wide.u32 	%rd15824, %r2558, 4;
	add.s64 	%rd15825, %rd8381, %rd15824;
	ld.shared.u8 	%r2559, [%rd15825];
	xor.b32  	%r2560, %r2557, %r2559;
	xor.b32  	%r2561, %r2560, 33554432;
	xor.b32  	%r2562, %r2561, %r2525;
	xor.b32  	%r2563, %r2561, %r2462;
	xor.b32  	%r2564, %r2563, %r2527;
	shr.u32 	%r2565, %r2564, 24;
	mul.wide.u32 	%rd15826, %r2565, 4;
	add.s64 	%rd15827, %rd8370, %rd15826;
	ld.shared.u32 	%r2566, [%rd15827];
	and.b32  	%r2567, %r2566, -16777216;
	xor.b32  	%r2568, %r2567, %r2542;
	shr.u32 	%r2569, %r2564, 14;
	cvt.u64.u32 	%rd15828, %r2569;
	and.b64  	%rd15829, %rd15828, 1020;
	add.s64 	%rd15830, %rd8374, %rd15829;
	ld.shared.u32 	%r2570, [%rd15830];
	and.b32  	%r2571, %r2570, 16711680;
	xor.b32  	%r2572, %r2568, %r2571;
	shr.u32 	%r2573, %r2564, 6;
	cvt.u64.u32 	%rd15831, %r2573;
	and.b64  	%rd15832, %rd15831, 1020;
	add.s64 	%rd15833, %rd8378, %rd15832;
	ld.shared.u32 	%r2574, [%rd15833];
	and.b32  	%r2575, %r2574, 65280;
	xor.b32  	%r2576, %r2572, %r2575;
	shl.b32 	%r2577, %r2564, 2;
	cvt.u64.u32 	%rd15834, %r2577;
	and.b64  	%rd15835, %rd15834, 1020;
	add.s64 	%rd15836, %rd8381, %rd15835;
	ld.shared.u8 	%r2578, [%rd15836];
	xor.b32  	%r2579, %r2576, %r2578;
	xor.b32  	%r2580, %r2579, %r2543;
	xor.b32  	%r2581, %r2579, %r2470;
	xor.b32  	%r2582, %r2581, %r2545;
	shr.u32 	%r2583, %r2582, 14;
	cvt.u64.u32 	%rd15837, %r2583;
	and.b64  	%rd15838, %rd15837, 1020;
	add.s64 	%rd15839, %rd8370, %rd15838;
	ld.shared.u32 	%r2584, [%rd15839];
	and.b32  	%r2585, %r2584, -16777216;
	xor.b32  	%r2586, %r2561, %r2585;
	shr.u32 	%r2587, %r2582, 6;
	cvt.u64.u32 	%rd15840, %r2587;
	and.b64  	%rd15841, %rd15840, 1020;
	add.s64 	%rd15842, %rd8374, %rd15841;
	ld.shared.u32 	%r2588, [%rd15842];
	and.b32  	%r2589, %r2588, 16711680;
	xor.b32  	%r2590, %r2586, %r2589;
	shl.b32 	%r2591, %r2582, 2;
	cvt.u64.u32 	%rd15843, %r2591;
	and.b64  	%rd15844, %rd15843, 1020;
	add.s64 	%rd15845, %rd8378, %rd15844;
	ld.shared.u32 	%r2592, [%rd15845];
	and.b32  	%r2593, %r2592, 65280;
	xor.b32  	%r2594, %r2590, %r2593;
	shr.u32 	%r2595, %r2582, 24;
	mul.wide.u32 	%rd15846, %r2595, 4;
	add.s64 	%rd15847, %rd8381, %rd15846;
	ld.shared.u8 	%r2596, [%rd15847];
	xor.b32  	%r2597, %r2594, %r2596;
	xor.b32  	%r2598, %r2597, 67108864;
	xor.b32  	%r2599, %r2598, %r2562;
	xor.b32  	%r2600, %r2599, %r2527;
	shr.u32 	%r2601, %r2600, 24;
	mul.wide.u32 	%rd15848, %r2601, 4;
	add.s64 	%rd15849, %rd8370, %rd15848;
	ld.shared.u32 	%r2602, [%rd15849];
	and.b32  	%r2603, %r2602, -16777216;
	xor.b32  	%r2604, %r2603, %r2579;
	shr.u32 	%r2605, %r2600, 14;
	cvt.u64.u32 	%rd15850, %r2605;
	and.b64  	%rd15851, %rd15850, 1020;
	add.s64 	%rd15852, %rd8374, %rd15851;
	ld.shared.u32 	%r2606, [%rd15852];
	and.b32  	%r2607, %r2606, 16711680;
	xor.b32  	%r2608, %r2604, %r2607;
	shr.u32 	%r2609, %r2600, 6;
	cvt.u64.u32 	%rd15853, %r2609;
	and.b64  	%rd15854, %rd15853, 1020;
	add.s64 	%rd15855, %rd8378, %rd15854;
	ld.shared.u32 	%r2610, [%rd15855];
	and.b32  	%r2611, %r2610, 65280;
	xor.b32  	%r2612, %r2608, %r2611;
	shl.b32 	%r2613, %r2600, 2;
	cvt.u64.u32 	%rd15856, %r2613;
	and.b64  	%rd15857, %rd15856, 1020;
	add.s64 	%rd15858, %rd8381, %rd15857;
	ld.shared.u8 	%r2614, [%rd15858];
	xor.b32  	%r2615, %r2612, %r2614;
	xor.b32  	%r2616, %r2615, %r2580;
	xor.b32  	%r2617, %r2616, %r2545;
	shr.u32 	%r2618, %r2617, 14;
	cvt.u64.u32 	%rd15859, %r2618;
	and.b64  	%rd15860, %rd15859, 1020;
	add.s64 	%rd15861, %rd8370, %rd15860;
	ld.shared.u32 	%r2619, [%rd15861];
	and.b32  	%r2620, %r2619, -16777216;
	xor.b32  	%r2621, %r2598, %r2620;
	shr.u32 	%r2622, %r2617, 6;
	cvt.u64.u32 	%rd15862, %r2622;
	and.b64  	%rd15863, %rd15862, 1020;
	add.s64 	%rd15864, %rd8374, %rd15863;
	ld.shared.u32 	%r2623, [%rd15864];
	and.b32  	%r2624, %r2623, 16711680;
	xor.b32  	%r2625, %r2621, %r2624;
	shl.b32 	%r2626, %r2617, 2;
	cvt.u64.u32 	%rd15865, %r2626;
	and.b64  	%rd15866, %rd15865, 1020;
	add.s64 	%rd15867, %rd8378, %rd15866;
	ld.shared.u32 	%r2627, [%rd15867];
	and.b32  	%r2628, %r2627, 65280;
	xor.b32  	%r2629, %r2625, %r2628;
	shr.u32 	%r2630, %r2617, 24;
	mul.wide.u32 	%rd15868, %r2630, 4;
	add.s64 	%rd15869, %rd8381, %rd15868;
	ld.shared.u8 	%r2631, [%rd15869];
	xor.b32  	%r2632, %r2629, %r2631;
	xor.b32  	%r2633, %r2632, 134217728;
	xor.b32  	%r2634, %r2633, %r2599;
	xor.b32  	%r2635, %r2633, %r2563;
	xor.b32  	%r2636, %r2635, %r2600;
	shr.u32 	%r2637, %r2636, 24;
	mul.wide.u32 	%rd15870, %r2637, 4;
	add.s64 	%rd15871, %rd8370, %rd15870;
	ld.shared.u32 	%r2638, [%rd15871];
	and.b32  	%r2639, %r2638, -16777216;
	xor.b32  	%r2640, %r2639, %r2615;
	shr.u32 	%r2641, %r2636, 14;
	cvt.u64.u32 	%rd15872, %r2641;
	and.b64  	%rd15873, %rd15872, 1020;
	add.s64 	%rd15874, %rd8374, %rd15873;
	ld.shared.u32 	%r2642, [%rd15874];
	and.b32  	%r2643, %r2642, 16711680;
	xor.b32  	%r2644, %r2640, %r2643;
	shr.u32 	%r2645, %r2636, 6;
	cvt.u64.u32 	%rd15875, %r2645;
	and.b64  	%rd15876, %rd15875, 1020;
	add.s64 	%rd15877, %rd8378, %rd15876;
	ld.shared.u32 	%r2646, [%rd15877];
	and.b32  	%r2647, %r2646, 65280;
	xor.b32  	%r2648, %r2644, %r2647;
	shl.b32 	%r2649, %r2636, 2;
	cvt.u64.u32 	%rd15878, %r2649;
	and.b64  	%rd15879, %rd15878, 1020;
	add.s64 	%rd15880, %rd8381, %rd15879;
	ld.shared.u8 	%r2650, [%rd15880];
	xor.b32  	%r2651, %r2648, %r2650;
	xor.b32  	%r2652, %r2651, %r2616;
	xor.b32  	%r2653, %r2651, %r2581;
	xor.b32  	%r2654, %r2653, %r2617;
	shr.u32 	%r2655, %r2654, 14;
	cvt.u64.u32 	%rd15881, %r2655;
	and.b64  	%rd15882, %rd15881, 1020;
	add.s64 	%rd15883, %rd8370, %rd15882;
	ld.shared.u32 	%r2656, [%rd15883];
	and.b32  	%r2657, %r2656, -16777216;
	xor.b32  	%r2658, %r2633, %r2657;
	shr.u32 	%r2659, %r2654, 6;
	cvt.u64.u32 	%rd15884, %r2659;
	and.b64  	%rd15885, %rd15884, 1020;
	add.s64 	%rd15886, %rd8374, %rd15885;
	ld.shared.u32 	%r2660, [%rd15886];
	and.b32  	%r2661, %r2660, 16711680;
	xor.b32  	%r2662, %r2658, %r2661;
	shl.b32 	%r2663, %r2654, 2;
	cvt.u64.u32 	%rd15887, %r2663;
	and.b64  	%rd15888, %rd15887, 1020;
	add.s64 	%rd15889, %rd8378, %rd15888;
	ld.shared.u32 	%r2664, [%rd15889];
	and.b32  	%r2665, %r2664, 65280;
	xor.b32  	%r2666, %r2662, %r2665;
	shr.u32 	%r2667, %r2654, 24;
	mul.wide.u32 	%rd15890, %r2667, 4;
	add.s64 	%rd15891, %rd8381, %rd15890;
	ld.shared.u8 	%r2668, [%rd15891];
	xor.b32  	%r2669, %r2666, %r2668;
	xor.b32  	%r2670, %r2669, 268435456;
	xor.b32  	%r2671, %r2670, %r2634;
	xor.b32  	%r2672, %r2671, %r2600;
	shr.u32 	%r2673, %r2672, 24;
	mul.wide.u32 	%rd15892, %r2673, 4;
	add.s64 	%rd15893, %rd8370, %rd15892;
	ld.shared.u32 	%r2674, [%rd15893];
	and.b32  	%r2675, %r2674, -16777216;
	xor.b32  	%r2676, %r2675, %r2651;
	shr.u32 	%r2677, %r2672, 14;
	cvt.u64.u32 	%rd15894, %r2677;
	and.b64  	%rd15895, %rd15894, 1020;
	add.s64 	%rd15896, %rd8374, %rd15895;
	ld.shared.u32 	%r2678, [%rd15896];
	and.b32  	%r2679, %r2678, 16711680;
	xor.b32  	%r2680, %r2676, %r2679;
	shr.u32 	%r2681, %r2672, 6;
	cvt.u64.u32 	%rd15897, %r2681;
	and.b64  	%rd15898, %rd15897, 1020;
	add.s64 	%rd15899, %rd8378, %rd15898;
	ld.shared.u32 	%r2682, [%rd15899];
	and.b32  	%r2683, %r2682, 65280;
	xor.b32  	%r2684, %r2680, %r2683;
	shl.b32 	%r2685, %r2672, 2;
	cvt.u64.u32 	%rd15900, %r2685;
	and.b64  	%rd15901, %rd15900, 1020;
	add.s64 	%rd15902, %rd8381, %rd15901;
	ld.shared.u8 	%r2686, [%rd15902];
	xor.b32  	%r2687, %r2684, %r2686;
	xor.b32  	%r2688, %r2687, %r2652;
	xor.b32  	%r2689, %r2688, %r2617;
	shr.u32 	%r2690, %r2689, 14;
	cvt.u64.u32 	%rd15903, %r2690;
	and.b64  	%rd15904, %rd15903, 1020;
	add.s64 	%rd15905, %rd8370, %rd15904;
	ld.shared.u32 	%r2691, [%rd15905];
	and.b32  	%r2692, %r2691, -16777216;
	xor.b32  	%r2693, %r2670, %r2692;
	shr.u32 	%r2694, %r2689, 6;
	cvt.u64.u32 	%rd15906, %r2694;
	and.b64  	%rd15907, %rd15906, 1020;
	add.s64 	%rd15908, %rd8374, %rd15907;
	ld.shared.u32 	%r2695, [%rd15908];
	and.b32  	%r2696, %r2695, 16711680;
	xor.b32  	%r2697, %r2693, %r2696;
	shl.b32 	%r2698, %r2689, 2;
	cvt.u64.u32 	%rd15909, %r2698;
	and.b64  	%rd15910, %rd15909, 1020;
	add.s64 	%rd15911, %rd8378, %rd15910;
	ld.shared.u32 	%r2699, [%rd15911];
	and.b32  	%r2700, %r2699, 65280;
	xor.b32  	%r2701, %r2697, %r2700;
	shr.u32 	%r2702, %r2689, 24;
	mul.wide.u32 	%rd15912, %r2702, 4;
	add.s64 	%rd15913, %rd8381, %rd15912;
	ld.shared.u8 	%r2703, [%rd15913];
	xor.b32  	%r2704, %r2701, %r2703;
	xor.b32  	%r2705, %r2704, 536870912;
	xor.b32  	%r2706, %r2705, %r2671;
	xor.b32  	%r2707, %r2705, %r2635;
	xor.b32  	%r2708, %r2707, %r2672;
	shr.u32 	%r2709, %r2708, 24;
	mul.wide.u32 	%rd15914, %r2709, 4;
	add.s64 	%rd15915, %rd8370, %rd15914;
	ld.shared.u32 	%r2710, [%rd15915];
	and.b32  	%r2711, %r2710, -16777216;
	xor.b32  	%r2712, %r2711, %r2687;
	shr.u32 	%r2713, %r2708, 14;
	cvt.u64.u32 	%rd15916, %r2713;
	and.b64  	%rd15917, %rd15916, 1020;
	add.s64 	%rd15918, %rd8374, %rd15917;
	ld.shared.u32 	%r2714, [%rd15918];
	and.b32  	%r2715, %r2714, 16711680;
	xor.b32  	%r2716, %r2712, %r2715;
	shr.u32 	%r2717, %r2708, 6;
	cvt.u64.u32 	%rd15919, %r2717;
	and.b64  	%rd15920, %rd15919, 1020;
	add.s64 	%rd15921, %rd8378, %rd15920;
	ld.shared.u32 	%r2718, [%rd15921];
	and.b32  	%r2719, %r2718, 65280;
	xor.b32  	%r2720, %r2716, %r2719;
	shl.b32 	%r2721, %r2708, 2;
	cvt.u64.u32 	%rd15922, %r2721;
	and.b64  	%rd15923, %rd15922, 1020;
	add.s64 	%rd15924, %rd8381, %rd15923;
	ld.shared.u8 	%r2722, [%rd15924];
	xor.b32  	%r2723, %r2720, %r2722;
	xor.b32  	%r2724, %r2723, %r2653;
	xor.b32  	%r2725, %r2724, %r2689;
	shr.u32 	%r2726, %r2725, 14;
	cvt.u64.u32 	%rd15925, %r2726;
	and.b64  	%rd15926, %rd15925, 1020;
	add.s64 	%rd15927, %rd8370, %rd15926;
	ld.shared.u32 	%r2727, [%rd15927];
	and.b32  	%r2728, %r2727, -16777216;
	xor.b32  	%r2729, %r2705, %r2728;
	shr.u32 	%r2730, %r2725, 6;
	cvt.u64.u32 	%rd15928, %r2730;
	and.b64  	%rd15929, %rd15928, 1020;
	add.s64 	%rd15930, %rd8374, %rd15929;
	ld.shared.u32 	%r2731, [%rd15930];
	and.b32  	%r2732, %r2731, 16711680;
	xor.b32  	%r2733, %r2729, %r2732;
	shl.b32 	%r2734, %r2725, 2;
	cvt.u64.u32 	%rd15931, %r2734;
	and.b64  	%rd15932, %rd15931, 1020;
	add.s64 	%rd15933, %rd8378, %rd15932;
	ld.shared.u32 	%r2735, [%rd15933];
	and.b32  	%r2736, %r2735, 65280;
	xor.b32  	%r2737, %r2733, %r2736;
	shr.u32 	%r2738, %r2725, 24;
	mul.wide.u32 	%rd15934, %r2738, 4;
	add.s64 	%rd15935, %rd8381, %rd15934;
	ld.shared.u8 	%r2739, [%rd15935];
	xor.b32  	%r2740, %r2737, %r2739;
	xor.b32  	%r2741, %r2740, 1073741824;
	xor.b32  	%r2742, %r2741, %r2706;
	xor.b32  	%r2743, %r2742, %r2707;
	xor.b32  	%r2744, %r2742, %r2672;
	mov.b64 	{%r2745, %r2746}, %rd15780;
	ld.global.u32 	%r2747, [%rd16634+12];
	mul.wide.u32 	%rd15936, %r2747, 568;
	add.s64 	%rd15937, %rd16607, %rd15936;
	ld.global.u32 	%r2748, [%rd15937];
	xor.b32  	%r2475, %r2748, %r2746;
	ld.global.u32 	%r2749, [%rd15937+4];
	xor.b32  	%r2477, %r2749, %r2745;
	mov.b64 	{%r2750, %r2751}, %rd15781;
	ld.global.u32 	%r2752, [%rd15937+8];
	xor.b32  	%r2479, %r2752, %r2751;
	ld.global.u32 	%r2753, [%rd15937+12];
	xor.b32  	%r2481, %r2753, %r2750;
	// begin inline asm
	prmt.b32 %r2474, %r2475, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2476, %r2477, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2478, %r2479, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2480, %r2481, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2482, %r2474, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2484, %r2476, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2486, %r2478, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2488, %r2480, 0, 0x0123;
	// end inline asm
	xor.b32  	%r2754, %r2482, %r2458;
	xor.b32  	%r2755, %r2484, %r2460;
	xor.b32  	%r2756, %r2486, %r2462;
	xor.b32  	%r2757, %r2488, %r2464;
	shr.u32 	%r2758, %r2754, 24;
	mul.wide.u32 	%rd15938, %r2758, 4;
	add.s64 	%rd15939, %rd8378, %rd15938;
	shr.u32 	%r2759, %r2755, 14;
	cvt.u64.u32 	%rd15940, %r2759;
	and.b64  	%rd15941, %rd15940, 1020;
	add.s64 	%rd15942, %rd8381, %rd15941;
	shr.u32 	%r2760, %r2756, 6;
	cvt.u64.u32 	%rd15943, %r2760;
	and.b64  	%rd15944, %rd15943, 1020;
	add.s64 	%rd15945, %rd8370, %rd15944;
	shl.b32 	%r2761, %r2757, 2;
	cvt.u64.u32 	%rd15946, %r2761;
	and.b64  	%rd15947, %rd15946, 1020;
	add.s64 	%rd15948, %rd8374, %rd15947;
	ld.shared.u32 	%r2762, [%rd15939];
	xor.b32  	%r2763, %r2762, %r2466;
	ld.shared.u32 	%r2764, [%rd15942];
	xor.b32  	%r2765, %r2763, %r2764;
	ld.shared.u32 	%r2766, [%rd15945];
	xor.b32  	%r2767, %r2765, %r2766;
	ld.shared.u32 	%r2768, [%rd15948];
	xor.b32  	%r2769, %r2767, %r2768;
	shr.u32 	%r2770, %r2755, 24;
	mul.wide.u32 	%rd15949, %r2770, 4;
	add.s64 	%rd15950, %rd8378, %rd15949;
	shr.u32 	%r2771, %r2756, 14;
	cvt.u64.u32 	%rd15951, %r2771;
	and.b64  	%rd15952, %rd15951, 1020;
	add.s64 	%rd15953, %rd8381, %rd15952;
	shr.u32 	%r2772, %r2757, 6;
	cvt.u64.u32 	%rd15954, %r2772;
	and.b64  	%rd15955, %rd15954, 1020;
	add.s64 	%rd15956, %rd8370, %rd15955;
	shl.b32 	%r2773, %r2754, 2;
	cvt.u64.u32 	%rd15957, %r2773;
	and.b64  	%rd15958, %rd15957, 1020;
	add.s64 	%rd15959, %rd8374, %rd15958;
	ld.shared.u32 	%r2774, [%rd15950];
	xor.b32  	%r2775, %r2774, %r2468;
	ld.shared.u32 	%r2776, [%rd15953];
	xor.b32  	%r2777, %r2775, %r2776;
	ld.shared.u32 	%r2778, [%rd15956];
	xor.b32  	%r2779, %r2777, %r2778;
	ld.shared.u32 	%r2780, [%rd15959];
	xor.b32  	%r2781, %r2779, %r2780;
	shr.u32 	%r2782, %r2756, 24;
	mul.wide.u32 	%rd15960, %r2782, 4;
	add.s64 	%rd15961, %rd8378, %rd15960;
	shr.u32 	%r2783, %r2757, 14;
	cvt.u64.u32 	%rd15962, %r2783;
	and.b64  	%rd15963, %rd15962, 1020;
	add.s64 	%rd15964, %rd8381, %rd15963;
	shr.u32 	%r2784, %r2754, 6;
	cvt.u64.u32 	%rd15965, %r2784;
	and.b64  	%rd15966, %rd15965, 1020;
	add.s64 	%rd15967, %rd8370, %rd15966;
	shl.b32 	%r2785, %r2755, 2;
	cvt.u64.u32 	%rd15968, %r2785;
	and.b64  	%rd15969, %rd15968, 1020;
	add.s64 	%rd15970, %rd8374, %rd15969;
	ld.shared.u32 	%r2786, [%rd15961];
	xor.b32  	%r2787, %r2786, %r2470;
	ld.shared.u32 	%r2788, [%rd15964];
	xor.b32  	%r2789, %r2787, %r2788;
	ld.shared.u32 	%r2790, [%rd15967];
	xor.b32  	%r2791, %r2789, %r2790;
	ld.shared.u32 	%r2792, [%rd15970];
	xor.b32  	%r2793, %r2791, %r2792;
	shr.u32 	%r2794, %r2757, 24;
	mul.wide.u32 	%rd15971, %r2794, 4;
	add.s64 	%rd15972, %rd8378, %rd15971;
	shr.u32 	%r2795, %r2754, 14;
	cvt.u64.u32 	%rd15973, %r2795;
	and.b64  	%rd15974, %rd15973, 1020;
	add.s64 	%rd15975, %rd8381, %rd15974;
	shr.u32 	%r2796, %r2755, 6;
	cvt.u64.u32 	%rd15976, %r2796;
	and.b64  	%rd15977, %rd15976, 1020;
	add.s64 	%rd15978, %rd8370, %rd15977;
	shl.b32 	%r2797, %r2756, 2;
	cvt.u64.u32 	%rd15979, %r2797;
	and.b64  	%rd15980, %rd15979, 1020;
	add.s64 	%rd15981, %rd8374, %rd15980;
	ld.shared.u32 	%r2798, [%rd15972];
	xor.b32  	%r2799, %r2798, %r2472;
	ld.shared.u32 	%r2800, [%rd15975];
	xor.b32  	%r2801, %r2799, %r2800;
	ld.shared.u32 	%r2802, [%rd15978];
	xor.b32  	%r2803, %r2801, %r2802;
	ld.shared.u32 	%r2804, [%rd15981];
	xor.b32  	%r2805, %r2803, %r2804;
	shr.u32 	%r2806, %r2769, 24;
	mul.wide.u32 	%rd15982, %r2806, 4;
	add.s64 	%rd15983, %rd8378, %rd15982;
	shr.u32 	%r2807, %r2781, 14;
	cvt.u64.u32 	%rd15984, %r2807;
	and.b64  	%rd15985, %rd15984, 1020;
	add.s64 	%rd15986, %rd8381, %rd15985;
	shr.u32 	%r2808, %r2793, 6;
	cvt.u64.u32 	%rd15987, %r2808;
	and.b64  	%rd15988, %rd15987, 1020;
	add.s64 	%rd15989, %rd8370, %rd15988;
	shl.b32 	%r2809, %r2805, 2;
	cvt.u64.u32 	%rd15990, %r2809;
	and.b64  	%rd15991, %rd15990, 1020;
	add.s64 	%rd15992, %rd8374, %rd15991;
	ld.shared.u32 	%r2810, [%rd15983];
	xor.b32  	%r2811, %r2810, %r2524;
	ld.shared.u32 	%r2812, [%rd15986];
	xor.b32  	%r2813, %r2811, %r2812;
	ld.shared.u32 	%r2814, [%rd15989];
	xor.b32  	%r2815, %r2813, %r2814;
	ld.shared.u32 	%r2816, [%rd15992];
	xor.b32  	%r2817, %r2815, %r2816;
	shr.u32 	%r2818, %r2781, 24;
	mul.wide.u32 	%rd15993, %r2818, 4;
	add.s64 	%rd15994, %rd8378, %rd15993;
	shr.u32 	%r2819, %r2793, 14;
	cvt.u64.u32 	%rd15995, %r2819;
	and.b64  	%rd15996, %rd15995, 1020;
	add.s64 	%rd15997, %rd8381, %rd15996;
	shr.u32 	%r2820, %r2805, 6;
	cvt.u64.u32 	%rd15998, %r2820;
	and.b64  	%rd15999, %rd15998, 1020;
	add.s64 	%rd16000, %rd8370, %rd15999;
	shl.b32 	%r2821, %r2769, 2;
	cvt.u64.u32 	%rd16001, %r2821;
	and.b64  	%rd16002, %rd16001, 1020;
	add.s64 	%rd16003, %rd8374, %rd16002;
	ld.shared.u32 	%r2822, [%rd15994];
	xor.b32  	%r2823, %r2822, %r2525;
	ld.shared.u32 	%r2824, [%rd15997];
	xor.b32  	%r2825, %r2823, %r2824;
	ld.shared.u32 	%r2826, [%rd16000];
	xor.b32  	%r2827, %r2825, %r2826;
	ld.shared.u32 	%r2828, [%rd16003];
	xor.b32  	%r2829, %r2827, %r2828;
	shr.u32 	%r2830, %r2793, 24;
	mul.wide.u32 	%rd16004, %r2830, 4;
	add.s64 	%rd16005, %rd8378, %rd16004;
	shr.u32 	%r2831, %r2805, 14;
	cvt.u64.u32 	%rd16006, %r2831;
	and.b64  	%rd16007, %rd16006, 1020;
	add.s64 	%rd16008, %rd8381, %rd16007;
	shr.u32 	%r2832, %r2769, 6;
	cvt.u64.u32 	%rd16009, %r2832;
	and.b64  	%rd16010, %rd16009, 1020;
	add.s64 	%rd16011, %rd8370, %rd16010;
	shl.b32 	%r2833, %r2781, 2;
	cvt.u64.u32 	%rd16012, %r2833;
	and.b64  	%rd16013, %rd16012, 1020;
	add.s64 	%rd16014, %rd8374, %rd16013;
	ld.shared.u32 	%r2834, [%rd16005];
	xor.b32  	%r2835, %r2834, %r2526;
	ld.shared.u32 	%r2836, [%rd16008];
	xor.b32  	%r2837, %r2835, %r2836;
	ld.shared.u32 	%r2838, [%rd16011];
	xor.b32  	%r2839, %r2837, %r2838;
	ld.shared.u32 	%r2840, [%rd16014];
	xor.b32  	%r2841, %r2839, %r2840;
	shr.u32 	%r2842, %r2805, 24;
	mul.wide.u32 	%rd16015, %r2842, 4;
	add.s64 	%rd16016, %rd8378, %rd16015;
	shr.u32 	%r2843, %r2769, 14;
	cvt.u64.u32 	%rd16017, %r2843;
	and.b64  	%rd16018, %rd16017, 1020;
	add.s64 	%rd16019, %rd8381, %rd16018;
	shr.u32 	%r2844, %r2781, 6;
	cvt.u64.u32 	%rd16020, %r2844;
	and.b64  	%rd16021, %rd16020, 1020;
	add.s64 	%rd16022, %rd8370, %rd16021;
	shl.b32 	%r2845, %r2793, 2;
	cvt.u64.u32 	%rd16023, %r2845;
	and.b64  	%rd16024, %rd16023, 1020;
	add.s64 	%rd16025, %rd8374, %rd16024;
	ld.shared.u32 	%r2846, [%rd16016];
	xor.b32  	%r2847, %r2846, %r2527;
	ld.shared.u32 	%r2848, [%rd16019];
	xor.b32  	%r2849, %r2847, %r2848;
	ld.shared.u32 	%r2850, [%rd16022];
	xor.b32  	%r2851, %r2849, %r2850;
	ld.shared.u32 	%r2852, [%rd16025];
	xor.b32  	%r2853, %r2851, %r2852;
	shr.u32 	%r2854, %r2817, 24;
	mul.wide.u32 	%rd16026, %r2854, 4;
	add.s64 	%rd16027, %rd8378, %rd16026;
	shr.u32 	%r2855, %r2829, 14;
	cvt.u64.u32 	%rd16028, %r2855;
	and.b64  	%rd16029, %rd16028, 1020;
	add.s64 	%rd16030, %rd8381, %rd16029;
	shr.u32 	%r2856, %r2841, 6;
	cvt.u64.u32 	%rd16031, %r2856;
	and.b64  	%rd16032, %rd16031, 1020;
	add.s64 	%rd16033, %rd8370, %rd16032;
	shl.b32 	%r2857, %r2853, 2;
	cvt.u64.u32 	%rd16034, %r2857;
	and.b64  	%rd16035, %rd16034, 1020;
	add.s64 	%rd16036, %rd8374, %rd16035;
	ld.shared.u32 	%r2858, [%rd16027];
	xor.b32  	%r2859, %r2858, %r2542;
	ld.shared.u32 	%r2860, [%rd16030];
	xor.b32  	%r2861, %r2859, %r2860;
	ld.shared.u32 	%r2862, [%rd16033];
	xor.b32  	%r2863, %r2861, %r2862;
	ld.shared.u32 	%r2864, [%rd16036];
	xor.b32  	%r2865, %r2863, %r2864;
	shr.u32 	%r2866, %r2829, 24;
	mul.wide.u32 	%rd16037, %r2866, 4;
	add.s64 	%rd16038, %rd8378, %rd16037;
	shr.u32 	%r2867, %r2841, 14;
	cvt.u64.u32 	%rd16039, %r2867;
	and.b64  	%rd16040, %rd16039, 1020;
	add.s64 	%rd16041, %rd8381, %rd16040;
	shr.u32 	%r2868, %r2853, 6;
	cvt.u64.u32 	%rd16042, %r2868;
	and.b64  	%rd16043, %rd16042, 1020;
	add.s64 	%rd16044, %rd8370, %rd16043;
	shl.b32 	%r2869, %r2817, 2;
	cvt.u64.u32 	%rd16045, %r2869;
	and.b64  	%rd16046, %rd16045, 1020;
	add.s64 	%rd16047, %rd8374, %rd16046;
	ld.shared.u32 	%r2870, [%rd16038];
	xor.b32  	%r2871, %r2870, %r2543;
	ld.shared.u32 	%r2872, [%rd16041];
	xor.b32  	%r2873, %r2871, %r2872;
	ld.shared.u32 	%r2874, [%rd16044];
	xor.b32  	%r2875, %r2873, %r2874;
	ld.shared.u32 	%r2876, [%rd16047];
	xor.b32  	%r2877, %r2875, %r2876;
	shr.u32 	%r2878, %r2841, 24;
	mul.wide.u32 	%rd16048, %r2878, 4;
	add.s64 	%rd16049, %rd8378, %rd16048;
	shr.u32 	%r2879, %r2853, 14;
	cvt.u64.u32 	%rd16050, %r2879;
	and.b64  	%rd16051, %rd16050, 1020;
	add.s64 	%rd16052, %rd8381, %rd16051;
	shr.u32 	%r2880, %r2817, 6;
	cvt.u64.u32 	%rd16053, %r2880;
	and.b64  	%rd16054, %rd16053, 1020;
	add.s64 	%rd16055, %rd8370, %rd16054;
	shl.b32 	%r2881, %r2829, 2;
	cvt.u64.u32 	%rd16056, %r2881;
	and.b64  	%rd16057, %rd16056, 1020;
	add.s64 	%rd16058, %rd8374, %rd16057;
	ld.shared.u32 	%r2882, [%rd16049];
	xor.b32  	%r2883, %r2882, %r2544;
	ld.shared.u32 	%r2884, [%rd16052];
	xor.b32  	%r2885, %r2883, %r2884;
	ld.shared.u32 	%r2886, [%rd16055];
	xor.b32  	%r2887, %r2885, %r2886;
	ld.shared.u32 	%r2888, [%rd16058];
	xor.b32  	%r2889, %r2887, %r2888;
	shr.u32 	%r2890, %r2853, 24;
	mul.wide.u32 	%rd16059, %r2890, 4;
	add.s64 	%rd16060, %rd8378, %rd16059;
	shr.u32 	%r2891, %r2817, 14;
	cvt.u64.u32 	%rd16061, %r2891;
	and.b64  	%rd16062, %rd16061, 1020;
	add.s64 	%rd16063, %rd8381, %rd16062;
	shr.u32 	%r2892, %r2829, 6;
	cvt.u64.u32 	%rd16064, %r2892;
	and.b64  	%rd16065, %rd16064, 1020;
	add.s64 	%rd16066, %rd8370, %rd16065;
	shl.b32 	%r2893, %r2841, 2;
	cvt.u64.u32 	%rd16067, %r2893;
	and.b64  	%rd16068, %rd16067, 1020;
	add.s64 	%rd16069, %rd8374, %rd16068;
	ld.shared.u32 	%r2894, [%rd16060];
	xor.b32  	%r2895, %r2894, %r2545;
	ld.shared.u32 	%r2896, [%rd16063];
	xor.b32  	%r2897, %r2895, %r2896;
	ld.shared.u32 	%r2898, [%rd16066];
	xor.b32  	%r2899, %r2897, %r2898;
	ld.shared.u32 	%r2900, [%rd16069];
	xor.b32  	%r2901, %r2899, %r2900;
	shr.u32 	%r2902, %r2865, 24;
	mul.wide.u32 	%rd16070, %r2902, 4;
	add.s64 	%rd16071, %rd8378, %rd16070;
	shr.u32 	%r2903, %r2877, 14;
	cvt.u64.u32 	%rd16072, %r2903;
	and.b64  	%rd16073, %rd16072, 1020;
	add.s64 	%rd16074, %rd8381, %rd16073;
	shr.u32 	%r2904, %r2889, 6;
	cvt.u64.u32 	%rd16075, %r2904;
	and.b64  	%rd16076, %rd16075, 1020;
	add.s64 	%rd16077, %rd8370, %rd16076;
	shl.b32 	%r2905, %r2901, 2;
	cvt.u64.u32 	%rd16078, %r2905;
	and.b64  	%rd16079, %rd16078, 1020;
	add.s64 	%rd16080, %rd8374, %rd16079;
	ld.shared.u32 	%r2906, [%rd16071];
	xor.b32  	%r2907, %r2906, %r2561;
	ld.shared.u32 	%r2908, [%rd16074];
	xor.b32  	%r2909, %r2907, %r2908;
	ld.shared.u32 	%r2910, [%rd16077];
	xor.b32  	%r2911, %r2909, %r2910;
	ld.shared.u32 	%r2912, [%rd16080];
	xor.b32  	%r2913, %r2911, %r2912;
	shr.u32 	%r2914, %r2877, 24;
	mul.wide.u32 	%rd16081, %r2914, 4;
	add.s64 	%rd16082, %rd8378, %rd16081;
	shr.u32 	%r2915, %r2889, 14;
	cvt.u64.u32 	%rd16083, %r2915;
	and.b64  	%rd16084, %rd16083, 1020;
	add.s64 	%rd16085, %rd8381, %rd16084;
	shr.u32 	%r2916, %r2901, 6;
	cvt.u64.u32 	%rd16086, %r2916;
	and.b64  	%rd16087, %rd16086, 1020;
	add.s64 	%rd16088, %rd8370, %rd16087;
	shl.b32 	%r2917, %r2865, 2;
	cvt.u64.u32 	%rd16089, %r2917;
	and.b64  	%rd16090, %rd16089, 1020;
	add.s64 	%rd16091, %rd8374, %rd16090;
	ld.shared.u32 	%r2918, [%rd16082];
	xor.b32  	%r2919, %r2918, %r2562;
	ld.shared.u32 	%r2920, [%rd16085];
	xor.b32  	%r2921, %r2919, %r2920;
	ld.shared.u32 	%r2922, [%rd16088];
	xor.b32  	%r2923, %r2921, %r2922;
	ld.shared.u32 	%r2924, [%rd16091];
	xor.b32  	%r2925, %r2923, %r2924;
	shr.u32 	%r2926, %r2889, 24;
	mul.wide.u32 	%rd16092, %r2926, 4;
	add.s64 	%rd16093, %rd8378, %rd16092;
	shr.u32 	%r2927, %r2901, 14;
	cvt.u64.u32 	%rd16094, %r2927;
	and.b64  	%rd16095, %rd16094, 1020;
	add.s64 	%rd16096, %rd8381, %rd16095;
	shr.u32 	%r2928, %r2865, 6;
	cvt.u64.u32 	%rd16097, %r2928;
	and.b64  	%rd16098, %rd16097, 1020;
	add.s64 	%rd16099, %rd8370, %rd16098;
	shl.b32 	%r2929, %r2877, 2;
	cvt.u64.u32 	%rd16100, %r2929;
	and.b64  	%rd16101, %rd16100, 1020;
	add.s64 	%rd16102, %rd8374, %rd16101;
	ld.shared.u32 	%r2930, [%rd16093];
	xor.b32  	%r2931, %r2930, %r2563;
	ld.shared.u32 	%r2932, [%rd16096];
	xor.b32  	%r2933, %r2931, %r2932;
	ld.shared.u32 	%r2934, [%rd16099];
	xor.b32  	%r2935, %r2933, %r2934;
	ld.shared.u32 	%r2936, [%rd16102];
	xor.b32  	%r2937, %r2935, %r2936;
	shr.u32 	%r2938, %r2901, 24;
	mul.wide.u32 	%rd16103, %r2938, 4;
	add.s64 	%rd16104, %rd8378, %rd16103;
	shr.u32 	%r2939, %r2865, 14;
	cvt.u64.u32 	%rd16105, %r2939;
	and.b64  	%rd16106, %rd16105, 1020;
	add.s64 	%rd16107, %rd8381, %rd16106;
	shr.u32 	%r2940, %r2877, 6;
	cvt.u64.u32 	%rd16108, %r2940;
	and.b64  	%rd16109, %rd16108, 1020;
	add.s64 	%rd16110, %rd8370, %rd16109;
	shl.b32 	%r2941, %r2889, 2;
	cvt.u64.u32 	%rd16111, %r2941;
	and.b64  	%rd16112, %rd16111, 1020;
	add.s64 	%rd16113, %rd8374, %rd16112;
	ld.shared.u32 	%r2942, [%rd16104];
	xor.b32  	%r2943, %r2942, %r2564;
	ld.shared.u32 	%r2944, [%rd16107];
	xor.b32  	%r2945, %r2943, %r2944;
	ld.shared.u32 	%r2946, [%rd16110];
	xor.b32  	%r2947, %r2945, %r2946;
	ld.shared.u32 	%r2948, [%rd16113];
	xor.b32  	%r2949, %r2947, %r2948;
	shr.u32 	%r2950, %r2913, 24;
	mul.wide.u32 	%rd16114, %r2950, 4;
	add.s64 	%rd16115, %rd8378, %rd16114;
	shr.u32 	%r2951, %r2925, 14;
	cvt.u64.u32 	%rd16116, %r2951;
	and.b64  	%rd16117, %rd16116, 1020;
	add.s64 	%rd16118, %rd8381, %rd16117;
	shr.u32 	%r2952, %r2937, 6;
	cvt.u64.u32 	%rd16119, %r2952;
	and.b64  	%rd16120, %rd16119, 1020;
	add.s64 	%rd16121, %rd8370, %rd16120;
	shl.b32 	%r2953, %r2949, 2;
	cvt.u64.u32 	%rd16122, %r2953;
	and.b64  	%rd16123, %rd16122, 1020;
	add.s64 	%rd16124, %rd8374, %rd16123;
	ld.shared.u32 	%r2954, [%rd16115];
	xor.b32  	%r2955, %r2954, %r2579;
	ld.shared.u32 	%r2956, [%rd16118];
	xor.b32  	%r2957, %r2955, %r2956;
	ld.shared.u32 	%r2958, [%rd16121];
	xor.b32  	%r2959, %r2957, %r2958;
	ld.shared.u32 	%r2960, [%rd16124];
	xor.b32  	%r2961, %r2959, %r2960;
	shr.u32 	%r2962, %r2925, 24;
	mul.wide.u32 	%rd16125, %r2962, 4;
	add.s64 	%rd16126, %rd8378, %rd16125;
	shr.u32 	%r2963, %r2937, 14;
	cvt.u64.u32 	%rd16127, %r2963;
	and.b64  	%rd16128, %rd16127, 1020;
	add.s64 	%rd16129, %rd8381, %rd16128;
	shr.u32 	%r2964, %r2949, 6;
	cvt.u64.u32 	%rd16130, %r2964;
	and.b64  	%rd16131, %rd16130, 1020;
	add.s64 	%rd16132, %rd8370, %rd16131;
	shl.b32 	%r2965, %r2913, 2;
	cvt.u64.u32 	%rd16133, %r2965;
	and.b64  	%rd16134, %rd16133, 1020;
	add.s64 	%rd16135, %rd8374, %rd16134;
	ld.shared.u32 	%r2966, [%rd16126];
	xor.b32  	%r2967, %r2966, %r2580;
	ld.shared.u32 	%r2968, [%rd16129];
	xor.b32  	%r2969, %r2967, %r2968;
	ld.shared.u32 	%r2970, [%rd16132];
	xor.b32  	%r2971, %r2969, %r2970;
	ld.shared.u32 	%r2972, [%rd16135];
	xor.b32  	%r2973, %r2971, %r2972;
	shr.u32 	%r2974, %r2937, 24;
	mul.wide.u32 	%rd16136, %r2974, 4;
	add.s64 	%rd16137, %rd8378, %rd16136;
	shr.u32 	%r2975, %r2949, 14;
	cvt.u64.u32 	%rd16138, %r2975;
	and.b64  	%rd16139, %rd16138, 1020;
	add.s64 	%rd16140, %rd8381, %rd16139;
	shr.u32 	%r2976, %r2913, 6;
	cvt.u64.u32 	%rd16141, %r2976;
	and.b64  	%rd16142, %rd16141, 1020;
	add.s64 	%rd16143, %rd8370, %rd16142;
	shl.b32 	%r2977, %r2925, 2;
	cvt.u64.u32 	%rd16144, %r2977;
	and.b64  	%rd16145, %rd16144, 1020;
	add.s64 	%rd16146, %rd8374, %rd16145;
	ld.shared.u32 	%r2978, [%rd16137];
	xor.b32  	%r2979, %r2978, %r2581;
	ld.shared.u32 	%r2980, [%rd16140];
	xor.b32  	%r2981, %r2979, %r2980;
	ld.shared.u32 	%r2982, [%rd16143];
	xor.b32  	%r2983, %r2981, %r2982;
	ld.shared.u32 	%r2984, [%rd16146];
	xor.b32  	%r2985, %r2983, %r2984;
	shr.u32 	%r2986, %r2949, 24;
	mul.wide.u32 	%rd16147, %r2986, 4;
	add.s64 	%rd16148, %rd8378, %rd16147;
	shr.u32 	%r2987, %r2913, 14;
	cvt.u64.u32 	%rd16149, %r2987;
	and.b64  	%rd16150, %rd16149, 1020;
	add.s64 	%rd16151, %rd8381, %rd16150;
	shr.u32 	%r2988, %r2925, 6;
	cvt.u64.u32 	%rd16152, %r2988;
	and.b64  	%rd16153, %rd16152, 1020;
	add.s64 	%rd16154, %rd8370, %rd16153;
	shl.b32 	%r2989, %r2937, 2;
	cvt.u64.u32 	%rd16155, %r2989;
	and.b64  	%rd16156, %rd16155, 1020;
	add.s64 	%rd16157, %rd8374, %rd16156;
	ld.shared.u32 	%r2990, [%rd16148];
	xor.b32  	%r2991, %r2990, %r2582;
	ld.shared.u32 	%r2992, [%rd16151];
	xor.b32  	%r2993, %r2991, %r2992;
	ld.shared.u32 	%r2994, [%rd16154];
	xor.b32  	%r2995, %r2993, %r2994;
	ld.shared.u32 	%r2996, [%rd16157];
	xor.b32  	%r2997, %r2995, %r2996;
	shr.u32 	%r2998, %r2961, 24;
	mul.wide.u32 	%rd16158, %r2998, 4;
	add.s64 	%rd16159, %rd8378, %rd16158;
	shr.u32 	%r2999, %r2973, 14;
	cvt.u64.u32 	%rd16160, %r2999;
	and.b64  	%rd16161, %rd16160, 1020;
	add.s64 	%rd16162, %rd8381, %rd16161;
	shr.u32 	%r3000, %r2985, 6;
	cvt.u64.u32 	%rd16163, %r3000;
	and.b64  	%rd16164, %rd16163, 1020;
	add.s64 	%rd16165, %rd8370, %rd16164;
	shl.b32 	%r3001, %r2997, 2;
	cvt.u64.u32 	%rd16166, %r3001;
	and.b64  	%rd16167, %rd16166, 1020;
	add.s64 	%rd16168, %rd8374, %rd16167;
	ld.shared.u32 	%r3002, [%rd16159];
	xor.b32  	%r3003, %r3002, %r2598;
	ld.shared.u32 	%r3004, [%rd16162];
	xor.b32  	%r3005, %r3003, %r3004;
	ld.shared.u32 	%r3006, [%rd16165];
	xor.b32  	%r3007, %r3005, %r3006;
	ld.shared.u32 	%r3008, [%rd16168];
	xor.b32  	%r3009, %r3007, %r3008;
	shr.u32 	%r3010, %r2973, 24;
	mul.wide.u32 	%rd16169, %r3010, 4;
	add.s64 	%rd16170, %rd8378, %rd16169;
	shr.u32 	%r3011, %r2985, 14;
	cvt.u64.u32 	%rd16171, %r3011;
	and.b64  	%rd16172, %rd16171, 1020;
	add.s64 	%rd16173, %rd8381, %rd16172;
	shr.u32 	%r3012, %r2997, 6;
	cvt.u64.u32 	%rd16174, %r3012;
	and.b64  	%rd16175, %rd16174, 1020;
	add.s64 	%rd16176, %rd8370, %rd16175;
	shl.b32 	%r3013, %r2961, 2;
	cvt.u64.u32 	%rd16177, %r3013;
	and.b64  	%rd16178, %rd16177, 1020;
	add.s64 	%rd16179, %rd8374, %rd16178;
	ld.shared.u32 	%r3014, [%rd16170];
	xor.b32  	%r3015, %r3014, %r2599;
	ld.shared.u32 	%r3016, [%rd16173];
	xor.b32  	%r3017, %r3015, %r3016;
	ld.shared.u32 	%r3018, [%rd16176];
	xor.b32  	%r3019, %r3017, %r3018;
	ld.shared.u32 	%r3020, [%rd16179];
	xor.b32  	%r3021, %r3019, %r3020;
	shr.u32 	%r3022, %r2985, 24;
	mul.wide.u32 	%rd16180, %r3022, 4;
	add.s64 	%rd16181, %rd8378, %rd16180;
	shr.u32 	%r3023, %r2997, 14;
	cvt.u64.u32 	%rd16182, %r3023;
	and.b64  	%rd16183, %rd16182, 1020;
	add.s64 	%rd16184, %rd8381, %rd16183;
	shr.u32 	%r3024, %r2961, 6;
	cvt.u64.u32 	%rd16185, %r3024;
	and.b64  	%rd16186, %rd16185, 1020;
	add.s64 	%rd16187, %rd8370, %rd16186;
	shl.b32 	%r3025, %r2973, 2;
	cvt.u64.u32 	%rd16188, %r3025;
	and.b64  	%rd16189, %rd16188, 1020;
	add.s64 	%rd16190, %rd8374, %rd16189;
	xor.b32  	%r3026, %r2599, %r2563;
	ld.shared.u32 	%r3027, [%rd16181];
	xor.b32  	%r3028, %r3026, %r3027;
	ld.shared.u32 	%r3029, [%rd16184];
	xor.b32  	%r3030, %r3028, %r3029;
	ld.shared.u32 	%r3031, [%rd16187];
	xor.b32  	%r3032, %r3030, %r3031;
	ld.shared.u32 	%r3033, [%rd16190];
	xor.b32  	%r3034, %r3032, %r3033;
	shr.u32 	%r3035, %r2997, 24;
	mul.wide.u32 	%rd16191, %r3035, 4;
	add.s64 	%rd16192, %rd8378, %rd16191;
	shr.u32 	%r3036, %r2961, 14;
	cvt.u64.u32 	%rd16193, %r3036;
	and.b64  	%rd16194, %rd16193, 1020;
	add.s64 	%rd16195, %rd8381, %rd16194;
	shr.u32 	%r3037, %r2973, 6;
	cvt.u64.u32 	%rd16196, %r3037;
	and.b64  	%rd16197, %rd16196, 1020;
	add.s64 	%rd16198, %rd8370, %rd16197;
	shl.b32 	%r3038, %r2985, 2;
	cvt.u64.u32 	%rd16199, %r3038;
	and.b64  	%rd16200, %rd16199, 1020;
	add.s64 	%rd16201, %rd8374, %rd16200;
	ld.shared.u32 	%r3039, [%rd16192];
	xor.b32  	%r3040, %r3039, %r2600;
	ld.shared.u32 	%r3041, [%rd16195];
	xor.b32  	%r3042, %r3040, %r3041;
	ld.shared.u32 	%r3043, [%rd16198];
	xor.b32  	%r3044, %r3042, %r3043;
	ld.shared.u32 	%r3045, [%rd16201];
	xor.b32  	%r3046, %r3044, %r3045;
	shr.u32 	%r3047, %r3009, 24;
	mul.wide.u32 	%rd16202, %r3047, 4;
	add.s64 	%rd16203, %rd8378, %rd16202;
	shr.u32 	%r3048, %r3021, 14;
	cvt.u64.u32 	%rd16204, %r3048;
	and.b64  	%rd16205, %rd16204, 1020;
	add.s64 	%rd16206, %rd8381, %rd16205;
	shr.u32 	%r3049, %r3034, 6;
	cvt.u64.u32 	%rd16207, %r3049;
	and.b64  	%rd16208, %rd16207, 1020;
	add.s64 	%rd16209, %rd8370, %rd16208;
	shl.b32 	%r3050, %r3046, 2;
	cvt.u64.u32 	%rd16210, %r3050;
	and.b64  	%rd16211, %rd16210, 1020;
	add.s64 	%rd16212, %rd8374, %rd16211;
	ld.shared.u32 	%r3051, [%rd16203];
	xor.b32  	%r3052, %r3051, %r2615;
	ld.shared.u32 	%r3053, [%rd16206];
	xor.b32  	%r3054, %r3052, %r3053;
	ld.shared.u32 	%r3055, [%rd16209];
	xor.b32  	%r3056, %r3054, %r3055;
	ld.shared.u32 	%r3057, [%rd16212];
	xor.b32  	%r3058, %r3056, %r3057;
	shr.u32 	%r3059, %r3021, 24;
	mul.wide.u32 	%rd16213, %r3059, 4;
	add.s64 	%rd16214, %rd8378, %rd16213;
	shr.u32 	%r3060, %r3034, 14;
	cvt.u64.u32 	%rd16215, %r3060;
	and.b64  	%rd16216, %rd16215, 1020;
	add.s64 	%rd16217, %rd8381, %rd16216;
	shr.u32 	%r3061, %r3046, 6;
	cvt.u64.u32 	%rd16218, %r3061;
	and.b64  	%rd16219, %rd16218, 1020;
	add.s64 	%rd16220, %rd8370, %rd16219;
	shl.b32 	%r3062, %r3009, 2;
	cvt.u64.u32 	%rd16221, %r3062;
	and.b64  	%rd16222, %rd16221, 1020;
	add.s64 	%rd16223, %rd8374, %rd16222;
	ld.shared.u32 	%r3063, [%rd16214];
	xor.b32  	%r3064, %r3063, %r2616;
	ld.shared.u32 	%r3065, [%rd16217];
	xor.b32  	%r3066, %r3064, %r3065;
	ld.shared.u32 	%r3067, [%rd16220];
	xor.b32  	%r3068, %r3066, %r3067;
	ld.shared.u32 	%r3069, [%rd16223];
	xor.b32  	%r3070, %r3068, %r3069;
	shr.u32 	%r3071, %r3034, 24;
	mul.wide.u32 	%rd16224, %r3071, 4;
	add.s64 	%rd16225, %rd8378, %rd16224;
	shr.u32 	%r3072, %r3046, 14;
	cvt.u64.u32 	%rd16226, %r3072;
	and.b64  	%rd16227, %rd16226, 1020;
	add.s64 	%rd16228, %rd8381, %rd16227;
	shr.u32 	%r3073, %r3009, 6;
	cvt.u64.u32 	%rd16229, %r3073;
	and.b64  	%rd16230, %rd16229, 1020;
	add.s64 	%rd16231, %rd8370, %rd16230;
	shl.b32 	%r3074, %r3021, 2;
	cvt.u64.u32 	%rd16232, %r3074;
	and.b64  	%rd16233, %rd16232, 1020;
	add.s64 	%rd16234, %rd8374, %rd16233;
	xor.b32  	%r3075, %r2616, %r2581;
	ld.shared.u32 	%r3076, [%rd16225];
	xor.b32  	%r3077, %r3075, %r3076;
	ld.shared.u32 	%r3078, [%rd16228];
	xor.b32  	%r3079, %r3077, %r3078;
	ld.shared.u32 	%r3080, [%rd16231];
	xor.b32  	%r3081, %r3079, %r3080;
	ld.shared.u32 	%r3082, [%rd16234];
	xor.b32  	%r3083, %r3081, %r3082;
	shr.u32 	%r3084, %r3046, 24;
	mul.wide.u32 	%rd16235, %r3084, 4;
	add.s64 	%rd16236, %rd8378, %rd16235;
	shr.u32 	%r3085, %r3009, 14;
	cvt.u64.u32 	%rd16237, %r3085;
	and.b64  	%rd16238, %rd16237, 1020;
	add.s64 	%rd16239, %rd8381, %rd16238;
	shr.u32 	%r3086, %r3021, 6;
	cvt.u64.u32 	%rd16240, %r3086;
	and.b64  	%rd16241, %rd16240, 1020;
	add.s64 	%rd16242, %rd8370, %rd16241;
	shl.b32 	%r3087, %r3034, 2;
	cvt.u64.u32 	%rd16243, %r3087;
	and.b64  	%rd16244, %rd16243, 1020;
	add.s64 	%rd16245, %rd8374, %rd16244;
	ld.shared.u32 	%r3088, [%rd16236];
	xor.b32  	%r3089, %r3088, %r2617;
	ld.shared.u32 	%r3090, [%rd16239];
	xor.b32  	%r3091, %r3089, %r3090;
	ld.shared.u32 	%r3092, [%rd16242];
	xor.b32  	%r3093, %r3091, %r3092;
	ld.shared.u32 	%r3094, [%rd16245];
	xor.b32  	%r3095, %r3093, %r3094;
	shr.u32 	%r3096, %r3058, 24;
	mul.wide.u32 	%rd16246, %r3096, 4;
	add.s64 	%rd16247, %rd8378, %rd16246;
	shr.u32 	%r3097, %r3070, 14;
	cvt.u64.u32 	%rd16248, %r3097;
	and.b64  	%rd16249, %rd16248, 1020;
	add.s64 	%rd16250, %rd8381, %rd16249;
	shr.u32 	%r3098, %r3083, 6;
	cvt.u64.u32 	%rd16251, %r3098;
	and.b64  	%rd16252, %rd16251, 1020;
	add.s64 	%rd16253, %rd8370, %rd16252;
	shl.b32 	%r3099, %r3095, 2;
	cvt.u64.u32 	%rd16254, %r3099;
	and.b64  	%rd16255, %rd16254, 1020;
	add.s64 	%rd16256, %rd8374, %rd16255;
	ld.shared.u32 	%r3100, [%rd16247];
	xor.b32  	%r3101, %r3100, %r2633;
	ld.shared.u32 	%r3102, [%rd16250];
	xor.b32  	%r3103, %r3101, %r3102;
	ld.shared.u32 	%r3104, [%rd16253];
	xor.b32  	%r3105, %r3103, %r3104;
	ld.shared.u32 	%r3106, [%rd16256];
	xor.b32  	%r3107, %r3105, %r3106;
	shr.u32 	%r3108, %r3070, 24;
	mul.wide.u32 	%rd16257, %r3108, 4;
	add.s64 	%rd16258, %rd8378, %rd16257;
	shr.u32 	%r3109, %r3083, 14;
	cvt.u64.u32 	%rd16259, %r3109;
	and.b64  	%rd16260, %rd16259, 1020;
	add.s64 	%rd16261, %rd8381, %rd16260;
	shr.u32 	%r3110, %r3095, 6;
	cvt.u64.u32 	%rd16262, %r3110;
	and.b64  	%rd16263, %rd16262, 1020;
	add.s64 	%rd16264, %rd8370, %rd16263;
	shl.b32 	%r3111, %r3058, 2;
	cvt.u64.u32 	%rd16265, %r3111;
	and.b64  	%rd16266, %rd16265, 1020;
	add.s64 	%rd16267, %rd8374, %rd16266;
	ld.shared.u32 	%r3112, [%rd16258];
	xor.b32  	%r3113, %r3112, %r2634;
	ld.shared.u32 	%r3114, [%rd16261];
	xor.b32  	%r3115, %r3113, %r3114;
	ld.shared.u32 	%r3116, [%rd16264];
	xor.b32  	%r3117, %r3115, %r3116;
	ld.shared.u32 	%r3118, [%rd16267];
	xor.b32  	%r3119, %r3117, %r3118;
	shr.u32 	%r3120, %r3083, 24;
	mul.wide.u32 	%rd16268, %r3120, 4;
	add.s64 	%rd16269, %rd8378, %rd16268;
	shr.u32 	%r3121, %r3095, 14;
	cvt.u64.u32 	%rd16270, %r3121;
	and.b64  	%rd16271, %rd16270, 1020;
	add.s64 	%rd16272, %rd8381, %rd16271;
	shr.u32 	%r3122, %r3058, 6;
	cvt.u64.u32 	%rd16273, %r3122;
	and.b64  	%rd16274, %rd16273, 1020;
	add.s64 	%rd16275, %rd8370, %rd16274;
	shl.b32 	%r3123, %r3070, 2;
	cvt.u64.u32 	%rd16276, %r3123;
	and.b64  	%rd16277, %rd16276, 1020;
	add.s64 	%rd16278, %rd8374, %rd16277;
	ld.shared.u32 	%r3124, [%rd16269];
	xor.b32  	%r3125, %r3124, %r2635;
	ld.shared.u32 	%r3126, [%rd16272];
	xor.b32  	%r3127, %r3125, %r3126;
	ld.shared.u32 	%r3128, [%rd16275];
	xor.b32  	%r3129, %r3127, %r3128;
	ld.shared.u32 	%r3130, [%rd16278];
	xor.b32  	%r3131, %r3129, %r3130;
	shr.u32 	%r3132, %r3095, 24;
	mul.wide.u32 	%rd16279, %r3132, 4;
	add.s64 	%rd16280, %rd8378, %rd16279;
	shr.u32 	%r3133, %r3058, 14;
	cvt.u64.u32 	%rd16281, %r3133;
	and.b64  	%rd16282, %rd16281, 1020;
	add.s64 	%rd16283, %rd8381, %rd16282;
	shr.u32 	%r3134, %r3070, 6;
	cvt.u64.u32 	%rd16284, %r3134;
	and.b64  	%rd16285, %rd16284, 1020;
	add.s64 	%rd16286, %rd8370, %rd16285;
	shl.b32 	%r3135, %r3083, 2;
	cvt.u64.u32 	%rd16287, %r3135;
	and.b64  	%rd16288, %rd16287, 1020;
	add.s64 	%rd16289, %rd8374, %rd16288;
	ld.shared.u32 	%r3136, [%rd16280];
	xor.b32  	%r3137, %r3136, %r2636;
	ld.shared.u32 	%r3138, [%rd16283];
	xor.b32  	%r3139, %r3137, %r3138;
	ld.shared.u32 	%r3140, [%rd16286];
	xor.b32  	%r3141, %r3139, %r3140;
	ld.shared.u32 	%r3142, [%rd16289];
	xor.b32  	%r3143, %r3141, %r3142;
	shr.u32 	%r3144, %r3107, 24;
	mul.wide.u32 	%rd16290, %r3144, 4;
	add.s64 	%rd16291, %rd8378, %rd16290;
	shr.u32 	%r3145, %r3119, 14;
	cvt.u64.u32 	%rd16292, %r3145;
	and.b64  	%rd16293, %rd16292, 1020;
	add.s64 	%rd16294, %rd8381, %rd16293;
	shr.u32 	%r3146, %r3131, 6;
	cvt.u64.u32 	%rd16295, %r3146;
	and.b64  	%rd16296, %rd16295, 1020;
	add.s64 	%rd16297, %rd8370, %rd16296;
	shl.b32 	%r3147, %r3143, 2;
	cvt.u64.u32 	%rd16298, %r3147;
	and.b64  	%rd16299, %rd16298, 1020;
	add.s64 	%rd16300, %rd8374, %rd16299;
	ld.shared.u32 	%r3148, [%rd16291];
	xor.b32  	%r3149, %r3148, %r2651;
	ld.shared.u32 	%r3150, [%rd16294];
	xor.b32  	%r3151, %r3149, %r3150;
	ld.shared.u32 	%r3152, [%rd16297];
	xor.b32  	%r3153, %r3151, %r3152;
	ld.shared.u32 	%r3154, [%rd16300];
	xor.b32  	%r3155, %r3153, %r3154;
	shr.u32 	%r3156, %r3119, 24;
	mul.wide.u32 	%rd16301, %r3156, 4;
	add.s64 	%rd16302, %rd8378, %rd16301;
	shr.u32 	%r3157, %r3131, 14;
	cvt.u64.u32 	%rd16303, %r3157;
	and.b64  	%rd16304, %rd16303, 1020;
	add.s64 	%rd16305, %rd8381, %rd16304;
	shr.u32 	%r3158, %r3143, 6;
	cvt.u64.u32 	%rd16306, %r3158;
	and.b64  	%rd16307, %rd16306, 1020;
	add.s64 	%rd16308, %rd8370, %rd16307;
	shl.b32 	%r3159, %r3107, 2;
	cvt.u64.u32 	%rd16309, %r3159;
	and.b64  	%rd16310, %rd16309, 1020;
	add.s64 	%rd16311, %rd8374, %rd16310;
	ld.shared.u32 	%r3160, [%rd16302];
	xor.b32  	%r3161, %r3160, %r2652;
	ld.shared.u32 	%r3162, [%rd16305];
	xor.b32  	%r3163, %r3161, %r3162;
	ld.shared.u32 	%r3164, [%rd16308];
	xor.b32  	%r3165, %r3163, %r3164;
	ld.shared.u32 	%r3166, [%rd16311];
	xor.b32  	%r3167, %r3165, %r3166;
	shr.u32 	%r3168, %r3131, 24;
	mul.wide.u32 	%rd16312, %r3168, 4;
	add.s64 	%rd16313, %rd8378, %rd16312;
	shr.u32 	%r3169, %r3143, 14;
	cvt.u64.u32 	%rd16314, %r3169;
	and.b64  	%rd16315, %rd16314, 1020;
	add.s64 	%rd16316, %rd8381, %rd16315;
	shr.u32 	%r3170, %r3107, 6;
	cvt.u64.u32 	%rd16317, %r3170;
	and.b64  	%rd16318, %rd16317, 1020;
	add.s64 	%rd16319, %rd8370, %rd16318;
	shl.b32 	%r3171, %r3119, 2;
	cvt.u64.u32 	%rd16320, %r3171;
	and.b64  	%rd16321, %rd16320, 1020;
	add.s64 	%rd16322, %rd8374, %rd16321;
	ld.shared.u32 	%r3172, [%rd16313];
	xor.b32  	%r3173, %r3172, %r2653;
	ld.shared.u32 	%r3174, [%rd16316];
	xor.b32  	%r3175, %r3173, %r3174;
	ld.shared.u32 	%r3176, [%rd16319];
	xor.b32  	%r3177, %r3175, %r3176;
	ld.shared.u32 	%r3178, [%rd16322];
	xor.b32  	%r3179, %r3177, %r3178;
	shr.u32 	%r3180, %r3143, 24;
	mul.wide.u32 	%rd16323, %r3180, 4;
	add.s64 	%rd16324, %rd8378, %rd16323;
	shr.u32 	%r3181, %r3107, 14;
	cvt.u64.u32 	%rd16325, %r3181;
	and.b64  	%rd16326, %rd16325, 1020;
	add.s64 	%rd16327, %rd8381, %rd16326;
	shr.u32 	%r3182, %r3119, 6;
	cvt.u64.u32 	%rd16328, %r3182;
	and.b64  	%rd16329, %rd16328, 1020;
	add.s64 	%rd16330, %rd8370, %rd16329;
	shl.b32 	%r3183, %r3131, 2;
	cvt.u64.u32 	%rd16331, %r3183;
	and.b64  	%rd16332, %rd16331, 1020;
	add.s64 	%rd16333, %rd8374, %rd16332;
	ld.shared.u32 	%r3184, [%rd16324];
	xor.b32  	%r3185, %r3184, %r2654;
	ld.shared.u32 	%r3186, [%rd16327];
	xor.b32  	%r3187, %r3185, %r3186;
	ld.shared.u32 	%r3188, [%rd16330];
	xor.b32  	%r3189, %r3187, %r3188;
	ld.shared.u32 	%r3190, [%rd16333];
	xor.b32  	%r3191, %r3189, %r3190;
	shr.u32 	%r3192, %r3155, 24;
	mul.wide.u32 	%rd16334, %r3192, 4;
	add.s64 	%rd16335, %rd8378, %rd16334;
	shr.u32 	%r3193, %r3167, 14;
	cvt.u64.u32 	%rd16336, %r3193;
	and.b64  	%rd16337, %rd16336, 1020;
	add.s64 	%rd16338, %rd8381, %rd16337;
	shr.u32 	%r3194, %r3179, 6;
	cvt.u64.u32 	%rd16339, %r3194;
	and.b64  	%rd16340, %rd16339, 1020;
	add.s64 	%rd16341, %rd8370, %rd16340;
	shl.b32 	%r3195, %r3191, 2;
	cvt.u64.u32 	%rd16342, %r3195;
	and.b64  	%rd16343, %rd16342, 1020;
	add.s64 	%rd16344, %rd8374, %rd16343;
	ld.shared.u32 	%r3196, [%rd16335];
	xor.b32  	%r3197, %r3196, %r2670;
	ld.shared.u32 	%r3198, [%rd16338];
	xor.b32  	%r3199, %r3197, %r3198;
	ld.shared.u32 	%r3200, [%rd16341];
	xor.b32  	%r3201, %r3199, %r3200;
	ld.shared.u32 	%r3202, [%rd16344];
	xor.b32  	%r3203, %r3201, %r3202;
	shr.u32 	%r3204, %r3167, 24;
	mul.wide.u32 	%rd16345, %r3204, 4;
	add.s64 	%rd16346, %rd8378, %rd16345;
	shr.u32 	%r3205, %r3179, 14;
	cvt.u64.u32 	%rd16347, %r3205;
	and.b64  	%rd16348, %rd16347, 1020;
	add.s64 	%rd16349, %rd8381, %rd16348;
	shr.u32 	%r3206, %r3191, 6;
	cvt.u64.u32 	%rd16350, %r3206;
	and.b64  	%rd16351, %rd16350, 1020;
	add.s64 	%rd16352, %rd8370, %rd16351;
	shl.b32 	%r3207, %r3155, 2;
	cvt.u64.u32 	%rd16353, %r3207;
	and.b64  	%rd16354, %rd16353, 1020;
	add.s64 	%rd16355, %rd8374, %rd16354;
	ld.shared.u32 	%r3208, [%rd16346];
	xor.b32  	%r3209, %r3208, %r2671;
	ld.shared.u32 	%r3210, [%rd16349];
	xor.b32  	%r3211, %r3209, %r3210;
	ld.shared.u32 	%r3212, [%rd16352];
	xor.b32  	%r3213, %r3211, %r3212;
	ld.shared.u32 	%r3214, [%rd16355];
	xor.b32  	%r3215, %r3213, %r3214;
	shr.u32 	%r3216, %r3179, 24;
	mul.wide.u32 	%rd16356, %r3216, 4;
	add.s64 	%rd16357, %rd8378, %rd16356;
	shr.u32 	%r3217, %r3191, 14;
	cvt.u64.u32 	%rd16358, %r3217;
	and.b64  	%rd16359, %rd16358, 1020;
	add.s64 	%rd16360, %rd8381, %rd16359;
	shr.u32 	%r3218, %r3155, 6;
	cvt.u64.u32 	%rd16361, %r3218;
	and.b64  	%rd16362, %rd16361, 1020;
	add.s64 	%rd16363, %rd8370, %rd16362;
	shl.b32 	%r3219, %r3167, 2;
	cvt.u64.u32 	%rd16364, %r3219;
	and.b64  	%rd16365, %rd16364, 1020;
	add.s64 	%rd16366, %rd8374, %rd16365;
	xor.b32  	%r3220, %r2671, %r2635;
	ld.shared.u32 	%r3221, [%rd16357];
	xor.b32  	%r3222, %r3220, %r3221;
	ld.shared.u32 	%r3223, [%rd16360];
	xor.b32  	%r3224, %r3222, %r3223;
	ld.shared.u32 	%r3225, [%rd16363];
	xor.b32  	%r3226, %r3224, %r3225;
	ld.shared.u32 	%r3227, [%rd16366];
	xor.b32  	%r3228, %r3226, %r3227;
	shr.u32 	%r3229, %r3191, 24;
	mul.wide.u32 	%rd16367, %r3229, 4;
	add.s64 	%rd16368, %rd8378, %rd16367;
	shr.u32 	%r3230, %r3155, 14;
	cvt.u64.u32 	%rd16369, %r3230;
	and.b64  	%rd16370, %rd16369, 1020;
	add.s64 	%rd16371, %rd8381, %rd16370;
	shr.u32 	%r3231, %r3167, 6;
	cvt.u64.u32 	%rd16372, %r3231;
	and.b64  	%rd16373, %rd16372, 1020;
	add.s64 	%rd16374, %rd8370, %rd16373;
	shl.b32 	%r3232, %r3179, 2;
	cvt.u64.u32 	%rd16375, %r3232;
	and.b64  	%rd16376, %rd16375, 1020;
	add.s64 	%rd16377, %rd8374, %rd16376;
	ld.shared.u32 	%r3233, [%rd16368];
	xor.b32  	%r3234, %r3233, %r2672;
	ld.shared.u32 	%r3235, [%rd16371];
	xor.b32  	%r3236, %r3234, %r3235;
	ld.shared.u32 	%r3237, [%rd16374];
	xor.b32  	%r3238, %r3236, %r3237;
	ld.shared.u32 	%r3239, [%rd16377];
	xor.b32  	%r3240, %r3238, %r3239;
	shr.u32 	%r3241, %r3203, 24;
	mul.wide.u32 	%rd16378, %r3241, 4;
	add.s64 	%rd16379, %rd8378, %rd16378;
	shr.u32 	%r3242, %r3215, 14;
	cvt.u64.u32 	%rd16380, %r3242;
	and.b64  	%rd16381, %rd16380, 1020;
	add.s64 	%rd16382, %rd8381, %rd16381;
	shr.u32 	%r3243, %r3228, 6;
	cvt.u64.u32 	%rd16383, %r3243;
	and.b64  	%rd16384, %rd16383, 1020;
	add.s64 	%rd16385, %rd8370, %rd16384;
	shl.b32 	%r3244, %r3240, 2;
	cvt.u64.u32 	%rd16386, %r3244;
	and.b64  	%rd16387, %rd16386, 1020;
	add.s64 	%rd16388, %rd8374, %rd16387;
	ld.shared.u32 	%r3245, [%rd16379];
	xor.b32  	%r3246, %r3245, %r2687;
	ld.shared.u32 	%r3247, [%rd16382];
	xor.b32  	%r3248, %r3246, %r3247;
	ld.shared.u32 	%r3249, [%rd16385];
	xor.b32  	%r3250, %r3248, %r3249;
	ld.shared.u32 	%r3251, [%rd16388];
	xor.b32  	%r3252, %r3250, %r3251;
	shr.u32 	%r3253, %r3215, 24;
	mul.wide.u32 	%rd16389, %r3253, 4;
	add.s64 	%rd16390, %rd8378, %rd16389;
	shr.u32 	%r3254, %r3228, 14;
	cvt.u64.u32 	%rd16391, %r3254;
	and.b64  	%rd16392, %rd16391, 1020;
	add.s64 	%rd16393, %rd8381, %rd16392;
	shr.u32 	%r3255, %r3240, 6;
	cvt.u64.u32 	%rd16394, %r3255;
	and.b64  	%rd16395, %rd16394, 1020;
	add.s64 	%rd16396, %rd8370, %rd16395;
	shl.b32 	%r3256, %r3203, 2;
	cvt.u64.u32 	%rd16397, %r3256;
	and.b64  	%rd16398, %rd16397, 1020;
	add.s64 	%rd16399, %rd8374, %rd16398;
	ld.shared.u32 	%r3257, [%rd16390];
	xor.b32  	%r3258, %r3257, %r2688;
	ld.shared.u32 	%r3259, [%rd16393];
	xor.b32  	%r3260, %r3258, %r3259;
	ld.shared.u32 	%r3261, [%rd16396];
	xor.b32  	%r3262, %r3260, %r3261;
	ld.shared.u32 	%r3263, [%rd16399];
	xor.b32  	%r3264, %r3262, %r3263;
	shr.u32 	%r3265, %r3228, 24;
	mul.wide.u32 	%rd16400, %r3265, 4;
	add.s64 	%rd16401, %rd8378, %rd16400;
	shr.u32 	%r3266, %r3240, 14;
	cvt.u64.u32 	%rd16402, %r3266;
	and.b64  	%rd16403, %rd16402, 1020;
	add.s64 	%rd16404, %rd8381, %rd16403;
	shr.u32 	%r3267, %r3203, 6;
	cvt.u64.u32 	%rd16405, %r3267;
	and.b64  	%rd16406, %rd16405, 1020;
	add.s64 	%rd16407, %rd8370, %rd16406;
	shl.b32 	%r3268, %r3215, 2;
	cvt.u64.u32 	%rd16408, %r3268;
	and.b64  	%rd16409, %rd16408, 1020;
	add.s64 	%rd16410, %rd8374, %rd16409;
	xor.b32  	%r3269, %r2688, %r2653;
	ld.shared.u32 	%r3270, [%rd16401];
	xor.b32  	%r3271, %r3269, %r3270;
	ld.shared.u32 	%r3272, [%rd16404];
	xor.b32  	%r3273, %r3271, %r3272;
	ld.shared.u32 	%r3274, [%rd16407];
	xor.b32  	%r3275, %r3273, %r3274;
	ld.shared.u32 	%r3276, [%rd16410];
	xor.b32  	%r3277, %r3275, %r3276;
	shr.u32 	%r3278, %r3240, 24;
	mul.wide.u32 	%rd16411, %r3278, 4;
	add.s64 	%rd16412, %rd8378, %rd16411;
	shr.u32 	%r3279, %r3203, 14;
	cvt.u64.u32 	%rd16413, %r3279;
	and.b64  	%rd16414, %rd16413, 1020;
	add.s64 	%rd16415, %rd8381, %rd16414;
	shr.u32 	%r3280, %r3215, 6;
	cvt.u64.u32 	%rd16416, %r3280;
	and.b64  	%rd16417, %rd16416, 1020;
	add.s64 	%rd16418, %rd8370, %rd16417;
	shl.b32 	%r3281, %r3228, 2;
	cvt.u64.u32 	%rd16419, %r3281;
	and.b64  	%rd16420, %rd16419, 1020;
	add.s64 	%rd16421, %rd8374, %rd16420;
	ld.shared.u32 	%r3282, [%rd16412];
	xor.b32  	%r3283, %r3282, %r2689;
	ld.shared.u32 	%r3284, [%rd16415];
	xor.b32  	%r3285, %r3283, %r3284;
	ld.shared.u32 	%r3286, [%rd16418];
	xor.b32  	%r3287, %r3285, %r3286;
	ld.shared.u32 	%r3288, [%rd16421];
	xor.b32  	%r3289, %r3287, %r3288;
	shr.u32 	%r3290, %r3252, 24;
	mul.wide.u32 	%rd16422, %r3290, 4;
	add.s64 	%rd16423, %rd8378, %rd16422;
	shr.u32 	%r3291, %r3264, 14;
	cvt.u64.u32 	%rd16424, %r3291;
	and.b64  	%rd16425, %rd16424, 1020;
	add.s64 	%rd16426, %rd8381, %rd16425;
	shr.u32 	%r3292, %r3277, 6;
	cvt.u64.u32 	%rd16427, %r3292;
	and.b64  	%rd16428, %rd16427, 1020;
	add.s64 	%rd16429, %rd8370, %rd16428;
	shl.b32 	%r3293, %r3289, 2;
	cvt.u64.u32 	%rd16430, %r3293;
	and.b64  	%rd16431, %rd16430, 1020;
	add.s64 	%rd16432, %rd8374, %rd16431;
	ld.shared.u32 	%r3294, [%rd16423];
	xor.b32  	%r3295, %r3294, %r2705;
	ld.shared.u32 	%r3296, [%rd16426];
	xor.b32  	%r3297, %r3295, %r3296;
	ld.shared.u32 	%r3298, [%rd16429];
	xor.b32  	%r3299, %r3297, %r3298;
	ld.shared.u32 	%r3300, [%rd16432];
	xor.b32  	%r3301, %r3299, %r3300;
	shr.u32 	%r3302, %r3264, 24;
	mul.wide.u32 	%rd16433, %r3302, 4;
	add.s64 	%rd16434, %rd8378, %rd16433;
	shr.u32 	%r3303, %r3277, 14;
	cvt.u64.u32 	%rd16435, %r3303;
	and.b64  	%rd16436, %rd16435, 1020;
	add.s64 	%rd16437, %rd8381, %rd16436;
	shr.u32 	%r3304, %r3289, 6;
	cvt.u64.u32 	%rd16438, %r3304;
	and.b64  	%rd16439, %rd16438, 1020;
	add.s64 	%rd16440, %rd8370, %rd16439;
	shl.b32 	%r3305, %r3252, 2;
	cvt.u64.u32 	%rd16441, %r3305;
	and.b64  	%rd16442, %rd16441, 1020;
	add.s64 	%rd16443, %rd8374, %rd16442;
	ld.shared.u32 	%r3306, [%rd16434];
	xor.b32  	%r3307, %r3306, %r2706;
	ld.shared.u32 	%r3308, [%rd16437];
	xor.b32  	%r3309, %r3307, %r3308;
	ld.shared.u32 	%r3310, [%rd16440];
	xor.b32  	%r3311, %r3309, %r3310;
	ld.shared.u32 	%r3312, [%rd16443];
	xor.b32  	%r3313, %r3311, %r3312;
	shr.u32 	%r3314, %r3277, 24;
	mul.wide.u32 	%rd16444, %r3314, 4;
	add.s64 	%rd16445, %rd8378, %rd16444;
	shr.u32 	%r3315, %r3289, 14;
	cvt.u64.u32 	%rd16446, %r3315;
	and.b64  	%rd16447, %rd16446, 1020;
	add.s64 	%rd16448, %rd8381, %rd16447;
	shr.u32 	%r3316, %r3252, 6;
	cvt.u64.u32 	%rd16449, %r3316;
	and.b64  	%rd16450, %rd16449, 1020;
	add.s64 	%rd16451, %rd8370, %rd16450;
	shl.b32 	%r3317, %r3264, 2;
	cvt.u64.u32 	%rd16452, %r3317;
	and.b64  	%rd16453, %rd16452, 1020;
	add.s64 	%rd16454, %rd8374, %rd16453;
	ld.shared.u32 	%r3318, [%rd16445];
	xor.b32  	%r3319, %r3318, %r2707;
	ld.shared.u32 	%r3320, [%rd16448];
	xor.b32  	%r3321, %r3319, %r3320;
	ld.shared.u32 	%r3322, [%rd16451];
	xor.b32  	%r3323, %r3321, %r3322;
	ld.shared.u32 	%r3324, [%rd16454];
	xor.b32  	%r3325, %r3323, %r3324;
	shr.u32 	%r3326, %r3289, 24;
	mul.wide.u32 	%rd16455, %r3326, 4;
	add.s64 	%rd16456, %rd8378, %rd16455;
	shr.u32 	%r3327, %r3252, 14;
	cvt.u64.u32 	%rd16457, %r3327;
	and.b64  	%rd16458, %rd16457, 1020;
	add.s64 	%rd16459, %rd8381, %rd16458;
	shr.u32 	%r3328, %r3264, 6;
	cvt.u64.u32 	%rd16460, %r3328;
	and.b64  	%rd16461, %rd16460, 1020;
	add.s64 	%rd16462, %rd8370, %rd16461;
	shl.b32 	%r3329, %r3277, 2;
	cvt.u64.u32 	%rd16463, %r3329;
	and.b64  	%rd16464, %rd16463, 1020;
	add.s64 	%rd16465, %rd8374, %rd16464;
	ld.shared.u32 	%r3330, [%rd16456];
	xor.b32  	%r3331, %r3330, %r2708;
	ld.shared.u32 	%r3332, [%rd16459];
	xor.b32  	%r3333, %r3331, %r3332;
	ld.shared.u32 	%r3334, [%rd16462];
	xor.b32  	%r3335, %r3333, %r3334;
	ld.shared.u32 	%r3336, [%rd16465];
	xor.b32  	%r3337, %r3335, %r3336;
	shr.u32 	%r3338, %r3301, 24;
	mul.wide.u32 	%rd16466, %r3338, 4;
	add.s64 	%rd16467, %rd8378, %rd16466;
	shr.u32 	%r3339, %r3313, 14;
	cvt.u64.u32 	%rd16468, %r3339;
	and.b64  	%rd16469, %rd16468, 1020;
	add.s64 	%rd16470, %rd8381, %rd16469;
	shr.u32 	%r3340, %r3325, 6;
	cvt.u64.u32 	%rd16471, %r3340;
	and.b64  	%rd16472, %rd16471, 1020;
	add.s64 	%rd16473, %rd8370, %rd16472;
	shl.b32 	%r3341, %r3337, 2;
	cvt.u64.u32 	%rd16474, %r3341;
	and.b64  	%rd16475, %rd16474, 1020;
	add.s64 	%rd16476, %rd8374, %rd16475;
	ld.shared.u32 	%r3342, [%rd16467];
	xor.b32  	%r3343, %r3342, %r2723;
	ld.shared.u32 	%r3344, [%rd16470];
	xor.b32  	%r3345, %r3343, %r3344;
	ld.shared.u32 	%r3346, [%rd16473];
	xor.b32  	%r3347, %r3345, %r3346;
	ld.shared.u32 	%r3348, [%rd16476];
	xor.b32  	%r3349, %r3347, %r3348;
	shr.u32 	%r3350, %r3313, 24;
	mul.wide.u32 	%rd16477, %r3350, 4;
	add.s64 	%rd16478, %rd8378, %rd16477;
	shr.u32 	%r3351, %r3325, 14;
	cvt.u64.u32 	%rd16479, %r3351;
	and.b64  	%rd16480, %rd16479, 1020;
	add.s64 	%rd16481, %rd8381, %rd16480;
	shr.u32 	%r3352, %r3337, 6;
	cvt.u64.u32 	%rd16482, %r3352;
	and.b64  	%rd16483, %rd16482, 1020;
	add.s64 	%rd16484, %rd8370, %rd16483;
	shl.b32 	%r3353, %r3301, 2;
	cvt.u64.u32 	%rd16485, %r3353;
	and.b64  	%rd16486, %rd16485, 1020;
	add.s64 	%rd16487, %rd8374, %rd16486;
	xor.b32  	%r3354, %r2723, %r2688;
	ld.shared.u32 	%r3355, [%rd16478];
	xor.b32  	%r3356, %r3354, %r3355;
	ld.shared.u32 	%r3357, [%rd16481];
	xor.b32  	%r3358, %r3356, %r3357;
	ld.shared.u32 	%r3359, [%rd16484];
	xor.b32  	%r3360, %r3358, %r3359;
	ld.shared.u32 	%r3361, [%rd16487];
	xor.b32  	%r3362, %r3360, %r3361;
	shr.u32 	%r3363, %r3325, 24;
	mul.wide.u32 	%rd16488, %r3363, 4;
	add.s64 	%rd16489, %rd8378, %rd16488;
	shr.u32 	%r3364, %r3337, 14;
	cvt.u64.u32 	%rd16490, %r3364;
	and.b64  	%rd16491, %rd16490, 1020;
	add.s64 	%rd16492, %rd8381, %rd16491;
	shr.u32 	%r3365, %r3301, 6;
	cvt.u64.u32 	%rd16493, %r3365;
	and.b64  	%rd16494, %rd16493, 1020;
	add.s64 	%rd16495, %rd8370, %rd16494;
	shl.b32 	%r3366, %r3313, 2;
	cvt.u64.u32 	%rd16496, %r3366;
	and.b64  	%rd16497, %rd16496, 1020;
	add.s64 	%rd16498, %rd8374, %rd16497;
	ld.shared.u32 	%r3367, [%rd16489];
	xor.b32  	%r3368, %r3367, %r2724;
	ld.shared.u32 	%r3369, [%rd16492];
	xor.b32  	%r3370, %r3368, %r3369;
	ld.shared.u32 	%r3371, [%rd16495];
	xor.b32  	%r3372, %r3370, %r3371;
	ld.shared.u32 	%r3373, [%rd16498];
	xor.b32  	%r3374, %r3372, %r3373;
	shr.u32 	%r3375, %r3337, 24;
	mul.wide.u32 	%rd16499, %r3375, 4;
	add.s64 	%rd16500, %rd8378, %rd16499;
	shr.u32 	%r3376, %r3301, 14;
	cvt.u64.u32 	%rd16501, %r3376;
	and.b64  	%rd16502, %rd16501, 1020;
	add.s64 	%rd16503, %rd8381, %rd16502;
	shr.u32 	%r3377, %r3313, 6;
	cvt.u64.u32 	%rd16504, %r3377;
	and.b64  	%rd16505, %rd16504, 1020;
	add.s64 	%rd16506, %rd8370, %rd16505;
	shl.b32 	%r3378, %r3325, 2;
	cvt.u64.u32 	%rd16507, %r3378;
	and.b64  	%rd16508, %rd16507, 1020;
	add.s64 	%rd16509, %rd8374, %rd16508;
	ld.shared.u32 	%r3379, [%rd16500];
	xor.b32  	%r3380, %r3379, %r2725;
	ld.shared.u32 	%r3381, [%rd16503];
	xor.b32  	%r3382, %r3380, %r3381;
	ld.shared.u32 	%r3383, [%rd16506];
	xor.b32  	%r3384, %r3382, %r3383;
	ld.shared.u32 	%r3385, [%rd16509];
	xor.b32  	%r3386, %r3384, %r3385;
	shr.u32 	%r3387, %r3349, 24;
	mul.wide.u32 	%rd16510, %r3387, 4;
	mov.u64 	%rd16511, m09600_comp_$_s_te4;
	add.s64 	%rd16512, %rd16511, %rd16510;
	ld.shared.u32 	%r3388, [%rd16512];
	and.b32  	%r3389, %r3388, -16777216;
	shr.u32 	%r3390, %r3362, 14;
	cvt.u64.u32 	%rd16513, %r3390;
	and.b64  	%rd16514, %rd16513, 1020;
	add.s64 	%rd16515, %rd16511, %rd16514;
	ld.shared.u32 	%r3391, [%rd16515];
	and.b32  	%r3392, %r3391, 16711680;
	or.b32  	%r3393, %r3392, %r3389;
	shr.u32 	%r3394, %r3374, 6;
	cvt.u64.u32 	%rd16516, %r3394;
	and.b64  	%rd16517, %rd16516, 1020;
	add.s64 	%rd16518, %rd16511, %rd16517;
	ld.shared.u32 	%r3395, [%rd16518];
	and.b32  	%r3396, %r3395, 65280;
	or.b32  	%r3397, %r3393, %r3396;
	shl.b32 	%r3398, %r3386, 2;
	cvt.u64.u32 	%rd16519, %r3398;
	and.b64  	%rd16520, %rd16519, 1020;
	add.s64 	%rd16521, %rd16511, %rd16520;
	ld.shared.u8 	%r3399, [%rd16521];
	or.b32  	%r3400, %r3397, %r3399;
	xor.b32  	%r2491, %r3400, %r2741;
	shr.u32 	%r3401, %r3362, 24;
	mul.wide.u32 	%rd16522, %r3401, 4;
	add.s64 	%rd16523, %rd16511, %rd16522;
	ld.shared.u32 	%r3402, [%rd16523];
	and.b32  	%r3403, %r3402, -16777216;
	shr.u32 	%r3404, %r3374, 14;
	cvt.u64.u32 	%rd16524, %r3404;
	and.b64  	%rd16525, %rd16524, 1020;
	add.s64 	%rd16526, %rd16511, %rd16525;
	ld.shared.u32 	%r3405, [%rd16526];
	and.b32  	%r3406, %r3405, 16711680;
	or.b32  	%r3407, %r3406, %r3403;
	shr.u32 	%r3408, %r3386, 6;
	cvt.u64.u32 	%rd16527, %r3408;
	and.b64  	%rd16528, %rd16527, 1020;
	add.s64 	%rd16529, %rd16511, %rd16528;
	ld.shared.u32 	%r3409, [%rd16529];
	and.b32  	%r3410, %r3409, 65280;
	or.b32  	%r3411, %r3407, %r3410;
	shl.b32 	%r3412, %r3349, 2;
	cvt.u64.u32 	%rd16530, %r3412;
	and.b64  	%rd16531, %rd16530, 1020;
	add.s64 	%rd16532, %rd16511, %rd16531;
	ld.shared.u8 	%r3413, [%rd16532];
	or.b32  	%r3414, %r3411, %r3413;
	xor.b32  	%r2493, %r3414, %r2742;
	shr.u32 	%r3415, %r3374, 24;
	mul.wide.u32 	%rd16533, %r3415, 4;
	add.s64 	%rd16534, %rd16511, %rd16533;
	ld.shared.u32 	%r3416, [%rd16534];
	and.b32  	%r3417, %r3416, -16777216;
	shr.u32 	%r3418, %r3386, 14;
	cvt.u64.u32 	%rd16535, %r3418;
	and.b64  	%rd16536, %rd16535, 1020;
	add.s64 	%rd16537, %rd16511, %rd16536;
	ld.shared.u32 	%r3419, [%rd16537];
	and.b32  	%r3420, %r3419, 16711680;
	or.b32  	%r3421, %r3420, %r3417;
	shr.u32 	%r3422, %r3349, 6;
	cvt.u64.u32 	%rd16538, %r3422;
	and.b64  	%rd16539, %rd16538, 1020;
	add.s64 	%rd16540, %rd16511, %rd16539;
	ld.shared.u32 	%r3423, [%rd16540];
	and.b32  	%r3424, %r3423, 65280;
	or.b32  	%r3425, %r3421, %r3424;
	shl.b32 	%r3426, %r3362, 2;
	cvt.u64.u32 	%rd16541, %r3426;
	and.b64  	%rd16542, %rd16541, 1020;
	add.s64 	%rd16543, %rd16511, %rd16542;
	ld.shared.u8 	%r3427, [%rd16543];
	or.b32  	%r3428, %r3425, %r3427;
	xor.b32  	%r2495, %r2743, %r3428;
	shr.u32 	%r3429, %r3386, 24;
	mul.wide.u32 	%rd16544, %r3429, 4;
	add.s64 	%rd16545, %rd16511, %rd16544;
	ld.shared.u32 	%r3430, [%rd16545];
	and.b32  	%r3431, %r3430, -16777216;
	shr.u32 	%r3432, %r3349, 14;
	cvt.u64.u32 	%rd16546, %r3432;
	and.b64  	%rd16547, %rd16546, 1020;
	add.s64 	%rd16548, %rd16511, %rd16547;
	ld.shared.u32 	%r3433, [%rd16548];
	and.b32  	%r3434, %r3433, 16711680;
	or.b32  	%r3435, %r3434, %r3431;
	shr.u32 	%r3436, %r3362, 6;
	cvt.u64.u32 	%rd16549, %r3436;
	and.b64  	%rd16550, %rd16549, 1020;
	add.s64 	%rd16551, %rd16511, %rd16550;
	ld.shared.u32 	%r3437, [%rd16551];
	and.b32  	%r3438, %r3437, 65280;
	or.b32  	%r3439, %r3435, %r3438;
	shl.b32 	%r3440, %r3374, 2;
	cvt.u64.u32 	%rd16552, %r3440;
	and.b64  	%rd16553, %rd16552, 1020;
	add.s64 	%rd16554, %rd16511, %rd16553;
	ld.shared.u8 	%r3441, [%rd16554];
	or.b32  	%r3442, %r3439, %r3441;
	xor.b32  	%r2497, %r2744, %r3442;
	// begin inline asm
	prmt.b32 %r2490, %r2491, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2492, %r2493, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2494, %r2495, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2496, %r2497, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2498, %r2490, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2500, %r2492, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2502, %r2494, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2504, %r2496, 0, 0x0123;
	// end inline asm
	ld.global.v2.u32 	{%r3443, %r3444}, [%rd16634];
	and.b32  	%r134, %r3444, 31;
	shr.u32 	%r3446, %r2498, %r134;
	and.b32  	%r3447, %r3446, %r3443;
	mul.wide.u32 	%rd16555, %r3447, 4;
	add.s64 	%rd16556, %rd16591, %rd16555;
	and.b32  	%r3448, %r2498, 31;
	shl.b32 	%r135, %r2506, %r3448;
	ld.global.u32 	%r3449, [%rd16556];
	and.b32  	%r3450, %r3449, %r135;
	setp.eq.s32 	%p31, %r3450, 0;
	@%p31 bra 	$L__BB4_33;

	mov.u32 	%r3513, 1;
	ld.param.u64 	%rd16592, [m09600_comp_param_7];
	shr.u32 	%r3451, %r2500, %r134;
	and.b32  	%r3452, %r3451, %r3443;
	mul.wide.u32 	%rd16557, %r3452, 4;
	add.s64 	%rd16558, %rd16592, %rd16557;
	and.b32  	%r3453, %r2500, 31;
	shl.b32 	%r136, %r3513, %r3453;
	ld.global.u32 	%r3455, [%rd16558];
	and.b32  	%r3456, %r3455, %r136;
	setp.eq.s32 	%p32, %r3456, 0;
	@%p32 bra 	$L__BB4_33;

	ld.param.u64 	%rd16593, [m09600_comp_param_8];
	shr.u32 	%r3457, %r2502, %r134;
	and.b32  	%r3458, %r3457, %r3443;
	mul.wide.u32 	%rd16559, %r3458, 4;
	add.s64 	%rd16560, %rd16593, %rd16559;
	and.b32  	%r3459, %r2502, 31;
	mov.u32 	%r3460, 1;
	shl.b32 	%r137, %r3460, %r3459;
	ld.global.u32 	%r3461, [%rd16560];
	and.b32  	%r3462, %r3461, %r137;
	setp.eq.s32 	%p33, %r3462, 0;
	@%p33 bra 	$L__BB4_33;

	ld.param.u64 	%rd16594, [m09600_comp_param_9];
	shr.u32 	%r3463, %r2504, %r134;
	and.b32  	%r3464, %r3463, %r3443;
	mul.wide.u32 	%rd16561, %r3464, 4;
	add.s64 	%rd16562, %rd16594, %rd16561;
	and.b32  	%r3465, %r2504, 31;
	shl.b32 	%r138, %r3460, %r3465;
	ld.global.u32 	%r3467, [%rd16562];
	and.b32  	%r3468, %r3467, %r138;
	setp.eq.s32 	%p34, %r3468, 0;
	@%p34 bra 	$L__BB4_33;

	mov.u32 	%r3514, 1;
	ld.param.u64 	%rd16628, [m09600_comp_param_24];
	and.b32  	%r3512, %r2498, 31;
	shl.b32 	%r3511, %r3514, %r3512;
	ld.param.u64 	%rd16595, [m09600_comp_param_10];
	ld.global.u32 	%r3469, [%rd16628+8];
	and.b32  	%r139, %r3469, 31;
	shr.u32 	%r3470, %r2498, %r139;
	and.b32  	%r3471, %r3470, %r3443;
	mul.wide.u32 	%rd16563, %r3471, 4;
	add.s64 	%rd16564, %rd16595, %rd16563;
	ld.global.u32 	%r3472, [%rd16564];
	and.b32  	%r3473, %r3472, %r3511;
	setp.eq.s32 	%p35, %r3473, 0;
	@%p35 bra 	$L__BB4_33;

	ld.param.u64 	%rd16596, [m09600_comp_param_11];
	shr.u32 	%r3474, %r2500, %r139;
	and.b32  	%r3475, %r3474, %r3443;
	mul.wide.u32 	%rd16565, %r3475, 4;
	add.s64 	%rd16566, %rd16596, %rd16565;
	ld.global.u32 	%r3476, [%rd16566];
	and.b32  	%r3477, %r3476, %r136;
	setp.eq.s32 	%p36, %r3477, 0;
	@%p36 bra 	$L__BB4_33;

	ld.param.u64 	%rd16597, [m09600_comp_param_12];
	shr.u32 	%r3478, %r2502, %r139;
	and.b32  	%r3479, %r3478, %r3443;
	mul.wide.u32 	%rd16567, %r3479, 4;
	add.s64 	%rd16568, %rd16597, %rd16567;
	ld.global.u32 	%r3480, [%rd16568];
	and.b32  	%r3481, %r3480, %r137;
	setp.eq.s32 	%p37, %r3481, 0;
	@%p37 bra 	$L__BB4_33;

	ld.param.u64 	%rd16608, [m09600_comp_param_13];
	shr.u32 	%r3482, %r2504, %r139;
	and.b32  	%r3483, %r3482, %r3443;
	mul.wide.u32 	%rd16569, %r3483, 4;
	add.s64 	%rd16570, %rd16608, %rd16569;
	ld.global.u32 	%r3484, [%rd16570];
	and.b32  	%r3485, %r3484, %r138;
	setp.eq.s32 	%p38, %r3485, 0;
	@%p38 bra 	$L__BB4_33;

	ld.param.u64 	%rd16629, [m09600_comp_param_24];
	ld.global.u32 	%rd74, [%rd16629+32];
	ld.global.u32 	%r3575, [%rd16629+28];
	setp.eq.s32 	%p40, %r3575, 0;
	mov.pred 	%p39, -1;
	mov.pred 	%p58, %p39;
	@%p40 bra 	$L__BB4_28;

	mov.u32 	%r3576, 0;

$L__BB4_18:
	ld.param.u64 	%rd16609, [m09600_comp_param_15];
	shr.u32 	%r143, %r3575, 1;
	mov.u32 	%r3488, 1;
	add.s32 	%r3578, %r143, %r3576;
	cvt.u64.u32 	%rd16571, %r3578;
	add.s64 	%rd75, %rd16571, %rd74;
	shl.b64 	%rd16572, %rd75, 4;
	add.s64 	%rd76, %rd16609, %rd16572;
	ld.global.u32 	%r145, [%rd76+12];
	setp.gt.u32 	%p41, %r2504, %r145;
	mov.u32 	%r3577, %r3488;
	@%p41 bra 	$L__BB4_26;

	setp.lt.u32 	%p42, %r2504, %r145;
	mov.u32 	%r3489, -1;
	mov.u32 	%r3577, %r3489;
	@%p42 bra 	$L__BB4_26;

	ld.global.u32 	%r146, [%rd76+8];
	setp.gt.u32 	%p43, %r2502, %r146;
	mov.u32 	%r3577, %r3488;
	@%p43 bra 	$L__BB4_26;

	setp.lt.u32 	%p44, %r2502, %r146;
	mov.u32 	%r3577, %r3489;
	@%p44 bra 	$L__BB4_26;

	ld.global.u32 	%r147, [%rd76+4];
	setp.gt.u32 	%p45, %r2500, %r147;
	mov.u32 	%r3577, %r3488;
	@%p45 bra 	$L__BB4_26;

	setp.lt.u32 	%p46, %r2500, %r147;
	mov.u32 	%r3577, %r3489;
	@%p46 bra 	$L__BB4_26;

	ld.global.u32 	%r148, [%rd76];
	setp.gt.u32 	%p47, %r2498, %r148;
	mov.u32 	%r3577, %r3488;
	@%p47 bra 	$L__BB4_26;

	setp.lt.u32 	%p48, %r2498, %r148;
	selp.b32 	%r3577, -1, 0, %p48;

$L__BB4_26:
	add.s32 	%r3495, %r143, 1;
	setp.gt.s32 	%p50, %r3577, 0;
	selp.b32 	%r3496, %r3495, 0, %p50;
	add.s32 	%r3576, %r3496, %r3576;
	selp.b32 	%r3497, -1, 0, %p50;
	add.s32 	%r3498, %r3575, %r3497;
	shr.u32 	%r3575, %r3498, 1;
	setp.eq.s32 	%p51, %r3577, 0;
	mov.pred 	%p58, 0;
	@%p51 bra 	$L__BB4_28;

	setp.ne.s32 	%p53, %r3575, 0;
	mov.pred 	%p58, %p39;
	@%p53 bra 	$L__BB4_18;

$L__BB4_28:
	setp.eq.s32 	%p54, %r3578, -1;
	or.pred  	%p55, %p58, %p54;
	@%p55 bra 	$L__BB4_33;

	add.u64 	%rd16612, %SPL, 0;
	ld.param.u64 	%rd16610, [m09600_comp_param_16];
	cvt.u32.u64 	%r3499, %rd74;
	add.s32 	%r154, %r3499, %r3578;
	mul.wide.u32 	%rd16577, %r154, 4;
	add.s64 	%rd16578, %rd16610, %rd16577;
	mov.u32 	%r3500, 1;
	st.local.u32 	[%rd16612], %r3500;
	ld.local.u32 	%r3501, [%rd16612];
	atom.global.add.u32 	%r3502, [%rd16578], %r3501;
	setp.ne.s32 	%p56, %r3502, 0;
	@%p56 bra 	$L__BB4_33;

	ld.param.u64 	%rd16630, [m09600_comp_param_24];
	ld.param.u64 	%rd16616, [m09600_comp_param_19];
	add.u64 	%rd16614, %SPL, 0;
	ld.global.u32 	%r155, [%rd16630+12];
	ld.global.u32 	%r3503, [%rd16630+28];
	st.local.u32 	[%rd16614], %r3500;
	ld.local.u32 	%r3505, [%rd16614];
	atom.global.add.u32 	%r156, [%rd16616], %r3505;
	setp.lt.u32 	%p57, %r156, %r3503;
	@%p57 bra 	$L__BB4_32;
	bra.uni 	$L__BB4_31;

$L__BB4_32:
	ld.param.u64 	%rd16611, [m09600_comp_param_14];
	mul.wide.u32 	%rd16579, %r156, 32;
	add.s64 	%rd16580, %rd16611, %rd16579;
	st.global.v2.u32 	[%rd16580+16], {%r3578, %r154};
	st.global.u64 	[%rd16580], %rd10;
	mov.u32 	%r3510, 0;
	st.global.v2.u32 	[%rd16580+8], {%r3510, %r155};
	st.global.v2.u32 	[%rd16580+24], {%r3510, %r3510};
	bra.uni 	$L__BB4_33;

$L__BB4_31:
	ld.param.u64 	%rd16619, [m09600_comp_param_19];
	add.u64 	%rd16617, %SPL, 0;
	mov.u32 	%r3506, 1;
	st.local.u32 	[%rd16617], %r3506;
	ld.local.u32 	%r3507, [%rd16617];
	neg.s32 	%r3508, %r3507;
	atom.global.add.u32 	%r3509, [%rd16619], %r3508;

$L__BB4_33:
	ret;

}

  