0.6
2016.3
Oct 10 2016
19:46:48
C:/Projects/srio_test/srio_test/srio_test.sim/sim_1/behav/glbl.v,1476033524,verilog,,,,glbl,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/ila_0/sim/ila_0.v,1505726703,verilog,,,,ila_0,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/cfg_fabric_srio_gen2_0.v,1505726717,verilog,,,,cfg_fabric_srio_gen2_0,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0.v,1505726718,verilog,,,,srio_gen2_0,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_block.v,1505726718,verilog,,,,srio_gen2_0_block,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_GT.v,1505726717,verilog,,,,srio_gen2_0_GT,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_multi_gt.v,1505726717,verilog,,,,srio_gen2_0_multi_gt,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_init.v,1505726717,verilog,,,,srio_gen2_0_init,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_rx_startup_fsm.v,1505726717,verilog,,,,srio_gen2_0_RX_STARTUP_FSM,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_sync_block.v,1505726717,verilog,,,,srio_gen2_0_sync_block,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_tx_startup_fsm.v,1505726717,verilog,,,,srio_gen2_0_TX_STARTUP_FSM,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_k7_v7_gtxe2_common.v,1505726717,verilog,,,,srio_gen2_0_k7_v7_gtxe2_common,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_clk.v,1505726716,verilog,,,,srio_gen2_0_srio_clk,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_rst.v,1505726716,verilog,,,,srio_gen2_0_srio_rst,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_support.v,1505726717,verilog,,,,srio_gen2_0_support,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gt_wrapper_srio_gen2_0_k7_1x.v,1505726717,verilog,,,,srio_gt_wrapper_srio_gen2_0_k7_1x,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/vio_0/sim/vio_0.v,1505726722,verilog,,,,vio_0,,,,,,,,
C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v,1505746488,verilog,,,,srio_example_test,,,,,,,,
