var __xr_tmp = [
"<span class=\"ts\"/><span class=\"comment\">/* Same bits as above */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_CAP\">PCI_ERR_CAP</a><span class=\"ts\"/><span class=\"ts\"/>24<span class=\"ts\"/><span class=\"comment\">/* Advanced Error Capabilities */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_CAP_FEP\">PCI_ERR_CAP_FEP</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>((<a class=\"id\" href=\"#x\">x</a>) &amp; 31)<span class=\"ts\"/><span class=\"comment\">/* First Error Pointer */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_CAP_ECRC_GENC\">PCI_ERR_CAP_ECRC_GENC</a><span class=\"ts\"/>0x00000020<span class=\"ts\"/><span class=\"comment\">/* ECRC Generation Capable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_CAP_ECRC_GENE\">PCI_ERR_CAP_ECRC_GENE</a><span class=\"ts\"/>0x00000040<span class=\"ts\"/><span class=\"comment\">/* ECRC Generation Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_CAP_ECRC_CHKC\">PCI_ERR_CAP_ECRC_CHKC</a><span class=\"ts\"/>0x00000080<span class=\"ts\"/><span class=\"comment\">/* ECRC Check Capable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ERR_CAP_ECRC_CHKE\">PCI_ERR_CAP_ECRC_CHKE</a><span class=\"ts\"/>0x00000100<span class=\"ts\"/><span class=\"comment\">/* ECRC Check Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_HEADER_LOG\">PCI_ERR_HEADER_LOG</a><span class=\"ts\"/>28<span class=\"ts\"/><span class=\"comment\">/* Header Log Register (16 bytes) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_COMMAND\">PCI_ERR_ROOT_COMMAND</a><span class=\"ts\"/>44<span class=\"ts\"/><span class=\"comment\">/* Root Error Command */</span>", 
"<span class=\"comment\">/* Correctable Err Reporting Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_CMD_COR_EN\">PCI_ERR_ROOT_CMD_COR_EN</a><span class=\"ts\"/><span class=\"ts\"/>0x00000001", 
"<span class=\"comment\">/* Non-fatal Err Reporting Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_CMD_NONFATAL_EN\">PCI_ERR_ROOT_CMD_NONFATAL_EN</a><span class=\"ts\"/>0x00000002", 
"<span class=\"comment\">/* Fatal Err Reporting Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_CMD_FATAL_EN\">PCI_ERR_ROOT_CMD_FATAL_EN</a><span class=\"ts\"/>0x00000004", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_STATUS\">PCI_ERR_ROOT_STATUS</a><span class=\"ts\"/>48", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_COR_RCV\">PCI_ERR_ROOT_COR_RCV</a><span class=\"ts\"/><span class=\"ts\"/>0x00000001<span class=\"ts\"/><span class=\"comment\">/* ERR_COR Received */</span>", 
"<span class=\"comment\">/* Multi ERR_COR Received */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_MULTI_COR_RCV\">PCI_ERR_ROOT_MULTI_COR_RCV</a><span class=\"ts\"/>0x00000002", 
"<span class=\"comment\">/* ERR_FATAL/NONFATAL Recevied */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_UNCOR_RCV\">PCI_ERR_ROOT_UNCOR_RCV</a><span class=\"ts\"/><span class=\"ts\"/>0x00000004", 
"<span class=\"comment\">/* Multi ERR_FATAL/NONFATAL Recevied */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_MULTI_UNCOR_RCV\">PCI_ERR_ROOT_MULTI_UNCOR_RCV</a><span class=\"ts\"/>0x00000008", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_FIRST_FATAL\">PCI_ERR_ROOT_FIRST_FATAL</a><span class=\"ts\"/>0x00000010<span class=\"ts\"/><span class=\"comment\">/* First Fatal */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_NONFATAL_RCV\">PCI_ERR_ROOT_NONFATAL_RCV</a><span class=\"ts\"/>0x00000020<span class=\"ts\"/><span class=\"comment\">/* Non-Fatal Received */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_FATAL_RCV\">PCI_ERR_ROOT_FATAL_RCV</a><span class=\"ts\"/><span class=\"ts\"/>0x00000040<span class=\"ts\"/><span class=\"comment\">/* Fatal Received */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ERR_ROOT_ERR_SRC\">PCI_ERR_ROOT_ERR_SRC</a><span class=\"ts\"/>52<span class=\"ts\"/><span class=\"comment\">/* Error Source Identification */</span>", 
"", 
"<span class=\"comment\">/* Virtual Channel */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_VC_PORT_REG1\">PCI_VC_PORT_REG1</a><span class=\"ts\"/>4", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_VC_PORT_REG2\">PCI_VC_PORT_REG2</a><span class=\"ts\"/>8", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_VC_PORT_CTRL\">PCI_VC_PORT_CTRL</a><span class=\"ts\"/>12", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_VC_PORT_STATUS\">PCI_VC_PORT_STATUS</a><span class=\"ts\"/>14", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_VC_RES_CAP\">PCI_VC_RES_CAP</a><span class=\"ts\"/><span class=\"ts\"/>16", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_VC_RES_CTRL\">PCI_VC_RES_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>20", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_VC_RES_STATUS\">PCI_VC_RES_STATUS</a><span class=\"ts\"/>26", 
"", 
"<span class=\"comment\">/* Power Budgeting */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PWR_DSR\">PCI_PWR_DSR</a><span class=\"ts\"/><span class=\"ts\"/>4<span class=\"ts\"/><span class=\"comment\">/* Data Select Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PWR_DATA\">PCI_PWR_DATA</a><span class=\"ts\"/><span class=\"ts\"/>8<span class=\"ts\"/><span class=\"comment\">/* Data Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PWR_DATA_BASE\">PCI_PWR_DATA_BASE</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>((<a class=\"id\" href=\"#x\">x</a>) &amp; 0xff)<span class=\"ts\"/>    <span class=\"comment\">/* Base Power */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PWR_DATA_SCALE\">PCI_PWR_DATA_SCALE</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>(((<a class=\"id\" href=\"#x\">x</a>) >> 8) &amp; 3)    <span class=\"comment\">/* Data Scale */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PWR_DATA_PM_SUB\">PCI_PWR_DATA_PM_SUB</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>(((<a class=\"id\" href=\"#x\">x</a>) >> 10) &amp; 7)   <span class=\"comment\">/* PM Sub State */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PWR_DATA_PM_STATE\">PCI_PWR_DATA_PM_STATE</a>(<a class=\"id\" href=\"#x\">x</a>) (((<a class=\"id\" href=\"#x\">x</a>) >> 13) &amp; 3) <span class=\"comment\">/* PM State */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PWR_DATA_TYPE\">PCI_PWR_DATA_TYPE</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>(((<a class=\"id\" href=\"#x\">x</a>) >> 15) &amp; 7)   <span class=\"comment\">/* Type */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PWR_DATA_RAIL\">PCI_PWR_DATA_RAIL</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>(((<a class=\"id\" href=\"#x\">x</a>) >> 18) &amp; 7)   <span class=\"comment\">/* Power Rail */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_PWR_CAP\">PCI_PWR_CAP</a><span class=\"ts\"/><span class=\"ts\"/>12<span class=\"ts\"/><span class=\"comment\">/* Capability */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_PWR_CAP_BUDGET\">PCI_PWR_CAP_BUDGET</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>((<a class=\"id\" href=\"#x\">x</a>) &amp; 1)<span class=\"ts\"/><span class=\"comment\">/* Included in system budget */</span>", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * Hypertransport sub capability types</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * Unfortunately there are both 3 bit and 5 bit capability types defined</span>", 
"<span class=\"comment\"> * in the HT spec, catering for that is a little messy. You probably don't</span>", 
"<span class=\"comment\"> * want to use these directly, just use pci_find_ht_capability() and it</span>", 
"<span class=\"comment\"> * will do the right thing for you.</span>", 
"<span class=\"comment\"> */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_3BIT_CAP_MASK\">HT_3BIT_CAP_MASK</a><span class=\"ts\"/>0xE0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_SLAVE\">HT_CAPTYPE_SLAVE</a><span class=\"ts\"/>0x00<span class=\"ts\"/><span class=\"comment\">/* Slave/Primary link configuration */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_HOST\">HT_CAPTYPE_HOST</a><span class=\"ts\"/><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* Host/Secondary link configuration */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_5BIT_CAP_MASK\">HT_5BIT_CAP_MASK</a><span class=\"ts\"/>0xF8", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_IRQ\">HT_CAPTYPE_IRQ</a><span class=\"ts\"/><span class=\"ts\"/>0x80<span class=\"ts\"/><span class=\"comment\">/* IRQ Configuration */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_REMAPPING_40\">HT_CAPTYPE_REMAPPING_40</a><span class=\"ts\"/>0xA0<span class=\"ts\"/><span class=\"comment\">/* 40 bit address remapping */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_REMAPPING_64\">HT_CAPTYPE_REMAPPING_64</a> 0xA2<span class=\"ts\"/><span class=\"comment\">/* 64 bit address remapping */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_UNITID_CLUMP\">HT_CAPTYPE_UNITID_CLUMP</a><span class=\"ts\"/>0x90<span class=\"ts\"/><span class=\"comment\">/* Unit ID clumping */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_EXTCONF\">HT_CAPTYPE_EXTCONF</a><span class=\"ts\"/>0x98<span class=\"ts\"/><span class=\"comment\">/* Extended Configuration Space Access */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_MSI_MAPPING\">HT_CAPTYPE_MSI_MAPPING</a><span class=\"ts\"/>0xA8<span class=\"ts\"/><span class=\"comment\">/* MSI Mapping Capability */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#HT_MSI_FLAGS\">HT_MSI_FLAGS</a><span class=\"ts\"/><span class=\"ts\"/>0x02<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* Offset to flags */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#HT_MSI_FLAGS_ENABLE\">HT_MSI_FLAGS_ENABLE</a><span class=\"ts\"/>0x1<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* Mapping enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#HT_MSI_FLAGS_FIXED\">HT_MSI_FLAGS_FIXED</a><span class=\"ts\"/>0x2<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* Fixed mapping only */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#HT_MSI_FIXED_ADDR\">HT_MSI_FIXED_ADDR</a><span class=\"ts\"/>0x00000000FEE00000ULL<span class=\"ts\"/><span class=\"comment\">/* Fixed addr */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#HT_MSI_ADDR_LO\">HT_MSI_ADDR_LO</a><span class=\"ts\"/><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* Offset to low addr bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#HT_MSI_ADDR_LO_MASK\">HT_MSI_ADDR_LO_MASK</a><span class=\"ts\"/>0xFFF00000<span class=\"ts\"/><span class=\"comment\">/* Low address bit mask */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#HT_MSI_ADDR_HI\">HT_MSI_ADDR_HI</a><span class=\"ts\"/><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* Offset to high addr bits */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_DIRECT_ROUTE\">HT_CAPTYPE_DIRECT_ROUTE</a><span class=\"ts\"/>0xB0<span class=\"ts\"/><span class=\"comment\">/* Direct routing configuration */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_VCSET\">HT_CAPTYPE_VCSET</a><span class=\"ts\"/>0xB8<span class=\"ts\"/><span class=\"comment\">/* Virtual Channel configuration */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_ERROR_RETRY\">HT_CAPTYPE_ERROR_RETRY</a><span class=\"ts\"/>0xC0<span class=\"ts\"/><span class=\"comment\">/* Retry on error configuration */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_GEN3\">HT_CAPTYPE_GEN3</a><span class=\"ts\"/><span class=\"ts\"/>0xD0<span class=\"ts\"/><span class=\"comment\">/* Generation 3 hypertransport configuration */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#HT_CAPTYPE_PM\">HT_CAPTYPE_PM</a><span class=\"ts\"/><span class=\"ts\"/>0xE0<span class=\"ts\"/><span class=\"comment\">/* Hypertransport powermanagement configuration */</span>", 
"", 
"<span class=\"comment\">/* Alternative Routing-ID Interpretation */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ARI_CAP\">PCI_ARI_CAP</a><span class=\"ts\"/><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* ARI Capability Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ARI_CAP_MFVC\">PCI_ARI_CAP_MFVC</a><span class=\"ts\"/>0x0001<span class=\"ts\"/><span class=\"comment\">/* MFVC Function Groups Capability */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ARI_CAP_ACS\">PCI_ARI_CAP_ACS</a><span class=\"ts\"/>0x0002<span class=\"ts\"/><span class=\"comment\">/* ACS Function Groups Capability */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ARI_CAP_NFN\">PCI_ARI_CAP_NFN</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>(((<a class=\"id\" href=\"#x\">x</a>) >> 8) &amp; 0xff) <span class=\"comment\">/* Next Function Number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ARI_CTRL\">PCI_ARI_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>0x06<span class=\"ts\"/><span class=\"comment\">/* ARI Control Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ARI_CTRL_MFVC\">PCI_ARI_CTRL_MFVC</a><span class=\"ts\"/>0x0001<span class=\"ts\"/><span class=\"comment\">/* MFVC Function Groups Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ARI_CTRL_ACS\">PCI_ARI_CTRL_ACS</a><span class=\"ts\"/>0x0002<span class=\"ts\"/><span class=\"comment\">/* ACS Function Groups Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ARI_CTRL_FG\">PCI_ARI_CTRL_FG</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>(((<a class=\"id\" href=\"#x\">x</a>) >> 4) &amp; 7) <span class=\"comment\">/* Function Group */</span>", 
"", 
"<span class=\"comment\">/* Address Translation Service */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ATS_CAP\">PCI_ATS_CAP</a><span class=\"ts\"/><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* ATS Capability Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ATS_CAP_QDEP\">PCI_ATS_CAP_QDEP</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>((<a class=\"id\" href=\"#x\">x</a>) &amp; 0x1f)<span class=\"ts\"/><span class=\"comment\">/* Invalidate Queue Depth */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ATS_MAX_QDEP\">PCI_ATS_MAX_QDEP</a><span class=\"ts\"/>32<span class=\"ts\"/><span class=\"comment\">/* Max Invalidate Queue Depth */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ATS_CTRL\">PCI_ATS_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>0x06<span class=\"ts\"/><span class=\"comment\">/* ATS Control Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ATS_CTRL_ENABLE\">PCI_ATS_CTRL_ENABLE</a><span class=\"ts\"/>0x8000<span class=\"ts\"/><span class=\"comment\">/* ATS Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ATS_CTRL_STU\">PCI_ATS_CTRL_STU</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>((<a class=\"id\" href=\"#x\">x</a>) &amp; 0x1f)<span class=\"ts\"/><span class=\"comment\">/* Smallest Translation Unit */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ATS_MIN_STU\">PCI_ATS_MIN_STU</a><span class=\"ts\"/>12<span class=\"ts\"/><span class=\"comment\">/* shift of minimum STU block */</span>", 
"", 
"<span class=\"comment\">/* Single Root I/O Virtualization */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_CAP\">PCI_SRIOV_CAP</a><span class=\"ts\"/><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* SR-IOV Capabilities */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_CAP_VFM\">PCI_SRIOV_CAP_VFM</a><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* VF Migration Capable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_CAP_INTR\">PCI_SRIOV_CAP_INTR</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>((<a class=\"id\" href=\"#x\">x</a>) >> 21) <span class=\"comment\">/* Interrupt Message Number */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_CTRL\">PCI_SRIOV_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* SR-IOV Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_CTRL_VFE\">PCI_SRIOV_CTRL_VFE</a><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* VF Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_CTRL_VFM\">PCI_SRIOV_CTRL_VFM</a><span class=\"ts\"/>0x02<span class=\"ts\"/><span class=\"comment\">/* VF Migration Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_CTRL_INTR\">PCI_SRIOV_CTRL_INTR</a><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* VF Migration Interrupt Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_CTRL_MSE\">PCI_SRIOV_CTRL_MSE</a><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* VF Memory Space Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_CTRL_ARI\">PCI_SRIOV_CTRL_ARI</a><span class=\"ts\"/>0x10<span class=\"ts\"/><span class=\"comment\">/* ARI Capable Hierarchy */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_STATUS\">PCI_SRIOV_STATUS</a><span class=\"ts\"/>0x0a<span class=\"ts\"/><span class=\"comment\">/* SR-IOV Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_STATUS_VFM\">PCI_SRIOV_STATUS_VFM</a><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* VF Migration Status */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_INITIAL_VF\">PCI_SRIOV_INITIAL_VF</a><span class=\"ts\"/>0x0c<span class=\"ts\"/><span class=\"comment\">/* Initial VFs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_TOTAL_VF\">PCI_SRIOV_TOTAL_VF</a><span class=\"ts\"/>0x0e<span class=\"ts\"/><span class=\"comment\">/* Total VFs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_NUM_VF\">PCI_SRIOV_NUM_VF</a><span class=\"ts\"/>0x10<span class=\"ts\"/><span class=\"comment\">/* Number of VFs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_FUNC_LINK\">PCI_SRIOV_FUNC_LINK</a><span class=\"ts\"/>0x12<span class=\"ts\"/><span class=\"comment\">/* Function Dependency Link */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_VF_OFFSET\">PCI_SRIOV_VF_OFFSET</a><span class=\"ts\"/>0x14<span class=\"ts\"/><span class=\"comment\">/* First VF Offset */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_VF_STRIDE\">PCI_SRIOV_VF_STRIDE</a><span class=\"ts\"/>0x16<span class=\"ts\"/><span class=\"comment\">/* Following VF Stride */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_VF_DID\">PCI_SRIOV_VF_DID</a><span class=\"ts\"/>0x1a<span class=\"ts\"/><span class=\"comment\">/* VF Device ID */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_SUP_PGSIZE\">PCI_SRIOV_SUP_PGSIZE</a><span class=\"ts\"/>0x1c<span class=\"ts\"/><span class=\"comment\">/* Supported Page Sizes */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_SYS_PGSIZE\">PCI_SRIOV_SYS_PGSIZE</a><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* System Page Size */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_BAR\">PCI_SRIOV_BAR</a><span class=\"ts\"/><span class=\"ts\"/>0x24<span class=\"ts\"/><span class=\"comment\">/* VF BAR0 */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_NUM_BARS\">PCI_SRIOV_NUM_BARS</a><span class=\"ts\"/>6<span class=\"ts\"/><span class=\"comment\">/* Number of VF BARs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_SRIOV_VFM\">PCI_SRIOV_VFM</a><span class=\"ts\"/><span class=\"ts\"/>0x3c<span class=\"ts\"/><span class=\"comment\">/* VF Migration State Array Offset*/</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_VFM_BIR\">PCI_SRIOV_VFM_BIR</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/>((<a class=\"id\" href=\"#x\">x</a>) &amp; 7)<span class=\"ts\"/><span class=\"comment\">/* State BIR */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_VFM_OFFSET\">PCI_SRIOV_VFM_OFFSET</a>(<a class=\"id\" href=\"#x\">x</a>) ((<a class=\"id\" href=\"#x\">x</a>) &amp; ~7)<span class=\"ts\"/><span class=\"comment\">/* State Offset */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_VFM_UA\">PCI_SRIOV_VFM_UA</a><span class=\"ts\"/>0x0<span class=\"ts\"/><span class=\"comment\">/* Inactive.Unavailable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_VFM_MI\">PCI_SRIOV_VFM_MI</a><span class=\"ts\"/>0x1<span class=\"ts\"/><span class=\"comment\">/* Dormant.MigrateIn */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_VFM_MO\">PCI_SRIOV_VFM_MO</a><span class=\"ts\"/>0x2<span class=\"ts\"/><span class=\"comment\">/* Active.MigrateOut */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_SRIOV_VFM_AV\">PCI_SRIOV_VFM_AV</a><span class=\"ts\"/>0x3<span class=\"ts\"/><span class=\"comment\">/* Active.Available */</span>", 
"", 
"<span class=\"comment\">/* Access Control Service */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ACS_CAP\">PCI_ACS_CAP</a><span class=\"ts\"/><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* ACS Capability Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ACS_SV\">PCI_ACS_SV</a><span class=\"ts\"/><span class=\"ts\"/>0x01<span class=\"ts\"/><span class=\"comment\">/* Source Validation */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ACS_TB\">PCI_ACS_TB</a><span class=\"ts\"/><span class=\"ts\"/>0x02<span class=\"ts\"/><span class=\"comment\">/* Translation Blocking */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ACS_RR\">PCI_ACS_RR</a><span class=\"ts\"/><span class=\"ts\"/>0x04<span class=\"ts\"/><span class=\"comment\">/* P2P Request Redirect */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ACS_CR\">PCI_ACS_CR</a><span class=\"ts\"/><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* P2P Completion Redirect */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ACS_UF\">PCI_ACS_UF</a><span class=\"ts\"/><span class=\"ts\"/>0x10<span class=\"ts\"/><span class=\"comment\">/* Upstream Forwarding */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ACS_EC\">PCI_ACS_EC</a><span class=\"ts\"/><span class=\"ts\"/>0x20<span class=\"ts\"/><span class=\"comment\">/* P2P Egress Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a>  <a class=\"id\" href=\"#PCI_ACS_DT\">PCI_ACS_DT</a><span class=\"ts\"/><span class=\"ts\"/>0x40<span class=\"ts\"/><span class=\"comment\">/* Direct Translated P2P */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ACS_CTRL\">PCI_ACS_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>0x06<span class=\"ts\"/><span class=\"comment\">/* ACS Control Register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PCI_ACS_EGRESS_CTL_V\">PCI_ACS_EGRESS_CTL_V</a><span class=\"ts\"/>0x08<span class=\"ts\"/><span class=\"comment\">/* ACS Egress Control Vector */</span>", 
"", 
"#<a class=\"id\" href=\"#endif\">endif</a> <span class=\"comment\">/* LINUX_PCI_REGS_H */</span>", 
];
xr_frag_insert('l/10/114f9255ac397f347ee9c9e9cfdcdc1d9ea061.xr', __xr_tmp);
