

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_69_4'
================================================================
* Date:           Sat Nov 30 21:29:49 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.188 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       83|  0.180 us|  0.830 us|   18|   83|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_model_array_fu_816  |model_array  |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_69_4  |       16|       80|        17|         16|          1|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1290|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   27|     768|    770|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    834|    -|
|Register         |        -|    -|    1343|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   27|    2111|   2894|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U56  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|    0|    0|    0|
    |grp_model_array_fu_816           |model_array                  |        0|  26|  768|  669|    0|
    |mul_18s_10ns_28_1_1_U60          |mul_18s_10ns_28_1_1          |        0|   1|    0|    5|    0|
    |sparsemux_7_2_16_1_1_U61         |sparsemux_7_2_16_1_1         |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U62         |sparsemux_7_2_16_1_1         |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U63         |sparsemux_7_2_16_1_1         |        0|   0|    0|    9|    0|
    |sparsemux_7_2_16_1_1_U64         |sparsemux_7_2_16_1_1         |        0|   0|    0|    9|    0|
    |sparsemux_9_2_13_1_1_U57         |sparsemux_9_2_13_1_1         |        0|   0|    0|   20|    0|
    |sparsemux_9_2_13_1_1_U58         |sparsemux_9_2_13_1_1         |        0|   0|    0|   20|    0|
    |sparsemux_9_2_13_1_1_U59         |sparsemux_9_2_13_1_1         |        0|   0|    0|   20|    0|
    +---------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                            |                             |        0|  27|  768|  770|    0|
    +---------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln69_fu_1032_p2              |         +|   0|  0|   10|           3|           1|
    |add_ln93_1_fu_1430_p2            |         +|   0|  0|   39|          32|           7|
    |add_ln93_2_fu_1468_p2            |         +|   0|  0|   71|          64|          64|
    |add_ln93_3_fu_1509_p2            |         +|   0|  0|   17|          11|          11|
    |add_ln93_fu_1274_p2              |         +|   0|  0|   39|          32|           7|
    |sub_ln112_fu_1385_p2             |         -|   0|  0|   23|          16|          16|
    |sub_ln114_1_fu_1393_p2           |         -|   0|  0|   25|           1|          18|
    |sub_ln114_fu_1212_p2             |         -|   0|  0|   24|          17|          17|
    |sub_ln93_1_fu_1268_p2            |         -|   0|  0|   39|           5|          32|
    |sub_ln93_2_fu_1445_p2            |         -|   0|  0|   39|           6|          32|
    |sub_ln93_3_fu_1504_p2            |         -|   0|  0|   17|           3|          11|
    |sub_ln93_4_fu_1300_p2            |         -|   0|  0|   12|           3|           4|
    |sub_ln93_fu_1223_p2              |         -|   0|  0|   23|           1|          16|
    |and_ln144_fu_1044_p2             |       and|   0|  0|    2|           1|           1|
    |and_ln93_1_fu_1624_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln93_2_fu_1638_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln93_3_fu_1316_p2            |       and|   0|  0|   16|          16|          16|
    |and_ln93_fu_1356_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln94_1_fu_1693_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln94_2_fu_1699_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln94_3_fu_1755_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln94_4_fu_1798_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln94_5_fu_1841_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln94_fu_1688_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln96_1_fu_1650_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_2_fu_1705_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_3_fu_1711_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_4_fu_1717_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_5_fu_1760_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_6_fu_1803_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_7_fu_1846_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln96_fu_1628_p2              |       and|   0|  0|    2|           1|           1|
    |ap_predicate_tran18to19_state17  |       and|   0|  0|    2|           1|           1|
    |phi_ln93_fu_1328_p2              |       and|   0|  0|    2|           1|           1|
    |tmp_5_fu_1256_p3                 |      cttz|   0|  0|   47|          32|           0|
    |icmp_ln111_fu_1175_p2            |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln144_fu_1038_p2            |      icmp|   0|  0|   10|           3|           2|
    |icmp_ln69_fu_1026_p2             |      icmp|   0|  0|   12|           3|           4|
    |icmp_ln93_1_fu_1290_p2           |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln93_2_fu_1322_p2           |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln93_3_fu_1376_p2           |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln93_4_fu_1544_p2           |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln93_5_fu_1550_p2           |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln93_fu_1218_p2             |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln94_1_fu_1678_p2           |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln94_2_fu_1683_p2           |      icmp|   0|  0|   10|           3|           2|
    |icmp_ln94_3_fu_1750_p2           |      icmp|   0|  0|   10|           3|           2|
    |icmp_ln94_4_fu_1793_p2           |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln94_5_fu_1836_p2           |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln94_fu_1673_p2             |      icmp|   0|  0|   10|           3|           1|
    |lshr_ln93_2_fu_1310_p2           |      lshr|   0|  0|   35|           2|          16|
    |lshr_ln93_fu_1439_p2             |      lshr|   0|  0|  179|          64|          64|
    |or_ln93_1_fu_1556_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln93_fu_1362_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln96_fu_1656_p2               |        or|   0|  0|    2|           1|           1|
    |cond50_i_i454_fu_1459_p3         |    select|   0|  0|   56|           1|          64|
    |conv_i_i_i15419_fu_1419_p3       |    select|   0|  0|   16|           1|          16|
    |select_ln93_1_fu_1496_p3         |    select|   0|  0|    9|           1|          10|
    |select_ln93_fu_1228_p3           |    select|   0|  0|   16|           1|          16|
    |shl_ln93_fu_1454_p2              |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0                    |       xor|   0|  0|    2|           1|           2|
    |xor_ln93_1_fu_1342_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln93_fu_1633_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln96_fu_1644_p2              |       xor|   0|  0|    2|           2|           1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 1290|         602|         554|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  100|         20|    1|         20|
    |ap_enable_reg_pp0_iter1                      |    9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_808_p4       |    9|          2|    1|          2|
    |ap_return                                    |    9|          2|    1|          2|
    |bias_1_local_idx1_val21_fu_276               |    9|          2|   16|         32|
    |bias_1_local_idx1_val21_out                  |   14|          3|   16|         48|
    |bias_1_local_idx_val20_fu_272                |    9|          2|   16|         32|
    |bias_1_local_idx_val20_out                   |   14|          3|   16|         48|
    |bias_2_local_idx4_val23_fu_284               |    9|          2|   16|         32|
    |bias_2_local_idx4_val23_out                  |   14|          3|   16|         48|
    |bias_2_local_idx_val22_fu_280                |    9|          2|   16|         32|
    |bias_2_local_idx_val22_out                   |   14|          3|   16|         48|
    |grp_fu_833_opcode                            |   14|          3|    5|         15|
    |grp_fu_833_p0                                |   14|          3|   64|        192|
    |grp_model_array_fu_816_biases_0_0_val        |   26|          5|   16|         80|
    |grp_model_array_fu_816_biases_0_1_val        |   26|          5|   16|         80|
    |grp_model_array_fu_816_delta_k_0_0_val       |   20|          4|   16|         64|
    |grp_model_array_fu_816_delta_k_0_1_val       |   14|          3|   16|         48|
    |grp_model_array_fu_816_output_kmin1_0_0_val  |   20|          4|   16|         64|
    |grp_model_array_fu_816_output_kmin1_0_1_val  |   20|          4|   16|         64|
    |grp_model_array_fu_816_p_read10              |   26|          5|   16|         80|
    |grp_model_array_fu_816_p_read29              |   26|          5|   16|         80|
    |grp_model_array_fu_816_p_read30              |   26|          5|   16|         80|
    |grp_model_array_fu_816_p_read31              |   26|          5|   16|         80|
    |j_fu_268                                     |    9|          2|    3|          6|
    |mux_case_07215_fu_304                        |    9|          2|   16|         32|
    |mux_case_07423_fu_312                        |    9|          2|   16|         32|
    |mux_case_07631_fu_320                        |    9|          2|   16|         32|
    |mux_case_07839_fu_328                        |    9|          2|   16|         32|
    |mux_case_17319_fu_308                        |    9|          2|   16|         32|
    |mux_case_17527_fu_316                        |    9|          2|   16|         32|
    |mux_case_17735_fu_324                        |    9|          2|   16|         32|
    |mux_case_17943_fu_332                        |    9|          2|   16|         32|
    |retval_0_0_0_0_0_load90_fu_288               |    9|          2|   16|         32|
    |retval_0_0_0_0_0_load90_out                  |   14|          3|   16|         48|
    |retval_0_1_0_0_0_load96_fu_292               |    9|          2|   16|         32|
    |retval_0_1_0_0_0_load96_out                  |   14|          3|   16|         48|
    |retval_0_2_0_0_0_load102_fu_296              |    9|          2|   16|         32|
    |retval_0_2_0_0_0_load102_out                 |   14|          3|   16|         48|
    |retval_0_3_0_0_0_load108_fu_300              |    9|          2|   16|         32|
    |retval_0_3_0_0_0_load108_out                 |   14|          3|   16|         48|
    |w1_local_163_fu_336                          |    9|          2|   16|         32|
    |w1_local_163_out                             |   14|          3|   16|         48|
    |w1_local_1_1_fu_340                          |    9|          2|   16|         32|
    |w1_local_1_1_out                             |   14|          3|   16|         48|
    |w1_local_2_1_fu_344                          |    9|          2|   16|         32|
    |w1_local_2_1_out                             |   14|          3|   16|         48|
    |w1_local_3_1_fu_348                          |    9|          2|   16|         32|
    |w1_local_3_1_out                             |   14|          3|   16|         48|
    |w2_local_165_fu_352                          |    9|          2|   16|         32|
    |w2_local_165_out                             |   14|          3|   16|         48|
    |w2_local_1_1_fu_356                          |    9|          2|   16|         32|
    |w2_local_1_1_out                             |   14|          3|   16|         48|
    |w2_local_2_1_fu_360                          |    9|          2|   16|         32|
    |w2_local_2_1_out                             |   14|          3|   16|         48|
    |w2_local_3_1_fu_364                          |    9|          2|   16|         32|
    |w2_local_3_1_out                             |   14|          3|   16|         48|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  834|        175|  876|       2495|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |LD_reg_2401                              |  64|   0|   64|          0|
    |UnifiedRetVal_reg_804                    |   1|   0|    1|          0|
    |and_ln144_reg_2229                       |   1|   0|    1|          0|
    |and_ln93_2_reg_2462                      |   1|   0|    1|          0|
    |ap_CS_fsm                                |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_exit_tran_regpp0                      |   1|   0|    2|          1|
    |ap_return_preg                           |   1|   0|    1|          0|
    |array_back1_bias_change_1_reg_2543       |  16|   0|   16|          0|
    |array_back1_bias_change_reg_2538         |  16|   0|   16|          0|
    |array_back1_weight_changes_4_reg_2523    |  16|   0|   16|          0|
    |array_back1_weight_changes_5_reg_2528    |  16|   0|   16|          0|
    |array_back1_weight_changes_6_reg_2533    |  16|   0|   16|          0|
    |array_back1_weight_changes_reg_2518      |  16|   0|   16|          0|
    |array_back2_bias_change_1_reg_2452       |  16|   0|   16|          0|
    |array_back2_bias_change_reg_2447         |  16|   0|   16|          0|
    |array_back2_delta_kmin1_1_reg_2422       |  16|   0|   16|          0|
    |array_back2_delta_kmin1_reg_2417         |  16|   0|   16|          0|
    |array_back2_weight_changes_4_reg_2432    |  16|   0|   16|          0|
    |array_back2_weight_changes_5_reg_2437    |  16|   0|   16|          0|
    |array_back2_weight_changes_6_reg_2442    |  16|   0|   16|          0|
    |array_back2_weight_changes_reg_2427      |  16|   0|   16|          0|
    |array_out1_output_k_1_reg_2289           |  16|   0|   16|          0|
    |array_out1_output_k_reg_2284             |  16|   0|   16|          0|
    |bias_1_local_idx1_val21_fu_276           |  16|   0|   16|          0|
    |bias_1_local_idx1_val21_load_1_reg_2239  |  16|   0|   16|          0|
    |bias_1_local_idx_val20_fu_272            |  16|   0|   16|          0|
    |bias_1_local_idx_val20_load_1_reg_2233   |  16|   0|   16|          0|
    |bias_2_local_idx4_val23_fu_284           |  16|   0|   16|          0|
    |bias_2_local_idx4_val23_load_1_reg_2300  |  16|   0|   16|          0|
    |bias_2_local_idx_val22_fu_280            |  16|   0|   16|          0|
    |bias_2_local_idx_val22_load_1_reg_2294   |  16|   0|   16|          0|
    |bitcast_ln748_reg_2412                   |  64|   0|   64|          0|
    |grp_model_array_fu_816_ap_start_reg      |   1|   0|    1|          0|
    |icmp_ln111_reg_2344                      |   1|   0|    1|          0|
    |icmp_ln69_reg_2225                       |   1|   0|    1|          0|
    |icmp_ln93_3_reg_2386                     |   1|   0|    1|          0|
    |icmp_ln93_reg_2359                       |   1|   0|    1|          0|
    |j_1_reg_2214                             |   3|   0|    3|          0|
    |j_fu_268                                 |   3|   0|    3|          0|
    |lshr_ln93_reg_2396                       |  64|   0|   64|          0|
    |mux_case_07215_fu_304                    |  16|   0|   16|          0|
    |mux_case_07423_fu_312                    |  16|   0|   16|          0|
    |mux_case_07631_fu_320                    |  16|   0|   16|          0|
    |mux_case_07839_fu_328                    |  16|   0|   16|          0|
    |mux_case_17319_fu_308                    |  16|   0|   16|          0|
    |mux_case_17527_fu_316                    |  16|   0|   16|          0|
    |mux_case_17735_fu_324                    |  16|   0|   16|          0|
    |mux_case_17943_fu_332                    |  16|   0|   16|          0|
    |or_ln93_1_reg_2406                       |   1|   0|    1|          0|
    |or_ln96_reg_2470                         |   1|   0|    1|          0|
    |or_ln_reg_2381                           |   1|   0|    2|          1|
    |output_2_reg_2330                        |  16|   0|   16|          0|
    |retval_0_0_0_0_0_load90_fu_288           |  16|   0|   16|          0|
    |retval_0_0_0_0_0_load_2_reg_2478         |  16|   0|   16|          0|
    |retval_0_0_0_0_0_load_reg_2513           |  16|   0|   16|          0|
    |retval_0_1_0_0_0_load96_fu_292           |  16|   0|   16|          0|
    |retval_0_1_0_0_0_load_2_reg_2483         |  16|   0|   16|          0|
    |retval_0_1_0_0_0_load_reg_2508           |  16|   0|   16|          0|
    |retval_0_2_0_0_0_load102_fu_296          |  16|   0|   16|          0|
    |retval_0_2_0_0_0_load_2_reg_2488         |  16|   0|   16|          0|
    |retval_0_2_0_0_0_load_reg_2503           |  16|   0|   16|          0|
    |retval_0_3_0_0_0_load108_fu_300          |  16|   0|   16|          0|
    |retval_0_3_0_0_0_load_2_reg_2493         |  16|   0|   16|          0|
    |retval_0_3_0_0_0_load_reg_2498           |  16|   0|   16|          0|
    |select_ln93_reg_2365                     |  16|   0|   16|          0|
    |sub_ln114_reg_2354                       |  17|   0|   17|          0|
    |sub_ln93_1_reg_2375                      |  32|   0|   32|          0|
    |tmp_6_reg_2338                           |   1|   0|    1|          0|
    |tmp_reg_2457                             |   1|   0|    1|          0|
    |trunc_ln69_reg_2269                      |   2|   0|    2|          0|
    |trunc_ln93_reg_2370                      |  11|   0|   11|          0|
    |w1_local_163_fu_336                      |  16|   0|   16|          0|
    |w1_local_163_load_1_reg_2245             |  16|   0|   16|          0|
    |w1_local_1_1_fu_340                      |  16|   0|   16|          0|
    |w1_local_1_1_load_1_reg_2251             |  16|   0|   16|          0|
    |w1_local_2_1_fu_344                      |  16|   0|   16|          0|
    |w1_local_2_1_load_1_reg_2257             |  16|   0|   16|          0|
    |w1_local_3_1_fu_348                      |  16|   0|   16|          0|
    |w1_local_3_1_load_1_reg_2263             |  16|   0|   16|          0|
    |w2_local_165_fu_352                      |  16|   0|   16|          0|
    |w2_local_165_load_1_reg_2306             |  16|   0|   16|          0|
    |w2_local_1_1_fu_356                      |  16|   0|   16|          0|
    |w2_local_1_1_load_1_reg_2312             |  16|   0|   16|          0|
    |w2_local_2_1_fu_360                      |  16|   0|   16|          0|
    |w2_local_2_1_load_1_reg_2318             |  16|   0|   16|          0|
    |w2_local_3_1_fu_364                      |  16|   0|   16|          0|
    |w2_local_3_1_load_1_reg_2324             |  16|   0|   16|          0|
    |zext_ln114_cast1_reg_2349                |  13|   0|   13|          0|
    |zext_ln73_reg_2274                       |  13|   0|   16|          3|
    |zext_ln83_reg_2279                       |  13|   0|   16|          3|
    |zext_ln93_reg_2391                       |  16|   0|   64|         48|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1343|   0| 1399|         56|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|ap_return                                |  out|    1|  ap_ctrl_hs|  accelerator_Pipeline_VITIS_LOOP_69_4|  return value|
|w2_local_3_0                             |   in|   16|     ap_none|                          w2_local_3_0|        scalar|
|w2_local_2_0                             |   in|   16|     ap_none|                          w2_local_2_0|        scalar|
|w2_local_1_0                             |   in|   16|     ap_none|                          w2_local_1_0|        scalar|
|w2_local_0                               |   in|   16|     ap_none|                            w2_local_0|        scalar|
|w1_local_3_0                             |   in|   16|     ap_none|                          w1_local_3_0|        scalar|
|w1_local_2_0                             |   in|   16|     ap_none|                          w1_local_2_0|        scalar|
|w1_local_1_0                             |   in|   16|     ap_none|                          w1_local_1_0|        scalar|
|w1_local_0                               |   in|   16|     ap_none|                            w1_local_0|        scalar|
|mux_case_17944                           |   in|   16|     ap_none|                        mux_case_17944|        scalar|
|mux_case_07840                           |   in|   16|     ap_none|                        mux_case_07840|        scalar|
|mux_case_17736                           |   in|   16|     ap_none|                        mux_case_17736|        scalar|
|mux_case_07632                           |   in|   16|     ap_none|                        mux_case_07632|        scalar|
|mux_case_17528                           |   in|   16|     ap_none|                        mux_case_17528|        scalar|
|mux_case_07424                           |   in|   16|     ap_none|                        mux_case_07424|        scalar|
|mux_case_17320                           |   in|   16|     ap_none|                        mux_case_17320|        scalar|
|mux_case_07216                           |   in|   16|     ap_none|                        mux_case_07216|        scalar|
|retval_0_3_0_0_0_load109                 |   in|   16|     ap_none|              retval_0_3_0_0_0_load109|        scalar|
|retval_0_2_0_0_0_load103                 |   in|   16|     ap_none|              retval_0_2_0_0_0_load103|        scalar|
|retval_0_1_0_0_0_load97                  |   in|   16|     ap_none|               retval_0_1_0_0_0_load97|        scalar|
|retval_0_0_0_0_0_load91                  |   in|   16|     ap_none|               retval_0_0_0_0_0_load91|        scalar|
|p_0_0_01385_1_lcssa31                    |   in|   16|     ap_none|                 p_0_0_01385_1_lcssa31|        scalar|
|p_0_0_01385_lcssa29                      |   in|   16|     ap_none|                   p_0_0_01385_lcssa29|        scalar|
|p_0_0_01382_1_lcssa27                    |   in|   16|     ap_none|                 p_0_0_01382_1_lcssa27|        scalar|
|p_0_0_01382_lcssa25                      |   in|   16|     ap_none|                   p_0_0_01382_lcssa25|        scalar|
|training                                 |   in|   16|     ap_none|                              training|        scalar|
|cmp_i_i113                               |   in|    1|     ap_none|                            cmp_i_i113|        scalar|
|w2_local_3_1_out                         |  out|   16|      ap_vld|                      w2_local_3_1_out|       pointer|
|w2_local_3_1_out_ap_vld                  |  out|    1|      ap_vld|                      w2_local_3_1_out|       pointer|
|w2_local_2_1_out                         |  out|   16|      ap_vld|                      w2_local_2_1_out|       pointer|
|w2_local_2_1_out_ap_vld                  |  out|    1|      ap_vld|                      w2_local_2_1_out|       pointer|
|w2_local_1_1_out                         |  out|   16|      ap_vld|                      w2_local_1_1_out|       pointer|
|w2_local_1_1_out_ap_vld                  |  out|    1|      ap_vld|                      w2_local_1_1_out|       pointer|
|w2_local_165_out                         |  out|   16|      ap_vld|                      w2_local_165_out|       pointer|
|w2_local_165_out_ap_vld                  |  out|    1|      ap_vld|                      w2_local_165_out|       pointer|
|w1_local_3_1_out                         |  out|   16|      ap_vld|                      w1_local_3_1_out|       pointer|
|w1_local_3_1_out_ap_vld                  |  out|    1|      ap_vld|                      w1_local_3_1_out|       pointer|
|w1_local_2_1_out                         |  out|   16|      ap_vld|                      w1_local_2_1_out|       pointer|
|w1_local_2_1_out_ap_vld                  |  out|    1|      ap_vld|                      w1_local_2_1_out|       pointer|
|w1_local_1_1_out                         |  out|   16|      ap_vld|                      w1_local_1_1_out|       pointer|
|w1_local_1_1_out_ap_vld                  |  out|    1|      ap_vld|                      w1_local_1_1_out|       pointer|
|w1_local_163_out                         |  out|   16|      ap_vld|                      w1_local_163_out|       pointer|
|w1_local_163_out_ap_vld                  |  out|    1|      ap_vld|                      w1_local_163_out|       pointer|
|mux_case_17943_out                       |  out|   16|      ap_vld|                    mux_case_17943_out|       pointer|
|mux_case_17943_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_17943_out|       pointer|
|mux_case_07839_out                       |  out|   16|      ap_vld|                    mux_case_07839_out|       pointer|
|mux_case_07839_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_07839_out|       pointer|
|mux_case_17735_out                       |  out|   16|      ap_vld|                    mux_case_17735_out|       pointer|
|mux_case_17735_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_17735_out|       pointer|
|mux_case_07631_out                       |  out|   16|      ap_vld|                    mux_case_07631_out|       pointer|
|mux_case_07631_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_07631_out|       pointer|
|mux_case_17527_out                       |  out|   16|      ap_vld|                    mux_case_17527_out|       pointer|
|mux_case_17527_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_17527_out|       pointer|
|mux_case_07423_out                       |  out|   16|      ap_vld|                    mux_case_07423_out|       pointer|
|mux_case_07423_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_07423_out|       pointer|
|mux_case_17319_out                       |  out|   16|      ap_vld|                    mux_case_17319_out|       pointer|
|mux_case_17319_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_17319_out|       pointer|
|mux_case_07215_out                       |  out|   16|      ap_vld|                    mux_case_07215_out|       pointer|
|mux_case_07215_out_ap_vld                |  out|    1|      ap_vld|                    mux_case_07215_out|       pointer|
|retval_0_3_0_0_0_load108_out             |  out|   16|      ap_vld|          retval_0_3_0_0_0_load108_out|       pointer|
|retval_0_3_0_0_0_load108_out_ap_vld      |  out|    1|      ap_vld|          retval_0_3_0_0_0_load108_out|       pointer|
|retval_0_2_0_0_0_load102_out             |  out|   16|      ap_vld|          retval_0_2_0_0_0_load102_out|       pointer|
|retval_0_2_0_0_0_load102_out_ap_vld      |  out|    1|      ap_vld|          retval_0_2_0_0_0_load102_out|       pointer|
|retval_0_1_0_0_0_load96_out              |  out|   16|      ap_vld|           retval_0_1_0_0_0_load96_out|       pointer|
|retval_0_1_0_0_0_load96_out_ap_vld       |  out|    1|      ap_vld|           retval_0_1_0_0_0_load96_out|       pointer|
|retval_0_0_0_0_0_load90_out              |  out|   16|      ap_vld|           retval_0_0_0_0_0_load90_out|       pointer|
|retval_0_0_0_0_0_load90_out_ap_vld       |  out|    1|      ap_vld|           retval_0_0_0_0_0_load90_out|       pointer|
|bias_2_local_idx4_val23_out              |  out|   16|      ap_vld|           bias_2_local_idx4_val23_out|       pointer|
|bias_2_local_idx4_val23_out_ap_vld       |  out|    1|      ap_vld|           bias_2_local_idx4_val23_out|       pointer|
|bias_2_local_idx_val22_out               |  out|   16|      ap_vld|            bias_2_local_idx_val22_out|       pointer|
|bias_2_local_idx_val22_out_ap_vld        |  out|    1|      ap_vld|            bias_2_local_idx_val22_out|       pointer|
|bias_1_local_idx1_val21_out              |  out|   16|      ap_vld|           bias_1_local_idx1_val21_out|       pointer|
|bias_1_local_idx1_val21_out_ap_vld       |  out|    1|      ap_vld|           bias_1_local_idx1_val21_out|       pointer|
|bias_1_local_idx_val20_out               |  out|   16|      ap_vld|            bias_1_local_idx_val20_out|       pointer|
|bias_1_local_idx_val20_out_ap_vld        |  out|    1|      ap_vld|            bias_1_local_idx_val20_out|       pointer|
|retval_0_3_0_0_0_load_out                |  out|   16|      ap_vld|             retval_0_3_0_0_0_load_out|       pointer|
|retval_0_3_0_0_0_load_out_ap_vld         |  out|    1|      ap_vld|             retval_0_3_0_0_0_load_out|       pointer|
|retval_0_2_0_0_0_load_out                |  out|   16|      ap_vld|             retval_0_2_0_0_0_load_out|       pointer|
|retval_0_2_0_0_0_load_out_ap_vld         |  out|    1|      ap_vld|             retval_0_2_0_0_0_load_out|       pointer|
|retval_0_1_0_0_0_load_out                |  out|   16|      ap_vld|             retval_0_1_0_0_0_load_out|       pointer|
|retval_0_1_0_0_0_load_out_ap_vld         |  out|    1|      ap_vld|             retval_0_1_0_0_0_load_out|       pointer|
|retval_0_0_0_0_0_load_out                |  out|   16|      ap_vld|             retval_0_0_0_0_0_load_out|       pointer|
|retval_0_0_0_0_0_load_out_ap_vld         |  out|    1|      ap_vld|             retval_0_0_0_0_0_load_out|       pointer|
|array_back2_weight_changes_out           |  out|   16|      ap_vld|        array_back2_weight_changes_out|       pointer|
|array_back2_weight_changes_out_ap_vld    |  out|    1|      ap_vld|        array_back2_weight_changes_out|       pointer|
|array_back2_weight_changes_4_out         |  out|   16|      ap_vld|      array_back2_weight_changes_4_out|       pointer|
|array_back2_weight_changes_4_out_ap_vld  |  out|    1|      ap_vld|      array_back2_weight_changes_4_out|       pointer|
|array_back2_weight_changes_5_out         |  out|   16|      ap_vld|      array_back2_weight_changes_5_out|       pointer|
|array_back2_weight_changes_5_out_ap_vld  |  out|    1|      ap_vld|      array_back2_weight_changes_5_out|       pointer|
|array_back2_weight_changes_6_out         |  out|   16|      ap_vld|      array_back2_weight_changes_6_out|       pointer|
|array_back2_weight_changes_6_out_ap_vld  |  out|    1|      ap_vld|      array_back2_weight_changes_6_out|       pointer|
|array_back2_bias_change_out              |  out|   16|      ap_vld|           array_back2_bias_change_out|       pointer|
|array_back2_bias_change_out_ap_vld       |  out|    1|      ap_vld|           array_back2_bias_change_out|       pointer|
|array_back2_bias_change_2_out            |  out|   16|      ap_vld|         array_back2_bias_change_2_out|       pointer|
|array_back2_bias_change_2_out_ap_vld     |  out|    1|      ap_vld|         array_back2_bias_change_2_out|       pointer|
|array_back1_weight_changes_out           |  out|   16|      ap_vld|        array_back1_weight_changes_out|       pointer|
|array_back1_weight_changes_out_ap_vld    |  out|    1|      ap_vld|        array_back1_weight_changes_out|       pointer|
|array_back1_weight_changes_4_out         |  out|   16|      ap_vld|      array_back1_weight_changes_4_out|       pointer|
|array_back1_weight_changes_4_out_ap_vld  |  out|    1|      ap_vld|      array_back1_weight_changes_4_out|       pointer|
|array_back1_weight_changes_5_out         |  out|   16|      ap_vld|      array_back1_weight_changes_5_out|       pointer|
|array_back1_weight_changes_5_out_ap_vld  |  out|    1|      ap_vld|      array_back1_weight_changes_5_out|       pointer|
|array_back1_weight_changes_6_out         |  out|   16|      ap_vld|      array_back1_weight_changes_6_out|       pointer|
|array_back1_weight_changes_6_out_ap_vld  |  out|    1|      ap_vld|      array_back1_weight_changes_6_out|       pointer|
|array_back1_bias_change_out              |  out|   16|      ap_vld|           array_back1_bias_change_out|       pointer|
|array_back1_bias_change_out_ap_vld       |  out|    1|      ap_vld|           array_back1_bias_change_out|       pointer|
|array_back1_bias_change_2_out            |  out|   16|      ap_vld|         array_back1_bias_change_2_out|       pointer|
|array_back1_bias_change_2_out_ap_vld     |  out|    1|      ap_vld|         array_back1_bias_change_2_out|       pointer|
+-----------------------------------------+-----+-----+------------+--------------------------------------+--------------+

