/*
*********************************************************************************************************
*                                                AR100 SYSTEM
*                                     AR100 Software System Develop Kits
*                                         clock control unit module
*
*                                    (c) Copyright 2012-2016, Sunny China
*                                             All Rights Reserved
*
* File    : reset.c
* By      : Sunny
* Version : v1.0
* Date    : 2012-11-22
* Descript: reset control of a module.
* Update  : date                auther      ver     notes
*           2012-11-22 16:55:22 Sunny       1.0     Create this file.
*********************************************************************************************************
*/
#include "ccu_i.h"

/*
*********************************************************************************************************
*                                    SET RESET STATUS OF MODULE CLOCK
*
* Description:  set the reset status of a specific module clock.
*
* Arguments  :  mclk    : the module clock ID which we want to set reset status.
*       reset   : the reset status which we want to set, the detail please
*             refer to the clock status of reset.
*
* Returns    :  OK if set module clock reset status succeeded, others if failed.
*********************************************************************************************************
*/
s32 ccu_set_mclk_reset(u32 mclk, s32 reset)
{
	switch (mclk) {
	case CCU_MOD_CLK_R_TWI:
		{
			writel(((readl(R_TWI_BUS_GATE_RST_REG) & (~(1 << 16)))
					| (reset << 16)), R_TWI_BUS_GATE_RST_REG);
			return OK;
		}
	case CCU_MOD_CLK_R_UART:
		{
			writel(((readl(R_UART_BUS_GATE_RST_REG) & (~(1 << 16)))
					| (reset << 16)), R_UART_BUS_GATE_RST_REG);
			return OK;
		}
	case CCU_MOD_CLK_R_TIMER0_1:
		{
			writel(((readl(R_TIMER_BUS_GATE_RST_REG) & (~(1 << 16)))
					| (reset << 16)), R_TIMER_BUS_GATE_RST_REG);
			return OK;
		}
	case CCU_MOD_CLK_R_PWM:
		{
			writel(((readl(R_PWM_BUS_GATE_RST_REG)  & (~(1 << 16)))
					| (reset << 16)), R_PWM_BUS_GATE_RST_REG);
			return OK;
		}
	case CCU_MOD_CLK_R_RTC:
		{
			writel(((readl(RTC_BUS_GATE_RST_REG) & (~(1 << 16)))
					| (reset << 16)), RTC_BUS_GATE_RST_REG);
			return OK;
		}
	case CCU_MOD_CLK_APBS_R_CIR:
		{
			writel(((readl(R_IR_RX_BUS_GATE_RST_REG) & (~(1 << 16)))
					| (reset << 16)), R_IR_RX_BUS_GATE_RST_REG);
			return OK;
		}
	case CCU_MOD_CLK_VDD_SYS:
		{
			writel(((readl(VDD_SYS_PWR_RST_REG) & (~(1 << 0)))
					| (reset << 0)), VDD_SYS_PWR_RST_REG);
			return OK;
		}
	case CCU_MOD_CLK_SPINLOCK:
		{
			writel(((readl(CCU_SPINLOCK_BGR_REG) & (~(0x1 << 16)))
				| (reset << 16)), CCU_SPINLOCK_BGR_REG);
			return OK;
		}
	case CCU_MOD_CLK_MSGBOX:
		{
			writel(((readl(CCU_MSGBOX_BGR_REG) & (~(0x1 << 16)))
				| (reset << 16)), CCU_MSGBOX_BGR_REG);
			writel(((readl(R_MSGBOX_GATE_RST_REG) & (~(0x1 << 16)))
				| (reset << 16)), R_MSGBOX_GATE_RST_REG);
			return OK;
		}
	default:
		{
			WRN("invaid module clock id (%d) when set reset\n", mclk);
			return -EINVAL;
		}
	}
	/* un-reached */
}

s32 ccu_reset_module(u32 mclk)
{
	/* module reset method: set as reset valid->set as reset invalid */
	ccu_set_mclk_reset(mclk, CCU_CLK_RESET);
	ccu_set_mclk_reset(mclk, CCU_CLK_NRESET);

	return OK;
}
