module Register (
    input wire [3:0] D,
    input wire clk,
    input wire reset,
    output reg [3:0] Q
);
    always @(posedge clk or posedge reset) begin
        if (reset)
            Q <= 4'b0000;
        else
            Q <= D;
    end
endmodule
