Warning: Design 'lenet_2set' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : lenet_2set
Version: G-2012.06-SP5
Date   : Tue Jan  2 21:11:04 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lenet_2set         140000                saed32hvt_ss0p95v125c
  fc_controller_mydesign_1
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.78       1.78 f
  srstn (in)                                              0.00       1.78 f
  lenet_0/srstn (lenet_mydesign_1)                        0.00       1.78 f
  lenet_0/fc_top/srstn (fc_top_mydesign_1)                0.00       1.78 f
  lenet_0/fc_top/fc_controller/srstn (fc_controller_mydesign_1)
                                                          0.00       1.78 f
  lenet_0/fc_top/fc_controller/U159/Y (DELLN1X2_HVT)      0.31       2.09 f
  lenet_0/fc_top/fc_controller/U261/Y (NAND2X0_HVT)       0.05       2.13 r
  lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/EN (SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_0)
                                                          0.00       2.13 r
  lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/latch/D (LATCHX1_HVT)
                                                          0.00       2.13 r
  data arrival time                                                  2.13

  clock clk' (rise edge)                                  1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/fc_top/fc_controller/clk_gate_sram_waddr_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.78 r
  time borrowed from endpoint                             0.35       2.13
  data required time                                                 2.13
  --------------------------------------------------------------------------
  data required time                                                 2.13
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        1.78   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         1.67   
  actual time borrow                                      0.35   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: lenet_0/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lenet_2set         140000                saed32hvt_ss0p95v125c
  fc_controller_mydesign_1
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.78       1.78 r
  srstn (in)                                              0.00       1.78 r
  lenet_0/srstn (lenet_mydesign_1)                        0.00       1.78 r
  lenet_0/fc_top/srstn (fc_top_mydesign_1)                0.00       1.78 r
  lenet_0/fc_top/fc_controller/srstn (fc_controller_mydesign_1)
                                                          0.00       1.78 r
  lenet_0/fc_top/fc_controller/U159/Y (DELLN1X2_HVT)      0.28       2.06 r
  lenet_0/fc_top/fc_controller/U49/Y (NAND3X0_HVT)        0.07       2.13 f
  lenet_0/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/EN (SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_1)
                                                          0.00       2.13 f
  lenet_0/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/latch/D (LATCHX1_HVT)
                                                          0.00       2.13 f
  data arrival time                                                  2.13

  clock clk' (rise edge)                                  1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/fc_top/fc_controller/clk_gate_write_e_sram_cnt_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.78 r
  time borrowed from endpoint                             0.35       2.13
  data required time                                                 2.13
  --------------------------------------------------------------------------
  data required time                                                 2.13
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        1.78   
  library setup time                                     -0.10   
  --------------------------------------------------------------
  max time borrow                                         1.68   
  actual time borrow                                      0.35   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lenet_2set         140000                saed32hvt_ss0p95v125c
  conv_top_mydesign_0
                     70000                 saed32hvt_ss0p95v125c
  conv_control_mydesign_0
                     16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.78       1.78 r
  srstn (in)                                              0.00       1.78 r
  lenet_1/srstn (lenet_mydesign_0)                        0.00       1.78 r
  lenet_1/conv_top/srstn (conv_top_mydesign_0)            0.00       1.78 r
  lenet_1/conv_top/U4/Y (INVX8_HVT)                       0.01       1.79 f
  lenet_1/conv_top/U2/Y (INVX8_HVT)                       0.02       1.81 r
  lenet_1/conv_top/conv_control/srstn (conv_control_mydesign_0)
                                                          0.00       1.81 r
  lenet_1/conv_top/conv_control/U54/Y (INVX8_HVT)         0.02       1.83 f
  lenet_1/conv_top/conv_control/U241/Y (INVX8_HVT)        0.03       1.85 r
  lenet_1/conv_top/conv_control/U400/Y (INVX8_HVT)        0.03       1.88 f
  lenet_1/conv_top/conv_control/U680/Y (AO21X1_HVT)       0.10       1.99 f
  lenet_1/conv_top/conv_control/U1625/Y (AO21X1_HVT)      0.08       2.07 f
  lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_23)
                                                          0.00       2.07 f
  lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/D (LATCHX1_HVT)
                                                          0.00       2.07 f
  data arrival time                                                  2.07

  clock clk' (rise edge)                                  1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_1/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.78 r
  time borrowed from endpoint                             0.29       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        1.78   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         1.70   
  actual time borrow                                      0.29   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lenet_2set         140000                saed32hvt_ss0p95v125c
  conv_top_mydesign_1
                     70000                 saed32hvt_ss0p95v125c
  conv_control_mydesign_1
                     16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.78       1.78 r
  srstn (in)                                              0.00       1.78 r
  lenet_0/srstn (lenet_mydesign_1)                        0.00       1.78 r
  lenet_0/conv_top/srstn (conv_top_mydesign_1)            0.00       1.78 r
  lenet_0/conv_top/U5/Y (INVX8_HVT)                       0.01       1.79 f
  lenet_0/conv_top/U3/Y (INVX8_HVT)                       0.02       1.81 r
  lenet_0/conv_top/conv_control/srstn (conv_control_mydesign_1)
                                                          0.00       1.81 r
  lenet_0/conv_top/conv_control/U222/Y (INVX8_HVT)        0.02       1.83 f
  lenet_0/conv_top/conv_control/U244/Y (INVX8_HVT)        0.03       1.85 r
  lenet_0/conv_top/conv_control/U395/Y (INVX8_HVT)        0.03       1.88 f
  lenet_0/conv_top/conv_control/U680/Y (AO21X1_HVT)       0.10       1.99 f
  lenet_0/conv_top/conv_control/U1627/Y (AO21X1_HVT)      0.08       2.07 f
  lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_23)
                                                          0.00       2.07 f
  lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/D (LATCHX1_HVT)
                                                          0.00       2.07 f
  data arrival time                                                  2.07

  clock clk' (rise edge)                                  1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  lenet_0/conv_top/conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.78 r
  time borrowed from endpoint                             0.29       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        1.78   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         1.70   
  actual time borrow                                      0.29   
  --------------------------------------------------------------


1
