BENINI, L. AND DE MICHELI, G. 1996. Transformation and synthesis of FSMs for low power gated clock implementation. IEEE Trans. Comput.-Aided Des. Integr. Circuits 15, 6 (June 1996), 630-643.
Alessandro Bogiolo , Luca Benini , Bruno Riccò, Power estimation of cell-based CMOS circuits, Proceedings of the 33rd annual Design Automation Conference, p.433-438, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240601]
Sue-Hong Chow , Yi-Cheng Ho , TingTing Hwang , C. L. Liu, Low power realization of finite state machines—a decomposition approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.3, p.315-340, July 1996[doi>10.1145/234860.234862]
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
David C. Ku , Giovanni De Micheli, High level synthesis of ASICs under timing and synchronization constraints, Kluwer Academic Publishers, Norwell, MA, 1992
RABAEY, J. AND PEDRAM, M. 1996. Low Power Design Methodologies. Kluwer Academic, Dordrecht, Netherlands.
