Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 12 20:07:28 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.865        0.000                      0                 1521        0.121        0.000                      0                 1521        3.020        0.000                       0                  1500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.865        0.000                      0                 1521        0.121        0.000                      0                 1521        3.020        0.000                       0                  1500  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 lidar_packet_parser_i/distance_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 2.899ns (40.685%)  route 4.226ns (59.315%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.767     5.841    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.518     6.359 f  lidar_packet_parser_i/distance_ff_reg[2]/Q
                         net (fo=2, routed)           0.943     7.301    lidar_packet_parser_i/distance_ff_reg_n_0_[2]
    SLICE_X104Y74        LUT4 (Prop_lut4_I1_O)        0.124     7.425 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23/O
                         net (fo=1, routed)           0.548     7.973    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.124     8.097 f  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13/O
                         net (fo=1, routed)           0.798     8.895    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.019 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_7/O
                         net (fo=4, routed)           0.838     9.857    test_proc_i/pwm_hightime_base_nxt0_carry_0
    SLICE_X102Y82        LUT4 (Prop_lut4_I1_O)        0.124     9.981 r  test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.981    test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X102Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.514 r  test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.514    test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X102Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.631 r  test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.631    test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X102Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.748    test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X102Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.865    test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X102Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.982 r  test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.982    test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X102Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  test_proc_i/pwm_hightime_base_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.099    test_proc_i/pwm_hightime_base_nxt0_carry__4_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.216 r  test_proc_i/pwm_hightime_base_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.216    test_proc_i/pwm_hightime_base_nxt0_carry__5_n_0
    SLICE_X102Y89        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.531 r  test_proc_i/pwm_hightime_base_nxt0_carry__6/O[3]
                         net (fo=1, routed)           1.100    12.631    test_proc_i/in6[31]
    SLICE_X105Y85        LUT3 (Prop_lut3_I0_O)        0.335    12.966 r  test_proc_i/pwm_hightime_base_ff[31]_i_1/O
                         net (fo=1, routed)           0.000    12.966    test_proc_i/pwm_hightime_base_ff[31]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.604    13.368    test_proc_i/clk_IBUF_BUFG
    SLICE_X105Y85        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[31]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_D)        0.075    13.831    test_proc_i/pwm_hightime_base_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 lidar_packet_parser_i/distance_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 2.799ns (39.657%)  route 4.259ns (60.343%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.767     5.841    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.518     6.359 f  lidar_packet_parser_i/distance_ff_reg[2]/Q
                         net (fo=2, routed)           0.943     7.301    lidar_packet_parser_i/distance_ff_reg_n_0_[2]
    SLICE_X104Y74        LUT4 (Prop_lut4_I1_O)        0.124     7.425 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23/O
                         net (fo=1, routed)           0.548     7.973    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.124     8.097 f  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13/O
                         net (fo=1, routed)           0.798     8.895    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.019 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_7/O
                         net (fo=4, routed)           0.948     9.967    test_proc_i/pwm_hightime_base_nxt0_carry_0
    SLICE_X101Y82        LUT3 (Prop_lut3_I1_O)        0.124    10.091 r  test_proc_i/pwm_hightime_base_ff[3]_i_3/O
                         net (fo=1, routed)           0.000    10.091    test_proc_i/pwm_hightime_base_ff[3]_i_3_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.623 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_0
    SLICE_X101Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_0
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_0
    SLICE_X101Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.546 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/O[2]
                         net (fo=1, routed)           1.023    12.569    test_proc_i/in5[30]
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.330    12.899 r  test_proc_i/pwm_hightime_base_ff[30]_i_1/O
                         net (fo=1, routed)           0.000    12.899    test_proc_i/pwm_hightime_base_ff[30]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.604    13.368    test_proc_i/clk_IBUF_BUFG
    SLICE_X105Y85        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[30]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_D)        0.075    13.831    test_proc_i/pwm_hightime_base_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -12.899    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 lidar_packet_parser_i/distance_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.776ns (39.616%)  route 4.231ns (60.384%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.767     5.841    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.518     6.359 f  lidar_packet_parser_i/distance_ff_reg[2]/Q
                         net (fo=2, routed)           0.943     7.301    lidar_packet_parser_i/distance_ff_reg_n_0_[2]
    SLICE_X104Y74        LUT4 (Prop_lut4_I1_O)        0.124     7.425 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23/O
                         net (fo=1, routed)           0.548     7.973    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.124     8.097 f  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13/O
                         net (fo=1, routed)           0.798     8.895    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.019 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_7/O
                         net (fo=4, routed)           0.838     9.857    test_proc_i/pwm_hightime_base_nxt0_carry_0
    SLICE_X102Y82        LUT4 (Prop_lut4_I1_O)        0.124     9.981 r  test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.981    test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X102Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.514 r  test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.514    test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X102Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.631 r  test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.631    test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X102Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.748    test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X102Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.865    test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X102Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.982 r  test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.982    test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X102Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  test_proc_i/pwm_hightime_base_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.099    test_proc_i/pwm_hightime_base_nxt0_carry__4_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.414 r  test_proc_i/pwm_hightime_base_nxt0_carry__5/O[3]
                         net (fo=1, routed)           1.105    12.519    test_proc_i/in6[27]
    SLICE_X100Y86        LUT3 (Prop_lut3_I0_O)        0.329    12.848 r  test_proc_i/pwm_hightime_base_ff[27]_i_1/O
                         net (fo=1, routed)           0.000    12.848    test_proc_i/pwm_hightime_base_ff[27]_i_1_n_0
    SLICE_X100Y86        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.603    13.367    test_proc_i/clk_IBUF_BUFG
    SLICE_X100Y86        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[27]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X100Y86        FDRE (Setup_fdre_C_D)        0.118    13.873    test_proc_i/pwm_hightime_base_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 lidar_packet_parser_i/distance_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 2.778ns (40.662%)  route 4.054ns (59.338%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.767     5.841    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.518     6.359 f  lidar_packet_parser_i/distance_ff_reg[2]/Q
                         net (fo=2, routed)           0.943     7.301    lidar_packet_parser_i/distance_ff_reg_n_0_[2]
    SLICE_X104Y74        LUT4 (Prop_lut4_I1_O)        0.124     7.425 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23/O
                         net (fo=1, routed)           0.548     7.973    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.124     8.097 f  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13/O
                         net (fo=1, routed)           0.798     8.895    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.019 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_7/O
                         net (fo=4, routed)           0.948     9.967    test_proc_i/pwm_hightime_base_nxt0_carry_0
    SLICE_X101Y82        LUT3 (Prop_lut3_I1_O)        0.124    10.091 r  test_proc_i/pwm_hightime_base_ff[3]_i_3/O
                         net (fo=1, routed)           0.000    10.091    test_proc_i/pwm_hightime_base_ff[3]_i_3_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.623 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_0
    SLICE_X101Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_0
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_0
    SLICE_X101Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.527 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.817    12.345    test_proc_i/in5[25]
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.328    12.673 r  test_proc_i/pwm_hightime_base_ff[25]_i_1/O
                         net (fo=1, routed)           0.000    12.673    test_proc_i/pwm_hightime_base_ff[25]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.604    13.368    test_proc_i/clk_IBUF_BUFG
    SLICE_X105Y85        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[25]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_D)        0.075    13.831    test_proc_i/pwm_hightime_base_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 lidar_packet_parser_i/distance_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 2.583ns (37.940%)  route 4.225ns (62.060%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.767     5.841    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.518     6.359 f  lidar_packet_parser_i/distance_ff_reg[2]/Q
                         net (fo=2, routed)           0.943     7.301    lidar_packet_parser_i/distance_ff_reg_n_0_[2]
    SLICE_X104Y74        LUT4 (Prop_lut4_I1_O)        0.124     7.425 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23/O
                         net (fo=1, routed)           0.548     7.973    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.124     8.097 f  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13/O
                         net (fo=1, routed)           0.798     8.895    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.019 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_7/O
                         net (fo=4, routed)           0.838     9.857    test_proc_i/pwm_hightime_base_nxt0_carry_0
    SLICE_X102Y82        LUT4 (Prop_lut4_I1_O)        0.124     9.981 r  test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.981    test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X102Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.514 r  test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.514    test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X102Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.631 r  test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.631    test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X102Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.748    test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X102Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.865    test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X102Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.982 r  test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.982    test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X102Y87        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.221 r  test_proc_i/pwm_hightime_base_nxt0_carry__4/O[2]
                         net (fo=1, routed)           1.099    12.320    test_proc_i/in6[22]
    SLICE_X102Y90        LUT3 (Prop_lut3_I0_O)        0.329    12.649 r  test_proc_i/pwm_hightime_base_ff[22]_i_1/O
                         net (fo=1, routed)           0.000    12.649    test_proc_i/pwm_hightime_base_ff[22]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.607    13.371    test_proc_i/clk_IBUF_BUFG
    SLICE_X102Y90        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[22]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X102Y90        FDRE (Setup_fdre_C_D)        0.118    13.877    test_proc_i/pwm_hightime_base_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -12.649    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 lidar_packet_parser_i/distance_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 2.536ns (37.701%)  route 4.191ns (62.299%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.767     5.841    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.518     6.359 f  lidar_packet_parser_i/distance_ff_reg[2]/Q
                         net (fo=2, routed)           0.943     7.301    lidar_packet_parser_i/distance_ff_reg_n_0_[2]
    SLICE_X104Y74        LUT4 (Prop_lut4_I1_O)        0.124     7.425 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23/O
                         net (fo=1, routed)           0.548     7.973    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.124     8.097 f  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13/O
                         net (fo=1, routed)           0.798     8.895    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.019 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_7/O
                         net (fo=4, routed)           0.948     9.967    test_proc_i/pwm_hightime_base_nxt0_carry_0
    SLICE_X101Y82        LUT3 (Prop_lut3_I1_O)        0.124    10.091 r  test_proc_i/pwm_hightime_base_ff[3]_i_3/O
                         net (fo=1, routed)           0.000    10.091    test_proc_i/pwm_hightime_base_ff[3]_i_3_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.623 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_0
    SLICE_X101Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_0
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_0
    SLICE_X101Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.278 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.954    12.232    test_proc_i/in5[19]
    SLICE_X105Y85        LUT3 (Prop_lut3_I2_O)        0.335    12.567 r  test_proc_i/pwm_hightime_base_ff[19]_i_1/O
                         net (fo=1, routed)           0.000    12.567    test_proc_i/pwm_hightime_base_ff[19]_i_1_n_0
    SLICE_X105Y85        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.604    13.368    test_proc_i/clk_IBUF_BUFG
    SLICE_X105Y85        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[19]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_D)        0.075    13.831    test_proc_i/pwm_hightime_base_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 lidar_packet_parser_i/distance_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 2.777ns (41.017%)  route 3.993ns (58.983%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.767     5.841    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.518     6.359 f  lidar_packet_parser_i/distance_ff_reg[2]/Q
                         net (fo=2, routed)           0.943     7.301    lidar_packet_parser_i/distance_ff_reg_n_0_[2]
    SLICE_X104Y74        LUT4 (Prop_lut4_I1_O)        0.124     7.425 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23/O
                         net (fo=1, routed)           0.548     7.973    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.124     8.097 f  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13/O
                         net (fo=1, routed)           0.798     8.895    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.019 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_7/O
                         net (fo=4, routed)           0.948     9.967    test_proc_i/pwm_hightime_base_nxt0_carry_0
    SLICE_X101Y82        LUT3 (Prop_lut3_I1_O)        0.124    10.091 r  test_proc_i/pwm_hightime_base_ff[3]_i_3/O
                         net (fo=1, routed)           0.000    10.091    test_proc_i/pwm_hightime_base_ff[3]_i_3_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.623 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_0
    SLICE_X101Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_0
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_0
    SLICE_X101Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.529 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.757    12.286    test_proc_i/in5[28]
    SLICE_X102Y90        LUT3 (Prop_lut3_I2_O)        0.325    12.611 r  test_proc_i/pwm_hightime_base_ff[28]_i_1/O
                         net (fo=1, routed)           0.000    12.611    test_proc_i/pwm_hightime_base_ff[28]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.607    13.371    test_proc_i/clk_IBUF_BUFG
    SLICE_X102Y90        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[28]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X102Y90        FDRE (Setup_fdre_C_D)        0.118    13.877    test_proc_i/pwm_hightime_base_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 lidar_packet_parser_i/distance_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 2.672ns (39.826%)  route 4.037ns (60.174%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.767     5.841    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.518     6.359 f  lidar_packet_parser_i/distance_ff_reg[2]/Q
                         net (fo=2, routed)           0.943     7.301    lidar_packet_parser_i/distance_ff_reg_n_0_[2]
    SLICE_X104Y74        LUT4 (Prop_lut4_I1_O)        0.124     7.425 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23/O
                         net (fo=1, routed)           0.548     7.973    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.124     8.097 f  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13/O
                         net (fo=1, routed)           0.798     8.895    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.019 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_7/O
                         net (fo=4, routed)           0.838     9.857    test_proc_i/pwm_hightime_base_nxt0_carry_0
    SLICE_X102Y82        LUT4 (Prop_lut4_I1_O)        0.124     9.981 r  test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.981    test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X102Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.514 r  test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.514    test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X102Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.631 r  test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.631    test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X102Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.748    test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X102Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.865    test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X102Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.982 r  test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.982    test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X102Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  test_proc_i/pwm_hightime_base_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.099    test_proc_i/pwm_hightime_base_nxt0_carry__4_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.338 r  test_proc_i/pwm_hightime_base_nxt0_carry__5/O[2]
                         net (fo=1, routed)           0.911    12.249    test_proc_i/in6[26]
    SLICE_X100Y85        LUT3 (Prop_lut3_I0_O)        0.301    12.550 r  test_proc_i/pwm_hightime_base_ff[26]_i_1/O
                         net (fo=1, routed)           0.000    12.550    test_proc_i/pwm_hightime_base_ff[26]_i_1_n_0
    SLICE_X100Y85        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.603    13.367    test_proc_i/clk_IBUF_BUFG
    SLICE_X100Y85        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[26]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X100Y85        FDRE (Setup_fdre_C_D)        0.077    13.832    test_proc_i/pwm_hightime_base_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 lidar_packet_parser_i/distance_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 2.646ns (39.448%)  route 4.062ns (60.552%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.767     5.841    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.518     6.359 f  lidar_packet_parser_i/distance_ff_reg[2]/Q
                         net (fo=2, routed)           0.943     7.301    lidar_packet_parser_i/distance_ff_reg_n_0_[2]
    SLICE_X104Y74        LUT4 (Prop_lut4_I1_O)        0.124     7.425 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23/O
                         net (fo=1, routed)           0.548     7.973    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.124     8.097 f  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13/O
                         net (fo=1, routed)           0.798     8.895    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.019 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_7/O
                         net (fo=4, routed)           0.838     9.857    test_proc_i/pwm_hightime_base_nxt0_carry_0
    SLICE_X102Y82        LUT4 (Prop_lut4_I1_O)        0.124     9.981 r  test_proc_i/pwm_hightime_base_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.981    test_proc_i/pwm_hightime_base_nxt0_carry_i_5_n_0
    SLICE_X102Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.514 r  test_proc_i/pwm_hightime_base_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.514    test_proc_i/pwm_hightime_base_nxt0_carry_n_0
    SLICE_X102Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.631 r  test_proc_i/pwm_hightime_base_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.631    test_proc_i/pwm_hightime_base_nxt0_carry__0_n_0
    SLICE_X102Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  test_proc_i/pwm_hightime_base_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.748    test_proc_i/pwm_hightime_base_nxt0_carry__1_n_0
    SLICE_X102Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  test_proc_i/pwm_hightime_base_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.865    test_proc_i/pwm_hightime_base_nxt0_carry__2_n_0
    SLICE_X102Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.982 r  test_proc_i/pwm_hightime_base_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.982    test_proc_i/pwm_hightime_base_nxt0_carry__3_n_0
    SLICE_X102Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.099 r  test_proc_i/pwm_hightime_base_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.099    test_proc_i/pwm_hightime_base_nxt0_carry__4_n_0
    SLICE_X102Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.318 r  test_proc_i/pwm_hightime_base_nxt0_carry__5/O[0]
                         net (fo=1, routed)           0.935    12.253    test_proc_i/in6[24]
    SLICE_X104Y84        LUT3 (Prop_lut3_I0_O)        0.295    12.548 r  test_proc_i/pwm_hightime_base_ff[24]_i_1/O
                         net (fo=1, routed)           0.000    12.548    test_proc_i/pwm_hightime_base_ff[24]_i_1_n_0
    SLICE_X104Y84        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.603    13.367    test_proc_i/clk_IBUF_BUFG
    SLICE_X104Y84        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[24]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X104Y84        FDRE (Setup_fdre_C_D)        0.079    13.834    test_proc_i/pwm_hightime_base_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 lidar_packet_parser_i/distance_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 2.867ns (42.854%)  route 3.823ns (57.146%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.767     5.841    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.518     6.359 f  lidar_packet_parser_i/distance_ff_reg[2]/Q
                         net (fo=2, routed)           0.943     7.301    lidar_packet_parser_i/distance_ff_reg_n_0_[2]
    SLICE_X104Y74        LUT4 (Prop_lut4_I1_O)        0.124     7.425 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23/O
                         net (fo=1, routed)           0.548     7.973    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_23_n_0
    SLICE_X105Y73        LUT5 (Prop_lut5_I1_O)        0.124     8.097 f  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13/O
                         net (fo=1, routed)           0.798     8.895    lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_13_n_0
    SLICE_X105Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.019 r  lidar_packet_parser_i/pwm_hightime_base_nxt0_carry_i_7/O
                         net (fo=4, routed)           0.948     9.967    test_proc_i/pwm_hightime_base_nxt0_carry_0
    SLICE_X101Y82        LUT3 (Prop_lut3_I1_O)        0.124    10.091 r  test_proc_i/pwm_hightime_base_ff[3]_i_3/O
                         net (fo=1, routed)           0.000    10.091    test_proc_i/pwm_hightime_base_ff[3]_i_3_n_0
    SLICE_X101Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.623 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.623    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_0
    SLICE_X101Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.737    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_0
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.851    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_0
    SLICE_X101Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.965 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.965    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.079 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.079    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.193    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_0
    SLICE_X101Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.307    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.641 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.587    12.228    test_proc_i/in5[29]
    SLICE_X102Y90        LUT3 (Prop_lut3_I2_O)        0.303    12.531 r  test_proc_i/pwm_hightime_base_ff[29]_i_1/O
                         net (fo=1, routed)           0.000    12.531    test_proc_i/pwm_hightime_base_ff[29]_i_1_n_0
    SLICE_X102Y90        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        1.607    13.371    test_proc_i/clk_IBUF_BUFG
    SLICE_X102Y90        FDRE                                         r  test_proc_i/pwm_hightime_base_ff_reg[29]/C
                         clock pessimism              0.423    13.795    
                         clock uncertainty           -0.035    13.759    
    SLICE_X102Y90        FDRE (Setup_fdre_C_D)        0.079    13.838    test_proc_i/pwm_hightime_base_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                  1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.598     1.684    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X99Y78         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056     1.881    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/D[2]
    SLICE_X99Y78         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.866     2.208    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X99Y78         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X99Y78         FDRE (Hold_fdre_C_D)         0.076     1.760    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.598     1.684    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X99Y78         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.881    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/D[1]
    SLICE_X99Y78         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.866     2.208    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X99Y78         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.524     1.684    
    SLICE_X99Y78         FDRE (Hold_fdre_C_D)         0.071     1.755    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.627     1.713    lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X113Y79        FDRE                                         r  lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.087     1.941    lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[10]
    SLICE_X112Y79        FDRE                                         r  lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.897     2.239    lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X112Y79        FDRE                                         r  lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X112Y79        FDRE (Hold_fdre_C_D)         0.085     1.811    lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.593     1.679    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X91Y75         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y75         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.087     1.907    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[10]
    SLICE_X90Y75         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.860     2.202    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X90Y75         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.510     1.692    
    SLICE_X90Y75         FDRE (Hold_fdre_C_D)         0.085     1.777    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lidar_packet_parser_i/distance_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.507%)  route 0.113ns (44.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.596     1.682    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/aclk
    SLICE_X103Y73        FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.141     1.823 r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/Q
                         net (fo=1, routed)           0.113     1.936    lidar_packet_parser_i/m_axis_dout_tdata_1[4]
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.864     2.206    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[4]/C
                         clock pessimism             -0.490     1.716    
    SLICE_X104Y73        FDRE (Hold_fdre_C_D)         0.076     1.792    lidar_packet_parser_i/distance_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.598     1.684    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X101Y77        FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.141     1.825 r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=19, routed)          0.079     1.904    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/D[0]
    SLICE_X101Y77        FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.865     2.207    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X101Y77        FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.523     1.684    
    SLICE_X101Y77        FDRE (Hold_fdre_C_D)         0.075     1.759    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lidar_packet_parser_i/distance_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.595     1.681    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/aclk
    SLICE_X103Y74        FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y74        FDRE (Prop_fdre_C_Q)         0.141     1.822 r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_not_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/Q
                         net (fo=1, routed)           0.113     1.935    lidar_packet_parser_i/m_axis_dout_tdata_1[8]
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.864     2.206    lidar_packet_parser_i/clk_IBUF_BUFG
    SLICE_X104Y73        FDRE                                         r  lidar_packet_parser_i/distance_ff_reg[8]/C
                         clock pessimism             -0.490     1.716    
    SLICE_X104Y73        FDRE (Hold_fdre_C_D)         0.064     1.780    lidar_packet_parser_i/distance_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.594     1.680    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X94Y74         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y74         FDRE (Prop_fdre_C_Q)         0.164     1.844 r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.051     1.895    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X95Y74         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.861     2.203    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X95Y74         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.510     1.693    
    SLICE_X95Y74         FDRE (Hold_fdre_C_D)         0.046     1.739    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_div.del_end_divisor/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.995%)  route 0.125ns (47.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.626     1.712    lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X111Y71        FDRE                                         r  lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.978    lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_div.del_end_divisor/D[2]
    SLICE_X109Y71        FDRE                                         r  lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_div.del_end_divisor/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.893     2.235    lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_div.del_end_divisor/aclk
    SLICE_X109Y71        FDRE                                         r  lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_div.del_end_divisor/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.490     1.745    
    SLICE_X109Y71        FDRE (Hold_fdre_C_D)         0.076     1.821    lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_div.del_end_divisor/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.643%)  route 0.127ns (47.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.594     1.680    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X97Y74         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y74         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.948    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[2]
    SLICE_X99Y74         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1499, routed)        0.862     2.204    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X99Y74         FDRE                                         r  lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.490     1.714    
    SLICE_X99Y74         FDRE (Hold_fdre_C_D)         0.076     1.790    lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X106Y73   lidar_packet_parser_i/angle_ff_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X105Y75   lidar_packet_parser_i/angle_ff_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X105Y74   lidar_packet_parser_i/angle_ff_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X105Y75   lidar_packet_parser_i/angle_ff_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X105Y75   lidar_packet_parser_i/angle_ff_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X104Y75   lidar_packet_parser_i/angle_ff_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X104Y75   lidar_packet_parser_i/angle_ff_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X105Y76   lidar_packet_parser_i/angle_ff_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X105Y74   lidar_packet_parser_i/angle_ff_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y74   lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y74   lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y74   lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y74   lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X109Y80   lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X109Y78   lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X109Y78   lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X111Y74   lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X111Y75   lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X110Y75   lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[6]/C
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y74   lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y74   lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y74   lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X104Y74   lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]_srl18/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X106Y73   lidar_packet_parser_i/angle_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X106Y73   lidar_packet_parser_i/angle_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X105Y75   lidar_packet_parser_i/angle_ff_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X105Y75   lidar_packet_parser_i/angle_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X105Y74   lidar_packet_parser_i/angle_ff_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X105Y74   lidar_packet_parser_i/angle_ff_reg[11]/C



