
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pre-grohtml_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019c8 <.init>:
  4019c8:	stp	x29, x30, [sp, #-16]!
  4019cc:	mov	x29, sp
  4019d0:	bl	401f30 <feof@plt+0x60>
  4019d4:	ldp	x29, x30, [sp], #16
  4019d8:	ret

Disassembly of section .plt:

00000000004019e0 <_Znam@plt-0x20>:
  4019e0:	stp	x16, x30, [sp, #-16]!
  4019e4:	adrp	x16, 428000 <_ZdlPvm@@Base+0x18f5c>
  4019e8:	ldr	x17, [x16, #4088]
  4019ec:	add	x16, x16, #0xff8
  4019f0:	br	x17
  4019f4:	nop
  4019f8:	nop
  4019fc:	nop

0000000000401a00 <_Znam@plt>:
  401a00:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16]
  401a08:	add	x16, x16, #0x0
  401a0c:	br	x17

0000000000401a10 <fputs@plt>:
  401a10:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #8]
  401a18:	add	x16, x16, #0x8
  401a1c:	br	x17

0000000000401a20 <memcpy@plt>:
  401a20:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #16]
  401a28:	add	x16, x16, #0x10
  401a2c:	br	x17

0000000000401a30 <fread@plt>:
  401a30:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #24]
  401a38:	add	x16, x16, #0x18
  401a3c:	br	x17

0000000000401a40 <execvp@plt>:
  401a40:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #32]
  401a48:	add	x16, x16, #0x20
  401a4c:	br	x17

0000000000401a50 <ungetc@plt>:
  401a50:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #40]
  401a58:	add	x16, x16, #0x28
  401a5c:	br	x17

0000000000401a60 <pipe@plt>:
  401a60:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #48]
  401a68:	add	x16, x16, #0x30
  401a6c:	br	x17

0000000000401a70 <dup2@plt>:
  401a70:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #56]
  401a78:	add	x16, x16, #0x38
  401a7c:	br	x17

0000000000401a80 <isalnum@plt>:
  401a80:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #64]
  401a88:	add	x16, x16, #0x40
  401a8c:	br	x17

0000000000401a90 <strlen@plt>:
  401a90:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #72]
  401a98:	add	x16, x16, #0x48
  401a9c:	br	x17

0000000000401aa0 <fprintf@plt>:
  401aa0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #80]
  401aa8:	add	x16, x16, #0x50
  401aac:	br	x17

0000000000401ab0 <putc@plt>:
  401ab0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #88]
  401ab8:	add	x16, x16, #0x58
  401abc:	br	x17

0000000000401ac0 <open@plt>:
  401ac0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #96]
  401ac8:	add	x16, x16, #0x60
  401acc:	br	x17

0000000000401ad0 <islower@plt>:
  401ad0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #104]
  401ad8:	add	x16, x16, #0x68
  401adc:	br	x17

0000000000401ae0 <fclose@plt>:
  401ae0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #112]
  401ae8:	add	x16, x16, #0x70
  401aec:	br	x17

0000000000401af0 <isspace@plt>:
  401af0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #120]
  401af8:	add	x16, x16, #0x78
  401afc:	br	x17

0000000000401b00 <memcmp@plt>:
  401b00:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #128]
  401b08:	add	x16, x16, #0x80
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #136]
  401b18:	add	x16, x16, #0x88
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #144]
  401b28:	add	x16, x16, #0x90
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #152]
  401b38:	add	x16, x16, #0x98
  401b3c:	br	x17

0000000000401b40 <realloc@plt>:
  401b40:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #160]
  401b48:	add	x16, x16, #0xa0
  401b4c:	br	x17

0000000000401b50 <wait@plt>:
  401b50:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #168]
  401b58:	add	x16, x16, #0xa8
  401b5c:	br	x17

0000000000401b60 <_exit@plt>:
  401b60:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #176]
  401b68:	add	x16, x16, #0xb0
  401b6c:	br	x17

0000000000401b70 <read@plt>:
  401b70:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #184]
  401b78:	add	x16, x16, #0xb8
  401b7c:	br	x17

0000000000401b80 <strerror@plt>:
  401b80:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #192]
  401b88:	add	x16, x16, #0xc0
  401b8c:	br	x17

0000000000401b90 <strcpy@plt>:
  401b90:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #200]
  401b98:	add	x16, x16, #0xc8
  401b9c:	br	x17

0000000000401ba0 <strtok@plt>:
  401ba0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #208]
  401ba8:	add	x16, x16, #0xd0
  401bac:	br	x17

0000000000401bb0 <sprintf@plt>:
  401bb0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #216]
  401bb8:	add	x16, x16, #0xd8
  401bbc:	br	x17

0000000000401bc0 <isxdigit@plt>:
  401bc0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #224]
  401bc8:	add	x16, x16, #0xe0
  401bcc:	br	x17

0000000000401bd0 <creat@plt>:
  401bd0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #232]
  401bd8:	add	x16, x16, #0xe8
  401bdc:	br	x17

0000000000401be0 <unlink@plt>:
  401be0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #240]
  401be8:	add	x16, x16, #0xf0
  401bec:	br	x17

0000000000401bf0 <putchar@plt>:
  401bf0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #248]
  401bf8:	add	x16, x16, #0xf8
  401bfc:	br	x17

0000000000401c00 <atoi@plt>:
  401c00:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #256]
  401c08:	add	x16, x16, #0x100
  401c0c:	br	x17

0000000000401c10 <__libc_start_main@plt>:
  401c10:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #264]
  401c18:	add	x16, x16, #0x108
  401c1c:	br	x17

0000000000401c20 <memchr@plt>:
  401c20:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #272]
  401c28:	add	x16, x16, #0x110
  401c2c:	br	x17

0000000000401c30 <mkstemp@plt>:
  401c30:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #280]
  401c38:	add	x16, x16, #0x118
  401c3c:	br	x17

0000000000401c40 <getpid@plt>:
  401c40:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #288]
  401c48:	add	x16, x16, #0x120
  401c4c:	br	x17

0000000000401c50 <isgraph@plt>:
  401c50:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #296]
  401c58:	add	x16, x16, #0x128
  401c5c:	br	x17

0000000000401c60 <getc@plt>:
  401c60:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #304]
  401c68:	add	x16, x16, #0x130
  401c6c:	br	x17

0000000000401c70 <strncmp@plt>:
  401c70:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #312]
  401c78:	add	x16, x16, #0x138
  401c7c:	br	x17

0000000000401c80 <isprint@plt>:
  401c80:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #320]
  401c88:	add	x16, x16, #0x140
  401c8c:	br	x17

0000000000401c90 <isupper@plt>:
  401c90:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #328]
  401c98:	add	x16, x16, #0x148
  401c9c:	br	x17

0000000000401ca0 <fputc@plt>:
  401ca0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #336]
  401ca8:	add	x16, x16, #0x150
  401cac:	br	x17

0000000000401cb0 <__isoc99_sscanf@plt>:
  401cb0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #344]
  401cb8:	add	x16, x16, #0x158
  401cbc:	br	x17

0000000000401cc0 <__cxa_atexit@plt>:
  401cc0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #352]
  401cc8:	add	x16, x16, #0x160
  401ccc:	br	x17

0000000000401cd0 <fflush@plt>:
  401cd0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #360]
  401cd8:	add	x16, x16, #0x168
  401cdc:	br	x17

0000000000401ce0 <pathconf@plt>:
  401ce0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #368]
  401ce8:	add	x16, x16, #0x170
  401cec:	br	x17

0000000000401cf0 <isalpha@plt>:
  401cf0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #376]
  401cf8:	add	x16, x16, #0x178
  401cfc:	br	x17

0000000000401d00 <_ZdaPv@plt>:
  401d00:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #384]
  401d08:	add	x16, x16, #0x180
  401d0c:	br	x17

0000000000401d10 <__errno_location@plt>:
  401d10:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #392]
  401d18:	add	x16, x16, #0x188
  401d1c:	br	x17

0000000000401d20 <dup@plt>:
  401d20:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #400]
  401d28:	add	x16, x16, #0x190
  401d2c:	br	x17

0000000000401d30 <mkdir@plt>:
  401d30:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #408]
  401d38:	add	x16, x16, #0x198
  401d3c:	br	x17

0000000000401d40 <vsnprintf@plt>:
  401d40:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #416]
  401d48:	add	x16, x16, #0x1a0
  401d4c:	br	x17

0000000000401d50 <fork@plt>:
  401d50:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #424]
  401d58:	add	x16, x16, #0x1a8
  401d5c:	br	x17

0000000000401d60 <system@plt>:
  401d60:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #432]
  401d68:	add	x16, x16, #0x1b0
  401d6c:	br	x17

0000000000401d70 <wcwidth@plt>:
  401d70:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #440]
  401d78:	add	x16, x16, #0x1b8
  401d7c:	br	x17

0000000000401d80 <fopen@plt>:
  401d80:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401d84:	ldr	x17, [x16, #448]
  401d88:	add	x16, x16, #0x1c0
  401d8c:	br	x17

0000000000401d90 <__cxa_throw_bad_array_new_length@plt>:
  401d90:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401d94:	ldr	x17, [x16, #456]
  401d98:	add	x16, x16, #0x1c8
  401d9c:	br	x17

0000000000401da0 <close@plt>:
  401da0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401da4:	ldr	x17, [x16, #464]
  401da8:	add	x16, x16, #0x1d0
  401dac:	br	x17

0000000000401db0 <strcmp@plt>:
  401db0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401db4:	ldr	x17, [x16, #472]
  401db8:	add	x16, x16, #0x1d8
  401dbc:	br	x17

0000000000401dc0 <fgets@plt>:
  401dc0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401dc4:	ldr	x17, [x16, #480]
  401dc8:	add	x16, x16, #0x1e0
  401dcc:	br	x17

0000000000401dd0 <write@plt>:
  401dd0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401dd4:	ldr	x17, [x16, #488]
  401dd8:	add	x16, x16, #0x1e8
  401ddc:	br	x17

0000000000401de0 <malloc@plt>:
  401de0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401de4:	ldr	x17, [x16, #496]
  401de8:	add	x16, x16, #0x1f0
  401dec:	br	x17

0000000000401df0 <ispunct@plt>:
  401df0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401df4:	ldr	x17, [x16, #504]
  401df8:	add	x16, x16, #0x1f8
  401dfc:	br	x17

0000000000401e00 <iscntrl@plt>:
  401e00:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401e04:	ldr	x17, [x16, #512]
  401e08:	add	x16, x16, #0x200
  401e0c:	br	x17

0000000000401e10 <abort@plt>:
  401e10:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401e14:	ldr	x17, [x16, #520]
  401e18:	add	x16, x16, #0x208
  401e1c:	br	x17

0000000000401e20 <getenv@plt>:
  401e20:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401e24:	ldr	x17, [x16, #528]
  401e28:	add	x16, x16, #0x210
  401e2c:	br	x17

0000000000401e30 <strcasecmp@plt>:
  401e30:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401e34:	ldr	x17, [x16, #536]
  401e38:	add	x16, x16, #0x218
  401e3c:	br	x17

0000000000401e40 <__gxx_personality_v0@plt>:
  401e40:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401e44:	ldr	x17, [x16, #544]
  401e48:	add	x16, x16, #0x220
  401e4c:	br	x17

0000000000401e50 <tan@plt>:
  401e50:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401e54:	ldr	x17, [x16, #552]
  401e58:	add	x16, x16, #0x228
  401e5c:	br	x17

0000000000401e60 <exit@plt>:
  401e60:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401e64:	ldr	x17, [x16, #560]
  401e68:	add	x16, x16, #0x230
  401e6c:	br	x17

0000000000401e70 <fwrite@plt>:
  401e70:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401e74:	ldr	x17, [x16, #568]
  401e78:	add	x16, x16, #0x238
  401e7c:	br	x17

0000000000401e80 <_Unwind_Resume@plt>:
  401e80:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401e84:	ldr	x17, [x16, #576]
  401e88:	add	x16, x16, #0x240
  401e8c:	br	x17

0000000000401e90 <fdopen@plt>:
  401e90:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401e94:	ldr	x17, [x16, #584]
  401e98:	add	x16, x16, #0x248
  401e9c:	br	x17

0000000000401ea0 <__gmon_start__@plt>:
  401ea0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ea4:	ldr	x17, [x16, #592]
  401ea8:	add	x16, x16, #0x250
  401eac:	br	x17

0000000000401eb0 <strcat@plt>:
  401eb0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401eb4:	ldr	x17, [x16, #600]
  401eb8:	add	x16, x16, #0x258
  401ebc:	br	x17

0000000000401ec0 <printf@plt>:
  401ec0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ec4:	ldr	x17, [x16, #608]
  401ec8:	add	x16, x16, #0x260
  401ecc:	br	x17

0000000000401ed0 <feof@plt>:
  401ed0:	adrp	x16, 429000 <_Znam@GLIBCXX_3.4>
  401ed4:	ldr	x17, [x16, #616]
  401ed8:	add	x16, x16, #0x268
  401edc:	br	x17

Disassembly of section .text:

0000000000401ee0 <_Znwm@@Base-0xd108>:
  401ee0:	mov	x29, #0x0                   	// #0
  401ee4:	mov	x30, #0x0                   	// #0
  401ee8:	mov	x5, x0
  401eec:	ldr	x1, [sp]
  401ef0:	add	x2, sp, #0x8
  401ef4:	mov	x6, sp
  401ef8:	movz	x0, #0x0, lsl #48
  401efc:	movk	x0, #0x0, lsl #32
  401f00:	movk	x0, #0x40, lsl #16
  401f04:	movk	x0, #0x511c
  401f08:	movz	x3, #0x0, lsl #48
  401f0c:	movk	x3, #0x0, lsl #32
  401f10:	movk	x3, #0x41, lsl #16
  401f14:	movk	x3, #0x2238
  401f18:	movz	x4, #0x0, lsl #48
  401f1c:	movk	x4, #0x0, lsl #32
  401f20:	movk	x4, #0x41, lsl #16
  401f24:	movk	x4, #0x22b8
  401f28:	bl	401c10 <__libc_start_main@plt>
  401f2c:	bl	401e10 <abort@plt>
  401f30:	adrp	x0, 428000 <_ZdlPvm@@Base+0x18f5c>
  401f34:	ldr	x0, [x0, #4064]
  401f38:	cbz	x0, 401f40 <feof@plt+0x70>
  401f3c:	b	401ea0 <__gmon_start__@plt>
  401f40:	ret
  401f44:	stp	x29, x30, [sp, #-32]!
  401f48:	mov	x29, sp
  401f4c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f50:	add	x0, x0, #0xf88
  401f54:	str	x0, [sp, #24]
  401f58:	ldr	x0, [sp, #24]
  401f5c:	str	x0, [sp, #24]
  401f60:	ldr	x1, [sp, #24]
  401f64:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f68:	add	x0, x0, #0xf88
  401f6c:	cmp	x1, x0
  401f70:	b.eq	401fac <feof@plt+0xdc>  // b.none
  401f74:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  401f78:	add	x0, x0, #0x2d8
  401f7c:	ldr	x0, [x0]
  401f80:	str	x0, [sp, #16]
  401f84:	ldr	x0, [sp, #16]
  401f88:	str	x0, [sp, #16]
  401f8c:	ldr	x0, [sp, #16]
  401f90:	cmp	x0, #0x0
  401f94:	b.eq	401fb0 <feof@plt+0xe0>  // b.none
  401f98:	ldr	x1, [sp, #16]
  401f9c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fa0:	add	x0, x0, #0xf88
  401fa4:	blr	x1
  401fa8:	b	401fb0 <feof@plt+0xe0>
  401fac:	nop
  401fb0:	ldp	x29, x30, [sp], #32
  401fb4:	ret
  401fb8:	stp	x29, x30, [sp, #-48]!
  401fbc:	mov	x29, sp
  401fc0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fc4:	add	x0, x0, #0xf88
  401fc8:	str	x0, [sp, #40]
  401fcc:	ldr	x0, [sp, #40]
  401fd0:	str	x0, [sp, #40]
  401fd4:	ldr	x1, [sp, #40]
  401fd8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fdc:	add	x0, x0, #0xf88
  401fe0:	sub	x0, x1, x0
  401fe4:	asr	x0, x0, #3
  401fe8:	lsr	x1, x0, #63
  401fec:	add	x0, x1, x0
  401ff0:	asr	x0, x0, #1
  401ff4:	str	x0, [sp, #32]
  401ff8:	ldr	x0, [sp, #32]
  401ffc:	cmp	x0, #0x0
  402000:	b.eq	402040 <feof@plt+0x170>  // b.none
  402004:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402008:	add	x0, x0, #0x2e0
  40200c:	ldr	x0, [x0]
  402010:	str	x0, [sp, #24]
  402014:	ldr	x0, [sp, #24]
  402018:	str	x0, [sp, #24]
  40201c:	ldr	x0, [sp, #24]
  402020:	cmp	x0, #0x0
  402024:	b.eq	402044 <feof@plt+0x174>  // b.none
  402028:	ldr	x2, [sp, #24]
  40202c:	ldr	x1, [sp, #32]
  402030:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402034:	add	x0, x0, #0xf88
  402038:	blr	x2
  40203c:	b	402044 <feof@plt+0x174>
  402040:	nop
  402044:	ldp	x29, x30, [sp], #48
  402048:	ret
  40204c:	stp	x29, x30, [sp, #-16]!
  402050:	mov	x29, sp
  402054:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402058:	add	x0, x0, #0xfa0
  40205c:	ldrb	w0, [x0]
  402060:	and	x0, x0, #0xff
  402064:	cmp	x0, #0x0
  402068:	b.ne	402084 <feof@plt+0x1b4>  // b.any
  40206c:	bl	401f44 <feof@plt+0x74>
  402070:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402074:	add	x0, x0, #0xfa0
  402078:	mov	w1, #0x1                   	// #1
  40207c:	strb	w1, [x0]
  402080:	b	402088 <feof@plt+0x1b8>
  402084:	nop
  402088:	ldp	x29, x30, [sp], #16
  40208c:	ret
  402090:	stp	x29, x30, [sp, #-16]!
  402094:	mov	x29, sp
  402098:	bl	401fb8 <feof@plt+0xe8>
  40209c:	nop
  4020a0:	ldp	x29, x30, [sp], #16
  4020a4:	ret
  4020a8:	stp	x29, x30, [sp, #-64]!
  4020ac:	mov	x29, sp
  4020b0:	str	x0, [sp, #24]
  4020b4:	add	x0, sp, #0x20
  4020b8:	ldr	x1, [sp, #24]
  4020bc:	bl	4060ac <feof@plt+0x41dc>
  4020c0:	bl	401d10 <__errno_location@plt>
  4020c4:	ldr	w0, [x0]
  4020c8:	bl	401b80 <strerror@plt>
  4020cc:	mov	x1, x0
  4020d0:	add	x0, sp, #0x30
  4020d4:	bl	4060ac <feof@plt+0x41dc>
  4020d8:	add	x2, sp, #0x30
  4020dc:	add	x1, sp, #0x20
  4020e0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4020e4:	add	x3, x0, #0x60
  4020e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4020ec:	add	x0, x0, #0x310
  4020f0:	bl	4068ec <feof@plt+0x4a1c>
  4020f4:	nop
  4020f8:	ldp	x29, x30, [sp], #64
  4020fc:	ret
  402100:	stp	x29, x30, [sp, #-64]!
  402104:	mov	x29, sp
  402108:	str	x0, [sp, #24]
  40210c:	ldr	x0, [sp, #24]
  402110:	cmp	x0, #0x0
  402114:	b.ne	402120 <feof@plt+0x250>  // b.any
  402118:	mov	w0, #0x0                   	// #0
  40211c:	b	4022d4 <feof@plt+0x404>
  402120:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402124:	add	x0, x0, #0x8
  402128:	ldr	x0, [x0]
  40212c:	cmp	x0, #0x0
  402130:	b.ne	40215c <feof@plt+0x28c>  // b.any
  402134:	mov	x0, #0x80                  	// #128
  402138:	bl	401a00 <_Znam@plt>
  40213c:	mov	x1, x0
  402140:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402144:	add	x0, x0, #0x8
  402148:	str	x1, [x0]
  40214c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402150:	add	x0, x0, #0x10
  402154:	mov	w1, #0x80                  	// #128
  402158:	str	w1, [x0]
  40215c:	str	wzr, [sp, #60]
  402160:	ldr	x0, [sp, #24]
  402164:	bl	401c60 <getc@plt>
  402168:	str	w0, [sp, #56]
  40216c:	ldr	w0, [sp, #56]
  402170:	cmn	w0, #0x1
  402174:	b.ne	402180 <feof@plt+0x2b0>  // b.any
  402178:	mov	w0, #0x0                   	// #0
  40217c:	b	4022d4 <feof@plt+0x404>
  402180:	ldr	w0, [sp, #56]
  402184:	cmp	w0, #0x20
  402188:	b.eq	402160 <feof@plt+0x290>  // b.none
  40218c:	ldr	w0, [sp, #56]
  402190:	cmp	w0, #0x9
  402194:	b.eq	402160 <feof@plt+0x290>  // b.none
  402198:	ldr	x1, [sp, #24]
  40219c:	ldr	w0, [sp, #56]
  4021a0:	bl	401a50 <ungetc@plt>
  4021a4:	ldr	x0, [sp, #24]
  4021a8:	bl	401c60 <getc@plt>
  4021ac:	str	w0, [sp, #52]
  4021b0:	ldr	w0, [sp, #52]
  4021b4:	cmn	w0, #0x1
  4021b8:	b.eq	4022b4 <feof@plt+0x3e4>  // b.none
  4021bc:	ldr	w0, [sp, #60]
  4021c0:	add	w1, w0, #0x1
  4021c4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4021c8:	add	x0, x0, #0x10
  4021cc:	ldr	w0, [x0]
  4021d0:	cmp	w1, w0
  4021d4:	b.lt	40226c <feof@plt+0x39c>  // b.tstop
  4021d8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4021dc:	add	x0, x0, #0x8
  4021e0:	ldr	x0, [x0]
  4021e4:	str	x0, [sp, #40]
  4021e8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4021ec:	add	x0, x0, #0x10
  4021f0:	ldr	w0, [x0]
  4021f4:	lsl	w0, w0, #1
  4021f8:	sxtw	x0, w0
  4021fc:	bl	401a00 <_Znam@plt>
  402200:	mov	x1, x0
  402204:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402208:	add	x0, x0, #0x8
  40220c:	str	x1, [x0]
  402210:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402214:	add	x0, x0, #0x8
  402218:	ldr	x3, [x0]
  40221c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402220:	add	x0, x0, #0x10
  402224:	ldr	w0, [x0]
  402228:	sxtw	x0, w0
  40222c:	mov	x2, x0
  402230:	ldr	x1, [sp, #40]
  402234:	mov	x0, x3
  402238:	bl	401a20 <memcpy@plt>
  40223c:	ldr	x0, [sp, #40]
  402240:	cmp	x0, #0x0
  402244:	b.eq	402250 <feof@plt+0x380>  // b.none
  402248:	ldr	x0, [sp, #40]
  40224c:	bl	401d00 <_ZdaPv@plt>
  402250:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402254:	add	x0, x0, #0x10
  402258:	ldr	w0, [x0]
  40225c:	lsl	w1, w0, #1
  402260:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402264:	add	x0, x0, #0x10
  402268:	str	w1, [x0]
  40226c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402270:	add	x0, x0, #0x8
  402274:	ldr	x1, [x0]
  402278:	ldr	w0, [sp, #60]
  40227c:	add	w2, w0, #0x1
  402280:	str	w2, [sp, #60]
  402284:	sxtw	x0, w0
  402288:	add	x0, x1, x0
  40228c:	ldr	w1, [sp, #52]
  402290:	and	w1, w1, #0xff
  402294:	strb	w1, [x0]
  402298:	ldr	w0, [sp, #52]
  40229c:	cmp	w0, #0xa
  4022a0:	b.ne	4021a4 <feof@plt+0x2d4>  // b.any
  4022a4:	ldr	w0, [sp, #60]
  4022a8:	sub	w0, w0, #0x1
  4022ac:	str	w0, [sp, #60]
  4022b0:	b	4022b8 <feof@plt+0x3e8>
  4022b4:	nop
  4022b8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4022bc:	add	x0, x0, #0x8
  4022c0:	ldr	x1, [x0]
  4022c4:	ldrsw	x0, [sp, #60]
  4022c8:	add	x0, x1, x0
  4022cc:	strb	wzr, [x0]
  4022d0:	mov	w0, #0x1                   	// #1
  4022d4:	ldp	x29, x30, [sp], #64
  4022d8:	ret
  4022dc:	stp	x29, x30, [sp, #-48]!
  4022e0:	mov	x29, sp
  4022e4:	add	x0, sp, #0x18
  4022e8:	mov	x2, x0
  4022ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4022f0:	add	x1, x0, #0x318
  4022f4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4022f8:	add	x0, x0, #0x20
  4022fc:	bl	40fa50 <_ZdlPvm@@Base+0x9ac>
  402300:	str	x0, [sp, #40]
  402304:	ldr	x0, [sp, #24]
  402308:	bl	401b20 <free@plt>
  40230c:	ldr	x0, [sp, #40]
  402310:	cmp	x0, #0x0
  402314:	b.ne	40233c <feof@plt+0x46c>  // b.any
  402318:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40231c:	add	x3, x0, #0x60
  402320:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402324:	add	x2, x0, #0x60
  402328:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40232c:	add	x1, x0, #0x60
  402330:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402334:	add	x0, x0, #0x328
  402338:	bl	4068ec <feof@plt+0x4a1c>
  40233c:	ldr	x0, [sp, #40]
  402340:	bl	402100 <feof@plt+0x230>
  402344:	cmp	w0, #0x0
  402348:	cset	w0, ne  // ne = any
  40234c:	and	w0, w0, #0xff
  402350:	cmp	w0, #0x0
  402354:	b.eq	40239c <feof@plt+0x4cc>  // b.none
  402358:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40235c:	add	x0, x0, #0x8
  402360:	ldr	x3, [x0]
  402364:	add	x0, sp, #0x14
  402368:	mov	x2, x0
  40236c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402370:	add	x1, x0, #0x340
  402374:	mov	x0, x3
  402378:	bl	401cb0 <__isoc99_sscanf@plt>
  40237c:	str	w0, [sp, #36]
  402380:	ldr	w0, [sp, #36]
  402384:	cmp	w0, #0x0
  402388:	b.le	40233c <feof@plt+0x46c>
  40238c:	ldr	x0, [sp, #40]
  402390:	bl	401ae0 <fclose@plt>
  402394:	ldr	w0, [sp, #20]
  402398:	b	4023c4 <feof@plt+0x4f4>
  40239c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4023a0:	add	x3, x0, #0x60
  4023a4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4023a8:	add	x2, x0, #0x60
  4023ac:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4023b0:	add	x1, x0, #0x60
  4023b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4023b8:	add	x0, x0, #0x348
  4023bc:	bl	4068ec <feof@plt+0x4a1c>
  4023c0:	mov	w0, #0x0                   	// #0
  4023c4:	ldp	x29, x30, [sp], #48
  4023c8:	ret
  4023cc:	stp	x29, x30, [sp, #-48]!
  4023d0:	mov	x29, sp
  4023d4:	str	x0, [sp, #24]
  4023d8:	str	w1, [sp, #20]
  4023dc:	mov	w0, #0x2                   	// #2
  4023e0:	bl	401d20 <dup@plt>
  4023e4:	str	w0, [sp, #44]
  4023e8:	mov	w0, #0x1                   	// #1
  4023ec:	bl	401d20 <dup@plt>
  4023f0:	str	w0, [sp, #40]
  4023f4:	mov	w2, #0x1b6                 	// #438
  4023f8:	mov	w1, #0x1                   	// #1
  4023fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402400:	add	x0, x0, #0x370
  402404:	bl	401ac0 <open@plt>
  402408:	str	w0, [sp, #36]
  40240c:	ldr	w0, [sp, #44]
  402410:	cmp	w0, #0x2
  402414:	b.le	402430 <feof@plt+0x560>
  402418:	ldr	w0, [sp, #36]
  40241c:	cmp	w0, #0x2
  402420:	b.le	402430 <feof@plt+0x560>
  402424:	mov	w1, #0x2                   	// #2
  402428:	ldr	w0, [sp, #36]
  40242c:	bl	401a70 <dup2@plt>
  402430:	ldr	w0, [sp, #20]
  402434:	cmp	w0, #0x0
  402438:	b.eq	402460 <feof@plt+0x590>  // b.none
  40243c:	ldr	w0, [sp, #40]
  402440:	cmp	w0, #0x1
  402444:	b.le	402460 <feof@plt+0x590>
  402448:	ldr	w0, [sp, #36]
  40244c:	cmp	w0, #0x1
  402450:	b.le	402460 <feof@plt+0x590>
  402454:	mov	w1, #0x1                   	// #1
  402458:	ldr	w0, [sp, #36]
  40245c:	bl	401a70 <dup2@plt>
  402460:	ldr	w0, [sp, #36]
  402464:	cmp	w0, #0x0
  402468:	b.lt	402474 <feof@plt+0x5a4>  // b.tstop
  40246c:	ldr	w0, [sp, #36]
  402470:	bl	401da0 <close@plt>
  402474:	ldr	x0, [sp, #24]
  402478:	bl	401d60 <system@plt>
  40247c:	str	w0, [sp, #32]
  402480:	mov	w1, #0x2                   	// #2
  402484:	ldr	w0, [sp, #44]
  402488:	bl	401a70 <dup2@plt>
  40248c:	ldr	w0, [sp, #20]
  402490:	cmp	w0, #0x0
  402494:	b.eq	4024a4 <feof@plt+0x5d4>  // b.none
  402498:	mov	w1, #0x1                   	// #1
  40249c:	ldr	w0, [sp, #40]
  4024a0:	bl	401a70 <dup2@plt>
  4024a4:	ldr	w0, [sp, #32]
  4024a8:	cmn	w0, #0x1
  4024ac:	b.ne	4024d4 <feof@plt+0x604>  // b.any
  4024b0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4024b4:	add	x0, x0, #0xf98
  4024b8:	ldr	x3, [x0]
  4024bc:	ldr	x2, [sp, #24]
  4024c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4024c4:	add	x1, x0, #0x380
  4024c8:	mov	x0, x3
  4024cc:	bl	401aa0 <fprintf@plt>
  4024d0:	b	402504 <feof@plt+0x634>
  4024d4:	ldr	w0, [sp, #32]
  4024d8:	cmp	w0, #0x0
  4024dc:	b.eq	402504 <feof@plt+0x634>  // b.none
  4024e0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4024e4:	add	x0, x0, #0xf98
  4024e8:	ldr	x4, [x0]
  4024ec:	ldr	w3, [sp, #32]
  4024f0:	ldr	x2, [sp, #24]
  4024f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4024f8:	add	x1, x0, #0x398
  4024fc:	mov	x0, x4
  402500:	bl	401aa0 <fprintf@plt>
  402504:	ldr	w0, [sp, #44]
  402508:	bl	401da0 <close@plt>
  40250c:	ldr	w0, [sp, #40]
  402510:	bl	401da0 <close@plt>
  402514:	nop
  402518:	ldp	x29, x30, [sp], #48
  40251c:	ret
  402520:	stp	x29, x30, [sp, #-320]!
  402524:	mov	x29, sp
  402528:	str	x0, [sp, #56]
  40252c:	str	x1, [sp, #264]
  402530:	str	x2, [sp, #272]
  402534:	str	x3, [sp, #280]
  402538:	str	x4, [sp, #288]
  40253c:	str	x5, [sp, #296]
  402540:	str	x6, [sp, #304]
  402544:	str	x7, [sp, #312]
  402548:	str	q0, [sp, #128]
  40254c:	str	q1, [sp, #144]
  402550:	str	q2, [sp, #160]
  402554:	str	q3, [sp, #176]
  402558:	str	q4, [sp, #192]
  40255c:	str	q5, [sp, #208]
  402560:	str	q6, [sp, #224]
  402564:	str	q7, [sp, #240]
  402568:	mov	w0, #0x64                  	// #100
  40256c:	str	w0, [sp, #124]
  402570:	ldrsw	x0, [sp, #124]
  402574:	bl	401de0 <malloc@plt>
  402578:	str	x0, [sp, #112]
  40257c:	ldr	x0, [sp, #112]
  402580:	cmp	x0, #0x0
  402584:	cset	w0, eq  // eq = none
  402588:	and	w0, w0, #0xff
  40258c:	cmp	w0, #0x0
  402590:	b.eq	40259c <feof@plt+0x6cc>  // b.none
  402594:	mov	x0, #0x0                   	// #0
  402598:	b	4026a8 <feof@plt+0x7d8>
  40259c:	add	x0, sp, #0x140
  4025a0:	str	x0, [sp, #64]
  4025a4:	add	x0, sp, #0x140
  4025a8:	str	x0, [sp, #72]
  4025ac:	add	x0, sp, #0x100
  4025b0:	str	x0, [sp, #80]
  4025b4:	mov	w0, #0xffffffc8            	// #-56
  4025b8:	str	w0, [sp, #88]
  4025bc:	mov	w0, #0xffffff80            	// #-128
  4025c0:	str	w0, [sp, #92]
  4025c4:	ldrsw	x4, [sp, #124]
  4025c8:	add	x2, sp, #0x10
  4025cc:	add	x3, sp, #0x40
  4025d0:	ldp	x0, x1, [x3]
  4025d4:	stp	x0, x1, [x2]
  4025d8:	ldp	x0, x1, [x3, #16]
  4025dc:	stp	x0, x1, [x2, #16]
  4025e0:	add	x0, sp, #0x10
  4025e4:	mov	x3, x0
  4025e8:	ldr	x2, [sp, #56]
  4025ec:	mov	x1, x4
  4025f0:	ldr	x0, [sp, #112]
  4025f4:	bl	401d40 <vsnprintf@plt>
  4025f8:	str	w0, [sp, #108]
  4025fc:	ldr	w0, [sp, #108]
  402600:	cmp	w0, #0x0
  402604:	b.lt	402654 <feof@plt+0x784>  // b.tstop
  402608:	ldr	w0, [sp, #124]
  40260c:	sub	w0, w0, #0x1
  402610:	ldr	w1, [sp, #108]
  402614:	cmp	w1, w0
  402618:	b.ge	402654 <feof@plt+0x784>  // b.tcont
  40261c:	ldr	w0, [sp, #108]
  402620:	add	w0, w0, #0x1
  402624:	ldr	w1, [sp, #124]
  402628:	cmp	w1, w0
  40262c:	b.le	40264c <feof@plt+0x77c>
  402630:	ldr	x0, [sp, #112]
  402634:	bl	4112bc <_ZdlPvm@@Base+0x2218>
  402638:	str	x0, [sp, #96]
  40263c:	ldr	x0, [sp, #112]
  402640:	bl	401b20 <free@plt>
  402644:	ldr	x0, [sp, #96]
  402648:	b	4026a8 <feof@plt+0x7d8>
  40264c:	ldr	x0, [sp, #112]
  402650:	b	4026a8 <feof@plt+0x7d8>
  402654:	ldr	w0, [sp, #124]
  402658:	lsl	w0, w0, #1
  40265c:	str	w0, [sp, #124]
  402660:	ldrsw	x0, [sp, #124]
  402664:	mov	x1, x0
  402668:	ldr	x0, [sp, #112]
  40266c:	bl	401b40 <realloc@plt>
  402670:	str	x0, [sp, #96]
  402674:	ldr	x0, [sp, #96]
  402678:	cmp	x0, #0x0
  40267c:	cset	w0, eq  // eq = none
  402680:	and	w0, w0, #0xff
  402684:	cmp	w0, #0x0
  402688:	b.eq	40269c <feof@plt+0x7cc>  // b.none
  40268c:	ldr	x0, [sp, #112]
  402690:	bl	401b20 <free@plt>
  402694:	mov	x0, #0x0                   	// #0
  402698:	b	4026a8 <feof@plt+0x7d8>
  40269c:	ldr	x0, [sp, #96]
  4026a0:	str	x0, [sp, #112]
  4026a4:	b	40259c <feof@plt+0x6cc>
  4026a8:	ldp	x29, x30, [sp], #320
  4026ac:	ret
  4026b0:	sub	sp, sp, #0x20
  4026b4:	str	x0, [sp, #8]
  4026b8:	ldr	x0, [sp, #8]
  4026bc:	str	wzr, [x0, #256]
  4026c0:	ldr	x0, [sp, #8]
  4026c4:	str	xzr, [x0, #264]
  4026c8:	str	wzr, [sp, #28]
  4026cc:	ldr	w0, [sp, #28]
  4026d0:	cmp	w0, #0xff
  4026d4:	b.gt	4026f4 <feof@plt+0x824>
  4026d8:	ldr	x1, [sp, #8]
  4026dc:	ldrsw	x0, [sp, #28]
  4026e0:	strb	wzr, [x1, x0]
  4026e4:	ldr	w0, [sp, #28]
  4026e8:	add	w0, w0, #0x1
  4026ec:	str	w0, [sp, #28]
  4026f0:	b	4026cc <feof@plt+0x7fc>
  4026f4:	nop
  4026f8:	add	sp, sp, #0x20
  4026fc:	ret
  402700:	sub	sp, sp, #0x10
  402704:	str	x0, [sp, #8]
  402708:	ldr	x0, [sp, #8]
  40270c:	str	xzr, [x0]
  402710:	ldr	x0, [sp, #8]
  402714:	str	xzr, [x0, #8]
  402718:	nop
  40271c:	add	sp, sp, #0x10
  402720:	ret
  402724:	stp	x29, x30, [sp, #-48]!
  402728:	mov	x29, sp
  40272c:	str	x0, [sp, #24]
  402730:	ldr	x0, [sp, #24]
  402734:	ldr	x0, [x0]
  402738:	cmp	x0, #0x0
  40273c:	b.eq	402778 <feof@plt+0x8a8>  // b.none
  402740:	ldr	x0, [sp, #24]
  402744:	ldr	x0, [x0]
  402748:	str	x0, [sp, #40]
  40274c:	ldr	x0, [sp, #24]
  402750:	ldr	x0, [x0]
  402754:	ldr	x1, [x0, #264]
  402758:	ldr	x0, [sp, #24]
  40275c:	str	x1, [x0]
  402760:	ldr	x0, [sp, #40]
  402764:	cmp	x0, #0x0
  402768:	b.eq	402730 <feof@plt+0x860>  // b.none
  40276c:	mov	x1, #0x110                 	// #272
  402770:	bl	40f0a4 <_ZdlPvm@@Base>
  402774:	b	402730 <feof@plt+0x860>
  402778:	nop
  40277c:	ldp	x29, x30, [sp], #48
  402780:	ret
  402784:	stp	x29, x30, [sp, #-64]!
  402788:	mov	x29, sp
  40278c:	str	x19, [sp, #16]
  402790:	str	x0, [sp, #40]
  402794:	str	x1, [sp, #32]
  402798:	ldr	x0, [sp, #32]
  40279c:	bl	401ed0 <feof@plt>
  4027a0:	cmp	w0, #0x0
  4027a4:	cset	w0, eq  // eq = none
  4027a8:	and	w0, w0, #0xff
  4027ac:	cmp	w0, #0x0
  4027b0:	b.eq	4028b4 <feof@plt+0x9e4>  // b.none
  4027b4:	ldr	x0, [sp, #40]
  4027b8:	ldr	x0, [x0, #8]
  4027bc:	cmp	x0, #0x0
  4027c0:	b.ne	4027f4 <feof@plt+0x924>  // b.any
  4027c4:	mov	x0, #0x110                 	// #272
  4027c8:	bl	40efe8 <_Znwm@@Base>
  4027cc:	mov	x19, x0
  4027d0:	mov	x0, x19
  4027d4:	bl	4026b0 <feof@plt+0x7e0>
  4027d8:	ldr	x0, [sp, #40]
  4027dc:	str	x19, [x0, #8]
  4027e0:	ldr	x0, [sp, #40]
  4027e4:	ldr	x1, [x0, #8]
  4027e8:	ldr	x0, [sp, #40]
  4027ec:	str	x1, [x0]
  4027f0:	b	40283c <feof@plt+0x96c>
  4027f4:	ldr	x0, [sp, #40]
  4027f8:	ldr	x0, [x0, #8]
  4027fc:	ldr	w0, [x0, #256]
  402800:	cmp	w0, #0x100
  402804:	b.ne	40283c <feof@plt+0x96c>  // b.any
  402808:	mov	x0, #0x110                 	// #272
  40280c:	bl	40efe8 <_Znwm@@Base>
  402810:	mov	x19, x0
  402814:	mov	x0, x19
  402818:	bl	4026b0 <feof@plt+0x7e0>
  40281c:	ldr	x0, [sp, #40]
  402820:	ldr	x0, [x0, #8]
  402824:	str	x19, [x0, #264]
  402828:	ldr	x0, [sp, #40]
  40282c:	ldr	x0, [x0, #8]
  402830:	ldr	x1, [x0, #264]
  402834:	ldr	x0, [sp, #40]
  402838:	str	x1, [x0, #8]
  40283c:	ldr	x0, [sp, #40]
  402840:	ldr	x0, [x0, #8]
  402844:	mov	x4, x0
  402848:	ldr	x0, [sp, #40]
  40284c:	ldr	x0, [x0, #8]
  402850:	ldr	w0, [x0, #256]
  402854:	mov	w1, #0x100                 	// #256
  402858:	sub	w0, w1, w0
  40285c:	sxtw	x0, w0
  402860:	ldr	x3, [sp, #32]
  402864:	mov	x2, x0
  402868:	mov	x1, #0x1                   	// #1
  40286c:	mov	x0, x4
  402870:	bl	401a30 <fread@plt>
  402874:	str	w0, [sp, #60]
  402878:	ldr	w0, [sp, #60]
  40287c:	cmp	w0, #0x0
  402880:	b.gt	40288c <feof@plt+0x9bc>
  402884:	mov	w0, #0x0                   	// #0
  402888:	b	4028b8 <feof@plt+0x9e8>
  40288c:	ldr	x0, [sp, #40]
  402890:	ldr	x0, [x0, #8]
  402894:	ldr	w0, [x0, #256]
  402898:	mov	w1, w0
  40289c:	ldr	w0, [sp, #60]
  4028a0:	add	w1, w1, w0
  4028a4:	ldr	x0, [sp, #40]
  4028a8:	ldr	x0, [x0, #8]
  4028ac:	str	w1, [x0, #256]
  4028b0:	b	402798 <feof@plt+0x8c8>
  4028b4:	mov	w0, #0x1                   	// #1
  4028b8:	ldr	x19, [sp, #16]
  4028bc:	ldp	x29, x30, [sp], #64
  4028c0:	ret
  4028c4:	stp	x29, x30, [sp, #-48]!
  4028c8:	mov	x29, sp
  4028cc:	str	x0, [sp, #24]
  4028d0:	str	w1, [sp, #20]
  4028d4:	str	wzr, [sp, #44]
  4028d8:	ldr	w1, [sp, #44]
  4028dc:	ldr	w0, [sp, #20]
  4028e0:	cmp	w1, w0
  4028e4:	b.ge	402954 <feof@plt+0xa84>  // b.tcont
  4028e8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4028ec:	add	x0, x0, #0x284
  4028f0:	ldr	w3, [x0]
  4028f4:	ldr	w1, [sp, #20]
  4028f8:	ldr	w0, [sp, #44]
  4028fc:	sub	w0, w1, w0
  402900:	sxtw	x0, w0
  402904:	mov	x2, x0
  402908:	ldr	x1, [sp, #24]
  40290c:	mov	w0, w3
  402910:	bl	401dd0 <write@plt>
  402914:	str	w0, [sp, #40]
  402918:	ldr	w0, [sp, #40]
  40291c:	cmp	w0, #0x0
  402920:	b.ge	402930 <feof@plt+0xa60>  // b.tcont
  402924:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402928:	add	x0, x0, #0x3c0
  40292c:	bl	4020a8 <feof@plt+0x1d8>
  402930:	ldr	w1, [sp, #44]
  402934:	ldr	w0, [sp, #40]
  402938:	add	w0, w1, w0
  40293c:	str	w0, [sp, #44]
  402940:	ldrsw	x0, [sp, #40]
  402944:	ldr	x1, [sp, #24]
  402948:	add	x0, x1, x0
  40294c:	str	x0, [sp, #24]
  402950:	b	4028d8 <feof@plt+0xa08>
  402954:	nop
  402958:	ldp	x29, x30, [sp], #48
  40295c:	ret
  402960:	stp	x29, x30, [sp, #-32]!
  402964:	mov	x29, sp
  402968:	str	x0, [sp, #24]
  40296c:	ldr	x0, [sp, #24]
  402970:	bl	401a90 <strlen@plt>
  402974:	mov	w1, w0
  402978:	ldr	x0, [sp, #24]
  40297c:	bl	4028c4 <feof@plt+0x9f4>
  402980:	nop
  402984:	ldp	x29, x30, [sp], #32
  402988:	ret
  40298c:	stp	x29, x30, [sp, #-32]!
  402990:	mov	x29, sp
  402994:	str	x19, [sp, #16]
  402998:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40299c:	add	x0, x0, #0xff0
  4029a0:	ldr	x0, [x0]
  4029a4:	cmp	x0, #0x0
  4029a8:	b.eq	4029f4 <feof@plt+0xb24>  // b.none
  4029ac:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4029b0:	add	x0, x0, #0xff0
  4029b4:	ldr	x0, [x0]
  4029b8:	mov	w1, #0x25                  	// #37
  4029bc:	bl	401b30 <strchr@plt>
  4029c0:	cmp	x0, #0x0
  4029c4:	b.eq	4029f4 <feof@plt+0xb24>  // b.none
  4029c8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4029cc:	add	x3, x0, #0x60
  4029d0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4029d4:	add	x2, x0, #0x60
  4029d8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4029dc:	add	x1, x0, #0x60
  4029e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4029e4:	add	x0, x0, #0x3c8
  4029e8:	bl	406874 <feof@plt+0x49a4>
  4029ec:	mov	w0, #0x1                   	// #1
  4029f0:	bl	401e60 <exit@plt>
  4029f4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4029f8:	add	x0, x0, #0xfd8
  4029fc:	ldr	x0, [x0]
  402a00:	cmp	x0, #0x0
  402a04:	b.eq	402a50 <feof@plt+0xb80>  // b.none
  402a08:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a0c:	add	x0, x0, #0xfd8
  402a10:	ldr	x0, [x0]
  402a14:	mov	w1, #0x25                  	// #37
  402a18:	bl	401b30 <strchr@plt>
  402a1c:	cmp	x0, #0x0
  402a20:	b.eq	402a50 <feof@plt+0xb80>  // b.none
  402a24:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402a28:	add	x3, x0, #0x60
  402a2c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402a30:	add	x2, x0, #0x60
  402a34:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402a38:	add	x1, x0, #0x60
  402a3c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402a40:	add	x0, x0, #0x400
  402a44:	bl	406874 <feof@plt+0x49a4>
  402a48:	mov	w0, #0x1                   	// #1
  402a4c:	bl	401e60 <exit@plt>
  402a50:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a54:	add	x0, x0, #0xff0
  402a58:	ldr	x0, [x0]
  402a5c:	cmp	x0, #0x0
  402a60:	b.ne	402a7c <feof@plt+0xbac>  // b.any
  402a64:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a68:	add	x0, x0, #0xff0
  402a6c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2f5c>
  402a70:	add	x1, x1, #0x430
  402a74:	str	x1, [x0]
  402a78:	b	402b10 <feof@plt+0xc40>
  402a7c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a80:	add	x0, x0, #0xff0
  402a84:	ldr	x0, [x0]
  402a88:	ldrb	w0, [x0]
  402a8c:	cmp	w0, #0x0
  402a90:	b.eq	402b10 <feof@plt+0xc40>  // b.none
  402a94:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a98:	add	x0, x0, #0xff0
  402a9c:	ldr	x19, [x0]
  402aa0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402aa4:	add	x0, x0, #0xff0
  402aa8:	ldr	x0, [x0]
  402aac:	bl	401a90 <strlen@plt>
  402ab0:	sub	x0, x0, #0x1
  402ab4:	add	x0, x19, x0
  402ab8:	ldrb	w0, [x0]
  402abc:	cmp	w0, #0x2f
  402ac0:	b.eq	402b10 <feof@plt+0xc40>  // b.none
  402ac4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ac8:	add	x0, x0, #0xff0
  402acc:	ldr	x0, [x0]
  402ad0:	mov	x1, x0
  402ad4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402ad8:	add	x0, x0, #0x438
  402adc:	bl	402520 <feof@plt+0x650>
  402ae0:	mov	x1, x0
  402ae4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ae8:	add	x0, x0, #0xff0
  402aec:	str	x1, [x0]
  402af0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402af4:	add	x0, x0, #0xff0
  402af8:	ldr	x0, [x0]
  402afc:	cmp	x0, #0x0
  402b00:	b.ne	402b10 <feof@plt+0xc40>  // b.any
  402b04:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402b08:	add	x0, x0, #0x440
  402b0c:	bl	4020a8 <feof@plt+0x1d8>
  402b10:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b14:	add	x0, x0, #0xfd8
  402b18:	ldr	x0, [x0]
  402b1c:	cmp	x0, #0x0
  402b20:	b.ne	402b5c <feof@plt+0xc8c>  // b.any
  402b24:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b28:	add	x0, x0, #0xff0
  402b2c:	ldr	x19, [x0]
  402b30:	bl	401c40 <getpid@plt>
  402b34:	mov	w2, w0
  402b38:	mov	x1, x19
  402b3c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402b40:	add	x0, x0, #0x450
  402b44:	bl	402520 <feof@plt+0x650>
  402b48:	mov	x1, x0
  402b4c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b50:	add	x0, x0, #0xfe0
  402b54:	str	x1, [x0]
  402b58:	b	402b94 <feof@plt+0xcc4>
  402b5c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b60:	add	x0, x0, #0xff0
  402b64:	ldr	x1, [x0]
  402b68:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b6c:	add	x0, x0, #0xfd8
  402b70:	ldr	x0, [x0]
  402b74:	mov	x2, x0
  402b78:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402b7c:	add	x0, x0, #0x460
  402b80:	bl	402520 <feof@plt+0x650>
  402b84:	mov	x1, x0
  402b88:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b8c:	add	x0, x0, #0xfe0
  402b90:	str	x1, [x0]
  402b94:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b98:	add	x0, x0, #0xfe0
  402b9c:	ldr	x0, [x0]
  402ba0:	cmp	x0, #0x0
  402ba4:	b.ne	402bb4 <feof@plt+0xce4>  // b.any
  402ba8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402bac:	add	x0, x0, #0x440
  402bb0:	bl	4020a8 <feof@plt+0x1d8>
  402bb4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402bb8:	add	x0, x0, #0xfe0
  402bbc:	ldr	x0, [x0]
  402bc0:	bl	401a90 <strlen@plt>
  402bc4:	add	x0, x0, #0x4
  402bc8:	bl	401de0 <malloc@plt>
  402bcc:	mov	x1, x0
  402bd0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402bd4:	add	x0, x0, #0xfd8
  402bd8:	str	x1, [x0]
  402bdc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402be0:	add	x0, x0, #0xfd8
  402be4:	ldr	x0, [x0]
  402be8:	cmp	x0, #0x0
  402bec:	b.ne	402bfc <feof@plt+0xd2c>  // b.any
  402bf0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402bf4:	add	x0, x0, #0x468
  402bf8:	bl	4020a8 <feof@plt+0x1d8>
  402bfc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c00:	add	x0, x0, #0xfd8
  402c04:	ldr	x2, [x0]
  402c08:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c0c:	add	x0, x0, #0xfe0
  402c10:	ldr	x0, [x0]
  402c14:	mov	x1, x0
  402c18:	mov	x0, x2
  402c1c:	bl	401b90 <strcpy@plt>
  402c20:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c24:	add	x0, x0, #0xfd8
  402c28:	ldr	x19, [x0]
  402c2c:	mov	x0, x19
  402c30:	bl	401a90 <strlen@plt>
  402c34:	add	x0, x19, x0
  402c38:	mov	w1, #0x252d                	// #9517
  402c3c:	movk	w1, #0x64, lsl #16
  402c40:	str	w1, [x0]
  402c44:	nop
  402c48:	ldr	x19, [sp, #16]
  402c4c:	ldp	x29, x30, [sp], #32
  402c50:	ret
  402c54:	stp	x29, x30, [sp, #-16]!
  402c58:	mov	x29, sp
  402c5c:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  402c60:	add	x0, x0, #0x294
  402c64:	ldr	w0, [x0]
  402c68:	cmp	w0, #0x0
  402c6c:	b.ne	402ca4 <feof@plt+0xdd4>  // b.any
  402c70:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  402c74:	add	x0, x0, #0x298
  402c78:	ldr	w0, [x0]
  402c7c:	cmp	w0, #0x0
  402c80:	b.ne	402ca4 <feof@plt+0xdd4>  // b.any
  402c84:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402c88:	add	x0, x0, #0x470
  402c8c:	bl	402520 <feof@plt+0x650>
  402c90:	mov	x1, x0
  402c94:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c98:	add	x0, x0, #0xff8
  402c9c:	str	x1, [x0]
  402ca0:	b	402d64 <feof@plt+0xe94>
  402ca4:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  402ca8:	add	x0, x0, #0x294
  402cac:	ldr	w0, [x0]
  402cb0:	cmp	w0, #0x0
  402cb4:	b.ne	402ce8 <feof@plt+0xe18>  // b.any
  402cb8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  402cbc:	add	x0, x0, #0x298
  402cc0:	ldr	w0, [x0]
  402cc4:	mov	w1, w0
  402cc8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402ccc:	add	x0, x0, #0x478
  402cd0:	bl	402520 <feof@plt+0x650>
  402cd4:	mov	x1, x0
  402cd8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402cdc:	add	x0, x0, #0xff8
  402ce0:	str	x1, [x0]
  402ce4:	b	402d64 <feof@plt+0xe94>
  402ce8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  402cec:	add	x0, x0, #0x298
  402cf0:	ldr	w0, [x0]
  402cf4:	cmp	w0, #0x0
  402cf8:	b.ne	402d2c <feof@plt+0xe5c>  // b.any
  402cfc:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  402d00:	add	x0, x0, #0x294
  402d04:	ldr	w0, [x0]
  402d08:	mov	w1, w0
  402d0c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402d10:	add	x0, x0, #0x490
  402d14:	bl	402520 <feof@plt+0x650>
  402d18:	mov	x1, x0
  402d1c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d20:	add	x0, x0, #0xff8
  402d24:	str	x1, [x0]
  402d28:	b	402d64 <feof@plt+0xe94>
  402d2c:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  402d30:	add	x0, x0, #0x294
  402d34:	ldr	w1, [x0]
  402d38:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  402d3c:	add	x0, x0, #0x298
  402d40:	ldr	w0, [x0]
  402d44:	mov	w2, w0
  402d48:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402d4c:	add	x0, x0, #0x4a8
  402d50:	bl	402520 <feof@plt+0x650>
  402d54:	mov	x1, x0
  402d58:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d5c:	add	x0, x0, #0xff8
  402d60:	str	x1, [x0]
  402d64:	nop
  402d68:	ldp	x29, x30, [sp], #16
  402d6c:	ret
  402d70:	stp	x29, x30, [sp, #-32]!
  402d74:	mov	x29, sp
  402d78:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d7c:	add	x0, x0, #0xff0
  402d80:	ldr	x0, [x0]
  402d84:	cmp	x0, #0x0
  402d88:	b.eq	402e20 <feof@plt+0xf50>  // b.none
  402d8c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d90:	add	x0, x0, #0xff0
  402d94:	ldr	x0, [x0]
  402d98:	ldrb	w0, [x0]
  402d9c:	cmp	w0, #0x0
  402da0:	b.eq	402e20 <feof@plt+0xf50>  // b.none
  402da4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402da8:	add	x0, x0, #0xff0
  402dac:	ldr	x0, [x0]
  402db0:	mov	w1, #0x1ff                 	// #511
  402db4:	bl	401d30 <mkdir@plt>
  402db8:	cmp	w0, #0x0
  402dbc:	b.eq	402dd8 <feof@plt+0xf08>  // b.none
  402dc0:	bl	401d10 <__errno_location@plt>
  402dc4:	ldr	w0, [x0]
  402dc8:	cmp	w0, #0x11
  402dcc:	b.eq	402dd8 <feof@plt+0xf08>  // b.none
  402dd0:	mov	w0, #0x1                   	// #1
  402dd4:	b	402ddc <feof@plt+0xf0c>
  402dd8:	mov	w0, #0x0                   	// #0
  402ddc:	cmp	w0, #0x0
  402de0:	b.eq	402e20 <feof@plt+0xf50>  // b.none
  402de4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402de8:	add	x0, x0, #0xff0
  402dec:	ldr	x1, [x0]
  402df0:	add	x0, sp, #0x10
  402df4:	bl	4060ac <feof@plt+0x41dc>
  402df8:	add	x1, sp, #0x10
  402dfc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402e00:	add	x3, x0, #0x60
  402e04:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  402e08:	add	x2, x0, #0x60
  402e0c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402e10:	add	x0, x0, #0x4d8
  402e14:	bl	406874 <feof@plt+0x49a4>
  402e18:	mov	w0, #0x1                   	// #1
  402e1c:	bl	401e60 <exit@plt>
  402e20:	nop
  402e24:	ldp	x29, x30, [sp], #32
  402e28:	ret
  402e2c:	stp	x29, x30, [sp, #-32]!
  402e30:	mov	x29, sp
  402e34:	str	w0, [sp, #28]
  402e38:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402e3c:	add	x0, x0, #0x4f8
  402e40:	bl	402960 <feof@plt+0xa90>
  402e44:	ldr	w0, [sp, #28]
  402e48:	cmp	w0, #0x0
  402e4c:	b.eq	402e60 <feof@plt+0xf90>  // b.none
  402e50:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402e54:	add	x0, x0, #0x508
  402e58:	bl	402960 <feof@plt+0xa90>
  402e5c:	b	402e6c <feof@plt+0xf9c>
  402e60:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402e64:	add	x0, x0, #0x510
  402e68:	bl	402960 <feof@plt+0xa90>
  402e6c:	nop
  402e70:	ldp	x29, x30, [sp], #32
  402e74:	ret
  402e78:	stp	x29, x30, [sp, #-32]!
  402e7c:	mov	x29, sp
  402e80:	str	w0, [sp, #28]
  402e84:	str	w1, [sp, #24]
  402e88:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402e8c:	add	x0, x0, #0x518
  402e90:	bl	402960 <feof@plt+0xa90>
  402e94:	ldr	w0, [sp, #28]
  402e98:	cmp	w0, #0x3
  402e9c:	b.eq	402ebc <feof@plt+0xfec>  // b.none
  402ea0:	cmp	w0, #0x3
  402ea4:	b.gt	402eec <feof@plt+0x101c>
  402ea8:	cmp	w0, #0x1
  402eac:	b.eq	402ecc <feof@plt+0xffc>  // b.none
  402eb0:	cmp	w0, #0x2
  402eb4:	b.eq	402edc <feof@plt+0x100c>  // b.none
  402eb8:	b	402eec <feof@plt+0x101c>
  402ebc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402ec0:	add	x0, x0, #0x520
  402ec4:	bl	402960 <feof@plt+0xa90>
  402ec8:	b	402efc <feof@plt+0x102c>
  402ecc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402ed0:	add	x0, x0, #0x528
  402ed4:	bl	402960 <feof@plt+0xa90>
  402ed8:	b	402efc <feof@plt+0x102c>
  402edc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402ee0:	add	x0, x0, #0x530
  402ee4:	bl	402960 <feof@plt+0xa90>
  402ee8:	b	402efc <feof@plt+0x102c>
  402eec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402ef0:	add	x0, x0, #0x538
  402ef4:	bl	402960 <feof@plt+0xa90>
  402ef8:	nop
  402efc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402f00:	add	x0, x0, #0xfd8
  402f04:	ldr	x0, [x0]
  402f08:	bl	402960 <feof@plt+0xa90>
  402f0c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402f10:	add	x0, x0, #0x540
  402f14:	bl	402960 <feof@plt+0xa90>
  402f18:	ldr	w0, [sp, #24]
  402f1c:	cmp	w0, #0x0
  402f20:	b.eq	402f34 <feof@plt+0x1064>  // b.none
  402f24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402f28:	add	x0, x0, #0x548
  402f2c:	bl	402960 <feof@plt+0xa90>
  402f30:	b	402f40 <feof@plt+0x1070>
  402f34:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  402f38:	add	x0, x0, #0x558
  402f3c:	bl	402960 <feof@plt+0xa90>
  402f40:	nop
  402f44:	ldp	x29, x30, [sp], #32
  402f48:	ret
  402f4c:	stp	x29, x30, [sp, #-64]!
  402f50:	mov	x29, sp
  402f54:	str	x0, [sp, #40]
  402f58:	str	x1, [sp, #32]
  402f5c:	str	x2, [sp, #24]
  402f60:	str	w3, [sp, #20]
  402f64:	ldr	x0, [sp, #24]
  402f68:	ldr	w0, [x0]
  402f6c:	str	w0, [sp, #60]
  402f70:	ldr	x0, [sp, #32]
  402f74:	ldr	x0, [x0]
  402f78:	cmp	x0, #0x0
  402f7c:	b.eq	4031ec <feof@plt+0x131c>  // b.none
  402f80:	ldr	x0, [sp, #32]
  402f84:	ldr	x0, [x0]
  402f88:	ldr	w1, [x0, #256]
  402f8c:	ldr	w0, [sp, #60]
  402f90:	cmp	w1, w0
  402f94:	b.le	402fe0 <feof@plt+0x1110>
  402f98:	ldr	x0, [sp, #32]
  402f9c:	ldr	x1, [x0]
  402fa0:	ldr	w0, [sp, #60]
  402fa4:	sxtw	x0, w0
  402fa8:	ldrb	w0, [x1, x0]
  402fac:	cmp	w0, #0xa
  402fb0:	b.eq	402fe0 <feof@plt+0x1110>  // b.none
  402fb4:	ldr	x0, [sp, #32]
  402fb8:	ldr	x1, [x0]
  402fbc:	ldr	w0, [sp, #60]
  402fc0:	sxtw	x0, w0
  402fc4:	ldrb	w0, [x1, x0]
  402fc8:	cmp	w0, #0x5c
  402fcc:	b.eq	402fe0 <feof@plt+0x1110>  // b.none
  402fd0:	ldr	w0, [sp, #60]
  402fd4:	add	w0, w0, #0x1
  402fd8:	str	w0, [sp, #60]
  402fdc:	b	402f80 <feof@plt+0x10b0>
  402fe0:	ldr	x0, [sp, #32]
  402fe4:	ldr	x0, [x0]
  402fe8:	ldr	w1, [x0, #256]
  402fec:	ldr	w0, [sp, #60]
  402ff0:	cmp	w1, w0
  402ff4:	b.le	403020 <feof@plt+0x1150>
  402ff8:	ldr	x0, [sp, #32]
  402ffc:	ldr	x1, [x0]
  403000:	ldr	w0, [sp, #60]
  403004:	sxtw	x0, w0
  403008:	ldrb	w0, [x1, x0]
  40300c:	cmp	w0, #0xa
  403010:	b.ne	403020 <feof@plt+0x1150>  // b.any
  403014:	ldr	w0, [sp, #60]
  403018:	add	w0, w0, #0x1
  40301c:	str	w0, [sp, #60]
  403020:	ldr	x0, [sp, #32]
  403024:	ldr	x0, [x0]
  403028:	mov	x1, x0
  40302c:	ldr	x0, [sp, #24]
  403030:	ldr	w0, [x0]
  403034:	sxtw	x0, w0
  403038:	add	x2, x1, x0
  40303c:	ldr	w1, [sp, #60]
  403040:	ldr	x0, [sp, #24]
  403044:	ldr	w0, [x0]
  403048:	sub	w0, w1, w0
  40304c:	mov	w1, w0
  403050:	mov	x0, x2
  403054:	bl	4028c4 <feof@plt+0x9f4>
  403058:	ldr	w0, [sp, #60]
  40305c:	cmp	w0, #0xff
  403060:	b.gt	403164 <feof@plt+0x1294>
  403064:	ldr	x0, [sp, #32]
  403068:	ldr	x1, [x0]
  40306c:	ldr	w0, [sp, #60]
  403070:	sxtw	x0, w0
  403074:	ldrb	w0, [x1, x0]
  403078:	cmp	w0, #0x5c
  40307c:	b.ne	403164 <feof@plt+0x1294>  // b.any
  403080:	add	x1, sp, #0x3c
  403084:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403088:	add	x3, x0, #0x568
  40308c:	mov	x2, x1
  403090:	ldr	x1, [sp, #32]
  403094:	ldr	x0, [sp, #40]
  403098:	bl	4031f8 <feof@plt+0x1328>
  40309c:	cmp	w0, #0x0
  4030a0:	cset	w0, ne  // ne = any
  4030a4:	and	w0, w0, #0xff
  4030a8:	cmp	w0, #0x0
  4030ac:	b.eq	4030c0 <feof@plt+0x11f0>  // b.none
  4030b0:	ldr	w1, [sp, #20]
  4030b4:	mov	w0, #0x3                   	// #3
  4030b8:	bl	402e78 <feof@plt+0xfa8>
  4030bc:	b	403164 <feof@plt+0x1294>
  4030c0:	add	x1, sp, #0x3c
  4030c4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4030c8:	add	x3, x0, #0x588
  4030cc:	mov	x2, x1
  4030d0:	ldr	x1, [sp, #32]
  4030d4:	ldr	x0, [sp, #40]
  4030d8:	bl	4031f8 <feof@plt+0x1328>
  4030dc:	cmp	w0, #0x0
  4030e0:	cset	w0, ne  // ne = any
  4030e4:	and	w0, w0, #0xff
  4030e8:	cmp	w0, #0x0
  4030ec:	b.eq	4030fc <feof@plt+0x122c>  // b.none
  4030f0:	ldr	w0, [sp, #20]
  4030f4:	bl	402e2c <feof@plt+0xf5c>
  4030f8:	b	403164 <feof@plt+0x1294>
  4030fc:	ldr	x0, [sp, #32]
  403100:	ldr	x0, [x0]
  403104:	ldr	w1, [x0, #256]
  403108:	ldr	w0, [sp, #60]
  40310c:	cmp	w1, w0
  403110:	b.le	403164 <feof@plt+0x1294>
  403114:	ldr	w1, [sp, #60]
  403118:	ldr	x0, [sp, #24]
  40311c:	str	w1, [x0]
  403120:	ldr	w0, [sp, #60]
  403124:	add	w0, w0, #0x1
  403128:	str	w0, [sp, #60]
  40312c:	ldr	x0, [sp, #32]
  403130:	ldr	x0, [x0]
  403134:	mov	x1, x0
  403138:	ldr	x0, [sp, #24]
  40313c:	ldr	w0, [x0]
  403140:	sxtw	x0, w0
  403144:	add	x2, x1, x0
  403148:	ldr	w1, [sp, #60]
  40314c:	ldr	x0, [sp, #24]
  403150:	ldr	w0, [x0]
  403154:	sub	w0, w1, w0
  403158:	mov	w1, w0
  40315c:	mov	x0, x2
  403160:	bl	4028c4 <feof@plt+0x9f4>
  403164:	ldr	x0, [sp, #32]
  403168:	ldr	x0, [x0]
  40316c:	ldr	w1, [x0, #256]
  403170:	ldr	w0, [sp, #60]
  403174:	cmp	w1, w0
  403178:	b.ne	4031e0 <feof@plt+0x1310>  // b.any
  40317c:	ldr	x0, [sp, #24]
  403180:	str	wzr, [x0]
  403184:	ldr	x0, [sp, #32]
  403188:	ldr	x0, [x0]
  40318c:	ldr	x1, [x0, #264]
  403190:	ldr	x0, [sp, #32]
  403194:	str	x1, [x0]
  403198:	ldr	x0, [sp, #32]
  40319c:	ldr	x0, [x0]
  4031a0:	cmp	x0, #0x0
  4031a4:	b.eq	4031ec <feof@plt+0x131c>  // b.none
  4031a8:	ldr	x0, [sp, #32]
  4031ac:	ldr	x1, [x0]
  4031b0:	ldr	w0, [sp, #60]
  4031b4:	sub	w0, w0, #0x1
  4031b8:	sxtw	x0, w0
  4031bc:	ldrb	w0, [x1, x0]
  4031c0:	cmp	w0, #0xa
  4031c4:	b.eq	4031ec <feof@plt+0x131c>  // b.none
  4031c8:	ldr	w3, [sp, #20]
  4031cc:	ldr	x2, [sp, #24]
  4031d0:	ldr	x1, [sp, #32]
  4031d4:	ldr	x0, [sp, #40]
  4031d8:	bl	402f4c <feof@plt+0x107c>
  4031dc:	b	4031ec <feof@plt+0x131c>
  4031e0:	ldr	w1, [sp, #60]
  4031e4:	ldr	x0, [sp, #24]
  4031e8:	str	w1, [x0]
  4031ec:	nop
  4031f0:	ldp	x29, x30, [sp], #64
  4031f4:	ret
  4031f8:	stp	x29, x30, [sp, #-80]!
  4031fc:	mov	x29, sp
  403200:	str	x0, [sp, #40]
  403204:	str	x1, [sp, #32]
  403208:	str	x2, [sp, #24]
  40320c:	str	x3, [sp, #16]
  403210:	str	wzr, [sp, #76]
  403214:	ldr	x0, [sp, #16]
  403218:	bl	401a90 <strlen@plt>
  40321c:	str	w0, [sp, #60]
  403220:	ldr	x0, [sp, #24]
  403224:	ldr	w0, [x0]
  403228:	str	w0, [sp, #72]
  40322c:	ldr	x0, [sp, #32]
  403230:	ldr	x0, [x0]
  403234:	str	x0, [sp, #64]
  403238:	ldr	x0, [sp, #64]
  40323c:	cmp	x0, #0x0
  403240:	b.eq	40332c <feof@plt+0x145c>  // b.none
  403244:	ldr	x0, [sp, #64]
  403248:	ldr	w0, [x0, #256]
  40324c:	ldr	w1, [sp, #72]
  403250:	cmp	w1, w0
  403254:	b.ge	4032a8 <feof@plt+0x13d8>  // b.tcont
  403258:	ldr	w1, [sp, #76]
  40325c:	ldr	w0, [sp, #60]
  403260:	cmp	w1, w0
  403264:	b.ge	4032a8 <feof@plt+0x13d8>  // b.tcont
  403268:	ldr	x1, [sp, #64]
  40326c:	ldrsw	x0, [sp, #72]
  403270:	ldrb	w1, [x1, x0]
  403274:	ldrsw	x0, [sp, #76]
  403278:	ldr	x2, [sp, #16]
  40327c:	add	x0, x2, x0
  403280:	ldrb	w0, [x0]
  403284:	cmp	w1, w0
  403288:	b.ne	4032a8 <feof@plt+0x13d8>  // b.any
  40328c:	ldr	w0, [sp, #76]
  403290:	add	w0, w0, #0x1
  403294:	str	w0, [sp, #76]
  403298:	ldr	w0, [sp, #72]
  40329c:	add	w0, w0, #0x1
  4032a0:	str	w0, [sp, #72]
  4032a4:	b	403244 <feof@plt+0x1374>
  4032a8:	ldr	w1, [sp, #76]
  4032ac:	ldr	w0, [sp, #60]
  4032b0:	cmp	w1, w0
  4032b4:	b.ne	4032d8 <feof@plt+0x1408>  // b.any
  4032b8:	ldr	x0, [sp, #24]
  4032bc:	ldr	w1, [sp, #72]
  4032c0:	str	w1, [x0]
  4032c4:	ldr	x0, [sp, #32]
  4032c8:	ldr	x1, [sp, #64]
  4032cc:	str	x1, [x0]
  4032d0:	mov	w0, #0x1                   	// #1
  4032d4:	b	403330 <feof@plt+0x1460>
  4032d8:	ldr	x0, [sp, #64]
  4032dc:	ldr	w0, [x0, #256]
  4032e0:	ldr	w1, [sp, #72]
  4032e4:	cmp	w1, w0
  4032e8:	b.ge	403318 <feof@plt+0x1448>  // b.tcont
  4032ec:	ldr	x1, [sp, #64]
  4032f0:	ldrsw	x0, [sp, #72]
  4032f4:	ldrb	w1, [x1, x0]
  4032f8:	ldrsw	x0, [sp, #76]
  4032fc:	ldr	x2, [sp, #16]
  403300:	add	x0, x2, x0
  403304:	ldrb	w0, [x0]
  403308:	cmp	w1, w0
  40330c:	b.eq	403318 <feof@plt+0x1448>  // b.none
  403310:	mov	w0, #0x0                   	// #0
  403314:	b	403330 <feof@plt+0x1460>
  403318:	ldr	x0, [sp, #64]
  40331c:	ldr	x0, [x0, #264]
  403320:	str	x0, [sp, #64]
  403324:	str	wzr, [sp, #72]
  403328:	b	403238 <feof@plt+0x1368>
  40332c:	mov	w0, #0x0                   	// #0
  403330:	ldp	x29, x30, [sp], #80
  403334:	ret
  403338:	stp	x29, x30, [sp, #-64]!
  40333c:	mov	x29, sp
  403340:	str	x0, [sp, #40]
  403344:	str	x1, [sp, #32]
  403348:	str	x2, [sp, #24]
  40334c:	ldr	x0, [sp, #32]
  403350:	ldr	x0, [x0]
  403354:	str	x0, [sp, #56]
  403358:	ldr	x0, [sp, #24]
  40335c:	ldr	w0, [x0]
  403360:	str	w0, [sp, #52]
  403364:	ldr	x0, [sp, #56]
  403368:	cmp	x0, #0x0
  40336c:	b.eq	4033e8 <feof@plt+0x1518>  // b.none
  403370:	ldr	x0, [sp, #56]
  403374:	ldr	w0, [x0, #256]
  403378:	ldr	w1, [sp, #52]
  40337c:	cmp	w1, w0
  403380:	b.ge	4033ac <feof@plt+0x14dc>  // b.tcont
  403384:	ldr	x1, [sp, #56]
  403388:	ldrsw	x0, [sp, #52]
  40338c:	ldrb	w0, [x1, x0]
  403390:	bl	401af0 <isspace@plt>
  403394:	cmp	w0, #0x0
  403398:	b.eq	4033ac <feof@plt+0x14dc>  // b.none
  40339c:	ldr	w0, [sp, #52]
  4033a0:	add	w0, w0, #0x1
  4033a4:	str	w0, [sp, #52]
  4033a8:	b	403370 <feof@plt+0x14a0>
  4033ac:	ldr	x0, [sp, #56]
  4033b0:	ldr	w0, [x0, #256]
  4033b4:	ldr	w1, [sp, #52]
  4033b8:	cmp	w1, w0
  4033bc:	b.ne	4033d4 <feof@plt+0x1504>  // b.any
  4033c0:	str	wzr, [sp, #52]
  4033c4:	ldr	x0, [sp, #56]
  4033c8:	ldr	x0, [x0, #264]
  4033cc:	str	x0, [sp, #56]
  4033d0:	b	403364 <feof@plt+0x1494>
  4033d4:	ldr	x0, [sp, #24]
  4033d8:	ldr	w1, [sp, #52]
  4033dc:	str	w1, [x0]
  4033e0:	mov	w0, #0x1                   	// #1
  4033e4:	b	4033ec <feof@plt+0x151c>
  4033e8:	mov	w0, #0x0                   	// #0
  4033ec:	ldp	x29, x30, [sp], #64
  4033f0:	ret
  4033f4:	stp	x29, x30, [sp, #-64]!
  4033f8:	mov	x29, sp
  4033fc:	str	x0, [sp, #40]
  403400:	str	x1, [sp, #32]
  403404:	str	x2, [sp, #24]
  403408:	ldr	x0, [sp, #24]
  40340c:	ldr	w0, [x0]
  403410:	str	w0, [sp, #60]
  403414:	ldr	x0, [sp, #32]
  403418:	ldr	x0, [x0]
  40341c:	cmp	x0, #0x0
  403420:	b.eq	4034b8 <feof@plt+0x15e8>  // b.none
  403424:	ldr	x0, [sp, #32]
  403428:	ldr	x0, [x0]
  40342c:	ldr	w0, [x0, #256]
  403430:	ldr	w1, [sp, #60]
  403434:	cmp	w1, w0
  403438:	b.ge	403464 <feof@plt+0x1594>  // b.tcont
  40343c:	ldr	x0, [sp, #32]
  403440:	ldr	x1, [x0]
  403444:	ldrsw	x0, [sp, #60]
  403448:	ldrb	w0, [x1, x0]
  40344c:	cmp	w0, #0xa
  403450:	b.eq	403464 <feof@plt+0x1594>  // b.none
  403454:	ldr	w0, [sp, #60]
  403458:	add	w0, w0, #0x1
  40345c:	str	w0, [sp, #60]
  403460:	b	403424 <feof@plt+0x1554>
  403464:	ldr	x0, [sp, #32]
  403468:	ldr	x0, [x0]
  40346c:	ldr	w0, [x0, #256]
  403470:	ldr	w1, [sp, #60]
  403474:	cmp	w1, w0
  403478:	b.ne	4034ac <feof@plt+0x15dc>  // b.any
  40347c:	ldr	x0, [sp, #24]
  403480:	str	wzr, [x0]
  403484:	ldr	x0, [sp, #32]
  403488:	ldr	x0, [x0]
  40348c:	ldr	x1, [x0, #264]
  403490:	ldr	x0, [sp, #32]
  403494:	str	x1, [x0]
  403498:	ldr	x2, [sp, #24]
  40349c:	ldr	x1, [sp, #32]
  4034a0:	ldr	x0, [sp, #40]
  4034a4:	bl	4033f4 <feof@plt+0x1524>
  4034a8:	b	4034b8 <feof@plt+0x15e8>
  4034ac:	ldr	x0, [sp, #24]
  4034b0:	ldr	w1, [sp, #60]
  4034b4:	str	w1, [x0]
  4034b8:	nop
  4034bc:	ldp	x29, x30, [sp], #64
  4034c0:	ret
  4034c4:	stp	x29, x30, [sp, #-48]!
  4034c8:	mov	x29, sp
  4034cc:	str	x0, [sp, #24]
  4034d0:	str	w1, [sp, #20]
  4034d4:	str	wzr, [sp, #44]
  4034d8:	ldr	x0, [sp, #24]
  4034dc:	ldr	x0, [x0]
  4034e0:	str	x0, [sp, #32]
  4034e4:	ldr	x0, [sp, #32]
  4034e8:	cmp	x0, #0x0
  4034ec:	b.eq	403510 <feof@plt+0x1640>  // b.none
  4034f0:	add	x1, sp, #0x2c
  4034f4:	add	x0, sp, #0x20
  4034f8:	ldr	w3, [sp, #20]
  4034fc:	mov	x2, x1
  403500:	mov	x1, x0
  403504:	ldr	x0, [sp, #24]
  403508:	bl	402f4c <feof@plt+0x107c>
  40350c:	b	4034e4 <feof@plt+0x1614>
  403510:	nop
  403514:	ldp	x29, x30, [sp], #48
  403518:	ret
  40351c:	sub	sp, sp, #0x30
  403520:	str	x0, [sp, #40]
  403524:	str	w1, [sp, #36]
  403528:	str	w2, [sp, #32]
  40352c:	str	w3, [sp, #28]
  403530:	str	w4, [sp, #24]
  403534:	str	w5, [sp, #20]
  403538:	str	w6, [sp, #16]
  40353c:	str	w7, [sp, #12]
  403540:	ldr	x0, [sp, #40]
  403544:	ldr	w1, [sp, #36]
  403548:	str	w1, [x0, #8]
  40354c:	ldr	x0, [sp, #40]
  403550:	ldr	w1, [sp, #32]
  403554:	str	w1, [x0, #12]
  403558:	ldr	x0, [sp, #40]
  40355c:	ldr	w1, [sp, #28]
  403560:	str	w1, [x0, #16]
  403564:	ldr	x0, [sp, #40]
  403568:	ldr	w1, [sp, #24]
  40356c:	str	w1, [x0, #20]
  403570:	ldr	x0, [sp, #40]
  403574:	ldr	w1, [sp, #20]
  403578:	str	w1, [x0, #40]
  40357c:	ldr	x0, [sp, #40]
  403580:	ldr	w1, [sp, #16]
  403584:	str	w1, [x0, #32]
  403588:	ldr	x0, [sp, #40]
  40358c:	ldr	w1, [sp, #12]
  403590:	str	w1, [x0, #36]
  403594:	ldr	x0, [sp, #40]
  403598:	ldr	x1, [sp, #48]
  40359c:	str	x1, [x0, #24]
  4035a0:	ldr	x0, [sp, #40]
  4035a4:	str	xzr, [x0]
  4035a8:	nop
  4035ac:	add	sp, sp, #0x30
  4035b0:	ret
  4035b4:	stp	x29, x30, [sp, #-32]!
  4035b8:	mov	x29, sp
  4035bc:	str	x0, [sp, #24]
  4035c0:	ldr	x0, [sp, #24]
  4035c4:	ldr	x0, [x0, #24]
  4035c8:	cmp	x0, #0x0
  4035cc:	b.eq	4035dc <feof@plt+0x170c>  // b.none
  4035d0:	ldr	x0, [sp, #24]
  4035d4:	ldr	x0, [x0, #24]
  4035d8:	bl	401b20 <free@plt>
  4035dc:	nop
  4035e0:	ldp	x29, x30, [sp], #32
  4035e4:	ret
  4035e8:	sub	sp, sp, #0x10
  4035ec:	str	x0, [sp, #8]
  4035f0:	ldr	x0, [sp, #8]
  4035f4:	str	xzr, [x0]
  4035f8:	ldr	x0, [sp, #8]
  4035fc:	str	xzr, [x0, #8]
  403600:	ldr	x0, [sp, #8]
  403604:	str	wzr, [x0, #16]
  403608:	nop
  40360c:	add	sp, sp, #0x10
  403610:	ret
  403614:	stp	x29, x30, [sp, #-64]!
  403618:	mov	x29, sp
  40361c:	str	x19, [sp, #16]
  403620:	str	x0, [sp, #40]
  403624:	ldr	x0, [sp, #40]
  403628:	ldr	x0, [x0]
  40362c:	cmp	x0, #0x0
  403630:	b.eq	403678 <feof@plt+0x17a8>  // b.none
  403634:	ldr	x0, [sp, #40]
  403638:	ldr	x0, [x0]
  40363c:	str	x0, [sp, #56]
  403640:	ldr	x0, [sp, #40]
  403644:	ldr	x0, [x0]
  403648:	ldr	x1, [x0]
  40364c:	ldr	x0, [sp, #40]
  403650:	str	x1, [x0]
  403654:	ldr	x19, [sp, #56]
  403658:	cmp	x19, #0x0
  40365c:	b.eq	403624 <feof@plt+0x1754>  // b.none
  403660:	mov	x0, x19
  403664:	bl	4035b4 <feof@plt+0x16e4>
  403668:	mov	x1, #0x30                  	// #48
  40366c:	mov	x0, x19
  403670:	bl	40f0a4 <_ZdlPvm@@Base>
  403674:	b	403624 <feof@plt+0x1754>
  403678:	nop
  40367c:	ldr	x19, [sp, #16]
  403680:	ldp	x29, x30, [sp], #64
  403684:	ret
  403688:	sub	sp, sp, #0x50
  40368c:	stp	x29, x30, [sp, #16]
  403690:	add	x29, sp, #0x10
  403694:	str	x19, [sp, #32]
  403698:	str	x0, [sp, #56]
  40369c:	str	w1, [sp, #52]
  4036a0:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4036a4:	add	x0, x0, #0x29c
  4036a8:	ldr	w0, [x0]
  4036ac:	ldr	w1, [sp, #52]
  4036b0:	cmp	w1, w0
  4036b4:	b.ne	4036c0 <feof@plt+0x17f0>  // b.any
  4036b8:	mov	w0, #0x0                   	// #0
  4036bc:	b	40387c <feof@plt+0x19ac>
  4036c0:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4036c4:	add	x0, x0, #0x29c
  4036c8:	ldr	w0, [x0]
  4036cc:	cmp	w0, #0x0
  4036d0:	b.le	4036f4 <feof@plt+0x1824>
  4036d4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4036d8:	add	x0, x0, #0xfc8
  4036dc:	ldr	x0, [x0]
  4036e0:	bl	401be0 <unlink@plt>
  4036e4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4036e8:	add	x0, x0, #0xfb8
  4036ec:	ldr	x0, [x0]
  4036f0:	bl	401be0 <unlink@plt>
  4036f4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4036f8:	add	x0, x0, #0x0
  4036fc:	ldr	w0, [x0]
  403700:	cmp	w0, #0x0
  403704:	b.eq	403738 <feof@plt+0x1868>  // b.none
  403708:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40370c:	add	x0, x0, #0xf98
  403710:	ldr	x3, [x0]
  403714:	ldr	w2, [sp, #52]
  403718:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40371c:	add	x1, x0, #0x5a8
  403720:	mov	x0, x3
  403724:	bl	401aa0 <fprintf@plt>
  403728:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40372c:	add	x0, x0, #0xf98
  403730:	ldr	x0, [x0]
  403734:	bl	401cd0 <fflush@plt>
  403738:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40373c:	add	x0, x0, #0xfb0
  403740:	ldr	x1, [x0]
  403744:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403748:	add	x0, x0, #0xfb8
  40374c:	ldr	x0, [x0]
  403750:	mov	x3, x0
  403754:	mov	x2, x1
  403758:	ldr	w1, [sp, #52]
  40375c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403760:	add	x0, x0, #0x5b0
  403764:	bl	402520 <feof@plt+0x650>
  403768:	str	x0, [sp, #72]
  40376c:	ldr	x0, [sp, #72]
  403770:	cmp	x0, #0x0
  403774:	b.ne	403784 <feof@plt+0x18b4>  // b.any
  403778:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40377c:	add	x0, x0, #0x440
  403780:	bl	4020a8 <feof@plt+0x1d8>
  403784:	mov	w1, #0x1                   	// #1
  403788:	ldr	x0, [sp, #72]
  40378c:	bl	4023cc <feof@plt+0x4fc>
  403790:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  403794:	add	x0, x0, #0x18
  403798:	ldr	x19, [x0]
  40379c:	ldr	w1, [sp, #52]
  4037a0:	ldr	x0, [sp, #56]
  4037a4:	bl	4038ec <feof@plt+0x1a1c>
  4037a8:	mov	w1, w0
  4037ac:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4037b0:	add	x0, x0, #0x290
  4037b4:	ldr	w0, [x0]
  4037b8:	mul	w1, w1, w0
  4037bc:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4037c0:	add	x0, x0, #0x280
  4037c4:	ldr	w0, [x0]
  4037c8:	sdiv	w1, w1, w0
  4037cc:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4037d0:	add	x0, x0, #0x288
  4037d4:	ldr	x2, [x0]
  4037d8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4037dc:	add	x0, x0, #0x290
  4037e0:	ldr	w3, [x0]
  4037e4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4037e8:	add	x0, x0, #0xff8
  4037ec:	ldr	x4, [x0]
  4037f0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4037f4:	add	x0, x0, #0xfc8
  4037f8:	ldr	x5, [x0]
  4037fc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403800:	add	x0, x0, #0xfb8
  403804:	ldr	x0, [x0]
  403808:	str	x0, [sp]
  40380c:	mov	x7, x5
  403810:	mov	x6, x4
  403814:	mov	w5, w3
  403818:	mov	x4, x2
  40381c:	mov	w3, w1
  403820:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403824:	add	x2, x0, #0x430
  403828:	mov	x1, x19
  40382c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403830:	add	x0, x0, #0x5c8
  403834:	bl	402520 <feof@plt+0x650>
  403838:	str	x0, [sp, #72]
  40383c:	ldr	x0, [sp, #72]
  403840:	cmp	x0, #0x0
  403844:	b.ne	403854 <feof@plt+0x1984>  // b.any
  403848:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40384c:	add	x0, x0, #0x440
  403850:	bl	4020a8 <feof@plt+0x1d8>
  403854:	mov	w1, #0x1                   	// #1
  403858:	ldr	x0, [sp, #72]
  40385c:	bl	4023cc <feof@plt+0x4fc>
  403860:	ldr	x0, [sp, #72]
  403864:	bl	401b20 <free@plt>
  403868:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40386c:	add	x0, x0, #0x29c
  403870:	ldr	w1, [sp, #52]
  403874:	str	w1, [x0]
  403878:	mov	w0, #0x0                   	// #0
  40387c:	ldr	x19, [sp, #32]
  403880:	ldp	x29, x30, [sp, #16]
  403884:	add	sp, sp, #0x50
  403888:	ret
  40388c:	sub	sp, sp, #0x10
  403890:	str	w0, [sp, #12]
  403894:	str	w1, [sp, #8]
  403898:	ldr	w1, [sp, #12]
  40389c:	ldr	w0, [sp, #8]
  4038a0:	cmp	w1, w0
  4038a4:	b.ge	4038b0 <feof@plt+0x19e0>  // b.tcont
  4038a8:	ldr	w0, [sp, #12]
  4038ac:	b	4038b4 <feof@plt+0x19e4>
  4038b0:	ldr	w0, [sp, #8]
  4038b4:	add	sp, sp, #0x10
  4038b8:	ret
  4038bc:	sub	sp, sp, #0x10
  4038c0:	str	w0, [sp, #12]
  4038c4:	str	w1, [sp, #8]
  4038c8:	ldr	w1, [sp, #12]
  4038cc:	ldr	w0, [sp, #8]
  4038d0:	cmp	w1, w0
  4038d4:	b.le	4038e0 <feof@plt+0x1a10>
  4038d8:	ldr	w0, [sp, #12]
  4038dc:	b	4038e4 <feof@plt+0x1a14>
  4038e0:	ldr	w0, [sp, #8]
  4038e4:	add	sp, sp, #0x10
  4038e8:	ret
  4038ec:	stp	x29, x30, [sp, #-48]!
  4038f0:	mov	x29, sp
  4038f4:	str	x0, [sp, #24]
  4038f8:	str	w1, [sp, #20]
  4038fc:	ldr	x0, [sp, #24]
  403900:	ldr	x0, [x0]
  403904:	str	x0, [sp, #40]
  403908:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40390c:	add	x0, x0, #0x280
  403910:	ldr	w1, [x0]
  403914:	mov	w0, w1
  403918:	lsl	w0, w0, #3
  40391c:	sub	w0, w0, w1
  403920:	str	w0, [sp, #36]
  403924:	ldr	x0, [sp, #40]
  403928:	cmp	x0, #0x0
  40392c:	b.eq	403968 <feof@plt+0x1a98>  // b.none
  403930:	ldr	x0, [sp, #40]
  403934:	ldr	w0, [x0, #40]
  403938:	ldr	w1, [sp, #20]
  40393c:	cmp	w1, w0
  403940:	b.ne	403958 <feof@plt+0x1a88>  // b.any
  403944:	ldr	x0, [sp, #40]
  403948:	ldr	w0, [x0, #16]
  40394c:	ldr	w1, [sp, #36]
  403950:	bl	4038bc <feof@plt+0x19ec>
  403954:	str	w0, [sp, #36]
  403958:	ldr	x0, [sp, #40]
  40395c:	ldr	x0, [x0]
  403960:	str	x0, [sp, #40]
  403964:	b	403924 <feof@plt+0x1a54>
  403968:	ldr	w0, [sp, #36]
  40396c:	ldp	x29, x30, [sp], #48
  403970:	ret
  403974:	sub	sp, sp, #0x60
  403978:	stp	x29, x30, [sp, #16]
  40397c:	add	x29, sp, #0x10
  403980:	str	x19, [sp, #32]
  403984:	str	x0, [sp, #56]
  403988:	str	x1, [sp, #48]
  40398c:	ldr	x0, [sp, #48]
  403990:	ldr	w0, [x0, #8]
  403994:	cmn	w0, #0x1
  403998:	b.eq	403c40 <feof@plt+0x1d70>  // b.none
  40399c:	ldr	x0, [sp, #48]
  4039a0:	ldr	w2, [x0, #8]
  4039a4:	ldr	x0, [sp, #48]
  4039a8:	ldr	w0, [x0, #16]
  4039ac:	mov	w1, w0
  4039b0:	mov	w0, w2
  4039b4:	bl	40388c <feof@plt+0x19bc>
  4039b8:	mov	w1, w0
  4039bc:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4039c0:	add	x0, x0, #0x290
  4039c4:	ldr	w0, [x0]
  4039c8:	mul	w1, w1, w0
  4039cc:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4039d0:	add	x0, x0, #0x280
  4039d4:	ldr	w0, [x0]
  4039d8:	sdiv	w0, w1, w0
  4039dc:	mov	w1, #0x0                   	// #0
  4039e0:	bl	4038bc <feof@plt+0x19ec>
  4039e4:	str	w0, [sp, #92]
  4039e8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4039ec:	add	x0, x0, #0x290
  4039f0:	ldr	w1, [x0]
  4039f4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4039f8:	add	x0, x0, #0xfd0
  4039fc:	ldr	w0, [x0]
  403a00:	mul	w0, w1, w0
  403a04:	mov	w1, #0x8e39                	// #36409
  403a08:	movk	w1, #0x38e3, lsl #16
  403a0c:	smull	x1, w0, w1
  403a10:	lsr	x1, x1, #32
  403a14:	asr	w1, w1, #4
  403a18:	asr	w0, w0, #31
  403a1c:	sub	w19, w1, w0
  403a20:	ldr	x0, [sp, #48]
  403a24:	ldr	w2, [x0, #12]
  403a28:	ldr	x0, [sp, #48]
  403a2c:	ldr	w0, [x0, #20]
  403a30:	mov	w1, w0
  403a34:	mov	w0, w2
  403a38:	bl	40388c <feof@plt+0x19bc>
  403a3c:	mov	w1, w0
  403a40:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  403a44:	add	x0, x0, #0x290
  403a48:	ldr	w0, [x0]
  403a4c:	mul	w1, w1, w0
  403a50:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  403a54:	add	x0, x0, #0x280
  403a58:	ldr	w0, [x0]
  403a5c:	sdiv	w0, w1, w0
  403a60:	add	w0, w19, w0
  403a64:	mov	w1, #0x0                   	// #0
  403a68:	bl	4038bc <feof@plt+0x19ec>
  403a6c:	str	w0, [sp, #88]
  403a70:	ldr	x0, [sp, #48]
  403a74:	ldr	w2, [x0, #8]
  403a78:	ldr	x0, [sp, #48]
  403a7c:	ldr	w0, [x0, #16]
  403a80:	mov	w1, w0
  403a84:	mov	w0, w2
  403a88:	bl	4038bc <feof@plt+0x19ec>
  403a8c:	mov	w1, w0
  403a90:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  403a94:	add	x0, x0, #0x290
  403a98:	ldr	w0, [x0]
  403a9c:	mul	w1, w1, w0
  403aa0:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  403aa4:	add	x0, x0, #0x280
  403aa8:	ldr	w0, [x0]
  403aac:	sdiv	w0, w1, w0
  403ab0:	str	w0, [sp, #84]
  403ab4:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  403ab8:	add	x0, x0, #0x290
  403abc:	ldr	w1, [x0]
  403ac0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ac4:	add	x0, x0, #0xfd0
  403ac8:	ldr	w0, [x0]
  403acc:	mul	w0, w1, w0
  403ad0:	mov	w1, #0x8e39                	// #36409
  403ad4:	movk	w1, #0x38e3, lsl #16
  403ad8:	smull	x1, w0, w1
  403adc:	lsr	x1, x1, #32
  403ae0:	asr	w1, w1, #4
  403ae4:	asr	w0, w0, #31
  403ae8:	sub	w19, w1, w0
  403aec:	ldr	x0, [sp, #48]
  403af0:	ldr	w2, [x0, #12]
  403af4:	ldr	x0, [sp, #48]
  403af8:	ldr	w0, [x0, #20]
  403afc:	mov	w1, w0
  403b00:	mov	w0, w2
  403b04:	bl	4038bc <feof@plt+0x19ec>
  403b08:	mov	w1, w0
  403b0c:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  403b10:	add	x0, x0, #0x290
  403b14:	ldr	w0, [x0]
  403b18:	mul	w1, w1, w0
  403b1c:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  403b20:	add	x0, x0, #0x280
  403b24:	ldr	w0, [x0]
  403b28:	sdiv	w0, w1, w0
  403b2c:	add	w0, w19, w0
  403b30:	add	w0, w0, #0x1
  403b34:	str	w0, [sp, #80]
  403b38:	ldr	x0, [sp, #48]
  403b3c:	ldr	w0, [x0, #40]
  403b40:	mov	w1, w0
  403b44:	ldr	x0, [sp, #56]
  403b48:	bl	403688 <feof@plt+0x17b8>
  403b4c:	cmp	w0, #0x0
  403b50:	cset	w0, eq  // eq = none
  403b54:	and	w0, w0, #0xff
  403b58:	cmp	w0, #0x0
  403b5c:	b.eq	403c08 <feof@plt+0x1d38>  // b.none
  403b60:	ldr	w1, [sp, #84]
  403b64:	ldr	w0, [sp, #92]
  403b68:	sub	w0, w1, w0
  403b6c:	add	w2, w0, #0x1
  403b70:	ldr	w1, [sp, #80]
  403b74:	ldr	w0, [sp, #88]
  403b78:	sub	w0, w1, w0
  403b7c:	add	w1, w0, #0x1
  403b80:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b84:	add	x0, x0, #0xfc8
  403b88:	ldr	x3, [x0]
  403b8c:	ldr	x0, [sp, #48]
  403b90:	ldr	x0, [x0, #24]
  403b94:	str	x0, [sp, #8]
  403b98:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403b9c:	add	x0, x0, #0x6a8
  403ba0:	str	x0, [sp]
  403ba4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403ba8:	add	x7, x0, #0x430
  403bac:	mov	x6, x3
  403bb0:	mov	w5, w1
  403bb4:	mov	w4, w2
  403bb8:	ldr	w3, [sp, #88]
  403bbc:	ldr	w2, [sp, #92]
  403bc0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403bc4:	add	x1, x0, #0x430
  403bc8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403bcc:	add	x0, x0, #0x660
  403bd0:	bl	402520 <feof@plt+0x650>
  403bd4:	str	x0, [sp, #72]
  403bd8:	ldr	x0, [sp, #72]
  403bdc:	cmp	x0, #0x0
  403be0:	b.ne	403bf0 <feof@plt+0x1d20>  // b.any
  403be4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403be8:	add	x0, x0, #0x440
  403bec:	bl	4020a8 <feof@plt+0x1d8>
  403bf0:	mov	w1, #0x0                   	// #0
  403bf4:	ldr	x0, [sp, #72]
  403bf8:	bl	4023cc <feof@plt+0x4fc>
  403bfc:	ldr	x0, [sp, #72]
  403c00:	bl	401b20 <free@plt>
  403c04:	b	403c40 <feof@plt+0x1d70>
  403c08:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c0c:	add	x0, x0, #0xf98
  403c10:	ldr	x3, [x0]
  403c14:	ldr	x0, [sp, #48]
  403c18:	ldr	w0, [x0, #40]
  403c1c:	mov	w2, w0
  403c20:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403c24:	add	x1, x0, #0x6d8
  403c28:	mov	x0, x3
  403c2c:	bl	401aa0 <fprintf@plt>
  403c30:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c34:	add	x0, x0, #0xf98
  403c38:	ldr	x0, [x0]
  403c3c:	bl	401cd0 <fflush@plt>
  403c40:	nop
  403c44:	ldr	x19, [sp, #32]
  403c48:	ldp	x29, x30, [sp, #16]
  403c4c:	add	sp, sp, #0x60
  403c50:	ret
  403c54:	sub	sp, sp, #0x70
  403c58:	stp	x29, x30, [sp, #16]
  403c5c:	add	x29, sp, #0x10
  403c60:	str	x19, [sp, #32]
  403c64:	str	x0, [sp, #88]
  403c68:	str	w1, [sp, #84]
  403c6c:	str	w2, [sp, #80]
  403c70:	str	w3, [sp, #76]
  403c74:	str	w4, [sp, #72]
  403c78:	str	w5, [sp, #68]
  403c7c:	str	w6, [sp, #64]
  403c80:	str	w7, [sp, #60]
  403c84:	mov	x0, #0x30                  	// #48
  403c88:	bl	40efe8 <_Znwm@@Base>
  403c8c:	mov	x19, x0
  403c90:	ldr	x0, [sp, #112]
  403c94:	str	x0, [sp]
  403c98:	ldr	w7, [sp, #60]
  403c9c:	ldr	w6, [sp, #64]
  403ca0:	ldr	w5, [sp, #68]
  403ca4:	ldr	w4, [sp, #72]
  403ca8:	ldr	w3, [sp, #76]
  403cac:	ldr	w2, [sp, #80]
  403cb0:	ldr	w1, [sp, #84]
  403cb4:	mov	x0, x19
  403cb8:	bl	40351c <feof@plt+0x164c>
  403cbc:	str	x19, [sp, #104]
  403cc0:	ldr	x0, [sp, #88]
  403cc4:	ldr	x0, [x0]
  403cc8:	cmp	x0, #0x0
  403ccc:	b.ne	403cec <feof@plt+0x1e1c>  // b.any
  403cd0:	ldr	x0, [sp, #88]
  403cd4:	ldr	x1, [sp, #104]
  403cd8:	str	x1, [x0]
  403cdc:	ldr	x0, [sp, #88]
  403ce0:	ldr	x1, [sp, #104]
  403ce4:	str	x1, [x0, #8]
  403ce8:	b	403d08 <feof@plt+0x1e38>
  403cec:	ldr	x0, [sp, #88]
  403cf0:	ldr	x0, [x0, #8]
  403cf4:	ldr	x1, [sp, #104]
  403cf8:	str	x1, [x0]
  403cfc:	ldr	x0, [sp, #88]
  403d00:	ldr	x1, [sp, #104]
  403d04:	str	x1, [x0, #8]
  403d08:	nop
  403d0c:	ldr	x19, [sp, #32]
  403d10:	ldp	x29, x30, [sp, #16]
  403d14:	add	sp, sp, #0x70
  403d18:	ret
  403d1c:	stp	x29, x30, [sp, #-48]!
  403d20:	mov	x29, sp
  403d24:	str	x0, [sp, #24]
  403d28:	ldr	x0, [sp, #24]
  403d2c:	ldr	x0, [x0]
  403d30:	str	x0, [sp, #40]
  403d34:	ldr	x0, [sp, #40]
  403d38:	cmp	x0, #0x0
  403d3c:	b.eq	403d5c <feof@plt+0x1e8c>  // b.none
  403d40:	ldr	x1, [sp, #40]
  403d44:	ldr	x0, [sp, #24]
  403d48:	bl	403974 <feof@plt+0x1aa4>
  403d4c:	ldr	x0, [sp, #40]
  403d50:	ldr	x0, [x0]
  403d54:	str	x0, [sp, #40]
  403d58:	b	403d34 <feof@plt+0x1e64>
  403d5c:	nop
  403d60:	ldp	x29, x30, [sp], #48
  403d64:	ret
  403d68:	sub	sp, sp, #0x70
  403d6c:	stp	x29, x30, [sp, #16]
  403d70:	add	x29, sp, #0x10
  403d74:	stp	x19, x20, [sp, #32]
  403d78:	str	x0, [sp, #56]
  403d7c:	mov	x0, #0x28                  	// #40
  403d80:	bl	40efe8 <_Znwm@@Base>
  403d84:	mov	x19, x0
  403d88:	ldr	x1, [sp, #56]
  403d8c:	mov	x0, x19
  403d90:	bl	4055a8 <feof@plt+0x36d8>
  403d94:	str	x19, [sp, #104]
  403d98:	ldr	x0, [sp, #104]
  403d9c:	bl	405728 <feof@plt+0x3858>
  403da0:	and	w0, w0, #0xff
  403da4:	mov	w1, w0
  403da8:	ldr	x0, [sp, #104]
  403dac:	bl	4057f8 <feof@plt+0x3928>
  403db0:	and	w0, w0, #0xff
  403db4:	cmp	w0, #0xff
  403db8:	cset	w0, ne  // ne = any
  403dbc:	and	w0, w0, #0xff
  403dc0:	cmp	w0, #0x0
  403dc4:	b.eq	403f50 <feof@plt+0x2080>  // b.none
  403dc8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403dcc:	add	x1, x0, #0x700
  403dd0:	ldr	x0, [sp, #104]
  403dd4:	bl	405a18 <feof@plt+0x3b48>
  403dd8:	cmp	w0, #0x0
  403ddc:	cset	w0, ne  // ne = any
  403de0:	and	w0, w0, #0xff
  403de4:	cmp	w0, #0x0
  403de8:	b.eq	403f24 <feof@plt+0x2054>  // b.none
  403dec:	ldr	x0, [sp, #104]
  403df0:	bl	405c54 <feof@plt+0x3d84>
  403df4:	str	w0, [sp, #100]
  403df8:	ldr	x0, [sp, #104]
  403dfc:	bl	405c54 <feof@plt+0x3d84>
  403e00:	str	w0, [sp, #96]
  403e04:	ldr	x0, [sp, #104]
  403e08:	bl	405c54 <feof@plt+0x3d84>
  403e0c:	str	w0, [sp, #92]
  403e10:	ldr	x0, [sp, #104]
  403e14:	bl	405c54 <feof@plt+0x3d84>
  403e18:	str	w0, [sp, #88]
  403e1c:	ldr	x0, [sp, #104]
  403e20:	bl	405c54 <feof@plt+0x3d84>
  403e24:	str	w0, [sp, #84]
  403e28:	ldr	x0, [sp, #104]
  403e2c:	bl	405c54 <feof@plt+0x3d84>
  403e30:	str	w0, [sp, #80]
  403e34:	ldr	x0, [sp, #104]
  403e38:	bl	405ed4 <feof@plt+0x4004>
  403e3c:	str	x0, [sp, #72]
  403e40:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  403e44:	add	x0, x0, #0x280
  403e48:	ldr	w0, [x0]
  403e4c:	str	w0, [sp, #68]
  403e50:	ldr	x0, [sp, #72]
  403e54:	str	x0, [sp]
  403e58:	ldr	w7, [sp, #80]
  403e5c:	ldr	w6, [sp, #68]
  403e60:	ldr	w5, [sp, #100]
  403e64:	ldr	w4, [sp, #84]
  403e68:	ldr	w3, [sp, #88]
  403e6c:	ldr	w2, [sp, #92]
  403e70:	ldr	w1, [sp, #96]
  403e74:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  403e78:	add	x0, x0, #0x30
  403e7c:	bl	403c54 <feof@plt+0x1d84>
  403e80:	ldr	x0, [sp, #104]
  403e84:	bl	405728 <feof@plt+0x3858>
  403e88:	and	w0, w0, #0xff
  403e8c:	mov	w1, w0
  403e90:	ldr	x0, [sp, #104]
  403e94:	bl	4057f8 <feof@plt+0x3928>
  403e98:	and	w0, w0, #0xff
  403e9c:	cmp	w0, #0xa
  403ea0:	b.eq	403ed0 <feof@plt+0x2000>  // b.none
  403ea4:	ldr	x0, [sp, #104]
  403ea8:	bl	405728 <feof@plt+0x3858>
  403eac:	and	w0, w0, #0xff
  403eb0:	mov	w1, w0
  403eb4:	ldr	x0, [sp, #104]
  403eb8:	bl	4057f8 <feof@plt+0x3928>
  403ebc:	and	w0, w0, #0xff
  403ec0:	cmp	w0, #0xff
  403ec4:	b.eq	403ed0 <feof@plt+0x2000>  // b.none
  403ec8:	mov	w0, #0x1                   	// #1
  403ecc:	b	403ed4 <feof@plt+0x2004>
  403ed0:	mov	w0, #0x0                   	// #0
  403ed4:	cmp	w0, #0x0
  403ed8:	b.eq	403ee8 <feof@plt+0x2018>  // b.none
  403edc:	ldr	x0, [sp, #104]
  403ee0:	bl	405728 <feof@plt+0x3858>
  403ee4:	b	403e80 <feof@plt+0x1fb0>
  403ee8:	ldr	x0, [sp, #104]
  403eec:	bl	405728 <feof@plt+0x3858>
  403ef0:	and	w0, w0, #0xff
  403ef4:	mov	w1, w0
  403ef8:	ldr	x0, [sp, #104]
  403efc:	bl	4057f8 <feof@plt+0x3928>
  403f00:	and	w0, w0, #0xff
  403f04:	cmp	w0, #0xa
  403f08:	cset	w0, eq  // eq = none
  403f0c:	and	w0, w0, #0xff
  403f10:	cmp	w0, #0x0
  403f14:	b.eq	403d98 <feof@plt+0x1ec8>  // b.none
  403f18:	ldr	x0, [sp, #104]
  403f1c:	bl	405728 <feof@plt+0x3858>
  403f20:	b	403d98 <feof@plt+0x1ec8>
  403f24:	ldr	x0, [sp, #104]
  403f28:	bl	405728 <feof@plt+0x3858>
  403f2c:	and	w0, w0, #0xff
  403f30:	mov	w2, w0
  403f34:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f38:	add	x0, x0, #0xf98
  403f3c:	ldr	x0, [x0]
  403f40:	mov	x1, x0
  403f44:	mov	w0, w2
  403f48:	bl	401ca0 <fputc@plt>
  403f4c:	b	403d98 <feof@plt+0x1ec8>
  403f50:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  403f54:	add	x0, x0, #0x30
  403f58:	bl	403d1c <feof@plt+0x1e4c>
  403f5c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  403f60:	add	x0, x0, #0x0
  403f64:	ldr	w0, [x0]
  403f68:	cmp	w0, #0x0
  403f6c:	b.eq	403fa4 <feof@plt+0x20d4>  // b.none
  403f70:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f74:	add	x0, x0, #0xf98
  403f78:	ldr	x0, [x0]
  403f7c:	mov	x3, x0
  403f80:	mov	x2, #0x5                   	// #5
  403f84:	mov	x1, #0x1                   	// #1
  403f88:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  403f8c:	add	x0, x0, #0x718
  403f90:	bl	401e70 <fwrite@plt>
  403f94:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f98:	add	x0, x0, #0xf98
  403f9c:	ldr	x0, [x0]
  403fa0:	bl	401cd0 <fflush@plt>
  403fa4:	ldr	x19, [sp, #104]
  403fa8:	cmp	x19, #0x0
  403fac:	b.eq	403fe0 <feof@plt+0x2110>  // b.none
  403fb0:	mov	x0, x19
  403fb4:	bl	4056a4 <feof@plt+0x37d4>
  403fb8:	mov	x1, #0x28                  	// #40
  403fbc:	mov	x0, x19
  403fc0:	bl	40f0a4 <_ZdlPvm@@Base>
  403fc4:	b	403fe0 <feof@plt+0x2110>
  403fc8:	mov	x20, x0
  403fcc:	mov	x1, #0x28                  	// #40
  403fd0:	mov	x0, x19
  403fd4:	bl	40f0a4 <_ZdlPvm@@Base>
  403fd8:	mov	x0, x20
  403fdc:	bl	401e80 <_Unwind_Resume@plt>
  403fe0:	nop
  403fe4:	ldp	x19, x20, [sp, #32]
  403fe8:	ldp	x29, x30, [sp, #16]
  403fec:	add	sp, sp, #0x70
  403ff0:	ret
  403ff4:	stp	x29, x30, [sp, #-32]!
  403ff8:	mov	x29, sp
  403ffc:	str	w0, [sp, #28]
  404000:	str	w1, [sp, #24]
  404004:	ldr	w1, [sp, #28]
  404008:	ldr	w0, [sp, #24]
  40400c:	cmp	w1, w0
  404010:	b.eq	4040b0 <feof@plt+0x21e0>  // b.none
  404014:	ldr	w1, [sp, #28]
  404018:	ldr	w0, [sp, #24]
  40401c:	bl	401a70 <dup2@plt>
  404020:	lsr	w0, w0, #31
  404024:	and	w0, w0, #0xff
  404028:	cmp	w0, #0x0
  40402c:	b.eq	40408c <feof@plt+0x21bc>  // b.none
  404030:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404034:	add	x0, x0, #0xf98
  404038:	ldr	x4, [x0]
  40403c:	ldr	w3, [sp, #24]
  404040:	ldr	w2, [sp, #28]
  404044:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404048:	add	x1, x0, #0x720
  40404c:	mov	x0, x4
  404050:	bl	401aa0 <fprintf@plt>
  404054:	ldr	w0, [sp, #24]
  404058:	cmp	w0, #0x1
  40405c:	b.ne	404080 <feof@plt+0x21b0>  // b.any
  404060:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404064:	add	x0, x0, #0xf98
  404068:	ldr	x3, [x0]
  40406c:	ldr	w2, [sp, #28]
  404070:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404074:	add	x1, x0, #0x748
  404078:	mov	x0, x3
  40407c:	bl	401aa0 <fprintf@plt>
  404080:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404084:	add	x0, x0, #0x778
  404088:	bl	4020a8 <feof@plt+0x1d8>
  40408c:	ldr	w0, [sp, #24]
  404090:	bl	401da0 <close@plt>
  404094:	lsr	w0, w0, #31
  404098:	and	w0, w0, #0xff
  40409c:	cmp	w0, #0x0
  4040a0:	b.eq	4040b0 <feof@plt+0x21e0>  // b.none
  4040a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4040a8:	add	x0, x0, #0x780
  4040ac:	bl	4020a8 <feof@plt+0x1d8>
  4040b0:	nop
  4040b4:	ldp	x29, x30, [sp], #32
  4040b8:	ret
  4040bc:	stp	x29, x30, [sp, #-48]!
  4040c0:	mov	x29, sp
  4040c4:	str	w0, [sp, #28]
  4040c8:	str	w1, [sp, #24]
  4040cc:	ldr	w1, [sp, #28]
  4040d0:	ldr	w0, [sp, #24]
  4040d4:	cmp	w1, w0
  4040d8:	b.ne	4040e4 <feof@plt+0x2214>  // b.any
  4040dc:	ldr	w0, [sp, #28]
  4040e0:	b	404138 <feof@plt+0x2268>
  4040e4:	ldr	w0, [sp, #28]
  4040e8:	bl	401d20 <dup@plt>
  4040ec:	str	w0, [sp, #44]
  4040f0:	ldr	w0, [sp, #44]
  4040f4:	cmp	w0, #0x0
  4040f8:	b.ge	404128 <feof@plt+0x2258>  // b.tcont
  4040fc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404100:	add	x0, x0, #0xf98
  404104:	ldr	x3, [x0]
  404108:	ldr	w2, [sp, #28]
  40410c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404110:	add	x1, x0, #0x788
  404114:	mov	x0, x3
  404118:	bl	401aa0 <fprintf@plt>
  40411c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404120:	add	x0, x0, #0x7b0
  404124:	bl	4020a8 <feof@plt+0x1d8>
  404128:	ldr	w1, [sp, #24]
  40412c:	ldr	w0, [sp, #28]
  404130:	bl	403ff4 <feof@plt+0x2124>
  404134:	ldr	w0, [sp, #44]
  404138:	ldp	x29, x30, [sp], #48
  40413c:	ret
  404140:	stp	x29, x30, [sp, #-48]!
  404144:	mov	x29, sp
  404148:	str	w0, [sp, #28]
  40414c:	str	x1, [sp, #16]
  404150:	str	w2, [sp, #24]
  404154:	str	wzr, [sp, #44]
  404158:	ldr	w0, [sp, #24]
  40415c:	cmp	w0, #0x0
  404160:	b.eq	404224 <feof@plt+0x2354>  // b.none
  404164:	ldr	w1, [sp, #44]
  404168:	ldr	w0, [sp, #28]
  40416c:	cmp	w1, w0
  404170:	b.ge	4041f8 <feof@plt+0x2328>  // b.tcont
  404174:	ldrsw	x0, [sp, #44]
  404178:	lsl	x0, x0, #3
  40417c:	ldr	x1, [sp, #16]
  404180:	add	x0, x1, x0
  404184:	ldr	x2, [x0]
  404188:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40418c:	add	x1, x0, #0x7b8
  404190:	mov	x0, x2
  404194:	bl	401db0 <strcmp@plt>
  404198:	cmp	w0, #0x0
  40419c:	b.eq	4041cc <feof@plt+0x22fc>  // b.none
  4041a0:	ldrsw	x0, [sp, #44]
  4041a4:	lsl	x0, x0, #3
  4041a8:	ldr	x1, [sp, #16]
  4041ac:	add	x0, x1, x0
  4041b0:	ldr	x2, [x0]
  4041b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4041b8:	add	x1, x0, #0x7c0
  4041bc:	mov	x0, x2
  4041c0:	bl	401db0 <strcmp@plt>
  4041c4:	cmp	w0, #0x0
  4041c8:	b.ne	4041e8 <feof@plt+0x2318>  // b.any
  4041cc:	ldrsw	x0, [sp, #44]
  4041d0:	lsl	x0, x0, #3
  4041d4:	ldr	x1, [sp, #16]
  4041d8:	add	x0, x1, x0
  4041dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2f5c>
  4041e0:	add	x1, x1, #0x7c8
  4041e4:	str	x1, [x0]
  4041e8:	ldr	w0, [sp, #44]
  4041ec:	add	w0, w0, #0x1
  4041f0:	str	w0, [sp, #44]
  4041f4:	b	404164 <feof@plt+0x2294>
  4041f8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4041fc:	add	x0, x0, #0xfe8
  404200:	ldr	w0, [x0]
  404204:	sxtw	x0, w0
  404208:	lsl	x0, x0, #3
  40420c:	ldr	x1, [sp, #16]
  404210:	add	x0, x1, x0
  404214:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2f5c>
  404218:	add	x1, x1, #0x7d0
  40421c:	str	x1, [x0]
  404220:	b	4042e8 <feof@plt+0x2418>
  404224:	ldr	w1, [sp, #44]
  404228:	ldr	w0, [sp, #28]
  40422c:	cmp	w1, w0
  404230:	b.ge	4042c0 <feof@plt+0x23f0>  // b.tcont
  404234:	ldrsw	x0, [sp, #44]
  404238:	lsl	x0, x0, #3
  40423c:	ldr	x1, [sp, #16]
  404240:	add	x0, x1, x0
  404244:	ldr	x2, [x0]
  404248:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40424c:	add	x1, x0, #0x7c8
  404250:	mov	x0, x2
  404254:	bl	401db0 <strcmp@plt>
  404258:	cmp	w0, #0x0
  40425c:	b.ne	4042b0 <feof@plt+0x23e0>  // b.any
  404260:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  404264:	add	x0, x0, #0x2a0
  404268:	ldr	w0, [x0]
  40426c:	cmp	w0, #0x0
  404270:	b.ne	404294 <feof@plt+0x23c4>  // b.any
  404274:	ldrsw	x0, [sp, #44]
  404278:	lsl	x0, x0, #3
  40427c:	ldr	x1, [sp, #16]
  404280:	add	x0, x1, x0
  404284:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2f5c>
  404288:	add	x1, x1, #0x7c0
  40428c:	str	x1, [x0]
  404290:	b	4042b0 <feof@plt+0x23e0>
  404294:	ldrsw	x0, [sp, #44]
  404298:	lsl	x0, x0, #3
  40429c:	ldr	x1, [sp, #16]
  4042a0:	add	x0, x1, x0
  4042a4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2f5c>
  4042a8:	add	x1, x1, #0x7b8
  4042ac:	str	x1, [x0]
  4042b0:	ldr	w0, [sp, #44]
  4042b4:	add	w0, w0, #0x1
  4042b8:	str	w0, [sp, #44]
  4042bc:	b	404224 <feof@plt+0x2354>
  4042c0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4042c4:	add	x0, x0, #0xfe8
  4042c8:	ldr	w0, [x0]
  4042cc:	sxtw	x0, w0
  4042d0:	lsl	x0, x0, #3
  4042d4:	ldr	x1, [sp, #16]
  4042d8:	add	x0, x1, x0
  4042dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2f5c>
  4042e0:	add	x1, x1, #0x7d0
  4042e4:	str	x1, [x0]
  4042e8:	nop
  4042ec:	ldp	x29, x30, [sp], #48
  4042f0:	ret
  4042f4:	stp	x29, x30, [sp, #-64]!
  4042f8:	mov	x29, sp
  4042fc:	str	w0, [sp, #44]
  404300:	str	x1, [sp, #32]
  404304:	str	x2, [sp, #24]
  404308:	ldr	w0, [sp, #44]
  40430c:	add	w0, w0, #0x2
  404310:	sxtw	x0, w0
  404314:	lsl	x0, x0, #3
  404318:	bl	401de0 <malloc@plt>
  40431c:	str	x0, [sp, #48]
  404320:	str	wzr, [sp, #60]
  404324:	ldr	x0, [sp, #48]
  404328:	cmp	x0, #0x0
  40432c:	b.ne	40433c <feof@plt+0x246c>  // b.any
  404330:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404334:	add	x0, x0, #0x468
  404338:	bl	4020a8 <feof@plt+0x1d8>
  40433c:	ldr	w0, [sp, #44]
  404340:	cmp	w0, #0x0
  404344:	b.le	40437c <feof@plt+0x24ac>
  404348:	ldrsw	x0, [sp, #60]
  40434c:	lsl	x0, x0, #3
  404350:	ldr	x1, [sp, #32]
  404354:	add	x1, x1, x0
  404358:	ldrsw	x0, [sp, #60]
  40435c:	lsl	x0, x0, #3
  404360:	ldr	x2, [sp, #48]
  404364:	add	x0, x2, x0
  404368:	ldr	x1, [x1]
  40436c:	str	x1, [x0]
  404370:	ldr	w0, [sp, #60]
  404374:	add	w0, w0, #0x1
  404378:	str	w0, [sp, #60]
  40437c:	ldrsw	x0, [sp, #60]
  404380:	lsl	x0, x0, #3
  404384:	ldr	x1, [sp, #48]
  404388:	add	x0, x1, x0
  40438c:	ldr	x1, [sp, #24]
  404390:	str	x1, [x0]
  404394:	ldr	w1, [sp, #60]
  404398:	ldr	w0, [sp, #44]
  40439c:	cmp	w1, w0
  4043a0:	b.ge	4043e0 <feof@plt+0x2510>  // b.tcont
  4043a4:	ldrsw	x0, [sp, #60]
  4043a8:	lsl	x0, x0, #3
  4043ac:	ldr	x1, [sp, #32]
  4043b0:	add	x1, x1, x0
  4043b4:	ldrsw	x0, [sp, #60]
  4043b8:	add	x0, x0, #0x1
  4043bc:	lsl	x0, x0, #3
  4043c0:	ldr	x2, [sp, #48]
  4043c4:	add	x0, x2, x0
  4043c8:	ldr	x1, [x1]
  4043cc:	str	x1, [x0]
  4043d0:	ldr	w0, [sp, #60]
  4043d4:	add	w0, w0, #0x1
  4043d8:	str	w0, [sp, #60]
  4043dc:	b	404394 <feof@plt+0x24c4>
  4043e0:	ldr	w0, [sp, #44]
  4043e4:	add	w0, w0, #0x1
  4043e8:	str	w0, [sp, #44]
  4043ec:	ldrsw	x0, [sp, #44]
  4043f0:	lsl	x0, x0, #3
  4043f4:	ldr	x1, [sp, #48]
  4043f8:	add	x0, x1, x0
  4043fc:	str	xzr, [x0]
  404400:	ldr	x0, [sp, #48]
  404404:	ldp	x29, x30, [sp], #64
  404408:	ret
  40440c:	stp	x29, x30, [sp, #-80]!
  404410:	mov	x29, sp
  404414:	str	x19, [sp, #16]
  404418:	str	w0, [sp, #60]
  40441c:	str	x1, [sp, #48]
  404420:	str	x2, [sp, #40]
  404424:	ldr	w0, [sp, #60]
  404428:	add	w0, w0, #0x2
  40442c:	sxtw	x0, w0
  404430:	lsl	x0, x0, #3
  404434:	bl	401de0 <malloc@plt>
  404438:	str	x0, [sp, #64]
  40443c:	str	wzr, [sp, #76]
  404440:	ldr	x0, [sp, #64]
  404444:	cmp	x0, #0x0
  404448:	b.ne	404458 <feof@plt+0x2588>  // b.any
  40444c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404450:	add	x0, x0, #0x468
  404454:	bl	4020a8 <feof@plt+0x1d8>
  404458:	ldr	w1, [sp, #76]
  40445c:	ldr	w0, [sp, #60]
  404460:	cmp	w1, w0
  404464:	b.ge	4044a0 <feof@plt+0x25d0>  // b.tcont
  404468:	ldrsw	x0, [sp, #76]
  40446c:	lsl	x0, x0, #3
  404470:	ldr	x1, [sp, #48]
  404474:	add	x1, x1, x0
  404478:	ldrsw	x0, [sp, #76]
  40447c:	lsl	x0, x0, #3
  404480:	ldr	x2, [sp, #64]
  404484:	add	x0, x2, x0
  404488:	ldr	x1, [x1]
  40448c:	str	x1, [x0]
  404490:	ldr	w0, [sp, #76]
  404494:	add	w0, w0, #0x1
  404498:	str	w0, [sp, #76]
  40449c:	b	404458 <feof@plt+0x2588>
  4044a0:	ldrsw	x0, [sp, #60]
  4044a4:	lsl	x0, x0, #3
  4044a8:	ldr	x1, [sp, #64]
  4044ac:	add	x19, x1, x0
  4044b0:	ldr	x0, [sp, #40]
  4044b4:	bl	4112bc <_ZdlPvm@@Base+0x2218>
  4044b8:	str	x0, [x19]
  4044bc:	ldr	w0, [sp, #60]
  4044c0:	add	w0, w0, #0x1
  4044c4:	str	w0, [sp, #60]
  4044c8:	ldrsw	x0, [sp, #60]
  4044cc:	lsl	x0, x0, #3
  4044d0:	ldr	x1, [sp, #64]
  4044d4:	add	x0, x1, x0
  4044d8:	str	xzr, [x0]
  4044dc:	ldr	x0, [sp, #64]
  4044e0:	ldr	x19, [sp, #16]
  4044e4:	ldp	x29, x30, [sp], #80
  4044e8:	ret
  4044ec:	stp	x29, x30, [sp, #-48]!
  4044f0:	mov	x29, sp
  4044f4:	str	w0, [sp, #28]
  4044f8:	str	x1, [sp, #16]
  4044fc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404500:	add	x0, x0, #0xf98
  404504:	ldr	x3, [x0]
  404508:	ldr	w2, [sp, #28]
  40450c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404510:	add	x1, x0, #0x7d8
  404514:	mov	x0, x3
  404518:	bl	401aa0 <fprintf@plt>
  40451c:	str	wzr, [sp, #44]
  404520:	ldr	w1, [sp, #44]
  404524:	ldr	w0, [sp, #28]
  404528:	cmp	w1, w0
  40452c:	b.ge	404574 <feof@plt+0x26a4>  // b.tcont
  404530:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404534:	add	x0, x0, #0xf98
  404538:	ldr	x3, [x0]
  40453c:	ldrsw	x0, [sp, #44]
  404540:	lsl	x0, x0, #3
  404544:	ldr	x1, [sp, #16]
  404548:	add	x0, x1, x0
  40454c:	ldr	x0, [x0]
  404550:	mov	x2, x0
  404554:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404558:	add	x1, x0, #0x7e8
  40455c:	mov	x0, x3
  404560:	bl	401aa0 <fprintf@plt>
  404564:	ldr	w0, [sp, #44]
  404568:	add	w0, w0, #0x1
  40456c:	str	w0, [sp, #44]
  404570:	b	404520 <feof@plt+0x2650>
  404574:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404578:	add	x0, x0, #0xf98
  40457c:	ldr	x0, [x0]
  404580:	mov	x1, x0
  404584:	mov	w0, #0xa                   	// #10
  404588:	bl	401ca0 <fputc@plt>
  40458c:	nop
  404590:	ldp	x29, x30, [sp], #48
  404594:	ret
  404598:	sub	sp, sp, #0x10
  40459c:	str	w0, [sp, #12]
  4045a0:	str	x1, [sp]
  4045a4:	nop
  4045a8:	add	sp, sp, #0x10
  4045ac:	ret
  4045b0:	stp	x29, x30, [sp, #-128]!
  4045b4:	mov	x29, sp
  4045b8:	str	x0, [sp, #40]
  4045bc:	str	w1, [sp, #36]
  4045c0:	str	w2, [sp, #32]
  4045c4:	str	x3, [sp, #24]
  4045c8:	ldr	x1, [sp, #24]
  4045cc:	ldr	w0, [sp, #32]
  4045d0:	bl	404598 <feof@plt+0x26c8>
  4045d4:	add	x0, sp, #0x40
  4045d8:	bl	401a60 <pipe@plt>
  4045dc:	lsr	w0, w0, #31
  4045e0:	and	w0, w0, #0xff
  4045e4:	cmp	w0, #0x0
  4045e8:	b.eq	4045f8 <feof@plt+0x2728>  // b.none
  4045ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4045f0:	add	x0, x0, #0x7f0
  4045f4:	bl	4020a8 <feof@plt+0x1d8>
  4045f8:	bl	401d50 <fork@plt>
  4045fc:	str	w0, [sp, #124]
  404600:	ldr	w0, [sp, #124]
  404604:	lsr	w0, w0, #31
  404608:	and	w0, w0, #0xff
  40460c:	cmp	w0, #0x0
  404610:	b.eq	404624 <feof@plt+0x2754>  // b.none
  404614:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404618:	add	x0, x0, #0x7f8
  40461c:	bl	4020a8 <feof@plt+0x1d8>
  404620:	b	4047c4 <feof@plt+0x28f4>
  404624:	ldr	w0, [sp, #124]
  404628:	cmp	w0, #0x0
  40462c:	b.ne	404730 <feof@plt+0x2860>  // b.any
  404630:	ldr	w0, [sp, #64]
  404634:	mov	w1, w0
  404638:	mov	w0, #0x0                   	// #0
  40463c:	bl	403ff4 <feof@plt+0x2124>
  404640:	ldr	w0, [sp, #68]
  404644:	bl	401da0 <close@plt>
  404648:	lsr	w0, w0, #31
  40464c:	and	w0, w0, #0xff
  404650:	cmp	w0, #0x0
  404654:	b.eq	404664 <feof@plt+0x2794>  // b.none
  404658:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40465c:	add	x0, x0, #0x780
  404660:	bl	4020a8 <feof@plt+0x1d8>
  404664:	ldr	w0, [sp, #36]
  404668:	cmp	w0, #0x1
  40466c:	b.ne	4046b0 <feof@plt+0x27e0>  // b.any
  404670:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404674:	add	x0, x0, #0xfb0
  404678:	ldr	x0, [x0]
  40467c:	mov	w1, #0x180                 	// #384
  404680:	bl	401bd0 <creat@plt>
  404684:	mov	w1, w0
  404688:	mov	w0, #0x1                   	// #1
  40468c:	bl	403ff4 <feof@plt+0x2124>
  404690:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404694:	add	x0, x0, #0xfc0
  404698:	ldr	x0, [x0]
  40469c:	mov	w1, #0x180                 	// #384
  4046a0:	bl	401bd0 <creat@plt>
  4046a4:	mov	w1, w0
  4046a8:	mov	w0, #0x2                   	// #2
  4046ac:	bl	403ff4 <feof@plt+0x2124>
  4046b0:	ldr	x0, [sp, #24]
  4046b4:	ldr	x0, [x0]
  4046b8:	ldr	x1, [sp, #24]
  4046bc:	bl	401a40 <execvp@plt>
  4046c0:	ldr	x0, [sp, #24]
  4046c4:	ldr	x1, [x0]
  4046c8:	add	x0, sp, #0x48
  4046cc:	bl	4060ac <feof@plt+0x41dc>
  4046d0:	bl	401d10 <__errno_location@plt>
  4046d4:	ldr	w0, [x0]
  4046d8:	bl	401b80 <strerror@plt>
  4046dc:	mov	x1, x0
  4046e0:	add	x0, sp, #0x58
  4046e4:	bl	4060ac <feof@plt+0x41dc>
  4046e8:	add	x0, sp, #0x68
  4046ec:	mov	x1, #0x0                   	// #0
  4046f0:	bl	4060ac <feof@plt+0x41dc>
  4046f4:	add	x2, sp, #0x68
  4046f8:	add	x1, sp, #0x58
  4046fc:	add	x0, sp, #0x48
  404700:	mov	x3, x2
  404704:	mov	x2, x1
  404708:	mov	x1, x0
  40470c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404710:	add	x0, x0, #0x800
  404714:	bl	406874 <feof@plt+0x49a4>
  404718:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40471c:	add	x0, x0, #0xf98
  404720:	ldr	x0, [x0]
  404724:	bl	401cd0 <fflush@plt>
  404728:	mov	w0, #0x1                   	// #1
  40472c:	bl	401e60 <exit@plt>
  404730:	ldr	w0, [sp, #64]
  404734:	bl	401da0 <close@plt>
  404738:	lsr	w0, w0, #31
  40473c:	and	w0, w0, #0xff
  404740:	cmp	w0, #0x0
  404744:	b.eq	404754 <feof@plt+0x2884>  // b.none
  404748:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40474c:	add	x0, x0, #0x780
  404750:	bl	4020a8 <feof@plt+0x1d8>
  404754:	ldr	w0, [sp, #68]
  404758:	mov	w1, w0
  40475c:	mov	w0, #0x1                   	// #1
  404760:	bl	4040bc <feof@plt+0x21ec>
  404764:	str	w0, [sp, #68]
  404768:	ldr	w0, [sp, #36]
  40476c:	cmp	w0, #0x0
  404770:	cset	w0, eq  // eq = none
  404774:	and	w0, w0, #0xff
  404778:	mov	w1, w0
  40477c:	ldr	x0, [sp, #40]
  404780:	bl	4034c4 <feof@plt+0x15f4>
  404784:	ldr	w0, [sp, #68]
  404788:	mov	w1, w0
  40478c:	mov	w0, #0x1                   	// #1
  404790:	bl	403ff4 <feof@plt+0x2124>
  404794:	add	x0, sp, #0x3c
  404798:	bl	401b50 <wait@plt>
  40479c:	mov	w1, w0
  4047a0:	ldr	w0, [sp, #124]
  4047a4:	cmp	w0, w1
  4047a8:	cset	w0, ne  // ne = any
  4047ac:	and	w0, w0, #0xff
  4047b0:	cmp	w0, #0x0
  4047b4:	b.eq	4047c4 <feof@plt+0x28f4>  // b.none
  4047b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4047bc:	add	x0, x0, #0x818
  4047c0:	bl	4020a8 <feof@plt+0x1d8>
  4047c4:	mov	w0, #0x0                   	// #0
  4047c8:	ldp	x29, x30, [sp], #128
  4047cc:	ret
  4047d0:	stp	x29, x30, [sp, #-80]!
  4047d4:	mov	x29, sp
  4047d8:	str	x19, [sp, #16]
  4047dc:	str	x0, [sp, #56]
  4047e0:	str	w1, [sp, #52]
  4047e4:	str	x2, [sp, #40]
  4047e8:	add	x0, sp, #0x40
  4047ec:	bl	410218 <_ZdlPvm@@Base+0x1174>
  4047f0:	mov	w2, #0x0                   	// #0
  4047f4:	ldr	x1, [sp, #40]
  4047f8:	ldr	w0, [sp, #52]
  4047fc:	bl	404140 <feof@plt+0x2270>
  404800:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404804:	add	x0, x0, #0xfe8
  404808:	ldr	w0, [x0]
  40480c:	sxtw	x0, w0
  404810:	lsl	x0, x0, #3
  404814:	ldr	x1, [sp, #40]
  404818:	add	x0, x1, x0
  40481c:	str	x0, [sp, #40]
  404820:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404824:	add	x0, x0, #0xfe8
  404828:	ldr	w0, [x0]
  40482c:	ldr	w1, [sp, #52]
  404830:	sub	w0, w1, w0
  404834:	str	w0, [sp, #52]
  404838:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40483c:	add	x2, x0, #0x820
  404840:	ldr	x1, [sp, #40]
  404844:	ldr	w0, [sp, #52]
  404848:	bl	4042f4 <feof@plt+0x2424>
  40484c:	str	x0, [sp, #40]
  404850:	ldr	w0, [sp, #52]
  404854:	add	w0, w0, #0x1
  404858:	str	w0, [sp, #52]
  40485c:	add	x2, sp, #0x40
  404860:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404864:	add	x1, x0, #0x828
  404868:	mov	x0, x2
  40486c:	bl	410544 <_ZdlPvm@@Base+0x14a0>
  404870:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404874:	add	x0, x0, #0xfe0
  404878:	ldr	x1, [x0]
  40487c:	add	x0, sp, #0x40
  404880:	bl	41076c <_ZdlPvm@@Base+0x16c8>
  404884:	add	x0, sp, #0x40
  404888:	mov	w1, #0x0                   	// #0
  40488c:	bl	405540 <feof@plt+0x3670>
  404890:	add	x0, sp, #0x40
  404894:	bl	405528 <feof@plt+0x3658>
  404898:	mov	x2, x0
  40489c:	ldr	x1, [sp, #40]
  4048a0:	ldr	w0, [sp, #52]
  4048a4:	bl	40440c <feof@plt+0x253c>
  4048a8:	str	x0, [sp, #40]
  4048ac:	ldr	w0, [sp, #52]
  4048b0:	add	w0, w0, #0x1
  4048b4:	str	w0, [sp, #52]
  4048b8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4048bc:	add	x0, x0, #0x2a0
  4048c0:	ldr	w0, [x0]
  4048c4:	cmp	w0, #0x0
  4048c8:	b.ne	404928 <feof@plt+0x2a58>  // b.any
  4048cc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4048d0:	add	x2, x0, #0x840
  4048d4:	ldr	x1, [sp, #40]
  4048d8:	ldr	w0, [sp, #52]
  4048dc:	bl	40440c <feof@plt+0x253c>
  4048e0:	str	x0, [sp, #40]
  4048e4:	ldr	w0, [sp, #52]
  4048e8:	add	w0, w0, #0x1
  4048ec:	str	w0, [sp, #52]
  4048f0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4048f4:	add	x0, x0, #0x4
  4048f8:	ldr	w0, [x0]
  4048fc:	cmp	w0, #0x0
  404900:	b.eq	404928 <feof@plt+0x2a58>  // b.none
  404904:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404908:	add	x2, x0, #0x850
  40490c:	ldr	x1, [sp, #40]
  404910:	ldr	w0, [sp, #52]
  404914:	bl	40440c <feof@plt+0x253c>
  404918:	str	x0, [sp, #40]
  40491c:	ldr	w0, [sp, #52]
  404920:	add	w0, w0, #0x1
  404924:	str	w0, [sp, #52]
  404928:	ldr	x3, [sp, #40]
  40492c:	ldr	w2, [sp, #52]
  404930:	mov	w1, #0x0                   	// #0
  404934:	ldr	x0, [sp, #56]
  404938:	bl	4045b0 <feof@plt+0x26e0>
  40493c:	mov	w19, w0
  404940:	nop
  404944:	add	x0, sp, #0x40
  404948:	bl	410474 <_ZdlPvm@@Base+0x13d0>
  40494c:	mov	w0, w19
  404950:	b	404968 <feof@plt+0x2a98>
  404954:	mov	x19, x0
  404958:	add	x0, sp, #0x40
  40495c:	bl	410474 <_ZdlPvm@@Base+0x13d0>
  404960:	mov	x0, x19
  404964:	bl	401e80 <_Unwind_Resume@plt>
  404968:	ldr	x19, [sp, #16]
  40496c:	ldp	x29, x30, [sp], #80
  404970:	ret
  404974:	stp	x29, x30, [sp, #-80]!
  404978:	mov	x29, sp
  40497c:	str	x19, [sp, #16]
  404980:	str	x0, [sp, #56]
  404984:	str	w1, [sp, #52]
  404988:	str	x2, [sp, #40]
  40498c:	add	x0, sp, #0x40
  404990:	bl	410218 <_ZdlPvm@@Base+0x1174>
  404994:	mov	w2, #0x1                   	// #1
  404998:	ldr	x1, [sp, #40]
  40499c:	ldr	w0, [sp, #52]
  4049a0:	bl	404140 <feof@plt+0x2270>
  4049a4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4049a8:	add	x0, x0, #0xfe8
  4049ac:	ldr	w0, [x0]
  4049b0:	sxtw	x0, w0
  4049b4:	lsl	x0, x0, #3
  4049b8:	ldr	x1, [sp, #40]
  4049bc:	add	x0, x1, x0
  4049c0:	str	x0, [sp, #40]
  4049c4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4049c8:	add	x0, x0, #0xfe8
  4049cc:	ldr	w0, [x0]
  4049d0:	ldr	w1, [sp, #52]
  4049d4:	sub	w0, w1, w0
  4049d8:	str	w0, [sp, #52]
  4049dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4049e0:	add	x2, x0, #0x858
  4049e4:	ldr	x1, [sp, #40]
  4049e8:	ldr	w0, [sp, #52]
  4049ec:	bl	40440c <feof@plt+0x253c>
  4049f0:	str	x0, [sp, #40]
  4049f4:	ldr	w0, [sp, #52]
  4049f8:	add	w0, w0, #0x1
  4049fc:	str	w0, [sp, #52]
  404a00:	add	x2, sp, #0x40
  404a04:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404a08:	add	x1, x0, #0x828
  404a0c:	mov	x0, x2
  404a10:	bl	410544 <_ZdlPvm@@Base+0x14a0>
  404a14:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a18:	add	x0, x0, #0xfe0
  404a1c:	ldr	x1, [x0]
  404a20:	add	x0, sp, #0x40
  404a24:	bl	41076c <_ZdlPvm@@Base+0x16c8>
  404a28:	add	x0, sp, #0x40
  404a2c:	mov	w1, #0x0                   	// #0
  404a30:	bl	405540 <feof@plt+0x3670>
  404a34:	add	x0, sp, #0x40
  404a38:	bl	405528 <feof@plt+0x3658>
  404a3c:	mov	x2, x0
  404a40:	ldr	x1, [sp, #40]
  404a44:	ldr	w0, [sp, #52]
  404a48:	bl	40440c <feof@plt+0x253c>
  404a4c:	str	x0, [sp, #40]
  404a50:	ldr	w0, [sp, #52]
  404a54:	add	w0, w0, #0x1
  404a58:	str	w0, [sp, #52]
  404a5c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404a60:	add	x2, x0, #0x868
  404a64:	ldr	x1, [sp, #40]
  404a68:	ldr	w0, [sp, #52]
  404a6c:	bl	40440c <feof@plt+0x253c>
  404a70:	str	x0, [sp, #40]
  404a74:	ldr	w0, [sp, #52]
  404a78:	add	w0, w0, #0x1
  404a7c:	str	w0, [sp, #52]
  404a80:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  404a84:	add	x0, x0, #0x2a0
  404a88:	ldr	w0, [x0]
  404a8c:	cmp	w0, #0x0
  404a90:	b.ne	404af0 <feof@plt+0x2c20>  // b.any
  404a94:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  404a98:	add	x0, x0, #0x4
  404a9c:	ldr	w0, [x0]
  404aa0:	cmp	w0, #0x0
  404aa4:	b.eq	404acc <feof@plt+0x2bfc>  // b.none
  404aa8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404aac:	add	x2, x0, #0x840
  404ab0:	ldr	x1, [sp, #40]
  404ab4:	ldr	w0, [sp, #52]
  404ab8:	bl	40440c <feof@plt+0x253c>
  404abc:	str	x0, [sp, #40]
  404ac0:	ldr	w0, [sp, #52]
  404ac4:	add	w0, w0, #0x1
  404ac8:	str	w0, [sp, #52]
  404acc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404ad0:	add	x2, x0, #0x850
  404ad4:	ldr	x1, [sp, #40]
  404ad8:	ldr	w0, [sp, #52]
  404adc:	bl	40440c <feof@plt+0x253c>
  404ae0:	str	x0, [sp, #40]
  404ae4:	ldr	w0, [sp, #52]
  404ae8:	add	w0, w0, #0x1
  404aec:	str	w0, [sp, #52]
  404af0:	ldr	x3, [sp, #40]
  404af4:	ldr	w2, [sp, #52]
  404af8:	mov	w1, #0x1                   	// #1
  404afc:	ldr	x0, [sp, #56]
  404b00:	bl	4045b0 <feof@plt+0x26e0>
  404b04:	mov	w19, w0
  404b08:	nop
  404b0c:	add	x0, sp, #0x40
  404b10:	bl	410474 <_ZdlPvm@@Base+0x13d0>
  404b14:	mov	w0, w19
  404b18:	b	404b30 <feof@plt+0x2c60>
  404b1c:	mov	x19, x0
  404b20:	add	x0, sp, #0x40
  404b24:	bl	410474 <_ZdlPvm@@Base+0x13d0>
  404b28:	mov	x0, x19
  404b2c:	bl	401e80 <_Unwind_Resume@plt>
  404b30:	ldr	x19, [sp, #16]
  404b34:	ldp	x29, x30, [sp], #80
  404b38:	ret
  404b3c:	stp	x29, x30, [sp, #-32]!
  404b40:	mov	x29, sp
  404b44:	str	x0, [sp, #24]
  404b48:	ldr	x3, [sp, #24]
  404b4c:	mov	x2, #0x129                 	// #297
  404b50:	mov	x1, #0x1                   	// #1
  404b54:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404b58:	add	x0, x0, #0x878
  404b5c:	bl	401e70 <fwrite@plt>
  404b60:	nop
  404b64:	ldp	x29, x30, [sp], #32
  404b68:	ret
  404b6c:	stp	x29, x30, [sp, #-64]!
  404b70:	mov	x29, sp
  404b74:	str	w0, [sp, #28]
  404b78:	str	x1, [sp, #16]
  404b7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404b80:	add	x0, x0, #0xa18
  404b84:	bl	401e20 <getenv@plt>
  404b88:	str	x0, [sp, #56]
  404b8c:	ldr	x0, [sp, #56]
  404b90:	cmp	x0, #0x0
  404b94:	b.ne	404ba4 <feof@plt+0x2cd4>  // b.any
  404b98:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404b9c:	add	x0, x0, #0x430
  404ba0:	str	x0, [sp, #56]
  404ba4:	ldr	x0, [sp, #56]
  404ba8:	bl	401a90 <strlen@plt>
  404bac:	add	x0, x0, #0x6
  404bb0:	bl	401a00 <_Znam@plt>
  404bb4:	str	x0, [sp, #40]
  404bb8:	ldr	x1, [sp, #56]
  404bbc:	ldr	x0, [sp, #40]
  404bc0:	bl	401b90 <strcpy@plt>
  404bc4:	ldr	x0, [sp, #40]
  404bc8:	bl	401a90 <strlen@plt>
  404bcc:	mov	x1, x0
  404bd0:	ldr	x0, [sp, #40]
  404bd4:	add	x2, x0, x1
  404bd8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404bdc:	add	x1, x0, #0xa30
  404be0:	mov	x0, x2
  404be4:	ldr	w2, [x1]
  404be8:	str	w2, [x0]
  404bec:	ldrh	w1, [x1, #4]
  404bf0:	strh	w1, [x0, #4]
  404bf4:	mov	x4, #0x0                   	// #0
  404bf8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404bfc:	add	x3, x0, #0x9b8
  404c00:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404c04:	add	x2, x0, #0xa38
  404c08:	ldr	x1, [sp, #16]
  404c0c:	ldr	w0, [sp, #28]
  404c10:	bl	40cce8 <feof@plt+0xae18>
  404c14:	str	w0, [sp, #36]
  404c18:	ldr	w0, [sp, #36]
  404c1c:	cmn	w0, #0x1
  404c20:	cset	w0, ne  // ne = any
  404c24:	and	w0, w0, #0xff
  404c28:	cmp	w0, #0x0
  404c2c:	b.eq	404f28 <feof@plt+0x3058>  // b.none
  404c30:	ldr	w0, [sp, #36]
  404c34:	cmp	w0, #0x79
  404c38:	b.gt	404c70 <feof@plt+0x2da0>
  404c3c:	ldr	w0, [sp, #36]
  404c40:	cmp	w0, #0x3f
  404c44:	b.lt	404f10 <feof@plt+0x3040>  // b.tstop
  404c48:	ldr	w0, [sp, #36]
  404c4c:	sub	w0, w0, #0x3f
  404c50:	cmp	w0, #0x3a
  404c54:	b.hi	404f10 <feof@plt+0x3040>  // b.pmore
  404c58:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2f5c>
  404c5c:	add	x1, x1, #0xafc
  404c60:	ldr	w0, [x1, w0, uxtw #2]
  404c64:	adr	x1, 404c70 <feof@plt+0x2da0>
  404c68:	add	x0, x1, w0, sxtw #2
  404c6c:	br	x0
  404c70:	ldr	w0, [sp, #36]
  404c74:	cmp	w0, #0x100
  404c78:	b.eq	404ee0 <feof@plt+0x3010>  // b.none
  404c7c:	b	404f10 <feof@plt+0x3040>
  404c80:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  404c84:	add	x0, x0, #0x100
  404c88:	ldr	x0, [x0]
  404c8c:	bl	401c00 <atoi@plt>
  404c90:	mov	w1, w0
  404c94:	mov	w0, #0x0                   	// #0
  404c98:	bl	4038bc <feof@plt+0x19ec>
  404c9c:	mov	w1, #0x4                   	// #4
  404ca0:	bl	40388c <feof@plt+0x19bc>
  404ca4:	mov	w1, w0
  404ca8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  404cac:	add	x0, x0, #0x294
  404cb0:	str	w1, [x0]
  404cb4:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  404cb8:	add	x0, x0, #0x294
  404cbc:	ldr	w0, [x0]
  404cc0:	cmp	w0, #0x3
  404cc4:	b.ne	404f18 <feof@plt+0x3048>  // b.any
  404cc8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  404ccc:	add	x3, x0, #0x60
  404cd0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  404cd4:	add	x2, x0, #0x60
  404cd8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  404cdc:	add	x1, x0, #0x60
  404ce0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404ce4:	add	x0, x0, #0xa60
  404ce8:	bl	406874 <feof@plt+0x49a4>
  404cec:	mov	w0, #0x1                   	// #1
  404cf0:	bl	401e60 <exit@plt>
  404cf4:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  404cf8:	add	x0, x0, #0x100
  404cfc:	ldr	x1, [x0]
  404d00:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404d04:	add	x0, x0, #0xff0
  404d08:	str	x1, [x0]
  404d0c:	b	404f24 <feof@plt+0x3054>
  404d10:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  404d14:	add	x0, x0, #0x4
  404d18:	mov	w1, #0x1                   	// #1
  404d1c:	str	w1, [x0]
  404d20:	b	404f24 <feof@plt+0x3054>
  404d24:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  404d28:	add	x0, x0, #0x100
  404d2c:	ldr	x0, [x0]
  404d30:	mov	x1, x0
  404d34:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  404d38:	add	x0, x0, #0x20
  404d3c:	bl	40f8b8 <_ZdlPvm@@Base+0x814>
  404d40:	b	404f24 <feof@plt+0x3054>
  404d44:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  404d48:	add	x0, x0, #0x100
  404d4c:	ldr	x0, [x0]
  404d50:	bl	401c00 <atoi@plt>
  404d54:	mov	w1, w0
  404d58:	mov	w0, #0x0                   	// #0
  404d5c:	bl	4038bc <feof@plt+0x19ec>
  404d60:	mov	w1, #0x4                   	// #4
  404d64:	bl	40388c <feof@plt+0x19bc>
  404d68:	mov	w1, w0
  404d6c:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  404d70:	add	x0, x0, #0x298
  404d74:	str	w1, [x0]
  404d78:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  404d7c:	add	x0, x0, #0x298
  404d80:	ldr	w0, [x0]
  404d84:	cmp	w0, #0x3
  404d88:	b.ne	404f20 <feof@plt+0x3050>  // b.any
  404d8c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  404d90:	add	x3, x0, #0x60
  404d94:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  404d98:	add	x2, x0, #0x60
  404d9c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  404da0:	add	x1, x0, #0x60
  404da4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404da8:	add	x0, x0, #0xa60
  404dac:	bl	406874 <feof@plt+0x49a4>
  404db0:	mov	w0, #0x1                   	// #1
  404db4:	bl	401e60 <exit@plt>
  404db8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  404dbc:	add	x0, x0, #0x100
  404dc0:	ldr	x0, [x0]
  404dc4:	bl	401c00 <atoi@plt>
  404dc8:	mov	w1, w0
  404dcc:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  404dd0:	add	x0, x0, #0x290
  404dd4:	str	w1, [x0]
  404dd8:	b	404f24 <feof@plt+0x3054>
  404ddc:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  404de0:	add	x0, x0, #0x100
  404de4:	ldr	x1, [x0]
  404de8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404dec:	add	x0, x0, #0xfd8
  404df0:	str	x1, [x0]
  404df4:	b	404f24 <feof@plt+0x3054>
  404df8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  404dfc:	add	x0, x0, #0x100
  404e00:	ldr	x0, [x0]
  404e04:	bl	401c00 <atoi@plt>
  404e08:	mov	w1, w0
  404e0c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e10:	add	x0, x0, #0xfd0
  404e14:	str	w1, [x0]
  404e18:	b	404f24 <feof@plt+0x3054>
  404e1c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  404e20:	add	x0, x0, #0x0
  404e24:	mov	w1, #0x1                   	// #1
  404e28:	str	w1, [x0]
  404e2c:	b	404f24 <feof@plt+0x3054>
  404e30:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e34:	add	x0, x0, #0xf80
  404e38:	ldr	x0, [x0]
  404e3c:	mov	x1, x0
  404e40:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404e44:	add	x0, x0, #0xa90
  404e48:	bl	401ec0 <printf@plt>
  404e4c:	mov	w0, #0x0                   	// #0
  404e50:	bl	401e60 <exit@plt>
  404e54:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  404e58:	add	x0, x0, #0x100
  404e5c:	ldr	x2, [x0]
  404e60:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404e64:	add	x1, x0, #0xab8
  404e68:	mov	x0, x2
  404e6c:	bl	401db0 <strcmp@plt>
  404e70:	cmp	w0, #0x0
  404e74:	b.ne	404e88 <feof@plt+0x2fb8>  // b.any
  404e78:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  404e7c:	add	x0, x0, #0x2a0
  404e80:	str	wzr, [x0]
  404e84:	b	404f24 <feof@plt+0x3054>
  404e88:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  404e8c:	add	x0, x0, #0x100
  404e90:	ldr	x2, [x0]
  404e94:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404e98:	add	x1, x0, #0xac0
  404e9c:	mov	x0, x2
  404ea0:	bl	401db0 <strcmp@plt>
  404ea4:	cmp	w0, #0x0
  404ea8:	b.ne	404ec0 <feof@plt+0x2ff0>  // b.any
  404eac:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  404eb0:	add	x0, x0, #0x2a0
  404eb4:	mov	w1, #0x1                   	// #1
  404eb8:	str	w1, [x0]
  404ebc:	b	404f24 <feof@plt+0x3054>
  404ec0:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  404ec4:	add	x0, x0, #0x100
  404ec8:	ldr	x0, [x0]
  404ecc:	mov	x1, x0
  404ed0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404ed4:	add	x0, x0, #0xac8
  404ed8:	bl	401ec0 <printf@plt>
  404edc:	b	404f24 <feof@plt+0x3054>
  404ee0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ee4:	add	x0, x0, #0xf90
  404ee8:	ldr	x0, [x0]
  404eec:	bl	404b3c <feof@plt+0x2c6c>
  404ef0:	mov	w0, #0x0                   	// #0
  404ef4:	bl	401e60 <exit@plt>
  404ef8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404efc:	add	x0, x0, #0xf98
  404f00:	ldr	x0, [x0]
  404f04:	bl	404b3c <feof@plt+0x2c6c>
  404f08:	mov	w0, #0x1                   	// #1
  404f0c:	bl	401e60 <exit@plt>
  404f10:	nop
  404f14:	b	404bf4 <feof@plt+0x2d24>
  404f18:	nop
  404f1c:	b	404bf4 <feof@plt+0x2d24>
  404f20:	nop
  404f24:	b	404bf4 <feof@plt+0x2d24>
  404f28:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  404f2c:	add	x0, x0, #0x364
  404f30:	ldr	w0, [x0]
  404f34:	str	w0, [sp, #52]
  404f38:	ldr	w1, [sp, #52]
  404f3c:	ldr	w0, [sp, #28]
  404f40:	cmp	w1, w0
  404f44:	b.ge	404fb8 <feof@plt+0x30e8>  // b.tcont
  404f48:	ldrsw	x0, [sp, #52]
  404f4c:	lsl	x0, x0, #3
  404f50:	ldr	x1, [sp, #16]
  404f54:	add	x0, x1, x0
  404f58:	ldr	x0, [x0]
  404f5c:	ldr	x1, [sp, #40]
  404f60:	bl	401db0 <strcmp@plt>
  404f64:	cmp	w0, #0x0
  404f68:	b.ne	404f80 <feof@plt+0x30b0>  // b.any
  404f6c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404f70:	add	x0, x0, #0xfe8
  404f74:	ldr	w1, [sp, #52]
  404f78:	str	w1, [x0]
  404f7c:	b	404fa8 <feof@plt+0x30d8>
  404f80:	ldrsw	x0, [sp, #52]
  404f84:	lsl	x0, x0, #3
  404f88:	ldr	x1, [sp, #16]
  404f8c:	add	x0, x1, x0
  404f90:	ldr	x0, [x0]
  404f94:	ldrb	w0, [x0]
  404f98:	cmp	w0, #0x2d
  404f9c:	b.eq	404fa8 <feof@plt+0x30d8>  // b.none
  404fa0:	ldr	w0, [sp, #52]
  404fa4:	b	404fd0 <feof@plt+0x3100>
  404fa8:	ldr	w0, [sp, #52]
  404fac:	add	w0, w0, #0x1
  404fb0:	str	w0, [sp, #52]
  404fb4:	b	404f38 <feof@plt+0x3068>
  404fb8:	ldr	x0, [sp, #40]
  404fbc:	cmp	x0, #0x0
  404fc0:	b.eq	404fcc <feof@plt+0x30fc>  // b.none
  404fc4:	ldr	x0, [sp, #40]
  404fc8:	bl	401d00 <_ZdaPv@plt>
  404fcc:	ldr	w0, [sp, #28]
  404fd0:	ldp	x29, x30, [sp], #64
  404fd4:	ret
  404fd8:	stp	x29, x30, [sp, #-32]!
  404fdc:	mov	x29, sp
  404fe0:	mov	w3, #0x1                   	// #1
  404fe4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404fe8:	add	x2, x0, #0xbe8
  404fec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  404ff0:	add	x1, x0, #0xbf0
  404ff4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ff8:	add	x0, x0, #0xfb8
  404ffc:	bl	411758 <_ZdlPvm@@Base+0x26b4>
  405000:	str	x0, [sp, #24]
  405004:	ldr	x0, [sp, #24]
  405008:	cmp	x0, #0x0
  40500c:	b.ne	405024 <feof@plt+0x3154>  // b.any
  405010:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405014:	add	x0, x0, #0xbf8
  405018:	bl	4020a8 <feof@plt+0x1d8>
  40501c:	mov	w0, #0xffffffff            	// #-1
  405020:	b	405114 <feof@plt+0x3244>
  405024:	ldr	x0, [sp, #24]
  405028:	bl	401ae0 <fclose@plt>
  40502c:	mov	w3, #0x1                   	// #1
  405030:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405034:	add	x2, x0, #0xc08
  405038:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40503c:	add	x1, x0, #0xc10
  405040:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405044:	add	x0, x0, #0xfc8
  405048:	bl	411758 <_ZdlPvm@@Base+0x26b4>
  40504c:	str	x0, [sp, #24]
  405050:	ldr	x0, [sp, #24]
  405054:	cmp	x0, #0x0
  405058:	b.ne	405070 <feof@plt+0x31a0>  // b.any
  40505c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405060:	add	x0, x0, #0xbf8
  405064:	bl	4020a8 <feof@plt+0x1d8>
  405068:	mov	w0, #0xffffffff            	// #-1
  40506c:	b	405114 <feof@plt+0x3244>
  405070:	ldr	x0, [sp, #24]
  405074:	bl	401ae0 <fclose@plt>
  405078:	mov	w3, #0x1                   	// #1
  40507c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405080:	add	x2, x0, #0xbe8
  405084:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405088:	add	x1, x0, #0xbf0
  40508c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405090:	add	x0, x0, #0xfb0
  405094:	bl	411758 <_ZdlPvm@@Base+0x26b4>
  405098:	str	x0, [sp, #24]
  40509c:	ldr	x0, [sp, #24]
  4050a0:	cmp	x0, #0x0
  4050a4:	b.ne	4050bc <feof@plt+0x31ec>  // b.any
  4050a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4050ac:	add	x0, x0, #0xbf8
  4050b0:	bl	4020a8 <feof@plt+0x1d8>
  4050b4:	mov	w0, #0xffffffff            	// #-1
  4050b8:	b	405114 <feof@plt+0x3244>
  4050bc:	ldr	x0, [sp, #24]
  4050c0:	bl	401ae0 <fclose@plt>
  4050c4:	mov	w3, #0x1                   	// #1
  4050c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4050cc:	add	x2, x0, #0xc18
  4050d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4050d4:	add	x1, x0, #0xc20
  4050d8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4050dc:	add	x0, x0, #0xfc0
  4050e0:	bl	411758 <_ZdlPvm@@Base+0x26b4>
  4050e4:	str	x0, [sp, #24]
  4050e8:	ldr	x0, [sp, #24]
  4050ec:	cmp	x0, #0x0
  4050f0:	b.ne	405108 <feof@plt+0x3238>  // b.any
  4050f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4050f8:	add	x0, x0, #0xbf8
  4050fc:	bl	4020a8 <feof@plt+0x1d8>
  405100:	mov	w0, #0xffffffff            	// #-1
  405104:	b	405114 <feof@plt+0x3244>
  405108:	ldr	x0, [sp, #24]
  40510c:	bl	401ae0 <fclose@plt>
  405110:	mov	w0, #0x0                   	// #0
  405114:	ldp	x29, x30, [sp], #32
  405118:	ret
  40511c:	stp	x29, x30, [sp, #-48]!
  405120:	mov	x29, sp
  405124:	str	w0, [sp, #28]
  405128:	str	x1, [sp, #16]
  40512c:	ldr	x0, [sp, #16]
  405130:	ldr	x1, [x0]
  405134:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  405138:	add	x0, x0, #0x5a0
  40513c:	str	x1, [x0]
  405140:	str	wzr, [sp, #40]
  405144:	mov	w0, #0x1                   	// #1
  405148:	str	w0, [sp, #36]
  40514c:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  405150:	add	x0, x0, #0x2b0
  405154:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2f5c>
  405158:	add	x1, x1, #0xc30
  40515c:	str	x1, [x0]
  405160:	bl	40a25c <feof@plt+0x838c>
  405164:	cmp	w0, #0x0
  405168:	cset	w0, eq  // eq = none
  40516c:	and	w0, w0, #0xff
  405170:	cmp	w0, #0x0
  405174:	b.eq	40519c <feof@plt+0x32cc>  // b.none
  405178:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40517c:	add	x3, x0, #0x60
  405180:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  405184:	add	x2, x0, #0x60
  405188:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40518c:	add	x1, x0, #0x60
  405190:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405194:	add	x0, x0, #0xc38
  405198:	bl	4068ec <feof@plt+0x4a1c>
  40519c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4051a0:	add	x0, x0, #0xc8
  4051a4:	ldr	x1, [x0]
  4051a8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4051ac:	add	x0, x0, #0x18
  4051b0:	str	x1, [x0]
  4051b4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4051b8:	add	x0, x0, #0x18
  4051bc:	ldr	x0, [x0]
  4051c0:	cmp	x0, #0x0
  4051c4:	b.eq	4051e0 <feof@plt+0x3310>  // b.none
  4051c8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4051cc:	add	x0, x0, #0x18
  4051d0:	ldr	x0, [x0]
  4051d4:	ldrb	w0, [x0]
  4051d8:	cmp	w0, #0x0
  4051dc:	b.ne	405204 <feof@plt+0x3334>  // b.any
  4051e0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4051e4:	add	x3, x0, #0x60
  4051e8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4051ec:	add	x2, x0, #0x60
  4051f0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4051f4:	add	x1, x0, #0x60
  4051f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4051fc:	add	x0, x0, #0xc60
  405200:	bl	4068ec <feof@plt+0x4a1c>
  405204:	bl	4022dc <feof@plt+0x40c>
  405208:	mov	w1, w0
  40520c:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  405210:	add	x0, x0, #0x280
  405214:	str	w1, [x0]
  405218:	ldr	x1, [sp, #16]
  40521c:	ldr	w0, [sp, #28]
  405220:	bl	404b6c <feof@plt+0x2c9c>
  405224:	str	w0, [sp, #44]
  405228:	bl	402c54 <feof@plt+0xd84>
  40522c:	bl	402d70 <feof@plt+0xea0>
  405230:	bl	40298c <feof@plt+0xabc>
  405234:	ldr	w1, [sp, #44]
  405238:	ldr	w0, [sp, #28]
  40523c:	cmp	w1, w0
  405240:	b.ge	4052ac <feof@plt+0x33dc>  // b.tcont
  405244:	ldrsw	x0, [sp, #44]
  405248:	lsl	x0, x0, #3
  40524c:	ldr	x1, [sp, #16]
  405250:	add	x0, x1, x0
  405254:	ldr	x0, [x0]
  405258:	ldrb	w0, [x0]
  40525c:	cmp	w0, #0x2d
  405260:	b.eq	40529c <feof@plt+0x33cc>  // b.none
  405264:	ldrsw	x0, [sp, #44]
  405268:	lsl	x0, x0, #3
  40526c:	ldr	x1, [sp, #16]
  405270:	add	x0, x1, x0
  405274:	ldr	x0, [x0]
  405278:	bl	40533c <feof@plt+0x346c>
  40527c:	str	w0, [sp, #36]
  405280:	ldr	w0, [sp, #36]
  405284:	cmp	w0, #0x0
  405288:	b.ne	405294 <feof@plt+0x33c4>  // b.any
  40528c:	mov	w0, #0x0                   	// #0
  405290:	b	405334 <feof@plt+0x3464>
  405294:	mov	w0, #0x1                   	// #1
  405298:	str	w0, [sp, #40]
  40529c:	ldr	w0, [sp, #44]
  4052a0:	add	w0, w0, #0x1
  4052a4:	str	w0, [sp, #44]
  4052a8:	b	405234 <feof@plt+0x3364>
  4052ac:	ldr	w0, [sp, #40]
  4052b0:	cmp	w0, #0x0
  4052b4:	b.ne	4052c4 <feof@plt+0x33f4>  // b.any
  4052b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4052bc:	add	x0, x0, #0xca0
  4052c0:	bl	40533c <feof@plt+0x346c>
  4052c4:	bl	404fd8 <feof@plt+0x3108>
  4052c8:	cmp	w0, #0x0
  4052cc:	cset	w0, ne  // ne = any
  4052d0:	and	w0, w0, #0xff
  4052d4:	cmp	w0, #0x0
  4052d8:	b.eq	4052e4 <feof@plt+0x3414>  // b.none
  4052dc:	mov	w0, #0x1                   	// #1
  4052e0:	b	405334 <feof@plt+0x3464>
  4052e4:	ldr	x2, [sp, #16]
  4052e8:	ldr	w1, [sp, #28]
  4052ec:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4052f0:	add	x0, x0, #0x48
  4052f4:	bl	404974 <feof@plt+0x2aa4>
  4052f8:	str	w0, [sp, #36]
  4052fc:	ldr	w0, [sp, #36]
  405300:	cmp	w0, #0x0
  405304:	b.ne	405330 <feof@plt+0x3460>  // b.any
  405308:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40530c:	add	x0, x0, #0xfc0
  405310:	ldr	x0, [x0]
  405314:	bl	403d68 <feof@plt+0x1e98>
  405318:	ldr	x2, [sp, #16]
  40531c:	ldr	w1, [sp, #28]
  405320:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  405324:	add	x0, x0, #0x48
  405328:	bl	4047d0 <feof@plt+0x2900>
  40532c:	str	w0, [sp, #36]
  405330:	ldr	w0, [sp, #36]
  405334:	ldp	x29, x30, [sp], #48
  405338:	ret
  40533c:	stp	x29, x30, [sp, #-80]!
  405340:	mov	x29, sp
  405344:	str	x0, [sp, #24]
  405348:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40534c:	add	x0, x0, #0x70
  405350:	ldr	x1, [sp, #24]
  405354:	str	x1, [x0]
  405358:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40535c:	add	x1, x0, #0xca0
  405360:	ldr	x0, [sp, #24]
  405364:	bl	401db0 <strcmp@plt>
  405368:	cmp	w0, #0x0
  40536c:	b.ne	405384 <feof@plt+0x34b4>  // b.any
  405370:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405374:	add	x0, x0, #0xf88
  405378:	ldr	x0, [x0]
  40537c:	str	x0, [sp, #72]
  405380:	b	4053ec <feof@plt+0x351c>
  405384:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405388:	add	x1, x0, #0x530
  40538c:	ldr	x0, [sp, #24]
  405390:	bl	401d80 <fopen@plt>
  405394:	str	x0, [sp, #72]
  405398:	ldr	x0, [sp, #72]
  40539c:	cmp	x0, #0x0
  4053a0:	b.ne	4053ec <feof@plt+0x351c>  // b.any
  4053a4:	add	x0, sp, #0x28
  4053a8:	ldr	x1, [sp, #24]
  4053ac:	bl	4060ac <feof@plt+0x41dc>
  4053b0:	bl	401d10 <__errno_location@plt>
  4053b4:	ldr	w0, [x0]
  4053b8:	bl	401b80 <strerror@plt>
  4053bc:	mov	x1, x0
  4053c0:	add	x0, sp, #0x38
  4053c4:	bl	4060ac <feof@plt+0x41dc>
  4053c8:	add	x2, sp, #0x38
  4053cc:	add	x1, sp, #0x28
  4053d0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4053d4:	add	x3, x0, #0x60
  4053d8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4053dc:	add	x0, x0, #0xca8
  4053e0:	bl	406874 <feof@plt+0x49a4>
  4053e4:	mov	w0, #0x0                   	// #0
  4053e8:	b	405430 <feof@plt+0x3560>
  4053ec:	ldr	x1, [sp, #72]
  4053f0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4053f4:	add	x0, x0, #0x48
  4053f8:	bl	402784 <feof@plt+0x8b4>
  4053fc:	cmp	w0, #0x0
  405400:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405404:	add	x0, x0, #0xf88
  405408:	ldr	x0, [x0]
  40540c:	ldr	x1, [sp, #72]
  405410:	cmp	x1, x0
  405414:	b.eq	405420 <feof@plt+0x3550>  // b.none
  405418:	ldr	x0, [sp, #72]
  40541c:	bl	401ae0 <fclose@plt>
  405420:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  405424:	add	x0, x0, #0x70
  405428:	str	xzr, [x0]
  40542c:	mov	w0, #0x1                   	// #1
  405430:	ldp	x29, x30, [sp], #80
  405434:	ret
  405438:	stp	x29, x30, [sp, #-32]!
  40543c:	mov	x29, sp
  405440:	str	w0, [sp, #28]
  405444:	str	w1, [sp, #24]
  405448:	ldr	w0, [sp, #28]
  40544c:	cmp	w0, #0x1
  405450:	b.ne	405500 <feof@plt+0x3630>  // b.any
  405454:	ldr	w1, [sp, #24]
  405458:	mov	w0, #0xffff                	// #65535
  40545c:	cmp	w1, w0
  405460:	b.ne	405500 <feof@plt+0x3630>  // b.any
  405464:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405468:	add	x0, x0, #0xfa8
  40546c:	bl	40f30c <_ZdlPvm@@Base+0x268>
  405470:	mov	w4, #0x0                   	// #0
  405474:	mov	w3, #0x0                   	// #0
  405478:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40547c:	add	x2, x0, #0xcc0
  405480:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405484:	add	x1, x0, #0x2f8
  405488:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40548c:	add	x0, x0, #0x20
  405490:	bl	40f630 <_ZdlPvm@@Base+0x58c>
  405494:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  405498:	add	x2, x0, #0x278
  40549c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4054a0:	add	x1, x0, #0x20
  4054a4:	adrp	x0, 40f000 <_Znwm@@Base+0x18>
  4054a8:	add	x0, x0, #0x884
  4054ac:	bl	401cc0 <__cxa_atexit@plt>
  4054b0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4054b4:	add	x0, x0, #0x30
  4054b8:	bl	4035e8 <feof@plt+0x1718>
  4054bc:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4054c0:	add	x2, x0, #0x278
  4054c4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4054c8:	add	x1, x0, #0x30
  4054cc:	adrp	x0, 403000 <feof@plt+0x1130>
  4054d0:	add	x0, x0, #0x614
  4054d4:	bl	401cc0 <__cxa_atexit@plt>
  4054d8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4054dc:	add	x0, x0, #0x48
  4054e0:	bl	402700 <feof@plt+0x830>
  4054e4:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4054e8:	add	x2, x0, #0x278
  4054ec:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4054f0:	add	x1, x0, #0x48
  4054f4:	adrp	x0, 402000 <feof@plt+0x130>
  4054f8:	add	x0, x0, #0x724
  4054fc:	bl	401cc0 <__cxa_atexit@plt>
  405500:	nop
  405504:	ldp	x29, x30, [sp], #32
  405508:	ret
  40550c:	stp	x29, x30, [sp, #-16]!
  405510:	mov	x29, sp
  405514:	mov	w1, #0xffff                	// #65535
  405518:	mov	w0, #0x1                   	// #1
  40551c:	bl	405438 <feof@plt+0x3568>
  405520:	ldp	x29, x30, [sp], #16
  405524:	ret
  405528:	sub	sp, sp, #0x10
  40552c:	str	x0, [sp, #8]
  405530:	ldr	x0, [sp, #8]
  405534:	ldr	x0, [x0]
  405538:	add	sp, sp, #0x10
  40553c:	ret
  405540:	stp	x29, x30, [sp, #-32]!
  405544:	mov	x29, sp
  405548:	str	x0, [sp, #24]
  40554c:	strb	w1, [sp, #23]
  405550:	ldr	x0, [sp, #24]
  405554:	ldr	w1, [x0, #8]
  405558:	ldr	x0, [sp, #24]
  40555c:	ldr	w0, [x0, #12]
  405560:	cmp	w1, w0
  405564:	b.lt	405570 <feof@plt+0x36a0>  // b.tstop
  405568:	ldr	x0, [sp, #24]
  40556c:	bl	410710 <_ZdlPvm@@Base+0x166c>
  405570:	ldr	x0, [sp, #24]
  405574:	ldr	x1, [x0]
  405578:	ldr	x0, [sp, #24]
  40557c:	ldr	w0, [x0, #8]
  405580:	add	w3, w0, #0x1
  405584:	ldr	x2, [sp, #24]
  405588:	str	w3, [x2, #8]
  40558c:	sxtw	x0, w0
  405590:	add	x0, x1, x0
  405594:	ldrb	w1, [sp, #23]
  405598:	strb	w1, [x0]
  40559c:	ldr	x0, [sp, #24]
  4055a0:	ldp	x29, x30, [sp], #32
  4055a4:	ret
  4055a8:	stp	x29, x30, [sp, #-32]!
  4055ac:	mov	x29, sp
  4055b0:	str	x0, [sp, #24]
  4055b4:	str	x1, [sp, #16]
  4055b8:	mov	x0, #0x1000                	// #4096
  4055bc:	bl	401de0 <malloc@plt>
  4055c0:	mov	x1, x0
  4055c4:	ldr	x0, [sp, #24]
  4055c8:	str	x1, [x0]
  4055cc:	ldr	x0, [sp, #24]
  4055d0:	ldr	x0, [x0]
  4055d4:	cmp	x0, #0x0
  4055d8:	b.ne	4055e8 <feof@plt+0x3718>  // b.any
  4055dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4055e0:	add	x0, x0, #0xd10
  4055e4:	bl	4020a8 <feof@plt+0x1d8>
  4055e8:	ldr	x0, [sp, #24]
  4055ec:	str	wzr, [x0, #8]
  4055f0:	ldr	x0, [sp, #24]
  4055f4:	str	wzr, [x0, #12]
  4055f8:	ldr	x0, [sp, #24]
  4055fc:	str	wzr, [x0, #16]
  405600:	ldr	x0, [sp, #24]
  405604:	str	wzr, [x0, #20]
  405608:	ldr	x0, [sp, #24]
  40560c:	mov	w1, #0x1                   	// #1
  405610:	str	w1, [x0, #32]
  405614:	ldr	x0, [sp, #16]
  405618:	ldrb	w0, [x0]
  40561c:	cmp	w0, #0x0
  405620:	b.eq	405698 <feof@plt+0x37c8>  // b.none
  405624:	mov	w0, #0x0                   	// #0
  405628:	bl	401d20 <dup@plt>
  40562c:	mov	w1, w0
  405630:	ldr	x0, [sp, #24]
  405634:	str	w1, [x0, #36]
  405638:	ldr	x0, [sp, #24]
  40563c:	ldr	w0, [x0, #36]
  405640:	cmp	w0, #0x0
  405644:	b.ge	405654 <feof@plt+0x3784>  // b.tcont
  405648:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40564c:	add	x0, x0, #0xd18
  405650:	bl	4020a8 <feof@plt+0x1d8>
  405654:	mov	w0, #0x0                   	// #0
  405658:	bl	401da0 <close@plt>
  40565c:	mov	w1, #0x0                   	// #0
  405660:	ldr	x0, [sp, #16]
  405664:	bl	401ac0 <open@plt>
  405668:	cmp	w0, #0x0
  40566c:	cset	w0, ne  // ne = any
  405670:	and	w0, w0, #0xff
  405674:	cmp	w0, #0x0
  405678:	b.eq	40568c <feof@plt+0x37bc>  // b.none
  40567c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405680:	add	x0, x0, #0xd28
  405684:	bl	4020a8 <feof@plt+0x1d8>
  405688:	b	405698 <feof@plt+0x37c8>
  40568c:	ldr	x0, [sp, #24]
  405690:	ldr	x1, [sp, #16]
  405694:	str	x1, [x0, #24]
  405698:	nop
  40569c:	ldp	x29, x30, [sp], #32
  4056a0:	ret
  4056a4:	stp	x29, x30, [sp, #-32]!
  4056a8:	mov	x29, sp
  4056ac:	str	x0, [sp, #24]
  4056b0:	ldr	x0, [sp, #24]
  4056b4:	ldr	x0, [x0]
  4056b8:	cmp	x0, #0x0
  4056bc:	b.eq	4056cc <feof@plt+0x37fc>  // b.none
  4056c0:	ldr	x0, [sp, #24]
  4056c4:	ldr	x0, [x0]
  4056c8:	bl	401b20 <free@plt>
  4056cc:	mov	w0, #0x0                   	// #0
  4056d0:	bl	401da0 <close@plt>
  4056d4:	ldr	x0, [sp, #24]
  4056d8:	ldr	w0, [x0, #36]
  4056dc:	bl	401d20 <dup@plt>
  4056e0:	lsr	w0, w0, #31
  4056e4:	and	w0, w0, #0xff
  4056e8:	cmp	w0, #0x0
  4056ec:	b.eq	4056fc <feof@plt+0x382c>  // b.none
  4056f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4056f4:	add	x0, x0, #0xd48
  4056f8:	bl	4020a8 <feof@plt+0x1d8>
  4056fc:	ldr	x0, [sp, #24]
  405700:	ldr	w0, [x0, #36]
  405704:	bl	401da0 <close@plt>
  405708:	nop
  40570c:	ldp	x29, x30, [sp], #32
  405710:	ret
  405714:	stp	x29, x30, [sp, #-32]!
  405718:	mov	x29, sp
  40571c:	str	w0, [sp, #28]
  405720:	ldr	w0, [sp, #28]
  405724:	bl	401e60 <exit@plt>
  405728:	stp	x29, x30, [sp, #-48]!
  40572c:	mov	x29, sp
  405730:	str	x0, [sp, #24]
  405734:	ldr	x0, [sp, #24]
  405738:	ldr	w0, [x0, #8]
  40573c:	cmp	w0, #0x0
  405740:	b.le	405778 <feof@plt+0x38a8>
  405744:	ldr	x0, [sp, #24]
  405748:	ldr	w0, [x0, #8]
  40574c:	sub	w1, w0, #0x1
  405750:	ldr	x0, [sp, #24]
  405754:	str	w1, [x0, #8]
  405758:	ldr	x0, [sp, #24]
  40575c:	ldr	x1, [x0]
  405760:	ldr	x0, [sp, #24]
  405764:	ldr	w0, [x0, #8]
  405768:	sxtw	x0, w0
  40576c:	add	x0, x1, x0
  405770:	ldrb	w0, [x0]
  405774:	b	4057f0 <feof@plt+0x3920>
  405778:	add	x0, sp, #0x2f
  40577c:	mov	x2, #0x1                   	// #1
  405780:	mov	x1, x0
  405784:	mov	w0, #0x0                   	// #0
  405788:	bl	401b70 <read@plt>
  40578c:	cmp	x0, #0x1
  405790:	cset	w0, eq  // eq = none
  405794:	and	w0, w0, #0xff
  405798:	cmp	w0, #0x0
  40579c:	b.eq	4057e0 <feof@plt+0x3910>  // b.none
  4057a0:	ldr	x0, [sp, #24]
  4057a4:	ldr	w0, [x0, #16]
  4057a8:	cmp	w0, #0x0
  4057ac:	b.eq	4057b8 <feof@plt+0x38e8>  // b.none
  4057b0:	ldrb	w0, [sp, #47]
  4057b4:	bl	401bf0 <putchar@plt>
  4057b8:	ldrb	w0, [sp, #47]
  4057bc:	cmp	w0, #0xa
  4057c0:	b.ne	4057d8 <feof@plt+0x3908>  // b.any
  4057c4:	ldr	x0, [sp, #24]
  4057c8:	ldr	w0, [x0, #32]
  4057cc:	add	w1, w0, #0x1
  4057d0:	ldr	x0, [sp, #24]
  4057d4:	str	w1, [x0, #32]
  4057d8:	ldrb	w0, [sp, #47]
  4057dc:	b	4057f0 <feof@plt+0x3920>
  4057e0:	ldr	x0, [sp, #24]
  4057e4:	mov	w1, #0x1                   	// #1
  4057e8:	str	w1, [x0, #20]
  4057ec:	mov	w0, #0xff                  	// #255
  4057f0:	ldp	x29, x30, [sp], #48
  4057f4:	ret
  4057f8:	stp	x29, x30, [sp, #-32]!
  4057fc:	mov	x29, sp
  405800:	str	x0, [sp, #24]
  405804:	strb	w1, [sp, #23]
  405808:	ldr	x0, [sp, #24]
  40580c:	ldr	w0, [x0, #8]
  405810:	cmp	w0, #0xfff
  405814:	b.gt	405850 <feof@plt+0x3980>
  405818:	ldr	x0, [sp, #24]
  40581c:	ldr	x1, [x0]
  405820:	ldr	x0, [sp, #24]
  405824:	ldr	w0, [x0, #8]
  405828:	sxtw	x0, w0
  40582c:	add	x0, x1, x0
  405830:	ldrb	w1, [sp, #23]
  405834:	strb	w1, [x0]
  405838:	ldr	x0, [sp, #24]
  40583c:	ldr	w0, [x0, #8]
  405840:	add	w1, w0, #0x1
  405844:	ldr	x0, [sp, #24]
  405848:	str	w1, [x0, #8]
  40584c:	b	4058b0 <feof@plt+0x39e0>
  405850:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405854:	add	x0, x0, #0xf98
  405858:	ldr	x5, [x0]
  40585c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405860:	add	x4, x0, #0xd58
  405864:	mov	w3, #0x93                  	// #147
  405868:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40586c:	add	x2, x0, #0xda0
  405870:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405874:	add	x1, x0, #0xdc0
  405878:	mov	x0, x5
  40587c:	bl	401aa0 <fprintf@plt>
  405880:	cmp	w0, #0x0
  405884:	b.eq	4058b0 <feof@plt+0x39e0>  // b.none
  405888:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40588c:	add	x0, x0, #0xf98
  405890:	ldr	x0, [x0]
  405894:	bl	401cd0 <fflush@plt>
  405898:	cmp	w0, #0x0
  40589c:	b.eq	4058b0 <feof@plt+0x39e0>  // b.none
  4058a0:	mov	w0, #0x1                   	// #1
  4058a4:	bl	405714 <feof@plt+0x3844>
  4058a8:	cmp	w0, #0x0
  4058ac:	nop
  4058b0:	ldrb	w0, [sp, #23]
  4058b4:	ldp	x29, x30, [sp], #32
  4058b8:	ret
  4058bc:	sub	sp, sp, #0x10
  4058c0:	strb	w0, [sp, #15]
  4058c4:	ldrb	w0, [sp, #15]
  4058c8:	cmp	w0, #0x20
  4058cc:	b.eq	4058e8 <feof@plt+0x3a18>  // b.none
  4058d0:	ldrb	w0, [sp, #15]
  4058d4:	cmp	w0, #0x9
  4058d8:	b.eq	4058e8 <feof@plt+0x3a18>  // b.none
  4058dc:	ldrb	w0, [sp, #15]
  4058e0:	cmp	w0, #0xa
  4058e4:	b.ne	4058f0 <feof@plt+0x3a20>  // b.any
  4058e8:	mov	w0, #0x1                   	// #1
  4058ec:	b	4058f4 <feof@plt+0x3a24>
  4058f0:	mov	w0, #0x0                   	// #0
  4058f4:	add	sp, sp, #0x10
  4058f8:	ret
  4058fc:	stp	x29, x30, [sp, #-32]!
  405900:	mov	x29, sp
  405904:	str	x0, [sp, #24]
  405908:	ldr	x0, [sp, #24]
  40590c:	bl	405728 <feof@plt+0x3858>
  405910:	and	w0, w0, #0xff
  405914:	mov	w1, w0
  405918:	ldr	x0, [sp, #24]
  40591c:	bl	4057f8 <feof@plt+0x3928>
  405920:	and	w0, w0, #0xff
  405924:	cmp	w0, #0xa
  405928:	b.eq	405944 <feof@plt+0x3a74>  // b.none
  40592c:	ldr	x0, [sp, #24]
  405930:	ldr	w0, [x0, #20]
  405934:	cmp	w0, #0x0
  405938:	b.ne	405944 <feof@plt+0x3a74>  // b.any
  40593c:	mov	w0, #0x1                   	// #1
  405940:	b	405948 <feof@plt+0x3a78>
  405944:	mov	w0, #0x0                   	// #0
  405948:	cmp	w0, #0x0
  40594c:	b.eq	40595c <feof@plt+0x3a8c>  // b.none
  405950:	ldr	x0, [sp, #24]
  405954:	bl	405728 <feof@plt+0x3858>
  405958:	b	405908 <feof@plt+0x3a38>
  40595c:	nop
  405960:	ldp	x29, x30, [sp], #32
  405964:	ret
  405968:	stp	x29, x30, [sp, #-48]!
  40596c:	mov	x29, sp
  405970:	str	x0, [sp, #24]
  405974:	ldr	x0, [sp, #24]
  405978:	bl	405728 <feof@plt+0x3858>
  40597c:	and	w0, w0, #0xff
  405980:	mov	w1, w0
  405984:	ldr	x0, [sp, #24]
  405988:	bl	4057f8 <feof@plt+0x3928>
  40598c:	and	w0, w0, #0xff
  405990:	bl	4058bc <feof@plt+0x39ec>
  405994:	cmp	w0, #0x0
  405998:	b.ne	4059c0 <feof@plt+0x3af0>  // b.any
  40599c:	ldr	x0, [sp, #24]
  4059a0:	bl	405728 <feof@plt+0x3858>
  4059a4:	and	w0, w0, #0xff
  4059a8:	mov	w1, w0
  4059ac:	ldr	x0, [sp, #24]
  4059b0:	bl	4057f8 <feof@plt+0x3928>
  4059b4:	and	w0, w0, #0xff
  4059b8:	cmp	w0, #0x23
  4059bc:	b.ne	4059d8 <feof@plt+0x3b08>  // b.any
  4059c0:	ldr	x0, [sp, #24]
  4059c4:	ldr	w0, [x0, #20]
  4059c8:	cmp	w0, #0x0
  4059cc:	b.ne	4059d8 <feof@plt+0x3b08>  // b.any
  4059d0:	mov	w0, #0x1                   	// #1
  4059d4:	b	4059dc <feof@plt+0x3b0c>
  4059d8:	mov	w0, #0x0                   	// #0
  4059dc:	cmp	w0, #0x0
  4059e0:	b.eq	405a0c <feof@plt+0x3b3c>  // b.none
  4059e4:	ldr	x0, [sp, #24]
  4059e8:	bl	405728 <feof@plt+0x3858>
  4059ec:	and	w0, w0, #0xff
  4059f0:	strb	w0, [sp, #47]
  4059f4:	ldrb	w0, [sp, #47]
  4059f8:	cmp	w0, #0x23
  4059fc:	b.ne	405974 <feof@plt+0x3aa4>  // b.any
  405a00:	ldr	x0, [sp, #24]
  405a04:	bl	4058fc <feof@plt+0x3a2c>
  405a08:	b	405974 <feof@plt+0x3aa4>
  405a0c:	nop
  405a10:	ldp	x29, x30, [sp], #48
  405a14:	ret
  405a18:	stp	x29, x30, [sp, #-48]!
  405a1c:	mov	x29, sp
  405a20:	str	x0, [sp, #24]
  405a24:	str	x1, [sp, #16]
  405a28:	ldr	x0, [sp, #16]
  405a2c:	bl	401a90 <strlen@plt>
  405a30:	str	w0, [sp, #40]
  405a34:	str	wzr, [sp, #44]
  405a38:	ldr	w1, [sp, #44]
  405a3c:	ldr	w0, [sp, #40]
  405a40:	cmp	w1, w0
  405a44:	b.ge	405a84 <feof@plt+0x3bb4>  // b.tcont
  405a48:	ldr	x0, [sp, #24]
  405a4c:	bl	405728 <feof@plt+0x3858>
  405a50:	and	w0, w0, #0xff
  405a54:	mov	w1, w0
  405a58:	ldr	x0, [sp, #24]
  405a5c:	bl	4057f8 <feof@plt+0x3928>
  405a60:	and	w1, w0, #0xff
  405a64:	ldrsw	x0, [sp, #44]
  405a68:	ldr	x2, [sp, #16]
  405a6c:	add	x0, x2, x0
  405a70:	ldrb	w0, [x0]
  405a74:	cmp	w1, w0
  405a78:	b.ne	405a84 <feof@plt+0x3bb4>  // b.any
  405a7c:	mov	w0, #0x1                   	// #1
  405a80:	b	405a88 <feof@plt+0x3bb8>
  405a84:	mov	w0, #0x0                   	// #0
  405a88:	cmp	w0, #0x0
  405a8c:	b.eq	405b30 <feof@plt+0x3c60>  // b.none
  405a90:	ldr	x0, [sp, #24]
  405a94:	bl	405728 <feof@plt+0x3858>
  405a98:	and	w1, w0, #0xff
  405a9c:	ldrsw	x0, [sp, #44]
  405aa0:	ldr	x2, [sp, #16]
  405aa4:	add	x0, x2, x0
  405aa8:	ldrb	w0, [x0]
  405aac:	cmp	w1, w0
  405ab0:	cset	w0, ne  // ne = any
  405ab4:	and	w0, w0, #0xff
  405ab8:	cmp	w0, #0x0
  405abc:	b.eq	405b20 <feof@plt+0x3c50>  // b.none
  405ac0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405ac4:	add	x0, x0, #0xf98
  405ac8:	ldr	x5, [x0]
  405acc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405ad0:	add	x4, x0, #0xdd0
  405ad4:	mov	w3, #0xc9                  	// #201
  405ad8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405adc:	add	x2, x0, #0xda0
  405ae0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405ae4:	add	x1, x0, #0xdc0
  405ae8:	mov	x0, x5
  405aec:	bl	401aa0 <fprintf@plt>
  405af0:	cmp	w0, #0x0
  405af4:	b.eq	405b20 <feof@plt+0x3c50>  // b.none
  405af8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405afc:	add	x0, x0, #0xf98
  405b00:	ldr	x0, [x0]
  405b04:	bl	401cd0 <fflush@plt>
  405b08:	cmp	w0, #0x0
  405b0c:	b.eq	405b20 <feof@plt+0x3c50>  // b.none
  405b10:	mov	w0, #0x1                   	// #1
  405b14:	bl	405714 <feof@plt+0x3844>
  405b18:	cmp	w0, #0x0
  405b1c:	nop
  405b20:	ldr	w0, [sp, #44]
  405b24:	add	w0, w0, #0x1
  405b28:	str	w0, [sp, #44]
  405b2c:	b	405a38 <feof@plt+0x3b68>
  405b30:	ldr	w1, [sp, #44]
  405b34:	ldr	w0, [sp, #40]
  405b38:	cmp	w1, w0
  405b3c:	b.ne	405b48 <feof@plt+0x3c78>  // b.any
  405b40:	mov	w0, #0x1                   	// #1
  405b44:	b	405c18 <feof@plt+0x3d48>
  405b48:	ldr	w0, [sp, #44]
  405b4c:	sub	w0, w0, #0x1
  405b50:	str	w0, [sp, #44]
  405b54:	ldr	w0, [sp, #44]
  405b58:	cmp	w0, #0x0
  405b5c:	b.lt	405c14 <feof@plt+0x3d44>  // b.tstop
  405b60:	ldrsw	x0, [sp, #44]
  405b64:	ldr	x1, [sp, #16]
  405b68:	add	x0, x1, x0
  405b6c:	ldrb	w0, [x0]
  405b70:	mov	w1, w0
  405b74:	ldr	x0, [sp, #24]
  405b78:	bl	4057f8 <feof@plt+0x3928>
  405b7c:	and	w1, w0, #0xff
  405b80:	ldrsw	x0, [sp, #44]
  405b84:	ldr	x2, [sp, #16]
  405b88:	add	x0, x2, x0
  405b8c:	ldrb	w0, [x0]
  405b90:	cmp	w1, w0
  405b94:	cset	w0, ne  // ne = any
  405b98:	and	w0, w0, #0xff
  405b9c:	cmp	w0, #0x0
  405ba0:	b.eq	405c04 <feof@plt+0x3d34>  // b.none
  405ba4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405ba8:	add	x0, x0, #0xf98
  405bac:	ldr	x5, [x0]
  405bb0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405bb4:	add	x4, x0, #0xdd0
  405bb8:	mov	w3, #0xd3                  	// #211
  405bbc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405bc0:	add	x2, x0, #0xda0
  405bc4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405bc8:	add	x1, x0, #0xdc0
  405bcc:	mov	x0, x5
  405bd0:	bl	401aa0 <fprintf@plt>
  405bd4:	cmp	w0, #0x0
  405bd8:	b.eq	405c04 <feof@plt+0x3d34>  // b.none
  405bdc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405be0:	add	x0, x0, #0xf98
  405be4:	ldr	x0, [x0]
  405be8:	bl	401cd0 <fflush@plt>
  405bec:	cmp	w0, #0x0
  405bf0:	b.eq	405c04 <feof@plt+0x3d34>  // b.none
  405bf4:	mov	w0, #0x1                   	// #1
  405bf8:	bl	405714 <feof@plt+0x3844>
  405bfc:	cmp	w0, #0x0
  405c00:	nop
  405c04:	ldr	w0, [sp, #44]
  405c08:	sub	w0, w0, #0x1
  405c0c:	str	w0, [sp, #44]
  405c10:	b	405b54 <feof@plt+0x3c84>
  405c14:	mov	w0, #0x0                   	// #0
  405c18:	ldp	x29, x30, [sp], #48
  405c1c:	ret
  405c20:	sub	sp, sp, #0x10
  405c24:	strb	w0, [sp, #15]
  405c28:	ldrb	w0, [sp, #15]
  405c2c:	cmp	w0, #0x2f
  405c30:	b.ls	405c48 <feof@plt+0x3d78>  // b.plast
  405c34:	ldrb	w0, [sp, #15]
  405c38:	cmp	w0, #0x39
  405c3c:	b.hi	405c48 <feof@plt+0x3d78>  // b.pmore
  405c40:	mov	w0, #0x1                   	// #1
  405c44:	b	405c4c <feof@plt+0x3d7c>
  405c48:	mov	w0, #0x0                   	// #0
  405c4c:	add	sp, sp, #0x10
  405c50:	ret
  405c54:	stp	x29, x30, [sp, #-48]!
  405c58:	mov	x29, sp
  405c5c:	str	x0, [sp, #24]
  405c60:	str	wzr, [sp, #44]
  405c64:	str	wzr, [sp, #40]
  405c68:	mov	w0, #0x1                   	// #1
  405c6c:	str	w0, [sp, #36]
  405c70:	ldr	x0, [sp, #24]
  405c74:	bl	405728 <feof@plt+0x3858>
  405c78:	and	w0, w0, #0xff
  405c7c:	strb	w0, [sp, #35]
  405c80:	ldrb	w0, [sp, #35]
  405c84:	bl	4058bc <feof@plt+0x39ec>
  405c88:	cmp	w0, #0x0
  405c8c:	cset	w0, ne  // ne = any
  405c90:	and	w0, w0, #0xff
  405c94:	cmp	w0, #0x0
  405c98:	b.eq	405cb0 <feof@plt+0x3de0>  // b.none
  405c9c:	ldr	x0, [sp, #24]
  405ca0:	bl	405728 <feof@plt+0x3858>
  405ca4:	and	w0, w0, #0xff
  405ca8:	strb	w0, [sp, #35]
  405cac:	b	405c80 <feof@plt+0x3db0>
  405cb0:	ldrb	w0, [sp, #35]
  405cb4:	cmp	w0, #0x2d
  405cb8:	b.ne	405cd4 <feof@plt+0x3e04>  // b.any
  405cbc:	mov	w0, #0xffffffff            	// #-1
  405cc0:	str	w0, [sp, #36]
  405cc4:	ldr	x0, [sp, #24]
  405cc8:	bl	405728 <feof@plt+0x3858>
  405ccc:	and	w0, w0, #0xff
  405cd0:	strb	w0, [sp, #35]
  405cd4:	ldrb	w0, [sp, #35]
  405cd8:	bl	405c20 <feof@plt+0x3d50>
  405cdc:	cmp	w0, #0x0
  405ce0:	cset	w0, ne  // ne = any
  405ce4:	and	w0, w0, #0xff
  405ce8:	cmp	w0, #0x0
  405cec:	b.eq	405d54 <feof@plt+0x3e84>  // b.none
  405cf0:	ldr	w1, [sp, #40]
  405cf4:	mov	w0, w1
  405cf8:	lsl	w0, w0, #2
  405cfc:	add	w0, w0, w1
  405d00:	lsl	w0, w0, #1
  405d04:	str	w0, [sp, #40]
  405d08:	ldrb	w0, [sp, #35]
  405d0c:	cmp	w0, #0x2f
  405d10:	b.ls	405d34 <feof@plt+0x3e64>  // b.plast
  405d14:	ldrb	w0, [sp, #35]
  405d18:	cmp	w0, #0x39
  405d1c:	b.hi	405d34 <feof@plt+0x3e64>  // b.pmore
  405d20:	ldrb	w0, [sp, #35]
  405d24:	sub	w0, w0, #0x30
  405d28:	ldr	w1, [sp, #40]
  405d2c:	add	w0, w1, w0
  405d30:	str	w0, [sp, #40]
  405d34:	ldr	x0, [sp, #24]
  405d38:	bl	405728 <feof@plt+0x3858>
  405d3c:	and	w0, w0, #0xff
  405d40:	strb	w0, [sp, #35]
  405d44:	ldr	w0, [sp, #44]
  405d48:	add	w0, w0, #0x1
  405d4c:	str	w0, [sp, #44]
  405d50:	b	405cd4 <feof@plt+0x3e04>
  405d54:	ldrb	w1, [sp, #35]
  405d58:	ldr	x0, [sp, #24]
  405d5c:	bl	4057f8 <feof@plt+0x3928>
  405d60:	and	w0, w0, #0xff
  405d64:	ldrb	w1, [sp, #35]
  405d68:	cmp	w1, w0
  405d6c:	cset	w0, ne  // ne = any
  405d70:	and	w0, w0, #0xff
  405d74:	cmp	w0, #0x0
  405d78:	b.eq	405ddc <feof@plt+0x3f0c>  // b.none
  405d7c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405d80:	add	x0, x0, #0xf98
  405d84:	ldr	x5, [x0]
  405d88:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405d8c:	add	x4, x0, #0xdd0
  405d90:	mov	w3, #0x10c                 	// #268
  405d94:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405d98:	add	x2, x0, #0xda0
  405d9c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  405da0:	add	x1, x0, #0xdc0
  405da4:	mov	x0, x5
  405da8:	bl	401aa0 <fprintf@plt>
  405dac:	cmp	w0, #0x0
  405db0:	b.eq	405ddc <feof@plt+0x3f0c>  // b.none
  405db4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405db8:	add	x0, x0, #0xf98
  405dbc:	ldr	x0, [x0]
  405dc0:	bl	401cd0 <fflush@plt>
  405dc4:	cmp	w0, #0x0
  405dc8:	b.eq	405ddc <feof@plt+0x3f0c>  // b.none
  405dcc:	mov	w0, #0x1                   	// #1
  405dd0:	bl	405714 <feof@plt+0x3844>
  405dd4:	cmp	w0, #0x0
  405dd8:	nop
  405ddc:	ldr	w1, [sp, #40]
  405de0:	ldr	w0, [sp, #36]
  405de4:	mul	w0, w1, w0
  405de8:	ldp	x29, x30, [sp], #48
  405dec:	ret
  405df0:	sub	sp, sp, #0x20
  405df4:	str	w0, [sp, #12]
  405df8:	str	w1, [sp, #8]
  405dfc:	mov	w0, #0xa                   	// #10
  405e00:	str	w0, [sp, #28]
  405e04:	ldr	w1, [sp, #8]
  405e08:	ldr	w0, [sp, #28]
  405e0c:	cmp	w1, w0
  405e10:	b.le	405e30 <feof@plt+0x3f60>
  405e14:	ldr	w1, [sp, #28]
  405e18:	mov	w0, w1
  405e1c:	lsl	w0, w0, #2
  405e20:	add	w0, w0, w1
  405e24:	lsl	w0, w0, #1
  405e28:	str	w0, [sp, #28]
  405e2c:	b	405e04 <feof@plt+0x3f34>
  405e30:	ldr	w0, [sp, #12]
  405e34:	scvtf	d1, w0
  405e38:	ldr	w0, [sp, #8]
  405e3c:	scvtf	d2, w0
  405e40:	ldr	w0, [sp, #28]
  405e44:	scvtf	d0, w0
  405e48:	fdiv	d0, d2, d0
  405e4c:	fadd	d0, d1, d0
  405e50:	str	d0, [sp, #16]
  405e54:	ldr	d0, [sp, #16]
  405e58:	add	sp, sp, #0x20
  405e5c:	ret
  405e60:	stp	x29, x30, [sp, #-48]!
  405e64:	mov	x29, sp
  405e68:	str	x0, [sp, #24]
  405e6c:	ldr	x0, [sp, #24]
  405e70:	bl	405c54 <feof@plt+0x3d84>
  405e74:	str	w0, [sp, #44]
  405e78:	ldr	x0, [sp, #24]
  405e7c:	bl	405728 <feof@plt+0x3858>
  405e80:	and	w0, w0, #0xff
  405e84:	strb	w0, [sp, #43]
  405e88:	ldrb	w0, [sp, #43]
  405e8c:	cmp	w0, #0x2e
  405e90:	cset	w0, eq  // eq = none
  405e94:	and	w0, w0, #0xff
  405e98:	cmp	w0, #0x0
  405e9c:	b.eq	405eb8 <feof@plt+0x3fe8>  // b.none
  405ea0:	ldr	x0, [sp, #24]
  405ea4:	bl	405c54 <feof@plt+0x3d84>
  405ea8:	mov	w1, w0
  405eac:	ldr	w0, [sp, #44]
  405eb0:	bl	405df0 <feof@plt+0x3f20>
  405eb4:	b	405ecc <feof@plt+0x3ffc>
  405eb8:	ldrb	w1, [sp, #43]
  405ebc:	ldr	x0, [sp, #24]
  405ec0:	bl	4057f8 <feof@plt+0x3928>
  405ec4:	ldr	w0, [sp, #44]
  405ec8:	scvtf	d0, w0
  405ecc:	ldp	x29, x30, [sp], #48
  405ed0:	ret
  405ed4:	mov	x12, #0x1030                	// #4144
  405ed8:	sub	sp, sp, x12
  405edc:	stp	x29, x30, [sp]
  405ee0:	mov	x29, sp
  405ee4:	str	x0, [sp, #24]
  405ee8:	str	xzr, [sp, #4136]
  405eec:	str	wzr, [sp, #4132]
  405ef0:	ldr	x0, [sp, #24]
  405ef4:	bl	405728 <feof@plt+0x3858>
  405ef8:	and	w0, w0, #0xff
  405efc:	add	x1, sp, #0x1, lsl #12
  405f00:	strb	w0, [x1, #35]
  405f04:	add	x0, sp, #0x1, lsl #12
  405f08:	ldrb	w0, [x0, #35]
  405f0c:	bl	4058bc <feof@plt+0x39ec>
  405f10:	cmp	w0, #0x0
  405f14:	cset	w0, ne  // ne = any
  405f18:	and	w0, w0, #0xff
  405f1c:	cmp	w0, #0x0
  405f20:	b.eq	405f3c <feof@plt+0x406c>  // b.none
  405f24:	ldr	x0, [sp, #24]
  405f28:	bl	405728 <feof@plt+0x3858>
  405f2c:	and	w0, w0, #0xff
  405f30:	add	x1, sp, #0x1, lsl #12
  405f34:	strb	w0, [x1, #35]
  405f38:	b	405f04 <feof@plt+0x4034>
  405f3c:	ldr	w0, [sp, #4132]
  405f40:	cmp	w0, #0xfff
  405f44:	b.gt	405f74 <feof@plt+0x40a4>
  405f48:	add	x0, sp, #0x1, lsl #12
  405f4c:	ldrb	w0, [x0, #35]
  405f50:	bl	4058bc <feof@plt+0x39ec>
  405f54:	cmp	w0, #0x0
  405f58:	b.ne	405f74 <feof@plt+0x40a4>  // b.any
  405f5c:	ldr	x0, [sp, #24]
  405f60:	ldr	w0, [x0, #20]
  405f64:	cmp	w0, #0x0
  405f68:	b.ne	405f74 <feof@plt+0x40a4>  // b.any
  405f6c:	mov	w0, #0x1                   	// #1
  405f70:	b	405f78 <feof@plt+0x40a8>
  405f74:	mov	w0, #0x0                   	// #0
  405f78:	cmp	w0, #0x0
  405f7c:	b.eq	405fb8 <feof@plt+0x40e8>  // b.none
  405f80:	ldrsw	x0, [sp, #4132]
  405f84:	add	x1, sp, #0x20
  405f88:	add	x2, sp, #0x1, lsl #12
  405f8c:	ldrb	w2, [x2, #35]
  405f90:	strb	w2, [x1, x0]
  405f94:	ldr	w0, [sp, #4132]
  405f98:	add	w0, w0, #0x1
  405f9c:	str	w0, [sp, #4132]
  405fa0:	ldr	x0, [sp, #24]
  405fa4:	bl	405728 <feof@plt+0x3858>
  405fa8:	and	w0, w0, #0xff
  405fac:	add	x1, sp, #0x1, lsl #12
  405fb0:	strb	w0, [x1, #35]
  405fb4:	b	405f3c <feof@plt+0x406c>
  405fb8:	ldr	w0, [sp, #4132]
  405fbc:	cmp	w0, #0xfff
  405fc0:	b.gt	405ff4 <feof@plt+0x4124>
  405fc4:	ldrsw	x0, [sp, #4132]
  405fc8:	add	x1, sp, #0x20
  405fcc:	strb	wzr, [x1, x0]
  405fd0:	add	x0, sp, #0x20
  405fd4:	bl	401a90 <strlen@plt>
  405fd8:	add	x0, x0, #0x1
  405fdc:	bl	401de0 <malloc@plt>
  405fe0:	str	x0, [sp, #4136]
  405fe4:	add	x0, sp, #0x20
  405fe8:	mov	x1, x0
  405fec:	ldr	x0, [sp, #4136]
  405ff0:	bl	401b90 <strcpy@plt>
  405ff4:	ldr	x0, [sp, #4136]
  405ff8:	ldp	x29, x30, [sp]
  405ffc:	mov	x12, #0x1030                	// #4144
  406000:	add	sp, sp, x12
  406004:	ret
  406008:	stp	x29, x30, [sp, #-48]!
  40600c:	mov	x29, sp
  406010:	str	x0, [sp, #24]
  406014:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  406018:	add	x0, x0, #0xde8
  40601c:	bl	401e20 <getenv@plt>
  406020:	str	x0, [sp, #40]
  406024:	ldr	x0, [sp, #40]
  406028:	cmp	x0, #0x0
  40602c:	b.eq	406040 <feof@plt+0x4170>  // b.none
  406030:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  406034:	add	x0, x0, #0x2b0
  406038:	ldr	x1, [sp, #40]
  40603c:	str	x1, [x0]
  406040:	nop
  406044:	ldp	x29, x30, [sp], #48
  406048:	ret
  40604c:	stp	x29, x30, [sp, #-32]!
  406050:	mov	x29, sp
  406054:	str	w0, [sp, #28]
  406058:	str	w1, [sp, #24]
  40605c:	ldr	w0, [sp, #28]
  406060:	cmp	w0, #0x1
  406064:	b.ne	406084 <feof@plt+0x41b4>  // b.any
  406068:	ldr	w1, [sp, #24]
  40606c:	mov	w0, #0xffff                	// #65535
  406070:	cmp	w1, w0
  406074:	b.ne	406084 <feof@plt+0x41b4>  // b.any
  406078:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40607c:	add	x0, x0, #0x58
  406080:	bl	406008 <feof@plt+0x4138>
  406084:	nop
  406088:	ldp	x29, x30, [sp], #32
  40608c:	ret
  406090:	stp	x29, x30, [sp, #-16]!
  406094:	mov	x29, sp
  406098:	mov	w1, #0xffff                	// #65535
  40609c:	mov	w0, #0x1                   	// #1
  4060a0:	bl	40604c <feof@plt+0x417c>
  4060a4:	ldp	x29, x30, [sp], #16
  4060a8:	ret
  4060ac:	sub	sp, sp, #0x10
  4060b0:	str	x0, [sp, #8]
  4060b4:	str	x1, [sp]
  4060b8:	ldr	x0, [sp, #8]
  4060bc:	mov	w1, #0x1                   	// #1
  4060c0:	str	w1, [x0]
  4060c4:	ldr	x0, [sp]
  4060c8:	cmp	x0, #0x0
  4060cc:	b.eq	4060d8 <feof@plt+0x4208>  // b.none
  4060d0:	ldr	x0, [sp]
  4060d4:	b	4060e0 <feof@plt+0x4210>
  4060d8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4060dc:	add	x0, x0, #0xe00
  4060e0:	ldr	x1, [sp, #8]
  4060e4:	str	x0, [x1, #8]
  4060e8:	nop
  4060ec:	add	sp, sp, #0x10
  4060f0:	ret
  4060f4:	sub	sp, sp, #0x10
  4060f8:	str	x0, [sp, #8]
  4060fc:	ldr	x0, [sp, #8]
  406100:	str	wzr, [x0]
  406104:	nop
  406108:	add	sp, sp, #0x10
  40610c:	ret
  406110:	sub	sp, sp, #0x10
  406114:	str	x0, [sp, #8]
  406118:	str	w1, [sp, #4]
  40611c:	ldr	x0, [sp, #8]
  406120:	mov	w1, #0x3                   	// #3
  406124:	str	w1, [x0]
  406128:	ldr	x0, [sp, #8]
  40612c:	ldr	w1, [sp, #4]
  406130:	str	w1, [x0, #8]
  406134:	nop
  406138:	add	sp, sp, #0x10
  40613c:	ret
  406140:	sub	sp, sp, #0x10
  406144:	str	x0, [sp, #8]
  406148:	str	w1, [sp, #4]
  40614c:	ldr	x0, [sp, #8]
  406150:	mov	w1, #0x4                   	// #4
  406154:	str	w1, [x0]
  406158:	ldr	x0, [sp, #8]
  40615c:	ldr	w1, [sp, #4]
  406160:	str	w1, [x0, #8]
  406164:	nop
  406168:	add	sp, sp, #0x10
  40616c:	ret
  406170:	sub	sp, sp, #0x10
  406174:	str	x0, [sp, #8]
  406178:	strb	w1, [sp, #7]
  40617c:	ldr	x0, [sp, #8]
  406180:	mov	w1, #0x2                   	// #2
  406184:	str	w1, [x0]
  406188:	ldr	x0, [sp, #8]
  40618c:	ldrb	w1, [sp, #7]
  406190:	strb	w1, [x0, #8]
  406194:	nop
  406198:	add	sp, sp, #0x10
  40619c:	ret
  4061a0:	sub	sp, sp, #0x10
  4061a4:	str	x0, [sp, #8]
  4061a8:	strb	w1, [sp, #7]
  4061ac:	ldr	x0, [sp, #8]
  4061b0:	mov	w1, #0x2                   	// #2
  4061b4:	str	w1, [x0]
  4061b8:	ldr	x0, [sp, #8]
  4061bc:	ldrb	w1, [sp, #7]
  4061c0:	strb	w1, [x0, #8]
  4061c4:	nop
  4061c8:	add	sp, sp, #0x10
  4061cc:	ret
  4061d0:	sub	sp, sp, #0x10
  4061d4:	str	x0, [sp, #8]
  4061d8:	str	d0, [sp]
  4061dc:	ldr	x0, [sp, #8]
  4061e0:	mov	w1, #0x5                   	// #5
  4061e4:	str	w1, [x0]
  4061e8:	ldr	x0, [sp, #8]
  4061ec:	ldr	d0, [sp]
  4061f0:	str	d0, [x0, #8]
  4061f4:	nop
  4061f8:	add	sp, sp, #0x10
  4061fc:	ret
  406200:	sub	sp, sp, #0x10
  406204:	str	x0, [sp, #8]
  406208:	ldr	x0, [sp, #8]
  40620c:	ldr	w0, [x0]
  406210:	cmp	w0, #0x0
  406214:	cset	w0, eq  // eq = none
  406218:	and	w0, w0, #0xff
  40621c:	add	sp, sp, #0x10
  406220:	ret
  406224:	stp	x29, x30, [sp, #-32]!
  406228:	mov	x29, sp
  40622c:	str	x0, [sp, #24]
  406230:	ldr	x0, [sp, #24]
  406234:	ldr	w0, [x0]
  406238:	cmp	w0, #0x5
  40623c:	b.eq	406330 <feof@plt+0x4460>  // b.none
  406240:	cmp	w0, #0x5
  406244:	b.gt	40635c <feof@plt+0x448c>
  406248:	cmp	w0, #0x4
  40624c:	b.eq	4062b8 <feof@plt+0x43e8>  // b.none
  406250:	cmp	w0, #0x4
  406254:	b.gt	40635c <feof@plt+0x448c>
  406258:	cmp	w0, #0x3
  40625c:	b.eq	40628c <feof@plt+0x43bc>  // b.none
  406260:	cmp	w0, #0x3
  406264:	b.gt	40635c <feof@plt+0x448c>
  406268:	cmp	w0, #0x2
  40626c:	b.eq	4062e4 <feof@plt+0x4414>  // b.none
  406270:	cmp	w0, #0x2
  406274:	b.gt	40635c <feof@plt+0x448c>
  406278:	cmp	w0, #0x0
  40627c:	b.eq	406358 <feof@plt+0x4488>  // b.none
  406280:	cmp	w0, #0x1
  406284:	b.eq	40630c <feof@plt+0x443c>  // b.none
  406288:	b	40635c <feof@plt+0x448c>
  40628c:	ldr	x0, [sp, #24]
  406290:	ldr	w0, [x0, #8]
  406294:	bl	40d7fc <feof@plt+0xb92c>
  406298:	mov	x2, x0
  40629c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4062a0:	add	x0, x0, #0xf98
  4062a4:	ldr	x0, [x0]
  4062a8:	mov	x1, x0
  4062ac:	mov	x0, x2
  4062b0:	bl	401a10 <fputs@plt>
  4062b4:	b	40635c <feof@plt+0x448c>
  4062b8:	ldr	x0, [sp, #24]
  4062bc:	ldr	w0, [x0, #8]
  4062c0:	bl	40d954 <feof@plt+0xba84>
  4062c4:	mov	x2, x0
  4062c8:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4062cc:	add	x0, x0, #0xf98
  4062d0:	ldr	x0, [x0]
  4062d4:	mov	x1, x0
  4062d8:	mov	x0, x2
  4062dc:	bl	401a10 <fputs@plt>
  4062e0:	b	40635c <feof@plt+0x448c>
  4062e4:	ldr	x0, [sp, #24]
  4062e8:	ldrb	w0, [x0, #8]
  4062ec:	mov	w2, w0
  4062f0:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4062f4:	add	x0, x0, #0xf98
  4062f8:	ldr	x0, [x0]
  4062fc:	mov	x1, x0
  406300:	mov	w0, w2
  406304:	bl	401ab0 <putc@plt>
  406308:	b	40635c <feof@plt+0x448c>
  40630c:	ldr	x0, [sp, #24]
  406310:	ldr	x2, [x0, #8]
  406314:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406318:	add	x0, x0, #0xf98
  40631c:	ldr	x0, [x0]
  406320:	mov	x1, x0
  406324:	mov	x0, x2
  406328:	bl	401a10 <fputs@plt>
  40632c:	b	40635c <feof@plt+0x448c>
  406330:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406334:	add	x0, x0, #0xf98
  406338:	ldr	x2, [x0]
  40633c:	ldr	x0, [sp, #24]
  406340:	ldr	d0, [x0, #8]
  406344:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  406348:	add	x1, x0, #0xe08
  40634c:	mov	x0, x2
  406350:	bl	401aa0 <fprintf@plt>
  406354:	b	40635c <feof@plt+0x448c>
  406358:	nop
  40635c:	nop
  406360:	ldp	x29, x30, [sp], #32
  406364:	ret
  406368:	stp	x29, x30, [sp, #-64]!
  40636c:	mov	x29, sp
  406370:	str	x0, [sp, #40]
  406374:	str	x1, [sp, #32]
  406378:	str	x2, [sp, #24]
  40637c:	str	x3, [sp, #16]
  406380:	ldr	x0, [sp, #40]
  406384:	cmp	x0, #0x0
  406388:	cset	w0, ne  // ne = any
  40638c:	and	w0, w0, #0xff
  406390:	mov	w3, w0
  406394:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  406398:	add	x2, x0, #0xe10
  40639c:	mov	w1, #0x62                  	// #98
  4063a0:	mov	w0, w3
  4063a4:	bl	406594 <feof@plt+0x46c4>
  4063a8:	ldr	x0, [sp, #40]
  4063ac:	add	x1, x0, #0x1
  4063b0:	str	x1, [sp, #40]
  4063b4:	ldrb	w0, [x0]
  4063b8:	strb	w0, [sp, #63]
  4063bc:	ldrb	w0, [sp, #63]
  4063c0:	cmp	w0, #0x0
  4063c4:	cset	w0, ne  // ne = any
  4063c8:	and	w0, w0, #0xff
  4063cc:	cmp	w0, #0x0
  4063d0:	b.eq	406528 <feof@plt+0x4658>  // b.none
  4063d4:	ldrb	w0, [sp, #63]
  4063d8:	cmp	w0, #0x25
  4063dc:	b.ne	406508 <feof@plt+0x4638>  // b.any
  4063e0:	ldr	x0, [sp, #40]
  4063e4:	add	x1, x0, #0x1
  4063e8:	str	x1, [sp, #40]
  4063ec:	ldrb	w0, [x0]
  4063f0:	strb	w0, [sp, #63]
  4063f4:	ldrb	w0, [sp, #63]
  4063f8:	cmp	w0, #0x33
  4063fc:	b.eq	4064b8 <feof@plt+0x45e8>  // b.none
  406400:	cmp	w0, #0x33
  406404:	b.gt	4064f0 <feof@plt+0x4620>
  406408:	cmp	w0, #0x32
  40640c:	b.eq	406480 <feof@plt+0x45b0>  // b.none
  406410:	cmp	w0, #0x32
  406414:	b.gt	4064f0 <feof@plt+0x4620>
  406418:	cmp	w0, #0x25
  40641c:	b.eq	40642c <feof@plt+0x455c>  // b.none
  406420:	cmp	w0, #0x31
  406424:	b.eq	406448 <feof@plt+0x4578>  // b.none
  406428:	b	4064f0 <feof@plt+0x4620>
  40642c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406430:	add	x0, x0, #0xf98
  406434:	ldr	x0, [x0]
  406438:	mov	x1, x0
  40643c:	mov	w0, #0x25                  	// #37
  406440:	bl	401ca0 <fputc@plt>
  406444:	b	406524 <feof@plt+0x4654>
  406448:	ldr	x0, [sp, #32]
  40644c:	bl	406200 <feof@plt+0x4330>
  406450:	cmp	w0, #0x0
  406454:	cset	w0, eq  // eq = none
  406458:	and	w0, w0, #0xff
  40645c:	mov	w3, w0
  406460:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  406464:	add	x2, x0, #0xe10
  406468:	mov	w1, #0x6c                  	// #108
  40646c:	mov	w0, w3
  406470:	bl	406594 <feof@plt+0x46c4>
  406474:	ldr	x0, [sp, #32]
  406478:	bl	406224 <feof@plt+0x4354>
  40647c:	b	406524 <feof@plt+0x4654>
  406480:	ldr	x0, [sp, #24]
  406484:	bl	406200 <feof@plt+0x4330>
  406488:	cmp	w0, #0x0
  40648c:	cset	w0, eq  // eq = none
  406490:	and	w0, w0, #0xff
  406494:	mov	w3, w0
  406498:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40649c:	add	x2, x0, #0xe10
  4064a0:	mov	w1, #0x70                  	// #112
  4064a4:	mov	w0, w3
  4064a8:	bl	406594 <feof@plt+0x46c4>
  4064ac:	ldr	x0, [sp, #24]
  4064b0:	bl	406224 <feof@plt+0x4354>
  4064b4:	b	406524 <feof@plt+0x4654>
  4064b8:	ldr	x0, [sp, #16]
  4064bc:	bl	406200 <feof@plt+0x4330>
  4064c0:	cmp	w0, #0x0
  4064c4:	cset	w0, eq  // eq = none
  4064c8:	and	w0, w0, #0xff
  4064cc:	mov	w3, w0
  4064d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4064d4:	add	x2, x0, #0xe10
  4064d8:	mov	w1, #0x74                  	// #116
  4064dc:	mov	w0, w3
  4064e0:	bl	406594 <feof@plt+0x46c4>
  4064e4:	ldr	x0, [sp, #16]
  4064e8:	bl	406224 <feof@plt+0x4354>
  4064ec:	b	406524 <feof@plt+0x4654>
  4064f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4064f4:	add	x2, x0, #0xe10
  4064f8:	mov	w1, #0x78                  	// #120
  4064fc:	mov	w0, #0x0                   	// #0
  406500:	bl	406594 <feof@plt+0x46c4>
  406504:	b	4063a8 <feof@plt+0x44d8>
  406508:	ldrb	w2, [sp, #63]
  40650c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406510:	add	x0, x0, #0xf98
  406514:	ldr	x0, [x0]
  406518:	mov	x1, x0
  40651c:	mov	w0, w2
  406520:	bl	401ab0 <putc@plt>
  406524:	b	4063a8 <feof@plt+0x44d8>
  406528:	nop
  40652c:	ldp	x29, x30, [sp], #64
  406530:	ret
  406534:	stp	x29, x30, [sp, #-32]!
  406538:	mov	x29, sp
  40653c:	str	w0, [sp, #28]
  406540:	str	w1, [sp, #24]
  406544:	ldr	w0, [sp, #28]
  406548:	cmp	w0, #0x1
  40654c:	b.ne	40656c <feof@plt+0x469c>  // b.any
  406550:	ldr	w1, [sp, #24]
  406554:	mov	w0, #0xffff                	// #65535
  406558:	cmp	w1, w0
  40655c:	b.ne	40656c <feof@plt+0x469c>  // b.any
  406560:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  406564:	add	x0, x0, #0x60
  406568:	bl	4060f4 <feof@plt+0x4224>
  40656c:	nop
  406570:	ldp	x29, x30, [sp], #32
  406574:	ret
  406578:	stp	x29, x30, [sp, #-16]!
  40657c:	mov	x29, sp
  406580:	mov	w1, #0xffff                	// #65535
  406584:	mov	w0, #0x1                   	// #1
  406588:	bl	406534 <feof@plt+0x4664>
  40658c:	ldp	x29, x30, [sp], #16
  406590:	ret
  406594:	stp	x29, x30, [sp, #-32]!
  406598:	mov	x29, sp
  40659c:	str	w0, [sp, #28]
  4065a0:	str	w1, [sp, #24]
  4065a4:	str	x2, [sp, #16]
  4065a8:	ldr	w0, [sp, #28]
  4065ac:	cmp	w0, #0x0
  4065b0:	b.ne	4065c0 <feof@plt+0x46f0>  // b.any
  4065b4:	ldr	x1, [sp, #16]
  4065b8:	ldr	w0, [sp, #24]
  4065bc:	bl	411bc8 <_ZdlPvm@@Base+0x2b24>
  4065c0:	nop
  4065c4:	ldp	x29, x30, [sp], #32
  4065c8:	ret
  4065cc:	stp	x29, x30, [sp, #-96]!
  4065d0:	mov	x29, sp
  4065d4:	str	x0, [sp, #72]
  4065d8:	str	x1, [sp, #64]
  4065dc:	str	w2, [sp, #60]
  4065e0:	str	w3, [sp, #56]
  4065e4:	str	x4, [sp, #48]
  4065e8:	str	x5, [sp, #40]
  4065ec:	str	x6, [sp, #32]
  4065f0:	str	x7, [sp, #24]
  4065f4:	str	wzr, [sp, #92]
  4065f8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4065fc:	add	x0, x0, #0x5a0
  406600:	ldr	x0, [x0]
  406604:	cmp	x0, #0x0
  406608:	b.eq	406640 <feof@plt+0x4770>  // b.none
  40660c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406610:	add	x0, x0, #0xf98
  406614:	ldr	x3, [x0]
  406618:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40661c:	add	x0, x0, #0x5a0
  406620:	ldr	x0, [x0]
  406624:	mov	x2, x0
  406628:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40662c:	add	x1, x0, #0xe30
  406630:	mov	x0, x3
  406634:	bl	401aa0 <fprintf@plt>
  406638:	mov	w0, #0x1                   	// #1
  40663c:	str	w0, [sp, #92]
  406640:	ldr	w0, [sp, #60]
  406644:	cmp	w0, #0x0
  406648:	b.lt	4066e0 <feof@plt+0x4810>  // b.tstop
  40664c:	ldr	x0, [sp, #72]
  406650:	cmp	x0, #0x0
  406654:	b.eq	4066e0 <feof@plt+0x4810>  // b.none
  406658:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40665c:	add	x1, x0, #0xe38
  406660:	ldr	x0, [sp, #72]
  406664:	bl	401db0 <strcmp@plt>
  406668:	cmp	w0, #0x0
  40666c:	b.ne	40667c <feof@plt+0x47ac>  // b.any
  406670:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  406674:	add	x0, x0, #0xe40
  406678:	str	x0, [sp, #72]
  40667c:	ldr	x0, [sp, #64]
  406680:	cmp	x0, #0x0
  406684:	b.eq	4066b4 <feof@plt+0x47e4>  // b.none
  406688:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40668c:	add	x0, x0, #0xf98
  406690:	ldr	x5, [x0]
  406694:	ldr	w4, [sp, #60]
  406698:	ldr	x3, [sp, #64]
  40669c:	ldr	x2, [sp, #72]
  4066a0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4066a4:	add	x1, x0, #0xe58
  4066a8:	mov	x0, x5
  4066ac:	bl	401aa0 <fprintf@plt>
  4066b0:	b	4066d8 <feof@plt+0x4808>
  4066b4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4066b8:	add	x0, x0, #0xf98
  4066bc:	ldr	x4, [x0]
  4066c0:	ldr	w3, [sp, #60]
  4066c4:	ldr	x2, [sp, #72]
  4066c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4066cc:	add	x1, x0, #0xe68
  4066d0:	mov	x0, x4
  4066d4:	bl	401aa0 <fprintf@plt>
  4066d8:	mov	w0, #0x1                   	// #1
  4066dc:	str	w0, [sp, #92]
  4066e0:	ldr	w0, [sp, #92]
  4066e4:	cmp	w0, #0x0
  4066e8:	b.eq	406708 <feof@plt+0x4838>  // b.none
  4066ec:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4066f0:	add	x0, x0, #0xf98
  4066f4:	ldr	x0, [x0]
  4066f8:	mov	x1, x0
  4066fc:	mov	w0, #0x20                  	// #32
  406700:	bl	401ca0 <fputc@plt>
  406704:	str	wzr, [sp, #92]
  406708:	ldr	w0, [sp, #56]
  40670c:	cmp	w0, #0x2
  406710:	b.eq	40672c <feof@plt+0x485c>  // b.none
  406714:	cmp	w0, #0x2
  406718:	b.gt	40678c <feof@plt+0x48bc>
  40671c:	cmp	w0, #0x0
  406720:	b.eq	40675c <feof@plt+0x488c>  // b.none
  406724:	cmp	w0, #0x1
  406728:	b	40678c <feof@plt+0x48bc>
  40672c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406730:	add	x0, x0, #0xf98
  406734:	ldr	x0, [x0]
  406738:	mov	x3, x0
  40673c:	mov	x2, #0xc                   	// #12
  406740:	mov	x1, #0x1                   	// #1
  406744:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  406748:	add	x0, x0, #0xe70
  40674c:	bl	401e70 <fwrite@plt>
  406750:	mov	w0, #0x1                   	// #1
  406754:	str	w0, [sp, #92]
  406758:	b	40678c <feof@plt+0x48bc>
  40675c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406760:	add	x0, x0, #0xf98
  406764:	ldr	x0, [x0]
  406768:	mov	x3, x0
  40676c:	mov	x2, #0x8                   	// #8
  406770:	mov	x1, #0x1                   	// #1
  406774:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  406778:	add	x0, x0, #0xe80
  40677c:	bl	401e70 <fwrite@plt>
  406780:	mov	w0, #0x1                   	// #1
  406784:	str	w0, [sp, #92]
  406788:	nop
  40678c:	ldr	w0, [sp, #92]
  406790:	cmp	w0, #0x0
  406794:	b.eq	4067b0 <feof@plt+0x48e0>  // b.none
  406798:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40679c:	add	x0, x0, #0xf98
  4067a0:	ldr	x0, [x0]
  4067a4:	mov	x1, x0
  4067a8:	mov	w0, #0x20                  	// #32
  4067ac:	bl	401ca0 <fputc@plt>
  4067b0:	ldr	x3, [sp, #24]
  4067b4:	ldr	x2, [sp, #32]
  4067b8:	ldr	x1, [sp, #40]
  4067bc:	ldr	x0, [sp, #48]
  4067c0:	bl	406368 <feof@plt+0x4498>
  4067c4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4067c8:	add	x0, x0, #0xf98
  4067cc:	ldr	x0, [x0]
  4067d0:	mov	x1, x0
  4067d4:	mov	w0, #0xa                   	// #10
  4067d8:	bl	401ca0 <fputc@plt>
  4067dc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4067e0:	add	x0, x0, #0xf98
  4067e4:	ldr	x0, [x0]
  4067e8:	bl	401cd0 <fflush@plt>
  4067ec:	ldr	w0, [sp, #56]
  4067f0:	cmp	w0, #0x2
  4067f4:	b.ne	4067fc <feof@plt+0x492c>  // b.any
  4067f8:	bl	406a18 <feof@plt+0x4b48>
  4067fc:	nop
  406800:	ldp	x29, x30, [sp], #96
  406804:	ret
  406808:	stp	x29, x30, [sp, #-64]!
  40680c:	mov	x29, sp
  406810:	str	w0, [sp, #60]
  406814:	str	x1, [sp, #48]
  406818:	str	x2, [sp, #40]
  40681c:	str	x3, [sp, #32]
  406820:	str	x4, [sp, #24]
  406824:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  406828:	add	x0, x0, #0x70
  40682c:	ldr	x8, [x0]
  406830:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  406834:	add	x0, x0, #0x78
  406838:	ldr	x1, [x0]
  40683c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  406840:	add	x0, x0, #0x188
  406844:	ldr	w0, [x0]
  406848:	ldr	x7, [sp, #24]
  40684c:	ldr	x6, [sp, #32]
  406850:	ldr	x5, [sp, #40]
  406854:	ldr	x4, [sp, #48]
  406858:	ldr	w3, [sp, #60]
  40685c:	mov	w2, w0
  406860:	mov	x0, x8
  406864:	bl	4065cc <feof@plt+0x46fc>
  406868:	nop
  40686c:	ldp	x29, x30, [sp], #64
  406870:	ret
  406874:	stp	x29, x30, [sp, #-48]!
  406878:	mov	x29, sp
  40687c:	str	x0, [sp, #40]
  406880:	str	x1, [sp, #32]
  406884:	str	x2, [sp, #24]
  406888:	str	x3, [sp, #16]
  40688c:	ldr	x4, [sp, #16]
  406890:	ldr	x3, [sp, #24]
  406894:	ldr	x2, [sp, #32]
  406898:	ldr	x1, [sp, #40]
  40689c:	mov	w0, #0x1                   	// #1
  4068a0:	bl	406808 <feof@plt+0x4938>
  4068a4:	nop
  4068a8:	ldp	x29, x30, [sp], #48
  4068ac:	ret
  4068b0:	stp	x29, x30, [sp, #-48]!
  4068b4:	mov	x29, sp
  4068b8:	str	x0, [sp, #40]
  4068bc:	str	x1, [sp, #32]
  4068c0:	str	x2, [sp, #24]
  4068c4:	str	x3, [sp, #16]
  4068c8:	ldr	x4, [sp, #16]
  4068cc:	ldr	x3, [sp, #24]
  4068d0:	ldr	x2, [sp, #32]
  4068d4:	ldr	x1, [sp, #40]
  4068d8:	mov	w0, #0x0                   	// #0
  4068dc:	bl	406808 <feof@plt+0x4938>
  4068e0:	nop
  4068e4:	ldp	x29, x30, [sp], #48
  4068e8:	ret
  4068ec:	stp	x29, x30, [sp, #-48]!
  4068f0:	mov	x29, sp
  4068f4:	str	x0, [sp, #40]
  4068f8:	str	x1, [sp, #32]
  4068fc:	str	x2, [sp, #24]
  406900:	str	x3, [sp, #16]
  406904:	ldr	x4, [sp, #16]
  406908:	ldr	x3, [sp, #24]
  40690c:	ldr	x2, [sp, #32]
  406910:	ldr	x1, [sp, #40]
  406914:	mov	w0, #0x2                   	// #2
  406918:	bl	406808 <feof@plt+0x4938>
  40691c:	nop
  406920:	ldp	x29, x30, [sp], #48
  406924:	ret
  406928:	stp	x29, x30, [sp, #-64]!
  40692c:	mov	x29, sp
  406930:	str	x0, [sp, #56]
  406934:	str	w1, [sp, #52]
  406938:	str	x2, [sp, #40]
  40693c:	str	x3, [sp, #32]
  406940:	str	x4, [sp, #24]
  406944:	str	x5, [sp, #16]
  406948:	ldr	x7, [sp, #16]
  40694c:	ldr	x6, [sp, #24]
  406950:	ldr	x5, [sp, #32]
  406954:	ldr	x4, [sp, #40]
  406958:	mov	w3, #0x1                   	// #1
  40695c:	ldr	w2, [sp, #52]
  406960:	mov	x1, #0x0                   	// #0
  406964:	ldr	x0, [sp, #56]
  406968:	bl	4065cc <feof@plt+0x46fc>
  40696c:	nop
  406970:	ldp	x29, x30, [sp], #64
  406974:	ret
  406978:	stp	x29, x30, [sp, #-64]!
  40697c:	mov	x29, sp
  406980:	str	x0, [sp, #56]
  406984:	str	w1, [sp, #52]
  406988:	str	x2, [sp, #40]
  40698c:	str	x3, [sp, #32]
  406990:	str	x4, [sp, #24]
  406994:	str	x5, [sp, #16]
  406998:	ldr	x7, [sp, #16]
  40699c:	ldr	x6, [sp, #24]
  4069a0:	ldr	x5, [sp, #32]
  4069a4:	ldr	x4, [sp, #40]
  4069a8:	mov	w3, #0x0                   	// #0
  4069ac:	ldr	w2, [sp, #52]
  4069b0:	mov	x1, #0x0                   	// #0
  4069b4:	ldr	x0, [sp, #56]
  4069b8:	bl	4065cc <feof@plt+0x46fc>
  4069bc:	nop
  4069c0:	ldp	x29, x30, [sp], #64
  4069c4:	ret
  4069c8:	stp	x29, x30, [sp, #-64]!
  4069cc:	mov	x29, sp
  4069d0:	str	x0, [sp, #56]
  4069d4:	str	w1, [sp, #52]
  4069d8:	str	x2, [sp, #40]
  4069dc:	str	x3, [sp, #32]
  4069e0:	str	x4, [sp, #24]
  4069e4:	str	x5, [sp, #16]
  4069e8:	ldr	x7, [sp, #16]
  4069ec:	ldr	x6, [sp, #24]
  4069f0:	ldr	x5, [sp, #32]
  4069f4:	ldr	x4, [sp, #40]
  4069f8:	mov	w3, #0x2                   	// #2
  4069fc:	ldr	w2, [sp, #52]
  406a00:	mov	x1, #0x0                   	// #0
  406a04:	ldr	x0, [sp, #56]
  406a08:	bl	4065cc <feof@plt+0x46fc>
  406a0c:	nop
  406a10:	ldp	x29, x30, [sp], #64
  406a14:	ret
  406a18:	stp	x29, x30, [sp, #-16]!
  406a1c:	mov	x29, sp
  406a20:	mov	w0, #0x3                   	// #3
  406a24:	bl	401e60 <exit@plt>
  406a28:	sub	sp, sp, #0x20
  406a2c:	str	x0, [sp, #24]
  406a30:	str	x1, [sp, #16]
  406a34:	str	x2, [sp, #8]
  406a38:	ldr	x0, [sp, #24]
  406a3c:	ldr	x1, [sp, #16]
  406a40:	str	x1, [x0]
  406a44:	ldr	x0, [sp, #24]
  406a48:	ldr	x1, [sp, #8]
  406a4c:	str	x1, [x0, #8]
  406a50:	ldr	x0, [sp, #24]
  406a54:	str	wzr, [x0, #16]
  406a58:	ldr	x0, [sp, #24]
  406a5c:	str	wzr, [x0, #20]
  406a60:	ldr	x0, [sp, #24]
  406a64:	mov	w1, #0x1                   	// #1
  406a68:	str	w1, [x0, #24]
  406a6c:	ldr	x0, [sp, #24]
  406a70:	str	wzr, [x0, #28]
  406a74:	ldr	x0, [sp, #24]
  406a78:	str	xzr, [x0, #32]
  406a7c:	nop
  406a80:	add	sp, sp, #0x20
  406a84:	ret
  406a88:	stp	x29, x30, [sp, #-32]!
  406a8c:	mov	x29, sp
  406a90:	str	x0, [sp, #24]
  406a94:	ldr	x0, [sp, #24]
  406a98:	ldr	x0, [x0, #32]
  406a9c:	cmp	x0, #0x0
  406aa0:	b.eq	406ab0 <feof@plt+0x4be0>  // b.none
  406aa4:	ldr	x0, [sp, #24]
  406aa8:	ldr	x0, [x0, #32]
  406aac:	bl	401d00 <_ZdaPv@plt>
  406ab0:	ldr	x0, [sp, #24]
  406ab4:	ldr	x0, [x0, #8]
  406ab8:	bl	401b20 <free@plt>
  406abc:	ldr	x0, [sp, #24]
  406ac0:	ldr	x0, [x0]
  406ac4:	cmp	x0, #0x0
  406ac8:	b.eq	406ad8 <feof@plt+0x4c08>  // b.none
  406acc:	ldr	x0, [sp, #24]
  406ad0:	ldr	x0, [x0]
  406ad4:	bl	401ae0 <fclose@plt>
  406ad8:	nop
  406adc:	ldp	x29, x30, [sp], #32
  406ae0:	ret
  406ae4:	stp	x29, x30, [sp, #-80]!
  406ae8:	mov	x29, sp
  406aec:	str	x0, [sp, #24]
  406af0:	ldr	x0, [sp, #24]
  406af4:	ldr	x0, [x0]
  406af8:	cmp	x0, #0x0
  406afc:	b.ne	406b08 <feof@plt+0x4c38>  // b.any
  406b00:	mov	w0, #0x0                   	// #0
  406b04:	b	406d3c <feof@plt+0x4e6c>
  406b08:	ldr	x0, [sp, #24]
  406b0c:	ldr	x0, [x0, #32]
  406b10:	cmp	x0, #0x0
  406b14:	b.ne	406b38 <feof@plt+0x4c68>  // b.any
  406b18:	mov	x0, #0x80                  	// #128
  406b1c:	bl	401a00 <_Znam@plt>
  406b20:	mov	x1, x0
  406b24:	ldr	x0, [sp, #24]
  406b28:	str	x1, [x0, #32]
  406b2c:	ldr	x0, [sp, #24]
  406b30:	mov	w1, #0x80                  	// #128
  406b34:	str	w1, [x0, #20]
  406b38:	str	wzr, [sp, #76]
  406b3c:	ldr	x0, [sp, #24]
  406b40:	ldr	x0, [x0]
  406b44:	bl	401c60 <getc@plt>
  406b48:	str	w0, [sp, #60]
  406b4c:	ldr	w0, [sp, #60]
  406b50:	cmn	w0, #0x1
  406b54:	b.eq	406c74 <feof@plt+0x4da4>  // b.none
  406b58:	ldr	w0, [sp, #60]
  406b5c:	bl	40b298 <feof@plt+0x93c8>
  406b60:	cmp	w0, #0x0
  406b64:	cset	w0, ne  // ne = any
  406b68:	and	w0, w0, #0xff
  406b6c:	cmp	w0, #0x0
  406b70:	b.eq	406bac <feof@plt+0x4cdc>  // b.none
  406b74:	add	x0, sp, #0x20
  406b78:	ldr	w1, [sp, #60]
  406b7c:	bl	406110 <feof@plt+0x4240>
  406b80:	add	x1, sp, #0x20
  406b84:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  406b88:	add	x4, x0, #0x60
  406b8c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  406b90:	add	x3, x0, #0x60
  406b94:	mov	x2, x1
  406b98:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  406b9c:	add	x1, x0, #0xea8
  406ba0:	ldr	x0, [sp, #24]
  406ba4:	bl	406d44 <feof@plt+0x4e74>
  406ba8:	b	406b3c <feof@plt+0x4c6c>
  406bac:	ldr	w0, [sp, #76]
  406bb0:	add	w1, w0, #0x1
  406bb4:	ldr	x0, [sp, #24]
  406bb8:	ldr	w0, [x0, #20]
  406bbc:	cmp	w1, w0
  406bc0:	b.lt	406c3c <feof@plt+0x4d6c>  // b.tstop
  406bc4:	ldr	x0, [sp, #24]
  406bc8:	ldr	x0, [x0, #32]
  406bcc:	str	x0, [sp, #48]
  406bd0:	ldr	x0, [sp, #24]
  406bd4:	ldr	w0, [x0, #20]
  406bd8:	lsl	w0, w0, #1
  406bdc:	sxtw	x0, w0
  406be0:	bl	401a00 <_Znam@plt>
  406be4:	mov	x1, x0
  406be8:	ldr	x0, [sp, #24]
  406bec:	str	x1, [x0, #32]
  406bf0:	ldr	x0, [sp, #24]
  406bf4:	ldr	x3, [x0, #32]
  406bf8:	ldr	x0, [sp, #24]
  406bfc:	ldr	w0, [x0, #20]
  406c00:	sxtw	x0, w0
  406c04:	mov	x2, x0
  406c08:	ldr	x1, [sp, #48]
  406c0c:	mov	x0, x3
  406c10:	bl	401a20 <memcpy@plt>
  406c14:	ldr	x0, [sp, #48]
  406c18:	cmp	x0, #0x0
  406c1c:	b.eq	406c28 <feof@plt+0x4d58>  // b.none
  406c20:	ldr	x0, [sp, #48]
  406c24:	bl	401d00 <_ZdaPv@plt>
  406c28:	ldr	x0, [sp, #24]
  406c2c:	ldr	w0, [x0, #20]
  406c30:	lsl	w1, w0, #1
  406c34:	ldr	x0, [sp, #24]
  406c38:	str	w1, [x0, #20]
  406c3c:	ldr	x0, [sp, #24]
  406c40:	ldr	x1, [x0, #32]
  406c44:	ldr	w0, [sp, #76]
  406c48:	add	w2, w0, #0x1
  406c4c:	str	w2, [sp, #76]
  406c50:	sxtw	x0, w0
  406c54:	add	x0, x1, x0
  406c58:	ldr	w1, [sp, #60]
  406c5c:	and	w1, w1, #0xff
  406c60:	strb	w1, [x0]
  406c64:	ldr	w0, [sp, #60]
  406c68:	cmp	w0, #0xa
  406c6c:	b.eq	406c7c <feof@plt+0x4dac>  // b.none
  406c70:	b	406b3c <feof@plt+0x4c6c>
  406c74:	nop
  406c78:	b	406c80 <feof@plt+0x4db0>
  406c7c:	nop
  406c80:	ldr	w0, [sp, #76]
  406c84:	cmp	w0, #0x0
  406c88:	b.eq	406d34 <feof@plt+0x4e64>  // b.none
  406c8c:	ldr	x0, [sp, #24]
  406c90:	ldr	x1, [x0, #32]
  406c94:	ldrsw	x0, [sp, #76]
  406c98:	add	x0, x1, x0
  406c9c:	strb	wzr, [x0]
  406ca0:	ldr	x0, [sp, #24]
  406ca4:	ldr	w0, [x0, #16]
  406ca8:	add	w1, w0, #0x1
  406cac:	ldr	x0, [sp, #24]
  406cb0:	str	w1, [x0, #16]
  406cb4:	ldr	x0, [sp, #24]
  406cb8:	ldr	x0, [x0, #32]
  406cbc:	str	x0, [sp, #64]
  406cc0:	ldr	x0, [sp, #64]
  406cc4:	ldrb	w0, [x0]
  406cc8:	mov	w1, w0
  406ccc:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  406cd0:	add	x0, x0, #0xaf0
  406cd4:	bl	40b2d8 <feof@plt+0x9408>
  406cd8:	cmp	w0, #0x0
  406cdc:	cset	w0, ne  // ne = any
  406ce0:	and	w0, w0, #0xff
  406ce4:	cmp	w0, #0x0
  406ce8:	b.eq	406cfc <feof@plt+0x4e2c>  // b.none
  406cec:	ldr	x0, [sp, #64]
  406cf0:	add	x0, x0, #0x1
  406cf4:	str	x0, [sp, #64]
  406cf8:	b	406cc0 <feof@plt+0x4df0>
  406cfc:	ldr	x0, [sp, #64]
  406d00:	ldrb	w0, [x0]
  406d04:	cmp	w0, #0x0
  406d08:	b.eq	406b38 <feof@plt+0x4c68>  // b.none
  406d0c:	ldr	x0, [sp, #24]
  406d10:	ldr	w0, [x0, #24]
  406d14:	cmp	w0, #0x0
  406d18:	b.eq	406d2c <feof@plt+0x4e5c>  // b.none
  406d1c:	ldr	x0, [sp, #64]
  406d20:	ldrb	w0, [x0]
  406d24:	cmp	w0, #0x23
  406d28:	b.eq	406b38 <feof@plt+0x4c68>  // b.none
  406d2c:	mov	w0, #0x1                   	// #1
  406d30:	b	406d3c <feof@plt+0x4e6c>
  406d34:	nop
  406d38:	mov	w0, #0x0                   	// #0
  406d3c:	ldp	x29, x30, [sp], #80
  406d40:	ret
  406d44:	stp	x29, x30, [sp, #-64]!
  406d48:	mov	x29, sp
  406d4c:	str	x0, [sp, #56]
  406d50:	str	x1, [sp, #48]
  406d54:	str	x2, [sp, #40]
  406d58:	str	x3, [sp, #32]
  406d5c:	str	x4, [sp, #24]
  406d60:	ldr	x0, [sp, #56]
  406d64:	ldr	w0, [x0, #28]
  406d68:	cmp	w0, #0x0
  406d6c:	b.ne	406d9c <feof@plt+0x4ecc>  // b.any
  406d70:	ldr	x0, [sp, #56]
  406d74:	ldr	x6, [x0, #8]
  406d78:	ldr	x0, [sp, #56]
  406d7c:	ldr	w0, [x0, #16]
  406d80:	ldr	x5, [sp, #24]
  406d84:	ldr	x4, [sp, #32]
  406d88:	ldr	x3, [sp, #40]
  406d8c:	ldr	x2, [sp, #48]
  406d90:	mov	w1, w0
  406d94:	mov	x0, x6
  406d98:	bl	406928 <feof@plt+0x4a58>
  406d9c:	nop
  406da0:	ldp	x29, x30, [sp], #64
  406da4:	ret
  406da8:	stp	x29, x30, [sp, #-80]!
  406dac:	mov	x29, sp
  406db0:	str	x0, [sp, #24]
  406db4:	ldr	x0, [sp, #24]
  406db8:	bl	40ec9c <feof@plt+0xcdcc>
  406dbc:	str	x0, [sp, #72]
  406dc0:	ldr	x0, [sp, #72]
  406dc4:	cmp	x0, #0x0
  406dc8:	b.eq	40702c <feof@plt+0x515c>  // b.none
  406dcc:	ldr	x0, [sp, #72]
  406dd0:	ldrb	w0, [x0]
  406dd4:	cmp	w0, #0x63
  406dd8:	b.ne	406f70 <feof@plt+0x50a0>  // b.any
  406ddc:	ldr	x0, [sp, #72]
  406de0:	add	x0, x0, #0x1
  406de4:	ldrb	w0, [x0]
  406de8:	cmp	w0, #0x68
  406dec:	b.ne	406f70 <feof@plt+0x50a0>  // b.any
  406df0:	ldr	x0, [sp, #72]
  406df4:	add	x0, x0, #0x2
  406df8:	ldrb	w0, [x0]
  406dfc:	cmp	w0, #0x61
  406e00:	b.ne	406f70 <feof@plt+0x50a0>  // b.any
  406e04:	ldr	x0, [sp, #72]
  406e08:	add	x0, x0, #0x3
  406e0c:	ldrb	w0, [x0]
  406e10:	cmp	w0, #0x72
  406e14:	b.ne	406f70 <feof@plt+0x50a0>  // b.any
  406e18:	ldr	x0, [sp, #72]
  406e1c:	add	x0, x0, #0x4
  406e20:	ldrb	w0, [x0]
  406e24:	cmp	w0, #0x2f
  406e28:	b.ls	406f70 <feof@plt+0x50a0>  // b.plast
  406e2c:	ldr	x0, [sp, #72]
  406e30:	add	x0, x0, #0x4
  406e34:	ldrb	w0, [x0]
  406e38:	cmp	w0, #0x39
  406e3c:	b.hi	406f70 <feof@plt+0x50a0>  // b.pmore
  406e40:	ldr	x0, [sp, #72]
  406e44:	add	x0, x0, #0x4
  406e48:	ldrb	w0, [x0]
  406e4c:	sub	w0, w0, #0x30
  406e50:	str	w0, [sp, #68]
  406e54:	ldr	x0, [sp, #72]
  406e58:	add	x0, x0, #0x5
  406e5c:	ldrb	w0, [x0]
  406e60:	cmp	w0, #0x0
  406e64:	b.ne	406e70 <feof@plt+0x4fa0>  // b.any
  406e68:	ldr	w0, [sp, #68]
  406e6c:	b	407030 <feof@plt+0x5160>
  406e70:	ldr	w0, [sp, #68]
  406e74:	cmp	w0, #0x0
  406e78:	b.le	406f70 <feof@plt+0x50a0>
  406e7c:	ldr	x0, [sp, #72]
  406e80:	add	x0, x0, #0x5
  406e84:	ldrb	w0, [x0]
  406e88:	cmp	w0, #0x2f
  406e8c:	b.ls	406f70 <feof@plt+0x50a0>  // b.plast
  406e90:	ldr	x0, [sp, #72]
  406e94:	add	x0, x0, #0x5
  406e98:	ldrb	w0, [x0]
  406e9c:	cmp	w0, #0x39
  406ea0:	b.hi	406f70 <feof@plt+0x50a0>  // b.pmore
  406ea4:	ldr	w1, [sp, #68]
  406ea8:	mov	w0, w1
  406eac:	lsl	w0, w0, #2
  406eb0:	add	w0, w0, w1
  406eb4:	lsl	w0, w0, #1
  406eb8:	mov	w1, w0
  406ebc:	ldr	x0, [sp, #72]
  406ec0:	add	x0, x0, #0x5
  406ec4:	ldrb	w0, [x0]
  406ec8:	sub	w0, w0, #0x30
  406ecc:	add	w0, w1, w0
  406ed0:	str	w0, [sp, #68]
  406ed4:	ldr	x0, [sp, #72]
  406ed8:	add	x0, x0, #0x6
  406edc:	ldrb	w0, [x0]
  406ee0:	cmp	w0, #0x0
  406ee4:	b.ne	406ef0 <feof@plt+0x5020>  // b.any
  406ee8:	ldr	w0, [sp, #68]
  406eec:	b	407030 <feof@plt+0x5160>
  406ef0:	ldr	x0, [sp, #72]
  406ef4:	add	x0, x0, #0x6
  406ef8:	ldrb	w0, [x0]
  406efc:	cmp	w0, #0x2f
  406f00:	b.ls	406f70 <feof@plt+0x50a0>  // b.plast
  406f04:	ldr	x0, [sp, #72]
  406f08:	add	x0, x0, #0x6
  406f0c:	ldrb	w0, [x0]
  406f10:	cmp	w0, #0x39
  406f14:	b.hi	406f70 <feof@plt+0x50a0>  // b.pmore
  406f18:	ldr	w1, [sp, #68]
  406f1c:	mov	w0, w1
  406f20:	lsl	w0, w0, #2
  406f24:	add	w0, w0, w1
  406f28:	lsl	w0, w0, #1
  406f2c:	mov	w1, w0
  406f30:	ldr	x0, [sp, #72]
  406f34:	add	x0, x0, #0x6
  406f38:	ldrb	w0, [x0]
  406f3c:	sub	w0, w0, #0x30
  406f40:	add	w0, w1, w0
  406f44:	str	w0, [sp, #68]
  406f48:	ldr	x0, [sp, #72]
  406f4c:	add	x0, x0, #0x7
  406f50:	ldrb	w0, [x0]
  406f54:	cmp	w0, #0x0
  406f58:	b.ne	406f70 <feof@plt+0x50a0>  // b.any
  406f5c:	ldr	w0, [sp, #68]
  406f60:	cmp	w0, #0x7f
  406f64:	b.gt	406f70 <feof@plt+0x50a0>
  406f68:	ldr	w0, [sp, #68]
  406f6c:	b	407030 <feof@plt+0x5160>
  406f70:	ldr	x0, [sp, #72]
  406f74:	bl	41194c <_ZdlPvm@@Base+0x28a8>
  406f78:	cmp	x0, #0x0
  406f7c:	cset	w0, ne  // ne = any
  406f80:	and	w0, w0, #0xff
  406f84:	cmp	w0, #0x0
  406f88:	b.eq	406fa4 <feof@plt+0x50d4>  // b.none
  406f8c:	ldr	x0, [sp, #72]
  406f90:	add	x0, x0, #0x1
  406f94:	add	x1, sp, #0x28
  406f98:	mov	w2, #0x10                  	// #16
  406f9c:	bl	401b10 <strtol@plt>
  406fa0:	b	407030 <feof@plt+0x5160>
  406fa4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  406fa8:	add	x1, x0, #0xed0
  406fac:	add	x0, sp, #0x30
  406fb0:	ldrh	w2, [x1]
  406fb4:	strh	w2, [x0]
  406fb8:	ldrb	w1, [x1, #2]
  406fbc:	strb	w1, [x0, #2]
  406fc0:	ldr	x0, [sp, #72]
  406fc4:	add	x0, x0, #0x1
  406fc8:	ldrb	w0, [x0]
  406fcc:	cmp	w0, #0x0
  406fd0:	b.ne	406fe8 <feof@plt+0x5118>  // b.any
  406fd4:	ldr	x0, [sp, #72]
  406fd8:	ldrb	w0, [x0]
  406fdc:	strb	w0, [sp, #49]
  406fe0:	add	x0, sp, #0x30
  406fe4:	str	x0, [sp, #72]
  406fe8:	ldr	x0, [sp, #72]
  406fec:	bl	40d730 <feof@plt+0xb860>
  406ff0:	str	x0, [sp, #56]
  406ff4:	ldr	x0, [sp, #56]
  406ff8:	cmp	x0, #0x0
  406ffc:	b.eq	40702c <feof@plt+0x515c>  // b.none
  407000:	mov	w1, #0x5f                  	// #95
  407004:	ldr	x0, [sp, #56]
  407008:	bl	401b30 <strchr@plt>
  40700c:	cmp	x0, #0x0
  407010:	b.ne	40702c <feof@plt+0x515c>  // b.any
  407014:	add	x0, sp, #0x20
  407018:	mov	w2, #0x10                  	// #16
  40701c:	mov	x1, x0
  407020:	ldr	x0, [sp, #56]
  407024:	bl	401b10 <strtol@plt>
  407028:	b	407030 <feof@plt+0x5160>
  40702c:	mov	w0, #0xffffffff            	// #-1
  407030:	ldp	x29, x30, [sp], #80
  407034:	ret
  407038:	stp	x29, x30, [sp, #-32]!
  40703c:	mov	x29, sp
  407040:	str	x0, [sp, #24]
  407044:	str	x1, [sp, #16]
  407048:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40704c:	add	x1, x0, #0x658
  407050:	ldr	x0, [sp, #24]
  407054:	str	x1, [x0]
  407058:	ldr	x0, [sp, #24]
  40705c:	str	wzr, [x0, #8]
  407060:	ldr	x0, [sp, #24]
  407064:	str	xzr, [x0, #16]
  407068:	ldr	x0, [sp, #24]
  40706c:	str	wzr, [x0, #24]
  407070:	ldr	x0, [sp, #24]
  407074:	str	wzr, [x0, #28]
  407078:	ldr	x0, [sp, #24]
  40707c:	str	xzr, [x0, #64]
  407080:	ldr	x0, [sp, #24]
  407084:	str	wzr, [x0, #72]
  407088:	ldr	x0, [sp, #24]
  40708c:	str	xzr, [x0, #80]
  407090:	ldr	x0, [sp, #24]
  407094:	str	wzr, [x0, #88]
  407098:	ldr	x0, [sp, #24]
  40709c:	str	wzr, [x0, #92]
  4070a0:	ldr	x0, [sp, #24]
  4070a4:	str	xzr, [x0, #96]
  4070a8:	ldr	x0, [sp, #16]
  4070ac:	bl	401a90 <strlen@plt>
  4070b0:	add	x0, x0, #0x1
  4070b4:	bl	401a00 <_Znam@plt>
  4070b8:	mov	x1, x0
  4070bc:	ldr	x0, [sp, #24]
  4070c0:	str	x1, [x0, #32]
  4070c4:	ldr	x0, [sp, #24]
  4070c8:	ldr	x0, [x0, #32]
  4070cc:	ldr	x1, [sp, #16]
  4070d0:	bl	401b90 <strcpy@plt>
  4070d4:	ldr	x0, [sp, #24]
  4070d8:	str	xzr, [x0, #40]
  4070dc:	ldr	x0, [sp, #24]
  4070e0:	str	xzr, [x0, #48]
  4070e4:	ldr	x0, [sp, #24]
  4070e8:	str	wzr, [x0, #56]
  4070ec:	nop
  4070f0:	ldp	x29, x30, [sp], #32
  4070f4:	ret
  4070f8:	stp	x29, x30, [sp, #-80]!
  4070fc:	mov	x29, sp
  407100:	str	x19, [sp, #16]
  407104:	str	x0, [sp, #40]
  407108:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40710c:	add	x1, x0, #0x658
  407110:	ldr	x0, [sp, #40]
  407114:	str	x1, [x0]
  407118:	str	wzr, [sp, #76]
  40711c:	ldr	x0, [sp, #40]
  407120:	ldr	w0, [x0, #88]
  407124:	ldr	w1, [sp, #76]
  407128:	cmp	w1, w0
  40712c:	b.ge	4071c0 <feof@plt+0x52f0>  // b.tcont
  407130:	ldr	x0, [sp, #40]
  407134:	ldr	x2, [x0, #80]
  407138:	ldrsw	x1, [sp, #76]
  40713c:	mov	x0, x1
  407140:	lsl	x0, x0, #2
  407144:	add	x0, x0, x1
  407148:	lsl	x0, x0, #3
  40714c:	add	x0, x2, x0
  407150:	ldr	x0, [x0, #32]
  407154:	cmp	x0, #0x0
  407158:	b.eq	4071b0 <feof@plt+0x52e0>  // b.none
  40715c:	ldr	x0, [sp, #40]
  407160:	ldr	x2, [x0, #80]
  407164:	ldrsw	x1, [sp, #76]
  407168:	mov	x0, x1
  40716c:	lsl	x0, x0, #2
  407170:	add	x0, x0, x1
  407174:	lsl	x0, x0, #3
  407178:	add	x0, x2, x0
  40717c:	ldr	x0, [x0, #32]
  407180:	cmp	x0, #0x0
  407184:	b.eq	4071b0 <feof@plt+0x52e0>  // b.none
  407188:	ldr	x0, [sp, #40]
  40718c:	ldr	x2, [x0, #80]
  407190:	ldrsw	x1, [sp, #76]
  407194:	mov	x0, x1
  407198:	lsl	x0, x0, #2
  40719c:	add	x0, x0, x1
  4071a0:	lsl	x0, x0, #3
  4071a4:	add	x0, x2, x0
  4071a8:	ldr	x0, [x0, #32]
  4071ac:	bl	401d00 <_ZdaPv@plt>
  4071b0:	ldr	w0, [sp, #76]
  4071b4:	add	w0, w0, #0x1
  4071b8:	str	w0, [sp, #76]
  4071bc:	b	40711c <feof@plt+0x524c>
  4071c0:	ldr	x0, [sp, #40]
  4071c4:	ldr	x0, [x0, #80]
  4071c8:	cmp	x0, #0x0
  4071cc:	b.eq	4071dc <feof@plt+0x530c>  // b.none
  4071d0:	ldr	x0, [sp, #40]
  4071d4:	ldr	x0, [x0, #80]
  4071d8:	bl	401d00 <_ZdaPv@plt>
  4071dc:	ldr	x0, [sp, #40]
  4071e0:	ldr	x0, [x0, #64]
  4071e4:	cmp	x0, #0x0
  4071e8:	b.eq	4071f8 <feof@plt+0x5328>  // b.none
  4071ec:	ldr	x0, [sp, #40]
  4071f0:	ldr	x0, [x0, #64]
  4071f4:	bl	401d00 <_ZdaPv@plt>
  4071f8:	ldr	x0, [sp, #40]
  4071fc:	ldr	x0, [x0, #16]
  407200:	cmp	x0, #0x0
  407204:	b.eq	407298 <feof@plt+0x53c8>  // b.none
  407208:	str	wzr, [sp, #72]
  40720c:	ldr	w0, [sp, #72]
  407210:	cmp	w0, #0x1f6
  407214:	b.gt	40727c <feof@plt+0x53ac>
  407218:	ldr	x0, [sp, #40]
  40721c:	ldr	x1, [x0, #16]
  407220:	ldrsw	x0, [sp, #72]
  407224:	lsl	x0, x0, #3
  407228:	add	x0, x1, x0
  40722c:	ldr	x0, [x0]
  407230:	str	x0, [sp, #64]
  407234:	ldr	x0, [sp, #64]
  407238:	cmp	x0, #0x0
  40723c:	b.eq	40726c <feof@plt+0x539c>  // b.none
  407240:	ldr	x0, [sp, #64]
  407244:	str	x0, [sp, #56]
  407248:	ldr	x0, [sp, #64]
  40724c:	ldr	x0, [x0, #24]
  407250:	str	x0, [sp, #64]
  407254:	ldr	x0, [sp, #56]
  407258:	cmp	x0, #0x0
  40725c:	b.eq	407234 <feof@plt+0x5364>  // b.none
  407260:	mov	x1, #0x20                  	// #32
  407264:	bl	40f0a4 <_ZdlPvm@@Base>
  407268:	b	407234 <feof@plt+0x5364>
  40726c:	ldr	w0, [sp, #72]
  407270:	add	w0, w0, #0x1
  407274:	str	w0, [sp, #72]
  407278:	b	40720c <feof@plt+0x533c>
  40727c:	ldr	x0, [sp, #40]
  407280:	ldr	x0, [x0, #16]
  407284:	cmp	x0, #0x0
  407288:	b.eq	407298 <feof@plt+0x53c8>  // b.none
  40728c:	ldr	x0, [sp, #40]
  407290:	ldr	x0, [x0, #16]
  407294:	bl	401d00 <_ZdaPv@plt>
  407298:	ldr	x0, [sp, #40]
  40729c:	ldr	x0, [x0, #32]
  4072a0:	cmp	x0, #0x0
  4072a4:	b.eq	4072b4 <feof@plt+0x53e4>  // b.none
  4072a8:	ldr	x0, [sp, #40]
  4072ac:	ldr	x0, [x0, #32]
  4072b0:	bl	401d00 <_ZdaPv@plt>
  4072b4:	ldr	x0, [sp, #40]
  4072b8:	ldr	x0, [x0, #40]
  4072bc:	cmp	x0, #0x0
  4072c0:	b.eq	4072d0 <feof@plt+0x5400>  // b.none
  4072c4:	ldr	x0, [sp, #40]
  4072c8:	ldr	x0, [x0, #40]
  4072cc:	bl	401d00 <_ZdaPv@plt>
  4072d0:	ldr	x0, [sp, #40]
  4072d4:	ldr	x0, [x0, #96]
  4072d8:	cmp	x0, #0x0
  4072dc:	b.eq	407324 <feof@plt+0x5454>  // b.none
  4072e0:	ldr	x0, [sp, #40]
  4072e4:	ldr	x0, [x0, #96]
  4072e8:	str	x0, [sp, #48]
  4072ec:	ldr	x0, [sp, #40]
  4072f0:	ldr	x0, [x0, #96]
  4072f4:	ldr	x1, [x0]
  4072f8:	ldr	x0, [sp, #40]
  4072fc:	str	x1, [x0, #96]
  407300:	ldr	x19, [sp, #48]
  407304:	cmp	x19, #0x0
  407308:	b.eq	4072d0 <feof@plt+0x5400>  // b.none
  40730c:	mov	x0, x19
  407310:	bl	4078e8 <feof@plt+0x5a18>
  407314:	mov	x1, #0x18                  	// #24
  407318:	mov	x0, x19
  40731c:	bl	40f0a4 <_ZdlPvm@@Base>
  407320:	b	4072d0 <feof@plt+0x5400>
  407324:	nop
  407328:	ldr	x19, [sp, #16]
  40732c:	ldp	x29, x30, [sp], #80
  407330:	ret
  407334:	stp	x29, x30, [sp, #-32]!
  407338:	mov	x29, sp
  40733c:	str	x0, [sp, #24]
  407340:	ldr	x0, [sp, #24]
  407344:	bl	4070f8 <feof@plt+0x5228>
  407348:	mov	x1, #0x68                  	// #104
  40734c:	ldr	x0, [sp, #24]
  407350:	bl	40f0a4 <_ZdlPvm@@Base>
  407354:	ldp	x29, x30, [sp], #32
  407358:	ret
  40735c:	stp	x29, x30, [sp, #-48]!
  407360:	mov	x29, sp
  407364:	str	w0, [sp, #28]
  407368:	str	w1, [sp, #24]
  40736c:	str	w2, [sp, #20]
  407370:	ldr	w0, [sp, #24]
  407374:	cmp	w0, #0x0
  407378:	b.lt	407390 <feof@plt+0x54c0>  // b.tstop
  40737c:	ldr	w0, [sp, #20]
  407380:	cmp	w0, #0x0
  407384:	b.le	407390 <feof@plt+0x54c0>
  407388:	mov	w0, #0x1                   	// #1
  40738c:	b	407394 <feof@plt+0x54c4>
  407390:	mov	w0, #0x0                   	// #0
  407394:	mov	w3, w0
  407398:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40739c:	add	x2, x0, #0xed8
  4073a0:	mov	w1, #0xea                  	// #234
  4073a4:	mov	w0, w3
  4073a8:	bl	406594 <feof@plt+0x46c4>
  4073ac:	ldr	w0, [sp, #20]
  4073b0:	lsr	w1, w0, #31
  4073b4:	add	w0, w1, w0
  4073b8:	asr	w0, w0, #1
  4073bc:	str	w0, [sp, #44]
  4073c0:	ldr	w0, [sp, #24]
  4073c4:	cmp	w0, #0x0
  4073c8:	b.ne	4073d4 <feof@plt+0x5504>  // b.any
  4073cc:	mov	w0, #0x0                   	// #0
  4073d0:	b	4074c0 <feof@plt+0x55f0>
  4073d4:	ldr	w0, [sp, #28]
  4073d8:	cmp	w0, #0x0
  4073dc:	b.lt	407450 <feof@plt+0x5580>  // b.tstop
  4073e0:	mov	w1, #0x7fffffff            	// #2147483647
  4073e4:	ldr	w0, [sp, #44]
  4073e8:	sub	w1, w1, w0
  4073ec:	ldr	w0, [sp, #24]
  4073f0:	sdiv	w0, w1, w0
  4073f4:	ldr	w1, [sp, #28]
  4073f8:	cmp	w1, w0
  4073fc:	b.gt	407420 <feof@plt+0x5550>
  407400:	ldr	w1, [sp, #28]
  407404:	ldr	w0, [sp, #24]
  407408:	mul	w1, w1, w0
  40740c:	ldr	w0, [sp, #44]
  407410:	add	w1, w1, w0
  407414:	ldr	w0, [sp, #20]
  407418:	sdiv	w0, w1, w0
  40741c:	b	4074c0 <feof@plt+0x55f0>
  407420:	ldr	w0, [sp, #28]
  407424:	scvtf	d1, w0
  407428:	ldr	w0, [sp, #24]
  40742c:	scvtf	d0, w0
  407430:	fmul	d1, d1, d0
  407434:	ldr	w0, [sp, #20]
  407438:	scvtf	d0, w0
  40743c:	fdiv	d1, d1, d0
  407440:	fmov	d0, #5.000000000000000000e-01
  407444:	fadd	d0, d1, d0
  407448:	fcvtzs	w0, d0
  40744c:	b	4074c0 <feof@plt+0x55f0>
  407450:	ldr	w0, [sp, #28]
  407454:	neg	w1, w0
  407458:	ldr	w0, [sp, #44]
  40745c:	mov	w2, #0x80000000            	// #-2147483648
  407460:	sub	w2, w2, w0
  407464:	ldr	w0, [sp, #24]
  407468:	udiv	w0, w2, w0
  40746c:	cmp	w1, w0
  407470:	b.hi	407494 <feof@plt+0x55c4>  // b.pmore
  407474:	ldr	w1, [sp, #28]
  407478:	ldr	w0, [sp, #24]
  40747c:	mul	w1, w1, w0
  407480:	ldr	w0, [sp, #44]
  407484:	sub	w1, w1, w0
  407488:	ldr	w0, [sp, #20]
  40748c:	sdiv	w0, w1, w0
  407490:	b	4074c0 <feof@plt+0x55f0>
  407494:	ldr	w0, [sp, #28]
  407498:	scvtf	d1, w0
  40749c:	ldr	w0, [sp, #24]
  4074a0:	scvtf	d0, w0
  4074a4:	fmul	d1, d1, d0
  4074a8:	ldr	w0, [sp, #20]
  4074ac:	scvtf	d0, w0
  4074b0:	fdiv	d1, d1, d0
  4074b4:	fmov	d0, #5.000000000000000000e-01
  4074b8:	fsub	d0, d1, d0
  4074bc:	fcvtzs	w0, d0
  4074c0:	ldp	x29, x30, [sp], #48
  4074c4:	ret
  4074c8:	stp	x29, x30, [sp, #-32]!
  4074cc:	mov	x29, sp
  4074d0:	str	w0, [sp, #28]
  4074d4:	str	w1, [sp, #24]
  4074d8:	str	w2, [sp, #20]
  4074dc:	str	w3, [sp, #16]
  4074e0:	ldr	w0, [sp, #24]
  4074e4:	cmp	w0, #0x0
  4074e8:	b.lt	40750c <feof@plt+0x563c>  // b.tstop
  4074ec:	ldr	w0, [sp, #20]
  4074f0:	cmp	w0, #0x0
  4074f4:	b.le	40750c <feof@plt+0x563c>
  4074f8:	ldr	w0, [sp, #16]
  4074fc:	cmp	w0, #0x0
  407500:	b.le	40750c <feof@plt+0x563c>
  407504:	mov	w0, #0x1                   	// #1
  407508:	b	407510 <feof@plt+0x5640>
  40750c:	mov	w0, #0x0                   	// #0
  407510:	mov	w3, w0
  407514:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  407518:	add	x2, x0, #0xed8
  40751c:	mov	w1, #0xfc                  	// #252
  407520:	mov	w0, w3
  407524:	bl	406594 <feof@plt+0x46c4>
  407528:	ldr	w0, [sp, #24]
  40752c:	cmp	w0, #0x0
  407530:	b.ne	40753c <feof@plt+0x566c>  // b.any
  407534:	mov	w0, #0x0                   	// #0
  407538:	b	4075dc <feof@plt+0x570c>
  40753c:	ldr	w0, [sp, #28]
  407540:	cmp	w0, #0x0
  407544:	b.lt	407594 <feof@plt+0x56c4>  // b.tstop
  407548:	ldr	w0, [sp, #28]
  40754c:	scvtf	d1, w0
  407550:	ldr	w0, [sp, #24]
  407554:	scvtf	d0, w0
  407558:	fmul	d1, d1, d0
  40755c:	ldr	w0, [sp, #20]
  407560:	scvtf	d0, w0
  407564:	fdiv	d1, d1, d0
  407568:	ldr	w0, [sp, #16]
  40756c:	scvtf	d0, w0
  407570:	mov	x0, #0x400000000000        	// #70368744177664
  407574:	movk	x0, #0x408f, lsl #48
  407578:	fmov	d2, x0
  40757c:	fdiv	d0, d0, d2
  407580:	fmul	d1, d1, d0
  407584:	fmov	d0, #5.000000000000000000e-01
  407588:	fadd	d0, d1, d0
  40758c:	fcvtzs	w0, d0
  407590:	b	4075dc <feof@plt+0x570c>
  407594:	ldr	w0, [sp, #28]
  407598:	scvtf	d1, w0
  40759c:	ldr	w0, [sp, #24]
  4075a0:	scvtf	d0, w0
  4075a4:	fmul	d1, d1, d0
  4075a8:	ldr	w0, [sp, #20]
  4075ac:	scvtf	d0, w0
  4075b0:	fdiv	d1, d1, d0
  4075b4:	ldr	w0, [sp, #16]
  4075b8:	scvtf	d0, w0
  4075bc:	mov	x0, #0x400000000000        	// #70368744177664
  4075c0:	movk	x0, #0x408f, lsl #48
  4075c4:	fmov	d2, x0
  4075c8:	fdiv	d0, d0, d2
  4075cc:	fmul	d1, d1, d0
  4075d0:	fmov	d0, #5.000000000000000000e-01
  4075d4:	fsub	d0, d1, d0
  4075d8:	fcvtzs	w0, d0
  4075dc:	ldp	x29, x30, [sp], #32
  4075e0:	ret
  4075e4:	stp	x29, x30, [sp, #-48]!
  4075e8:	mov	x29, sp
  4075ec:	str	x0, [sp, #24]
  4075f0:	strb	w1, [sp, #23]
  4075f4:	str	xzr, [sp, #40]
  4075f8:	ldrb	w0, [sp, #23]
  4075fc:	cmp	w0, #0x70
  407600:	b.eq	40763c <feof@plt+0x576c>  // b.none
  407604:	cmp	w0, #0x70
  407608:	b.gt	407668 <feof@plt+0x5798>
  40760c:	cmp	w0, #0x69
  407610:	b.eq	407630 <feof@plt+0x5760>  // b.none
  407614:	cmp	w0, #0x69
  407618:	b.gt	407668 <feof@plt+0x5798>
  40761c:	cmp	w0, #0x50
  407620:	b.eq	40764c <feof@plt+0x577c>  // b.none
  407624:	cmp	w0, #0x63
  407628:	b.eq	407658 <feof@plt+0x5788>  // b.none
  40762c:	b	407668 <feof@plt+0x5798>
  407630:	fmov	d0, #1.000000000000000000e+00
  407634:	str	d0, [sp, #40]
  407638:	b	407680 <feof@plt+0x57b0>
  40763c:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  407640:	fmov	d0, x0
  407644:	str	d0, [sp, #40]
  407648:	b	407680 <feof@plt+0x57b0>
  40764c:	fmov	d0, #6.000000000000000000e+00
  407650:	str	d0, [sp, #40]
  407654:	b	407680 <feof@plt+0x57b0>
  407658:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40765c:	ldr	d0, [x0, #1592]
  407660:	str	d0, [sp, #40]
  407664:	b	407680 <feof@plt+0x57b0>
  407668:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40766c:	add	x2, x0, #0xed8
  407670:	mov	w1, #0x11f                 	// #287
  407674:	mov	w0, #0x0                   	// #0
  407678:	bl	406594 <feof@plt+0x46c4>
  40767c:	nop
  407680:	ldr	d0, [sp, #40]
  407684:	fcmp	d0, #0.0
  407688:	b.eq	4076ac <feof@plt+0x57dc>  // b.none
  40768c:	ldr	x0, [sp, #24]
  407690:	ldr	d1, [x0]
  407694:	ldr	d0, [sp, #40]
  407698:	fdiv	d0, d1, d0
  40769c:	ldr	x0, [sp, #24]
  4076a0:	str	d0, [x0]
  4076a4:	mov	w0, #0x1                   	// #1
  4076a8:	b	4076b0 <feof@plt+0x57e0>
  4076ac:	mov	w0, #0x0                   	// #0
  4076b0:	ldp	x29, x30, [sp], #48
  4076b4:	ret
  4076b8:	stp	x29, x30, [sp, #-80]!
  4076bc:	mov	x29, sp
  4076c0:	str	d8, [sp, #16]
  4076c4:	str	x0, [sp, #56]
  4076c8:	str	x1, [sp, #48]
  4076cc:	str	w2, [sp, #44]
  4076d0:	str	w3, [sp, #40]
  4076d4:	ldr	w2, [sp, #44]
  4076d8:	ldr	x1, [sp, #48]
  4076dc:	ldr	x0, [sp, #56]
  4076e0:	bl	407d30 <feof@plt+0x5e60>
  4076e4:	str	w0, [sp, #76]
  4076e8:	ldr	w0, [sp, #76]
  4076ec:	scvtf	d8, w0
  4076f0:	ldr	x0, [sp, #56]
  4076f4:	ldr	d1, [x0, #48]
  4076f8:	ldr	w0, [sp, #40]
  4076fc:	scvtf	d0, w0
  407700:	fadd	d0, d1, d0
  407704:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  407708:	ldr	d1, [x0, #1600]
  40770c:	fmul	d0, d0, d1
  407710:	mov	x0, #0x800000000000        	// #140737488355328
  407714:	movk	x0, #0x4066, lsl #48
  407718:	fmov	d1, x0
  40771c:	fdiv	d0, d0, d1
  407720:	bl	401e50 <tan@plt>
  407724:	fmul	d1, d8, d0
  407728:	fmov	d0, #5.000000000000000000e-01
  40772c:	fadd	d0, d1, d0
  407730:	fcvtzs	w0, d0
  407734:	ldr	d8, [sp, #16]
  407738:	ldp	x29, x30, [sp], #80
  40773c:	ret
  407740:	stp	x29, x30, [sp, #-48]!
  407744:	mov	x29, sp
  407748:	str	x0, [sp, #24]
  40774c:	str	x1, [sp, #16]
  407750:	ldr	x0, [sp, #16]
  407754:	bl	40b314 <feof@plt+0x9444>
  407758:	str	w0, [sp, #44]
  40775c:	ldr	w0, [sp, #44]
  407760:	mvn	w0, w0
  407764:	lsr	w0, w0, #31
  407768:	and	w0, w0, #0xff
  40776c:	mov	w3, w0
  407770:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  407774:	add	x2, x0, #0xed8
  407778:	mov	w1, #0x132                 	// #306
  40777c:	mov	w0, w3
  407780:	bl	406594 <feof@plt+0x46c4>
  407784:	ldr	x0, [sp, #24]
  407788:	ldr	w0, [x0, #72]
  40778c:	ldr	w1, [sp, #44]
  407790:	cmp	w1, w0
  407794:	b.ge	4077c0 <feof@plt+0x58f0>  // b.tcont
  407798:	ldr	x0, [sp, #24]
  40779c:	ldr	x1, [x0, #64]
  4077a0:	ldrsw	x0, [sp, #44]
  4077a4:	lsl	x0, x0, #2
  4077a8:	add	x0, x1, x0
  4077ac:	ldr	w0, [x0]
  4077b0:	cmp	w0, #0x0
  4077b4:	b.lt	4077c0 <feof@plt+0x58f0>  // b.tstop
  4077b8:	mov	w0, #0x1                   	// #1
  4077bc:	b	407820 <feof@plt+0x5950>
  4077c0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4077c4:	add	x0, x0, #0xc0
  4077c8:	ldr	w0, [x0]
  4077cc:	cmp	w0, #0x0
  4077d0:	b.eq	40781c <feof@plt+0x594c>  // b.none
  4077d4:	ldr	x0, [sp, #16]
  4077d8:	bl	406da8 <feof@plt+0x4ed8>
  4077dc:	mvn	w0, w0
  4077e0:	lsr	w0, w0, #31
  4077e4:	and	w0, w0, #0xff
  4077e8:	cmp	w0, #0x0
  4077ec:	b.eq	4077f8 <feof@plt+0x5928>  // b.none
  4077f0:	mov	w0, #0x1                   	// #1
  4077f4:	b	407820 <feof@plt+0x5950>
  4077f8:	ldr	x0, [sp, #16]
  4077fc:	bl	40b2fc <feof@plt+0x942c>
  407800:	mvn	w0, w0
  407804:	lsr	w0, w0, #31
  407808:	and	w0, w0, #0xff
  40780c:	cmp	w0, #0x0
  407810:	b.eq	40781c <feof@plt+0x594c>  // b.none
  407814:	mov	w0, #0x1                   	// #1
  407818:	b	407820 <feof@plt+0x5950>
  40781c:	mov	w0, #0x0                   	// #0
  407820:	ldp	x29, x30, [sp], #48
  407824:	ret
  407828:	sub	sp, sp, #0x10
  40782c:	str	x0, [sp, #8]
  407830:	ldr	x0, [sp, #8]
  407834:	ldr	w0, [x0, #28]
  407838:	add	sp, sp, #0x10
  40783c:	ret
  407840:	stp	x29, x30, [sp, #-64]!
  407844:	mov	x29, sp
  407848:	str	x0, [sp, #40]
  40784c:	str	w1, [sp, #36]
  407850:	str	w2, [sp, #32]
  407854:	str	x3, [sp, #24]
  407858:	ldr	x0, [sp, #40]
  40785c:	ldr	x1, [sp, #24]
  407860:	str	x1, [x0]
  407864:	ldr	x0, [sp, #40]
  407868:	ldr	w1, [sp, #36]
  40786c:	str	w1, [x0, #8]
  407870:	ldrsw	x0, [sp, #32]
  407874:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  407878:	cmp	x0, x1
  40787c:	b.hi	40789c <feof@plt+0x59cc>  // b.pmore
  407880:	lsl	x0, x0, #2
  407884:	bl	401a00 <_Znam@plt>
  407888:	mov	x1, x0
  40788c:	ldr	x0, [sp, #40]
  407890:	str	x1, [x0, #16]
  407894:	str	wzr, [sp, #60]
  407898:	b	4078a0 <feof@plt+0x59d0>
  40789c:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  4078a0:	ldr	w1, [sp, #60]
  4078a4:	ldr	w0, [sp, #32]
  4078a8:	cmp	w1, w0
  4078ac:	b.ge	4078dc <feof@plt+0x5a0c>  // b.tcont
  4078b0:	ldr	x0, [sp, #40]
  4078b4:	ldr	x1, [x0, #16]
  4078b8:	ldrsw	x0, [sp, #60]
  4078bc:	lsl	x0, x0, #2
  4078c0:	add	x0, x1, x0
  4078c4:	mov	w1, #0xffffffff            	// #-1
  4078c8:	str	w1, [x0]
  4078cc:	ldr	w0, [sp, #60]
  4078d0:	add	w0, w0, #0x1
  4078d4:	str	w0, [sp, #60]
  4078d8:	b	4078a0 <feof@plt+0x59d0>
  4078dc:	nop
  4078e0:	ldp	x29, x30, [sp], #64
  4078e4:	ret
  4078e8:	stp	x29, x30, [sp, #-32]!
  4078ec:	mov	x29, sp
  4078f0:	str	x0, [sp, #24]
  4078f4:	ldr	x0, [sp, #24]
  4078f8:	ldr	x0, [x0, #16]
  4078fc:	cmp	x0, #0x0
  407900:	b.eq	407910 <feof@plt+0x5a40>  // b.none
  407904:	ldr	x0, [sp, #24]
  407908:	ldr	x0, [x0, #16]
  40790c:	bl	401d00 <_ZdaPv@plt>
  407910:	nop
  407914:	ldp	x29, x30, [sp], #32
  407918:	ret
  40791c:	stp	x29, x30, [sp, #-128]!
  407920:	mov	x29, sp
  407924:	stp	x19, x20, [sp, #16]
  407928:	str	x0, [sp, #56]
  40792c:	str	x1, [sp, #48]
  407930:	str	w2, [sp, #44]
  407934:	ldr	x0, [sp, #48]
  407938:	bl	40b314 <feof@plt+0x9444>
  40793c:	str	w0, [sp, #104]
  407940:	ldr	w0, [sp, #104]
  407944:	mvn	w0, w0
  407948:	lsr	w0, w0, #31
  40794c:	and	w0, w0, #0xff
  407950:	mov	w3, w0
  407954:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  407958:	add	x2, x0, #0xed8
  40795c:	mov	w1, #0x158                 	// #344
  407960:	mov	w0, w3
  407964:	bl	406594 <feof@plt+0x46c4>
  407968:	ldr	x0, [sp, #56]
  40796c:	ldr	w0, [x0, #56]
  407970:	cmp	w0, #0x0
  407974:	b.ne	407984 <feof@plt+0x5ab4>  // b.any
  407978:	ldr	w0, [sp, #44]
  40797c:	str	w0, [sp, #124]
  407980:	b	407a14 <feof@plt+0x5b44>
  407984:	ldr	x0, [sp, #56]
  407988:	ldr	w0, [x0, #56]
  40798c:	mov	w1, #0xfe0b                	// #65035
  407990:	movk	w1, #0x7fff, lsl #16
  407994:	sdiv	w0, w1, w0
  407998:	ldr	w1, [sp, #44]
  40799c:	cmp	w1, w0
  4079a0:	b.gt	4079dc <feof@plt+0x5b0c>
  4079a4:	ldr	x0, [sp, #56]
  4079a8:	ldr	w1, [x0, #56]
  4079ac:	ldr	w0, [sp, #44]
  4079b0:	mul	w0, w1, w0
  4079b4:	add	w0, w0, #0x1f4
  4079b8:	mov	w1, #0x4dd3                	// #19923
  4079bc:	movk	w1, #0x1062, lsl #16
  4079c0:	smull	x1, w0, w1
  4079c4:	lsr	x1, x1, #32
  4079c8:	asr	w1, w1, #6
  4079cc:	asr	w0, w0, #31
  4079d0:	sub	w0, w1, w0
  4079d4:	str	w0, [sp, #124]
  4079d8:	b	407a14 <feof@plt+0x5b44>
  4079dc:	ldr	w0, [sp, #44]
  4079e0:	scvtf	d1, w0
  4079e4:	ldr	x0, [sp, #56]
  4079e8:	ldr	w0, [x0, #56]
  4079ec:	scvtf	d0, w0
  4079f0:	fmul	d0, d1, d0
  4079f4:	mov	x0, #0x400000000000        	// #70368744177664
  4079f8:	movk	x0, #0x408f, lsl #48
  4079fc:	fmov	d1, x0
  407a00:	fdiv	d1, d0, d1
  407a04:	fmov	d0, #5.000000000000000000e-01
  407a08:	fadd	d0, d1, d0
  407a0c:	fcvtzs	w0, d0
  407a10:	str	w0, [sp, #124]
  407a14:	ldr	x0, [sp, #56]
  407a18:	ldr	w0, [x0, #72]
  407a1c:	ldr	w1, [sp, #104]
  407a20:	cmp	w1, w0
  407a24:	b.ge	407c5c <feof@plt+0x5d8c>  // b.tcont
  407a28:	ldr	x0, [sp, #56]
  407a2c:	ldr	x1, [x0, #64]
  407a30:	ldrsw	x0, [sp, #104]
  407a34:	lsl	x0, x0, #2
  407a38:	add	x0, x1, x0
  407a3c:	ldr	w0, [x0]
  407a40:	cmp	w0, #0x0
  407a44:	b.lt	407c5c <feof@plt+0x5d8c>  // b.tstop
  407a48:	ldr	x0, [sp, #56]
  407a4c:	ldr	x1, [x0, #64]
  407a50:	ldrsw	x0, [sp, #104]
  407a54:	lsl	x0, x0, #2
  407a58:	add	x0, x1, x0
  407a5c:	ldr	w0, [x0]
  407a60:	str	w0, [sp, #100]
  407a64:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  407a68:	add	x0, x0, #0x94
  407a6c:	ldr	w0, [x0]
  407a70:	ldr	w1, [sp, #124]
  407a74:	cmp	w1, w0
  407a78:	b.eq	407a90 <feof@plt+0x5bc0>  // b.none
  407a7c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  407a80:	add	x0, x0, #0xb8
  407a84:	ldr	w0, [x0]
  407a88:	cmp	w0, #0x0
  407a8c:	b.eq	407ab8 <feof@plt+0x5be8>  // b.none
  407a90:	ldr	x0, [sp, #56]
  407a94:	ldr	x2, [x0, #80]
  407a98:	ldrsw	x1, [sp, #100]
  407a9c:	mov	x0, x1
  407aa0:	lsl	x0, x0, #2
  407aa4:	add	x0, x0, x1
  407aa8:	lsl	x0, x0, #3
  407aac:	add	x0, x2, x0
  407ab0:	ldr	w0, [x0, #8]
  407ab4:	b	407d24 <feof@plt+0x5e54>
  407ab8:	ldr	x0, [sp, #56]
  407abc:	ldr	x0, [x0, #96]
  407ac0:	cmp	x0, #0x0
  407ac4:	b.ne	407afc <feof@plt+0x5c2c>  // b.any
  407ac8:	mov	x0, #0x18                  	// #24
  407acc:	bl	40efe8 <_Znwm@@Base>
  407ad0:	mov	x19, x0
  407ad4:	ldr	x0, [sp, #56]
  407ad8:	ldr	w0, [x0, #92]
  407adc:	mov	x3, #0x0                   	// #0
  407ae0:	mov	w2, w0
  407ae4:	ldr	w1, [sp, #124]
  407ae8:	mov	x0, x19
  407aec:	bl	407840 <feof@plt+0x5970>
  407af0:	ldr	x0, [sp, #56]
  407af4:	str	x19, [x0, #96]
  407af8:	b	407be4 <feof@plt+0x5d14>
  407afc:	ldr	x0, [sp, #56]
  407b00:	ldr	x0, [x0, #96]
  407b04:	ldr	w0, [x0, #8]
  407b08:	ldr	w1, [sp, #124]
  407b0c:	cmp	w1, w0
  407b10:	b.eq	407be4 <feof@plt+0x5d14>  // b.none
  407b14:	ldr	x0, [sp, #56]
  407b18:	add	x0, x0, #0x60
  407b1c:	str	x0, [sp, #112]
  407b20:	ldr	x0, [sp, #112]
  407b24:	ldr	x0, [x0]
  407b28:	cmp	x0, #0x0
  407b2c:	b.eq	407b5c <feof@plt+0x5c8c>  // b.none
  407b30:	ldr	x0, [sp, #112]
  407b34:	ldr	x0, [x0]
  407b38:	ldr	w0, [x0, #8]
  407b3c:	ldr	w1, [sp, #124]
  407b40:	cmp	w1, w0
  407b44:	b.eq	407b58 <feof@plt+0x5c88>  // b.none
  407b48:	ldr	x0, [sp, #112]
  407b4c:	ldr	x0, [x0]
  407b50:	str	x0, [sp, #112]
  407b54:	b	407b20 <feof@plt+0x5c50>
  407b58:	nop
  407b5c:	ldr	x0, [sp, #112]
  407b60:	ldr	x0, [x0]
  407b64:	cmp	x0, #0x0
  407b68:	b.eq	407bac <feof@plt+0x5cdc>  // b.none
  407b6c:	ldr	x0, [sp, #112]
  407b70:	ldr	x0, [x0]
  407b74:	str	x0, [sp, #88]
  407b78:	ldr	x0, [sp, #112]
  407b7c:	ldr	x0, [x0]
  407b80:	ldr	x1, [x0]
  407b84:	ldr	x0, [sp, #112]
  407b88:	str	x1, [x0]
  407b8c:	ldr	x0, [sp, #56]
  407b90:	ldr	x1, [x0, #96]
  407b94:	ldr	x0, [sp, #88]
  407b98:	str	x1, [x0]
  407b9c:	ldr	x0, [sp, #56]
  407ba0:	ldr	x1, [sp, #88]
  407ba4:	str	x1, [x0, #96]
  407ba8:	b	407be4 <feof@plt+0x5d14>
  407bac:	mov	x0, #0x18                  	// #24
  407bb0:	bl	40efe8 <_Znwm@@Base>
  407bb4:	mov	x19, x0
  407bb8:	ldr	x0, [sp, #56]
  407bbc:	ldr	w1, [x0, #92]
  407bc0:	ldr	x0, [sp, #56]
  407bc4:	ldr	x0, [x0, #96]
  407bc8:	mov	x3, x0
  407bcc:	mov	w2, w1
  407bd0:	ldr	w1, [sp, #124]
  407bd4:	mov	x0, x19
  407bd8:	bl	407840 <feof@plt+0x5970>
  407bdc:	ldr	x0, [sp, #56]
  407be0:	str	x19, [x0, #96]
  407be4:	ldr	x0, [sp, #56]
  407be8:	ldr	x0, [x0, #96]
  407bec:	ldr	x1, [x0, #16]
  407bf0:	ldrsw	x0, [sp, #100]
  407bf4:	lsl	x0, x0, #2
  407bf8:	add	x0, x1, x0
  407bfc:	str	x0, [sp, #80]
  407c00:	ldr	x0, [sp, #80]
  407c04:	ldr	w0, [x0]
  407c08:	cmp	w0, #0x0
  407c0c:	b.ge	407c50 <feof@plt+0x5d80>  // b.tcont
  407c10:	ldr	x0, [sp, #56]
  407c14:	ldr	x2, [x0, #80]
  407c18:	ldrsw	x1, [sp, #100]
  407c1c:	mov	x0, x1
  407c20:	lsl	x0, x0, #2
  407c24:	add	x0, x0, x1
  407c28:	lsl	x0, x0, #3
  407c2c:	add	x0, x2, x0
  407c30:	ldr	w0, [x0, #8]
  407c34:	ldr	w2, [sp, #44]
  407c38:	mov	w1, w0
  407c3c:	ldr	x0, [sp, #56]
  407c40:	bl	40b32c <feof@plt+0x945c>
  407c44:	mov	w1, w0
  407c48:	ldr	x0, [sp, #80]
  407c4c:	str	w1, [x0]
  407c50:	ldr	x0, [sp, #80]
  407c54:	ldr	w0, [x0]
  407c58:	b	407d24 <feof@plt+0x5e54>
  407c5c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  407c60:	add	x0, x0, #0xc0
  407c64:	ldr	w0, [x0]
  407c68:	cmp	w0, #0x0
  407c6c:	b.eq	407cf0 <feof@plt+0x5e20>  // b.none
  407c70:	mov	w0, #0x18                  	// #24
  407c74:	str	w0, [sp, #108]
  407c78:	ldr	x1, [sp, #48]
  407c7c:	ldr	x0, [sp, #56]
  407c80:	bl	4085a0 <feof@plt+0x66d0>
  407c84:	bl	401d70 <wcwidth@plt>
  407c88:	str	w0, [sp, #76]
  407c8c:	ldr	w0, [sp, #76]
  407c90:	cmp	w0, #0x1
  407c94:	b.le	407ca8 <feof@plt+0x5dd8>
  407c98:	ldr	w1, [sp, #108]
  407c9c:	ldr	w0, [sp, #76]
  407ca0:	mul	w0, w1, w0
  407ca4:	str	w0, [sp, #108]
  407ca8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  407cac:	add	x0, x0, #0x94
  407cb0:	ldr	w0, [x0]
  407cb4:	ldr	w1, [sp, #124]
  407cb8:	cmp	w1, w0
  407cbc:	b.eq	407cd4 <feof@plt+0x5e04>  // b.none
  407cc0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  407cc4:	add	x0, x0, #0xb8
  407cc8:	ldr	w0, [x0]
  407ccc:	cmp	w0, #0x0
  407cd0:	b.eq	407cdc <feof@plt+0x5e0c>  // b.none
  407cd4:	ldr	w0, [sp, #108]
  407cd8:	b	407d24 <feof@plt+0x5e54>
  407cdc:	ldr	w2, [sp, #44]
  407ce0:	ldr	w1, [sp, #108]
  407ce4:	ldr	x0, [sp, #56]
  407ce8:	bl	40b32c <feof@plt+0x945c>
  407cec:	b	407d24 <feof@plt+0x5e54>
  407cf0:	bl	401e10 <abort@plt>
  407cf4:	mov	x20, x0
  407cf8:	mov	x1, #0x18                  	// #24
  407cfc:	mov	x0, x19
  407d00:	bl	40f0a4 <_ZdlPvm@@Base>
  407d04:	mov	x0, x20
  407d08:	bl	401e80 <_Unwind_Resume@plt>
  407d0c:	mov	x20, x0
  407d10:	mov	x1, #0x18                  	// #24
  407d14:	mov	x0, x19
  407d18:	bl	40f0a4 <_ZdlPvm@@Base>
  407d1c:	mov	x0, x20
  407d20:	bl	401e80 <_Unwind_Resume@plt>
  407d24:	ldp	x19, x20, [sp, #16]
  407d28:	ldp	x29, x30, [sp], #128
  407d2c:	ret
  407d30:	stp	x29, x30, [sp, #-64]!
  407d34:	mov	x29, sp
  407d38:	str	x0, [sp, #40]
  407d3c:	str	x1, [sp, #32]
  407d40:	str	w2, [sp, #28]
  407d44:	ldr	x0, [sp, #32]
  407d48:	bl	40b314 <feof@plt+0x9444>
  407d4c:	str	w0, [sp, #60]
  407d50:	ldr	w0, [sp, #60]
  407d54:	mvn	w0, w0
  407d58:	lsr	w0, w0, #31
  407d5c:	and	w0, w0, #0xff
  407d60:	mov	w3, w0
  407d64:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  407d68:	add	x2, x0, #0xed8
  407d6c:	mov	w1, #0x190                 	// #400
  407d70:	mov	w0, w3
  407d74:	bl	406594 <feof@plt+0x46c4>
  407d78:	ldr	x0, [sp, #40]
  407d7c:	ldr	w0, [x0, #72]
  407d80:	ldr	w1, [sp, #60]
  407d84:	cmp	w1, w0
  407d88:	b.ge	407dfc <feof@plt+0x5f2c>  // b.tcont
  407d8c:	ldr	x0, [sp, #40]
  407d90:	ldr	x1, [x0, #64]
  407d94:	ldrsw	x0, [sp, #60]
  407d98:	lsl	x0, x0, #2
  407d9c:	add	x0, x1, x0
  407da0:	ldr	w0, [x0]
  407da4:	cmp	w0, #0x0
  407da8:	b.lt	407dfc <feof@plt+0x5f2c>  // b.tstop
  407dac:	ldr	x0, [sp, #40]
  407db0:	ldr	x2, [x0, #80]
  407db4:	ldr	x0, [sp, #40]
  407db8:	ldr	x1, [x0, #64]
  407dbc:	ldrsw	x0, [sp, #60]
  407dc0:	lsl	x0, x0, #2
  407dc4:	add	x0, x1, x0
  407dc8:	ldr	w0, [x0]
  407dcc:	sxtw	x1, w0
  407dd0:	mov	x0, x1
  407dd4:	lsl	x0, x0, #2
  407dd8:	add	x0, x0, x1
  407ddc:	lsl	x0, x0, #3
  407de0:	add	x0, x2, x0
  407de4:	ldr	w0, [x0, #12]
  407de8:	ldr	w2, [sp, #28]
  407dec:	mov	w1, w0
  407df0:	ldr	x0, [sp, #40]
  407df4:	bl	40b32c <feof@plt+0x945c>
  407df8:	b	407e1c <feof@plt+0x5f4c>
  407dfc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  407e00:	add	x0, x0, #0xc0
  407e04:	ldr	w0, [x0]
  407e08:	cmp	w0, #0x0
  407e0c:	b.eq	407e18 <feof@plt+0x5f48>  // b.none
  407e10:	mov	w0, #0x0                   	// #0
  407e14:	b	407e1c <feof@plt+0x5f4c>
  407e18:	bl	401e10 <abort@plt>
  407e1c:	ldp	x29, x30, [sp], #64
  407e20:	ret
  407e24:	stp	x29, x30, [sp, #-64]!
  407e28:	mov	x29, sp
  407e2c:	str	x0, [sp, #40]
  407e30:	str	x1, [sp, #32]
  407e34:	str	w2, [sp, #28]
  407e38:	ldr	x0, [sp, #32]
  407e3c:	bl	40b314 <feof@plt+0x9444>
  407e40:	str	w0, [sp, #60]
  407e44:	ldr	w0, [sp, #60]
  407e48:	mvn	w0, w0
  407e4c:	lsr	w0, w0, #31
  407e50:	and	w0, w0, #0xff
  407e54:	mov	w3, w0
  407e58:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  407e5c:	add	x2, x0, #0xed8
  407e60:	mov	w1, #0x19f                 	// #415
  407e64:	mov	w0, w3
  407e68:	bl	406594 <feof@plt+0x46c4>
  407e6c:	ldr	x0, [sp, #40]
  407e70:	ldr	w0, [x0, #72]
  407e74:	ldr	w1, [sp, #60]
  407e78:	cmp	w1, w0
  407e7c:	b.ge	407ef0 <feof@plt+0x6020>  // b.tcont
  407e80:	ldr	x0, [sp, #40]
  407e84:	ldr	x1, [x0, #64]
  407e88:	ldrsw	x0, [sp, #60]
  407e8c:	lsl	x0, x0, #2
  407e90:	add	x0, x1, x0
  407e94:	ldr	w0, [x0]
  407e98:	cmp	w0, #0x0
  407e9c:	b.lt	407ef0 <feof@plt+0x6020>  // b.tstop
  407ea0:	ldr	x0, [sp, #40]
  407ea4:	ldr	x2, [x0, #80]
  407ea8:	ldr	x0, [sp, #40]
  407eac:	ldr	x1, [x0, #64]
  407eb0:	ldrsw	x0, [sp, #60]
  407eb4:	lsl	x0, x0, #2
  407eb8:	add	x0, x1, x0
  407ebc:	ldr	w0, [x0]
  407ec0:	sxtw	x1, w0
  407ec4:	mov	x0, x1
  407ec8:	lsl	x0, x0, #2
  407ecc:	add	x0, x0, x1
  407ed0:	lsl	x0, x0, #3
  407ed4:	add	x0, x2, x0
  407ed8:	ldr	w0, [x0, #16]
  407edc:	ldr	w2, [sp, #28]
  407ee0:	mov	w1, w0
  407ee4:	ldr	x0, [sp, #40]
  407ee8:	bl	40b32c <feof@plt+0x945c>
  407eec:	b	407f10 <feof@plt+0x6040>
  407ef0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  407ef4:	add	x0, x0, #0xc0
  407ef8:	ldr	w0, [x0]
  407efc:	cmp	w0, #0x0
  407f00:	b.eq	407f0c <feof@plt+0x603c>  // b.none
  407f04:	mov	w0, #0x0                   	// #0
  407f08:	b	407f10 <feof@plt+0x6040>
  407f0c:	bl	401e10 <abort@plt>
  407f10:	ldp	x29, x30, [sp], #64
  407f14:	ret
  407f18:	stp	x29, x30, [sp, #-64]!
  407f1c:	mov	x29, sp
  407f20:	str	x0, [sp, #40]
  407f24:	str	x1, [sp, #32]
  407f28:	str	w2, [sp, #28]
  407f2c:	ldr	x0, [sp, #32]
  407f30:	bl	40b314 <feof@plt+0x9444>
  407f34:	str	w0, [sp, #60]
  407f38:	ldr	w0, [sp, #60]
  407f3c:	mvn	w0, w0
  407f40:	lsr	w0, w0, #31
  407f44:	and	w0, w0, #0xff
  407f48:	mov	w3, w0
  407f4c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  407f50:	add	x2, x0, #0xed8
  407f54:	mov	w1, #0x1ae                 	// #430
  407f58:	mov	w0, w3
  407f5c:	bl	406594 <feof@plt+0x46c4>
  407f60:	ldr	x0, [sp, #40]
  407f64:	ldr	w0, [x0, #72]
  407f68:	ldr	w1, [sp, #60]
  407f6c:	cmp	w1, w0
  407f70:	b.ge	407fe4 <feof@plt+0x6114>  // b.tcont
  407f74:	ldr	x0, [sp, #40]
  407f78:	ldr	x1, [x0, #64]
  407f7c:	ldrsw	x0, [sp, #60]
  407f80:	lsl	x0, x0, #2
  407f84:	add	x0, x1, x0
  407f88:	ldr	w0, [x0]
  407f8c:	cmp	w0, #0x0
  407f90:	b.lt	407fe4 <feof@plt+0x6114>  // b.tstop
  407f94:	ldr	x0, [sp, #40]
  407f98:	ldr	x2, [x0, #80]
  407f9c:	ldr	x0, [sp, #40]
  407fa0:	ldr	x1, [x0, #64]
  407fa4:	ldrsw	x0, [sp, #60]
  407fa8:	lsl	x0, x0, #2
  407fac:	add	x0, x1, x0
  407fb0:	ldr	w0, [x0]
  407fb4:	sxtw	x1, w0
  407fb8:	mov	x0, x1
  407fbc:	lsl	x0, x0, #2
  407fc0:	add	x0, x0, x1
  407fc4:	lsl	x0, x0, #3
  407fc8:	add	x0, x2, x0
  407fcc:	ldr	w0, [x0, #24]
  407fd0:	ldr	w2, [sp, #28]
  407fd4:	mov	w1, w0
  407fd8:	ldr	x0, [sp, #40]
  407fdc:	bl	40b32c <feof@plt+0x945c>
  407fe0:	b	408004 <feof@plt+0x6134>
  407fe4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  407fe8:	add	x0, x0, #0xc0
  407fec:	ldr	w0, [x0]
  407ff0:	cmp	w0, #0x0
  407ff4:	b.eq	408000 <feof@plt+0x6130>  // b.none
  407ff8:	mov	w0, #0x0                   	// #0
  407ffc:	b	408004 <feof@plt+0x6134>
  408000:	bl	401e10 <abort@plt>
  408004:	ldp	x29, x30, [sp], #64
  408008:	ret
  40800c:	stp	x29, x30, [sp, #-64]!
  408010:	mov	x29, sp
  408014:	str	x0, [sp, #40]
  408018:	str	x1, [sp, #32]
  40801c:	str	w2, [sp, #28]
  408020:	ldr	x0, [sp, #32]
  408024:	bl	40b314 <feof@plt+0x9444>
  408028:	str	w0, [sp, #60]
  40802c:	ldr	w0, [sp, #60]
  408030:	mvn	w0, w0
  408034:	lsr	w0, w0, #31
  408038:	and	w0, w0, #0xff
  40803c:	mov	w3, w0
  408040:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  408044:	add	x2, x0, #0xed8
  408048:	mov	w1, #0x1bd                 	// #445
  40804c:	mov	w0, w3
  408050:	bl	406594 <feof@plt+0x46c4>
  408054:	ldr	x0, [sp, #40]
  408058:	ldr	w0, [x0, #72]
  40805c:	ldr	w1, [sp, #60]
  408060:	cmp	w1, w0
  408064:	b.ge	4080d8 <feof@plt+0x6208>  // b.tcont
  408068:	ldr	x0, [sp, #40]
  40806c:	ldr	x1, [x0, #64]
  408070:	ldrsw	x0, [sp, #60]
  408074:	lsl	x0, x0, #2
  408078:	add	x0, x1, x0
  40807c:	ldr	w0, [x0]
  408080:	cmp	w0, #0x0
  408084:	b.lt	4080d8 <feof@plt+0x6208>  // b.tstop
  408088:	ldr	x0, [sp, #40]
  40808c:	ldr	x2, [x0, #80]
  408090:	ldr	x0, [sp, #40]
  408094:	ldr	x1, [x0, #64]
  408098:	ldrsw	x0, [sp, #60]
  40809c:	lsl	x0, x0, #2
  4080a0:	add	x0, x1, x0
  4080a4:	ldr	w0, [x0]
  4080a8:	sxtw	x1, w0
  4080ac:	mov	x0, x1
  4080b0:	lsl	x0, x0, #2
  4080b4:	add	x0, x0, x1
  4080b8:	lsl	x0, x0, #3
  4080bc:	add	x0, x2, x0
  4080c0:	ldr	w0, [x0, #20]
  4080c4:	ldr	w2, [sp, #28]
  4080c8:	mov	w1, w0
  4080cc:	ldr	x0, [sp, #40]
  4080d0:	bl	40b32c <feof@plt+0x945c>
  4080d4:	b	4080f8 <feof@plt+0x6228>
  4080d8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4080dc:	add	x0, x0, #0xc0
  4080e0:	ldr	w0, [x0]
  4080e4:	cmp	w0, #0x0
  4080e8:	b.eq	4080f4 <feof@plt+0x6224>  // b.none
  4080ec:	mov	w0, #0x0                   	// #0
  4080f0:	b	4080f8 <feof@plt+0x6228>
  4080f4:	bl	401e10 <abort@plt>
  4080f8:	ldp	x29, x30, [sp], #64
  4080fc:	ret
  408100:	stp	x29, x30, [sp, #-64]!
  408104:	mov	x29, sp
  408108:	str	x0, [sp, #40]
  40810c:	str	x1, [sp, #32]
  408110:	str	w2, [sp, #28]
  408114:	ldr	x0, [sp, #32]
  408118:	bl	40b314 <feof@plt+0x9444>
  40811c:	str	w0, [sp, #60]
  408120:	ldr	w0, [sp, #60]
  408124:	mvn	w0, w0
  408128:	lsr	w0, w0, #31
  40812c:	and	w0, w0, #0xff
  408130:	mov	w3, w0
  408134:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  408138:	add	x2, x0, #0xed8
  40813c:	mov	w1, #0x1cc                 	// #460
  408140:	mov	w0, w3
  408144:	bl	406594 <feof@plt+0x46c4>
  408148:	ldr	x0, [sp, #40]
  40814c:	ldr	w0, [x0, #72]
  408150:	ldr	w1, [sp, #60]
  408154:	cmp	w1, w0
  408158:	b.ge	4081cc <feof@plt+0x62fc>  // b.tcont
  40815c:	ldr	x0, [sp, #40]
  408160:	ldr	x1, [x0, #64]
  408164:	ldrsw	x0, [sp, #60]
  408168:	lsl	x0, x0, #2
  40816c:	add	x0, x1, x0
  408170:	ldr	w0, [x0]
  408174:	cmp	w0, #0x0
  408178:	b.lt	4081cc <feof@plt+0x62fc>  // b.tstop
  40817c:	ldr	x0, [sp, #40]
  408180:	ldr	x2, [x0, #80]
  408184:	ldr	x0, [sp, #40]
  408188:	ldr	x1, [x0, #64]
  40818c:	ldrsw	x0, [sp, #60]
  408190:	lsl	x0, x0, #2
  408194:	add	x0, x1, x0
  408198:	ldr	w0, [x0]
  40819c:	sxtw	x1, w0
  4081a0:	mov	x0, x1
  4081a4:	lsl	x0, x0, #2
  4081a8:	add	x0, x0, x1
  4081ac:	lsl	x0, x0, #3
  4081b0:	add	x0, x2, x0
  4081b4:	ldr	w0, [x0, #28]
  4081b8:	ldr	w2, [sp, #28]
  4081bc:	mov	w1, w0
  4081c0:	ldr	x0, [sp, #40]
  4081c4:	bl	40b32c <feof@plt+0x945c>
  4081c8:	b	4081ec <feof@plt+0x631c>
  4081cc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4081d0:	add	x0, x0, #0xc0
  4081d4:	ldr	w0, [x0]
  4081d8:	cmp	w0, #0x0
  4081dc:	b.eq	4081e8 <feof@plt+0x6318>  // b.none
  4081e0:	mov	w0, #0x0                   	// #0
  4081e4:	b	4081ec <feof@plt+0x631c>
  4081e8:	bl	401e10 <abort@plt>
  4081ec:	ldp	x29, x30, [sp], #64
  4081f0:	ret
  4081f4:	stp	x29, x30, [sp, #-32]!
  4081f8:	mov	x29, sp
  4081fc:	str	x0, [sp, #24]
  408200:	str	w1, [sp, #20]
  408204:	ldr	w0, [sp, #20]
  408208:	mvn	w0, w0
  40820c:	lsr	w0, w0, #31
  408210:	and	w0, w0, #0xff
  408214:	mov	w3, w0
  408218:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40821c:	add	x2, x0, #0xed8
  408220:	mov	w1, #0x1da                 	// #474
  408224:	mov	w0, w3
  408228:	bl	406594 <feof@plt+0x46c4>
  40822c:	ldr	w0, [sp, #20]
  408230:	cmp	w0, #0x3e8
  408234:	b.ne	408244 <feof@plt+0x6374>  // b.any
  408238:	ldr	x0, [sp, #24]
  40823c:	str	wzr, [x0, #56]
  408240:	b	408250 <feof@plt+0x6380>
  408244:	ldr	x0, [sp, #24]
  408248:	ldr	w1, [sp, #20]
  40824c:	str	w1, [x0, #56]
  408250:	nop
  408254:	ldp	x29, x30, [sp], #32
  408258:	ret
  40825c:	sub	sp, sp, #0x10
  408260:	str	x0, [sp, #8]
  408264:	ldr	x0, [sp, #8]
  408268:	ldr	w0, [x0, #56]
  40826c:	add	sp, sp, #0x10
  408270:	ret
  408274:	stp	x29, x30, [sp, #-32]!
  408278:	mov	x29, sp
  40827c:	str	x0, [sp, #24]
  408280:	str	w1, [sp, #20]
  408284:	ldr	x0, [sp, #24]
  408288:	ldr	w0, [x0, #24]
  40828c:	ldr	w2, [sp, #20]
  408290:	mov	w1, w0
  408294:	ldr	x0, [sp, #24]
  408298:	bl	40b32c <feof@plt+0x945c>
  40829c:	ldp	x29, x30, [sp], #32
  4082a0:	ret
  4082a4:	sub	sp, sp, #0x30
  4082a8:	str	x0, [sp, #40]
  4082ac:	str	x1, [sp, #32]
  4082b0:	str	x2, [sp, #24]
  4082b4:	str	w3, [sp, #20]
  4082b8:	str	x4, [sp, #8]
  4082bc:	ldr	x0, [sp, #40]
  4082c0:	ldr	x1, [sp, #32]
  4082c4:	str	x1, [x0]
  4082c8:	ldr	x0, [sp, #40]
  4082cc:	ldr	x1, [sp, #24]
  4082d0:	str	x1, [x0, #8]
  4082d4:	ldr	x0, [sp, #40]
  4082d8:	ldr	w1, [sp, #20]
  4082dc:	str	w1, [x0, #16]
  4082e0:	ldr	x0, [sp, #40]
  4082e4:	ldr	x1, [sp, #8]
  4082e8:	str	x1, [x0, #24]
  4082ec:	nop
  4082f0:	add	sp, sp, #0x30
  4082f4:	ret
  4082f8:	stp	x29, x30, [sp, #-80]!
  4082fc:	mov	x29, sp
  408300:	str	x19, [sp, #16]
  408304:	str	x0, [sp, #56]
  408308:	str	x1, [sp, #48]
  40830c:	str	x2, [sp, #40]
  408310:	str	w3, [sp, #36]
  408314:	ldr	x0, [sp, #56]
  408318:	ldr	x0, [x0, #16]
  40831c:	cmp	x0, #0x0
  408320:	b.ne	408370 <feof@plt+0x64a0>  // b.any
  408324:	mov	x0, #0xfb8                 	// #4024
  408328:	bl	401a00 <_Znam@plt>
  40832c:	mov	x1, x0
  408330:	ldr	x0, [sp, #56]
  408334:	str	x1, [x0, #16]
  408338:	str	wzr, [sp, #76]
  40833c:	ldr	w0, [sp, #76]
  408340:	cmp	w0, #0x1f6
  408344:	b.gt	408370 <feof@plt+0x64a0>
  408348:	ldr	x0, [sp, #56]
  40834c:	ldr	x1, [x0, #16]
  408350:	ldrsw	x0, [sp, #76]
  408354:	lsl	x0, x0, #3
  408358:	add	x0, x1, x0
  40835c:	str	xzr, [x0]
  408360:	ldr	w0, [sp, #76]
  408364:	add	w0, w0, #0x1
  408368:	str	w0, [sp, #76]
  40836c:	b	40833c <feof@plt+0x646c>
  408370:	ldr	x0, [sp, #56]
  408374:	ldr	x19, [x0, #16]
  408378:	ldr	x1, [sp, #40]
  40837c:	ldr	x0, [sp, #48]
  408380:	bl	40b3c4 <feof@plt+0x94f4>
  408384:	sxtw	x0, w0
  408388:	lsl	x0, x0, #3
  40838c:	add	x0, x19, x0
  408390:	str	x0, [sp, #64]
  408394:	mov	x0, #0x20                  	// #32
  408398:	bl	40efe8 <_Znwm@@Base>
  40839c:	mov	x19, x0
  4083a0:	ldr	x0, [sp, #64]
  4083a4:	ldr	x0, [x0]
  4083a8:	mov	x4, x0
  4083ac:	ldr	w3, [sp, #36]
  4083b0:	ldr	x2, [sp, #40]
  4083b4:	ldr	x1, [sp, #48]
  4083b8:	mov	x0, x19
  4083bc:	bl	4082a4 <feof@plt+0x63d4>
  4083c0:	ldr	x0, [sp, #64]
  4083c4:	str	x19, [x0]
  4083c8:	nop
  4083cc:	ldr	x19, [sp, #16]
  4083d0:	ldp	x29, x30, [sp], #80
  4083d4:	ret
  4083d8:	stp	x29, x30, [sp, #-80]!
  4083dc:	mov	x29, sp
  4083e0:	str	x19, [sp, #16]
  4083e4:	str	x0, [sp, #56]
  4083e8:	str	x1, [sp, #48]
  4083ec:	str	x2, [sp, #40]
  4083f0:	str	w3, [sp, #36]
  4083f4:	ldr	x0, [sp, #56]
  4083f8:	ldr	x0, [x0, #16]
  4083fc:	cmp	x0, #0x0
  408400:	b.eq	40848c <feof@plt+0x65bc>  // b.none
  408404:	ldr	x0, [sp, #56]
  408408:	ldr	x19, [x0, #16]
  40840c:	ldr	x1, [sp, #40]
  408410:	ldr	x0, [sp, #48]
  408414:	bl	40b3c4 <feof@plt+0x94f4>
  408418:	sxtw	x0, w0
  40841c:	lsl	x0, x0, #3
  408420:	add	x0, x19, x0
  408424:	ldr	x0, [x0]
  408428:	str	x0, [sp, #72]
  40842c:	ldr	x0, [sp, #72]
  408430:	cmp	x0, #0x0
  408434:	b.eq	40848c <feof@plt+0x65bc>  // b.none
  408438:	ldr	x0, [sp, #72]
  40843c:	ldr	x0, [x0]
  408440:	ldr	x1, [sp, #48]
  408444:	cmp	x1, x0
  408448:	b.ne	40847c <feof@plt+0x65ac>  // b.any
  40844c:	ldr	x0, [sp, #72]
  408450:	ldr	x0, [x0, #8]
  408454:	ldr	x1, [sp, #40]
  408458:	cmp	x1, x0
  40845c:	b.ne	40847c <feof@plt+0x65ac>  // b.any
  408460:	ldr	x0, [sp, #72]
  408464:	ldr	w0, [x0, #16]
  408468:	ldr	w2, [sp, #36]
  40846c:	mov	w1, w0
  408470:	ldr	x0, [sp, #56]
  408474:	bl	40b32c <feof@plt+0x945c>
  408478:	b	408490 <feof@plt+0x65c0>
  40847c:	ldr	x0, [sp, #72]
  408480:	ldr	x0, [x0, #24]
  408484:	str	x0, [sp, #72]
  408488:	b	40842c <feof@plt+0x655c>
  40848c:	mov	w0, #0x0                   	// #0
  408490:	ldr	x19, [sp, #16]
  408494:	ldp	x29, x30, [sp], #80
  408498:	ret
  40849c:	sub	sp, sp, #0x10
  4084a0:	str	x0, [sp, #8]
  4084a4:	str	w1, [sp, #4]
  4084a8:	ldr	x0, [sp, #8]
  4084ac:	ldr	w1, [x0, #8]
  4084b0:	ldr	w0, [sp, #4]
  4084b4:	and	w0, w1, w0
  4084b8:	add	sp, sp, #0x10
  4084bc:	ret
  4084c0:	stp	x29, x30, [sp, #-48]!
  4084c4:	mov	x29, sp
  4084c8:	str	x0, [sp, #24]
  4084cc:	str	x1, [sp, #16]
  4084d0:	ldr	x0, [sp, #16]
  4084d4:	bl	40b314 <feof@plt+0x9444>
  4084d8:	str	w0, [sp, #44]
  4084dc:	ldr	w0, [sp, #44]
  4084e0:	mvn	w0, w0
  4084e4:	lsr	w0, w0, #31
  4084e8:	and	w0, w0, #0xff
  4084ec:	mov	w3, w0
  4084f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4084f4:	add	x2, x0, #0xed8
  4084f8:	mov	w1, #0x215                 	// #533
  4084fc:	mov	w0, w3
  408500:	bl	406594 <feof@plt+0x46c4>
  408504:	ldr	x0, [sp, #24]
  408508:	ldr	w0, [x0, #72]
  40850c:	ldr	w1, [sp, #44]
  408510:	cmp	w1, w0
  408514:	b.ge	408578 <feof@plt+0x66a8>  // b.tcont
  408518:	ldr	x0, [sp, #24]
  40851c:	ldr	x1, [x0, #64]
  408520:	ldrsw	x0, [sp, #44]
  408524:	lsl	x0, x0, #2
  408528:	add	x0, x1, x0
  40852c:	ldr	w0, [x0]
  408530:	cmp	w0, #0x0
  408534:	b.lt	408578 <feof@plt+0x66a8>  // b.tstop
  408538:	ldr	x0, [sp, #24]
  40853c:	ldr	x2, [x0, #80]
  408540:	ldr	x0, [sp, #24]
  408544:	ldr	x1, [x0, #64]
  408548:	ldrsw	x0, [sp, #44]
  40854c:	lsl	x0, x0, #2
  408550:	add	x0, x1, x0
  408554:	ldr	w0, [x0]
  408558:	sxtw	x1, w0
  40855c:	mov	x0, x1
  408560:	lsl	x0, x0, #2
  408564:	add	x0, x0, x1
  408568:	lsl	x0, x0, #3
  40856c:	add	x0, x2, x0
  408570:	ldrb	w0, [x0]
  408574:	b	408598 <feof@plt+0x66c8>
  408578:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40857c:	add	x0, x0, #0xc0
  408580:	ldr	w0, [x0]
  408584:	cmp	w0, #0x0
  408588:	b.eq	408594 <feof@plt+0x66c4>  // b.none
  40858c:	mov	w0, #0x0                   	// #0
  408590:	b	408598 <feof@plt+0x66c8>
  408594:	bl	401e10 <abort@plt>
  408598:	ldp	x29, x30, [sp], #48
  40859c:	ret
  4085a0:	stp	x29, x30, [sp, #-48]!
  4085a4:	mov	x29, sp
  4085a8:	str	x0, [sp, #24]
  4085ac:	str	x1, [sp, #16]
  4085b0:	ldr	x0, [sp, #16]
  4085b4:	bl	40b314 <feof@plt+0x9444>
  4085b8:	str	w0, [sp, #44]
  4085bc:	ldr	w0, [sp, #44]
  4085c0:	mvn	w0, w0
  4085c4:	lsr	w0, w0, #31
  4085c8:	and	w0, w0, #0xff
  4085cc:	mov	w3, w0
  4085d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4085d4:	add	x2, x0, #0xed8
  4085d8:	mov	w1, #0x224                 	// #548
  4085dc:	mov	w0, w3
  4085e0:	bl	406594 <feof@plt+0x46c4>
  4085e4:	ldr	x0, [sp, #24]
  4085e8:	ldr	w0, [x0, #72]
  4085ec:	ldr	w1, [sp, #44]
  4085f0:	cmp	w1, w0
  4085f4:	b.ge	408658 <feof@plt+0x6788>  // b.tcont
  4085f8:	ldr	x0, [sp, #24]
  4085fc:	ldr	x1, [x0, #64]
  408600:	ldrsw	x0, [sp, #44]
  408604:	lsl	x0, x0, #2
  408608:	add	x0, x1, x0
  40860c:	ldr	w0, [x0]
  408610:	cmp	w0, #0x0
  408614:	b.lt	408658 <feof@plt+0x6788>  // b.tstop
  408618:	ldr	x0, [sp, #24]
  40861c:	ldr	x2, [x0, #80]
  408620:	ldr	x0, [sp, #24]
  408624:	ldr	x1, [x0, #64]
  408628:	ldrsw	x0, [sp, #44]
  40862c:	lsl	x0, x0, #2
  408630:	add	x0, x1, x0
  408634:	ldr	w0, [x0]
  408638:	sxtw	x1, w0
  40863c:	mov	x0, x1
  408640:	lsl	x0, x0, #2
  408644:	add	x0, x0, x1
  408648:	lsl	x0, x0, #3
  40864c:	add	x0, x2, x0
  408650:	ldr	w0, [x0, #4]
  408654:	b	4086b0 <feof@plt+0x67e0>
  408658:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40865c:	add	x0, x0, #0xc0
  408660:	ldr	w0, [x0]
  408664:	cmp	w0, #0x0
  408668:	b.eq	4086ac <feof@plt+0x67dc>  // b.none
  40866c:	ldr	x0, [sp, #16]
  408670:	bl	406da8 <feof@plt+0x4ed8>
  408674:	str	w0, [sp, #40]
  408678:	ldr	w0, [sp, #40]
  40867c:	cmp	w0, #0x0
  408680:	b.lt	40868c <feof@plt+0x67bc>  // b.tstop
  408684:	ldr	w0, [sp, #40]
  408688:	b	4086b0 <feof@plt+0x67e0>
  40868c:	ldr	x0, [sp, #16]
  408690:	bl	40b2fc <feof@plt+0x942c>
  408694:	str	w0, [sp, #36]
  408698:	ldr	w0, [sp, #36]
  40869c:	cmp	w0, #0x0
  4086a0:	b.lt	4086ac <feof@plt+0x67dc>  // b.tstop
  4086a4:	ldr	w0, [sp, #36]
  4086a8:	b	4086b0 <feof@plt+0x67e0>
  4086ac:	bl	401e10 <abort@plt>
  4086b0:	ldp	x29, x30, [sp], #48
  4086b4:	ret
  4086b8:	sub	sp, sp, #0x10
  4086bc:	str	x0, [sp, #8]
  4086c0:	ldr	x0, [sp, #8]
  4086c4:	ldr	x0, [x0, #32]
  4086c8:	add	sp, sp, #0x10
  4086cc:	ret
  4086d0:	sub	sp, sp, #0x10
  4086d4:	str	x0, [sp, #8]
  4086d8:	ldr	x0, [sp, #8]
  4086dc:	ldr	x0, [x0, #40]
  4086e0:	add	sp, sp, #0x10
  4086e4:	ret
  4086e8:	stp	x29, x30, [sp, #-48]!
  4086ec:	mov	x29, sp
  4086f0:	str	x0, [sp, #24]
  4086f4:	str	x1, [sp, #16]
  4086f8:	ldr	x0, [sp, #16]
  4086fc:	bl	40b314 <feof@plt+0x9444>
  408700:	str	w0, [sp, #44]
  408704:	ldr	w0, [sp, #44]
  408708:	mvn	w0, w0
  40870c:	lsr	w0, w0, #31
  408710:	and	w0, w0, #0xff
  408714:	mov	w3, w0
  408718:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40871c:	add	x2, x0, #0xed8
  408720:	mov	w1, #0x245                 	// #581
  408724:	mov	w0, w3
  408728:	bl	406594 <feof@plt+0x46c4>
  40872c:	ldr	x0, [sp, #24]
  408730:	ldr	w0, [x0, #72]
  408734:	ldr	w1, [sp, #44]
  408738:	cmp	w1, w0
  40873c:	b.ge	4087a0 <feof@plt+0x68d0>  // b.tcont
  408740:	ldr	x0, [sp, #24]
  408744:	ldr	x1, [x0, #64]
  408748:	ldrsw	x0, [sp, #44]
  40874c:	lsl	x0, x0, #2
  408750:	add	x0, x1, x0
  408754:	ldr	w0, [x0]
  408758:	cmp	w0, #0x0
  40875c:	b.lt	4087a0 <feof@plt+0x68d0>  // b.tstop
  408760:	ldr	x0, [sp, #24]
  408764:	ldr	x2, [x0, #80]
  408768:	ldr	x0, [sp, #24]
  40876c:	ldr	x1, [x0, #64]
  408770:	ldrsw	x0, [sp, #44]
  408774:	lsl	x0, x0, #2
  408778:	add	x0, x1, x0
  40877c:	ldr	w0, [x0]
  408780:	sxtw	x1, w0
  408784:	mov	x0, x1
  408788:	lsl	x0, x0, #2
  40878c:	add	x0, x0, x1
  408790:	lsl	x0, x0, #3
  408794:	add	x0, x2, x0
  408798:	ldr	x0, [x0, #32]
  40879c:	b	4087c0 <feof@plt+0x68f0>
  4087a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4087a4:	add	x0, x0, #0xc0
  4087a8:	ldr	w0, [x0]
  4087ac:	cmp	w0, #0x0
  4087b0:	b.eq	4087bc <feof@plt+0x68ec>  // b.none
  4087b4:	mov	x0, #0x0                   	// #0
  4087b8:	b	4087c0 <feof@plt+0x68f0>
  4087bc:	bl	401e10 <abort@plt>
  4087c0:	ldp	x29, x30, [sp], #48
  4087c4:	ret
  4087c8:	sub	sp, sp, #0x10
  4087cc:	str	x0, [sp, #8]
  4087d0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4087d4:	add	x0, x0, #0xc8
  4087d8:	ldr	x0, [x0]
  4087dc:	add	sp, sp, #0x10
  4087e0:	ret
  4087e4:	stp	x29, x30, [sp, #-64]!
  4087e8:	mov	x29, sp
  4087ec:	str	x0, [sp, #24]
  4087f0:	str	w1, [sp, #20]
  4087f4:	ldr	x0, [sp, #24]
  4087f8:	ldr	w0, [x0, #72]
  4087fc:	cmp	w0, #0x0
  408800:	b.ne	4088ac <feof@plt+0x69dc>  // b.any
  408804:	ldr	x0, [sp, #24]
  408808:	mov	w1, #0x80                  	// #128
  40880c:	str	w1, [x0, #72]
  408810:	ldr	x0, [sp, #24]
  408814:	ldr	w0, [x0, #72]
  408818:	ldr	w1, [sp, #20]
  40881c:	cmp	w1, w0
  408820:	b.lt	408834 <feof@plt+0x6964>  // b.tstop
  408824:	ldr	w0, [sp, #20]
  408828:	add	w1, w0, #0xa
  40882c:	ldr	x0, [sp, #24]
  408830:	str	w1, [x0, #72]
  408834:	ldr	x0, [sp, #24]
  408838:	ldr	w0, [x0, #72]
  40883c:	sxtw	x0, w0
  408840:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  408844:	cmp	x0, x1
  408848:	b.hi	408868 <feof@plt+0x6998>  // b.pmore
  40884c:	lsl	x0, x0, #2
  408850:	bl	401a00 <_Znam@plt>
  408854:	mov	x1, x0
  408858:	ldr	x0, [sp, #24]
  40885c:	str	x1, [x0, #64]
  408860:	str	wzr, [sp, #60]
  408864:	b	40886c <feof@plt+0x699c>
  408868:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40886c:	ldr	x0, [sp, #24]
  408870:	ldr	w0, [x0, #72]
  408874:	ldr	w1, [sp, #60]
  408878:	cmp	w1, w0
  40887c:	b.ge	4089ac <feof@plt+0x6adc>  // b.tcont
  408880:	ldr	x0, [sp, #24]
  408884:	ldr	x1, [x0, #64]
  408888:	ldrsw	x0, [sp, #60]
  40888c:	lsl	x0, x0, #2
  408890:	add	x0, x1, x0
  408894:	mov	w1, #0xffffffff            	// #-1
  408898:	str	w1, [x0]
  40889c:	ldr	w0, [sp, #60]
  4088a0:	add	w0, w0, #0x1
  4088a4:	str	w0, [sp, #60]
  4088a8:	b	40886c <feof@plt+0x699c>
  4088ac:	ldr	x0, [sp, #24]
  4088b0:	ldr	w0, [x0, #72]
  4088b4:	str	w0, [sp, #52]
  4088b8:	ldr	x0, [sp, #24]
  4088bc:	ldr	w0, [x0, #72]
  4088c0:	lsl	w1, w0, #1
  4088c4:	ldr	x0, [sp, #24]
  4088c8:	str	w1, [x0, #72]
  4088cc:	ldr	x0, [sp, #24]
  4088d0:	ldr	w0, [x0, #72]
  4088d4:	ldr	w1, [sp, #20]
  4088d8:	cmp	w1, w0
  4088dc:	b.lt	4088f0 <feof@plt+0x6a20>  // b.tstop
  4088e0:	ldr	w0, [sp, #20]
  4088e4:	add	w1, w0, #0xa
  4088e8:	ldr	x0, [sp, #24]
  4088ec:	str	w1, [x0, #72]
  4088f0:	ldr	x0, [sp, #24]
  4088f4:	ldr	x0, [x0, #64]
  4088f8:	str	x0, [sp, #40]
  4088fc:	ldr	x0, [sp, #24]
  408900:	ldr	w0, [x0, #72]
  408904:	sxtw	x0, w0
  408908:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40890c:	cmp	x0, x1
  408910:	b.hi	408954 <feof@plt+0x6a84>  // b.pmore
  408914:	lsl	x0, x0, #2
  408918:	bl	401a00 <_Znam@plt>
  40891c:	mov	x1, x0
  408920:	ldr	x0, [sp, #24]
  408924:	str	x1, [x0, #64]
  408928:	ldr	x0, [sp, #24]
  40892c:	ldr	x3, [x0, #64]
  408930:	ldrsw	x0, [sp, #52]
  408934:	lsl	x0, x0, #2
  408938:	mov	x2, x0
  40893c:	ldr	x1, [sp, #40]
  408940:	mov	x0, x3
  408944:	bl	401a20 <memcpy@plt>
  408948:	ldr	w0, [sp, #52]
  40894c:	str	w0, [sp, #56]
  408950:	b	408958 <feof@plt+0x6a88>
  408954:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  408958:	ldr	x0, [sp, #24]
  40895c:	ldr	w0, [x0, #72]
  408960:	ldr	w1, [sp, #56]
  408964:	cmp	w1, w0
  408968:	b.ge	408998 <feof@plt+0x6ac8>  // b.tcont
  40896c:	ldr	x0, [sp, #24]
  408970:	ldr	x1, [x0, #64]
  408974:	ldrsw	x0, [sp, #56]
  408978:	lsl	x0, x0, #2
  40897c:	add	x0, x1, x0
  408980:	mov	w1, #0xffffffff            	// #-1
  408984:	str	w1, [x0]
  408988:	ldr	w0, [sp, #56]
  40898c:	add	w0, w0, #0x1
  408990:	str	w0, [sp, #56]
  408994:	b	408958 <feof@plt+0x6a88>
  408998:	ldr	x0, [sp, #40]
  40899c:	cmp	x0, #0x0
  4089a0:	b.eq	4089ac <feof@plt+0x6adc>  // b.none
  4089a4:	ldr	x0, [sp, #40]
  4089a8:	bl	401d00 <_ZdaPv@plt>
  4089ac:	nop
  4089b0:	ldp	x29, x30, [sp], #64
  4089b4:	ret
  4089b8:	stp	x29, x30, [sp, #-48]!
  4089bc:	mov	x29, sp
  4089c0:	str	x0, [sp, #24]
  4089c4:	ldr	x0, [sp, #24]
  4089c8:	ldr	x0, [x0, #80]
  4089cc:	cmp	x0, #0x0
  4089d0:	b.ne	408a1c <feof@plt+0x6b4c>  // b.any
  4089d4:	ldr	x0, [sp, #24]
  4089d8:	mov	w1, #0x10                  	// #16
  4089dc:	str	w1, [x0, #92]
  4089e0:	mov	x1, #0x10                  	// #16
  4089e4:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  4089e8:	movk	x0, #0x333, lsl #48
  4089ec:	cmp	x1, x0
  4089f0:	b.hi	408a18 <feof@plt+0x6b48>  // b.pmore
  4089f4:	mov	x0, x1
  4089f8:	lsl	x0, x0, #2
  4089fc:	add	x0, x0, x1
  408a00:	lsl	x0, x0, #3
  408a04:	bl	401a00 <_Znam@plt>
  408a08:	mov	x1, x0
  408a0c:	ldr	x0, [sp, #24]
  408a10:	str	x1, [x0, #80]
  408a14:	b	408acc <feof@plt+0x6bfc>
  408a18:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  408a1c:	ldr	x0, [sp, #24]
  408a20:	ldr	w0, [x0, #92]
  408a24:	str	w0, [sp, #44]
  408a28:	ldr	x0, [sp, #24]
  408a2c:	ldr	w0, [x0, #92]
  408a30:	lsl	w1, w0, #1
  408a34:	ldr	x0, [sp, #24]
  408a38:	str	w1, [x0, #92]
  408a3c:	ldr	x0, [sp, #24]
  408a40:	ldr	x0, [x0, #80]
  408a44:	str	x0, [sp, #32]
  408a48:	ldr	x0, [sp, #24]
  408a4c:	ldr	w0, [x0, #92]
  408a50:	sxtw	x1, w0
  408a54:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  408a58:	movk	x0, #0x333, lsl #48
  408a5c:	cmp	x1, x0
  408a60:	b.hi	408ac0 <feof@plt+0x6bf0>  // b.pmore
  408a64:	mov	x0, x1
  408a68:	lsl	x0, x0, #2
  408a6c:	add	x0, x0, x1
  408a70:	lsl	x0, x0, #3
  408a74:	bl	401a00 <_Znam@plt>
  408a78:	mov	x1, x0
  408a7c:	ldr	x0, [sp, #24]
  408a80:	str	x1, [x0, #80]
  408a84:	ldr	x0, [sp, #24]
  408a88:	ldr	x3, [x0, #80]
  408a8c:	ldrsw	x1, [sp, #44]
  408a90:	mov	x0, x1
  408a94:	lsl	x0, x0, #2
  408a98:	add	x0, x0, x1
  408a9c:	lsl	x0, x0, #3
  408aa0:	mov	x2, x0
  408aa4:	ldr	x1, [sp, #32]
  408aa8:	mov	x0, x3
  408aac:	bl	401a20 <memcpy@plt>
  408ab0:	ldr	x0, [sp, #32]
  408ab4:	cmp	x0, #0x0
  408ab8:	b.eq	408acc <feof@plt+0x6bfc>  // b.none
  408abc:	b	408ac4 <feof@plt+0x6bf4>
  408ac0:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  408ac4:	ldr	x0, [sp, #32]
  408ac8:	bl	401d00 <_ZdaPv@plt>
  408acc:	nop
  408ad0:	ldp	x29, x30, [sp], #48
  408ad4:	ret
  408ad8:	stp	x29, x30, [sp, #-64]!
  408adc:	mov	x29, sp
  408ae0:	str	x0, [sp, #24]
  408ae4:	ldr	x0, [sp, #24]
  408ae8:	ldr	w0, [x0, #72]
  408aec:	sub	w0, w0, #0x1
  408af0:	str	w0, [sp, #60]
  408af4:	ldr	w0, [sp, #60]
  408af8:	cmp	w0, #0x0
  408afc:	b.lt	408b34 <feof@plt+0x6c64>  // b.tstop
  408b00:	ldr	x0, [sp, #24]
  408b04:	ldr	x1, [x0, #64]
  408b08:	ldrsw	x0, [sp, #60]
  408b0c:	lsl	x0, x0, #2
  408b10:	add	x0, x1, x0
  408b14:	ldr	w0, [x0]
  408b18:	cmp	w0, #0x0
  408b1c:	b.ge	408b30 <feof@plt+0x6c60>  // b.tcont
  408b20:	ldr	w0, [sp, #60]
  408b24:	sub	w0, w0, #0x1
  408b28:	str	w0, [sp, #60]
  408b2c:	b	408af4 <feof@plt+0x6c24>
  408b30:	nop
  408b34:	ldr	w0, [sp, #60]
  408b38:	add	w0, w0, #0x1
  408b3c:	str	w0, [sp, #60]
  408b40:	ldr	x0, [sp, #24]
  408b44:	ldr	w0, [x0, #72]
  408b48:	ldr	w1, [sp, #60]
  408b4c:	cmp	w1, w0
  408b50:	b.ge	408bcc <feof@plt+0x6cfc>  // b.tcont
  408b54:	ldr	x0, [sp, #24]
  408b58:	ldr	x0, [x0, #64]
  408b5c:	str	x0, [sp, #48]
  408b60:	ldrsw	x0, [sp, #60]
  408b64:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  408b68:	cmp	x0, x1
  408b6c:	b.hi	408bb4 <feof@plt+0x6ce4>  // b.pmore
  408b70:	lsl	x0, x0, #2
  408b74:	bl	401a00 <_Znam@plt>
  408b78:	mov	x1, x0
  408b7c:	ldr	x0, [sp, #24]
  408b80:	str	x1, [x0, #64]
  408b84:	ldr	x0, [sp, #24]
  408b88:	ldr	x3, [x0, #64]
  408b8c:	ldrsw	x0, [sp, #60]
  408b90:	lsl	x0, x0, #2
  408b94:	mov	x2, x0
  408b98:	ldr	x1, [sp, #48]
  408b9c:	mov	x0, x3
  408ba0:	bl	401a20 <memcpy@plt>
  408ba4:	ldr	x0, [sp, #48]
  408ba8:	cmp	x0, #0x0
  408bac:	b.eq	408bc0 <feof@plt+0x6cf0>  // b.none
  408bb0:	b	408bb8 <feof@plt+0x6ce8>
  408bb4:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  408bb8:	ldr	x0, [sp, #48]
  408bbc:	bl	401d00 <_ZdaPv@plt>
  408bc0:	ldr	x0, [sp, #24]
  408bc4:	ldr	w1, [sp, #60]
  408bc8:	str	w1, [x0, #72]
  408bcc:	ldr	x0, [sp, #24]
  408bd0:	ldr	w1, [x0, #88]
  408bd4:	ldr	x0, [sp, #24]
  408bd8:	ldr	w0, [x0, #92]
  408bdc:	cmp	w1, w0
  408be0:	b.ge	408c8c <feof@plt+0x6dbc>  // b.tcont
  408be4:	ldr	x0, [sp, #24]
  408be8:	ldr	x0, [x0, #80]
  408bec:	str	x0, [sp, #40]
  408bf0:	ldr	x0, [sp, #24]
  408bf4:	ldr	w0, [x0, #88]
  408bf8:	sxtw	x1, w0
  408bfc:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  408c00:	movk	x0, #0x333, lsl #48
  408c04:	cmp	x1, x0
  408c08:	b.hi	408c70 <feof@plt+0x6da0>  // b.pmore
  408c0c:	mov	x0, x1
  408c10:	lsl	x0, x0, #2
  408c14:	add	x0, x0, x1
  408c18:	lsl	x0, x0, #3
  408c1c:	bl	401a00 <_Znam@plt>
  408c20:	mov	x1, x0
  408c24:	ldr	x0, [sp, #24]
  408c28:	str	x1, [x0, #80]
  408c2c:	ldr	x0, [sp, #24]
  408c30:	ldr	x3, [x0, #80]
  408c34:	ldr	x0, [sp, #24]
  408c38:	ldr	w0, [x0, #88]
  408c3c:	sxtw	x1, w0
  408c40:	mov	x0, x1
  408c44:	lsl	x0, x0, #2
  408c48:	add	x0, x0, x1
  408c4c:	lsl	x0, x0, #3
  408c50:	mov	x2, x0
  408c54:	ldr	x1, [sp, #40]
  408c58:	mov	x0, x3
  408c5c:	bl	401a20 <memcpy@plt>
  408c60:	ldr	x0, [sp, #40]
  408c64:	cmp	x0, #0x0
  408c68:	b.eq	408c7c <feof@plt+0x6dac>  // b.none
  408c6c:	b	408c74 <feof@plt+0x6da4>
  408c70:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  408c74:	ldr	x0, [sp, #40]
  408c78:	bl	401d00 <_ZdaPv@plt>
  408c7c:	ldr	x0, [sp, #24]
  408c80:	ldr	w1, [x0, #88]
  408c84:	ldr	x0, [sp, #24]
  408c88:	str	w1, [x0, #92]
  408c8c:	nop
  408c90:	ldp	x29, x30, [sp], #64
  408c94:	ret
  408c98:	stp	x29, x30, [sp, #-64]!
  408c9c:	mov	x29, sp
  408ca0:	str	x0, [sp, #40]
  408ca4:	str	x1, [sp, #32]
  408ca8:	str	x2, [sp, #24]
  408cac:	ldr	x0, [sp, #32]
  408cb0:	bl	40b314 <feof@plt+0x9444>
  408cb4:	str	w0, [sp, #60]
  408cb8:	ldr	w0, [sp, #60]
  408cbc:	mvn	w0, w0
  408cc0:	lsr	w0, w0, #31
  408cc4:	and	w0, w0, #0xff
  408cc8:	mov	w3, w0
  408ccc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  408cd0:	add	x2, x0, #0xed8
  408cd4:	mov	w1, #0x296                 	// #662
  408cd8:	mov	w0, w3
  408cdc:	bl	406594 <feof@plt+0x46c4>
  408ce0:	ldr	x0, [sp, #40]
  408ce4:	ldr	w0, [x0, #72]
  408ce8:	ldr	w1, [sp, #60]
  408cec:	cmp	w1, w0
  408cf0:	b.lt	408d00 <feof@plt+0x6e30>  // b.tstop
  408cf4:	ldr	w1, [sp, #60]
  408cf8:	ldr	x0, [sp, #40]
  408cfc:	bl	4087e4 <feof@plt+0x6914>
  408d00:	ldr	x0, [sp, #40]
  408d04:	ldr	w0, [x0, #72]
  408d08:	ldr	w1, [sp, #60]
  408d0c:	cmp	w1, w0
  408d10:	cset	w0, lt  // lt = tstop
  408d14:	and	w0, w0, #0xff
  408d18:	mov	w3, w0
  408d1c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  408d20:	add	x2, x0, #0xed8
  408d24:	mov	w1, #0x299                 	// #665
  408d28:	mov	w0, w3
  408d2c:	bl	406594 <feof@plt+0x46c4>
  408d30:	ldr	x0, [sp, #40]
  408d34:	ldr	w0, [x0, #88]
  408d38:	add	w1, w0, #0x1
  408d3c:	ldr	x0, [sp, #40]
  408d40:	ldr	w0, [x0, #92]
  408d44:	cmp	w1, w0
  408d48:	b.lt	408d54 <feof@plt+0x6e84>  // b.tstop
  408d4c:	ldr	x0, [sp, #40]
  408d50:	bl	4089b8 <feof@plt+0x6ae8>
  408d54:	ldr	x0, [sp, #40]
  408d58:	ldr	w0, [x0, #88]
  408d5c:	add	w1, w0, #0x1
  408d60:	ldr	x0, [sp, #40]
  408d64:	ldr	w0, [x0, #92]
  408d68:	cmp	w1, w0
  408d6c:	cset	w0, lt  // lt = tstop
  408d70:	and	w0, w0, #0xff
  408d74:	mov	w3, w0
  408d78:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  408d7c:	add	x2, x0, #0xed8
  408d80:	mov	w1, #0x29c                 	// #668
  408d84:	mov	w0, w3
  408d88:	bl	406594 <feof@plt+0x46c4>
  408d8c:	ldr	x0, [sp, #40]
  408d90:	ldr	x1, [x0, #64]
  408d94:	ldrsw	x0, [sp, #60]
  408d98:	lsl	x0, x0, #2
  408d9c:	add	x0, x1, x0
  408da0:	ldr	x1, [sp, #40]
  408da4:	ldr	w1, [x1, #88]
  408da8:	str	w1, [x0]
  408dac:	ldr	x0, [sp, #40]
  408db0:	ldr	x2, [x0, #80]
  408db4:	ldr	x0, [sp, #40]
  408db8:	ldr	w0, [x0, #88]
  408dbc:	add	w3, w0, #0x1
  408dc0:	ldr	x1, [sp, #40]
  408dc4:	str	w3, [x1, #88]
  408dc8:	sxtw	x1, w0
  408dcc:	mov	x0, x1
  408dd0:	lsl	x0, x0, #2
  408dd4:	add	x0, x0, x1
  408dd8:	lsl	x0, x0, #3
  408ddc:	add	x0, x2, x0
  408de0:	ldr	x1, [sp, #24]
  408de4:	ldp	x2, x3, [x1]
  408de8:	stp	x2, x3, [x0]
  408dec:	ldp	x2, x3, [x1, #16]
  408df0:	stp	x2, x3, [x0, #16]
  408df4:	ldr	x1, [x1, #32]
  408df8:	str	x1, [x0, #32]
  408dfc:	nop
  408e00:	ldp	x29, x30, [sp], #64
  408e04:	ret
  408e08:	stp	x29, x30, [sp, #-64]!
  408e0c:	mov	x29, sp
  408e10:	str	x0, [sp, #40]
  408e14:	str	x1, [sp, #32]
  408e18:	str	x2, [sp, #24]
  408e1c:	ldr	x0, [sp, #32]
  408e20:	bl	40b314 <feof@plt+0x9444>
  408e24:	str	w0, [sp, #60]
  408e28:	ldr	x0, [sp, #24]
  408e2c:	bl	40b314 <feof@plt+0x9444>
  408e30:	str	w0, [sp, #56]
  408e34:	ldr	w0, [sp, #60]
  408e38:	cmp	w0, #0x0
  408e3c:	b.lt	408e68 <feof@plt+0x6f98>  // b.tstop
  408e40:	ldr	w0, [sp, #56]
  408e44:	cmp	w0, #0x0
  408e48:	b.lt	408e68 <feof@plt+0x6f98>  // b.tstop
  408e4c:	ldr	x0, [sp, #40]
  408e50:	ldr	w0, [x0, #72]
  408e54:	ldr	w1, [sp, #56]
  408e58:	cmp	w1, w0
  408e5c:	b.ge	408e68 <feof@plt+0x6f98>  // b.tcont
  408e60:	mov	w0, #0x1                   	// #1
  408e64:	b	408e6c <feof@plt+0x6f9c>
  408e68:	mov	w0, #0x0                   	// #0
  408e6c:	mov	w3, w0
  408e70:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  408e74:	add	x2, x0, #0xed8
  408e78:	mov	w1, #0x2a5                 	// #677
  408e7c:	mov	w0, w3
  408e80:	bl	406594 <feof@plt+0x46c4>
  408e84:	ldr	x0, [sp, #40]
  408e88:	ldr	w0, [x0, #72]
  408e8c:	ldr	w1, [sp, #60]
  408e90:	cmp	w1, w0
  408e94:	b.lt	408ea4 <feof@plt+0x6fd4>  // b.tstop
  408e98:	ldr	w1, [sp, #60]
  408e9c:	ldr	x0, [sp, #40]
  408ea0:	bl	4087e4 <feof@plt+0x6914>
  408ea4:	ldr	x0, [sp, #40]
  408ea8:	ldr	x1, [x0, #64]
  408eac:	ldrsw	x0, [sp, #56]
  408eb0:	lsl	x0, x0, #2
  408eb4:	add	x1, x1, x0
  408eb8:	ldr	x0, [sp, #40]
  408ebc:	ldr	x2, [x0, #64]
  408ec0:	ldrsw	x0, [sp, #60]
  408ec4:	lsl	x0, x0, #2
  408ec8:	add	x0, x2, x0
  408ecc:	ldr	w1, [x1]
  408ed0:	str	w1, [x0]
  408ed4:	nop
  408ed8:	ldp	x29, x30, [sp], #64
  408edc:	ret
  408ee0:	stp	x29, x30, [sp, #-80]!
  408ee4:	mov	x29, sp
  408ee8:	stp	x19, x20, [sp, #16]
  408eec:	str	x0, [sp, #56]
  408ef0:	str	x1, [sp, #48]
  408ef4:	str	w2, [sp, #44]
  408ef8:	mov	x0, #0x68                  	// #104
  408efc:	bl	40efe8 <_Znwm@@Base>
  408f00:	mov	x19, x0
  408f04:	ldr	x1, [sp, #56]
  408f08:	mov	x0, x19
  408f0c:	bl	407038 <feof@plt+0x5168>
  408f10:	str	x19, [sp, #72]
  408f14:	ldr	w2, [sp, #44]
  408f18:	ldr	x1, [sp, #48]
  408f1c:	ldr	x0, [sp, #72]
  408f20:	bl	409338 <feof@plt+0x7468>
  408f24:	cmp	w0, #0x0
  408f28:	cset	w0, eq  // eq = none
  408f2c:	and	w0, w0, #0xff
  408f30:	cmp	w0, #0x0
  408f34:	b.eq	408f5c <feof@plt+0x708c>  // b.none
  408f38:	ldr	x0, [sp, #72]
  408f3c:	cmp	x0, #0x0
  408f40:	b.eq	408f54 <feof@plt+0x7084>  // b.none
  408f44:	ldr	x1, [x0]
  408f48:	add	x1, x1, #0x8
  408f4c:	ldr	x1, [x1]
  408f50:	blr	x1
  408f54:	mov	x0, #0x0                   	// #0
  408f58:	b	408f7c <feof@plt+0x70ac>
  408f5c:	ldr	x0, [sp, #72]
  408f60:	b	408f7c <feof@plt+0x70ac>
  408f64:	mov	x20, x0
  408f68:	mov	x1, #0x68                  	// #104
  408f6c:	mov	x0, x19
  408f70:	bl	40f0a4 <_ZdlPvm@@Base>
  408f74:	mov	x0, x20
  408f78:	bl	401e80 <_Unwind_Resume@plt>
  408f7c:	ldp	x19, x20, [sp, #16]
  408f80:	ldp	x29, x30, [sp], #80
  408f84:	ret
  408f88:	stp	x29, x30, [sp, #-48]!
  408f8c:	mov	x29, sp
  408f90:	str	x0, [sp, #24]
  408f94:	ldr	x0, [sp, #24]
  408f98:	cmp	x0, #0x0
  408f9c:	b.ne	408fa8 <feof@plt+0x70d8>  // b.any
  408fa0:	mov	x0, #0x0                   	// #0
  408fa4:	b	409058 <feof@plt+0x7188>
  408fa8:	ldr	x0, [sp, #24]
  408fac:	ldrb	w0, [x0]
  408fb0:	mov	w1, w0
  408fb4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  408fb8:	add	x0, x0, #0xaf0
  408fbc:	bl	40b2d8 <feof@plt+0x9408>
  408fc0:	cmp	w0, #0x0
  408fc4:	cset	w0, ne  // ne = any
  408fc8:	and	w0, w0, #0xff
  408fcc:	cmp	w0, #0x0
  408fd0:	b.eq	408fe4 <feof@plt+0x7114>  // b.none
  408fd4:	ldr	x0, [sp, #24]
  408fd8:	add	x0, x0, #0x1
  408fdc:	str	x0, [sp, #24]
  408fe0:	b	408fa8 <feof@plt+0x70d8>
  408fe4:	mov	w1, #0x0                   	// #0
  408fe8:	ldr	x0, [sp, #24]
  408fec:	bl	401b30 <strchr@plt>
  408ff0:	str	x0, [sp, #40]
  408ff4:	ldr	x1, [sp, #40]
  408ff8:	ldr	x0, [sp, #24]
  408ffc:	cmp	x1, x0
  409000:	b.ls	409030 <feof@plt+0x7160>  // b.plast
  409004:	ldr	x0, [sp, #40]
  409008:	sub	x0, x0, #0x1
  40900c:	ldrb	w0, [x0]
  409010:	mov	w1, w0
  409014:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  409018:	add	x0, x0, #0xaf0
  40901c:	bl	40b2d8 <feof@plt+0x9408>
  409020:	cmp	w0, #0x0
  409024:	b.eq	409030 <feof@plt+0x7160>  // b.none
  409028:	mov	w0, #0x1                   	// #1
  40902c:	b	409034 <feof@plt+0x7164>
  409030:	mov	w0, #0x0                   	// #0
  409034:	cmp	w0, #0x0
  409038:	b.eq	40904c <feof@plt+0x717c>  // b.none
  40903c:	ldr	x0, [sp, #40]
  409040:	sub	x0, x0, #0x1
  409044:	str	x0, [sp, #40]
  409048:	b	408ff4 <feof@plt+0x7124>
  40904c:	ldr	x0, [sp, #40]
  409050:	strb	wzr, [x0]
  409054:	ldr	x0, [sp, #24]
  409058:	ldp	x29, x30, [sp], #48
  40905c:	ret
  409060:	stp	x29, x30, [sp, #-368]!
  409064:	mov	x29, sp
  409068:	str	x0, [sp, #40]
  40906c:	str	x1, [sp, #32]
  409070:	str	x2, [sp, #24]
  409074:	str	x3, [sp, #16]
  409078:	ldr	x0, [sp, #40]
  40907c:	str	x0, [sp, #360]
  409080:	mov	w0, #0x1                   	// #1
  409084:	str	w0, [sp, #356]
  409088:	ldr	x0, [sp, #360]
  40908c:	ldrb	w0, [x0]
  409090:	mov	w1, w0
  409094:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  409098:	add	x0, x0, #0x8f0
  40909c:	bl	40b2d8 <feof@plt+0x9408>
  4090a0:	cmp	w0, #0x0
  4090a4:	cset	w0, ne  // ne = any
  4090a8:	and	w0, w0, #0xff
  4090ac:	cmp	w0, #0x0
  4090b0:	b.eq	409194 <feof@plt+0x72c4>  // b.none
  4090b4:	add	x3, sp, #0x130
  4090b8:	add	x2, sp, #0x140
  4090bc:	add	x1, sp, #0x138
  4090c0:	add	x0, sp, #0x148
  4090c4:	mov	x5, x3
  4090c8:	mov	x4, x2
  4090cc:	mov	x3, x1
  4090d0:	mov	x2, x0
  4090d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4090d8:	add	x1, x0, #0xef8
  4090dc:	ldr	x0, [sp, #360]
  4090e0:	bl	401cb0 <__isoc99_sscanf@plt>
  4090e4:	cmp	w0, #0x4
  4090e8:	b.ne	409134 <feof@plt+0x7264>  // b.any
  4090ec:	ldr	d0, [sp, #328]
  4090f0:	fcmpe	d0, #0.0
  4090f4:	b.le	409134 <feof@plt+0x7264>
  4090f8:	ldr	d0, [sp, #320]
  4090fc:	fcmpe	d0, #0.0
  409100:	b.le	409134 <feof@plt+0x7264>
  409104:	ldrb	w1, [sp, #312]
  409108:	add	x0, sp, #0x148
  40910c:	bl	4075e4 <feof@plt+0x5714>
  409110:	cmp	w0, #0x0
  409114:	b.eq	409134 <feof@plt+0x7264>  // b.none
  409118:	ldrb	w1, [sp, #304]
  40911c:	add	x0, sp, #0x140
  409120:	bl	4075e4 <feof@plt+0x5714>
  409124:	cmp	w0, #0x0
  409128:	b.eq	409134 <feof@plt+0x7264>  // b.none
  40912c:	mov	w0, #0x1                   	// #1
  409130:	b	409138 <feof@plt+0x7268>
  409134:	mov	w0, #0x0                   	// #0
  409138:	cmp	w0, #0x0
  40913c:	b.eq	40932c <feof@plt+0x745c>  // b.none
  409140:	ldr	x0, [sp, #24]
  409144:	cmp	x0, #0x0
  409148:	b.eq	409158 <feof@plt+0x7288>  // b.none
  40914c:	ldr	d0, [sp, #328]
  409150:	ldr	x0, [sp, #24]
  409154:	str	d0, [x0]
  409158:	ldr	x0, [sp, #16]
  40915c:	cmp	x0, #0x0
  409160:	b.eq	409170 <feof@plt+0x72a0>  // b.none
  409164:	ldr	d0, [sp, #320]
  409168:	ldr	x0, [sp, #16]
  40916c:	str	d0, [x0]
  409170:	ldr	x0, [sp, #32]
  409174:	cmp	x0, #0x0
  409178:	b.eq	40918c <feof@plt+0x72bc>  // b.none
  40917c:	ldr	x0, [sp, #32]
  409180:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2f5c>
  409184:	add	x1, x1, #0xf10
  409188:	str	x1, [x0]
  40918c:	mov	w0, #0x1                   	// #1
  409190:	b	409330 <feof@plt+0x7460>
  409194:	str	wzr, [sp, #352]
  409198:	ldr	w0, [sp, #352]
  40919c:	cmp	w0, #0x28
  4091a0:	b.gt	409298 <feof@plt+0x73c8>
  4091a4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4091a8:	add	x2, x0, #0x1b8
  4091ac:	ldrsw	x1, [sp, #352]
  4091b0:	mov	x0, x1
  4091b4:	lsl	x0, x0, #1
  4091b8:	add	x0, x0, x1
  4091bc:	lsl	x0, x0, #3
  4091c0:	add	x0, x2, x0
  4091c4:	ldr	x0, [x0]
  4091c8:	ldr	x1, [sp, #360]
  4091cc:	bl	401e30 <strcasecmp@plt>
  4091d0:	cmp	w0, #0x0
  4091d4:	b.ne	409288 <feof@plt+0x73b8>  // b.any
  4091d8:	ldr	x0, [sp, #24]
  4091dc:	cmp	x0, #0x0
  4091e0:	b.eq	409210 <feof@plt+0x7340>  // b.none
  4091e4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4091e8:	add	x2, x0, #0x1b8
  4091ec:	ldrsw	x1, [sp, #352]
  4091f0:	mov	x0, x1
  4091f4:	lsl	x0, x0, #1
  4091f8:	add	x0, x0, x1
  4091fc:	lsl	x0, x0, #3
  409200:	add	x0, x2, x0
  409204:	ldr	d0, [x0, #8]
  409208:	ldr	x0, [sp, #24]
  40920c:	str	d0, [x0]
  409210:	ldr	x0, [sp, #16]
  409214:	cmp	x0, #0x0
  409218:	b.eq	409248 <feof@plt+0x7378>  // b.none
  40921c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  409220:	add	x2, x0, #0x1b8
  409224:	ldrsw	x1, [sp, #352]
  409228:	mov	x0, x1
  40922c:	lsl	x0, x0, #1
  409230:	add	x0, x0, x1
  409234:	lsl	x0, x0, #3
  409238:	add	x0, x2, x0
  40923c:	ldr	d0, [x0, #16]
  409240:	ldr	x0, [sp, #16]
  409244:	str	d0, [x0]
  409248:	ldr	x0, [sp, #32]
  40924c:	cmp	x0, #0x0
  409250:	b.eq	409280 <feof@plt+0x73b0>  // b.none
  409254:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  409258:	add	x2, x0, #0x1b8
  40925c:	ldrsw	x1, [sp, #352]
  409260:	mov	x0, x1
  409264:	lsl	x0, x0, #1
  409268:	add	x0, x0, x1
  40926c:	lsl	x0, x0, #3
  409270:	add	x0, x2, x0
  409274:	ldr	x1, [x0]
  409278:	ldr	x0, [sp, #32]
  40927c:	str	x1, [x0]
  409280:	mov	w0, #0x1                   	// #1
  409284:	b	409330 <feof@plt+0x7460>
  409288:	ldr	w0, [sp, #352]
  40928c:	add	w0, w0, #0x1
  409290:	str	w0, [sp, #352]
  409294:	b	409198 <feof@plt+0x72c8>
  409298:	ldr	w0, [sp, #356]
  40929c:	cmp	w0, #0x0
  4092a0:	b.eq	40932c <feof@plt+0x745c>  // b.none
  4092a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4092a8:	add	x1, x0, #0xf18
  4092ac:	ldr	x0, [sp, #40]
  4092b0:	bl	401d80 <fopen@plt>
  4092b4:	str	x0, [sp, #344]
  4092b8:	ldr	x0, [sp, #344]
  4092bc:	cmp	x0, #0x0
  4092c0:	b.eq	40932c <feof@plt+0x745c>  // b.none
  4092c4:	add	x0, sp, #0x30
  4092c8:	ldr	x2, [sp, #344]
  4092cc:	mov	w1, #0xfe                  	// #254
  4092d0:	bl	401dc0 <fgets@plt>
  4092d4:	ldr	x0, [sp, #344]
  4092d8:	bl	401ae0 <fclose@plt>
  4092dc:	str	wzr, [sp, #356]
  4092e0:	add	x0, sp, #0x30
  4092e4:	mov	w1, #0x0                   	// #0
  4092e8:	bl	401b30 <strchr@plt>
  4092ec:	str	x0, [sp, #336]
  4092f0:	ldr	x0, [sp, #336]
  4092f4:	sub	x0, x0, #0x1
  4092f8:	str	x0, [sp, #336]
  4092fc:	ldr	x0, [sp, #336]
  409300:	ldrb	w0, [x0]
  409304:	cmp	w0, #0xa
  409308:	cset	w0, eq  // eq = none
  40930c:	and	w0, w0, #0xff
  409310:	cmp	w0, #0x0
  409314:	b.eq	409320 <feof@plt+0x7450>  // b.none
  409318:	ldr	x0, [sp, #336]
  40931c:	strb	wzr, [x0]
  409320:	add	x0, sp, #0x30
  409324:	str	x0, [sp, #360]
  409328:	b	409088 <feof@plt+0x71b8>
  40932c:	mov	w0, #0x0                   	// #0
  409330:	ldp	x29, x30, [sp], #368
  409334:	ret
  409338:	stp	x29, x30, [sp, #-496]!
  40933c:	mov	x29, sp
  409340:	str	x19, [sp, #16]
  409344:	str	x0, [sp, #56]
  409348:	str	x1, [sp, #48]
  40934c:	str	w2, [sp, #44]
  409350:	ldr	x0, [sp, #56]
  409354:	ldr	x2, [x0, #32]
  409358:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40935c:	add	x1, x0, #0xf20
  409360:	mov	x0, x2
  409364:	bl	401db0 <strcmp@plt>
  409368:	cmp	w0, #0x0
  40936c:	b.ne	4093b8 <feof@plt+0x74e8>  // b.any
  409370:	ldr	x0, [sp, #48]
  409374:	cmp	x0, #0x0
  409378:	b.eq	40938c <feof@plt+0x74bc>  // b.none
  40937c:	ldr	x0, [sp, #48]
  409380:	mov	w1, #0x1                   	// #1
  409384:	str	w1, [x0]
  409388:	b	4093b0 <feof@plt+0x74e0>
  40938c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409390:	add	x3, x0, #0x60
  409394:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409398:	add	x2, x0, #0x60
  40939c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4093a0:	add	x1, x0, #0x60
  4093a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4093a8:	add	x0, x0, #0xf28
  4093ac:	bl	406874 <feof@plt+0x49a4>
  4093b0:	mov	w19, #0x0                   	// #0
  4093b4:	b	40a234 <feof@plt+0x8364>
  4093b8:	ldr	x0, [sp, #56]
  4093bc:	ldr	x0, [x0, #32]
  4093c0:	add	x1, sp, #0xb8
  4093c4:	bl	40b460 <feof@plt+0x9590>
  4093c8:	str	x0, [sp, #456]
  4093cc:	ldr	x0, [sp, #456]
  4093d0:	cmp	x0, #0x0
  4093d4:	cset	w0, eq  // eq = none
  4093d8:	and	w0, w0, #0xff
  4093dc:	cmp	w0, #0x0
  4093e0:	b.eq	409438 <feof@plt+0x7568>  // b.none
  4093e4:	ldr	x0, [sp, #48]
  4093e8:	cmp	x0, #0x0
  4093ec:	b.eq	409400 <feof@plt+0x7530>  // b.none
  4093f0:	ldr	x0, [sp, #48]
  4093f4:	mov	w1, #0x1                   	// #1
  4093f8:	str	w1, [x0]
  4093fc:	b	409430 <feof@plt+0x7560>
  409400:	ldr	x0, [sp, #56]
  409404:	ldr	x1, [x0, #32]
  409408:	add	x0, sp, #0xc0
  40940c:	bl	4060ac <feof@plt+0x41dc>
  409410:	add	x1, sp, #0xc0
  409414:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409418:	add	x3, x0, #0x60
  40941c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409420:	add	x2, x0, #0x60
  409424:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409428:	add	x0, x0, #0xf50
  40942c:	bl	406874 <feof@plt+0x49a4>
  409430:	mov	w19, #0x0                   	// #0
  409434:	b	40a234 <feof@plt+0x8364>
  409438:	ldr	x1, [sp, #184]
  40943c:	add	x0, sp, #0x90
  409440:	mov	x2, x1
  409444:	ldr	x1, [sp, #456]
  409448:	bl	406a28 <feof@plt+0x4b58>
  40944c:	mov	w0, #0x1                   	// #1
  409450:	str	w0, [sp, #168]
  409454:	ldr	w0, [sp, #44]
  409458:	str	w0, [sp, #172]
  40945c:	add	x0, sp, #0x90
  409460:	bl	406ae4 <feof@plt+0x4c14>
  409464:	cmp	w0, #0x0
  409468:	cset	w0, eq  // eq = none
  40946c:	and	w0, w0, #0xff
  409470:	cmp	w0, #0x0
  409474:	b.eq	409480 <feof@plt+0x75b0>  // b.none
  409478:	str	xzr, [sp, #488]
  40947c:	b	409924 <feof@plt+0x7a54>
  409480:	ldr	x2, [sp, #176]
  409484:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409488:	add	x1, x0, #0xe98
  40948c:	mov	x0, x2
  409490:	bl	401ba0 <strtok@plt>
  409494:	str	x0, [sp, #488]
  409498:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40949c:	add	x1, x0, #0xf70
  4094a0:	ldr	x0, [sp, #488]
  4094a4:	bl	401db0 <strcmp@plt>
  4094a8:	cmp	w0, #0x0
  4094ac:	b.eq	40945c <feof@plt+0x758c>  // b.none
  4094b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4094b4:	add	x1, x0, #0xf78
  4094b8:	ldr	x0, [sp, #488]
  4094bc:	bl	401db0 <strcmp@plt>
  4094c0:	cmp	w0, #0x0
  4094c4:	b.ne	40956c <feof@plt+0x769c>  // b.any
  4094c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4094cc:	add	x1, x0, #0xe98
  4094d0:	mov	x0, #0x0                   	// #0
  4094d4:	bl	401ba0 <strtok@plt>
  4094d8:	str	x0, [sp, #488]
  4094dc:	ldr	x0, [sp, #488]
  4094e0:	cmp	x0, #0x0
  4094e4:	b.eq	409514 <feof@plt+0x7644>  // b.none
  4094e8:	add	x0, sp, #0x8c
  4094ec:	mov	x2, x0
  4094f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4094f4:	add	x1, x0, #0xf88
  4094f8:	ldr	x0, [sp, #488]
  4094fc:	bl	401cb0 <__isoc99_sscanf@plt>
  409500:	cmp	w0, #0x1
  409504:	b.ne	409514 <feof@plt+0x7644>  // b.any
  409508:	ldr	w0, [sp, #140]
  40950c:	cmp	w0, #0x0
  409510:	b.gt	40951c <feof@plt+0x764c>
  409514:	mov	w0, #0x1                   	// #1
  409518:	b	409520 <feof@plt+0x7650>
  40951c:	mov	w0, #0x0                   	// #0
  409520:	cmp	w0, #0x0
  409524:	b.eq	40955c <feof@plt+0x768c>  // b.none
  409528:	add	x5, sp, #0x90
  40952c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409530:	add	x4, x0, #0x60
  409534:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409538:	add	x3, x0, #0x60
  40953c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409540:	add	x2, x0, #0x60
  409544:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409548:	add	x1, x0, #0xf90
  40954c:	mov	x0, x5
  409550:	bl	406d44 <feof@plt+0x4e74>
  409554:	mov	w19, #0x0                   	// #0
  409558:	b	40a22c <feof@plt+0x835c>
  40955c:	ldr	w1, [sp, #140]
  409560:	ldr	x0, [sp, #56]
  409564:	str	w1, [x0, #24]
  409568:	b	40945c <feof@plt+0x758c>
  40956c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409570:	add	x1, x0, #0xfb8
  409574:	ldr	x0, [sp, #488]
  409578:	bl	401db0 <strcmp@plt>
  40957c:	cmp	w0, #0x0
  409580:	b.ne	409658 <feof@plt+0x7788>  // b.any
  409584:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409588:	add	x1, x0, #0xe98
  40958c:	mov	x0, #0x0                   	// #0
  409590:	bl	401ba0 <strtok@plt>
  409594:	str	x0, [sp, #488]
  409598:	ldr	x0, [sp, #488]
  40959c:	cmp	x0, #0x0
  4095a0:	b.eq	4095f4 <feof@plt+0x7724>  // b.none
  4095a4:	add	x0, sp, #0x80
  4095a8:	mov	x2, x0
  4095ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4095b0:	add	x1, x0, #0xfc0
  4095b4:	ldr	x0, [sp, #488]
  4095b8:	bl	401cb0 <__isoc99_sscanf@plt>
  4095bc:	cmp	w0, #0x1
  4095c0:	b.ne	4095f4 <feof@plt+0x7724>  // b.any
  4095c4:	ldr	d0, [sp, #128]
  4095c8:	mov	x0, #0x800000000000        	// #140737488355328
  4095cc:	movk	x0, #0x4056, lsl #48
  4095d0:	fmov	d1, x0
  4095d4:	fcmpe	d0, d1
  4095d8:	b.ge	4095f4 <feof@plt+0x7724>  // b.tcont
  4095dc:	ldr	d0, [sp, #128]
  4095e0:	mov	x0, #0x800000000000        	// #140737488355328
  4095e4:	movk	x0, #0xc056, lsl #48
  4095e8:	fmov	d1, x0
  4095ec:	fcmpe	d0, d1
  4095f0:	b.hi	4095fc <feof@plt+0x772c>  // b.pmore
  4095f4:	mov	w0, #0x1                   	// #1
  4095f8:	b	409600 <feof@plt+0x7730>
  4095fc:	mov	w0, #0x0                   	// #0
  409600:	cmp	w0, #0x0
  409604:	b.eq	409648 <feof@plt+0x7778>  // b.none
  409608:	add	x0, sp, #0xd0
  40960c:	ldr	x1, [sp, #488]
  409610:	bl	4060ac <feof@plt+0x41dc>
  409614:	add	x1, sp, #0xd0
  409618:	add	x5, sp, #0x90
  40961c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409620:	add	x4, x0, #0x60
  409624:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409628:	add	x3, x0, #0x60
  40962c:	mov	x2, x1
  409630:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409634:	add	x1, x0, #0xfc8
  409638:	mov	x0, x5
  40963c:	bl	406d44 <feof@plt+0x4e74>
  409640:	mov	w19, #0x0                   	// #0
  409644:	b	40a22c <feof@plt+0x835c>
  409648:	ldr	d0, [sp, #128]
  40964c:	ldr	x0, [sp, #56]
  409650:	str	d0, [x0, #48]
  409654:	b	40945c <feof@plt+0x758c>
  409658:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40965c:	add	x1, x0, #0xff0
  409660:	ldr	x0, [sp, #488]
  409664:	bl	401db0 <strcmp@plt>
  409668:	cmp	w0, #0x0
  40966c:	b.ne	4097d8 <feof@plt+0x7908>  // b.any
  409670:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409674:	add	x1, x0, #0xe98
  409678:	mov	x0, #0x0                   	// #0
  40967c:	bl	401ba0 <strtok@plt>
  409680:	str	x0, [sp, #488]
  409684:	ldr	x0, [sp, #488]
  409688:	cmp	x0, #0x0
  40968c:	b.eq	40945c <feof@plt+0x758c>  // b.none
  409690:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409694:	add	x1, x0, #0x0
  409698:	ldr	x0, [sp, #488]
  40969c:	bl	401db0 <strcmp@plt>
  4096a0:	cmp	w0, #0x0
  4096a4:	b.eq	40945c <feof@plt+0x758c>  // b.none
  4096a8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  4096ac:	add	x1, x0, #0x8
  4096b0:	ldr	x0, [sp, #488]
  4096b4:	bl	401db0 <strcmp@plt>
  4096b8:	cmp	w0, #0x0
  4096bc:	b.ne	4096d8 <feof@plt+0x7808>  // b.any
  4096c0:	ldr	x0, [sp, #56]
  4096c4:	ldr	w0, [x0, #8]
  4096c8:	orr	w1, w0, #0x1
  4096cc:	ldr	x0, [sp, #56]
  4096d0:	str	w1, [x0, #8]
  4096d4:	b	409670 <feof@plt+0x77a0>
  4096d8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  4096dc:	add	x1, x0, #0x10
  4096e0:	ldr	x0, [sp, #488]
  4096e4:	bl	401db0 <strcmp@plt>
  4096e8:	cmp	w0, #0x0
  4096ec:	b.ne	409708 <feof@plt+0x7838>  // b.any
  4096f0:	ldr	x0, [sp, #56]
  4096f4:	ldr	w0, [x0, #8]
  4096f8:	orr	w1, w0, #0x2
  4096fc:	ldr	x0, [sp, #56]
  409700:	str	w1, [x0, #8]
  409704:	b	409670 <feof@plt+0x77a0>
  409708:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40970c:	add	x1, x0, #0x18
  409710:	ldr	x0, [sp, #488]
  409714:	bl	401db0 <strcmp@plt>
  409718:	cmp	w0, #0x0
  40971c:	b.ne	409738 <feof@plt+0x7868>  // b.any
  409720:	ldr	x0, [sp, #56]
  409724:	ldr	w0, [x0, #8]
  409728:	orr	w1, w0, #0x4
  40972c:	ldr	x0, [sp, #56]
  409730:	str	w1, [x0, #8]
  409734:	b	409670 <feof@plt+0x77a0>
  409738:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40973c:	add	x1, x0, #0x20
  409740:	ldr	x0, [sp, #488]
  409744:	bl	401db0 <strcmp@plt>
  409748:	cmp	w0, #0x0
  40974c:	b.ne	409768 <feof@plt+0x7898>  // b.any
  409750:	ldr	x0, [sp, #56]
  409754:	ldr	w0, [x0, #8]
  409758:	orr	w1, w0, #0x8
  40975c:	ldr	x0, [sp, #56]
  409760:	str	w1, [x0, #8]
  409764:	b	409670 <feof@plt+0x77a0>
  409768:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40976c:	add	x1, x0, #0x28
  409770:	ldr	x0, [sp, #488]
  409774:	bl	401db0 <strcmp@plt>
  409778:	cmp	w0, #0x0
  40977c:	b.ne	409798 <feof@plt+0x78c8>  // b.any
  409780:	ldr	x0, [sp, #56]
  409784:	ldr	w0, [x0, #8]
  409788:	orr	w1, w0, #0x10
  40978c:	ldr	x0, [sp, #56]
  409790:	str	w1, [x0, #8]
  409794:	b	409670 <feof@plt+0x77a0>
  409798:	add	x0, sp, #0xe0
  40979c:	ldr	x1, [sp, #488]
  4097a0:	bl	4060ac <feof@plt+0x41dc>
  4097a4:	add	x1, sp, #0xe0
  4097a8:	add	x5, sp, #0x90
  4097ac:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4097b0:	add	x4, x0, #0x60
  4097b4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4097b8:	add	x3, x0, #0x60
  4097bc:	mov	x2, x1
  4097c0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  4097c4:	add	x1, x0, #0x30
  4097c8:	mov	x0, x5
  4097cc:	bl	406d44 <feof@plt+0x4e74>
  4097d0:	mov	w19, #0x0                   	// #0
  4097d4:	b	40a22c <feof@plt+0x835c>
  4097d8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  4097dc:	add	x1, x0, #0x50
  4097e0:	ldr	x0, [sp, #488]
  4097e4:	bl	401db0 <strcmp@plt>
  4097e8:	cmp	w0, #0x0
  4097ec:	b.ne	409874 <feof@plt+0x79a4>  // b.any
  4097f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4097f4:	add	x1, x0, #0xe98
  4097f8:	mov	x0, #0x0                   	// #0
  4097fc:	bl	401ba0 <strtok@plt>
  409800:	str	x0, [sp, #488]
  409804:	ldr	x0, [sp, #488]
  409808:	cmp	x0, #0x0
  40980c:	b.ne	409844 <feof@plt+0x7974>  // b.any
  409810:	add	x5, sp, #0x90
  409814:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409818:	add	x4, x0, #0x60
  40981c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409820:	add	x3, x0, #0x60
  409824:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409828:	add	x2, x0, #0x60
  40982c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409830:	add	x1, x0, #0x60
  409834:	mov	x0, x5
  409838:	bl	406d44 <feof@plt+0x4e74>
  40983c:	mov	w19, #0x0                   	// #0
  409840:	b	40a22c <feof@plt+0x835c>
  409844:	ldr	x0, [sp, #488]
  409848:	bl	401a90 <strlen@plt>
  40984c:	add	x0, x0, #0x1
  409850:	bl	401a00 <_Znam@plt>
  409854:	mov	x1, x0
  409858:	ldr	x0, [sp, #56]
  40985c:	str	x1, [x0, #40]
  409860:	ldr	x0, [sp, #56]
  409864:	ldr	x0, [x0, #40]
  409868:	ldr	x1, [sp, #488]
  40986c:	bl	401b90 <strcpy@plt>
  409870:	b	40945c <feof@plt+0x758c>
  409874:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409878:	add	x1, x0, #0x90
  40987c:	ldr	x0, [sp, #488]
  409880:	bl	401db0 <strcmp@plt>
  409884:	cmp	w0, #0x0
  409888:	b.ne	40989c <feof@plt+0x79cc>  // b.any
  40988c:	ldr	x0, [sp, #56]
  409890:	mov	w1, #0x1                   	// #1
  409894:	str	w1, [x0, #28]
  409898:	b	40945c <feof@plt+0x758c>
  40989c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  4098a0:	add	x1, x0, #0x98
  4098a4:	ldr	x0, [sp, #488]
  4098a8:	bl	401db0 <strcmp@plt>
  4098ac:	cmp	w0, #0x0
  4098b0:	b.eq	409924 <feof@plt+0x7a54>  // b.none
  4098b4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  4098b8:	add	x1, x0, #0xa8
  4098bc:	ldr	x0, [sp, #488]
  4098c0:	bl	401db0 <strcmp@plt>
  4098c4:	cmp	w0, #0x0
  4098c8:	b.eq	409924 <feof@plt+0x7a54>  // b.none
  4098cc:	ldr	x0, [sp, #488]
  4098d0:	str	x0, [sp, #448]
  4098d4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  4098d8:	add	x1, x0, #0xb0
  4098dc:	mov	x0, #0x0                   	// #0
  4098e0:	bl	401ba0 <strtok@plt>
  4098e4:	str	x0, [sp, #488]
  4098e8:	ldr	x0, [sp, #56]
  4098ec:	ldr	x0, [x0]
  4098f0:	add	x0, x0, #0x10
  4098f4:	ldr	x19, [x0]
  4098f8:	ldr	x0, [sp, #488]
  4098fc:	bl	408f88 <feof@plt+0x70b8>
  409900:	mov	x2, x0
  409904:	ldr	x0, [sp, #152]
  409908:	ldr	w1, [sp, #160]
  40990c:	mov	w4, w1
  409910:	mov	x3, x0
  409914:	ldr	x1, [sp, #448]
  409918:	ldr	x0, [sp, #56]
  40991c:	blr	x19
  409920:	b	40945c <feof@plt+0x758c>
  409924:	str	wzr, [sp, #484]
  409928:	ldr	x0, [sp, #488]
  40992c:	cmp	x0, #0x0
  409930:	b.ne	40997c <feof@plt+0x7aac>  // b.any
  409934:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409938:	add	x0, x0, #0xc0
  40993c:	ldr	w0, [x0]
  409940:	cmp	w0, #0x0
  409944:	b.ne	40a114 <feof@plt+0x8244>  // b.any
  409948:	add	x5, sp, #0x90
  40994c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409950:	add	x4, x0, #0x60
  409954:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409958:	add	x3, x0, #0x60
  40995c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409960:	add	x2, x0, #0x60
  409964:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409968:	add	x1, x0, #0xb8
  40996c:	mov	x0, x5
  409970:	bl	406d44 <feof@plt+0x4e74>
  409974:	mov	w19, #0x0                   	// #0
  409978:	b	40a22c <feof@plt+0x835c>
  40997c:	ldr	x0, [sp, #488]
  409980:	str	x0, [sp, #472]
  409984:	str	wzr, [sp, #168]
  409988:	ldr	x0, [sp, #472]
  40998c:	cmp	x0, #0x0
  409990:	b.eq	40a10c <feof@plt+0x823c>  // b.none
  409994:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409998:	add	x1, x0, #0x98
  40999c:	ldr	x0, [sp, #472]
  4099a0:	bl	401db0 <strcmp@plt>
  4099a4:	cmp	w0, #0x0
  4099a8:	b.ne	409b30 <feof@plt+0x7c60>  // b.any
  4099ac:	ldr	w0, [sp, #44]
  4099b0:	cmp	w0, #0x0
  4099b4:	b.eq	4099c0 <feof@plt+0x7af0>  // b.none
  4099b8:	mov	w19, #0x1                   	// #1
  4099bc:	b	40a22c <feof@plt+0x835c>
  4099c0:	add	x0, sp, #0x90
  4099c4:	bl	406ae4 <feof@plt+0x4c14>
  4099c8:	cmp	w0, #0x0
  4099cc:	cset	w0, eq  // eq = none
  4099d0:	and	w0, w0, #0xff
  4099d4:	cmp	w0, #0x0
  4099d8:	b.eq	4099e4 <feof@plt+0x7b14>  // b.none
  4099dc:	str	xzr, [sp, #472]
  4099e0:	b	40a108 <feof@plt+0x8238>
  4099e4:	ldr	x2, [sp, #176]
  4099e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  4099ec:	add	x1, x0, #0xe98
  4099f0:	mov	x0, x2
  4099f4:	bl	401ba0 <strtok@plt>
  4099f8:	str	x0, [sp, #408]
  4099fc:	ldr	x0, [sp, #408]
  409a00:	cmp	x0, #0x0
  409a04:	b.eq	409b28 <feof@plt+0x7c58>  // b.none
  409a08:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409a0c:	add	x1, x0, #0xe98
  409a10:	mov	x0, #0x0                   	// #0
  409a14:	bl	401ba0 <strtok@plt>
  409a18:	str	x0, [sp, #400]
  409a1c:	ldr	x0, [sp, #400]
  409a20:	cmp	x0, #0x0
  409a24:	b.ne	409a34 <feof@plt+0x7b64>  // b.any
  409a28:	ldr	x0, [sp, #408]
  409a2c:	str	x0, [sp, #472]
  409a30:	b	40a108 <feof@plt+0x8238>
  409a34:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409a38:	add	x1, x0, #0xe98
  409a3c:	mov	x0, #0x0                   	// #0
  409a40:	bl	401ba0 <strtok@plt>
  409a44:	str	x0, [sp, #488]
  409a48:	ldr	x0, [sp, #488]
  409a4c:	cmp	x0, #0x0
  409a50:	b.ne	409a88 <feof@plt+0x7bb8>  // b.any
  409a54:	add	x5, sp, #0x90
  409a58:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409a5c:	add	x4, x0, #0x60
  409a60:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409a64:	add	x3, x0, #0x60
  409a68:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409a6c:	add	x2, x0, #0x60
  409a70:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409a74:	add	x1, x0, #0xd0
  409a78:	mov	x0, x5
  409a7c:	bl	406d44 <feof@plt+0x4e74>
  409a80:	mov	w19, #0x0                   	// #0
  409a84:	b	40a22c <feof@plt+0x835c>
  409a88:	add	x0, sp, #0x7c
  409a8c:	mov	x2, x0
  409a90:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409a94:	add	x1, x0, #0xf88
  409a98:	ldr	x0, [sp, #488]
  409a9c:	bl	401cb0 <__isoc99_sscanf@plt>
  409aa0:	cmp	w0, #0x1
  409aa4:	cset	w0, ne  // ne = any
  409aa8:	and	w0, w0, #0xff
  409aac:	cmp	w0, #0x0
  409ab0:	b.eq	409af4 <feof@plt+0x7c24>  // b.none
  409ab4:	add	x0, sp, #0xf0
  409ab8:	ldr	x1, [sp, #488]
  409abc:	bl	4060ac <feof@plt+0x41dc>
  409ac0:	add	x1, sp, #0xf0
  409ac4:	add	x5, sp, #0x90
  409ac8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409acc:	add	x4, x0, #0x60
  409ad0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409ad4:	add	x3, x0, #0x60
  409ad8:	mov	x2, x1
  409adc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409ae0:	add	x1, x0, #0xe8
  409ae4:	mov	x0, x5
  409ae8:	bl	406d44 <feof@plt+0x4e74>
  409aec:	mov	w19, #0x0                   	// #0
  409af0:	b	40a22c <feof@plt+0x835c>
  409af4:	ldr	x0, [sp, #408]
  409af8:	bl	40ebf4 <feof@plt+0xcd24>
  409afc:	str	x0, [sp, #392]
  409b00:	ldr	x0, [sp, #400]
  409b04:	bl	40ebf4 <feof@plt+0xcd24>
  409b08:	str	x0, [sp, #384]
  409b0c:	ldr	w0, [sp, #124]
  409b10:	mov	w3, w0
  409b14:	ldr	x2, [sp, #384]
  409b18:	ldr	x1, [sp, #392]
  409b1c:	ldr	x0, [sp, #56]
  409b20:	bl	4082f8 <feof@plt+0x6428>
  409b24:	b	4099c0 <feof@plt+0x7af0>
  409b28:	nop
  409b2c:	b	4099c0 <feof@plt+0x7af0>
  409b30:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409b34:	add	x1, x0, #0xa8
  409b38:	ldr	x0, [sp, #472]
  409b3c:	bl	401db0 <strcmp@plt>
  409b40:	cmp	w0, #0x0
  409b44:	b.ne	40a0c8 <feof@plt+0x81f8>  // b.any
  409b48:	ldr	w0, [sp, #44]
  409b4c:	cmp	w0, #0x0
  409b50:	b.eq	409b5c <feof@plt+0x7c8c>  // b.none
  409b54:	mov	w19, #0x1                   	// #1
  409b58:	b	40a22c <feof@plt+0x835c>
  409b5c:	mov	w0, #0x1                   	// #1
  409b60:	str	w0, [sp, #484]
  409b64:	str	xzr, [sp, #464]
  409b68:	add	x0, sp, #0x90
  409b6c:	bl	406ae4 <feof@plt+0x4c14>
  409b70:	cmp	w0, #0x0
  409b74:	cset	w0, eq  // eq = none
  409b78:	and	w0, w0, #0xff
  409b7c:	cmp	w0, #0x0
  409b80:	b.eq	409b8c <feof@plt+0x7cbc>  // b.none
  409b84:	str	xzr, [sp, #472]
  409b88:	b	40a088 <feof@plt+0x81b8>
  409b8c:	ldr	x2, [sp, #176]
  409b90:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409b94:	add	x1, x0, #0xe98
  409b98:	mov	x0, x2
  409b9c:	bl	401ba0 <strtok@plt>
  409ba0:	str	x0, [sp, #440]
  409ba4:	ldr	x0, [sp, #440]
  409ba8:	cmp	x0, #0x0
  409bac:	b.eq	40a080 <feof@plt+0x81b0>  // b.none
  409bb0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409bb4:	add	x1, x0, #0xe98
  409bb8:	mov	x0, #0x0                   	// #0
  409bbc:	bl	401ba0 <strtok@plt>
  409bc0:	str	x0, [sp, #488]
  409bc4:	ldr	x0, [sp, #488]
  409bc8:	cmp	x0, #0x0
  409bcc:	b.ne	409bdc <feof@plt+0x7d0c>  // b.any
  409bd0:	ldr	x0, [sp, #440]
  409bd4:	str	x0, [sp, #472]
  409bd8:	b	40a088 <feof@plt+0x81b8>
  409bdc:	ldr	x0, [sp, #488]
  409be0:	ldrb	w0, [x0]
  409be4:	cmp	w0, #0x22
  409be8:	b.ne	409c98 <feof@plt+0x7dc8>  // b.any
  409bec:	ldr	x0, [sp, #464]
  409bf0:	cmp	x0, #0x0
  409bf4:	b.ne	409c2c <feof@plt+0x7d5c>  // b.any
  409bf8:	add	x5, sp, #0x90
  409bfc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409c00:	add	x4, x0, #0x60
  409c04:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409c08:	add	x3, x0, #0x60
  409c0c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409c10:	add	x2, x0, #0x60
  409c14:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409c18:	add	x1, x0, #0x100
  409c1c:	mov	x0, x5
  409c20:	bl	406d44 <feof@plt+0x4e74>
  409c24:	mov	w19, #0x0                   	// #0
  409c28:	b	40a22c <feof@plt+0x835c>
  409c2c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409c30:	add	x1, x0, #0x128
  409c34:	ldr	x0, [sp, #440]
  409c38:	bl	401db0 <strcmp@plt>
  409c3c:	cmp	w0, #0x0
  409c40:	b.ne	409c78 <feof@plt+0x7da8>  // b.any
  409c44:	add	x5, sp, #0x90
  409c48:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409c4c:	add	x4, x0, #0x60
  409c50:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409c54:	add	x3, x0, #0x60
  409c58:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409c5c:	add	x2, x0, #0x60
  409c60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409c64:	add	x1, x0, #0x130
  409c68:	mov	x0, x5
  409c6c:	bl	406d44 <feof@plt+0x4e74>
  409c70:	mov	w19, #0x0                   	// #0
  409c74:	b	40a22c <feof@plt+0x835c>
  409c78:	ldr	x0, [sp, #440]
  409c7c:	bl	40ebf4 <feof@plt+0xcd24>
  409c80:	str	x0, [sp, #416]
  409c84:	ldr	x2, [sp, #464]
  409c88:	ldr	x1, [sp, #416]
  409c8c:	ldr	x0, [sp, #56]
  409c90:	bl	408e08 <feof@plt+0x6f38>
  409c94:	b	40a084 <feof@plt+0x81b4>
  409c98:	str	wzr, [sp, #84]
  409c9c:	str	wzr, [sp, #88]
  409ca0:	str	wzr, [sp, #92]
  409ca4:	str	wzr, [sp, #96]
  409ca8:	str	wzr, [sp, #100]
  409cac:	add	x0, sp, #0x48
  409cb0:	add	x5, x0, #0x1c
  409cb4:	add	x0, sp, #0x48
  409cb8:	add	x4, x0, #0x14
  409cbc:	add	x0, sp, #0x48
  409cc0:	add	x3, x0, #0x18
  409cc4:	add	x0, sp, #0x48
  409cc8:	add	x2, x0, #0x10
  409ccc:	add	x0, sp, #0x48
  409cd0:	add	x1, x0, #0xc
  409cd4:	add	x0, sp, #0x48
  409cd8:	add	x0, x0, #0x8
  409cdc:	mov	x7, x5
  409ce0:	mov	x6, x4
  409ce4:	mov	x5, x3
  409ce8:	mov	x4, x2
  409cec:	mov	x3, x1
  409cf0:	mov	x2, x0
  409cf4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409cf8:	add	x1, x0, #0x158
  409cfc:	ldr	x0, [sp, #488]
  409d00:	bl	401cb0 <__isoc99_sscanf@plt>
  409d04:	str	w0, [sp, #436]
  409d08:	ldr	w0, [sp, #436]
  409d0c:	cmp	w0, #0x0
  409d10:	b.gt	409d54 <feof@plt+0x7e84>
  409d14:	add	x0, sp, #0x100
  409d18:	ldr	x1, [sp, #440]
  409d1c:	bl	4060ac <feof@plt+0x41dc>
  409d20:	add	x1, sp, #0x100
  409d24:	add	x5, sp, #0x90
  409d28:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409d2c:	add	x4, x0, #0x60
  409d30:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409d34:	add	x3, x0, #0x60
  409d38:	mov	x2, x1
  409d3c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409d40:	add	x1, x0, #0x170
  409d44:	mov	x0, x5
  409d48:	bl	406d44 <feof@plt+0x4e74>
  409d4c:	mov	w19, #0x0                   	// #0
  409d50:	b	40a22c <feof@plt+0x835c>
  409d54:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409d58:	add	x1, x0, #0xe98
  409d5c:	mov	x0, #0x0                   	// #0
  409d60:	bl	401ba0 <strtok@plt>
  409d64:	str	x0, [sp, #488]
  409d68:	ldr	x0, [sp, #488]
  409d6c:	cmp	x0, #0x0
  409d70:	b.ne	409db4 <feof@plt+0x7ee4>  // b.any
  409d74:	add	x0, sp, #0x110
  409d78:	ldr	x1, [sp, #440]
  409d7c:	bl	4060ac <feof@plt+0x41dc>
  409d80:	add	x1, sp, #0x110
  409d84:	add	x5, sp, #0x90
  409d88:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409d8c:	add	x4, x0, #0x60
  409d90:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409d94:	add	x3, x0, #0x60
  409d98:	mov	x2, x1
  409d9c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409da0:	add	x1, x0, #0x188
  409da4:	mov	x0, x5
  409da8:	bl	406d44 <feof@plt+0x4e74>
  409dac:	mov	w19, #0x0                   	// #0
  409db0:	b	40a22c <feof@plt+0x835c>
  409db4:	add	x0, sp, #0x78
  409db8:	mov	x2, x0
  409dbc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409dc0:	add	x1, x0, #0xf88
  409dc4:	ldr	x0, [sp, #488]
  409dc8:	bl	401cb0 <__isoc99_sscanf@plt>
  409dcc:	cmp	w0, #0x1
  409dd0:	cset	w0, ne  // ne = any
  409dd4:	and	w0, w0, #0xff
  409dd8:	cmp	w0, #0x0
  409ddc:	b.eq	409e20 <feof@plt+0x7f50>  // b.none
  409de0:	add	x0, sp, #0x120
  409de4:	ldr	x1, [sp, #440]
  409de8:	bl	4060ac <feof@plt+0x41dc>
  409dec:	add	x1, sp, #0x120
  409df0:	add	x5, sp, #0x90
  409df4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409df8:	add	x4, x0, #0x60
  409dfc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409e00:	add	x3, x0, #0x60
  409e04:	mov	x2, x1
  409e08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409e0c:	add	x1, x0, #0x1a8
  409e10:	mov	x0, x5
  409e14:	bl	406d44 <feof@plt+0x4e74>
  409e18:	mov	w19, #0x0                   	// #0
  409e1c:	b	40a22c <feof@plt+0x835c>
  409e20:	ldr	w0, [sp, #120]
  409e24:	cmp	w0, #0x0
  409e28:	b.lt	409e38 <feof@plt+0x7f68>  // b.tstop
  409e2c:	ldr	w0, [sp, #120]
  409e30:	cmp	w0, #0xff
  409e34:	b.le	409e78 <feof@plt+0x7fa8>
  409e38:	ldr	w1, [sp, #120]
  409e3c:	add	x0, sp, #0x130
  409e40:	bl	406110 <feof@plt+0x4240>
  409e44:	add	x1, sp, #0x130
  409e48:	add	x5, sp, #0x90
  409e4c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409e50:	add	x4, x0, #0x60
  409e54:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409e58:	add	x3, x0, #0x60
  409e5c:	mov	x2, x1
  409e60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409e64:	add	x1, x0, #0x1c8
  409e68:	mov	x0, x5
  409e6c:	bl	406d44 <feof@plt+0x4e74>
  409e70:	mov	w19, #0x0                   	// #0
  409e74:	b	40a22c <feof@plt+0x835c>
  409e78:	ldr	w0, [sp, #120]
  409e7c:	and	w0, w0, #0xff
  409e80:	strb	w0, [sp, #72]
  409e84:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409e88:	add	x1, x0, #0xe98
  409e8c:	mov	x0, #0x0                   	// #0
  409e90:	bl	401ba0 <strtok@plt>
  409e94:	str	x0, [sp, #488]
  409e98:	ldr	x0, [sp, #488]
  409e9c:	cmp	x0, #0x0
  409ea0:	b.ne	409ee4 <feof@plt+0x8014>  // b.any
  409ea4:	add	x0, sp, #0x140
  409ea8:	ldr	x1, [sp, #440]
  409eac:	bl	4060ac <feof@plt+0x41dc>
  409eb0:	add	x1, sp, #0x140
  409eb4:	add	x5, sp, #0x90
  409eb8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409ebc:	add	x4, x0, #0x60
  409ec0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409ec4:	add	x3, x0, #0x60
  409ec8:	mov	x2, x1
  409ecc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409ed0:	add	x1, x0, #0x1f0
  409ed4:	mov	x0, x5
  409ed8:	bl	406d44 <feof@plt+0x4e74>
  409edc:	mov	w19, #0x0                   	// #0
  409ee0:	b	40a22c <feof@plt+0x835c>
  409ee4:	add	x0, sp, #0x70
  409ee8:	mov	w2, #0x0                   	// #0
  409eec:	mov	x1, x0
  409ef0:	ldr	x0, [sp, #488]
  409ef4:	bl	401b10 <strtol@plt>
  409ef8:	str	w0, [sp, #76]
  409efc:	ldr	w0, [sp, #76]
  409f00:	cmp	w0, #0x0
  409f04:	b.ne	409f64 <feof@plt+0x8094>  // b.any
  409f08:	ldr	x0, [sp, #112]
  409f0c:	ldr	x1, [sp, #488]
  409f10:	cmp	x1, x0
  409f14:	b.ne	409f64 <feof@plt+0x8094>  // b.any
  409f18:	add	x0, sp, #0x150
  409f1c:	ldr	x1, [sp, #488]
  409f20:	bl	4060ac <feof@plt+0x41dc>
  409f24:	add	x0, sp, #0x160
  409f28:	ldr	x1, [sp, #440]
  409f2c:	bl	4060ac <feof@plt+0x41dc>
  409f30:	add	x2, sp, #0x160
  409f34:	add	x1, sp, #0x150
  409f38:	add	x5, sp, #0x90
  409f3c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409f40:	add	x4, x0, #0x60
  409f44:	mov	x3, x2
  409f48:	mov	x2, x1
  409f4c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409f50:	add	x1, x0, #0x208
  409f54:	mov	x0, x5
  409f58:	bl	406d44 <feof@plt+0x4e74>
  409f5c:	mov	w19, #0x0                   	// #0
  409f60:	b	40a22c <feof@plt+0x835c>
  409f64:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  409f68:	add	x0, x0, #0xc0
  409f6c:	ldr	w0, [x0]
  409f70:	cmp	w0, #0x0
  409f74:	b.eq	409fa0 <feof@plt+0x80d0>  // b.none
  409f78:	ldr	w0, [sp, #76]
  409f7c:	bl	401d70 <wcwidth@plt>
  409f80:	str	w0, [sp, #432]
  409f84:	ldr	w0, [sp, #432]
  409f88:	cmp	w0, #0x1
  409f8c:	b.le	409fa0 <feof@plt+0x80d0>
  409f90:	ldr	w1, [sp, #80]
  409f94:	ldr	w0, [sp, #432]
  409f98:	mul	w0, w1, w0
  409f9c:	str	w0, [sp, #80]
  409fa0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  409fa4:	add	x1, x0, #0xe98
  409fa8:	mov	x0, #0x0                   	// #0
  409fac:	bl	401ba0 <strtok@plt>
  409fb0:	str	x0, [sp, #488]
  409fb4:	ldr	x0, [sp, #488]
  409fb8:	cmp	x0, #0x0
  409fbc:	b.eq	409fd8 <feof@plt+0x8108>  // b.none
  409fc0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  409fc4:	add	x1, x0, #0x230
  409fc8:	ldr	x0, [sp, #488]
  409fcc:	bl	401db0 <strcmp@plt>
  409fd0:	cmp	w0, #0x0
  409fd4:	b.ne	409fe0 <feof@plt+0x8110>  // b.any
  409fd8:	str	xzr, [sp, #104]
  409fdc:	b	40a008 <feof@plt+0x8138>
  409fe0:	ldr	x0, [sp, #488]
  409fe4:	bl	401a90 <strlen@plt>
  409fe8:	add	x0, x0, #0x1
  409fec:	bl	401a00 <_Znam@plt>
  409ff0:	str	x0, [sp, #424]
  409ff4:	ldr	x1, [sp, #488]
  409ff8:	ldr	x0, [sp, #424]
  409ffc:	bl	401b90 <strcpy@plt>
  40a000:	ldr	x0, [sp, #424]
  40a004:	str	x0, [sp, #104]
  40a008:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a00c:	add	x1, x0, #0x128
  40a010:	ldr	x0, [sp, #440]
  40a014:	bl	401db0 <strcmp@plt>
  40a018:	cmp	w0, #0x0
  40a01c:	b.ne	40a044 <feof@plt+0x8174>  // b.any
  40a020:	ldr	w0, [sp, #76]
  40a024:	bl	40ebd0 <feof@plt+0xcd00>
  40a028:	str	x0, [sp, #464]
  40a02c:	add	x0, sp, #0x48
  40a030:	mov	x2, x0
  40a034:	ldr	x1, [sp, #464]
  40a038:	ldr	x0, [sp, #56]
  40a03c:	bl	408c98 <feof@plt+0x6dc8>
  40a040:	b	40a084 <feof@plt+0x81b4>
  40a044:	ldr	x0, [sp, #440]
  40a048:	bl	40ebf4 <feof@plt+0xcd24>
  40a04c:	str	x0, [sp, #464]
  40a050:	add	x0, sp, #0x48
  40a054:	mov	x2, x0
  40a058:	ldr	x1, [sp, #464]
  40a05c:	ldr	x0, [sp, #56]
  40a060:	bl	408c98 <feof@plt+0x6dc8>
  40a064:	ldr	w0, [sp, #76]
  40a068:	bl	40ebd0 <feof@plt+0xcd00>
  40a06c:	ldr	x2, [sp, #464]
  40a070:	mov	x1, x0
  40a074:	ldr	x0, [sp, #56]
  40a078:	bl	408e08 <feof@plt+0x6f38>
  40a07c:	b	409b68 <feof@plt+0x7c98>
  40a080:	nop
  40a084:	b	409b68 <feof@plt+0x7c98>
  40a088:	ldr	x0, [sp, #464]
  40a08c:	cmp	x0, #0x0
  40a090:	b.ne	409988 <feof@plt+0x7ab8>  // b.any
  40a094:	add	x5, sp, #0x90
  40a098:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a09c:	add	x4, x0, #0x60
  40a0a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a0a4:	add	x3, x0, #0x60
  40a0a8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a0ac:	add	x2, x0, #0x60
  40a0b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a0b4:	add	x1, x0, #0x238
  40a0b8:	mov	x0, x5
  40a0bc:	bl	406d44 <feof@plt+0x4e74>
  40a0c0:	mov	w19, #0x0                   	// #0
  40a0c4:	b	40a22c <feof@plt+0x835c>
  40a0c8:	add	x0, sp, #0x170
  40a0cc:	ldr	x1, [sp, #472]
  40a0d0:	bl	4060ac <feof@plt+0x41dc>
  40a0d4:	add	x1, sp, #0x170
  40a0d8:	add	x5, sp, #0x90
  40a0dc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a0e0:	add	x4, x0, #0x60
  40a0e4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a0e8:	add	x3, x0, #0x60
  40a0ec:	mov	x2, x1
  40a0f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a0f4:	add	x1, x0, #0x260
  40a0f8:	mov	x0, x5
  40a0fc:	bl	406d44 <feof@plt+0x4e74>
  40a100:	mov	w19, #0x0                   	// #0
  40a104:	b	40a22c <feof@plt+0x835c>
  40a108:	b	409988 <feof@plt+0x7ab8>
  40a10c:	ldr	x0, [sp, #56]
  40a110:	bl	408ad8 <feof@plt+0x6c08>
  40a114:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a118:	add	x0, x0, #0xc0
  40a11c:	ldr	w0, [x0]
  40a120:	cmp	w0, #0x0
  40a124:	b.ne	40a168 <feof@plt+0x8298>  // b.any
  40a128:	ldr	w0, [sp, #484]
  40a12c:	cmp	w0, #0x0
  40a130:	b.ne	40a168 <feof@plt+0x8298>  // b.any
  40a134:	add	x5, sp, #0x90
  40a138:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a13c:	add	x4, x0, #0x60
  40a140:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a144:	add	x3, x0, #0x60
  40a148:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a14c:	add	x2, x0, #0x60
  40a150:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a154:	add	x1, x0, #0x2a8
  40a158:	mov	x0, x5
  40a15c:	bl	406d44 <feof@plt+0x4e74>
  40a160:	mov	w19, #0x0                   	// #0
  40a164:	b	40a22c <feof@plt+0x835c>
  40a168:	ldr	x0, [sp, #56]
  40a16c:	ldr	w0, [x0, #24]
  40a170:	cmp	w0, #0x0
  40a174:	b.ne	40a228 <feof@plt+0x8358>  // b.any
  40a178:	ldr	x0, [sp, #56]
  40a17c:	ldr	w0, [x0, #56]
  40a180:	cmp	w0, #0x0
  40a184:	b.eq	40a1e0 <feof@plt+0x8310>  // b.none
  40a188:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a18c:	add	x0, x0, #0x94
  40a190:	ldr	w4, [x0]
  40a194:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a198:	add	x0, x0, #0x90
  40a19c:	ldr	w5, [x0]
  40a1a0:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40a1a4:	add	x0, x0, #0x360
  40a1a8:	ldr	w1, [x0]
  40a1ac:	mov	w0, #0xd8                  	// #216
  40a1b0:	mul	w1, w1, w0
  40a1b4:	ldr	x0, [sp, #56]
  40a1b8:	ldr	w0, [x0, #56]
  40a1bc:	mov	w3, w0
  40a1c0:	mov	w2, w1
  40a1c4:	mov	w1, w5
  40a1c8:	mov	w0, w4
  40a1cc:	bl	4074c8 <feof@plt+0x55f8>
  40a1d0:	mov	w1, w0
  40a1d4:	ldr	x0, [sp, #56]
  40a1d8:	str	w1, [x0, #24]
  40a1dc:	b	40a228 <feof@plt+0x8358>
  40a1e0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a1e4:	add	x0, x0, #0x94
  40a1e8:	ldr	w3, [x0]
  40a1ec:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a1f0:	add	x0, x0, #0x90
  40a1f4:	ldr	w4, [x0]
  40a1f8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40a1fc:	add	x0, x0, #0x360
  40a200:	ldr	w1, [x0]
  40a204:	mov	w0, #0xd8                  	// #216
  40a208:	mul	w0, w1, w0
  40a20c:	mov	w2, w0
  40a210:	mov	w1, w4
  40a214:	mov	w0, w3
  40a218:	bl	40735c <feof@plt+0x548c>
  40a21c:	mov	w1, w0
  40a220:	ldr	x0, [sp, #56]
  40a224:	str	w1, [x0, #24]
  40a228:	mov	w19, #0x1                   	// #1
  40a22c:	add	x0, sp, #0x90
  40a230:	bl	406a88 <feof@plt+0x4bb8>
  40a234:	mov	w0, w19
  40a238:	b	40a250 <feof@plt+0x8380>
  40a23c:	mov	x19, x0
  40a240:	add	x0, sp, #0x90
  40a244:	bl	406a88 <feof@plt+0x4bb8>
  40a248:	mov	x0, x19
  40a24c:	bl	401e80 <_Unwind_Resume@plt>
  40a250:	ldr	x19, [sp, #16]
  40a254:	ldp	x29, x30, [sp], #496
  40a258:	ret
  40a25c:	stp	x29, x30, [sp, #-304]!
  40a260:	mov	x29, sp
  40a264:	str	x19, [sp, #16]
  40a268:	str	wzr, [sp, #116]
  40a26c:	add	x0, sp, #0x68
  40a270:	mov	x1, x0
  40a274:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a278:	add	x0, x0, #0xf20
  40a27c:	bl	40b460 <feof@plt+0x9590>
  40a280:	str	x0, [sp, #248]
  40a284:	ldr	x0, [sp, #248]
  40a288:	cmp	x0, #0x0
  40a28c:	cset	w0, eq  // eq = none
  40a290:	and	w0, w0, #0xff
  40a294:	cmp	w0, #0x0
  40a298:	b.eq	40a2c8 <feof@plt+0x83f8>  // b.none
  40a29c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a2a0:	add	x3, x0, #0x60
  40a2a4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a2a8:	add	x2, x0, #0x60
  40a2ac:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a2b0:	add	x1, x0, #0x60
  40a2b4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a2b8:	add	x0, x0, #0x340
  40a2bc:	bl	406874 <feof@plt+0x49a4>
  40a2c0:	mov	w19, #0x0                   	// #0
  40a2c4:	b	40b1ac <feof@plt+0x92dc>
  40a2c8:	ldr	x1, [sp, #104]
  40a2cc:	add	x0, sp, #0x40
  40a2d0:	mov	x2, x1
  40a2d4:	ldr	x1, [sp, #248]
  40a2d8:	bl	406a28 <feof@plt+0x4b58>
  40a2dc:	mov	w0, #0x1                   	// #1
  40a2e0:	str	w0, [sp, #88]
  40a2e4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a2e8:	add	x0, x0, #0x90
  40a2ec:	str	wzr, [x0]
  40a2f0:	add	x0, sp, #0x40
  40a2f4:	bl	406ae4 <feof@plt+0x4c14>
  40a2f8:	cmp	w0, #0x0
  40a2fc:	cset	w0, ne  // ne = any
  40a300:	and	w0, w0, #0xff
  40a304:	cmp	w0, #0x0
  40a308:	b.eq	40afa8 <feof@plt+0x90d8>  // b.none
  40a30c:	ldr	x2, [sp, #96]
  40a310:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a314:	add	x1, x0, #0xe98
  40a318:	mov	x0, x2
  40a31c:	bl	401ba0 <strtok@plt>
  40a320:	str	x0, [sp, #296]
  40a324:	str	wzr, [sp, #292]
  40a328:	str	wzr, [sp, #288]
  40a32c:	ldr	w0, [sp, #292]
  40a330:	cmp	w0, #0x0
  40a334:	b.ne	40a384 <feof@plt+0x84b4>  // b.any
  40a338:	ldr	w0, [sp, #288]
  40a33c:	cmp	w0, #0x9
  40a340:	b.hi	40a384 <feof@plt+0x84b4>  // b.pmore
  40a344:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40a348:	add	x1, x0, #0x2b8
  40a34c:	ldr	w0, [sp, #288]
  40a350:	lsl	x0, x0, #4
  40a354:	add	x0, x1, x0
  40a358:	ldr	x0, [x0]
  40a35c:	ldr	x1, [sp, #296]
  40a360:	bl	401db0 <strcmp@plt>
  40a364:	cmp	w0, #0x0
  40a368:	b.ne	40a374 <feof@plt+0x84a4>  // b.any
  40a36c:	mov	w0, #0x1                   	// #1
  40a370:	str	w0, [sp, #292]
  40a374:	ldr	w0, [sp, #288]
  40a378:	add	w0, w0, #0x1
  40a37c:	str	w0, [sp, #288]
  40a380:	b	40a32c <feof@plt+0x845c>
  40a384:	ldr	w0, [sp, #292]
  40a388:	cmp	w0, #0x0
  40a38c:	b.eq	40a47c <feof@plt+0x85ac>  // b.none
  40a390:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a394:	add	x1, x0, #0xe98
  40a398:	mov	x0, #0x0                   	// #0
  40a39c:	bl	401ba0 <strtok@plt>
  40a3a0:	str	x0, [sp, #192]
  40a3a4:	ldr	x0, [sp, #192]
  40a3a8:	cmp	x0, #0x0
  40a3ac:	b.ne	40a3f0 <feof@plt+0x8520>  // b.any
  40a3b0:	add	x0, sp, #0x78
  40a3b4:	ldr	x1, [sp, #296]
  40a3b8:	bl	4060ac <feof@plt+0x41dc>
  40a3bc:	add	x1, sp, #0x78
  40a3c0:	add	x5, sp, #0x40
  40a3c4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a3c8:	add	x4, x0, #0x60
  40a3cc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a3d0:	add	x3, x0, #0x60
  40a3d4:	mov	x2, x1
  40a3d8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a3dc:	add	x1, x0, #0x358
  40a3e0:	mov	x0, x5
  40a3e4:	bl	406d44 <feof@plt+0x4e74>
  40a3e8:	mov	w19, #0x0                   	// #0
  40a3ec:	b	40b1a4 <feof@plt+0x92d4>
  40a3f0:	ldr	w0, [sp, #288]
  40a3f4:	sub	w2, w0, #0x1
  40a3f8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40a3fc:	add	x1, x0, #0x2b8
  40a400:	mov	w0, w2
  40a404:	lsl	x0, x0, #4
  40a408:	add	x0, x1, x0
  40a40c:	ldr	x0, [x0, #8]
  40a410:	str	x0, [sp, #184]
  40a414:	ldr	x2, [sp, #184]
  40a418:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a41c:	add	x1, x0, #0xf88
  40a420:	ldr	x0, [sp, #192]
  40a424:	bl	401cb0 <__isoc99_sscanf@plt>
  40a428:	cmp	w0, #0x1
  40a42c:	cset	w0, ne  // ne = any
  40a430:	and	w0, w0, #0xff
  40a434:	cmp	w0, #0x0
  40a438:	b.eq	40a2f0 <feof@plt+0x8420>  // b.none
  40a43c:	add	x0, sp, #0x88
  40a440:	ldr	x1, [sp, #192]
  40a444:	bl	4060ac <feof@plt+0x41dc>
  40a448:	add	x1, sp, #0x88
  40a44c:	add	x5, sp, #0x40
  40a450:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a454:	add	x4, x0, #0x60
  40a458:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a45c:	add	x3, x0, #0x60
  40a460:	mov	x2, x1
  40a464:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a468:	add	x1, x0, #0x378
  40a46c:	mov	x0, x5
  40a470:	bl	406d44 <feof@plt+0x4e74>
  40a474:	mov	w19, #0x0                   	// #0
  40a478:	b	40b1a4 <feof@plt+0x92d4>
  40a47c:	ldr	x1, [sp, #296]
  40a480:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a484:	add	x0, x0, #0x388
  40a488:	bl	401db0 <strcmp@plt>
  40a48c:	cmp	w0, #0x0
  40a490:	b.ne	40a51c <feof@plt+0x864c>  // b.any
  40a494:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a498:	add	x1, x0, #0xe98
  40a49c:	mov	x0, #0x0                   	// #0
  40a4a0:	bl	401ba0 <strtok@plt>
  40a4a4:	str	x0, [sp, #296]
  40a4a8:	ldr	x0, [sp, #296]
  40a4ac:	cmp	x0, #0x0
  40a4b0:	b.ne	40a4e8 <feof@plt+0x8618>  // b.any
  40a4b4:	add	x5, sp, #0x40
  40a4b8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a4bc:	add	x4, x0, #0x60
  40a4c0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a4c4:	add	x3, x0, #0x60
  40a4c8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a4cc:	add	x2, x0, #0x60
  40a4d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a4d4:	add	x1, x0, #0x390
  40a4d8:	mov	x0, x5
  40a4dc:	bl	406d44 <feof@plt+0x4e74>
  40a4e0:	mov	w19, #0x0                   	// #0
  40a4e4:	b	40b1a4 <feof@plt+0x92d4>
  40a4e8:	ldr	x0, [sp, #296]
  40a4ec:	bl	401a90 <strlen@plt>
  40a4f0:	add	x0, x0, #0x1
  40a4f4:	bl	401a00 <_Znam@plt>
  40a4f8:	str	x0, [sp, #200]
  40a4fc:	ldr	x1, [sp, #296]
  40a500:	ldr	x0, [sp, #200]
  40a504:	bl	401b90 <strcpy@plt>
  40a508:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a50c:	add	x0, x0, #0xe0
  40a510:	ldr	x1, [sp, #200]
  40a514:	str	x1, [x0]
  40a518:	b	40a2f0 <feof@plt+0x8420>
  40a51c:	ldr	x1, [sp, #296]
  40a520:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a524:	add	x0, x0, #0x3b8
  40a528:	bl	401db0 <strcmp@plt>
  40a52c:	cmp	w0, #0x0
  40a530:	b.ne	40a774 <feof@plt+0x88a4>  // b.any
  40a534:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a538:	add	x1, x0, #0xe98
  40a53c:	mov	x0, #0x0                   	// #0
  40a540:	bl	401ba0 <strtok@plt>
  40a544:	str	x0, [sp, #296]
  40a548:	ldr	x0, [sp, #296]
  40a54c:	cmp	x0, #0x0
  40a550:	b.eq	40a580 <feof@plt+0x86b0>  // b.none
  40a554:	add	x0, sp, #0x74
  40a558:	mov	x2, x0
  40a55c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a560:	add	x1, x0, #0xf88
  40a564:	ldr	x0, [sp, #296]
  40a568:	bl	401cb0 <__isoc99_sscanf@plt>
  40a56c:	cmp	w0, #0x1
  40a570:	b.ne	40a580 <feof@plt+0x86b0>  // b.any
  40a574:	ldr	w0, [sp, #116]
  40a578:	cmp	w0, #0x0
  40a57c:	b.gt	40a588 <feof@plt+0x86b8>
  40a580:	mov	w0, #0x1                   	// #1
  40a584:	b	40a58c <feof@plt+0x86bc>
  40a588:	mov	w0, #0x0                   	// #0
  40a58c:	cmp	w0, #0x0
  40a590:	b.eq	40a5d4 <feof@plt+0x8704>  // b.none
  40a594:	add	x0, sp, #0x98
  40a598:	ldr	x1, [sp, #296]
  40a59c:	bl	4060ac <feof@plt+0x41dc>
  40a5a0:	add	x1, sp, #0x98
  40a5a4:	add	x5, sp, #0x40
  40a5a8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a5ac:	add	x4, x0, #0x60
  40a5b0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a5b4:	add	x3, x0, #0x60
  40a5b8:	mov	x2, x1
  40a5bc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a5c0:	add	x1, x0, #0x3c0
  40a5c4:	mov	x0, x5
  40a5c8:	bl	406d44 <feof@plt+0x4e74>
  40a5cc:	mov	w19, #0x0                   	// #0
  40a5d0:	b	40b1a4 <feof@plt+0x92d4>
  40a5d4:	ldr	w0, [sp, #116]
  40a5d8:	add	w0, w0, #0x1
  40a5dc:	sxtw	x0, w0
  40a5e0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40a5e4:	cmp	x0, x1
  40a5e8:	b.hi	40a5f8 <feof@plt+0x8728>  // b.pmore
  40a5ec:	lsl	x0, x0, #3
  40a5f0:	bl	401a00 <_Znam@plt>
  40a5f4:	b	40a5fc <feof@plt+0x872c>
  40a5f8:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40a5fc:	mov	x1, x0
  40a600:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a604:	add	x0, x0, #0xd0
  40a608:	str	x1, [x0]
  40a60c:	str	wzr, [sp, #284]
  40a610:	ldr	w0, [sp, #116]
  40a614:	ldr	w1, [sp, #284]
  40a618:	cmp	w1, w0
  40a61c:	b.ge	40a6fc <feof@plt+0x882c>  // b.tcont
  40a620:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a624:	add	x1, x0, #0xe98
  40a628:	mov	x0, #0x0                   	// #0
  40a62c:	bl	401ba0 <strtok@plt>
  40a630:	str	x0, [sp, #296]
  40a634:	ldr	x0, [sp, #296]
  40a638:	cmp	x0, #0x0
  40a63c:	b.ne	40a6ac <feof@plt+0x87dc>  // b.any
  40a640:	add	x0, sp, #0x40
  40a644:	bl	406ae4 <feof@plt+0x4c14>
  40a648:	cmp	w0, #0x0
  40a64c:	cset	w0, eq  // eq = none
  40a650:	and	w0, w0, #0xff
  40a654:	cmp	w0, #0x0
  40a658:	b.eq	40a690 <feof@plt+0x87c0>  // b.none
  40a65c:	add	x5, sp, #0x40
  40a660:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a664:	add	x4, x0, #0x60
  40a668:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a66c:	add	x3, x0, #0x60
  40a670:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a674:	add	x2, x0, #0x60
  40a678:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a67c:	add	x1, x0, #0x3e0
  40a680:	mov	x0, x5
  40a684:	bl	406d44 <feof@plt+0x4e74>
  40a688:	mov	w19, #0x0                   	// #0
  40a68c:	b	40b1a4 <feof@plt+0x92d4>
  40a690:	ldr	x2, [sp, #96]
  40a694:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a698:	add	x1, x0, #0xe98
  40a69c:	mov	x0, x2
  40a6a0:	bl	401ba0 <strtok@plt>
  40a6a4:	str	x0, [sp, #296]
  40a6a8:	b	40a634 <feof@plt+0x8764>
  40a6ac:	ldr	x0, [sp, #296]
  40a6b0:	bl	401a90 <strlen@plt>
  40a6b4:	add	x0, x0, #0x1
  40a6b8:	bl	401a00 <_Znam@plt>
  40a6bc:	str	x0, [sp, #208]
  40a6c0:	ldr	x1, [sp, #296]
  40a6c4:	ldr	x0, [sp, #208]
  40a6c8:	bl	401b90 <strcpy@plt>
  40a6cc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a6d0:	add	x0, x0, #0xd0
  40a6d4:	ldr	x1, [x0]
  40a6d8:	ldrsw	x0, [sp, #284]
  40a6dc:	lsl	x0, x0, #3
  40a6e0:	add	x0, x1, x0
  40a6e4:	ldr	x1, [sp, #208]
  40a6e8:	str	x1, [x0]
  40a6ec:	ldr	w0, [sp, #284]
  40a6f0:	add	w0, w0, #0x1
  40a6f4:	str	w0, [sp, #284]
  40a6f8:	b	40a610 <feof@plt+0x8740>
  40a6fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a700:	add	x1, x0, #0xe98
  40a704:	mov	x0, #0x0                   	// #0
  40a708:	bl	401ba0 <strtok@plt>
  40a70c:	str	x0, [sp, #296]
  40a710:	ldr	x0, [sp, #296]
  40a714:	cmp	x0, #0x0
  40a718:	b.eq	40a750 <feof@plt+0x8880>  // b.none
  40a71c:	add	x5, sp, #0x40
  40a720:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a724:	add	x4, x0, #0x60
  40a728:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a72c:	add	x3, x0, #0x60
  40a730:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a734:	add	x2, x0, #0x60
  40a738:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a73c:	add	x1, x0, #0x408
  40a740:	mov	x0, x5
  40a744:	bl	406d44 <feof@plt+0x4e74>
  40a748:	mov	w19, #0x0                   	// #0
  40a74c:	b	40b1a4 <feof@plt+0x92d4>
  40a750:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a754:	add	x0, x0, #0xd0
  40a758:	ldr	x1, [x0]
  40a75c:	ldr	w0, [sp, #116]
  40a760:	sxtw	x0, w0
  40a764:	lsl	x0, x0, #3
  40a768:	add	x0, x1, x0
  40a76c:	str	xzr, [x0]
  40a770:	b	40a2f0 <feof@plt+0x8420>
  40a774:	ldr	x1, [sp, #296]
  40a778:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a77c:	add	x0, x0, #0x438
  40a780:	bl	401db0 <strcmp@plt>
  40a784:	cmp	w0, #0x0
  40a788:	b.ne	40a8e8 <feof@plt+0x8a18>  // b.any
  40a78c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a790:	add	x1, x0, #0xe98
  40a794:	mov	x0, #0x0                   	// #0
  40a798:	bl	401ba0 <strtok@plt>
  40a79c:	str	x0, [sp, #296]
  40a7a0:	ldr	x0, [sp, #296]
  40a7a4:	cmp	x0, #0x0
  40a7a8:	b.ne	40a7e0 <feof@plt+0x8910>  // b.any
  40a7ac:	add	x5, sp, #0x40
  40a7b0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a7b4:	add	x4, x0, #0x60
  40a7b8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a7bc:	add	x3, x0, #0x60
  40a7c0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a7c4:	add	x2, x0, #0x60
  40a7c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a7cc:	add	x1, x0, #0x448
  40a7d0:	mov	x0, x5
  40a7d4:	bl	406d44 <feof@plt+0x4e74>
  40a7d8:	mov	w19, #0x0                   	// #0
  40a7dc:	b	40b1a4 <feof@plt+0x92d4>
  40a7e0:	str	wzr, [sp, #280]
  40a7e4:	ldr	x0, [sp, #296]
  40a7e8:	cmp	x0, #0x0
  40a7ec:	b.eq	40a8a8 <feof@plt+0x89d8>  // b.none
  40a7f0:	add	x1, sp, #0x38
  40a7f4:	add	x0, sp, #0x30
  40a7f8:	mov	x3, x1
  40a7fc:	mov	x2, x0
  40a800:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a804:	add	x1, x0, #0xa0
  40a808:	ldr	x0, [sp, #296]
  40a80c:	bl	409060 <feof@plt+0x7190>
  40a810:	cmp	w0, #0x0
  40a814:	cset	w0, ne  // ne = any
  40a818:	and	w0, w0, #0xff
  40a81c:	cmp	w0, #0x0
  40a820:	b.eq	40a890 <feof@plt+0x89c0>  // b.none
  40a824:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a828:	add	x0, x0, #0x90
  40a82c:	ldr	w0, [x0]
  40a830:	scvtf	d1, w0
  40a834:	ldr	d0, [sp, #56]
  40a838:	fmul	d1, d1, d0
  40a83c:	fmov	d0, #5.000000000000000000e-01
  40a840:	fadd	d0, d1, d0
  40a844:	fcvtzs	w1, d0
  40a848:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a84c:	add	x0, x0, #0x98
  40a850:	str	w1, [x0]
  40a854:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a858:	add	x0, x0, #0x90
  40a85c:	ldr	w0, [x0]
  40a860:	scvtf	d1, w0
  40a864:	ldr	d0, [sp, #48]
  40a868:	fmul	d1, d1, d0
  40a86c:	fmov	d0, #5.000000000000000000e-01
  40a870:	fadd	d0, d1, d0
  40a874:	fcvtzs	w1, d0
  40a878:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a87c:	add	x0, x0, #0x9c
  40a880:	str	w1, [x0]
  40a884:	mov	w0, #0x1                   	// #1
  40a888:	str	w0, [sp, #280]
  40a88c:	b	40a8a8 <feof@plt+0x89d8>
  40a890:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a894:	add	x1, x0, #0xe98
  40a898:	mov	x0, #0x0                   	// #0
  40a89c:	bl	401ba0 <strtok@plt>
  40a8a0:	str	x0, [sp, #296]
  40a8a4:	b	40a7e4 <feof@plt+0x8914>
  40a8a8:	ldr	w0, [sp, #280]
  40a8ac:	cmp	w0, #0x0
  40a8b0:	b.ne	40a2f0 <feof@plt+0x8420>  // b.any
  40a8b4:	add	x5, sp, #0x40
  40a8b8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a8bc:	add	x4, x0, #0x60
  40a8c0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a8c4:	add	x3, x0, #0x60
  40a8c8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a8cc:	add	x2, x0, #0x60
  40a8d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a8d4:	add	x1, x0, #0x470
  40a8d8:	mov	x0, x5
  40a8dc:	bl	406d44 <feof@plt+0x4e74>
  40a8e0:	mov	w19, #0x0                   	// #0
  40a8e4:	b	40b1a4 <feof@plt+0x92d4>
  40a8e8:	ldr	x1, [sp, #296]
  40a8ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a8f0:	add	x0, x0, #0x480
  40a8f4:	bl	401db0 <strcmp@plt>
  40a8f8:	cmp	w0, #0x0
  40a8fc:	b.ne	40a914 <feof@plt+0x8a44>  // b.any
  40a900:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a904:	add	x0, x0, #0xb8
  40a908:	mov	w1, #0x1                   	// #1
  40a90c:	str	w1, [x0]
  40a910:	b	40a2f0 <feof@plt+0x8420>
  40a914:	ldr	x1, [sp, #296]
  40a918:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a91c:	add	x0, x0, #0x498
  40a920:	bl	401db0 <strcmp@plt>
  40a924:	cmp	w0, #0x0
  40a928:	b.ne	40a940 <feof@plt+0x8a70>  // b.any
  40a92c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a930:	add	x0, x0, #0xb4
  40a934:	mov	w1, #0x1                   	// #1
  40a938:	str	w1, [x0]
  40a93c:	b	40a2f0 <feof@plt+0x8420>
  40a940:	ldr	x1, [sp, #296]
  40a944:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a948:	add	x0, x0, #0x4a8
  40a94c:	bl	401db0 <strcmp@plt>
  40a950:	cmp	w0, #0x0
  40a954:	b.ne	40ac08 <feof@plt+0x8d38>  // b.any
  40a958:	mov	w0, #0x10                  	// #16
  40a95c:	str	w0, [sp, #276]
  40a960:	ldrsw	x0, [sp, #276]
  40a964:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40a968:	cmp	x0, x1
  40a96c:	b.hi	40a97c <feof@plt+0x8aac>  // b.pmore
  40a970:	lsl	x0, x0, #2
  40a974:	bl	401a00 <_Znam@plt>
  40a978:	b	40a980 <feof@plt+0x8ab0>
  40a97c:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40a980:	mov	x1, x0
  40a984:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a988:	add	x0, x0, #0xd8
  40a98c:	str	x1, [x0]
  40a990:	str	wzr, [sp, #272]
  40a994:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40a998:	add	x1, x0, #0xe98
  40a99c:	mov	x0, #0x0                   	// #0
  40a9a0:	bl	401ba0 <strtok@plt>
  40a9a4:	str	x0, [sp, #296]
  40a9a8:	ldr	x0, [sp, #296]
  40a9ac:	cmp	x0, #0x0
  40a9b0:	b.ne	40aa20 <feof@plt+0x8b50>  // b.any
  40a9b4:	add	x0, sp, #0x40
  40a9b8:	bl	406ae4 <feof@plt+0x4c14>
  40a9bc:	cmp	w0, #0x0
  40a9c0:	cset	w0, eq  // eq = none
  40a9c4:	and	w0, w0, #0xff
  40a9c8:	cmp	w0, #0x0
  40a9cc:	b.eq	40aa04 <feof@plt+0x8b34>  // b.none
  40a9d0:	add	x5, sp, #0x40
  40a9d4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a9d8:	add	x4, x0, #0x60
  40a9dc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a9e0:	add	x3, x0, #0x60
  40a9e4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40a9e8:	add	x2, x0, #0x60
  40a9ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40a9f0:	add	x1, x0, #0x4b0
  40a9f4:	mov	x0, x5
  40a9f8:	bl	406d44 <feof@plt+0x4e74>
  40a9fc:	mov	w19, #0x0                   	// #0
  40aa00:	b	40b1a4 <feof@plt+0x92d4>
  40aa04:	ldr	x2, [sp, #96]
  40aa08:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40aa0c:	add	x1, x0, #0xe98
  40aa10:	mov	x0, x2
  40aa14:	bl	401ba0 <strtok@plt>
  40aa18:	str	x0, [sp, #296]
  40aa1c:	b	40a9a8 <feof@plt+0x8ad8>
  40aa20:	add	x1, sp, #0x28
  40aa24:	add	x0, sp, #0x2c
  40aa28:	mov	x3, x1
  40aa2c:	mov	x2, x0
  40aa30:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40aa34:	add	x1, x0, #0x4d8
  40aa38:	ldr	x0, [sp, #296]
  40aa3c:	bl	401cb0 <__isoc99_sscanf@plt>
  40aa40:	cmp	w0, #0x1
  40aa44:	b.eq	40aa54 <feof@plt+0x8b84>  // b.none
  40aa48:	cmp	w0, #0x2
  40aa4c:	b.eq	40aa5c <feof@plt+0x8b8c>  // b.none
  40aa50:	b	40aa78 <feof@plt+0x8ba8>
  40aa54:	ldr	w0, [sp, #44]
  40aa58:	str	w0, [sp, #40]
  40aa5c:	ldr	w1, [sp, #44]
  40aa60:	ldr	w0, [sp, #40]
  40aa64:	cmp	w1, w0
  40aa68:	b.gt	40aa78 <feof@plt+0x8ba8>
  40aa6c:	ldr	w0, [sp, #44]
  40aa70:	cmp	w0, #0x0
  40aa74:	b.ge	40aab8 <feof@plt+0x8be8>  // b.tcont
  40aa78:	add	x0, sp, #0xa8
  40aa7c:	ldr	x1, [sp, #296]
  40aa80:	bl	4060ac <feof@plt+0x41dc>
  40aa84:	add	x1, sp, #0xa8
  40aa88:	add	x5, sp, #0x40
  40aa8c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40aa90:	add	x4, x0, #0x60
  40aa94:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40aa98:	add	x3, x0, #0x60
  40aa9c:	mov	x2, x1
  40aaa0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40aaa4:	add	x1, x0, #0x4e0
  40aaa8:	mov	x0, x5
  40aaac:	bl	406d44 <feof@plt+0x4e74>
  40aab0:	mov	w19, #0x0                   	// #0
  40aab4:	b	40b1a4 <feof@plt+0x92d4>
  40aab8:	nop
  40aabc:	ldr	w0, [sp, #272]
  40aac0:	add	w0, w0, #0x1
  40aac4:	ldr	w1, [sp, #276]
  40aac8:	cmp	w1, w0
  40aacc:	b.gt	40ab5c <feof@plt+0x8c8c>
  40aad0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40aad4:	add	x0, x0, #0xd8
  40aad8:	ldr	x0, [x0]
  40aadc:	str	x0, [sp, #216]
  40aae0:	ldr	w0, [sp, #276]
  40aae4:	lsl	w0, w0, #1
  40aae8:	sxtw	x0, w0
  40aaec:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40aaf0:	cmp	x0, x1
  40aaf4:	b.hi	40ab04 <feof@plt+0x8c34>  // b.pmore
  40aaf8:	lsl	x0, x0, #2
  40aafc:	bl	401a00 <_Znam@plt>
  40ab00:	b	40ab08 <feof@plt+0x8c38>
  40ab04:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40ab08:	mov	x1, x0
  40ab0c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ab10:	add	x0, x0, #0xd8
  40ab14:	str	x1, [x0]
  40ab18:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ab1c:	add	x0, x0, #0xd8
  40ab20:	ldr	x3, [x0]
  40ab24:	ldrsw	x0, [sp, #276]
  40ab28:	lsl	x0, x0, #2
  40ab2c:	mov	x2, x0
  40ab30:	ldr	x1, [sp, #216]
  40ab34:	mov	x0, x3
  40ab38:	bl	401a20 <memcpy@plt>
  40ab3c:	ldr	w0, [sp, #276]
  40ab40:	lsl	w0, w0, #1
  40ab44:	str	w0, [sp, #276]
  40ab48:	ldr	x0, [sp, #216]
  40ab4c:	cmp	x0, #0x0
  40ab50:	b.eq	40ab5c <feof@plt+0x8c8c>  // b.none
  40ab54:	ldr	x0, [sp, #216]
  40ab58:	bl	401d00 <_ZdaPv@plt>
  40ab5c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ab60:	add	x0, x0, #0xd8
  40ab64:	ldr	x1, [x0]
  40ab68:	ldr	w0, [sp, #272]
  40ab6c:	add	w2, w0, #0x1
  40ab70:	str	w2, [sp, #272]
  40ab74:	sxtw	x0, w0
  40ab78:	lsl	x0, x0, #2
  40ab7c:	add	x0, x1, x0
  40ab80:	ldr	w1, [sp, #44]
  40ab84:	str	w1, [x0]
  40ab88:	ldr	w0, [sp, #44]
  40ab8c:	cmp	w0, #0x0
  40ab90:	b.ne	40aba4 <feof@plt+0x8cd4>  // b.any
  40ab94:	ldr	w0, [sp, #272]
  40ab98:	cmp	w0, #0x1
  40ab9c:	b.eq	40abd4 <feof@plt+0x8d04>  // b.none
  40aba0:	b	40a2f0 <feof@plt+0x8420>
  40aba4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40aba8:	add	x0, x0, #0xd8
  40abac:	ldr	x1, [x0]
  40abb0:	ldr	w0, [sp, #272]
  40abb4:	add	w2, w0, #0x1
  40abb8:	str	w2, [sp, #272]
  40abbc:	sxtw	x0, w0
  40abc0:	lsl	x0, x0, #2
  40abc4:	add	x0, x1, x0
  40abc8:	ldr	w1, [sp, #40]
  40abcc:	str	w1, [x0]
  40abd0:	b	40a994 <feof@plt+0x8ac4>
  40abd4:	add	x5, sp, #0x40
  40abd8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40abdc:	add	x4, x0, #0x60
  40abe0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40abe4:	add	x3, x0, #0x60
  40abe8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40abec:	add	x2, x0, #0x60
  40abf0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40abf4:	add	x1, x0, #0x4f8
  40abf8:	mov	x0, x5
  40abfc:	bl	406d44 <feof@plt+0x4e74>
  40ac00:	mov	w19, #0x0                   	// #0
  40ac04:	b	40b1a4 <feof@plt+0x92d4>
  40ac08:	ldr	x1, [sp, #296]
  40ac0c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40ac10:	add	x0, x0, #0x510
  40ac14:	bl	401db0 <strcmp@plt>
  40ac18:	cmp	w0, #0x0
  40ac1c:	b.ne	40ae10 <feof@plt+0x8f40>  // b.any
  40ac20:	mov	w0, #0x5                   	// #5
  40ac24:	str	w0, [sp, #268]
  40ac28:	ldrsw	x0, [sp, #268]
  40ac2c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40ac30:	cmp	x0, x1
  40ac34:	b.hi	40ac44 <feof@plt+0x8d74>  // b.pmore
  40ac38:	lsl	x0, x0, #3
  40ac3c:	bl	401a00 <_Znam@plt>
  40ac40:	b	40ac48 <feof@plt+0x8d78>
  40ac44:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40ac48:	mov	x1, x0
  40ac4c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ac50:	add	x0, x0, #0xe8
  40ac54:	str	x1, [x0]
  40ac58:	str	wzr, [sp, #264]
  40ac5c:	ldr	w1, [sp, #264]
  40ac60:	ldr	w0, [sp, #268]
  40ac64:	cmp	w1, w0
  40ac68:	b.ge	40ac98 <feof@plt+0x8dc8>  // b.tcont
  40ac6c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ac70:	add	x0, x0, #0xe8
  40ac74:	ldr	x1, [x0]
  40ac78:	ldrsw	x0, [sp, #264]
  40ac7c:	lsl	x0, x0, #3
  40ac80:	add	x0, x1, x0
  40ac84:	str	xzr, [x0]
  40ac88:	ldr	w0, [sp, #264]
  40ac8c:	add	w0, w0, #0x1
  40ac90:	str	w0, [sp, #264]
  40ac94:	b	40ac5c <feof@plt+0x8d8c>
  40ac98:	str	wzr, [sp, #260]
  40ac9c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40aca0:	add	x1, x0, #0xe98
  40aca4:	mov	x0, #0x0                   	// #0
  40aca8:	bl	401ba0 <strtok@plt>
  40acac:	str	x0, [sp, #296]
  40acb0:	ldr	x0, [sp, #296]
  40acb4:	cmp	x0, #0x0
  40acb8:	b.eq	40af9c <feof@plt+0x90cc>  // b.none
  40acbc:	ldr	w0, [sp, #260]
  40acc0:	add	w0, w0, #0x1
  40acc4:	ldr	w1, [sp, #268]
  40acc8:	cmp	w1, w0
  40accc:	b.gt	40adc0 <feof@plt+0x8ef0>
  40acd0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40acd4:	add	x0, x0, #0xe8
  40acd8:	ldr	x0, [x0]
  40acdc:	str	x0, [sp, #232]
  40ace0:	ldr	w0, [sp, #268]
  40ace4:	lsl	w0, w0, #1
  40ace8:	str	w0, [sp, #268]
  40acec:	ldrsw	x0, [sp, #268]
  40acf0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40acf4:	cmp	x0, x1
  40acf8:	b.hi	40ad08 <feof@plt+0x8e38>  // b.pmore
  40acfc:	lsl	x0, x0, #3
  40ad00:	bl	401a00 <_Znam@plt>
  40ad04:	b	40ad0c <feof@plt+0x8e3c>
  40ad08:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40ad0c:	mov	x1, x0
  40ad10:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ad14:	add	x0, x0, #0xe8
  40ad18:	str	x1, [x0]
  40ad1c:	str	wzr, [sp, #264]
  40ad20:	ldr	w1, [sp, #264]
  40ad24:	ldr	w0, [sp, #260]
  40ad28:	cmp	w1, w0
  40ad2c:	b.ge	40ad70 <feof@plt+0x8ea0>  // b.tcont
  40ad30:	ldrsw	x0, [sp, #264]
  40ad34:	lsl	x0, x0, #3
  40ad38:	ldr	x1, [sp, #232]
  40ad3c:	add	x1, x1, x0
  40ad40:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ad44:	add	x0, x0, #0xe8
  40ad48:	ldr	x2, [x0]
  40ad4c:	ldrsw	x0, [sp, #264]
  40ad50:	lsl	x0, x0, #3
  40ad54:	add	x0, x2, x0
  40ad58:	ldr	x1, [x1]
  40ad5c:	str	x1, [x0]
  40ad60:	ldr	w0, [sp, #264]
  40ad64:	add	w0, w0, #0x1
  40ad68:	str	w0, [sp, #264]
  40ad6c:	b	40ad20 <feof@plt+0x8e50>
  40ad70:	ldr	w1, [sp, #264]
  40ad74:	ldr	w0, [sp, #268]
  40ad78:	cmp	w1, w0
  40ad7c:	b.ge	40adac <feof@plt+0x8edc>  // b.tcont
  40ad80:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ad84:	add	x0, x0, #0xe8
  40ad88:	ldr	x1, [x0]
  40ad8c:	ldrsw	x0, [sp, #264]
  40ad90:	lsl	x0, x0, #3
  40ad94:	add	x0, x1, x0
  40ad98:	str	xzr, [x0]
  40ad9c:	ldr	w0, [sp, #264]
  40ada0:	add	w0, w0, #0x1
  40ada4:	str	w0, [sp, #264]
  40ada8:	b	40ad70 <feof@plt+0x8ea0>
  40adac:	ldr	x0, [sp, #232]
  40adb0:	cmp	x0, #0x0
  40adb4:	b.eq	40adc0 <feof@plt+0x8ef0>  // b.none
  40adb8:	ldr	x0, [sp, #232]
  40adbc:	bl	401d00 <_ZdaPv@plt>
  40adc0:	ldr	x0, [sp, #296]
  40adc4:	bl	401a90 <strlen@plt>
  40adc8:	add	x0, x0, #0x1
  40adcc:	bl	401a00 <_Znam@plt>
  40add0:	str	x0, [sp, #224]
  40add4:	ldr	x1, [sp, #296]
  40add8:	ldr	x0, [sp, #224]
  40addc:	bl	401b90 <strcpy@plt>
  40ade0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ade4:	add	x0, x0, #0xe8
  40ade8:	ldr	x1, [x0]
  40adec:	ldr	w0, [sp, #260]
  40adf0:	add	w2, w0, #0x1
  40adf4:	str	w2, [sp, #260]
  40adf8:	sxtw	x0, w0
  40adfc:	lsl	x0, x0, #3
  40ae00:	add	x0, x1, x0
  40ae04:	ldr	x1, [sp, #224]
  40ae08:	str	x1, [x0]
  40ae0c:	b	40ac9c <feof@plt+0x8dcc>
  40ae10:	ldr	x1, [sp, #296]
  40ae14:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40ae18:	add	x0, x0, #0x518
  40ae1c:	bl	401db0 <strcmp@plt>
  40ae20:	cmp	w0, #0x0
  40ae24:	b.ne	40ae3c <feof@plt+0x8f6c>  // b.any
  40ae28:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ae2c:	add	x0, x0, #0xb0
  40ae30:	mov	w1, #0x1                   	// #1
  40ae34:	str	w1, [x0]
  40ae38:	b	40a2f0 <feof@plt+0x8420>
  40ae3c:	ldr	x1, [sp, #296]
  40ae40:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40ae44:	add	x0, x0, #0x528
  40ae48:	bl	401db0 <strcmp@plt>
  40ae4c:	cmp	w0, #0x0
  40ae50:	b.ne	40ae68 <feof@plt+0x8f98>  // b.any
  40ae54:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ae58:	add	x0, x0, #0xbc
  40ae5c:	mov	w1, #0x1                   	// #1
  40ae60:	str	w1, [x0]
  40ae64:	b	40a2f0 <feof@plt+0x8420>
  40ae68:	ldr	x1, [sp, #296]
  40ae6c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40ae70:	add	x0, x0, #0x548
  40ae74:	bl	401db0 <strcmp@plt>
  40ae78:	cmp	w0, #0x0
  40ae7c:	b.ne	40ae94 <feof@plt+0x8fc4>  // b.any
  40ae80:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ae84:	add	x0, x0, #0xc0
  40ae88:	mov	w1, #0x1                   	// #1
  40ae8c:	str	w1, [x0]
  40ae90:	b	40a2f0 <feof@plt+0x8420>
  40ae94:	ldr	x1, [sp, #296]
  40ae98:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40ae9c:	add	x0, x0, #0x550
  40aea0:	bl	401db0 <strcmp@plt>
  40aea4:	cmp	w0, #0x0
  40aea8:	b.ne	40af1c <feof@plt+0x904c>  // b.any
  40aeac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2f5c>
  40aeb0:	add	x1, x0, #0xe98
  40aeb4:	mov	x0, #0x0                   	// #0
  40aeb8:	bl	401ba0 <strtok@plt>
  40aebc:	str	x0, [sp, #296]
  40aec0:	ldr	x0, [sp, #296]
  40aec4:	cmp	x0, #0x0
  40aec8:	b.ne	40af00 <feof@plt+0x9030>  // b.any
  40aecc:	add	x5, sp, #0x40
  40aed0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40aed4:	add	x4, x0, #0x60
  40aed8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40aedc:	add	x3, x0, #0x60
  40aee0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40aee4:	add	x2, x0, #0x60
  40aee8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40aeec:	add	x1, x0, #0x560
  40aef0:	mov	x0, x5
  40aef4:	bl	406d44 <feof@plt+0x4e74>
  40aef8:	mov	w19, #0x0                   	// #0
  40aefc:	b	40b1a4 <feof@plt+0x92d4>
  40af00:	ldr	x0, [sp, #296]
  40af04:	bl	4112bc <_ZdlPvm@@Base+0x2218>
  40af08:	mov	x1, x0
  40af0c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40af10:	add	x0, x0, #0xc8
  40af14:	str	x1, [x0]
  40af18:	b	40a2f0 <feof@plt+0x8420>
  40af1c:	ldr	x1, [sp, #296]
  40af20:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40af24:	add	x0, x0, #0xa8
  40af28:	bl	401db0 <strcmp@plt>
  40af2c:	cmp	w0, #0x0
  40af30:	b.eq	40afa4 <feof@plt+0x90d4>  // b.none
  40af34:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40af38:	add	x0, x0, #0xf0
  40af3c:	ldr	x0, [x0]
  40af40:	cmp	x0, #0x0
  40af44:	b.eq	40a2f0 <feof@plt+0x8420>  // b.none
  40af48:	ldr	x0, [sp, #296]
  40af4c:	str	x0, [sp, #240]
  40af50:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40af54:	add	x1, x0, #0xb0
  40af58:	mov	x0, #0x0                   	// #0
  40af5c:	bl	401ba0 <strtok@plt>
  40af60:	str	x0, [sp, #296]
  40af64:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40af68:	add	x0, x0, #0xf0
  40af6c:	ldr	x19, [x0]
  40af70:	ldr	x0, [sp, #296]
  40af74:	bl	408f88 <feof@plt+0x70b8>
  40af78:	mov	x4, x0
  40af7c:	ldr	x0, [sp, #72]
  40af80:	ldr	w1, [sp, #80]
  40af84:	mov	w3, w1
  40af88:	mov	x2, x0
  40af8c:	mov	x1, x4
  40af90:	ldr	x0, [sp, #240]
  40af94:	blr	x19
  40af98:	b	40a2f0 <feof@plt+0x8420>
  40af9c:	nop
  40afa0:	b	40a2f0 <feof@plt+0x8420>
  40afa4:	nop
  40afa8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40afac:	add	x0, x0, #0x90
  40afb0:	ldr	w0, [x0]
  40afb4:	cmp	w0, #0x0
  40afb8:	b.ne	40aff0 <feof@plt+0x9120>  // b.any
  40afbc:	add	x5, sp, #0x40
  40afc0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40afc4:	add	x4, x0, #0x60
  40afc8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40afcc:	add	x3, x0, #0x60
  40afd0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40afd4:	add	x2, x0, #0x60
  40afd8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40afdc:	add	x1, x0, #0x590
  40afe0:	mov	x0, x5
  40afe4:	bl	406d44 <feof@plt+0x4e74>
  40afe8:	mov	w19, #0x0                   	// #0
  40afec:	b	40b1a4 <feof@plt+0x92d4>
  40aff0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40aff4:	add	x0, x0, #0x94
  40aff8:	ldr	w0, [x0]
  40affc:	cmp	w0, #0x0
  40b000:	b.ne	40b038 <feof@plt+0x9168>  // b.any
  40b004:	add	x5, sp, #0x40
  40b008:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b00c:	add	x4, x0, #0x60
  40b010:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b014:	add	x3, x0, #0x60
  40b018:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b01c:	add	x2, x0, #0x60
  40b020:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40b024:	add	x1, x0, #0x5a8
  40b028:	mov	x0, x5
  40b02c:	bl	406d44 <feof@plt+0x4e74>
  40b030:	mov	w19, #0x0                   	// #0
  40b034:	b	40b1a4 <feof@plt+0x92d4>
  40b038:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b03c:	add	x0, x0, #0xd0
  40b040:	ldr	x0, [x0]
  40b044:	cmp	x0, #0x0
  40b048:	b.ne	40b080 <feof@plt+0x91b0>  // b.any
  40b04c:	add	x5, sp, #0x40
  40b050:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b054:	add	x4, x0, #0x60
  40b058:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b05c:	add	x3, x0, #0x60
  40b060:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b064:	add	x2, x0, #0x60
  40b068:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40b06c:	add	x1, x0, #0x5c8
  40b070:	mov	x0, x5
  40b074:	bl	406d44 <feof@plt+0x4e74>
  40b078:	mov	w19, #0x0                   	// #0
  40b07c:	b	40b1a4 <feof@plt+0x92d4>
  40b080:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b084:	add	x0, x0, #0xd8
  40b088:	ldr	x0, [x0]
  40b08c:	cmp	x0, #0x0
  40b090:	b.ne	40b0c8 <feof@plt+0x91f8>  // b.any
  40b094:	add	x5, sp, #0x40
  40b098:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b09c:	add	x4, x0, #0x60
  40b0a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b0a4:	add	x3, x0, #0x60
  40b0a8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b0ac:	add	x2, x0, #0x60
  40b0b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40b0b4:	add	x1, x0, #0x5e0
  40b0b8:	mov	x0, x5
  40b0bc:	bl	406d44 <feof@plt+0x4e74>
  40b0c0:	mov	w19, #0x0                   	// #0
  40b0c4:	b	40b1a4 <feof@plt+0x92d4>
  40b0c8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40b0cc:	add	x0, x0, #0x360
  40b0d0:	ldr	w0, [x0]
  40b0d4:	cmp	w0, #0x0
  40b0d8:	b.gt	40b110 <feof@plt+0x9240>
  40b0dc:	add	x5, sp, #0x40
  40b0e0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b0e4:	add	x4, x0, #0x60
  40b0e8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b0ec:	add	x3, x0, #0x60
  40b0f0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b0f4:	add	x2, x0, #0x60
  40b0f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40b0fc:	add	x1, x0, #0x5f8
  40b100:	mov	x0, x5
  40b104:	bl	406d44 <feof@plt+0x4e74>
  40b108:	mov	w19, #0x0                   	// #0
  40b10c:	b	40b1a4 <feof@plt+0x92d4>
  40b110:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40b114:	add	x0, x0, #0x358
  40b118:	ldr	w0, [x0]
  40b11c:	cmp	w0, #0x0
  40b120:	b.gt	40b158 <feof@plt+0x9288>
  40b124:	add	x5, sp, #0x40
  40b128:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b12c:	add	x4, x0, #0x60
  40b130:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b134:	add	x3, x0, #0x60
  40b138:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b13c:	add	x2, x0, #0x60
  40b140:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40b144:	add	x1, x0, #0x610
  40b148:	mov	x0, x5
  40b14c:	bl	406d44 <feof@plt+0x4e74>
  40b150:	mov	w19, #0x0                   	// #0
  40b154:	b	40b1a4 <feof@plt+0x92d4>
  40b158:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40b15c:	add	x0, x0, #0x35c
  40b160:	ldr	w0, [x0]
  40b164:	cmp	w0, #0x0
  40b168:	b.gt	40b1a0 <feof@plt+0x92d0>
  40b16c:	add	x5, sp, #0x40
  40b170:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b174:	add	x4, x0, #0x60
  40b178:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b17c:	add	x3, x0, #0x60
  40b180:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b184:	add	x2, x0, #0x60
  40b188:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40b18c:	add	x1, x0, #0x620
  40b190:	mov	x0, x5
  40b194:	bl	406d44 <feof@plt+0x4e74>
  40b198:	mov	w19, #0x0                   	// #0
  40b19c:	b	40b1a4 <feof@plt+0x92d4>
  40b1a0:	mov	w19, #0x1                   	// #1
  40b1a4:	add	x0, sp, #0x40
  40b1a8:	bl	406a88 <feof@plt+0x4bb8>
  40b1ac:	mov	w0, w19
  40b1b0:	b	40b1c8 <feof@plt+0x92f8>
  40b1b4:	mov	x19, x0
  40b1b8:	add	x0, sp, #0x40
  40b1bc:	bl	406a88 <feof@plt+0x4bb8>
  40b1c0:	mov	x0, x19
  40b1c4:	bl	401e80 <_Unwind_Resume@plt>
  40b1c8:	ldr	x19, [sp, #16]
  40b1cc:	ldp	x29, x30, [sp], #304
  40b1d0:	ret
  40b1d4:	sub	sp, sp, #0x30
  40b1d8:	str	x0, [sp, #40]
  40b1dc:	str	x1, [sp, #32]
  40b1e0:	str	x2, [sp, #24]
  40b1e4:	str	x3, [sp, #16]
  40b1e8:	str	w4, [sp, #12]
  40b1ec:	nop
  40b1f0:	add	sp, sp, #0x30
  40b1f4:	ret
  40b1f8:	sub	sp, sp, #0x20
  40b1fc:	str	x0, [sp, #8]
  40b200:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b204:	add	x0, x0, #0xf0
  40b208:	ldr	x0, [x0]
  40b20c:	str	x0, [sp, #24]
  40b210:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b214:	add	x0, x0, #0xf0
  40b218:	ldr	x1, [sp, #8]
  40b21c:	str	x1, [x0]
  40b220:	ldr	x0, [sp, #24]
  40b224:	add	sp, sp, #0x20
  40b228:	ret
  40b22c:	stp	x29, x30, [sp, #-32]!
  40b230:	mov	x29, sp
  40b234:	str	w0, [sp, #28]
  40b238:	str	w1, [sp, #24]
  40b23c:	ldr	w0, [sp, #28]
  40b240:	cmp	w0, #0x1
  40b244:	b.ne	40b270 <feof@plt+0x93a0>  // b.any
  40b248:	ldr	w1, [sp, #24]
  40b24c:	mov	w0, #0xffff                	// #65535
  40b250:	cmp	w1, w0
  40b254:	b.ne	40b270 <feof@plt+0x93a0>  // b.any
  40b258:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b25c:	add	x0, x0, #0x80
  40b260:	bl	411de0 <_ZdlPvm@@Base+0x2d3c>
  40b264:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b268:	add	x0, x0, #0x88
  40b26c:	bl	40f30c <_ZdlPvm@@Base+0x268>
  40b270:	nop
  40b274:	ldp	x29, x30, [sp], #32
  40b278:	ret
  40b27c:	stp	x29, x30, [sp, #-16]!
  40b280:	mov	x29, sp
  40b284:	mov	w1, #0xffff                	// #65535
  40b288:	mov	w0, #0x1                   	// #1
  40b28c:	bl	40b22c <feof@plt+0x935c>
  40b290:	ldp	x29, x30, [sp], #16
  40b294:	ret
  40b298:	sub	sp, sp, #0x10
  40b29c:	str	w0, [sp, #12]
  40b2a0:	ldr	w0, [sp, #12]
  40b2a4:	cmp	w0, #0x0
  40b2a8:	b.lt	40b2cc <feof@plt+0x93fc>  // b.tstop
  40b2ac:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b2b0:	add	x1, x0, #0xe70
  40b2b4:	ldrsw	x0, [sp, #12]
  40b2b8:	ldrb	w0, [x1, x0]
  40b2bc:	cmp	w0, #0x0
  40b2c0:	b.eq	40b2cc <feof@plt+0x93fc>  // b.none
  40b2c4:	mov	w0, #0x1                   	// #1
  40b2c8:	b	40b2d0 <feof@plt+0x9400>
  40b2cc:	mov	w0, #0x0                   	// #0
  40b2d0:	add	sp, sp, #0x10
  40b2d4:	ret
  40b2d8:	sub	sp, sp, #0x10
  40b2dc:	str	x0, [sp, #8]
  40b2e0:	strb	w1, [sp, #7]
  40b2e4:	ldrb	w0, [sp, #7]
  40b2e8:	ldr	x1, [sp, #8]
  40b2ec:	sxtw	x0, w0
  40b2f0:	ldrb	w0, [x1, x0]
  40b2f4:	add	sp, sp, #0x10
  40b2f8:	ret
  40b2fc:	sub	sp, sp, #0x10
  40b300:	str	x0, [sp, #8]
  40b304:	ldr	x0, [sp, #8]
  40b308:	ldr	w0, [x0, #4]
  40b30c:	add	sp, sp, #0x10
  40b310:	ret
  40b314:	sub	sp, sp, #0x10
  40b318:	str	x0, [sp, #8]
  40b31c:	ldr	x0, [sp, #8]
  40b320:	ldr	w0, [x0]
  40b324:	add	sp, sp, #0x10
  40b328:	ret
  40b32c:	stp	x29, x30, [sp, #-32]!
  40b330:	mov	x29, sp
  40b334:	str	x0, [sp, #24]
  40b338:	str	w1, [sp, #20]
  40b33c:	str	w2, [sp, #16]
  40b340:	ldr	x0, [sp, #24]
  40b344:	ldr	w0, [x0, #56]
  40b348:	cmp	w0, #0x0
  40b34c:	b.eq	40b37c <feof@plt+0x94ac>  // b.none
  40b350:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b354:	add	x0, x0, #0x94
  40b358:	ldr	w1, [x0]
  40b35c:	ldr	x0, [sp, #24]
  40b360:	ldr	w0, [x0, #56]
  40b364:	mov	w3, w0
  40b368:	mov	w2, w1
  40b36c:	ldr	w1, [sp, #16]
  40b370:	ldr	w0, [sp, #20]
  40b374:	bl	4074c8 <feof@plt+0x55f8>
  40b378:	b	40b3bc <feof@plt+0x94ec>
  40b37c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b380:	add	x0, x0, #0x94
  40b384:	ldr	w0, [x0]
  40b388:	ldr	w1, [sp, #16]
  40b38c:	cmp	w1, w0
  40b390:	b.eq	40b3b4 <feof@plt+0x94e4>  // b.none
  40b394:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b398:	add	x0, x0, #0x94
  40b39c:	ldr	w0, [x0]
  40b3a0:	mov	w2, w0
  40b3a4:	ldr	w1, [sp, #16]
  40b3a8:	ldr	w0, [sp, #20]
  40b3ac:	bl	40735c <feof@plt+0x548c>
  40b3b0:	b	40b3b8 <feof@plt+0x94e8>
  40b3b4:	ldr	w0, [sp, #20]
  40b3b8:	nop
  40b3bc:	ldp	x29, x30, [sp], #32
  40b3c0:	ret
  40b3c4:	stp	x29, x30, [sp, #-64]!
  40b3c8:	mov	x29, sp
  40b3cc:	str	x19, [sp, #16]
  40b3d0:	str	x0, [sp, #40]
  40b3d4:	str	x1, [sp, #32]
  40b3d8:	ldr	x0, [sp, #40]
  40b3dc:	bl	40b314 <feof@plt+0x9444>
  40b3e0:	lsl	w19, w0, #10
  40b3e4:	ldr	x0, [sp, #32]
  40b3e8:	bl	40b314 <feof@plt+0x9444>
  40b3ec:	add	w0, w19, w0
  40b3f0:	mov	w1, #0x4e61                	// #20065
  40b3f4:	movk	w1, #0x824a, lsl #16
  40b3f8:	smull	x1, w0, w1
  40b3fc:	lsr	x1, x1, #32
  40b400:	add	w1, w0, w1
  40b404:	asr	w2, w1, #8
  40b408:	asr	w1, w0, #31
  40b40c:	sub	w2, w2, w1
  40b410:	mov	w1, #0x1f7                 	// #503
  40b414:	mul	w1, w2, w1
  40b418:	sub	w0, w0, w1
  40b41c:	str	w0, [sp, #60]
  40b420:	ldr	w0, [sp, #60]
  40b424:	cmp	w0, #0x0
  40b428:	cneg	w0, w0, lt  // lt = tstop
  40b42c:	ldr	x19, [sp, #16]
  40b430:	ldp	x29, x30, [sp], #64
  40b434:	ret
  40b438:	stp	x29, x30, [sp, #-32]!
  40b43c:	mov	x29, sp
  40b440:	str	x0, [sp, #24]
  40b444:	ldr	x1, [sp, #24]
  40b448:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b44c:	add	x0, x0, #0xf8
  40b450:	bl	40f8b8 <_ZdlPvm@@Base+0x814>
  40b454:	nop
  40b458:	ldp	x29, x30, [sp], #32
  40b45c:	ret
  40b460:	stp	x29, x30, [sp, #-64]!
  40b464:	mov	x29, sp
  40b468:	str	x19, [sp, #16]
  40b46c:	str	x0, [sp, #40]
  40b470:	str	x1, [sp, #32]
  40b474:	ldr	x0, [sp, #40]
  40b478:	bl	401a90 <strlen@plt>
  40b47c:	mov	x19, x0
  40b480:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40b484:	add	x0, x0, #0x2b0
  40b488:	ldr	x0, [x0]
  40b48c:	bl	401a90 <strlen@plt>
  40b490:	add	x0, x19, x0
  40b494:	add	x0, x0, #0x5
  40b498:	bl	401a00 <_Znam@plt>
  40b49c:	str	x0, [sp, #56]
  40b4a0:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40b4a4:	add	x0, x0, #0x2b0
  40b4a8:	ldr	x0, [x0]
  40b4ac:	ldr	x3, [sp, #40]
  40b4b0:	mov	x2, x0
  40b4b4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40b4b8:	add	x1, x0, #0x6a8
  40b4bc:	ldr	x0, [sp, #56]
  40b4c0:	bl	401bb0 <sprintf@plt>
  40b4c4:	ldr	x2, [sp, #32]
  40b4c8:	ldr	x1, [sp, #56]
  40b4cc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b4d0:	add	x0, x0, #0xf8
  40b4d4:	bl	40fa50 <_ZdlPvm@@Base+0x9ac>
  40b4d8:	str	x0, [sp, #48]
  40b4dc:	ldr	x0, [sp, #56]
  40b4e0:	cmp	x0, #0x0
  40b4e4:	b.eq	40b4f0 <feof@plt+0x9620>  // b.none
  40b4e8:	ldr	x0, [sp, #56]
  40b4ec:	bl	401d00 <_ZdaPv@plt>
  40b4f0:	ldr	x0, [sp, #48]
  40b4f4:	ldr	x19, [sp, #16]
  40b4f8:	ldp	x29, x30, [sp], #64
  40b4fc:	ret
  40b500:	stp	x29, x30, [sp, #-32]!
  40b504:	mov	x29, sp
  40b508:	str	w0, [sp, #28]
  40b50c:	str	w1, [sp, #24]
  40b510:	ldr	w0, [sp, #28]
  40b514:	cmp	w0, #0x1
  40b518:	b.ne	40b56c <feof@plt+0x969c>  // b.any
  40b51c:	ldr	w1, [sp, #24]
  40b520:	mov	w0, #0xffff                	// #65535
  40b524:	cmp	w1, w0
  40b528:	b.ne	40b56c <feof@plt+0x969c>  // b.any
  40b52c:	mov	w4, #0x0                   	// #0
  40b530:	mov	w3, #0x0                   	// #0
  40b534:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40b538:	add	x2, x0, #0x6b8
  40b53c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40b540:	add	x1, x0, #0x690
  40b544:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b548:	add	x0, x0, #0xf8
  40b54c:	bl	40f630 <_ZdlPvm@@Base+0x58c>
  40b550:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40b554:	add	x2, x0, #0x278
  40b558:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40b55c:	add	x1, x0, #0xf8
  40b560:	adrp	x0, 40f000 <_Znwm@@Base+0x18>
  40b564:	add	x0, x0, #0x884
  40b568:	bl	401cc0 <__cxa_atexit@plt>
  40b56c:	nop
  40b570:	ldp	x29, x30, [sp], #32
  40b574:	ret
  40b578:	stp	x29, x30, [sp, #-16]!
  40b57c:	mov	x29, sp
  40b580:	mov	w1, #0xffff                	// #65535
  40b584:	mov	w0, #0x1                   	// #1
  40b588:	bl	40b500 <feof@plt+0x9630>
  40b58c:	ldp	x29, x30, [sp], #16
  40b590:	ret
  40b594:	str	x19, [sp, #-64]!
  40b598:	str	x0, [sp, #24]
  40b59c:	str	x1, [sp, #16]
  40b5a0:	ldr	x0, [sp, #16]
  40b5a4:	ldr	w0, [x0, #48]
  40b5a8:	str	w0, [sp, #60]
  40b5ac:	ldr	x0, [sp, #16]
  40b5b0:	ldr	w0, [x0, #52]
  40b5b4:	str	w0, [sp, #52]
  40b5b8:	ldr	x0, [sp, #16]
  40b5bc:	ldr	w0, [x0]
  40b5c0:	str	w0, [sp, #56]
  40b5c4:	b	40b76c <feof@plt+0x989c>
  40b5c8:	ldr	w1, [sp, #56]
  40b5cc:	ldr	w0, [sp, #52]
  40b5d0:	sub	w1, w1, w0
  40b5d4:	ldr	w2, [sp, #52]
  40b5d8:	ldr	w0, [sp, #60]
  40b5dc:	sub	w0, w2, w0
  40b5e0:	cmp	w1, w0
  40b5e4:	b.le	40b6bc <feof@plt+0x97ec>
  40b5e8:	ldr	w1, [sp, #52]
  40b5ec:	ldr	w0, [sp, #60]
  40b5f0:	sub	w0, w1, w0
  40b5f4:	str	w0, [sp, #36]
  40b5f8:	mov	w19, #0x0                   	// #0
  40b5fc:	b	40b69c <feof@plt+0x97cc>
  40b600:	ldr	w0, [sp, #60]
  40b604:	add	w0, w19, w0
  40b608:	sxtw	x0, w0
  40b60c:	lsl	x0, x0, #3
  40b610:	ldr	x1, [sp, #24]
  40b614:	add	x0, x1, x0
  40b618:	ldr	x0, [x0]
  40b61c:	str	x0, [sp, #40]
  40b620:	ldr	w1, [sp, #52]
  40b624:	ldr	w0, [sp, #60]
  40b628:	sub	w0, w1, w0
  40b62c:	ldr	w1, [sp, #56]
  40b630:	sub	w0, w1, w0
  40b634:	add	w0, w19, w0
  40b638:	sxtw	x0, w0
  40b63c:	lsl	x0, x0, #3
  40b640:	ldr	x1, [sp, #24]
  40b644:	add	x1, x1, x0
  40b648:	ldr	w0, [sp, #60]
  40b64c:	add	w0, w19, w0
  40b650:	sxtw	x0, w0
  40b654:	lsl	x0, x0, #3
  40b658:	ldr	x2, [sp, #24]
  40b65c:	add	x0, x2, x0
  40b660:	ldr	x1, [x1]
  40b664:	str	x1, [x0]
  40b668:	ldr	w1, [sp, #52]
  40b66c:	ldr	w0, [sp, #60]
  40b670:	sub	w0, w1, w0
  40b674:	ldr	w1, [sp, #56]
  40b678:	sub	w0, w1, w0
  40b67c:	add	w0, w19, w0
  40b680:	sxtw	x0, w0
  40b684:	lsl	x0, x0, #3
  40b688:	ldr	x1, [sp, #24]
  40b68c:	add	x0, x1, x0
  40b690:	ldr	x1, [sp, #40]
  40b694:	str	x1, [x0]
  40b698:	add	w19, w19, #0x1
  40b69c:	ldr	w0, [sp, #36]
  40b6a0:	cmp	w19, w0
  40b6a4:	b.lt	40b600 <feof@plt+0x9730>  // b.tstop
  40b6a8:	ldr	w1, [sp, #56]
  40b6ac:	ldr	w0, [sp, #36]
  40b6b0:	sub	w0, w1, w0
  40b6b4:	str	w0, [sp, #56]
  40b6b8:	b	40b76c <feof@plt+0x989c>
  40b6bc:	ldr	w1, [sp, #56]
  40b6c0:	ldr	w0, [sp, #52]
  40b6c4:	sub	w0, w1, w0
  40b6c8:	str	w0, [sp, #48]
  40b6cc:	mov	w19, #0x0                   	// #0
  40b6d0:	b	40b750 <feof@plt+0x9880>
  40b6d4:	ldr	w0, [sp, #60]
  40b6d8:	add	w0, w19, w0
  40b6dc:	sxtw	x0, w0
  40b6e0:	lsl	x0, x0, #3
  40b6e4:	ldr	x1, [sp, #24]
  40b6e8:	add	x0, x1, x0
  40b6ec:	ldr	x0, [x0]
  40b6f0:	str	x0, [sp, #40]
  40b6f4:	ldr	w0, [sp, #52]
  40b6f8:	add	w0, w19, w0
  40b6fc:	sxtw	x0, w0
  40b700:	lsl	x0, x0, #3
  40b704:	ldr	x1, [sp, #24]
  40b708:	add	x1, x1, x0
  40b70c:	ldr	w0, [sp, #60]
  40b710:	add	w0, w19, w0
  40b714:	sxtw	x0, w0
  40b718:	lsl	x0, x0, #3
  40b71c:	ldr	x2, [sp, #24]
  40b720:	add	x0, x2, x0
  40b724:	ldr	x1, [x1]
  40b728:	str	x1, [x0]
  40b72c:	ldr	w0, [sp, #52]
  40b730:	add	w0, w19, w0
  40b734:	sxtw	x0, w0
  40b738:	lsl	x0, x0, #3
  40b73c:	ldr	x1, [sp, #24]
  40b740:	add	x0, x1, x0
  40b744:	ldr	x1, [sp, #40]
  40b748:	str	x1, [x0]
  40b74c:	add	w19, w19, #0x1
  40b750:	ldr	w0, [sp, #48]
  40b754:	cmp	w19, w0
  40b758:	b.lt	40b6d4 <feof@plt+0x9804>  // b.tstop
  40b75c:	ldr	w1, [sp, #60]
  40b760:	ldr	w0, [sp, #48]
  40b764:	add	w0, w1, w0
  40b768:	str	w0, [sp, #60]
  40b76c:	ldr	w1, [sp, #56]
  40b770:	ldr	w0, [sp, #52]
  40b774:	cmp	w1, w0
  40b778:	b.le	40b78c <feof@plt+0x98bc>
  40b77c:	ldr	w1, [sp, #52]
  40b780:	ldr	w0, [sp, #60]
  40b784:	cmp	w1, w0
  40b788:	b.gt	40b5c8 <feof@plt+0x96f8>
  40b78c:	ldr	x0, [sp, #16]
  40b790:	ldr	w1, [x0, #48]
  40b794:	ldr	x0, [sp, #16]
  40b798:	ldr	w2, [x0]
  40b79c:	ldr	x0, [sp, #16]
  40b7a0:	ldr	w0, [x0, #52]
  40b7a4:	sub	w0, w2, w0
  40b7a8:	add	w1, w1, w0
  40b7ac:	ldr	x0, [sp, #16]
  40b7b0:	str	w1, [x0, #48]
  40b7b4:	ldr	x0, [sp, #16]
  40b7b8:	ldr	w1, [x0]
  40b7bc:	ldr	x0, [sp, #16]
  40b7c0:	str	w1, [x0, #52]
  40b7c4:	nop
  40b7c8:	ldr	x19, [sp], #64
  40b7cc:	ret
  40b7d0:	stp	x29, x30, [sp, #-48]!
  40b7d4:	mov	x29, sp
  40b7d8:	str	w0, [sp, #44]
  40b7dc:	str	x1, [sp, #32]
  40b7e0:	str	x2, [sp, #24]
  40b7e4:	str	w3, [sp, #40]
  40b7e8:	str	x4, [sp, #16]
  40b7ec:	ldr	x0, [sp, #16]
  40b7f0:	ldr	w1, [x0]
  40b7f4:	ldr	x0, [sp, #16]
  40b7f8:	str	w1, [x0, #52]
  40b7fc:	ldr	x0, [sp, #16]
  40b800:	ldr	w1, [x0, #52]
  40b804:	ldr	x0, [sp, #16]
  40b808:	str	w1, [x0, #48]
  40b80c:	ldr	x0, [sp, #16]
  40b810:	str	xzr, [x0, #32]
  40b814:	ldr	w0, [sp, #40]
  40b818:	cmp	w0, #0x0
  40b81c:	b.ne	40b834 <feof@plt+0x9964>  // b.any
  40b820:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40b824:	add	x0, x0, #0x700
  40b828:	bl	401e20 <getenv@plt>
  40b82c:	cmp	x0, #0x0
  40b830:	b.eq	40b83c <feof@plt+0x996c>  // b.none
  40b834:	mov	w0, #0x1                   	// #1
  40b838:	b	40b840 <feof@plt+0x9970>
  40b83c:	mov	w0, #0x0                   	// #0
  40b840:	ldr	x1, [sp, #16]
  40b844:	str	w0, [x1, #44]
  40b848:	ldr	x0, [sp, #24]
  40b84c:	ldrb	w0, [x0]
  40b850:	cmp	w0, #0x2d
  40b854:	b.ne	40b874 <feof@plt+0x99a4>  // b.any
  40b858:	ldr	x0, [sp, #16]
  40b85c:	mov	w1, #0x2                   	// #2
  40b860:	str	w1, [x0, #40]
  40b864:	ldr	x0, [sp, #24]
  40b868:	add	x0, x0, #0x1
  40b86c:	str	x0, [sp, #24]
  40b870:	b	40b8c4 <feof@plt+0x99f4>
  40b874:	ldr	x0, [sp, #24]
  40b878:	ldrb	w0, [x0]
  40b87c:	cmp	w0, #0x2b
  40b880:	b.ne	40b89c <feof@plt+0x99cc>  // b.any
  40b884:	ldr	x0, [sp, #16]
  40b888:	str	wzr, [x0, #40]
  40b88c:	ldr	x0, [sp, #24]
  40b890:	add	x0, x0, #0x1
  40b894:	str	x0, [sp, #24]
  40b898:	b	40b8c4 <feof@plt+0x99f4>
  40b89c:	ldr	x0, [sp, #16]
  40b8a0:	ldr	w0, [x0, #44]
  40b8a4:	cmp	w0, #0x0
  40b8a8:	b.eq	40b8b8 <feof@plt+0x99e8>  // b.none
  40b8ac:	ldr	x0, [sp, #16]
  40b8b0:	str	wzr, [x0, #40]
  40b8b4:	b	40b8c4 <feof@plt+0x99f4>
  40b8b8:	ldr	x0, [sp, #16]
  40b8bc:	mov	w1, #0x1                   	// #1
  40b8c0:	str	w1, [x0, #40]
  40b8c4:	ldr	x0, [sp, #24]
  40b8c8:	ldp	x29, x30, [sp], #48
  40b8cc:	ret
  40b8d0:	stp	x29, x30, [sp, #-208]!
  40b8d4:	mov	x29, sp
  40b8d8:	str	x19, [sp, #16]
  40b8dc:	str	w0, [sp, #92]
  40b8e0:	str	x1, [sp, #80]
  40b8e4:	str	x2, [sp, #72]
  40b8e8:	str	x3, [sp, #64]
  40b8ec:	str	x4, [sp, #56]
  40b8f0:	str	w5, [sp, #88]
  40b8f4:	str	w6, [sp, #52]
  40b8f8:	str	x7, [sp, #40]
  40b8fc:	ldr	x0, [sp, #40]
  40b900:	ldr	w0, [x0, #4]
  40b904:	str	w0, [sp, #204]
  40b908:	ldr	x0, [sp, #72]
  40b90c:	ldrb	w0, [x0]
  40b910:	cmp	w0, #0x3a
  40b914:	b.ne	40b91c <feof@plt+0x9a4c>  // b.any
  40b918:	str	wzr, [sp, #204]
  40b91c:	ldr	w0, [sp, #92]
  40b920:	cmp	w0, #0x0
  40b924:	b.gt	40b930 <feof@plt+0x9a60>
  40b928:	mov	w0, #0xffffffff            	// #-1
  40b92c:	b	40cbcc <feof@plt+0xacfc>
  40b930:	ldr	x0, [sp, #40]
  40b934:	str	xzr, [x0, #16]
  40b938:	ldr	x0, [sp, #40]
  40b93c:	ldr	w0, [x0]
  40b940:	cmp	w0, #0x0
  40b944:	b.eq	40b958 <feof@plt+0x9a88>  // b.none
  40b948:	ldr	x0, [sp, #40]
  40b94c:	ldr	w0, [x0, #24]
  40b950:	cmp	w0, #0x0
  40b954:	b.ne	40b99c <feof@plt+0x9acc>  // b.any
  40b958:	ldr	x0, [sp, #40]
  40b95c:	ldr	w0, [x0]
  40b960:	cmp	w0, #0x0
  40b964:	b.ne	40b974 <feof@plt+0x9aa4>  // b.any
  40b968:	ldr	x0, [sp, #40]
  40b96c:	mov	w1, #0x1                   	// #1
  40b970:	str	w1, [x0]
  40b974:	ldr	x4, [sp, #40]
  40b978:	ldr	w3, [sp, #52]
  40b97c:	ldr	x2, [sp, #72]
  40b980:	ldr	x1, [sp, #80]
  40b984:	ldr	w0, [sp, #92]
  40b988:	bl	40b7d0 <feof@plt+0x9900>
  40b98c:	str	x0, [sp, #72]
  40b990:	ldr	x0, [sp, #40]
  40b994:	mov	w1, #0x1                   	// #1
  40b998:	str	w1, [x0, #24]
  40b99c:	ldr	x0, [sp, #40]
  40b9a0:	ldr	x0, [x0, #32]
  40b9a4:	cmp	x0, #0x0
  40b9a8:	b.eq	40b9c0 <feof@plt+0x9af0>  // b.none
  40b9ac:	ldr	x0, [sp, #40]
  40b9b0:	ldr	x0, [x0, #32]
  40b9b4:	ldrb	w0, [x0]
  40b9b8:	cmp	w0, #0x0
  40b9bc:	b.ne	40bd50 <feof@plt+0x9e80>  // b.any
  40b9c0:	ldr	x0, [sp, #40]
  40b9c4:	ldr	w1, [x0, #52]
  40b9c8:	ldr	x0, [sp, #40]
  40b9cc:	ldr	w0, [x0]
  40b9d0:	cmp	w1, w0
  40b9d4:	b.le	40b9e8 <feof@plt+0x9b18>
  40b9d8:	ldr	x0, [sp, #40]
  40b9dc:	ldr	w1, [x0]
  40b9e0:	ldr	x0, [sp, #40]
  40b9e4:	str	w1, [x0, #52]
  40b9e8:	ldr	x0, [sp, #40]
  40b9ec:	ldr	w1, [x0, #48]
  40b9f0:	ldr	x0, [sp, #40]
  40b9f4:	ldr	w0, [x0]
  40b9f8:	cmp	w1, w0
  40b9fc:	b.le	40ba10 <feof@plt+0x9b40>
  40ba00:	ldr	x0, [sp, #40]
  40ba04:	ldr	w1, [x0]
  40ba08:	ldr	x0, [sp, #40]
  40ba0c:	str	w1, [x0, #48]
  40ba10:	ldr	x0, [sp, #40]
  40ba14:	ldr	w0, [x0, #40]
  40ba18:	cmp	w0, #0x1
  40ba1c:	b.ne	40bb18 <feof@plt+0x9c48>  // b.any
  40ba20:	ldr	x0, [sp, #40]
  40ba24:	ldr	w1, [x0, #48]
  40ba28:	ldr	x0, [sp, #40]
  40ba2c:	ldr	w0, [x0, #52]
  40ba30:	cmp	w1, w0
  40ba34:	b.eq	40ba60 <feof@plt+0x9b90>  // b.none
  40ba38:	ldr	x0, [sp, #40]
  40ba3c:	ldr	w1, [x0, #52]
  40ba40:	ldr	x0, [sp, #40]
  40ba44:	ldr	w0, [x0]
  40ba48:	cmp	w1, w0
  40ba4c:	b.eq	40ba60 <feof@plt+0x9b90>  // b.none
  40ba50:	ldr	x1, [sp, #40]
  40ba54:	ldr	x0, [sp, #80]
  40ba58:	bl	40b594 <feof@plt+0x96c4>
  40ba5c:	b	40ba88 <feof@plt+0x9bb8>
  40ba60:	ldr	x0, [sp, #40]
  40ba64:	ldr	w1, [x0, #52]
  40ba68:	ldr	x0, [sp, #40]
  40ba6c:	ldr	w0, [x0]
  40ba70:	cmp	w1, w0
  40ba74:	b.eq	40baa0 <feof@plt+0x9bd0>  // b.none
  40ba78:	ldr	x0, [sp, #40]
  40ba7c:	ldr	w1, [x0]
  40ba80:	ldr	x0, [sp, #40]
  40ba84:	str	w1, [x0, #48]
  40ba88:	b	40baa0 <feof@plt+0x9bd0>
  40ba8c:	ldr	x0, [sp, #40]
  40ba90:	ldr	w0, [x0]
  40ba94:	add	w1, w0, #0x1
  40ba98:	ldr	x0, [sp, #40]
  40ba9c:	str	w1, [x0]
  40baa0:	ldr	x0, [sp, #40]
  40baa4:	ldr	w0, [x0]
  40baa8:	ldr	w1, [sp, #92]
  40baac:	cmp	w1, w0
  40bab0:	b.le	40bb08 <feof@plt+0x9c38>
  40bab4:	ldr	x0, [sp, #40]
  40bab8:	ldr	w0, [x0]
  40babc:	sxtw	x0, w0
  40bac0:	lsl	x0, x0, #3
  40bac4:	ldr	x1, [sp, #80]
  40bac8:	add	x0, x1, x0
  40bacc:	ldr	x0, [x0]
  40bad0:	ldrb	w0, [x0]
  40bad4:	cmp	w0, #0x2d
  40bad8:	b.ne	40ba8c <feof@plt+0x9bbc>  // b.any
  40badc:	ldr	x0, [sp, #40]
  40bae0:	ldr	w0, [x0]
  40bae4:	sxtw	x0, w0
  40bae8:	lsl	x0, x0, #3
  40baec:	ldr	x1, [sp, #80]
  40baf0:	add	x0, x1, x0
  40baf4:	ldr	x0, [x0]
  40baf8:	add	x0, x0, #0x1
  40bafc:	ldrb	w0, [x0]
  40bb00:	cmp	w0, #0x0
  40bb04:	b.eq	40ba8c <feof@plt+0x9bbc>  // b.none
  40bb08:	ldr	x0, [sp, #40]
  40bb0c:	ldr	w1, [x0]
  40bb10:	ldr	x0, [sp, #40]
  40bb14:	str	w1, [x0, #52]
  40bb18:	ldr	x0, [sp, #40]
  40bb1c:	ldr	w0, [x0]
  40bb20:	ldr	w1, [sp, #92]
  40bb24:	cmp	w1, w0
  40bb28:	b.eq	40bbf4 <feof@plt+0x9d24>  // b.none
  40bb2c:	ldr	x0, [sp, #40]
  40bb30:	ldr	w0, [x0]
  40bb34:	sxtw	x0, w0
  40bb38:	lsl	x0, x0, #3
  40bb3c:	ldr	x1, [sp, #80]
  40bb40:	add	x0, x1, x0
  40bb44:	ldr	x2, [x0]
  40bb48:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40bb4c:	add	x1, x0, #0x710
  40bb50:	mov	x0, x2
  40bb54:	bl	401db0 <strcmp@plt>
  40bb58:	cmp	w0, #0x0
  40bb5c:	b.ne	40bbf4 <feof@plt+0x9d24>  // b.any
  40bb60:	ldr	x0, [sp, #40]
  40bb64:	ldr	w0, [x0]
  40bb68:	add	w1, w0, #0x1
  40bb6c:	ldr	x0, [sp, #40]
  40bb70:	str	w1, [x0]
  40bb74:	ldr	x0, [sp, #40]
  40bb78:	ldr	w1, [x0, #48]
  40bb7c:	ldr	x0, [sp, #40]
  40bb80:	ldr	w0, [x0, #52]
  40bb84:	cmp	w1, w0
  40bb88:	b.eq	40bbb4 <feof@plt+0x9ce4>  // b.none
  40bb8c:	ldr	x0, [sp, #40]
  40bb90:	ldr	w1, [x0, #52]
  40bb94:	ldr	x0, [sp, #40]
  40bb98:	ldr	w0, [x0]
  40bb9c:	cmp	w1, w0
  40bba0:	b.eq	40bbb4 <feof@plt+0x9ce4>  // b.none
  40bba4:	ldr	x1, [sp, #40]
  40bba8:	ldr	x0, [sp, #80]
  40bbac:	bl	40b594 <feof@plt+0x96c4>
  40bbb0:	b	40bbdc <feof@plt+0x9d0c>
  40bbb4:	ldr	x0, [sp, #40]
  40bbb8:	ldr	w1, [x0, #48]
  40bbbc:	ldr	x0, [sp, #40]
  40bbc0:	ldr	w0, [x0, #52]
  40bbc4:	cmp	w1, w0
  40bbc8:	b.ne	40bbdc <feof@plt+0x9d0c>  // b.any
  40bbcc:	ldr	x0, [sp, #40]
  40bbd0:	ldr	w1, [x0]
  40bbd4:	ldr	x0, [sp, #40]
  40bbd8:	str	w1, [x0, #48]
  40bbdc:	ldr	x0, [sp, #40]
  40bbe0:	ldr	w1, [sp, #92]
  40bbe4:	str	w1, [x0, #52]
  40bbe8:	ldr	x0, [sp, #40]
  40bbec:	ldr	w1, [sp, #92]
  40bbf0:	str	w1, [x0]
  40bbf4:	ldr	x0, [sp, #40]
  40bbf8:	ldr	w0, [x0]
  40bbfc:	ldr	w1, [sp, #92]
  40bc00:	cmp	w1, w0
  40bc04:	b.ne	40bc38 <feof@plt+0x9d68>  // b.any
  40bc08:	ldr	x0, [sp, #40]
  40bc0c:	ldr	w1, [x0, #48]
  40bc10:	ldr	x0, [sp, #40]
  40bc14:	ldr	w0, [x0, #52]
  40bc18:	cmp	w1, w0
  40bc1c:	b.eq	40bc30 <feof@plt+0x9d60>  // b.none
  40bc20:	ldr	x0, [sp, #40]
  40bc24:	ldr	w1, [x0, #48]
  40bc28:	ldr	x0, [sp, #40]
  40bc2c:	str	w1, [x0]
  40bc30:	mov	w0, #0xffffffff            	// #-1
  40bc34:	b	40cbcc <feof@plt+0xacfc>
  40bc38:	ldr	x0, [sp, #40]
  40bc3c:	ldr	w0, [x0]
  40bc40:	sxtw	x0, w0
  40bc44:	lsl	x0, x0, #3
  40bc48:	ldr	x1, [sp, #80]
  40bc4c:	add	x0, x1, x0
  40bc50:	ldr	x0, [x0]
  40bc54:	ldrb	w0, [x0]
  40bc58:	cmp	w0, #0x2d
  40bc5c:	b.ne	40bc8c <feof@plt+0x9dbc>  // b.any
  40bc60:	ldr	x0, [sp, #40]
  40bc64:	ldr	w0, [x0]
  40bc68:	sxtw	x0, w0
  40bc6c:	lsl	x0, x0, #3
  40bc70:	ldr	x1, [sp, #80]
  40bc74:	add	x0, x1, x0
  40bc78:	ldr	x0, [x0]
  40bc7c:	add	x0, x0, #0x1
  40bc80:	ldrb	w0, [x0]
  40bc84:	cmp	w0, #0x0
  40bc88:	b.ne	40bcdc <feof@plt+0x9e0c>  // b.any
  40bc8c:	ldr	x0, [sp, #40]
  40bc90:	ldr	w0, [x0, #40]
  40bc94:	cmp	w0, #0x0
  40bc98:	b.ne	40bca4 <feof@plt+0x9dd4>  // b.any
  40bc9c:	mov	w0, #0xffffffff            	// #-1
  40bca0:	b	40cbcc <feof@plt+0xacfc>
  40bca4:	ldr	x0, [sp, #40]
  40bca8:	ldr	w0, [x0]
  40bcac:	add	w2, w0, #0x1
  40bcb0:	ldr	x1, [sp, #40]
  40bcb4:	str	w2, [x1]
  40bcb8:	sxtw	x0, w0
  40bcbc:	lsl	x0, x0, #3
  40bcc0:	ldr	x1, [sp, #80]
  40bcc4:	add	x0, x1, x0
  40bcc8:	ldr	x1, [x0]
  40bccc:	ldr	x0, [sp, #40]
  40bcd0:	str	x1, [x0, #16]
  40bcd4:	mov	w0, #0x1                   	// #1
  40bcd8:	b	40cbcc <feof@plt+0xacfc>
  40bcdc:	ldr	x0, [sp, #40]
  40bce0:	ldr	w0, [x0]
  40bce4:	sxtw	x0, w0
  40bce8:	lsl	x0, x0, #3
  40bcec:	ldr	x1, [sp, #80]
  40bcf0:	add	x0, x1, x0
  40bcf4:	ldr	x1, [x0]
  40bcf8:	ldr	x0, [sp, #64]
  40bcfc:	cmp	x0, #0x0
  40bd00:	b.eq	40bd38 <feof@plt+0x9e68>  // b.none
  40bd04:	ldr	x0, [sp, #40]
  40bd08:	ldr	w0, [x0]
  40bd0c:	sxtw	x0, w0
  40bd10:	lsl	x0, x0, #3
  40bd14:	ldr	x2, [sp, #80]
  40bd18:	add	x0, x2, x0
  40bd1c:	ldr	x0, [x0]
  40bd20:	add	x0, x0, #0x1
  40bd24:	ldrb	w0, [x0]
  40bd28:	cmp	w0, #0x2d
  40bd2c:	b.ne	40bd38 <feof@plt+0x9e68>  // b.any
  40bd30:	mov	w0, #0x1                   	// #1
  40bd34:	b	40bd3c <feof@plt+0x9e6c>
  40bd38:	mov	w0, #0x0                   	// #0
  40bd3c:	sxtw	x0, w0
  40bd40:	add	x0, x0, #0x1
  40bd44:	add	x1, x1, x0
  40bd48:	ldr	x0, [sp, #40]
  40bd4c:	str	x1, [x0, #32]
  40bd50:	ldr	x0, [sp, #64]
  40bd54:	cmp	x0, #0x0
  40bd58:	b.eq	40c448 <feof@plt+0xa578>  // b.none
  40bd5c:	ldr	x0, [sp, #40]
  40bd60:	ldr	w0, [x0]
  40bd64:	sxtw	x0, w0
  40bd68:	lsl	x0, x0, #3
  40bd6c:	ldr	x1, [sp, #80]
  40bd70:	add	x0, x1, x0
  40bd74:	ldr	x0, [x0]
  40bd78:	add	x0, x0, #0x1
  40bd7c:	ldrb	w0, [x0]
  40bd80:	cmp	w0, #0x2d
  40bd84:	b.eq	40bdf8 <feof@plt+0x9f28>  // b.none
  40bd88:	ldr	w0, [sp, #88]
  40bd8c:	cmp	w0, #0x0
  40bd90:	b.eq	40c448 <feof@plt+0xa578>  // b.none
  40bd94:	ldr	x0, [sp, #40]
  40bd98:	ldr	w0, [x0]
  40bd9c:	sxtw	x0, w0
  40bda0:	lsl	x0, x0, #3
  40bda4:	ldr	x1, [sp, #80]
  40bda8:	add	x0, x1, x0
  40bdac:	ldr	x0, [x0]
  40bdb0:	add	x0, x0, #0x2
  40bdb4:	ldrb	w0, [x0]
  40bdb8:	cmp	w0, #0x0
  40bdbc:	b.ne	40bdf8 <feof@plt+0x9f28>  // b.any
  40bdc0:	ldr	x0, [sp, #40]
  40bdc4:	ldr	w0, [x0]
  40bdc8:	sxtw	x0, w0
  40bdcc:	lsl	x0, x0, #3
  40bdd0:	ldr	x1, [sp, #80]
  40bdd4:	add	x0, x1, x0
  40bdd8:	ldr	x0, [x0]
  40bddc:	add	x0, x0, #0x1
  40bde0:	ldrb	w0, [x0]
  40bde4:	mov	w1, w0
  40bde8:	ldr	x0, [sp, #72]
  40bdec:	bl	401b30 <strchr@plt>
  40bdf0:	cmp	x0, #0x0
  40bdf4:	b.ne	40c448 <feof@plt+0xa578>  // b.any
  40bdf8:	str	xzr, [sp, #176]
  40bdfc:	str	wzr, [sp, #172]
  40be00:	str	wzr, [sp, #168]
  40be04:	mov	w0, #0xffffffff            	// #-1
  40be08:	str	w0, [sp, #164]
  40be0c:	ldr	x0, [sp, #40]
  40be10:	ldr	x0, [x0, #32]
  40be14:	str	x0, [sp, #192]
  40be18:	b	40be28 <feof@plt+0x9f58>
  40be1c:	ldr	x0, [sp, #192]
  40be20:	add	x0, x0, #0x1
  40be24:	str	x0, [sp, #192]
  40be28:	ldr	x0, [sp, #192]
  40be2c:	ldrb	w0, [x0]
  40be30:	cmp	w0, #0x0
  40be34:	b.eq	40be48 <feof@plt+0x9f78>  // b.none
  40be38:	ldr	x0, [sp, #192]
  40be3c:	ldrb	w0, [x0]
  40be40:	cmp	w0, #0x3d
  40be44:	b.ne	40be1c <feof@plt+0x9f4c>  // b.any
  40be48:	ldr	x0, [sp, #64]
  40be4c:	str	x0, [sp, #184]
  40be50:	str	wzr, [sp, #160]
  40be54:	b	40bf68 <feof@plt+0xa098>
  40be58:	ldr	x0, [sp, #184]
  40be5c:	ldr	x3, [x0]
  40be60:	ldr	x0, [sp, #40]
  40be64:	ldr	x4, [x0, #32]
  40be68:	ldr	x0, [sp, #40]
  40be6c:	ldr	x0, [x0, #32]
  40be70:	ldr	x1, [sp, #192]
  40be74:	sub	x0, x1, x0
  40be78:	mov	x2, x0
  40be7c:	mov	x1, x4
  40be80:	mov	x0, x3
  40be84:	bl	401c70 <strncmp@plt>
  40be88:	cmp	w0, #0x0
  40be8c:	b.ne	40bf50 <feof@plt+0xa080>  // b.any
  40be90:	ldr	x0, [sp, #40]
  40be94:	ldr	x0, [x0, #32]
  40be98:	ldr	x1, [sp, #192]
  40be9c:	sub	x0, x1, x0
  40bea0:	mov	w19, w0
  40bea4:	ldr	x0, [sp, #184]
  40bea8:	ldr	x0, [x0]
  40beac:	bl	401a90 <strlen@plt>
  40beb0:	cmp	w19, w0
  40beb4:	b.ne	40bed4 <feof@plt+0xa004>  // b.any
  40beb8:	ldr	x0, [sp, #184]
  40bebc:	str	x0, [sp, #176]
  40bec0:	ldr	w0, [sp, #160]
  40bec4:	str	w0, [sp, #164]
  40bec8:	mov	w0, #0x1                   	// #1
  40becc:	str	w0, [sp, #172]
  40bed0:	b	40bf78 <feof@plt+0xa0a8>
  40bed4:	ldr	x0, [sp, #176]
  40bed8:	cmp	x0, #0x0
  40bedc:	b.ne	40bef4 <feof@plt+0xa024>  // b.any
  40bee0:	ldr	x0, [sp, #184]
  40bee4:	str	x0, [sp, #176]
  40bee8:	ldr	w0, [sp, #160]
  40beec:	str	w0, [sp, #164]
  40bef0:	b	40bf50 <feof@plt+0xa080>
  40bef4:	ldr	w0, [sp, #88]
  40bef8:	cmp	w0, #0x0
  40befc:	b.ne	40bf48 <feof@plt+0xa078>  // b.any
  40bf00:	ldr	x0, [sp, #176]
  40bf04:	ldr	w1, [x0, #8]
  40bf08:	ldr	x0, [sp, #184]
  40bf0c:	ldr	w0, [x0, #8]
  40bf10:	cmp	w1, w0
  40bf14:	b.ne	40bf48 <feof@plt+0xa078>  // b.any
  40bf18:	ldr	x0, [sp, #176]
  40bf1c:	ldr	x1, [x0, #16]
  40bf20:	ldr	x0, [sp, #184]
  40bf24:	ldr	x0, [x0, #16]
  40bf28:	cmp	x1, x0
  40bf2c:	b.ne	40bf48 <feof@plt+0xa078>  // b.any
  40bf30:	ldr	x0, [sp, #176]
  40bf34:	ldr	w1, [x0, #24]
  40bf38:	ldr	x0, [sp, #184]
  40bf3c:	ldr	w0, [x0, #24]
  40bf40:	cmp	w1, w0
  40bf44:	b.eq	40bf50 <feof@plt+0xa080>  // b.none
  40bf48:	mov	w0, #0x1                   	// #1
  40bf4c:	str	w0, [sp, #168]
  40bf50:	ldr	x0, [sp, #184]
  40bf54:	add	x0, x0, #0x20
  40bf58:	str	x0, [sp, #184]
  40bf5c:	ldr	w0, [sp, #160]
  40bf60:	add	w0, w0, #0x1
  40bf64:	str	w0, [sp, #160]
  40bf68:	ldr	x0, [sp, #184]
  40bf6c:	ldr	x0, [x0]
  40bf70:	cmp	x0, #0x0
  40bf74:	b.ne	40be58 <feof@plt+0x9f88>  // b.any
  40bf78:	ldr	w0, [sp, #168]
  40bf7c:	cmp	w0, #0x0
  40bf80:	b.eq	40c024 <feof@plt+0xa154>  // b.none
  40bf84:	ldr	w0, [sp, #172]
  40bf88:	cmp	w0, #0x0
  40bf8c:	b.ne	40c024 <feof@plt+0xa154>  // b.any
  40bf90:	ldr	w0, [sp, #204]
  40bf94:	cmp	w0, #0x0
  40bf98:	b.eq	40bfe0 <feof@plt+0xa110>  // b.none
  40bf9c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bfa0:	add	x0, x0, #0xf98
  40bfa4:	ldr	x4, [x0]
  40bfa8:	ldr	x0, [sp, #80]
  40bfac:	ldr	x2, [x0]
  40bfb0:	ldr	x0, [sp, #40]
  40bfb4:	ldr	w0, [x0]
  40bfb8:	sxtw	x0, w0
  40bfbc:	lsl	x0, x0, #3
  40bfc0:	ldr	x1, [sp, #80]
  40bfc4:	add	x0, x1, x0
  40bfc8:	ldr	x0, [x0]
  40bfcc:	mov	x3, x0
  40bfd0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40bfd4:	add	x1, x0, #0x718
  40bfd8:	mov	x0, x4
  40bfdc:	bl	401aa0 <fprintf@plt>
  40bfe0:	ldr	x0, [sp, #40]
  40bfe4:	ldr	x19, [x0, #32]
  40bfe8:	ldr	x0, [sp, #40]
  40bfec:	ldr	x0, [x0, #32]
  40bff0:	bl	401a90 <strlen@plt>
  40bff4:	add	x1, x19, x0
  40bff8:	ldr	x0, [sp, #40]
  40bffc:	str	x1, [x0, #32]
  40c000:	ldr	x0, [sp, #40]
  40c004:	ldr	w0, [x0]
  40c008:	add	w1, w0, #0x1
  40c00c:	ldr	x0, [sp, #40]
  40c010:	str	w1, [x0]
  40c014:	ldr	x0, [sp, #40]
  40c018:	str	wzr, [x0, #8]
  40c01c:	mov	w0, #0x3f                  	// #63
  40c020:	b	40cbcc <feof@plt+0xacfc>
  40c024:	ldr	x0, [sp, #176]
  40c028:	cmp	x0, #0x0
  40c02c:	b.eq	40c2f4 <feof@plt+0xa424>  // b.none
  40c030:	ldr	w0, [sp, #164]
  40c034:	str	w0, [sp, #160]
  40c038:	ldr	x0, [sp, #40]
  40c03c:	ldr	w0, [x0]
  40c040:	add	w1, w0, #0x1
  40c044:	ldr	x0, [sp, #40]
  40c048:	str	w1, [x0]
  40c04c:	ldr	x0, [sp, #192]
  40c050:	ldrb	w0, [x0]
  40c054:	cmp	w0, #0x0
  40c058:	b.eq	40c188 <feof@plt+0xa2b8>  // b.none
  40c05c:	ldr	x0, [sp, #176]
  40c060:	ldr	w0, [x0, #8]
  40c064:	cmp	w0, #0x0
  40c068:	b.eq	40c080 <feof@plt+0xa1b0>  // b.none
  40c06c:	ldr	x0, [sp, #192]
  40c070:	add	x1, x0, #0x1
  40c074:	ldr	x0, [sp, #40]
  40c078:	str	x1, [x0, #16]
  40c07c:	b	40c284 <feof@plt+0xa3b4>
  40c080:	ldr	w0, [sp, #204]
  40c084:	cmp	w0, #0x0
  40c088:	b.eq	40c150 <feof@plt+0xa280>  // b.none
  40c08c:	ldr	x0, [sp, #40]
  40c090:	ldr	w0, [x0]
  40c094:	sxtw	x0, w0
  40c098:	lsl	x0, x0, #3
  40c09c:	sub	x0, x0, #0x8
  40c0a0:	ldr	x1, [sp, #80]
  40c0a4:	add	x0, x1, x0
  40c0a8:	ldr	x0, [x0]
  40c0ac:	add	x0, x0, #0x1
  40c0b0:	ldrb	w0, [x0]
  40c0b4:	cmp	w0, #0x2d
  40c0b8:	b.ne	40c0f4 <feof@plt+0xa224>  // b.any
  40c0bc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c0c0:	add	x0, x0, #0xf98
  40c0c4:	ldr	x4, [x0]
  40c0c8:	ldr	x0, [sp, #80]
  40c0cc:	ldr	x1, [x0]
  40c0d0:	ldr	x0, [sp, #176]
  40c0d4:	ldr	x0, [x0]
  40c0d8:	mov	x3, x0
  40c0dc:	mov	x2, x1
  40c0e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c0e4:	add	x1, x0, #0x738
  40c0e8:	mov	x0, x4
  40c0ec:	bl	401aa0 <fprintf@plt>
  40c0f0:	b	40c150 <feof@plt+0xa280>
  40c0f4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c0f8:	add	x0, x0, #0xf98
  40c0fc:	ldr	x5, [x0]
  40c100:	ldr	x0, [sp, #80]
  40c104:	ldr	x2, [x0]
  40c108:	ldr	x0, [sp, #40]
  40c10c:	ldr	w0, [x0]
  40c110:	sxtw	x0, w0
  40c114:	lsl	x0, x0, #3
  40c118:	sub	x0, x0, #0x8
  40c11c:	ldr	x1, [sp, #80]
  40c120:	add	x0, x1, x0
  40c124:	ldr	x0, [x0]
  40c128:	ldrb	w0, [x0]
  40c12c:	mov	w1, w0
  40c130:	ldr	x0, [sp, #176]
  40c134:	ldr	x0, [x0]
  40c138:	mov	x4, x0
  40c13c:	mov	w3, w1
  40c140:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c144:	add	x1, x0, #0x768
  40c148:	mov	x0, x5
  40c14c:	bl	401aa0 <fprintf@plt>
  40c150:	ldr	x0, [sp, #40]
  40c154:	ldr	x19, [x0, #32]
  40c158:	ldr	x0, [sp, #40]
  40c15c:	ldr	x0, [x0, #32]
  40c160:	bl	401a90 <strlen@plt>
  40c164:	add	x1, x19, x0
  40c168:	ldr	x0, [sp, #40]
  40c16c:	str	x1, [x0, #32]
  40c170:	ldr	x0, [sp, #176]
  40c174:	ldr	w1, [x0, #24]
  40c178:	ldr	x0, [sp, #40]
  40c17c:	str	w1, [x0, #8]
  40c180:	mov	w0, #0x3f                  	// #63
  40c184:	b	40cbcc <feof@plt+0xacfc>
  40c188:	ldr	x0, [sp, #176]
  40c18c:	ldr	w0, [x0, #8]
  40c190:	cmp	w0, #0x1
  40c194:	b.ne	40c284 <feof@plt+0xa3b4>  // b.any
  40c198:	ldr	x0, [sp, #40]
  40c19c:	ldr	w0, [x0]
  40c1a0:	ldr	w1, [sp, #92]
  40c1a4:	cmp	w1, w0
  40c1a8:	b.le	40c1e0 <feof@plt+0xa310>
  40c1ac:	ldr	x0, [sp, #40]
  40c1b0:	ldr	w0, [x0]
  40c1b4:	add	w2, w0, #0x1
  40c1b8:	ldr	x1, [sp, #40]
  40c1bc:	str	w2, [x1]
  40c1c0:	sxtw	x0, w0
  40c1c4:	lsl	x0, x0, #3
  40c1c8:	ldr	x1, [sp, #80]
  40c1cc:	add	x0, x1, x0
  40c1d0:	ldr	x1, [x0]
  40c1d4:	ldr	x0, [sp, #40]
  40c1d8:	str	x1, [x0, #16]
  40c1dc:	b	40c284 <feof@plt+0xa3b4>
  40c1e0:	ldr	w0, [sp, #204]
  40c1e4:	cmp	w0, #0x0
  40c1e8:	b.eq	40c234 <feof@plt+0xa364>  // b.none
  40c1ec:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c1f0:	add	x0, x0, #0xf98
  40c1f4:	ldr	x4, [x0]
  40c1f8:	ldr	x0, [sp, #80]
  40c1fc:	ldr	x2, [x0]
  40c200:	ldr	x0, [sp, #40]
  40c204:	ldr	w0, [x0]
  40c208:	sxtw	x0, w0
  40c20c:	lsl	x0, x0, #3
  40c210:	sub	x0, x0, #0x8
  40c214:	ldr	x1, [sp, #80]
  40c218:	add	x0, x1, x0
  40c21c:	ldr	x0, [x0]
  40c220:	mov	x3, x0
  40c224:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c228:	add	x1, x0, #0x798
  40c22c:	mov	x0, x4
  40c230:	bl	401aa0 <fprintf@plt>
  40c234:	ldr	x0, [sp, #40]
  40c238:	ldr	x19, [x0, #32]
  40c23c:	ldr	x0, [sp, #40]
  40c240:	ldr	x0, [x0, #32]
  40c244:	bl	401a90 <strlen@plt>
  40c248:	add	x1, x19, x0
  40c24c:	ldr	x0, [sp, #40]
  40c250:	str	x1, [x0, #32]
  40c254:	ldr	x0, [sp, #176]
  40c258:	ldr	w1, [x0, #24]
  40c25c:	ldr	x0, [sp, #40]
  40c260:	str	w1, [x0, #8]
  40c264:	ldr	x0, [sp, #72]
  40c268:	ldrb	w0, [x0]
  40c26c:	cmp	w0, #0x3a
  40c270:	b.ne	40c27c <feof@plt+0xa3ac>  // b.any
  40c274:	mov	w0, #0x3a                  	// #58
  40c278:	b	40cbcc <feof@plt+0xacfc>
  40c27c:	mov	w0, #0x3f                  	// #63
  40c280:	b	40cbcc <feof@plt+0xacfc>
  40c284:	ldr	x0, [sp, #40]
  40c288:	ldr	x19, [x0, #32]
  40c28c:	ldr	x0, [sp, #40]
  40c290:	ldr	x0, [x0, #32]
  40c294:	bl	401a90 <strlen@plt>
  40c298:	add	x1, x19, x0
  40c29c:	ldr	x0, [sp, #40]
  40c2a0:	str	x1, [x0, #32]
  40c2a4:	ldr	x0, [sp, #56]
  40c2a8:	cmp	x0, #0x0
  40c2ac:	b.eq	40c2bc <feof@plt+0xa3ec>  // b.none
  40c2b0:	ldr	x0, [sp, #56]
  40c2b4:	ldr	w1, [sp, #160]
  40c2b8:	str	w1, [x0]
  40c2bc:	ldr	x0, [sp, #176]
  40c2c0:	ldr	x0, [x0, #16]
  40c2c4:	cmp	x0, #0x0
  40c2c8:	b.eq	40c2e8 <feof@plt+0xa418>  // b.none
  40c2cc:	ldr	x0, [sp, #176]
  40c2d0:	ldr	x0, [x0, #16]
  40c2d4:	ldr	x1, [sp, #176]
  40c2d8:	ldr	w1, [x1, #24]
  40c2dc:	str	w1, [x0]
  40c2e0:	mov	w0, #0x0                   	// #0
  40c2e4:	b	40cbcc <feof@plt+0xacfc>
  40c2e8:	ldr	x0, [sp, #176]
  40c2ec:	ldr	w0, [x0, #24]
  40c2f0:	b	40cbcc <feof@plt+0xacfc>
  40c2f4:	ldr	w0, [sp, #88]
  40c2f8:	cmp	w0, #0x0
  40c2fc:	b.eq	40c34c <feof@plt+0xa47c>  // b.none
  40c300:	ldr	x0, [sp, #40]
  40c304:	ldr	w0, [x0]
  40c308:	sxtw	x0, w0
  40c30c:	lsl	x0, x0, #3
  40c310:	ldr	x1, [sp, #80]
  40c314:	add	x0, x1, x0
  40c318:	ldr	x0, [x0]
  40c31c:	add	x0, x0, #0x1
  40c320:	ldrb	w0, [x0]
  40c324:	cmp	w0, #0x2d
  40c328:	b.eq	40c34c <feof@plt+0xa47c>  // b.none
  40c32c:	ldr	x0, [sp, #40]
  40c330:	ldr	x0, [x0, #32]
  40c334:	ldrb	w0, [x0]
  40c338:	mov	w1, w0
  40c33c:	ldr	x0, [sp, #72]
  40c340:	bl	401b30 <strchr@plt>
  40c344:	cmp	x0, #0x0
  40c348:	b.ne	40c448 <feof@plt+0xa578>  // b.any
  40c34c:	ldr	w0, [sp, #204]
  40c350:	cmp	w0, #0x0
  40c354:	b.eq	40c414 <feof@plt+0xa544>  // b.none
  40c358:	ldr	x0, [sp, #40]
  40c35c:	ldr	w0, [x0]
  40c360:	sxtw	x0, w0
  40c364:	lsl	x0, x0, #3
  40c368:	ldr	x1, [sp, #80]
  40c36c:	add	x0, x1, x0
  40c370:	ldr	x0, [x0]
  40c374:	add	x0, x0, #0x1
  40c378:	ldrb	w0, [x0]
  40c37c:	cmp	w0, #0x2d
  40c380:	b.ne	40c3bc <feof@plt+0xa4ec>  // b.any
  40c384:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c388:	add	x0, x0, #0xf98
  40c38c:	ldr	x4, [x0]
  40c390:	ldr	x0, [sp, #80]
  40c394:	ldr	x1, [x0]
  40c398:	ldr	x0, [sp, #40]
  40c39c:	ldr	x0, [x0, #32]
  40c3a0:	mov	x3, x0
  40c3a4:	mov	x2, x1
  40c3a8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c3ac:	add	x1, x0, #0x7c0
  40c3b0:	mov	x0, x4
  40c3b4:	bl	401aa0 <fprintf@plt>
  40c3b8:	b	40c414 <feof@plt+0xa544>
  40c3bc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c3c0:	add	x0, x0, #0xf98
  40c3c4:	ldr	x5, [x0]
  40c3c8:	ldr	x0, [sp, #80]
  40c3cc:	ldr	x2, [x0]
  40c3d0:	ldr	x0, [sp, #40]
  40c3d4:	ldr	w0, [x0]
  40c3d8:	sxtw	x0, w0
  40c3dc:	lsl	x0, x0, #3
  40c3e0:	ldr	x1, [sp, #80]
  40c3e4:	add	x0, x1, x0
  40c3e8:	ldr	x0, [x0]
  40c3ec:	ldrb	w0, [x0]
  40c3f0:	mov	w1, w0
  40c3f4:	ldr	x0, [sp, #40]
  40c3f8:	ldr	x0, [x0, #32]
  40c3fc:	mov	x4, x0
  40c400:	mov	w3, w1
  40c404:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c408:	add	x1, x0, #0x7e0
  40c40c:	mov	x0, x5
  40c410:	bl	401aa0 <fprintf@plt>
  40c414:	ldr	x0, [sp, #40]
  40c418:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c41c:	add	x1, x1, #0x800
  40c420:	str	x1, [x0, #32]
  40c424:	ldr	x0, [sp, #40]
  40c428:	ldr	w0, [x0]
  40c42c:	add	w1, w0, #0x1
  40c430:	ldr	x0, [sp, #40]
  40c434:	str	w1, [x0]
  40c438:	ldr	x0, [sp, #40]
  40c43c:	str	wzr, [x0, #8]
  40c440:	mov	w0, #0x3f                  	// #63
  40c444:	b	40cbcc <feof@plt+0xacfc>
  40c448:	ldr	x0, [sp, #40]
  40c44c:	ldr	x0, [x0, #32]
  40c450:	add	x2, x0, #0x1
  40c454:	ldr	x1, [sp, #40]
  40c458:	str	x2, [x1, #32]
  40c45c:	ldrb	w0, [x0]
  40c460:	strb	w0, [sp, #159]
  40c464:	ldrb	w0, [sp, #159]
  40c468:	mov	w1, w0
  40c46c:	ldr	x0, [sp, #72]
  40c470:	bl	401b30 <strchr@plt>
  40c474:	str	x0, [sp, #104]
  40c478:	ldr	x0, [sp, #40]
  40c47c:	ldr	x0, [x0, #32]
  40c480:	ldrb	w0, [x0]
  40c484:	cmp	w0, #0x0
  40c488:	b.ne	40c4a0 <feof@plt+0xa5d0>  // b.any
  40c48c:	ldr	x0, [sp, #40]
  40c490:	ldr	w0, [x0]
  40c494:	add	w1, w0, #0x1
  40c498:	ldr	x0, [sp, #40]
  40c49c:	str	w1, [x0]
  40c4a0:	ldr	x0, [sp, #104]
  40c4a4:	cmp	x0, #0x0
  40c4a8:	b.eq	40c4b8 <feof@plt+0xa5e8>  // b.none
  40c4ac:	ldrb	w0, [sp, #159]
  40c4b0:	cmp	w0, #0x3a
  40c4b4:	b.ne	40c54c <feof@plt+0xa67c>  // b.any
  40c4b8:	ldr	w0, [sp, #204]
  40c4bc:	cmp	w0, #0x0
  40c4c0:	b.eq	40c538 <feof@plt+0xa668>  // b.none
  40c4c4:	ldr	x0, [sp, #40]
  40c4c8:	ldr	w0, [x0, #44]
  40c4cc:	cmp	w0, #0x0
  40c4d0:	b.eq	40c508 <feof@plt+0xa638>  // b.none
  40c4d4:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c4d8:	add	x0, x0, #0xf98
  40c4dc:	ldr	x4, [x0]
  40c4e0:	ldr	x0, [sp, #80]
  40c4e4:	ldr	x0, [x0]
  40c4e8:	ldrb	w1, [sp, #159]
  40c4ec:	mov	w3, w1
  40c4f0:	mov	x2, x0
  40c4f4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c4f8:	add	x1, x0, #0x808
  40c4fc:	mov	x0, x4
  40c500:	bl	401aa0 <fprintf@plt>
  40c504:	b	40c538 <feof@plt+0xa668>
  40c508:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c50c:	add	x0, x0, #0xf98
  40c510:	ldr	x4, [x0]
  40c514:	ldr	x0, [sp, #80]
  40c518:	ldr	x0, [x0]
  40c51c:	ldrb	w1, [sp, #159]
  40c520:	mov	w3, w1
  40c524:	mov	x2, x0
  40c528:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c52c:	add	x1, x0, #0x828
  40c530:	mov	x0, x4
  40c534:	bl	401aa0 <fprintf@plt>
  40c538:	ldrb	w1, [sp, #159]
  40c53c:	ldr	x0, [sp, #40]
  40c540:	str	w1, [x0, #8]
  40c544:	mov	w0, #0x3f                  	// #63
  40c548:	b	40cbcc <feof@plt+0xacfc>
  40c54c:	ldr	x0, [sp, #104]
  40c550:	ldrb	w0, [x0]
  40c554:	cmp	w0, #0x57
  40c558:	b.ne	40ca58 <feof@plt+0xab88>  // b.any
  40c55c:	ldr	x0, [sp, #104]
  40c560:	add	x0, x0, #0x1
  40c564:	ldrb	w0, [x0]
  40c568:	cmp	w0, #0x3b
  40c56c:	b.ne	40ca58 <feof@plt+0xab88>  // b.any
  40c570:	str	xzr, [sp, #128]
  40c574:	str	wzr, [sp, #124]
  40c578:	str	wzr, [sp, #120]
  40c57c:	str	wzr, [sp, #116]
  40c580:	ldr	x0, [sp, #40]
  40c584:	ldr	x0, [x0, #32]
  40c588:	ldrb	w0, [x0]
  40c58c:	cmp	w0, #0x0
  40c590:	b.eq	40c5bc <feof@plt+0xa6ec>  // b.none
  40c594:	ldr	x0, [sp, #40]
  40c598:	ldr	x1, [x0, #32]
  40c59c:	ldr	x0, [sp, #40]
  40c5a0:	str	x1, [x0, #16]
  40c5a4:	ldr	x0, [sp, #40]
  40c5a8:	ldr	w0, [x0]
  40c5ac:	add	w1, w0, #0x1
  40c5b0:	ldr	x0, [sp, #40]
  40c5b4:	str	w1, [x0]
  40c5b8:	b	40c674 <feof@plt+0xa7a4>
  40c5bc:	ldr	x0, [sp, #40]
  40c5c0:	ldr	w0, [x0]
  40c5c4:	ldr	w1, [sp, #92]
  40c5c8:	cmp	w1, w0
  40c5cc:	b.ne	40c644 <feof@plt+0xa774>  // b.any
  40c5d0:	ldr	w0, [sp, #204]
  40c5d4:	cmp	w0, #0x0
  40c5d8:	b.eq	40c60c <feof@plt+0xa73c>  // b.none
  40c5dc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c5e0:	add	x0, x0, #0xf98
  40c5e4:	ldr	x4, [x0]
  40c5e8:	ldr	x0, [sp, #80]
  40c5ec:	ldr	x0, [x0]
  40c5f0:	ldrb	w1, [sp, #159]
  40c5f4:	mov	w3, w1
  40c5f8:	mov	x2, x0
  40c5fc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c600:	add	x1, x0, #0x848
  40c604:	mov	x0, x4
  40c608:	bl	401aa0 <fprintf@plt>
  40c60c:	ldrb	w1, [sp, #159]
  40c610:	ldr	x0, [sp, #40]
  40c614:	str	w1, [x0, #8]
  40c618:	ldr	x0, [sp, #72]
  40c61c:	ldrb	w0, [x0]
  40c620:	cmp	w0, #0x3a
  40c624:	b.ne	40c634 <feof@plt+0xa764>  // b.any
  40c628:	mov	w0, #0x3a                  	// #58
  40c62c:	strb	w0, [sp, #159]
  40c630:	b	40c63c <feof@plt+0xa76c>
  40c634:	mov	w0, #0x3f                  	// #63
  40c638:	strb	w0, [sp, #159]
  40c63c:	ldrb	w0, [sp, #159]
  40c640:	b	40cbcc <feof@plt+0xacfc>
  40c644:	ldr	x0, [sp, #40]
  40c648:	ldr	w0, [x0]
  40c64c:	add	w2, w0, #0x1
  40c650:	ldr	x1, [sp, #40]
  40c654:	str	w2, [x1]
  40c658:	sxtw	x0, w0
  40c65c:	lsl	x0, x0, #3
  40c660:	ldr	x1, [sp, #80]
  40c664:	add	x0, x1, x0
  40c668:	ldr	x1, [x0]
  40c66c:	ldr	x0, [sp, #40]
  40c670:	str	x1, [x0, #16]
  40c674:	ldr	x0, [sp, #40]
  40c678:	ldr	x0, [x0, #16]
  40c67c:	str	x0, [sp, #144]
  40c680:	ldr	x0, [sp, #40]
  40c684:	ldr	x1, [sp, #144]
  40c688:	str	x1, [x0, #32]
  40c68c:	b	40c69c <feof@plt+0xa7cc>
  40c690:	ldr	x0, [sp, #144]
  40c694:	add	x0, x0, #0x1
  40c698:	str	x0, [sp, #144]
  40c69c:	ldr	x0, [sp, #144]
  40c6a0:	ldrb	w0, [x0]
  40c6a4:	cmp	w0, #0x0
  40c6a8:	b.eq	40c6bc <feof@plt+0xa7ec>  // b.none
  40c6ac:	ldr	x0, [sp, #144]
  40c6b0:	ldrb	w0, [x0]
  40c6b4:	cmp	w0, #0x3d
  40c6b8:	b.ne	40c690 <feof@plt+0xa7c0>  // b.any
  40c6bc:	ldr	x0, [sp, #64]
  40c6c0:	str	x0, [sp, #136]
  40c6c4:	str	wzr, [sp, #112]
  40c6c8:	b	40c788 <feof@plt+0xa8b8>
  40c6cc:	ldr	x0, [sp, #136]
  40c6d0:	ldr	x3, [x0]
  40c6d4:	ldr	x0, [sp, #40]
  40c6d8:	ldr	x4, [x0, #32]
  40c6dc:	ldr	x0, [sp, #40]
  40c6e0:	ldr	x0, [x0, #32]
  40c6e4:	ldr	x1, [sp, #144]
  40c6e8:	sub	x0, x1, x0
  40c6ec:	mov	x2, x0
  40c6f0:	mov	x1, x4
  40c6f4:	mov	x0, x3
  40c6f8:	bl	401c70 <strncmp@plt>
  40c6fc:	cmp	w0, #0x0
  40c700:	b.ne	40c770 <feof@plt+0xa8a0>  // b.any
  40c704:	ldr	x0, [sp, #40]
  40c708:	ldr	x0, [x0, #32]
  40c70c:	ldr	x1, [sp, #144]
  40c710:	sub	x0, x1, x0
  40c714:	mov	w19, w0
  40c718:	ldr	x0, [sp, #136]
  40c71c:	ldr	x0, [x0]
  40c720:	bl	401a90 <strlen@plt>
  40c724:	cmp	x19, x0
  40c728:	b.ne	40c748 <feof@plt+0xa878>  // b.any
  40c72c:	ldr	x0, [sp, #136]
  40c730:	str	x0, [sp, #128]
  40c734:	ldr	w0, [sp, #112]
  40c738:	str	w0, [sp, #116]
  40c73c:	mov	w0, #0x1                   	// #1
  40c740:	str	w0, [sp, #124]
  40c744:	b	40c798 <feof@plt+0xa8c8>
  40c748:	ldr	x0, [sp, #128]
  40c74c:	cmp	x0, #0x0
  40c750:	b.ne	40c768 <feof@plt+0xa898>  // b.any
  40c754:	ldr	x0, [sp, #136]
  40c758:	str	x0, [sp, #128]
  40c75c:	ldr	w0, [sp, #112]
  40c760:	str	w0, [sp, #116]
  40c764:	b	40c770 <feof@plt+0xa8a0>
  40c768:	mov	w0, #0x1                   	// #1
  40c76c:	str	w0, [sp, #120]
  40c770:	ldr	x0, [sp, #136]
  40c774:	add	x0, x0, #0x20
  40c778:	str	x0, [sp, #136]
  40c77c:	ldr	w0, [sp, #112]
  40c780:	add	w0, w0, #0x1
  40c784:	str	w0, [sp, #112]
  40c788:	ldr	x0, [sp, #136]
  40c78c:	ldr	x0, [x0]
  40c790:	cmp	x0, #0x0
  40c794:	b.ne	40c6cc <feof@plt+0xa7fc>  // b.any
  40c798:	ldr	w0, [sp, #120]
  40c79c:	cmp	w0, #0x0
  40c7a0:	b.eq	40c83c <feof@plt+0xa96c>  // b.none
  40c7a4:	ldr	w0, [sp, #124]
  40c7a8:	cmp	w0, #0x0
  40c7ac:	b.ne	40c83c <feof@plt+0xa96c>  // b.any
  40c7b0:	ldr	w0, [sp, #204]
  40c7b4:	cmp	w0, #0x0
  40c7b8:	b.eq	40c800 <feof@plt+0xa930>  // b.none
  40c7bc:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c7c0:	add	x0, x0, #0xf98
  40c7c4:	ldr	x4, [x0]
  40c7c8:	ldr	x0, [sp, #80]
  40c7cc:	ldr	x2, [x0]
  40c7d0:	ldr	x0, [sp, #40]
  40c7d4:	ldr	w0, [x0]
  40c7d8:	sxtw	x0, w0
  40c7dc:	lsl	x0, x0, #3
  40c7e0:	ldr	x1, [sp, #80]
  40c7e4:	add	x0, x1, x0
  40c7e8:	ldr	x0, [x0]
  40c7ec:	mov	x3, x0
  40c7f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c7f4:	add	x1, x0, #0x870
  40c7f8:	mov	x0, x4
  40c7fc:	bl	401aa0 <fprintf@plt>
  40c800:	ldr	x0, [sp, #40]
  40c804:	ldr	x19, [x0, #32]
  40c808:	ldr	x0, [sp, #40]
  40c80c:	ldr	x0, [x0, #32]
  40c810:	bl	401a90 <strlen@plt>
  40c814:	add	x1, x19, x0
  40c818:	ldr	x0, [sp, #40]
  40c81c:	str	x1, [x0, #32]
  40c820:	ldr	x0, [sp, #40]
  40c824:	ldr	w0, [x0]
  40c828:	add	w1, w0, #0x1
  40c82c:	ldr	x0, [sp, #40]
  40c830:	str	w1, [x0]
  40c834:	mov	w0, #0x3f                  	// #63
  40c838:	b	40cbcc <feof@plt+0xacfc>
  40c83c:	ldr	x0, [sp, #128]
  40c840:	cmp	x0, #0x0
  40c844:	b.eq	40ca48 <feof@plt+0xab78>  // b.none
  40c848:	ldr	w0, [sp, #116]
  40c84c:	str	w0, [sp, #112]
  40c850:	ldr	x0, [sp, #144]
  40c854:	ldrb	w0, [x0]
  40c858:	cmp	w0, #0x0
  40c85c:	b.eq	40c8ec <feof@plt+0xaa1c>  // b.none
  40c860:	ldr	x0, [sp, #128]
  40c864:	ldr	w0, [x0, #8]
  40c868:	cmp	w0, #0x0
  40c86c:	b.eq	40c884 <feof@plt+0xa9b4>  // b.none
  40c870:	ldr	x0, [sp, #144]
  40c874:	add	x1, x0, #0x1
  40c878:	ldr	x0, [sp, #40]
  40c87c:	str	x1, [x0, #16]
  40c880:	b	40c9d8 <feof@plt+0xab08>
  40c884:	ldr	w0, [sp, #204]
  40c888:	cmp	w0, #0x0
  40c88c:	b.eq	40c8c4 <feof@plt+0xa9f4>  // b.none
  40c890:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c894:	add	x0, x0, #0xf98
  40c898:	ldr	x4, [x0]
  40c89c:	ldr	x0, [sp, #80]
  40c8a0:	ldr	x1, [x0]
  40c8a4:	ldr	x0, [sp, #128]
  40c8a8:	ldr	x0, [x0]
  40c8ac:	mov	x3, x0
  40c8b0:	mov	x2, x1
  40c8b4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c8b8:	add	x1, x0, #0x898
  40c8bc:	mov	x0, x4
  40c8c0:	bl	401aa0 <fprintf@plt>
  40c8c4:	ldr	x0, [sp, #40]
  40c8c8:	ldr	x19, [x0, #32]
  40c8cc:	ldr	x0, [sp, #40]
  40c8d0:	ldr	x0, [x0, #32]
  40c8d4:	bl	401a90 <strlen@plt>
  40c8d8:	add	x1, x19, x0
  40c8dc:	ldr	x0, [sp, #40]
  40c8e0:	str	x1, [x0, #32]
  40c8e4:	mov	w0, #0x3f                  	// #63
  40c8e8:	b	40cbcc <feof@plt+0xacfc>
  40c8ec:	ldr	x0, [sp, #128]
  40c8f0:	ldr	w0, [x0, #8]
  40c8f4:	cmp	w0, #0x1
  40c8f8:	b.ne	40c9d8 <feof@plt+0xab08>  // b.any
  40c8fc:	ldr	x0, [sp, #40]
  40c900:	ldr	w0, [x0]
  40c904:	ldr	w1, [sp, #92]
  40c908:	cmp	w1, w0
  40c90c:	b.le	40c944 <feof@plt+0xaa74>
  40c910:	ldr	x0, [sp, #40]
  40c914:	ldr	w0, [x0]
  40c918:	add	w2, w0, #0x1
  40c91c:	ldr	x1, [sp, #40]
  40c920:	str	w2, [x1]
  40c924:	sxtw	x0, w0
  40c928:	lsl	x0, x0, #3
  40c92c:	ldr	x1, [sp, #80]
  40c930:	add	x0, x1, x0
  40c934:	ldr	x1, [x0]
  40c938:	ldr	x0, [sp, #40]
  40c93c:	str	x1, [x0, #16]
  40c940:	b	40c9d8 <feof@plt+0xab08>
  40c944:	ldr	w0, [sp, #204]
  40c948:	cmp	w0, #0x0
  40c94c:	b.eq	40c998 <feof@plt+0xaac8>  // b.none
  40c950:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c954:	add	x0, x0, #0xf98
  40c958:	ldr	x4, [x0]
  40c95c:	ldr	x0, [sp, #80]
  40c960:	ldr	x2, [x0]
  40c964:	ldr	x0, [sp, #40]
  40c968:	ldr	w0, [x0]
  40c96c:	sxtw	x0, w0
  40c970:	lsl	x0, x0, #3
  40c974:	sub	x0, x0, #0x8
  40c978:	ldr	x1, [sp, #80]
  40c97c:	add	x0, x1, x0
  40c980:	ldr	x0, [x0]
  40c984:	mov	x3, x0
  40c988:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40c98c:	add	x1, x0, #0x798
  40c990:	mov	x0, x4
  40c994:	bl	401aa0 <fprintf@plt>
  40c998:	ldr	x0, [sp, #40]
  40c99c:	ldr	x19, [x0, #32]
  40c9a0:	ldr	x0, [sp, #40]
  40c9a4:	ldr	x0, [x0, #32]
  40c9a8:	bl	401a90 <strlen@plt>
  40c9ac:	add	x1, x19, x0
  40c9b0:	ldr	x0, [sp, #40]
  40c9b4:	str	x1, [x0, #32]
  40c9b8:	ldr	x0, [sp, #72]
  40c9bc:	ldrb	w0, [x0]
  40c9c0:	cmp	w0, #0x3a
  40c9c4:	b.ne	40c9d0 <feof@plt+0xab00>  // b.any
  40c9c8:	mov	w0, #0x3a                  	// #58
  40c9cc:	b	40cbcc <feof@plt+0xacfc>
  40c9d0:	mov	w0, #0x3f                  	// #63
  40c9d4:	b	40cbcc <feof@plt+0xacfc>
  40c9d8:	ldr	x0, [sp, #40]
  40c9dc:	ldr	x19, [x0, #32]
  40c9e0:	ldr	x0, [sp, #40]
  40c9e4:	ldr	x0, [x0, #32]
  40c9e8:	bl	401a90 <strlen@plt>
  40c9ec:	add	x1, x19, x0
  40c9f0:	ldr	x0, [sp, #40]
  40c9f4:	str	x1, [x0, #32]
  40c9f8:	ldr	x0, [sp, #56]
  40c9fc:	cmp	x0, #0x0
  40ca00:	b.eq	40ca10 <feof@plt+0xab40>  // b.none
  40ca04:	ldr	x0, [sp, #56]
  40ca08:	ldr	w1, [sp, #112]
  40ca0c:	str	w1, [x0]
  40ca10:	ldr	x0, [sp, #128]
  40ca14:	ldr	x0, [x0, #16]
  40ca18:	cmp	x0, #0x0
  40ca1c:	b.eq	40ca3c <feof@plt+0xab6c>  // b.none
  40ca20:	ldr	x0, [sp, #128]
  40ca24:	ldr	x0, [x0, #16]
  40ca28:	ldr	x1, [sp, #128]
  40ca2c:	ldr	w1, [x1, #24]
  40ca30:	str	w1, [x0]
  40ca34:	mov	w0, #0x0                   	// #0
  40ca38:	b	40cbcc <feof@plt+0xacfc>
  40ca3c:	ldr	x0, [sp, #128]
  40ca40:	ldr	w0, [x0, #24]
  40ca44:	b	40cbcc <feof@plt+0xacfc>
  40ca48:	ldr	x0, [sp, #40]
  40ca4c:	str	xzr, [x0, #32]
  40ca50:	mov	w0, #0x57                  	// #87
  40ca54:	b	40cbcc <feof@plt+0xacfc>
  40ca58:	ldr	x0, [sp, #104]
  40ca5c:	add	x0, x0, #0x1
  40ca60:	ldrb	w0, [x0]
  40ca64:	cmp	w0, #0x3a
  40ca68:	b.ne	40cbc8 <feof@plt+0xacf8>  // b.any
  40ca6c:	ldr	x0, [sp, #104]
  40ca70:	add	x0, x0, #0x2
  40ca74:	ldrb	w0, [x0]
  40ca78:	cmp	w0, #0x3a
  40ca7c:	b.ne	40cad0 <feof@plt+0xac00>  // b.any
  40ca80:	ldr	x0, [sp, #40]
  40ca84:	ldr	x0, [x0, #32]
  40ca88:	ldrb	w0, [x0]
  40ca8c:	cmp	w0, #0x0
  40ca90:	b.eq	40cabc <feof@plt+0xabec>  // b.none
  40ca94:	ldr	x0, [sp, #40]
  40ca98:	ldr	x1, [x0, #32]
  40ca9c:	ldr	x0, [sp, #40]
  40caa0:	str	x1, [x0, #16]
  40caa4:	ldr	x0, [sp, #40]
  40caa8:	ldr	w0, [x0]
  40caac:	add	w1, w0, #0x1
  40cab0:	ldr	x0, [sp, #40]
  40cab4:	str	w1, [x0]
  40cab8:	b	40cac4 <feof@plt+0xabf4>
  40cabc:	ldr	x0, [sp, #40]
  40cac0:	str	xzr, [x0, #16]
  40cac4:	ldr	x0, [sp, #40]
  40cac8:	str	xzr, [x0, #32]
  40cacc:	b	40cbc8 <feof@plt+0xacf8>
  40cad0:	ldr	x0, [sp, #40]
  40cad4:	ldr	x0, [x0, #32]
  40cad8:	ldrb	w0, [x0]
  40cadc:	cmp	w0, #0x0
  40cae0:	b.eq	40cb0c <feof@plt+0xac3c>  // b.none
  40cae4:	ldr	x0, [sp, #40]
  40cae8:	ldr	x1, [x0, #32]
  40caec:	ldr	x0, [sp, #40]
  40caf0:	str	x1, [x0, #16]
  40caf4:	ldr	x0, [sp, #40]
  40caf8:	ldr	w0, [x0]
  40cafc:	add	w1, w0, #0x1
  40cb00:	ldr	x0, [sp, #40]
  40cb04:	str	w1, [x0]
  40cb08:	b	40cbc0 <feof@plt+0xacf0>
  40cb0c:	ldr	x0, [sp, #40]
  40cb10:	ldr	w0, [x0]
  40cb14:	ldr	w1, [sp, #92]
  40cb18:	cmp	w1, w0
  40cb1c:	b.ne	40cb90 <feof@plt+0xacc0>  // b.any
  40cb20:	ldr	w0, [sp, #204]
  40cb24:	cmp	w0, #0x0
  40cb28:	b.eq	40cb5c <feof@plt+0xac8c>  // b.none
  40cb2c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40cb30:	add	x0, x0, #0xf98
  40cb34:	ldr	x4, [x0]
  40cb38:	ldr	x0, [sp, #80]
  40cb3c:	ldr	x0, [x0]
  40cb40:	ldrb	w1, [sp, #159]
  40cb44:	mov	w3, w1
  40cb48:	mov	x2, x0
  40cb4c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40cb50:	add	x1, x0, #0x848
  40cb54:	mov	x0, x4
  40cb58:	bl	401aa0 <fprintf@plt>
  40cb5c:	ldrb	w1, [sp, #159]
  40cb60:	ldr	x0, [sp, #40]
  40cb64:	str	w1, [x0, #8]
  40cb68:	ldr	x0, [sp, #72]
  40cb6c:	ldrb	w0, [x0]
  40cb70:	cmp	w0, #0x3a
  40cb74:	b.ne	40cb84 <feof@plt+0xacb4>  // b.any
  40cb78:	mov	w0, #0x3a                  	// #58
  40cb7c:	strb	w0, [sp, #159]
  40cb80:	b	40cbc0 <feof@plt+0xacf0>
  40cb84:	mov	w0, #0x3f                  	// #63
  40cb88:	strb	w0, [sp, #159]
  40cb8c:	b	40cbc0 <feof@plt+0xacf0>
  40cb90:	ldr	x0, [sp, #40]
  40cb94:	ldr	w0, [x0]
  40cb98:	add	w2, w0, #0x1
  40cb9c:	ldr	x1, [sp, #40]
  40cba0:	str	w2, [x1]
  40cba4:	sxtw	x0, w0
  40cba8:	lsl	x0, x0, #3
  40cbac:	ldr	x1, [sp, #80]
  40cbb0:	add	x0, x1, x0
  40cbb4:	ldr	x1, [x0]
  40cbb8:	ldr	x0, [sp, #40]
  40cbbc:	str	x1, [x0, #16]
  40cbc0:	ldr	x0, [sp, #40]
  40cbc4:	str	xzr, [x0, #32]
  40cbc8:	ldrb	w0, [sp, #159]
  40cbcc:	ldr	x19, [sp, #16]
  40cbd0:	ldp	x29, x30, [sp], #208
  40cbd4:	ret
  40cbd8:	stp	x29, x30, [sp, #-80]!
  40cbdc:	mov	x29, sp
  40cbe0:	str	w0, [sp, #60]
  40cbe4:	str	x1, [sp, #48]
  40cbe8:	str	x2, [sp, #40]
  40cbec:	str	x3, [sp, #32]
  40cbf0:	str	x4, [sp, #24]
  40cbf4:	str	w5, [sp, #56]
  40cbf8:	str	w6, [sp, #20]
  40cbfc:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40cc00:	add	x0, x0, #0x364
  40cc04:	ldr	w1, [x0]
  40cc08:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40cc0c:	add	x0, x0, #0x108
  40cc10:	str	w1, [x0]
  40cc14:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40cc18:	add	x0, x0, #0x368
  40cc1c:	ldr	w1, [x0]
  40cc20:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40cc24:	add	x0, x0, #0x108
  40cc28:	str	w1, [x0, #4]
  40cc2c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40cc30:	add	x7, x0, #0x108
  40cc34:	ldr	w6, [sp, #20]
  40cc38:	ldr	w5, [sp, #56]
  40cc3c:	ldr	x4, [sp, #24]
  40cc40:	ldr	x3, [sp, #32]
  40cc44:	ldr	x2, [sp, #40]
  40cc48:	ldr	x1, [sp, #48]
  40cc4c:	ldr	w0, [sp, #60]
  40cc50:	bl	40b8d0 <feof@plt+0x9a00>
  40cc54:	str	w0, [sp, #76]
  40cc58:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40cc5c:	add	x0, x0, #0x108
  40cc60:	ldr	w1, [x0]
  40cc64:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40cc68:	add	x0, x0, #0x364
  40cc6c:	str	w1, [x0]
  40cc70:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40cc74:	add	x0, x0, #0x108
  40cc78:	ldr	x1, [x0, #16]
  40cc7c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  40cc80:	add	x0, x0, #0x100
  40cc84:	str	x1, [x0]
  40cc88:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40cc8c:	add	x0, x0, #0x108
  40cc90:	ldr	w1, [x0, #8]
  40cc94:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40cc98:	add	x0, x0, #0x36c
  40cc9c:	str	w1, [x0]
  40cca0:	ldr	w0, [sp, #76]
  40cca4:	ldp	x29, x30, [sp], #80
  40cca8:	ret
  40ccac:	stp	x29, x30, [sp, #-48]!
  40ccb0:	mov	x29, sp
  40ccb4:	str	w0, [sp, #44]
  40ccb8:	str	x1, [sp, #32]
  40ccbc:	str	x2, [sp, #24]
  40ccc0:	mov	w6, #0x1                   	// #1
  40ccc4:	mov	w5, #0x0                   	// #0
  40ccc8:	mov	x4, #0x0                   	// #0
  40cccc:	mov	x3, #0x0                   	// #0
  40ccd0:	ldr	x2, [sp, #24]
  40ccd4:	ldr	x1, [sp, #32]
  40ccd8:	ldr	w0, [sp, #44]
  40ccdc:	bl	40cbd8 <feof@plt+0xad08>
  40cce0:	ldp	x29, x30, [sp], #48
  40cce4:	ret
  40cce8:	stp	x29, x30, [sp, #-64]!
  40ccec:	mov	x29, sp
  40ccf0:	str	w0, [sp, #60]
  40ccf4:	str	x1, [sp, #48]
  40ccf8:	str	x2, [sp, #40]
  40ccfc:	str	x3, [sp, #32]
  40cd00:	str	x4, [sp, #24]
  40cd04:	mov	w6, #0x0                   	// #0
  40cd08:	mov	w5, #0x0                   	// #0
  40cd0c:	ldr	x4, [sp, #24]
  40cd10:	ldr	x3, [sp, #32]
  40cd14:	ldr	x2, [sp, #40]
  40cd18:	ldr	x1, [sp, #48]
  40cd1c:	ldr	w0, [sp, #60]
  40cd20:	bl	40cbd8 <feof@plt+0xad08>
  40cd24:	ldp	x29, x30, [sp], #64
  40cd28:	ret
  40cd2c:	stp	x29, x30, [sp, #-64]!
  40cd30:	mov	x29, sp
  40cd34:	str	w0, [sp, #60]
  40cd38:	str	x1, [sp, #48]
  40cd3c:	str	x2, [sp, #40]
  40cd40:	str	x3, [sp, #32]
  40cd44:	str	x4, [sp, #24]
  40cd48:	str	x5, [sp, #16]
  40cd4c:	ldr	x7, [sp, #16]
  40cd50:	mov	w6, #0x0                   	// #0
  40cd54:	mov	w5, #0x0                   	// #0
  40cd58:	ldr	x4, [sp, #24]
  40cd5c:	ldr	x3, [sp, #32]
  40cd60:	ldr	x2, [sp, #40]
  40cd64:	ldr	x1, [sp, #48]
  40cd68:	ldr	w0, [sp, #60]
  40cd6c:	bl	40b8d0 <feof@plt+0x9a00>
  40cd70:	ldp	x29, x30, [sp], #64
  40cd74:	ret
  40cd78:	stp	x29, x30, [sp, #-64]!
  40cd7c:	mov	x29, sp
  40cd80:	str	w0, [sp, #60]
  40cd84:	str	x1, [sp, #48]
  40cd88:	str	x2, [sp, #40]
  40cd8c:	str	x3, [sp, #32]
  40cd90:	str	x4, [sp, #24]
  40cd94:	mov	w6, #0x0                   	// #0
  40cd98:	mov	w5, #0x1                   	// #1
  40cd9c:	ldr	x4, [sp, #24]
  40cda0:	ldr	x3, [sp, #32]
  40cda4:	ldr	x2, [sp, #40]
  40cda8:	ldr	x1, [sp, #48]
  40cdac:	ldr	w0, [sp, #60]
  40cdb0:	bl	40cbd8 <feof@plt+0xad08>
  40cdb4:	ldp	x29, x30, [sp], #64
  40cdb8:	ret
  40cdbc:	stp	x29, x30, [sp, #-64]!
  40cdc0:	mov	x29, sp
  40cdc4:	str	w0, [sp, #60]
  40cdc8:	str	x1, [sp, #48]
  40cdcc:	str	x2, [sp, #40]
  40cdd0:	str	x3, [sp, #32]
  40cdd4:	str	x4, [sp, #24]
  40cdd8:	str	x5, [sp, #16]
  40cddc:	ldr	x7, [sp, #16]
  40cde0:	mov	w6, #0x0                   	// #0
  40cde4:	mov	w5, #0x1                   	// #1
  40cde8:	ldr	x4, [sp, #24]
  40cdec:	ldr	x3, [sp, #32]
  40cdf0:	ldr	x2, [sp, #40]
  40cdf4:	ldr	x1, [sp, #48]
  40cdf8:	ldr	w0, [sp, #60]
  40cdfc:	bl	40b8d0 <feof@plt+0x9a00>
  40ce00:	ldp	x29, x30, [sp], #64
  40ce04:	ret
  40ce08:	sub	sp, sp, #0x10
  40ce0c:	str	x0, [sp, #8]
  40ce10:	ldr	x0, [sp, #8]
  40ce14:	str	xzr, [x0]
  40ce18:	ldr	x0, [sp, #8]
  40ce1c:	str	xzr, [x0, #8]
  40ce20:	nop
  40ce24:	add	sp, sp, #0x10
  40ce28:	ret
  40ce2c:	stp	x29, x30, [sp, #-64]!
  40ce30:	mov	x29, sp
  40ce34:	stp	x19, x20, [sp, #16]
  40ce38:	str	x21, [sp, #32]
  40ce3c:	str	x0, [sp, #56]
  40ce40:	ldr	x0, [sp, #56]
  40ce44:	mov	w1, #0x11                  	// #17
  40ce48:	str	w1, [x0, #8]
  40ce4c:	mov	x19, #0x11                  	// #17
  40ce50:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40ce54:	cmp	x19, x0
  40ce58:	b.hi	40ce78 <feof@plt+0xafa8>  // b.pmore
  40ce5c:	lsl	x0, x19, #4
  40ce60:	bl	401a00 <_Znam@plt>
  40ce64:	mov	x21, x0
  40ce68:	mov	x20, x21
  40ce6c:	sub	x0, x19, #0x1
  40ce70:	mov	x19, x0
  40ce74:	b	40ce7c <feof@plt+0xafac>
  40ce78:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40ce7c:	cmp	x19, #0x0
  40ce80:	b.lt	40ce98 <feof@plt+0xafc8>  // b.tstop
  40ce84:	mov	x0, x20
  40ce88:	bl	40ce08 <feof@plt+0xaf38>
  40ce8c:	add	x20, x20, #0x10
  40ce90:	sub	x19, x19, #0x1
  40ce94:	b	40ce7c <feof@plt+0xafac>
  40ce98:	ldr	x0, [sp, #56]
  40ce9c:	str	x21, [x0]
  40cea0:	ldr	x0, [sp, #56]
  40cea4:	str	wzr, [x0, #12]
  40cea8:	nop
  40ceac:	ldp	x19, x20, [sp, #16]
  40ceb0:	ldr	x21, [sp, #32]
  40ceb4:	ldp	x29, x30, [sp], #64
  40ceb8:	ret
  40cebc:	stp	x29, x30, [sp, #-48]!
  40cec0:	mov	x29, sp
  40cec4:	str	x0, [sp, #24]
  40cec8:	str	wzr, [sp, #44]
  40cecc:	ldr	x0, [sp, #24]
  40ced0:	ldr	w0, [x0, #8]
  40ced4:	ldr	w1, [sp, #44]
  40ced8:	cmp	w1, w0
  40cedc:	b.cs	40cf0c <feof@plt+0xb03c>  // b.hs, b.nlast
  40cee0:	ldr	x0, [sp, #24]
  40cee4:	ldr	x1, [x0]
  40cee8:	ldr	w0, [sp, #44]
  40ceec:	lsl	x0, x0, #4
  40cef0:	add	x0, x1, x0
  40cef4:	ldr	x0, [x0]
  40cef8:	bl	401b20 <free@plt>
  40cefc:	ldr	w0, [sp, #44]
  40cf00:	add	w0, w0, #0x1
  40cf04:	str	w0, [sp, #44]
  40cf08:	b	40cecc <feof@plt+0xaffc>
  40cf0c:	ldr	x0, [sp, #24]
  40cf10:	ldr	x0, [x0]
  40cf14:	cmp	x0, #0x0
  40cf18:	b.eq	40cf28 <feof@plt+0xb058>  // b.none
  40cf1c:	ldr	x0, [sp, #24]
  40cf20:	ldr	x0, [x0]
  40cf24:	bl	401d00 <_ZdaPv@plt>
  40cf28:	nop
  40cf2c:	ldp	x29, x30, [sp], #48
  40cf30:	ret
  40cf34:	stp	x29, x30, [sp, #-128]!
  40cf38:	mov	x29, sp
  40cf3c:	stp	x19, x20, [sp, #16]
  40cf40:	str	x21, [sp, #32]
  40cf44:	str	x0, [sp, #72]
  40cf48:	str	x1, [sp, #64]
  40cf4c:	str	x2, [sp, #56]
  40cf50:	ldr	x0, [sp, #64]
  40cf54:	cmp	x0, #0x0
  40cf58:	cset	w0, ne  // ne = any
  40cf5c:	and	w0, w0, #0xff
  40cf60:	mov	w3, w0
  40cf64:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40cf68:	add	x2, x0, #0x8d0
  40cf6c:	mov	w1, #0x1f                  	// #31
  40cf70:	mov	w0, w3
  40cf74:	bl	406594 <feof@plt+0x46c4>
  40cf78:	ldr	x0, [sp, #64]
  40cf7c:	bl	40f4e4 <_ZdlPvm@@Base+0x440>
  40cf80:	str	x0, [sp, #104]
  40cf84:	ldr	x0, [sp, #72]
  40cf88:	ldr	w0, [x0, #8]
  40cf8c:	mov	w1, w0
  40cf90:	ldr	x0, [sp, #104]
  40cf94:	udiv	x2, x0, x1
  40cf98:	mul	x1, x2, x1
  40cf9c:	sub	x0, x0, x1
  40cfa0:	str	w0, [sp, #124]
  40cfa4:	ldr	x0, [sp, #72]
  40cfa8:	ldr	x1, [x0]
  40cfac:	ldr	w0, [sp, #124]
  40cfb0:	lsl	x0, x0, #4
  40cfb4:	add	x0, x1, x0
  40cfb8:	ldr	x0, [x0]
  40cfbc:	cmp	x0, #0x0
  40cfc0:	b.eq	40d050 <feof@plt+0xb180>  // b.none
  40cfc4:	ldr	x0, [sp, #72]
  40cfc8:	ldr	x1, [x0]
  40cfcc:	ldr	w0, [sp, #124]
  40cfd0:	lsl	x0, x0, #4
  40cfd4:	add	x0, x1, x0
  40cfd8:	ldr	x0, [x0]
  40cfdc:	ldr	x1, [sp, #64]
  40cfe0:	bl	401db0 <strcmp@plt>
  40cfe4:	cmp	w0, #0x0
  40cfe8:	b.ne	40d024 <feof@plt+0xb154>  // b.any
  40cfec:	ldr	x0, [sp, #72]
  40cff0:	ldr	x1, [x0]
  40cff4:	ldr	w0, [sp, #124]
  40cff8:	lsl	x0, x0, #4
  40cffc:	add	x0, x1, x0
  40d000:	ldr	x1, [sp, #56]
  40d004:	str	x1, [x0, #8]
  40d008:	ldr	x0, [sp, #72]
  40d00c:	ldr	x1, [x0]
  40d010:	ldr	w0, [sp, #124]
  40d014:	lsl	x0, x0, #4
  40d018:	add	x0, x1, x0
  40d01c:	ldr	x0, [x0]
  40d020:	b	40d350 <feof@plt+0xb480>
  40d024:	ldr	w0, [sp, #124]
  40d028:	cmp	w0, #0x0
  40d02c:	b.ne	40d040 <feof@plt+0xb170>  // b.any
  40d030:	ldr	x0, [sp, #72]
  40d034:	ldr	w0, [x0, #8]
  40d038:	sub	w0, w0, #0x1
  40d03c:	b	40d048 <feof@plt+0xb178>
  40d040:	ldr	w0, [sp, #124]
  40d044:	sub	w0, w0, #0x1
  40d048:	str	w0, [sp, #124]
  40d04c:	b	40cfa4 <feof@plt+0xb0d4>
  40d050:	ldr	x0, [sp, #56]
  40d054:	cmp	x0, #0x0
  40d058:	b.ne	40d064 <feof@plt+0xb194>  // b.any
  40d05c:	mov	x0, #0x0                   	// #0
  40d060:	b	40d350 <feof@plt+0xb480>
  40d064:	ldr	x0, [sp, #72]
  40d068:	ldr	w0, [x0, #12]
  40d06c:	lsl	w1, w0, #2
  40d070:	ldr	x0, [sp, #72]
  40d074:	ldr	w0, [x0, #8]
  40d078:	cmp	w1, w0
  40d07c:	b.cc	40d2e0 <feof@plt+0xb410>  // b.lo, b.ul, b.last
  40d080:	ldr	x0, [sp, #72]
  40d084:	ldr	x0, [x0]
  40d088:	str	x0, [sp, #96]
  40d08c:	ldr	x0, [sp, #72]
  40d090:	ldr	w0, [x0, #8]
  40d094:	str	w0, [sp, #92]
  40d098:	ldr	x0, [sp, #72]
  40d09c:	ldr	w0, [x0, #8]
  40d0a0:	bl	40f5b0 <_ZdlPvm@@Base+0x50c>
  40d0a4:	mov	w1, w0
  40d0a8:	ldr	x0, [sp, #72]
  40d0ac:	str	w1, [x0, #8]
  40d0b0:	ldr	x0, [sp, #72]
  40d0b4:	ldr	w0, [x0, #8]
  40d0b8:	mov	w19, w0
  40d0bc:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40d0c0:	cmp	x19, x0
  40d0c4:	b.hi	40d0e4 <feof@plt+0xb214>  // b.pmore
  40d0c8:	lsl	x0, x19, #4
  40d0cc:	bl	401a00 <_Znam@plt>
  40d0d0:	mov	x21, x0
  40d0d4:	mov	x20, x21
  40d0d8:	sub	x0, x19, #0x1
  40d0dc:	mov	x19, x0
  40d0e0:	b	40d0e8 <feof@plt+0xb218>
  40d0e4:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40d0e8:	cmp	x19, #0x0
  40d0ec:	b.lt	40d104 <feof@plt+0xb234>  // b.tstop
  40d0f0:	mov	x0, x20
  40d0f4:	bl	40ce08 <feof@plt+0xaf38>
  40d0f8:	add	x20, x20, #0x10
  40d0fc:	sub	x19, x19, #0x1
  40d100:	b	40d0e8 <feof@plt+0xb218>
  40d104:	ldr	x0, [sp, #72]
  40d108:	str	x21, [x0]
  40d10c:	str	wzr, [sp, #120]
  40d110:	ldr	w1, [sp, #120]
  40d114:	ldr	w0, [sp, #92]
  40d118:	cmp	w1, w0
  40d11c:	b.cs	40d260 <feof@plt+0xb390>  // b.hs, b.nlast
  40d120:	ldr	w0, [sp, #120]
  40d124:	lsl	x0, x0, #4
  40d128:	ldr	x1, [sp, #96]
  40d12c:	add	x0, x1, x0
  40d130:	ldr	x0, [x0]
  40d134:	cmp	x0, #0x0
  40d138:	b.eq	40d250 <feof@plt+0xb380>  // b.none
  40d13c:	ldr	w0, [sp, #120]
  40d140:	lsl	x0, x0, #4
  40d144:	ldr	x1, [sp, #96]
  40d148:	add	x0, x1, x0
  40d14c:	ldr	x0, [x0, #8]
  40d150:	cmp	x0, #0x0
  40d154:	b.ne	40d174 <feof@plt+0xb2a4>  // b.any
  40d158:	ldr	w0, [sp, #120]
  40d15c:	lsl	x0, x0, #4
  40d160:	ldr	x1, [sp, #96]
  40d164:	add	x0, x1, x0
  40d168:	ldr	x0, [x0]
  40d16c:	bl	401b20 <free@plt>
  40d170:	b	40d250 <feof@plt+0xb380>
  40d174:	ldr	w0, [sp, #120]
  40d178:	lsl	x0, x0, #4
  40d17c:	ldr	x1, [sp, #96]
  40d180:	add	x0, x1, x0
  40d184:	ldr	x0, [x0]
  40d188:	bl	40f4e4 <_ZdlPvm@@Base+0x440>
  40d18c:	mov	x1, x0
  40d190:	ldr	x0, [sp, #72]
  40d194:	ldr	w0, [x0, #8]
  40d198:	mov	w0, w0
  40d19c:	udiv	x2, x1, x0
  40d1a0:	mul	x0, x2, x0
  40d1a4:	sub	x0, x1, x0
  40d1a8:	str	w0, [sp, #116]
  40d1ac:	ldr	x0, [sp, #72]
  40d1b0:	ldr	x1, [x0]
  40d1b4:	ldr	w0, [sp, #116]
  40d1b8:	lsl	x0, x0, #4
  40d1bc:	add	x0, x1, x0
  40d1c0:	ldr	x0, [x0]
  40d1c4:	cmp	x0, #0x0
  40d1c8:	b.eq	40d1f8 <feof@plt+0xb328>  // b.none
  40d1cc:	ldr	w0, [sp, #116]
  40d1d0:	cmp	w0, #0x0
  40d1d4:	b.ne	40d1e8 <feof@plt+0xb318>  // b.any
  40d1d8:	ldr	x0, [sp, #72]
  40d1dc:	ldr	w0, [x0, #8]
  40d1e0:	sub	w0, w0, #0x1
  40d1e4:	b	40d1f0 <feof@plt+0xb320>
  40d1e8:	ldr	w0, [sp, #116]
  40d1ec:	sub	w0, w0, #0x1
  40d1f0:	str	w0, [sp, #116]
  40d1f4:	b	40d1ac <feof@plt+0xb2dc>
  40d1f8:	ldr	w0, [sp, #120]
  40d1fc:	lsl	x0, x0, #4
  40d200:	ldr	x1, [sp, #96]
  40d204:	add	x1, x1, x0
  40d208:	ldr	x0, [sp, #72]
  40d20c:	ldr	x2, [x0]
  40d210:	ldr	w0, [sp, #116]
  40d214:	lsl	x0, x0, #4
  40d218:	add	x0, x2, x0
  40d21c:	ldr	x1, [x1]
  40d220:	str	x1, [x0]
  40d224:	ldr	w0, [sp, #120]
  40d228:	lsl	x0, x0, #4
  40d22c:	ldr	x1, [sp, #96]
  40d230:	add	x1, x1, x0
  40d234:	ldr	x0, [sp, #72]
  40d238:	ldr	x2, [x0]
  40d23c:	ldr	w0, [sp, #116]
  40d240:	lsl	x0, x0, #4
  40d244:	add	x0, x2, x0
  40d248:	ldr	x1, [x1, #8]
  40d24c:	str	x1, [x0, #8]
  40d250:	ldr	w0, [sp, #120]
  40d254:	add	w0, w0, #0x1
  40d258:	str	w0, [sp, #120]
  40d25c:	b	40d110 <feof@plt+0xb240>
  40d260:	ldr	x0, [sp, #72]
  40d264:	ldr	w0, [x0, #8]
  40d268:	mov	w1, w0
  40d26c:	ldr	x0, [sp, #104]
  40d270:	udiv	x2, x0, x1
  40d274:	mul	x1, x2, x1
  40d278:	sub	x0, x0, x1
  40d27c:	str	w0, [sp, #124]
  40d280:	ldr	x0, [sp, #72]
  40d284:	ldr	x1, [x0]
  40d288:	ldr	w0, [sp, #124]
  40d28c:	lsl	x0, x0, #4
  40d290:	add	x0, x1, x0
  40d294:	ldr	x0, [x0]
  40d298:	cmp	x0, #0x0
  40d29c:	b.eq	40d2cc <feof@plt+0xb3fc>  // b.none
  40d2a0:	ldr	w0, [sp, #124]
  40d2a4:	cmp	w0, #0x0
  40d2a8:	b.ne	40d2bc <feof@plt+0xb3ec>  // b.any
  40d2ac:	ldr	x0, [sp, #72]
  40d2b0:	ldr	w0, [x0, #8]
  40d2b4:	sub	w0, w0, #0x1
  40d2b8:	b	40d2c4 <feof@plt+0xb3f4>
  40d2bc:	ldr	w0, [sp, #124]
  40d2c0:	sub	w0, w0, #0x1
  40d2c4:	str	w0, [sp, #124]
  40d2c8:	b	40d280 <feof@plt+0xb3b0>
  40d2cc:	ldr	x0, [sp, #96]
  40d2d0:	cmp	x0, #0x0
  40d2d4:	b.eq	40d2e0 <feof@plt+0xb410>  // b.none
  40d2d8:	ldr	x0, [sp, #96]
  40d2dc:	bl	401d00 <_ZdaPv@plt>
  40d2e0:	ldr	x0, [sp, #64]
  40d2e4:	bl	401a90 <strlen@plt>
  40d2e8:	add	x0, x0, #0x1
  40d2ec:	bl	401de0 <malloc@plt>
  40d2f0:	str	x0, [sp, #80]
  40d2f4:	ldr	x1, [sp, #64]
  40d2f8:	ldr	x0, [sp, #80]
  40d2fc:	bl	401b90 <strcpy@plt>
  40d300:	ldr	x0, [sp, #72]
  40d304:	ldr	x1, [x0]
  40d308:	ldr	w0, [sp, #124]
  40d30c:	lsl	x0, x0, #4
  40d310:	add	x0, x1, x0
  40d314:	ldr	x1, [sp, #80]
  40d318:	str	x1, [x0]
  40d31c:	ldr	x0, [sp, #72]
  40d320:	ldr	x1, [x0]
  40d324:	ldr	w0, [sp, #124]
  40d328:	lsl	x0, x0, #4
  40d32c:	add	x0, x1, x0
  40d330:	ldr	x1, [sp, #56]
  40d334:	str	x1, [x0, #8]
  40d338:	ldr	x0, [sp, #72]
  40d33c:	ldr	w0, [x0, #12]
  40d340:	add	w1, w0, #0x1
  40d344:	ldr	x0, [sp, #72]
  40d348:	str	w1, [x0, #12]
  40d34c:	ldr	x0, [sp, #80]
  40d350:	ldp	x19, x20, [sp, #16]
  40d354:	ldr	x21, [sp, #32]
  40d358:	ldp	x29, x30, [sp], #128
  40d35c:	ret
  40d360:	stp	x29, x30, [sp, #-48]!
  40d364:	mov	x29, sp
  40d368:	str	x0, [sp, #24]
  40d36c:	str	x1, [sp, #16]
  40d370:	ldr	x0, [sp, #16]
  40d374:	cmp	x0, #0x0
  40d378:	cset	w0, ne  // ne = any
  40d37c:	and	w0, w0, #0xff
  40d380:	mov	w3, w0
  40d384:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40d388:	add	x2, x0, #0x8d0
  40d38c:	mov	w1, #0x1f                  	// #31
  40d390:	mov	w0, w3
  40d394:	bl	406594 <feof@plt+0x46c4>
  40d398:	ldr	x0, [sp, #16]
  40d39c:	bl	40f4e4 <_ZdlPvm@@Base+0x440>
  40d3a0:	mov	x1, x0
  40d3a4:	ldr	x0, [sp, #24]
  40d3a8:	ldr	w0, [x0, #8]
  40d3ac:	mov	w0, w0
  40d3b0:	udiv	x2, x1, x0
  40d3b4:	mul	x0, x2, x0
  40d3b8:	sub	x0, x1, x0
  40d3bc:	str	w0, [sp, #44]
  40d3c0:	ldr	x0, [sp, #24]
  40d3c4:	ldr	x1, [x0]
  40d3c8:	ldr	w0, [sp, #44]
  40d3cc:	lsl	x0, x0, #4
  40d3d0:	add	x0, x1, x0
  40d3d4:	ldr	x0, [x0]
  40d3d8:	cmp	x0, #0x0
  40d3dc:	b.eq	40d450 <feof@plt+0xb580>  // b.none
  40d3e0:	ldr	x0, [sp, #24]
  40d3e4:	ldr	x1, [x0]
  40d3e8:	ldr	w0, [sp, #44]
  40d3ec:	lsl	x0, x0, #4
  40d3f0:	add	x0, x1, x0
  40d3f4:	ldr	x0, [x0]
  40d3f8:	ldr	x1, [sp, #16]
  40d3fc:	bl	401db0 <strcmp@plt>
  40d400:	cmp	w0, #0x0
  40d404:	b.ne	40d424 <feof@plt+0xb554>  // b.any
  40d408:	ldr	x0, [sp, #24]
  40d40c:	ldr	x1, [x0]
  40d410:	ldr	w0, [sp, #44]
  40d414:	lsl	x0, x0, #4
  40d418:	add	x0, x1, x0
  40d41c:	ldr	x0, [x0, #8]
  40d420:	b	40d454 <feof@plt+0xb584>
  40d424:	ldr	w0, [sp, #44]
  40d428:	cmp	w0, #0x0
  40d42c:	b.ne	40d440 <feof@plt+0xb570>  // b.any
  40d430:	ldr	x0, [sp, #24]
  40d434:	ldr	w0, [x0, #8]
  40d438:	sub	w0, w0, #0x1
  40d43c:	b	40d448 <feof@plt+0xb578>
  40d440:	ldr	w0, [sp, #44]
  40d444:	sub	w0, w0, #0x1
  40d448:	str	w0, [sp, #44]
  40d44c:	b	40d3c0 <feof@plt+0xb4f0>
  40d450:	mov	x0, #0x0                   	// #0
  40d454:	ldp	x29, x30, [sp], #48
  40d458:	ret
  40d45c:	stp	x29, x30, [sp, #-48]!
  40d460:	mov	x29, sp
  40d464:	str	x0, [sp, #24]
  40d468:	str	x1, [sp, #16]
  40d46c:	ldr	x0, [sp, #16]
  40d470:	ldr	x0, [x0]
  40d474:	str	x0, [sp, #32]
  40d478:	ldr	x0, [sp, #32]
  40d47c:	cmp	x0, #0x0
  40d480:	cset	w0, ne  // ne = any
  40d484:	and	w0, w0, #0xff
  40d488:	mov	w3, w0
  40d48c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3f5c>
  40d490:	add	x2, x0, #0x8d0
  40d494:	mov	w1, #0x1f                  	// #31
  40d498:	mov	w0, w3
  40d49c:	bl	406594 <feof@plt+0x46c4>
  40d4a0:	ldr	x0, [sp, #32]
  40d4a4:	bl	40f4e4 <_ZdlPvm@@Base+0x440>
  40d4a8:	mov	x1, x0
  40d4ac:	ldr	x0, [sp, #24]
  40d4b0:	ldr	w0, [x0, #8]
  40d4b4:	mov	w0, w0
  40d4b8:	udiv	x2, x1, x0
  40d4bc:	mul	x0, x2, x0
  40d4c0:	sub	x0, x1, x0
  40d4c4:	str	w0, [sp, #44]
  40d4c8:	ldr	x0, [sp, #24]
  40d4cc:	ldr	x1, [x0]
  40d4d0:	ldr	w0, [sp, #44]
  40d4d4:	lsl	x0, x0, #4
  40d4d8:	add	x0, x1, x0
  40d4dc:	ldr	x0, [x0]
  40d4e0:	cmp	x0, #0x0
  40d4e4:	b.eq	40d578 <feof@plt+0xb6a8>  // b.none
  40d4e8:	ldr	x0, [sp, #24]
  40d4ec:	ldr	x1, [x0]
  40d4f0:	ldr	w0, [sp, #44]
  40d4f4:	lsl	x0, x0, #4
  40d4f8:	add	x0, x1, x0
  40d4fc:	ldr	x0, [x0]
  40d500:	ldr	x1, [sp, #32]
  40d504:	bl	401db0 <strcmp@plt>
  40d508:	cmp	w0, #0x0
  40d50c:	b.ne	40d54c <feof@plt+0xb67c>  // b.any
  40d510:	ldr	x0, [sp, #24]
  40d514:	ldr	x1, [x0]
  40d518:	ldr	w0, [sp, #44]
  40d51c:	lsl	x0, x0, #4
  40d520:	add	x0, x1, x0
  40d524:	ldr	x1, [x0]
  40d528:	ldr	x0, [sp, #16]
  40d52c:	str	x1, [x0]
  40d530:	ldr	x0, [sp, #24]
  40d534:	ldr	x1, [x0]
  40d538:	ldr	w0, [sp, #44]
  40d53c:	lsl	x0, x0, #4
  40d540:	add	x0, x1, x0
  40d544:	ldr	x0, [x0, #8]
  40d548:	b	40d57c <feof@plt+0xb6ac>
  40d54c:	ldr	w0, [sp, #44]
  40d550:	cmp	w0, #0x0
  40d554:	b.ne	40d568 <feof@plt+0xb698>  // b.any
  40d558:	ldr	x0, [sp, #24]
  40d55c:	ldr	w0, [x0, #8]
  40d560:	sub	w0, w0, #0x1
  40d564:	b	40d570 <feof@plt+0xb6a0>
  40d568:	ldr	w0, [sp, #44]
  40d56c:	sub	w0, w0, #0x1
  40d570:	str	w0, [sp, #44]
  40d574:	b	40d4c8 <feof@plt+0xb5f8>
  40d578:	mov	x0, #0x0                   	// #0
  40d57c:	ldp	x29, x30, [sp], #48
  40d580:	ret
  40d584:	sub	sp, sp, #0x10
  40d588:	str	x0, [sp, #8]
  40d58c:	str	x1, [sp]
  40d590:	ldr	x0, [sp, #8]
  40d594:	ldr	x1, [sp]
  40d598:	str	x1, [x0]
  40d59c:	ldr	x0, [sp, #8]
  40d5a0:	str	wzr, [x0, #8]
  40d5a4:	nop
  40d5a8:	add	sp, sp, #0x10
  40d5ac:	ret
  40d5b0:	sub	sp, sp, #0x30
  40d5b4:	str	x0, [sp, #24]
  40d5b8:	str	x1, [sp, #16]
  40d5bc:	str	x2, [sp, #8]
  40d5c0:	ldr	x0, [sp, #24]
  40d5c4:	ldr	x0, [x0]
  40d5c8:	ldr	w0, [x0, #8]
  40d5cc:	str	w0, [sp, #44]
  40d5d0:	ldr	x0, [sp, #24]
  40d5d4:	ldr	x0, [x0]
  40d5d8:	ldr	x0, [x0]
  40d5dc:	str	x0, [sp, #32]
  40d5e0:	ldr	x0, [sp, #24]
  40d5e4:	ldr	w0, [x0, #8]
  40d5e8:	ldr	w1, [sp, #44]
  40d5ec:	cmp	w1, w0
  40d5f0:	b.ls	40d694 <feof@plt+0xb7c4>  // b.plast
  40d5f4:	ldr	x0, [sp, #24]
  40d5f8:	ldr	w0, [x0, #8]
  40d5fc:	mov	w0, w0
  40d600:	lsl	x0, x0, #4
  40d604:	ldr	x1, [sp, #32]
  40d608:	add	x0, x1, x0
  40d60c:	ldr	x0, [x0]
  40d610:	cmp	x0, #0x0
  40d614:	b.eq	40d67c <feof@plt+0xb7ac>  // b.none
  40d618:	ldr	x0, [sp, #24]
  40d61c:	ldr	w0, [x0, #8]
  40d620:	mov	w0, w0
  40d624:	lsl	x0, x0, #4
  40d628:	ldr	x1, [sp, #32]
  40d62c:	add	x0, x1, x0
  40d630:	ldr	x1, [x0]
  40d634:	ldr	x0, [sp, #16]
  40d638:	str	x1, [x0]
  40d63c:	ldr	x0, [sp, #24]
  40d640:	ldr	w0, [x0, #8]
  40d644:	mov	w0, w0
  40d648:	lsl	x0, x0, #4
  40d64c:	ldr	x1, [sp, #32]
  40d650:	add	x0, x1, x0
  40d654:	ldr	x1, [x0, #8]
  40d658:	ldr	x0, [sp, #8]
  40d65c:	str	x1, [x0]
  40d660:	ldr	x0, [sp, #24]
  40d664:	ldr	w0, [x0, #8]
  40d668:	add	w1, w0, #0x1
  40d66c:	ldr	x0, [sp, #24]
  40d670:	str	w1, [x0, #8]
  40d674:	mov	w0, #0x1                   	// #1
  40d678:	b	40d698 <feof@plt+0xb7c8>
  40d67c:	ldr	x0, [sp, #24]
  40d680:	ldr	w0, [x0, #8]
  40d684:	add	w1, w0, #0x1
  40d688:	ldr	x0, [sp, #24]
  40d68c:	str	w1, [x0, #8]
  40d690:	b	40d5e0 <feof@plt+0xb710>
  40d694:	mov	w0, #0x0                   	// #0
  40d698:	add	sp, sp, #0x30
  40d69c:	ret
  40d6a0:	stp	x29, x30, [sp, #-48]!
  40d6a4:	mov	x29, sp
  40d6a8:	str	x0, [sp, #24]
  40d6ac:	str	wzr, [sp, #44]
  40d6b0:	ldr	w0, [sp, #44]
  40d6b4:	cmp	w0, #0x1af
  40d6b8:	b.hi	40d724 <feof@plt+0xb854>  // b.pmore
  40d6bc:	mov	x0, #0x8                   	// #8
  40d6c0:	bl	401a00 <_Znam@plt>
  40d6c4:	str	x0, [sp, #32]
  40d6c8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40d6cc:	add	x1, x0, #0x370
  40d6d0:	ldr	w0, [sp, #44]
  40d6d4:	lsl	x0, x0, #4
  40d6d8:	add	x0, x1, x0
  40d6dc:	ldr	x1, [x0, #8]
  40d6e0:	ldr	x0, [sp, #32]
  40d6e4:	str	x1, [x0]
  40d6e8:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40d6ec:	add	x1, x0, #0x370
  40d6f0:	ldr	w0, [sp, #44]
  40d6f4:	lsl	x0, x0, #4
  40d6f8:	add	x0, x1, x0
  40d6fc:	ldr	x0, [x0]
  40d700:	ldr	x2, [sp, #32]
  40d704:	mov	x1, x0
  40d708:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40d70c:	add	x0, x0, #0x140
  40d710:	bl	40cf34 <feof@plt+0xb064>
  40d714:	ldr	w0, [sp, #44]
  40d718:	add	w0, w0, #0x1
  40d71c:	str	w0, [sp, #44]
  40d720:	b	40d6b0 <feof@plt+0xb7e0>
  40d724:	nop
  40d728:	ldp	x29, x30, [sp], #48
  40d72c:	ret
  40d730:	stp	x29, x30, [sp, #-48]!
  40d734:	mov	x29, sp
  40d738:	str	x0, [sp, #24]
  40d73c:	ldr	x1, [sp, #24]
  40d740:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40d744:	add	x0, x0, #0x140
  40d748:	bl	40d360 <feof@plt+0xb490>
  40d74c:	str	x0, [sp, #40]
  40d750:	ldr	x0, [sp, #40]
  40d754:	cmp	x0, #0x0
  40d758:	b.eq	40d768 <feof@plt+0xb898>  // b.none
  40d75c:	ldr	x0, [sp, #40]
  40d760:	ldr	x0, [x0]
  40d764:	b	40d76c <feof@plt+0xb89c>
  40d768:	mov	x0, #0x0                   	// #0
  40d76c:	ldp	x29, x30, [sp], #48
  40d770:	ret
  40d774:	stp	x29, x30, [sp, #-32]!
  40d778:	mov	x29, sp
  40d77c:	str	w0, [sp, #28]
  40d780:	str	w1, [sp, #24]
  40d784:	ldr	w0, [sp, #28]
  40d788:	cmp	w0, #0x1
  40d78c:	b.ne	40d7d4 <feof@plt+0xb904>  // b.any
  40d790:	ldr	w1, [sp, #24]
  40d794:	mov	w0, #0xffff                	// #65535
  40d798:	cmp	w1, w0
  40d79c:	b.ne	40d7d4 <feof@plt+0xb904>  // b.any
  40d7a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40d7a4:	add	x0, x0, #0x140
  40d7a8:	bl	40ce2c <feof@plt+0xaf5c>
  40d7ac:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40d7b0:	add	x2, x0, #0x278
  40d7b4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40d7b8:	add	x1, x0, #0x140
  40d7bc:	adrp	x0, 40c000 <feof@plt+0xa130>
  40d7c0:	add	x0, x0, #0xebc
  40d7c4:	bl	401cc0 <__cxa_atexit@plt>
  40d7c8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40d7cc:	add	x0, x0, #0x150
  40d7d0:	bl	40d6a0 <feof@plt+0xb7d0>
  40d7d4:	nop
  40d7d8:	ldp	x29, x30, [sp], #32
  40d7dc:	ret
  40d7e0:	stp	x29, x30, [sp, #-16]!
  40d7e4:	mov	x29, sp
  40d7e8:	mov	w1, #0xffff                	// #65535
  40d7ec:	mov	w0, #0x1                   	// #1
  40d7f0:	bl	40d774 <feof@plt+0xb8a4>
  40d7f4:	ldp	x29, x30, [sp], #16
  40d7f8:	ret
  40d7fc:	sub	sp, sp, #0x20
  40d800:	str	w0, [sp, #12]
  40d804:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40d808:	add	x0, x0, #0x16c
  40d80c:	str	x0, [sp, #24]
  40d810:	ldr	w0, [sp, #12]
  40d814:	cmp	w0, #0x0
  40d818:	b.lt	40d8a8 <feof@plt+0xb9d8>  // b.tstop
  40d81c:	ldr	w1, [sp, #12]
  40d820:	mov	w0, #0x6667                	// #26215
  40d824:	movk	w0, #0x6666, lsl #16
  40d828:	smull	x0, w1, w0
  40d82c:	lsr	x0, x0, #32
  40d830:	asr	w2, w0, #2
  40d834:	asr	w0, w1, #31
  40d838:	sub	w2, w2, w0
  40d83c:	mov	w0, w2
  40d840:	lsl	w0, w0, #2
  40d844:	add	w0, w0, w2
  40d848:	lsl	w0, w0, #1
  40d84c:	sub	w2, w1, w0
  40d850:	and	w0, w2, #0xff
  40d854:	ldr	x1, [sp, #24]
  40d858:	sub	x1, x1, #0x1
  40d85c:	str	x1, [sp, #24]
  40d860:	add	w0, w0, #0x30
  40d864:	and	w1, w0, #0xff
  40d868:	ldr	x0, [sp, #24]
  40d86c:	strb	w1, [x0]
  40d870:	ldr	w0, [sp, #12]
  40d874:	mov	w1, #0x6667                	// #26215
  40d878:	movk	w1, #0x6666, lsl #16
  40d87c:	smull	x1, w0, w1
  40d880:	lsr	x1, x1, #32
  40d884:	asr	w1, w1, #2
  40d888:	asr	w0, w0, #31
  40d88c:	sub	w0, w1, w0
  40d890:	str	w0, [sp, #12]
  40d894:	ldr	w0, [sp, #12]
  40d898:	cmp	w0, #0x0
  40d89c:	b.ne	40d81c <feof@plt+0xb94c>  // b.any
  40d8a0:	ldr	x0, [sp, #24]
  40d8a4:	b	40d94c <feof@plt+0xba7c>
  40d8a8:	ldr	w1, [sp, #12]
  40d8ac:	mov	w0, #0x6667                	// #26215
  40d8b0:	movk	w0, #0x6666, lsl #16
  40d8b4:	smull	x0, w1, w0
  40d8b8:	lsr	x0, x0, #32
  40d8bc:	asr	w2, w0, #2
  40d8c0:	asr	w0, w1, #31
  40d8c4:	sub	w2, w2, w0
  40d8c8:	mov	w0, w2
  40d8cc:	lsl	w0, w0, #2
  40d8d0:	add	w0, w0, w2
  40d8d4:	lsl	w0, w0, #1
  40d8d8:	sub	w2, w1, w0
  40d8dc:	and	w0, w2, #0xff
  40d8e0:	ldr	x1, [sp, #24]
  40d8e4:	sub	x1, x1, #0x1
  40d8e8:	str	x1, [sp, #24]
  40d8ec:	mov	w1, #0x30                  	// #48
  40d8f0:	sub	w0, w1, w0
  40d8f4:	and	w1, w0, #0xff
  40d8f8:	ldr	x0, [sp, #24]
  40d8fc:	strb	w1, [x0]
  40d900:	ldr	w0, [sp, #12]
  40d904:	mov	w1, #0x6667                	// #26215
  40d908:	movk	w1, #0x6666, lsl #16
  40d90c:	smull	x1, w0, w1
  40d910:	lsr	x1, x1, #32
  40d914:	asr	w1, w1, #2
  40d918:	asr	w0, w0, #31
  40d91c:	sub	w0, w1, w0
  40d920:	str	w0, [sp, #12]
  40d924:	ldr	w0, [sp, #12]
  40d928:	cmp	w0, #0x0
  40d92c:	b.ne	40d8a8 <feof@plt+0xb9d8>  // b.any
  40d930:	ldr	x0, [sp, #24]
  40d934:	sub	x0, x0, #0x1
  40d938:	str	x0, [sp, #24]
  40d93c:	ldr	x0, [sp, #24]
  40d940:	mov	w1, #0x2d                  	// #45
  40d944:	strb	w1, [x0]
  40d948:	ldr	x0, [sp, #24]
  40d94c:	add	sp, sp, #0x20
  40d950:	ret
  40d954:	sub	sp, sp, #0x20
  40d958:	str	w0, [sp, #12]
  40d95c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40d960:	add	x0, x0, #0x184
  40d964:	str	x0, [sp, #24]
  40d968:	ldr	w2, [sp, #12]
  40d96c:	mov	w0, #0xcccd                	// #52429
  40d970:	movk	w0, #0xcccc, lsl #16
  40d974:	umull	x0, w2, w0
  40d978:	lsr	x0, x0, #32
  40d97c:	lsr	w1, w0, #3
  40d980:	mov	w0, w1
  40d984:	lsl	w0, w0, #2
  40d988:	add	w0, w0, w1
  40d98c:	lsl	w0, w0, #1
  40d990:	sub	w1, w2, w0
  40d994:	and	w0, w1, #0xff
  40d998:	ldr	x1, [sp, #24]
  40d99c:	sub	x1, x1, #0x1
  40d9a0:	str	x1, [sp, #24]
  40d9a4:	add	w0, w0, #0x30
  40d9a8:	and	w1, w0, #0xff
  40d9ac:	ldr	x0, [sp, #24]
  40d9b0:	strb	w1, [x0]
  40d9b4:	ldr	w1, [sp, #12]
  40d9b8:	mov	w0, #0xcccd                	// #52429
  40d9bc:	movk	w0, #0xcccc, lsl #16
  40d9c0:	umull	x0, w1, w0
  40d9c4:	lsr	x0, x0, #32
  40d9c8:	lsr	w0, w0, #3
  40d9cc:	str	w0, [sp, #12]
  40d9d0:	ldr	w0, [sp, #12]
  40d9d4:	cmp	w0, #0x0
  40d9d8:	b.ne	40d968 <feof@plt+0xba98>  // b.any
  40d9dc:	ldr	x0, [sp, #24]
  40d9e0:	add	sp, sp, #0x20
  40d9e4:	ret
  40d9e8:	sub	sp, sp, #0x10
  40d9ec:	str	x0, [sp, #8]
  40d9f0:	ldr	x0, [sp, #8]
  40d9f4:	str	xzr, [x0]
  40d9f8:	ldr	x0, [sp, #8]
  40d9fc:	str	xzr, [x0, #8]
  40da00:	nop
  40da04:	add	sp, sp, #0x10
  40da08:	ret
  40da0c:	stp	x29, x30, [sp, #-64]!
  40da10:	mov	x29, sp
  40da14:	stp	x19, x20, [sp, #16]
  40da18:	str	x21, [sp, #32]
  40da1c:	str	x0, [sp, #56]
  40da20:	ldr	x0, [sp, #56]
  40da24:	mov	w1, #0x11                  	// #17
  40da28:	str	w1, [x0, #8]
  40da2c:	mov	x19, #0x11                  	// #17
  40da30:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40da34:	cmp	x19, x0
  40da38:	b.hi	40da58 <feof@plt+0xbb88>  // b.pmore
  40da3c:	lsl	x0, x19, #4
  40da40:	bl	401a00 <_Znam@plt>
  40da44:	mov	x21, x0
  40da48:	mov	x20, x21
  40da4c:	sub	x0, x19, #0x1
  40da50:	mov	x19, x0
  40da54:	b	40da5c <feof@plt+0xbb8c>
  40da58:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40da5c:	cmp	x19, #0x0
  40da60:	b.lt	40da78 <feof@plt+0xbba8>  // b.tstop
  40da64:	mov	x0, x20
  40da68:	bl	40d9e8 <feof@plt+0xbb18>
  40da6c:	add	x20, x20, #0x10
  40da70:	sub	x19, x19, #0x1
  40da74:	b	40da5c <feof@plt+0xbb8c>
  40da78:	ldr	x0, [sp, #56]
  40da7c:	str	x21, [x0]
  40da80:	ldr	x0, [sp, #56]
  40da84:	str	wzr, [x0, #12]
  40da88:	nop
  40da8c:	ldp	x19, x20, [sp, #16]
  40da90:	ldr	x21, [sp, #32]
  40da94:	ldp	x29, x30, [sp], #64
  40da98:	ret
  40da9c:	stp	x29, x30, [sp, #-48]!
  40daa0:	mov	x29, sp
  40daa4:	str	x0, [sp, #24]
  40daa8:	str	wzr, [sp, #44]
  40daac:	ldr	x0, [sp, #24]
  40dab0:	ldr	w0, [x0, #8]
  40dab4:	ldr	w1, [sp, #44]
  40dab8:	cmp	w1, w0
  40dabc:	b.cs	40daec <feof@plt+0xbc1c>  // b.hs, b.nlast
  40dac0:	ldr	x0, [sp, #24]
  40dac4:	ldr	x1, [x0]
  40dac8:	ldr	w0, [sp, #44]
  40dacc:	lsl	x0, x0, #4
  40dad0:	add	x0, x1, x0
  40dad4:	ldr	x0, [x0]
  40dad8:	bl	401b20 <free@plt>
  40dadc:	ldr	w0, [sp, #44]
  40dae0:	add	w0, w0, #0x1
  40dae4:	str	w0, [sp, #44]
  40dae8:	b	40daac <feof@plt+0xbbdc>
  40daec:	ldr	x0, [sp, #24]
  40daf0:	ldr	x0, [x0]
  40daf4:	cmp	x0, #0x0
  40daf8:	b.eq	40db08 <feof@plt+0xbc38>  // b.none
  40dafc:	ldr	x0, [sp, #24]
  40db00:	ldr	x0, [x0]
  40db04:	bl	401d00 <_ZdaPv@plt>
  40db08:	nop
  40db0c:	ldp	x29, x30, [sp], #48
  40db10:	ret
  40db14:	stp	x29, x30, [sp, #-128]!
  40db18:	mov	x29, sp
  40db1c:	stp	x19, x20, [sp, #16]
  40db20:	str	x21, [sp, #32]
  40db24:	str	x0, [sp, #72]
  40db28:	str	x1, [sp, #64]
  40db2c:	str	x2, [sp, #56]
  40db30:	ldr	x0, [sp, #64]
  40db34:	cmp	x0, #0x0
  40db38:	cset	w0, ne  // ne = any
  40db3c:	and	w0, w0, #0xff
  40db40:	mov	w3, w0
  40db44:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40db48:	add	x2, x0, #0x398
  40db4c:	mov	w1, #0x28                  	// #40
  40db50:	mov	w0, w3
  40db54:	bl	406594 <feof@plt+0x46c4>
  40db58:	ldr	x0, [sp, #64]
  40db5c:	bl	40f4e4 <_ZdlPvm@@Base+0x440>
  40db60:	str	x0, [sp, #104]
  40db64:	ldr	x0, [sp, #72]
  40db68:	ldr	w0, [x0, #8]
  40db6c:	mov	w1, w0
  40db70:	ldr	x0, [sp, #104]
  40db74:	udiv	x2, x0, x1
  40db78:	mul	x1, x2, x1
  40db7c:	sub	x0, x0, x1
  40db80:	str	w0, [sp, #124]
  40db84:	ldr	x0, [sp, #72]
  40db88:	ldr	x1, [x0]
  40db8c:	ldr	w0, [sp, #124]
  40db90:	lsl	x0, x0, #4
  40db94:	add	x0, x1, x0
  40db98:	ldr	x0, [x0]
  40db9c:	cmp	x0, #0x0
  40dba0:	b.eq	40dc30 <feof@plt+0xbd60>  // b.none
  40dba4:	ldr	x0, [sp, #72]
  40dba8:	ldr	x1, [x0]
  40dbac:	ldr	w0, [sp, #124]
  40dbb0:	lsl	x0, x0, #4
  40dbb4:	add	x0, x1, x0
  40dbb8:	ldr	x0, [x0]
  40dbbc:	ldr	x1, [sp, #64]
  40dbc0:	bl	401db0 <strcmp@plt>
  40dbc4:	cmp	w0, #0x0
  40dbc8:	b.ne	40dc04 <feof@plt+0xbd34>  // b.any
  40dbcc:	ldr	x0, [sp, #72]
  40dbd0:	ldr	x1, [x0]
  40dbd4:	ldr	w0, [sp, #124]
  40dbd8:	lsl	x0, x0, #4
  40dbdc:	add	x0, x1, x0
  40dbe0:	ldr	x1, [sp, #56]
  40dbe4:	str	x1, [x0, #8]
  40dbe8:	ldr	x0, [sp, #72]
  40dbec:	ldr	x1, [x0]
  40dbf0:	ldr	w0, [sp, #124]
  40dbf4:	lsl	x0, x0, #4
  40dbf8:	add	x0, x1, x0
  40dbfc:	ldr	x0, [x0]
  40dc00:	b	40df30 <feof@plt+0xc060>
  40dc04:	ldr	w0, [sp, #124]
  40dc08:	cmp	w0, #0x0
  40dc0c:	b.ne	40dc20 <feof@plt+0xbd50>  // b.any
  40dc10:	ldr	x0, [sp, #72]
  40dc14:	ldr	w0, [x0, #8]
  40dc18:	sub	w0, w0, #0x1
  40dc1c:	b	40dc28 <feof@plt+0xbd58>
  40dc20:	ldr	w0, [sp, #124]
  40dc24:	sub	w0, w0, #0x1
  40dc28:	str	w0, [sp, #124]
  40dc2c:	b	40db84 <feof@plt+0xbcb4>
  40dc30:	ldr	x0, [sp, #56]
  40dc34:	cmp	x0, #0x0
  40dc38:	b.ne	40dc44 <feof@plt+0xbd74>  // b.any
  40dc3c:	mov	x0, #0x0                   	// #0
  40dc40:	b	40df30 <feof@plt+0xc060>
  40dc44:	ldr	x0, [sp, #72]
  40dc48:	ldr	w0, [x0, #12]
  40dc4c:	lsl	w1, w0, #2
  40dc50:	ldr	x0, [sp, #72]
  40dc54:	ldr	w0, [x0, #8]
  40dc58:	cmp	w1, w0
  40dc5c:	b.cc	40dec0 <feof@plt+0xbff0>  // b.lo, b.ul, b.last
  40dc60:	ldr	x0, [sp, #72]
  40dc64:	ldr	x0, [x0]
  40dc68:	str	x0, [sp, #96]
  40dc6c:	ldr	x0, [sp, #72]
  40dc70:	ldr	w0, [x0, #8]
  40dc74:	str	w0, [sp, #92]
  40dc78:	ldr	x0, [sp, #72]
  40dc7c:	ldr	w0, [x0, #8]
  40dc80:	bl	40f5b0 <_ZdlPvm@@Base+0x50c>
  40dc84:	mov	w1, w0
  40dc88:	ldr	x0, [sp, #72]
  40dc8c:	str	w1, [x0, #8]
  40dc90:	ldr	x0, [sp, #72]
  40dc94:	ldr	w0, [x0, #8]
  40dc98:	mov	w19, w0
  40dc9c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40dca0:	cmp	x19, x0
  40dca4:	b.hi	40dcc4 <feof@plt+0xbdf4>  // b.pmore
  40dca8:	lsl	x0, x19, #4
  40dcac:	bl	401a00 <_Znam@plt>
  40dcb0:	mov	x21, x0
  40dcb4:	mov	x20, x21
  40dcb8:	sub	x0, x19, #0x1
  40dcbc:	mov	x19, x0
  40dcc0:	b	40dcc8 <feof@plt+0xbdf8>
  40dcc4:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40dcc8:	cmp	x19, #0x0
  40dccc:	b.lt	40dce4 <feof@plt+0xbe14>  // b.tstop
  40dcd0:	mov	x0, x20
  40dcd4:	bl	40d9e8 <feof@plt+0xbb18>
  40dcd8:	add	x20, x20, #0x10
  40dcdc:	sub	x19, x19, #0x1
  40dce0:	b	40dcc8 <feof@plt+0xbdf8>
  40dce4:	ldr	x0, [sp, #72]
  40dce8:	str	x21, [x0]
  40dcec:	str	wzr, [sp, #120]
  40dcf0:	ldr	w1, [sp, #120]
  40dcf4:	ldr	w0, [sp, #92]
  40dcf8:	cmp	w1, w0
  40dcfc:	b.cs	40de40 <feof@plt+0xbf70>  // b.hs, b.nlast
  40dd00:	ldr	w0, [sp, #120]
  40dd04:	lsl	x0, x0, #4
  40dd08:	ldr	x1, [sp, #96]
  40dd0c:	add	x0, x1, x0
  40dd10:	ldr	x0, [x0]
  40dd14:	cmp	x0, #0x0
  40dd18:	b.eq	40de30 <feof@plt+0xbf60>  // b.none
  40dd1c:	ldr	w0, [sp, #120]
  40dd20:	lsl	x0, x0, #4
  40dd24:	ldr	x1, [sp, #96]
  40dd28:	add	x0, x1, x0
  40dd2c:	ldr	x0, [x0, #8]
  40dd30:	cmp	x0, #0x0
  40dd34:	b.ne	40dd54 <feof@plt+0xbe84>  // b.any
  40dd38:	ldr	w0, [sp, #120]
  40dd3c:	lsl	x0, x0, #4
  40dd40:	ldr	x1, [sp, #96]
  40dd44:	add	x0, x1, x0
  40dd48:	ldr	x0, [x0]
  40dd4c:	bl	401b20 <free@plt>
  40dd50:	b	40de30 <feof@plt+0xbf60>
  40dd54:	ldr	w0, [sp, #120]
  40dd58:	lsl	x0, x0, #4
  40dd5c:	ldr	x1, [sp, #96]
  40dd60:	add	x0, x1, x0
  40dd64:	ldr	x0, [x0]
  40dd68:	bl	40f4e4 <_ZdlPvm@@Base+0x440>
  40dd6c:	mov	x1, x0
  40dd70:	ldr	x0, [sp, #72]
  40dd74:	ldr	w0, [x0, #8]
  40dd78:	mov	w0, w0
  40dd7c:	udiv	x2, x1, x0
  40dd80:	mul	x0, x2, x0
  40dd84:	sub	x0, x1, x0
  40dd88:	str	w0, [sp, #116]
  40dd8c:	ldr	x0, [sp, #72]
  40dd90:	ldr	x1, [x0]
  40dd94:	ldr	w0, [sp, #116]
  40dd98:	lsl	x0, x0, #4
  40dd9c:	add	x0, x1, x0
  40dda0:	ldr	x0, [x0]
  40dda4:	cmp	x0, #0x0
  40dda8:	b.eq	40ddd8 <feof@plt+0xbf08>  // b.none
  40ddac:	ldr	w0, [sp, #116]
  40ddb0:	cmp	w0, #0x0
  40ddb4:	b.ne	40ddc8 <feof@plt+0xbef8>  // b.any
  40ddb8:	ldr	x0, [sp, #72]
  40ddbc:	ldr	w0, [x0, #8]
  40ddc0:	sub	w0, w0, #0x1
  40ddc4:	b	40ddd0 <feof@plt+0xbf00>
  40ddc8:	ldr	w0, [sp, #116]
  40ddcc:	sub	w0, w0, #0x1
  40ddd0:	str	w0, [sp, #116]
  40ddd4:	b	40dd8c <feof@plt+0xbebc>
  40ddd8:	ldr	w0, [sp, #120]
  40dddc:	lsl	x0, x0, #4
  40dde0:	ldr	x1, [sp, #96]
  40dde4:	add	x1, x1, x0
  40dde8:	ldr	x0, [sp, #72]
  40ddec:	ldr	x2, [x0]
  40ddf0:	ldr	w0, [sp, #116]
  40ddf4:	lsl	x0, x0, #4
  40ddf8:	add	x0, x2, x0
  40ddfc:	ldr	x1, [x1]
  40de00:	str	x1, [x0]
  40de04:	ldr	w0, [sp, #120]
  40de08:	lsl	x0, x0, #4
  40de0c:	ldr	x1, [sp, #96]
  40de10:	add	x1, x1, x0
  40de14:	ldr	x0, [sp, #72]
  40de18:	ldr	x2, [x0]
  40de1c:	ldr	w0, [sp, #116]
  40de20:	lsl	x0, x0, #4
  40de24:	add	x0, x2, x0
  40de28:	ldr	x1, [x1, #8]
  40de2c:	str	x1, [x0, #8]
  40de30:	ldr	w0, [sp, #120]
  40de34:	add	w0, w0, #0x1
  40de38:	str	w0, [sp, #120]
  40de3c:	b	40dcf0 <feof@plt+0xbe20>
  40de40:	ldr	x0, [sp, #72]
  40de44:	ldr	w0, [x0, #8]
  40de48:	mov	w1, w0
  40de4c:	ldr	x0, [sp, #104]
  40de50:	udiv	x2, x0, x1
  40de54:	mul	x1, x2, x1
  40de58:	sub	x0, x0, x1
  40de5c:	str	w0, [sp, #124]
  40de60:	ldr	x0, [sp, #72]
  40de64:	ldr	x1, [x0]
  40de68:	ldr	w0, [sp, #124]
  40de6c:	lsl	x0, x0, #4
  40de70:	add	x0, x1, x0
  40de74:	ldr	x0, [x0]
  40de78:	cmp	x0, #0x0
  40de7c:	b.eq	40deac <feof@plt+0xbfdc>  // b.none
  40de80:	ldr	w0, [sp, #124]
  40de84:	cmp	w0, #0x0
  40de88:	b.ne	40de9c <feof@plt+0xbfcc>  // b.any
  40de8c:	ldr	x0, [sp, #72]
  40de90:	ldr	w0, [x0, #8]
  40de94:	sub	w0, w0, #0x1
  40de98:	b	40dea4 <feof@plt+0xbfd4>
  40de9c:	ldr	w0, [sp, #124]
  40dea0:	sub	w0, w0, #0x1
  40dea4:	str	w0, [sp, #124]
  40dea8:	b	40de60 <feof@plt+0xbf90>
  40deac:	ldr	x0, [sp, #96]
  40deb0:	cmp	x0, #0x0
  40deb4:	b.eq	40dec0 <feof@plt+0xbff0>  // b.none
  40deb8:	ldr	x0, [sp, #96]
  40debc:	bl	401d00 <_ZdaPv@plt>
  40dec0:	ldr	x0, [sp, #64]
  40dec4:	bl	401a90 <strlen@plt>
  40dec8:	add	x0, x0, #0x1
  40decc:	bl	401de0 <malloc@plt>
  40ded0:	str	x0, [sp, #80]
  40ded4:	ldr	x1, [sp, #64]
  40ded8:	ldr	x0, [sp, #80]
  40dedc:	bl	401b90 <strcpy@plt>
  40dee0:	ldr	x0, [sp, #72]
  40dee4:	ldr	x1, [x0]
  40dee8:	ldr	w0, [sp, #124]
  40deec:	lsl	x0, x0, #4
  40def0:	add	x0, x1, x0
  40def4:	ldr	x1, [sp, #80]
  40def8:	str	x1, [x0]
  40defc:	ldr	x0, [sp, #72]
  40df00:	ldr	x1, [x0]
  40df04:	ldr	w0, [sp, #124]
  40df08:	lsl	x0, x0, #4
  40df0c:	add	x0, x1, x0
  40df10:	ldr	x1, [sp, #56]
  40df14:	str	x1, [x0, #8]
  40df18:	ldr	x0, [sp, #72]
  40df1c:	ldr	w0, [x0, #12]
  40df20:	add	w1, w0, #0x1
  40df24:	ldr	x0, [sp, #72]
  40df28:	str	w1, [x0, #12]
  40df2c:	ldr	x0, [sp, #80]
  40df30:	ldp	x19, x20, [sp, #16]
  40df34:	ldr	x21, [sp, #32]
  40df38:	ldp	x29, x30, [sp], #128
  40df3c:	ret
  40df40:	stp	x29, x30, [sp, #-48]!
  40df44:	mov	x29, sp
  40df48:	str	x0, [sp, #24]
  40df4c:	str	x1, [sp, #16]
  40df50:	ldr	x0, [sp, #16]
  40df54:	cmp	x0, #0x0
  40df58:	cset	w0, ne  // ne = any
  40df5c:	and	w0, w0, #0xff
  40df60:	mov	w3, w0
  40df64:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40df68:	add	x2, x0, #0x398
  40df6c:	mov	w1, #0x28                  	// #40
  40df70:	mov	w0, w3
  40df74:	bl	406594 <feof@plt+0x46c4>
  40df78:	ldr	x0, [sp, #16]
  40df7c:	bl	40f4e4 <_ZdlPvm@@Base+0x440>
  40df80:	mov	x1, x0
  40df84:	ldr	x0, [sp, #24]
  40df88:	ldr	w0, [x0, #8]
  40df8c:	mov	w0, w0
  40df90:	udiv	x2, x1, x0
  40df94:	mul	x0, x2, x0
  40df98:	sub	x0, x1, x0
  40df9c:	str	w0, [sp, #44]
  40dfa0:	ldr	x0, [sp, #24]
  40dfa4:	ldr	x1, [x0]
  40dfa8:	ldr	w0, [sp, #44]
  40dfac:	lsl	x0, x0, #4
  40dfb0:	add	x0, x1, x0
  40dfb4:	ldr	x0, [x0]
  40dfb8:	cmp	x0, #0x0
  40dfbc:	b.eq	40e030 <feof@plt+0xc160>  // b.none
  40dfc0:	ldr	x0, [sp, #24]
  40dfc4:	ldr	x1, [x0]
  40dfc8:	ldr	w0, [sp, #44]
  40dfcc:	lsl	x0, x0, #4
  40dfd0:	add	x0, x1, x0
  40dfd4:	ldr	x0, [x0]
  40dfd8:	ldr	x1, [sp, #16]
  40dfdc:	bl	401db0 <strcmp@plt>
  40dfe0:	cmp	w0, #0x0
  40dfe4:	b.ne	40e004 <feof@plt+0xc134>  // b.any
  40dfe8:	ldr	x0, [sp, #24]
  40dfec:	ldr	x1, [x0]
  40dff0:	ldr	w0, [sp, #44]
  40dff4:	lsl	x0, x0, #4
  40dff8:	add	x0, x1, x0
  40dffc:	ldr	x0, [x0, #8]
  40e000:	b	40e034 <feof@plt+0xc164>
  40e004:	ldr	w0, [sp, #44]
  40e008:	cmp	w0, #0x0
  40e00c:	b.ne	40e020 <feof@plt+0xc150>  // b.any
  40e010:	ldr	x0, [sp, #24]
  40e014:	ldr	w0, [x0, #8]
  40e018:	sub	w0, w0, #0x1
  40e01c:	b	40e028 <feof@plt+0xc158>
  40e020:	ldr	w0, [sp, #44]
  40e024:	sub	w0, w0, #0x1
  40e028:	str	w0, [sp, #44]
  40e02c:	b	40dfa0 <feof@plt+0xc0d0>
  40e030:	mov	x0, #0x0                   	// #0
  40e034:	ldp	x29, x30, [sp], #48
  40e038:	ret
  40e03c:	stp	x29, x30, [sp, #-48]!
  40e040:	mov	x29, sp
  40e044:	str	x0, [sp, #24]
  40e048:	str	x1, [sp, #16]
  40e04c:	ldr	x0, [sp, #16]
  40e050:	ldr	x0, [x0]
  40e054:	str	x0, [sp, #32]
  40e058:	ldr	x0, [sp, #32]
  40e05c:	cmp	x0, #0x0
  40e060:	cset	w0, ne  // ne = any
  40e064:	and	w0, w0, #0xff
  40e068:	mov	w3, w0
  40e06c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40e070:	add	x2, x0, #0x398
  40e074:	mov	w1, #0x28                  	// #40
  40e078:	mov	w0, w3
  40e07c:	bl	406594 <feof@plt+0x46c4>
  40e080:	ldr	x0, [sp, #32]
  40e084:	bl	40f4e4 <_ZdlPvm@@Base+0x440>
  40e088:	mov	x1, x0
  40e08c:	ldr	x0, [sp, #24]
  40e090:	ldr	w0, [x0, #8]
  40e094:	mov	w0, w0
  40e098:	udiv	x2, x1, x0
  40e09c:	mul	x0, x2, x0
  40e0a0:	sub	x0, x1, x0
  40e0a4:	str	w0, [sp, #44]
  40e0a8:	ldr	x0, [sp, #24]
  40e0ac:	ldr	x1, [x0]
  40e0b0:	ldr	w0, [sp, #44]
  40e0b4:	lsl	x0, x0, #4
  40e0b8:	add	x0, x1, x0
  40e0bc:	ldr	x0, [x0]
  40e0c0:	cmp	x0, #0x0
  40e0c4:	b.eq	40e158 <feof@plt+0xc288>  // b.none
  40e0c8:	ldr	x0, [sp, #24]
  40e0cc:	ldr	x1, [x0]
  40e0d0:	ldr	w0, [sp, #44]
  40e0d4:	lsl	x0, x0, #4
  40e0d8:	add	x0, x1, x0
  40e0dc:	ldr	x0, [x0]
  40e0e0:	ldr	x1, [sp, #32]
  40e0e4:	bl	401db0 <strcmp@plt>
  40e0e8:	cmp	w0, #0x0
  40e0ec:	b.ne	40e12c <feof@plt+0xc25c>  // b.any
  40e0f0:	ldr	x0, [sp, #24]
  40e0f4:	ldr	x1, [x0]
  40e0f8:	ldr	w0, [sp, #44]
  40e0fc:	lsl	x0, x0, #4
  40e100:	add	x0, x1, x0
  40e104:	ldr	x1, [x0]
  40e108:	ldr	x0, [sp, #16]
  40e10c:	str	x1, [x0]
  40e110:	ldr	x0, [sp, #24]
  40e114:	ldr	x1, [x0]
  40e118:	ldr	w0, [sp, #44]
  40e11c:	lsl	x0, x0, #4
  40e120:	add	x0, x1, x0
  40e124:	ldr	x0, [x0, #8]
  40e128:	b	40e15c <feof@plt+0xc28c>
  40e12c:	ldr	w0, [sp, #44]
  40e130:	cmp	w0, #0x0
  40e134:	b.ne	40e148 <feof@plt+0xc278>  // b.any
  40e138:	ldr	x0, [sp, #24]
  40e13c:	ldr	w0, [x0, #8]
  40e140:	sub	w0, w0, #0x1
  40e144:	b	40e150 <feof@plt+0xc280>
  40e148:	ldr	w0, [sp, #44]
  40e14c:	sub	w0, w0, #0x1
  40e150:	str	w0, [sp, #44]
  40e154:	b	40e0a8 <feof@plt+0xc1d8>
  40e158:	mov	x0, #0x0                   	// #0
  40e15c:	ldp	x29, x30, [sp], #48
  40e160:	ret
  40e164:	sub	sp, sp, #0x10
  40e168:	str	x0, [sp, #8]
  40e16c:	str	x1, [sp]
  40e170:	ldr	x0, [sp, #8]
  40e174:	ldr	x1, [sp]
  40e178:	str	x1, [x0]
  40e17c:	ldr	x0, [sp, #8]
  40e180:	str	wzr, [x0, #8]
  40e184:	nop
  40e188:	add	sp, sp, #0x10
  40e18c:	ret
  40e190:	sub	sp, sp, #0x30
  40e194:	str	x0, [sp, #24]
  40e198:	str	x1, [sp, #16]
  40e19c:	str	x2, [sp, #8]
  40e1a0:	ldr	x0, [sp, #24]
  40e1a4:	ldr	x0, [x0]
  40e1a8:	ldr	w0, [x0, #8]
  40e1ac:	str	w0, [sp, #44]
  40e1b0:	ldr	x0, [sp, #24]
  40e1b4:	ldr	x0, [x0]
  40e1b8:	ldr	x0, [x0]
  40e1bc:	str	x0, [sp, #32]
  40e1c0:	ldr	x0, [sp, #24]
  40e1c4:	ldr	w0, [x0, #8]
  40e1c8:	ldr	w1, [sp, #44]
  40e1cc:	cmp	w1, w0
  40e1d0:	b.ls	40e274 <feof@plt+0xc3a4>  // b.plast
  40e1d4:	ldr	x0, [sp, #24]
  40e1d8:	ldr	w0, [x0, #8]
  40e1dc:	mov	w0, w0
  40e1e0:	lsl	x0, x0, #4
  40e1e4:	ldr	x1, [sp, #32]
  40e1e8:	add	x0, x1, x0
  40e1ec:	ldr	x0, [x0]
  40e1f0:	cmp	x0, #0x0
  40e1f4:	b.eq	40e25c <feof@plt+0xc38c>  // b.none
  40e1f8:	ldr	x0, [sp, #24]
  40e1fc:	ldr	w0, [x0, #8]
  40e200:	mov	w0, w0
  40e204:	lsl	x0, x0, #4
  40e208:	ldr	x1, [sp, #32]
  40e20c:	add	x0, x1, x0
  40e210:	ldr	x1, [x0]
  40e214:	ldr	x0, [sp, #16]
  40e218:	str	x1, [x0]
  40e21c:	ldr	x0, [sp, #24]
  40e220:	ldr	w0, [x0, #8]
  40e224:	mov	w0, w0
  40e228:	lsl	x0, x0, #4
  40e22c:	ldr	x1, [sp, #32]
  40e230:	add	x0, x1, x0
  40e234:	ldr	x1, [x0, #8]
  40e238:	ldr	x0, [sp, #8]
  40e23c:	str	x1, [x0]
  40e240:	ldr	x0, [sp, #24]
  40e244:	ldr	w0, [x0, #8]
  40e248:	add	w1, w0, #0x1
  40e24c:	ldr	x0, [sp, #24]
  40e250:	str	w1, [x0, #8]
  40e254:	mov	w0, #0x1                   	// #1
  40e258:	b	40e278 <feof@plt+0xc3a8>
  40e25c:	ldr	x0, [sp, #24]
  40e260:	ldr	w0, [x0, #8]
  40e264:	add	w1, w0, #0x1
  40e268:	ldr	x0, [sp, #24]
  40e26c:	str	w1, [x0, #8]
  40e270:	b	40e1c0 <feof@plt+0xc2f0>
  40e274:	mov	w0, #0x0                   	// #0
  40e278:	add	sp, sp, #0x30
  40e27c:	ret
  40e280:	sub	sp, sp, #0x10
  40e284:	str	x0, [sp, #8]
  40e288:	ldr	x0, [sp, #8]
  40e28c:	mov	w1, #0xffffffff            	// #-1
  40e290:	str	w1, [x0]
  40e294:	ldr	x0, [sp, #8]
  40e298:	str	xzr, [x0, #8]
  40e29c:	nop
  40e2a0:	add	sp, sp, #0x10
  40e2a4:	ret
  40e2a8:	stp	x29, x30, [sp, #-64]!
  40e2ac:	mov	x29, sp
  40e2b0:	stp	x19, x20, [sp, #16]
  40e2b4:	str	x21, [sp, #32]
  40e2b8:	str	x0, [sp, #56]
  40e2bc:	ldr	x0, [sp, #56]
  40e2c0:	mov	w1, #0x11                  	// #17
  40e2c4:	str	w1, [x0, #8]
  40e2c8:	mov	x19, #0x11                  	// #17
  40e2cc:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40e2d0:	cmp	x19, x0
  40e2d4:	b.hi	40e2f4 <feof@plt+0xc424>  // b.pmore
  40e2d8:	lsl	x0, x19, #4
  40e2dc:	bl	401a00 <_Znam@plt>
  40e2e0:	mov	x21, x0
  40e2e4:	mov	x20, x21
  40e2e8:	sub	x0, x19, #0x1
  40e2ec:	mov	x19, x0
  40e2f0:	b	40e2f8 <feof@plt+0xc428>
  40e2f4:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40e2f8:	cmp	x19, #0x0
  40e2fc:	b.lt	40e314 <feof@plt+0xc444>  // b.tstop
  40e300:	mov	x0, x20
  40e304:	bl	40e280 <feof@plt+0xc3b0>
  40e308:	add	x20, x20, #0x10
  40e30c:	sub	x19, x19, #0x1
  40e310:	b	40e2f8 <feof@plt+0xc428>
  40e314:	ldr	x0, [sp, #56]
  40e318:	str	x21, [x0]
  40e31c:	ldr	x0, [sp, #56]
  40e320:	str	wzr, [x0, #12]
  40e324:	nop
  40e328:	ldp	x19, x20, [sp, #16]
  40e32c:	ldr	x21, [sp, #32]
  40e330:	ldp	x29, x30, [sp], #64
  40e334:	ret
  40e338:	stp	x29, x30, [sp, #-48]!
  40e33c:	mov	x29, sp
  40e340:	str	x0, [sp, #24]
  40e344:	str	wzr, [sp, #44]
  40e348:	ldr	x0, [sp, #24]
  40e34c:	ldr	w0, [x0, #8]
  40e350:	ldr	w1, [sp, #44]
  40e354:	cmp	w1, w0
  40e358:	b.cs	40e3a8 <feof@plt+0xc4d8>  // b.hs, b.nlast
  40e35c:	ldr	x0, [sp, #24]
  40e360:	ldr	x1, [x0]
  40e364:	ldr	w0, [sp, #44]
  40e368:	lsl	x0, x0, #4
  40e36c:	add	x0, x1, x0
  40e370:	ldr	x0, [x0, #8]
  40e374:	cmp	x0, #0x0
  40e378:	b.eq	40e398 <feof@plt+0xc4c8>  // b.none
  40e37c:	ldr	x0, [sp, #24]
  40e380:	ldr	x1, [x0]
  40e384:	ldr	w0, [sp, #44]
  40e388:	lsl	x0, x0, #4
  40e38c:	add	x0, x1, x0
  40e390:	ldr	x0, [x0, #8]
  40e394:	bl	401d00 <_ZdaPv@plt>
  40e398:	ldr	w0, [sp, #44]
  40e39c:	add	w0, w0, #0x1
  40e3a0:	str	w0, [sp, #44]
  40e3a4:	b	40e348 <feof@plt+0xc478>
  40e3a8:	ldr	x0, [sp, #24]
  40e3ac:	ldr	x0, [x0]
  40e3b0:	cmp	x0, #0x0
  40e3b4:	b.eq	40e3c4 <feof@plt+0xc4f4>  // b.none
  40e3b8:	ldr	x0, [sp, #24]
  40e3bc:	ldr	x0, [x0]
  40e3c0:	bl	401d00 <_ZdaPv@plt>
  40e3c4:	nop
  40e3c8:	ldp	x29, x30, [sp], #48
  40e3cc:	ret
  40e3d0:	stp	x29, x30, [sp, #-112]!
  40e3d4:	mov	x29, sp
  40e3d8:	stp	x19, x20, [sp, #16]
  40e3dc:	str	x21, [sp, #32]
  40e3e0:	str	x0, [sp, #72]
  40e3e4:	str	w1, [sp, #68]
  40e3e8:	str	x2, [sp, #56]
  40e3ec:	ldr	w0, [sp, #68]
  40e3f0:	mvn	w0, w0
  40e3f4:	lsr	w0, w0, #31
  40e3f8:	and	w0, w0, #0xff
  40e3fc:	mov	w3, w0
  40e400:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40e404:	add	x2, x0, #0x398
  40e408:	mov	w1, #0x2c                  	// #44
  40e40c:	mov	w0, w3
  40e410:	bl	406594 <feof@plt+0x46c4>
  40e414:	ldr	w0, [sp, #68]
  40e418:	str	w0, [sp, #96]
  40e41c:	ldr	x0, [sp, #72]
  40e420:	ldr	w1, [x0, #8]
  40e424:	ldr	w0, [sp, #96]
  40e428:	udiv	w2, w0, w1
  40e42c:	mul	w1, w2, w1
  40e430:	sub	w0, w0, w1
  40e434:	str	w0, [sp, #108]
  40e438:	ldr	x0, [sp, #72]
  40e43c:	ldr	x1, [x0]
  40e440:	ldr	w0, [sp, #108]
  40e444:	lsl	x0, x0, #4
  40e448:	add	x0, x1, x0
  40e44c:	ldr	w0, [x0]
  40e450:	cmp	w0, #0x0
  40e454:	b.lt	40e504 <feof@plt+0xc634>  // b.tstop
  40e458:	ldr	x0, [sp, #72]
  40e45c:	ldr	x1, [x0]
  40e460:	ldr	w0, [sp, #108]
  40e464:	lsl	x0, x0, #4
  40e468:	add	x0, x1, x0
  40e46c:	ldr	w0, [x0]
  40e470:	ldr	w1, [sp, #68]
  40e474:	cmp	w1, w0
  40e478:	b.ne	40e4d8 <feof@plt+0xc608>  // b.any
  40e47c:	ldr	x0, [sp, #72]
  40e480:	ldr	x1, [x0]
  40e484:	ldr	w0, [sp, #108]
  40e488:	lsl	x0, x0, #4
  40e48c:	add	x0, x1, x0
  40e490:	ldr	x0, [x0, #8]
  40e494:	cmp	x0, #0x0
  40e498:	b.eq	40e4b8 <feof@plt+0xc5e8>  // b.none
  40e49c:	ldr	x0, [sp, #72]
  40e4a0:	ldr	x1, [x0]
  40e4a4:	ldr	w0, [sp, #108]
  40e4a8:	lsl	x0, x0, #4
  40e4ac:	add	x0, x1, x0
  40e4b0:	ldr	x0, [x0, #8]
  40e4b4:	bl	401d00 <_ZdaPv@plt>
  40e4b8:	ldr	x0, [sp, #72]
  40e4bc:	ldr	x1, [x0]
  40e4c0:	ldr	w0, [sp, #108]
  40e4c4:	lsl	x0, x0, #4
  40e4c8:	add	x0, x1, x0
  40e4cc:	ldr	x1, [sp, #56]
  40e4d0:	str	x1, [x0, #8]
  40e4d4:	b	40e7c4 <feof@plt+0xc8f4>
  40e4d8:	ldr	w0, [sp, #108]
  40e4dc:	cmp	w0, #0x0
  40e4e0:	b.ne	40e4f4 <feof@plt+0xc624>  // b.any
  40e4e4:	ldr	x0, [sp, #72]
  40e4e8:	ldr	w0, [x0, #8]
  40e4ec:	sub	w0, w0, #0x1
  40e4f0:	b	40e4fc <feof@plt+0xc62c>
  40e4f4:	ldr	w0, [sp, #108]
  40e4f8:	sub	w0, w0, #0x1
  40e4fc:	str	w0, [sp, #108]
  40e500:	b	40e438 <feof@plt+0xc568>
  40e504:	ldr	x0, [sp, #56]
  40e508:	cmp	x0, #0x0
  40e50c:	b.eq	40e7c0 <feof@plt+0xc8f0>  // b.none
  40e510:	ldr	x0, [sp, #72]
  40e514:	ldr	w1, [x0, #12]
  40e518:	mov	w0, w1
  40e51c:	lsl	w0, w0, #1
  40e520:	add	w1, w0, w1
  40e524:	ldr	x0, [sp, #72]
  40e528:	ldr	w0, [x0, #8]
  40e52c:	lsl	w0, w0, #1
  40e530:	cmp	w1, w0
  40e534:	b.cc	40e770 <feof@plt+0xc8a0>  // b.lo, b.ul, b.last
  40e538:	ldr	x0, [sp, #72]
  40e53c:	ldr	x0, [x0]
  40e540:	str	x0, [sp, #88]
  40e544:	ldr	x0, [sp, #72]
  40e548:	ldr	w0, [x0, #8]
  40e54c:	str	w0, [sp, #84]
  40e550:	ldr	x0, [sp, #72]
  40e554:	ldr	w0, [x0, #8]
  40e558:	bl	40f5b0 <_ZdlPvm@@Base+0x50c>
  40e55c:	mov	w1, w0
  40e560:	ldr	x0, [sp, #72]
  40e564:	str	w1, [x0, #8]
  40e568:	ldr	x0, [sp, #72]
  40e56c:	ldr	w0, [x0, #8]
  40e570:	mov	w19, w0
  40e574:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40e578:	cmp	x19, x0
  40e57c:	b.hi	40e59c <feof@plt+0xc6cc>  // b.pmore
  40e580:	lsl	x0, x19, #4
  40e584:	bl	401a00 <_Znam@plt>
  40e588:	mov	x21, x0
  40e58c:	mov	x20, x21
  40e590:	sub	x0, x19, #0x1
  40e594:	mov	x19, x0
  40e598:	b	40e5a0 <feof@plt+0xc6d0>
  40e59c:	bl	401d90 <__cxa_throw_bad_array_new_length@plt>
  40e5a0:	cmp	x19, #0x0
  40e5a4:	b.lt	40e5bc <feof@plt+0xc6ec>  // b.tstop
  40e5a8:	mov	x0, x20
  40e5ac:	bl	40e280 <feof@plt+0xc3b0>
  40e5b0:	add	x20, x20, #0x10
  40e5b4:	sub	x19, x19, #0x1
  40e5b8:	b	40e5a0 <feof@plt+0xc6d0>
  40e5bc:	ldr	x0, [sp, #72]
  40e5c0:	str	x21, [x0]
  40e5c4:	str	wzr, [sp, #104]
  40e5c8:	ldr	w1, [sp, #104]
  40e5cc:	ldr	w0, [sp, #84]
  40e5d0:	cmp	w1, w0
  40e5d4:	b.cs	40e6f4 <feof@plt+0xc824>  // b.hs, b.nlast
  40e5d8:	ldr	w0, [sp, #104]
  40e5dc:	lsl	x0, x0, #4
  40e5e0:	ldr	x1, [sp, #88]
  40e5e4:	add	x0, x1, x0
  40e5e8:	ldr	w0, [x0]
  40e5ec:	cmp	w0, #0x0
  40e5f0:	b.lt	40e6e4 <feof@plt+0xc814>  // b.tstop
  40e5f4:	ldr	w0, [sp, #104]
  40e5f8:	lsl	x0, x0, #4
  40e5fc:	ldr	x1, [sp, #88]
  40e600:	add	x0, x1, x0
  40e604:	ldr	x0, [x0, #8]
  40e608:	cmp	x0, #0x0
  40e60c:	b.eq	40e6e4 <feof@plt+0xc814>  // b.none
  40e610:	ldr	w0, [sp, #104]
  40e614:	lsl	x0, x0, #4
  40e618:	ldr	x1, [sp, #88]
  40e61c:	add	x0, x1, x0
  40e620:	ldr	w0, [x0]
  40e624:	mov	w1, w0
  40e628:	ldr	x0, [sp, #72]
  40e62c:	ldr	w0, [x0, #8]
  40e630:	udiv	w2, w1, w0
  40e634:	mul	w0, w2, w0
  40e638:	sub	w0, w1, w0
  40e63c:	str	w0, [sp, #100]
  40e640:	ldr	x0, [sp, #72]
  40e644:	ldr	x1, [x0]
  40e648:	ldr	w0, [sp, #100]
  40e64c:	lsl	x0, x0, #4
  40e650:	add	x0, x1, x0
  40e654:	ldr	w0, [x0]
  40e658:	cmp	w0, #0x0
  40e65c:	b.lt	40e68c <feof@plt+0xc7bc>  // b.tstop
  40e660:	ldr	w0, [sp, #100]
  40e664:	cmp	w0, #0x0
  40e668:	b.ne	40e67c <feof@plt+0xc7ac>  // b.any
  40e66c:	ldr	x0, [sp, #72]
  40e670:	ldr	w0, [x0, #8]
  40e674:	sub	w0, w0, #0x1
  40e678:	b	40e684 <feof@plt+0xc7b4>
  40e67c:	ldr	w0, [sp, #100]
  40e680:	sub	w0, w0, #0x1
  40e684:	str	w0, [sp, #100]
  40e688:	b	40e640 <feof@plt+0xc770>
  40e68c:	ldr	w0, [sp, #104]
  40e690:	lsl	x0, x0, #4
  40e694:	ldr	x1, [sp, #88]
  40e698:	add	x1, x1, x0
  40e69c:	ldr	x0, [sp, #72]
  40e6a0:	ldr	x2, [x0]
  40e6a4:	ldr	w0, [sp, #100]
  40e6a8:	lsl	x0, x0, #4
  40e6ac:	add	x0, x2, x0
  40e6b0:	ldr	w1, [x1]
  40e6b4:	str	w1, [x0]
  40e6b8:	ldr	w0, [sp, #104]
  40e6bc:	lsl	x0, x0, #4
  40e6c0:	ldr	x1, [sp, #88]
  40e6c4:	add	x1, x1, x0
  40e6c8:	ldr	x0, [sp, #72]
  40e6cc:	ldr	x2, [x0]
  40e6d0:	ldr	w0, [sp, #100]
  40e6d4:	lsl	x0, x0, #4
  40e6d8:	add	x0, x2, x0
  40e6dc:	ldr	x1, [x1, #8]
  40e6e0:	str	x1, [x0, #8]
  40e6e4:	ldr	w0, [sp, #104]
  40e6e8:	add	w0, w0, #0x1
  40e6ec:	str	w0, [sp, #104]
  40e6f0:	b	40e5c8 <feof@plt+0xc6f8>
  40e6f4:	ldr	x0, [sp, #72]
  40e6f8:	ldr	w1, [x0, #8]
  40e6fc:	ldr	w0, [sp, #96]
  40e700:	udiv	w2, w0, w1
  40e704:	mul	w1, w2, w1
  40e708:	sub	w0, w0, w1
  40e70c:	str	w0, [sp, #108]
  40e710:	ldr	x0, [sp, #72]
  40e714:	ldr	x1, [x0]
  40e718:	ldr	w0, [sp, #108]
  40e71c:	lsl	x0, x0, #4
  40e720:	add	x0, x1, x0
  40e724:	ldr	w0, [x0]
  40e728:	cmp	w0, #0x0
  40e72c:	b.lt	40e75c <feof@plt+0xc88c>  // b.tstop
  40e730:	ldr	w0, [sp, #108]
  40e734:	cmp	w0, #0x0
  40e738:	b.ne	40e74c <feof@plt+0xc87c>  // b.any
  40e73c:	ldr	x0, [sp, #72]
  40e740:	ldr	w0, [x0, #8]
  40e744:	sub	w0, w0, #0x1
  40e748:	b	40e754 <feof@plt+0xc884>
  40e74c:	ldr	w0, [sp, #108]
  40e750:	sub	w0, w0, #0x1
  40e754:	str	w0, [sp, #108]
  40e758:	b	40e710 <feof@plt+0xc840>
  40e75c:	ldr	x0, [sp, #88]
  40e760:	cmp	x0, #0x0
  40e764:	b.eq	40e770 <feof@plt+0xc8a0>  // b.none
  40e768:	ldr	x0, [sp, #88]
  40e76c:	bl	401d00 <_ZdaPv@plt>
  40e770:	ldr	x0, [sp, #72]
  40e774:	ldr	x1, [x0]
  40e778:	ldr	w0, [sp, #108]
  40e77c:	lsl	x0, x0, #4
  40e780:	add	x0, x1, x0
  40e784:	ldr	w1, [sp, #68]
  40e788:	str	w1, [x0]
  40e78c:	ldr	x0, [sp, #72]
  40e790:	ldr	x1, [x0]
  40e794:	ldr	w0, [sp, #108]
  40e798:	lsl	x0, x0, #4
  40e79c:	add	x0, x1, x0
  40e7a0:	ldr	x1, [sp, #56]
  40e7a4:	str	x1, [x0, #8]
  40e7a8:	ldr	x0, [sp, #72]
  40e7ac:	ldr	w0, [x0, #12]
  40e7b0:	add	w1, w0, #0x1
  40e7b4:	ldr	x0, [sp, #72]
  40e7b8:	str	w1, [x0, #12]
  40e7bc:	b	40e7c4 <feof@plt+0xc8f4>
  40e7c0:	nop
  40e7c4:	ldp	x19, x20, [sp, #16]
  40e7c8:	ldr	x21, [sp, #32]
  40e7cc:	ldp	x29, x30, [sp], #112
  40e7d0:	ret
  40e7d4:	stp	x29, x30, [sp, #-48]!
  40e7d8:	mov	x29, sp
  40e7dc:	str	x0, [sp, #24]
  40e7e0:	str	w1, [sp, #20]
  40e7e4:	ldr	w0, [sp, #20]
  40e7e8:	mvn	w0, w0
  40e7ec:	lsr	w0, w0, #31
  40e7f0:	and	w0, w0, #0xff
  40e7f4:	mov	w3, w0
  40e7f8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40e7fc:	add	x2, x0, #0x398
  40e800:	mov	w1, #0x2c                  	// #44
  40e804:	mov	w0, w3
  40e808:	bl	406594 <feof@plt+0x46c4>
  40e80c:	ldr	w0, [sp, #20]
  40e810:	ldr	x1, [sp, #24]
  40e814:	ldr	w1, [x1, #8]
  40e818:	udiv	w2, w0, w1
  40e81c:	mul	w1, w2, w1
  40e820:	sub	w0, w0, w1
  40e824:	str	w0, [sp, #44]
  40e828:	ldr	x0, [sp, #24]
  40e82c:	ldr	x1, [x0]
  40e830:	ldr	w0, [sp, #44]
  40e834:	lsl	x0, x0, #4
  40e838:	add	x0, x1, x0
  40e83c:	ldr	w0, [x0]
  40e840:	cmp	w0, #0x0
  40e844:	b.lt	40e8b4 <feof@plt+0xc9e4>  // b.tstop
  40e848:	ldr	x0, [sp, #24]
  40e84c:	ldr	x1, [x0]
  40e850:	ldr	w0, [sp, #44]
  40e854:	lsl	x0, x0, #4
  40e858:	add	x0, x1, x0
  40e85c:	ldr	w0, [x0]
  40e860:	ldr	w1, [sp, #20]
  40e864:	cmp	w1, w0
  40e868:	b.ne	40e888 <feof@plt+0xc9b8>  // b.any
  40e86c:	ldr	x0, [sp, #24]
  40e870:	ldr	x1, [x0]
  40e874:	ldr	w0, [sp, #44]
  40e878:	lsl	x0, x0, #4
  40e87c:	add	x0, x1, x0
  40e880:	ldr	x0, [x0, #8]
  40e884:	b	40e8b8 <feof@plt+0xc9e8>
  40e888:	ldr	w0, [sp, #44]
  40e88c:	cmp	w0, #0x0
  40e890:	b.ne	40e8a4 <feof@plt+0xc9d4>  // b.any
  40e894:	ldr	x0, [sp, #24]
  40e898:	ldr	w0, [x0, #8]
  40e89c:	sub	w0, w0, #0x1
  40e8a0:	b	40e8ac <feof@plt+0xc9dc>
  40e8a4:	ldr	w0, [sp, #44]
  40e8a8:	sub	w0, w0, #0x1
  40e8ac:	str	w0, [sp, #44]
  40e8b0:	b	40e828 <feof@plt+0xc958>
  40e8b4:	mov	x0, #0x0                   	// #0
  40e8b8:	ldp	x29, x30, [sp], #48
  40e8bc:	ret
  40e8c0:	sub	sp, sp, #0x10
  40e8c4:	str	x0, [sp, #8]
  40e8c8:	str	x1, [sp]
  40e8cc:	ldr	x0, [sp, #8]
  40e8d0:	ldr	x1, [sp]
  40e8d4:	str	x1, [x0]
  40e8d8:	ldr	x0, [sp, #8]
  40e8dc:	str	wzr, [x0, #8]
  40e8e0:	nop
  40e8e4:	add	sp, sp, #0x10
  40e8e8:	ret
  40e8ec:	sub	sp, sp, #0x30
  40e8f0:	str	x0, [sp, #24]
  40e8f4:	str	x1, [sp, #16]
  40e8f8:	str	x2, [sp, #8]
  40e8fc:	ldr	x0, [sp, #24]
  40e900:	ldr	x0, [x0]
  40e904:	ldr	w0, [x0, #8]
  40e908:	str	w0, [sp, #44]
  40e90c:	ldr	x0, [sp, #24]
  40e910:	ldr	x0, [x0]
  40e914:	ldr	x0, [x0]
  40e918:	str	x0, [sp, #32]
  40e91c:	ldr	x0, [sp, #24]
  40e920:	ldr	w0, [x0, #8]
  40e924:	ldr	w1, [sp, #44]
  40e928:	cmp	w1, w0
  40e92c:	b.ls	40e9d0 <feof@plt+0xcb00>  // b.plast
  40e930:	ldr	x0, [sp, #24]
  40e934:	ldr	w0, [x0, #8]
  40e938:	mov	w0, w0
  40e93c:	lsl	x0, x0, #4
  40e940:	ldr	x1, [sp, #32]
  40e944:	add	x0, x1, x0
  40e948:	ldr	w0, [x0]
  40e94c:	cmp	w0, #0x0
  40e950:	b.lt	40e9b8 <feof@plt+0xcae8>  // b.tstop
  40e954:	ldr	x0, [sp, #24]
  40e958:	ldr	w0, [x0, #8]
  40e95c:	mov	w0, w0
  40e960:	lsl	x0, x0, #4
  40e964:	ldr	x1, [sp, #32]
  40e968:	add	x0, x1, x0
  40e96c:	ldr	w1, [x0]
  40e970:	ldr	x0, [sp, #16]
  40e974:	str	w1, [x0]
  40e978:	ldr	x0, [sp, #24]
  40e97c:	ldr	w0, [x0, #8]
  40e980:	mov	w0, w0
  40e984:	lsl	x0, x0, #4
  40e988:	ldr	x1, [sp, #32]
  40e98c:	add	x0, x1, x0
  40e990:	ldr	x1, [x0, #8]
  40e994:	ldr	x0, [sp, #8]
  40e998:	str	x1, [x0]
  40e99c:	ldr	x0, [sp, #24]
  40e9a0:	ldr	w0, [x0, #8]
  40e9a4:	add	w1, w0, #0x1
  40e9a8:	ldr	x0, [sp, #24]
  40e9ac:	str	w1, [x0, #8]
  40e9b0:	mov	w0, #0x1                   	// #1
  40e9b4:	b	40e9d4 <feof@plt+0xcb04>
  40e9b8:	ldr	x0, [sp, #24]
  40e9bc:	ldr	w0, [x0, #8]
  40e9c0:	add	w1, w0, #0x1
  40e9c4:	ldr	x0, [sp, #24]
  40e9c8:	str	w1, [x0, #8]
  40e9cc:	b	40e91c <feof@plt+0xca4c>
  40e9d0:	mov	w0, #0x0                   	// #0
  40e9d4:	add	sp, sp, #0x30
  40e9d8:	ret
  40e9dc:	stp	x29, x30, [sp, #-64]!
  40e9e0:	mov	x29, sp
  40e9e4:	str	x19, [sp, #16]
  40e9e8:	str	x0, [sp, #40]
  40e9ec:	ldr	x0, [sp, #40]
  40e9f0:	str	wzr, [x0]
  40e9f4:	ldr	x0, [sp, #40]
  40e9f8:	add	x0, x0, #0x8
  40e9fc:	bl	40da0c <feof@plt+0xbb3c>
  40ea00:	ldr	x0, [sp, #40]
  40ea04:	add	x0, x0, #0x818
  40ea08:	bl	40e2a8 <feof@plt+0xc3d8>
  40ea0c:	str	wzr, [sp, #60]
  40ea10:	ldr	w0, [sp, #60]
  40ea14:	cmp	w0, #0xff
  40ea18:	b.gt	40ea44 <feof@plt+0xcb74>
  40ea1c:	ldr	x1, [sp, #40]
  40ea20:	ldrsw	x0, [sp, #60]
  40ea24:	add	x0, x0, #0x2
  40ea28:	lsl	x0, x0, #3
  40ea2c:	add	x0, x1, x0
  40ea30:	str	xzr, [x0, #8]
  40ea34:	ldr	w0, [sp, #60]
  40ea38:	add	w0, w0, #0x1
  40ea3c:	str	w0, [sp, #60]
  40ea40:	b	40ea10 <feof@plt+0xcb40>
  40ea44:	str	wzr, [sp, #60]
  40ea48:	ldr	w0, [sp, #60]
  40ea4c:	cmp	w0, #0xff
  40ea50:	b.gt	40ea94 <feof@plt+0xcbc4>
  40ea54:	ldr	x1, [sp, #40]
  40ea58:	ldrsw	x0, [sp, #60]
  40ea5c:	add	x0, x0, #0x104
  40ea60:	lsl	x0, x0, #3
  40ea64:	add	x0, x1, x0
  40ea68:	str	xzr, [x0, #8]
  40ea6c:	ldr	w0, [sp, #60]
  40ea70:	add	w0, w0, #0x1
  40ea74:	str	w0, [sp, #60]
  40ea78:	b	40ea48 <feof@plt+0xcb78>
  40ea7c:	mov	x19, x0
  40ea80:	ldr	x0, [sp, #40]
  40ea84:	add	x0, x0, #0x8
  40ea88:	bl	40da9c <feof@plt+0xbbcc>
  40ea8c:	mov	x0, x19
  40ea90:	bl	401e80 <_Unwind_Resume@plt>
  40ea94:	nop
  40ea98:	ldr	x19, [sp, #16]
  40ea9c:	ldp	x29, x30, [sp], #64
  40eaa0:	ret
  40eaa4:	stp	x29, x30, [sp, #-32]!
  40eaa8:	mov	x29, sp
  40eaac:	str	x0, [sp, #24]
  40eab0:	ldr	x0, [sp, #24]
  40eab4:	add	x0, x0, #0x818
  40eab8:	bl	40e338 <feof@plt+0xc468>
  40eabc:	ldr	x0, [sp, #24]
  40eac0:	add	x0, x0, #0x8
  40eac4:	bl	40da9c <feof@plt+0xbbcc>
  40eac8:	nop
  40eacc:	ldp	x29, x30, [sp], #32
  40ead0:	ret
  40ead4:	stp	x29, x30, [sp, #-64]!
  40ead8:	mov	x29, sp
  40eadc:	str	x19, [sp, #16]
  40eae0:	str	x0, [sp, #40]
  40eae4:	strb	w1, [sp, #39]
  40eae8:	ldrb	w0, [sp, #39]
  40eaec:	ldr	x1, [sp, #40]
  40eaf0:	sxtw	x0, w0
  40eaf4:	add	x0, x0, #0x2
  40eaf8:	lsl	x0, x0, #3
  40eafc:	add	x0, x1, x0
  40eb00:	ldr	x0, [x0, #8]
  40eb04:	cmp	x0, #0x0
  40eb08:	b.ne	40eba8 <feof@plt+0xccd8>  // b.any
  40eb0c:	add	x3, sp, #0x30
  40eb10:	mov	x2, #0x4                   	// #4
  40eb14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40eb18:	add	x1, x0, #0x3c0
  40eb1c:	mov	x0, x3
  40eb20:	bl	401a20 <memcpy@plt>
  40eb24:	add	x19, sp, #0x30
  40eb28:	add	x19, x19, #0x4
  40eb2c:	ldrb	w0, [sp, #39]
  40eb30:	bl	40d7fc <feof@plt+0xb92c>
  40eb34:	mov	x1, x0
  40eb38:	mov	x0, x19
  40eb3c:	bl	401b90 <strcpy@plt>
  40eb40:	mov	x0, #0x10                  	// #16
  40eb44:	bl	40efe8 <_Znwm@@Base>
  40eb48:	str	x0, [sp, #56]
  40eb4c:	ldr	x0, [sp, #40]
  40eb50:	ldr	w0, [x0]
  40eb54:	add	w2, w0, #0x1
  40eb58:	ldr	x1, [sp, #40]
  40eb5c:	str	w2, [x1]
  40eb60:	ldr	x1, [sp, #56]
  40eb64:	str	w0, [x1]
  40eb68:	ldr	x0, [sp, #56]
  40eb6c:	mov	w1, #0xffffffff            	// #-1
  40eb70:	str	w1, [x0, #4]
  40eb74:	add	x0, sp, #0x30
  40eb78:	bl	4112bc <_ZdlPvm@@Base+0x2218>
  40eb7c:	mov	x1, x0
  40eb80:	ldr	x0, [sp, #56]
  40eb84:	str	x1, [x0, #8]
  40eb88:	ldrb	w0, [sp, #39]
  40eb8c:	ldr	x1, [sp, #40]
  40eb90:	sxtw	x0, w0
  40eb94:	add	x0, x0, #0x2
  40eb98:	lsl	x0, x0, #3
  40eb9c:	add	x0, x1, x0
  40eba0:	ldr	x1, [sp, #56]
  40eba4:	str	x1, [x0, #8]
  40eba8:	ldrb	w0, [sp, #39]
  40ebac:	ldr	x1, [sp, #40]
  40ebb0:	sxtw	x0, w0
  40ebb4:	add	x0, x0, #0x2
  40ebb8:	lsl	x0, x0, #3
  40ebbc:	add	x0, x1, x0
  40ebc0:	ldr	x0, [x0, #8]
  40ebc4:	ldr	x19, [sp, #16]
  40ebc8:	ldp	x29, x30, [sp], #64
  40ebcc:	ret
  40ebd0:	stp	x29, x30, [sp, #-32]!
  40ebd4:	mov	x29, sp
  40ebd8:	str	w0, [sp, #28]
  40ebdc:	ldr	w1, [sp, #28]
  40ebe0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ebe4:	add	x0, x0, #0x190
  40ebe8:	bl	40ee80 <feof@plt+0xcfb0>
  40ebec:	ldp	x29, x30, [sp], #32
  40ebf0:	ret
  40ebf4:	stp	x29, x30, [sp, #-32]!
  40ebf8:	mov	x29, sp
  40ebfc:	str	x0, [sp, #24]
  40ec00:	ldr	x0, [sp, #24]
  40ec04:	cmp	x0, #0x0
  40ec08:	b.eq	40ec34 <feof@plt+0xcd64>  // b.none
  40ec0c:	ldr	x0, [sp, #24]
  40ec10:	ldrb	w0, [x0]
  40ec14:	cmp	w0, #0x0
  40ec18:	b.eq	40ec34 <feof@plt+0xcd64>  // b.none
  40ec1c:	ldr	x0, [sp, #24]
  40ec20:	ldrb	w0, [x0]
  40ec24:	cmp	w0, #0x20
  40ec28:	b.eq	40ec34 <feof@plt+0xcd64>  // b.none
  40ec2c:	mov	w0, #0x1                   	// #1
  40ec30:	b	40ec38 <feof@plt+0xcd68>
  40ec34:	mov	w0, #0x0                   	// #0
  40ec38:	mov	w3, w0
  40ec3c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40ec40:	add	x2, x0, #0x398
  40ec44:	mov	w1, #0x96                  	// #150
  40ec48:	mov	w0, w3
  40ec4c:	bl	406594 <feof@plt+0x46c4>
  40ec50:	ldr	x0, [sp, #24]
  40ec54:	add	x0, x0, #0x1
  40ec58:	ldrb	w0, [x0]
  40ec5c:	cmp	w0, #0x0
  40ec60:	b.ne	40ec80 <feof@plt+0xcdb0>  // b.any
  40ec64:	ldr	x0, [sp, #24]
  40ec68:	ldrb	w0, [x0]
  40ec6c:	mov	w1, w0
  40ec70:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ec74:	add	x0, x0, #0x190
  40ec78:	bl	40ead4 <feof@plt+0xcc04>
  40ec7c:	b	40ec94 <feof@plt+0xcdc4>
  40ec80:	ldr	x1, [sp, #24]
  40ec84:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ec88:	add	x0, x0, #0x190
  40ec8c:	bl	40ed38 <feof@plt+0xce68>
  40ec90:	nop
  40ec94:	ldp	x29, x30, [sp], #32
  40ec98:	ret
  40ec9c:	sub	sp, sp, #0x20
  40eca0:	str	x0, [sp, #8]
  40eca4:	ldr	x0, [sp, #8]
  40eca8:	str	x0, [sp, #24]
  40ecac:	ldr	x0, [sp, #24]
  40ecb0:	ldr	x0, [x0, #8]
  40ecb4:	add	sp, sp, #0x20
  40ecb8:	ret
  40ecbc:	stp	x29, x30, [sp, #-32]!
  40ecc0:	mov	x29, sp
  40ecc4:	str	w0, [sp, #28]
  40ecc8:	str	w1, [sp, #24]
  40eccc:	ldr	w0, [sp, #28]
  40ecd0:	cmp	w0, #0x1
  40ecd4:	b.ne	40ed10 <feof@plt+0xce40>  // b.any
  40ecd8:	ldr	w1, [sp, #24]
  40ecdc:	mov	w0, #0xffff                	// #65535
  40ece0:	cmp	w1, w0
  40ece4:	b.ne	40ed10 <feof@plt+0xce40>  // b.any
  40ece8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ecec:	add	x0, x0, #0x190
  40ecf0:	bl	40e9dc <feof@plt+0xcb0c>
  40ecf4:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  40ecf8:	add	x2, x0, #0x278
  40ecfc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40ed00:	add	x1, x0, #0x190
  40ed04:	adrp	x0, 40e000 <feof@plt+0xc130>
  40ed08:	add	x0, x0, #0xaa4
  40ed0c:	bl	401cc0 <__cxa_atexit@plt>
  40ed10:	nop
  40ed14:	ldp	x29, x30, [sp], #32
  40ed18:	ret
  40ed1c:	stp	x29, x30, [sp, #-16]!
  40ed20:	mov	x29, sp
  40ed24:	mov	w1, #0xffff                	// #65535
  40ed28:	mov	w0, #0x1                   	// #1
  40ed2c:	bl	40ecbc <feof@plt+0xcdec>
  40ed30:	ldp	x29, x30, [sp], #16
  40ed34:	ret
  40ed38:	stp	x29, x30, [sp, #-64]!
  40ed3c:	mov	x29, sp
  40ed40:	str	x0, [sp, #24]
  40ed44:	str	x1, [sp, #16]
  40ed48:	ldr	x0, [sp, #16]
  40ed4c:	ldrb	w0, [x0]
  40ed50:	cmp	w0, #0x63
  40ed54:	b.ne	40ee00 <feof@plt+0xcf30>  // b.any
  40ed58:	ldr	x0, [sp, #16]
  40ed5c:	add	x0, x0, #0x1
  40ed60:	ldrb	w0, [x0]
  40ed64:	cmp	w0, #0x68
  40ed68:	b.ne	40ee00 <feof@plt+0xcf30>  // b.any
  40ed6c:	ldr	x0, [sp, #16]
  40ed70:	add	x0, x0, #0x2
  40ed74:	ldrb	w0, [x0]
  40ed78:	cmp	w0, #0x61
  40ed7c:	b.ne	40ee00 <feof@plt+0xcf30>  // b.any
  40ed80:	ldr	x0, [sp, #16]
  40ed84:	add	x0, x0, #0x3
  40ed88:	ldrb	w0, [x0]
  40ed8c:	cmp	w0, #0x72
  40ed90:	b.ne	40ee00 <feof@plt+0xcf30>  // b.any
  40ed94:	ldr	x0, [sp, #16]
  40ed98:	add	x0, x0, #0x4
  40ed9c:	add	x1, sp, #0x28
  40eda0:	mov	w2, #0xa                   	// #10
  40eda4:	bl	401b10 <strtol@plt>
  40eda8:	str	x0, [sp, #48]
  40edac:	ldr	x0, [sp, #16]
  40edb0:	add	x1, x0, #0x4
  40edb4:	ldr	x0, [sp, #40]
  40edb8:	cmp	x1, x0
  40edbc:	b.eq	40ee00 <feof@plt+0xcf30>  // b.none
  40edc0:	ldr	x0, [sp, #40]
  40edc4:	ldrb	w0, [x0]
  40edc8:	cmp	w0, #0x0
  40edcc:	b.ne	40ee00 <feof@plt+0xcf30>  // b.any
  40edd0:	ldr	x0, [sp, #48]
  40edd4:	cmp	x0, #0x0
  40edd8:	b.lt	40ee00 <feof@plt+0xcf30>  // b.tstop
  40eddc:	ldr	x0, [sp, #48]
  40ede0:	cmp	x0, #0xff
  40ede4:	b.gt	40ee00 <feof@plt+0xcf30>
  40ede8:	ldr	x0, [sp, #48]
  40edec:	and	w0, w0, #0xff
  40edf0:	mov	w1, w0
  40edf4:	ldr	x0, [sp, #24]
  40edf8:	bl	40ead4 <feof@plt+0xcc04>
  40edfc:	b	40ee78 <feof@plt+0xcfa8>
  40ee00:	ldr	x0, [sp, #24]
  40ee04:	add	x0, x0, #0x8
  40ee08:	add	x1, sp, #0x10
  40ee0c:	bl	40e03c <feof@plt+0xc16c>
  40ee10:	str	x0, [sp, #56]
  40ee14:	ldr	x0, [sp, #56]
  40ee18:	cmp	x0, #0x0
  40ee1c:	b.ne	40ee74 <feof@plt+0xcfa4>  // b.any
  40ee20:	mov	x0, #0x10                  	// #16
  40ee24:	bl	401a00 <_Znam@plt>
  40ee28:	str	x0, [sp, #56]
  40ee2c:	ldr	x0, [sp, #24]
  40ee30:	ldr	w0, [x0]
  40ee34:	add	w2, w0, #0x1
  40ee38:	ldr	x1, [sp, #24]
  40ee3c:	str	w2, [x1]
  40ee40:	ldr	x1, [sp, #56]
  40ee44:	str	w0, [x1]
  40ee48:	ldr	x0, [sp, #56]
  40ee4c:	mov	w1, #0xffffffff            	// #-1
  40ee50:	str	w1, [x0, #4]
  40ee54:	ldr	x0, [sp, #24]
  40ee58:	add	x0, x0, #0x8
  40ee5c:	ldr	x1, [sp, #16]
  40ee60:	ldr	x2, [sp, #56]
  40ee64:	bl	40db14 <feof@plt+0xbc44>
  40ee68:	mov	x1, x0
  40ee6c:	ldr	x0, [sp, #56]
  40ee70:	str	x1, [x0, #8]
  40ee74:	ldr	x0, [sp, #56]
  40ee78:	ldp	x29, x30, [sp], #64
  40ee7c:	ret
  40ee80:	stp	x29, x30, [sp, #-48]!
  40ee84:	mov	x29, sp
  40ee88:	str	x0, [sp, #24]
  40ee8c:	str	w1, [sp, #20]
  40ee90:	ldr	w0, [sp, #20]
  40ee94:	cmp	w0, #0x0
  40ee98:	b.lt	40ef3c <feof@plt+0xd06c>  // b.tstop
  40ee9c:	ldr	w0, [sp, #20]
  40eea0:	cmp	w0, #0xff
  40eea4:	b.gt	40ef3c <feof@plt+0xd06c>
  40eea8:	ldr	x1, [sp, #24]
  40eeac:	ldrsw	x0, [sp, #20]
  40eeb0:	add	x0, x0, #0x104
  40eeb4:	lsl	x0, x0, #3
  40eeb8:	add	x0, x1, x0
  40eebc:	ldr	x0, [x0, #8]
  40eec0:	cmp	x0, #0x0
  40eec4:	b.ne	40ef20 <feof@plt+0xd050>  // b.any
  40eec8:	mov	x0, #0x10                  	// #16
  40eecc:	bl	40efe8 <_Znwm@@Base>
  40eed0:	str	x0, [sp, #32]
  40eed4:	ldr	x0, [sp, #24]
  40eed8:	ldr	w0, [x0]
  40eedc:	add	w2, w0, #0x1
  40eee0:	ldr	x1, [sp, #24]
  40eee4:	str	w2, [x1]
  40eee8:	ldr	x1, [sp, #32]
  40eeec:	str	w0, [x1]
  40eef0:	ldr	x0, [sp, #32]
  40eef4:	ldr	w1, [sp, #20]
  40eef8:	str	w1, [x0, #4]
  40eefc:	ldr	x0, [sp, #32]
  40ef00:	str	xzr, [x0, #8]
  40ef04:	ldr	x1, [sp, #24]
  40ef08:	ldrsw	x0, [sp, #20]
  40ef0c:	add	x0, x0, #0x104
  40ef10:	lsl	x0, x0, #3
  40ef14:	add	x0, x1, x0
  40ef18:	ldr	x1, [sp, #32]
  40ef1c:	str	x1, [x0, #8]
  40ef20:	ldr	x1, [sp, #24]
  40ef24:	ldrsw	x0, [sp, #20]
  40ef28:	add	x0, x0, #0x104
  40ef2c:	lsl	x0, x0, #3
  40ef30:	add	x0, x1, x0
  40ef34:	ldr	x0, [x0, #8]
  40ef38:	b	40efb0 <feof@plt+0xd0e0>
  40ef3c:	ldr	x0, [sp, #24]
  40ef40:	add	x0, x0, #0x818
  40ef44:	ldr	w1, [sp, #20]
  40ef48:	bl	40e7d4 <feof@plt+0xc904>
  40ef4c:	str	x0, [sp, #40]
  40ef50:	ldr	x0, [sp, #40]
  40ef54:	cmp	x0, #0x0
  40ef58:	b.ne	40efac <feof@plt+0xd0dc>  // b.any
  40ef5c:	mov	x0, #0x10                  	// #16
  40ef60:	bl	401a00 <_Znam@plt>
  40ef64:	str	x0, [sp, #40]
  40ef68:	ldr	x0, [sp, #24]
  40ef6c:	ldr	w0, [x0]
  40ef70:	add	w2, w0, #0x1
  40ef74:	ldr	x1, [sp, #24]
  40ef78:	str	w2, [x1]
  40ef7c:	ldr	x1, [sp, #40]
  40ef80:	str	w0, [x1]
  40ef84:	ldr	x0, [sp, #40]
  40ef88:	ldr	w1, [sp, #20]
  40ef8c:	str	w1, [x0, #4]
  40ef90:	ldr	x0, [sp, #40]
  40ef94:	str	xzr, [x0, #8]
  40ef98:	ldr	x0, [sp, #24]
  40ef9c:	add	x0, x0, #0x818
  40efa0:	ldr	x2, [sp, #40]
  40efa4:	ldr	w1, [sp, #20]
  40efa8:	bl	40e3d0 <feof@plt+0xc500>
  40efac:	ldr	x0, [sp, #40]
  40efb0:	ldp	x29, x30, [sp], #48
  40efb4:	ret
  40efb8:	stp	x29, x30, [sp, #-32]!
  40efbc:	mov	x29, sp
  40efc0:	str	x0, [sp, #24]
  40efc4:	ldr	x0, [sp, #24]
  40efc8:	bl	401a90 <strlen@plt>
  40efcc:	mov	x2, x0
  40efd0:	ldr	x1, [sp, #24]
  40efd4:	mov	w0, #0x2                   	// #2
  40efd8:	bl	401dd0 <write@plt>
  40efdc:	nop
  40efe0:	ldp	x29, x30, [sp], #32
  40efe4:	ret

000000000040efe8 <_Znwm@@Base>:
  40efe8:	stp	x29, x30, [sp, #-48]!
  40efec:	mov	x29, sp
  40eff0:	str	x0, [sp, #24]
  40eff4:	ldr	x0, [sp, #24]
  40eff8:	cmp	x0, #0x0
  40effc:	b.ne	40f00c <_Znwm@@Base+0x24>  // b.any
  40f000:	ldr	x0, [sp, #24]
  40f004:	add	x0, x0, #0x1
  40f008:	str	x0, [sp, #24]
  40f00c:	ldr	x0, [sp, #24]
  40f010:	mov	w0, w0
  40f014:	bl	401de0 <malloc@plt>
  40f018:	str	x0, [sp, #40]
  40f01c:	ldr	x0, [sp, #40]
  40f020:	cmp	x0, #0x0
  40f024:	b.ne	40f06c <_Znwm@@Base+0x84>  // b.any
  40f028:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f02c:	add	x0, x0, #0x5a0
  40f030:	ldr	x0, [x0]
  40f034:	cmp	x0, #0x0
  40f038:	b.eq	40f058 <_Znwm@@Base+0x70>  // b.none
  40f03c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f040:	add	x0, x0, #0x5a0
  40f044:	ldr	x0, [x0]
  40f048:	bl	40efb8 <feof@plt+0xd0e8>
  40f04c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f050:	add	x0, x0, #0x3d0
  40f054:	bl	40efb8 <feof@plt+0xd0e8>
  40f058:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f05c:	add	x0, x0, #0x3d8
  40f060:	bl	40efb8 <feof@plt+0xd0e8>
  40f064:	mov	w0, #0xffffffff            	// #-1
  40f068:	bl	401b60 <_exit@plt>
  40f06c:	ldr	x0, [sp, #40]
  40f070:	ldp	x29, x30, [sp], #48
  40f074:	ret

000000000040f078 <_ZdlPv@@Base>:
  40f078:	stp	x29, x30, [sp, #-32]!
  40f07c:	mov	x29, sp
  40f080:	str	x0, [sp, #24]
  40f084:	ldr	x0, [sp, #24]
  40f088:	cmp	x0, #0x0
  40f08c:	b.eq	40f098 <_ZdlPv@@Base+0x20>  // b.none
  40f090:	ldr	x0, [sp, #24]
  40f094:	bl	401b20 <free@plt>
  40f098:	nop
  40f09c:	ldp	x29, x30, [sp], #32
  40f0a0:	ret

000000000040f0a4 <_ZdlPvm@@Base>:
  40f0a4:	stp	x29, x30, [sp, #-32]!
  40f0a8:	mov	x29, sp
  40f0ac:	str	x0, [sp, #24]
  40f0b0:	str	x1, [sp, #16]
  40f0b4:	ldr	x0, [sp, #24]
  40f0b8:	cmp	x0, #0x0
  40f0bc:	b.eq	40f0c8 <_ZdlPvm@@Base+0x24>  // b.none
  40f0c0:	ldr	x0, [sp, #24]
  40f0c4:	bl	401b20 <free@plt>
  40f0c8:	nop
  40f0cc:	ldp	x29, x30, [sp], #32
  40f0d0:	ret
  40f0d4:	stp	x29, x30, [sp, #-64]!
  40f0d8:	mov	x29, sp
  40f0dc:	strb	w0, [sp, #31]
  40f0e0:	str	w1, [sp, #24]
  40f0e4:	str	w2, [sp, #20]
  40f0e8:	str	w3, [sp, #16]
  40f0ec:	ldr	w0, [sp, #20]
  40f0f0:	str	w0, [sp, #60]
  40f0f4:	ldr	w0, [sp, #16]
  40f0f8:	str	w0, [sp, #56]
  40f0fc:	str	wzr, [sp, #52]
  40f100:	ldr	w0, [sp, #52]
  40f104:	cmp	w0, #0x7
  40f108:	b.gt	40f244 <_ZdlPvm@@Base+0x1a0>
  40f10c:	mov	x0, #0x3                   	// #3
  40f110:	bl	401a00 <_Znam@plt>
  40f114:	str	x0, [sp, #40]
  40f118:	ldr	x0, [sp, #40]
  40f11c:	ldrb	w1, [sp, #31]
  40f120:	strb	w1, [x0]
  40f124:	ldr	w0, [sp, #52]
  40f128:	and	w1, w0, #0xff
  40f12c:	ldr	x0, [sp, #40]
  40f130:	add	x0, x0, #0x1
  40f134:	add	w1, w1, #0x30
  40f138:	and	w1, w1, #0xff
  40f13c:	strb	w1, [x0]
  40f140:	ldr	x0, [sp, #40]
  40f144:	add	x0, x0, #0x2
  40f148:	strb	wzr, [x0]
  40f14c:	ldr	w1, [sp, #24]
  40f150:	ldr	w0, [sp, #52]
  40f154:	add	w1, w1, w0
  40f158:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f15c:	add	x2, x0, #0x1b8
  40f160:	sxtw	x1, w1
  40f164:	mov	x0, x1
  40f168:	lsl	x0, x0, #1
  40f16c:	add	x0, x0, x1
  40f170:	lsl	x0, x0, #3
  40f174:	add	x0, x2, x0
  40f178:	ldr	x1, [sp, #40]
  40f17c:	str	x1, [x0]
  40f180:	ldr	w0, [sp, #60]
  40f184:	scvtf	d0, w0
  40f188:	ldr	w1, [sp, #24]
  40f18c:	ldr	w0, [sp, #52]
  40f190:	add	w1, w1, w0
  40f194:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40f198:	movk	x0, #0x4039, lsl #48
  40f19c:	fmov	d1, x0
  40f1a0:	fdiv	d0, d0, d1
  40f1a4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f1a8:	add	x2, x0, #0x1b8
  40f1ac:	sxtw	x1, w1
  40f1b0:	mov	x0, x1
  40f1b4:	lsl	x0, x0, #1
  40f1b8:	add	x0, x0, x1
  40f1bc:	lsl	x0, x0, #3
  40f1c0:	add	x0, x2, x0
  40f1c4:	str	d0, [x0, #8]
  40f1c8:	ldr	w0, [sp, #56]
  40f1cc:	scvtf	d0, w0
  40f1d0:	ldr	w1, [sp, #24]
  40f1d4:	ldr	w0, [sp, #52]
  40f1d8:	add	w1, w1, w0
  40f1dc:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40f1e0:	movk	x0, #0x4039, lsl #48
  40f1e4:	fmov	d1, x0
  40f1e8:	fdiv	d0, d0, d1
  40f1ec:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f1f0:	add	x2, x0, #0x1b8
  40f1f4:	sxtw	x1, w1
  40f1f8:	mov	x0, x1
  40f1fc:	lsl	x0, x0, #1
  40f200:	add	x0, x0, x1
  40f204:	lsl	x0, x0, #3
  40f208:	add	x0, x2, x0
  40f20c:	str	d0, [x0, #16]
  40f210:	ldr	w0, [sp, #60]
  40f214:	str	w0, [sp, #36]
  40f218:	ldr	w0, [sp, #56]
  40f21c:	str	w0, [sp, #60]
  40f220:	ldr	w0, [sp, #36]
  40f224:	lsr	w1, w0, #31
  40f228:	add	w0, w1, w0
  40f22c:	asr	w0, w0, #1
  40f230:	str	w0, [sp, #56]
  40f234:	ldr	w0, [sp, #52]
  40f238:	add	w0, w0, #0x1
  40f23c:	str	w0, [sp, #52]
  40f240:	b	40f100 <_ZdlPvm@@Base+0x5c>
  40f244:	nop
  40f248:	ldp	x29, x30, [sp], #64
  40f24c:	ret
  40f250:	stp	x29, x30, [sp, #-64]!
  40f254:	mov	x29, sp
  40f258:	str	x0, [sp, #40]
  40f25c:	str	w1, [sp, #36]
  40f260:	str	d0, [sp, #24]
  40f264:	str	d1, [sp, #16]
  40f268:	ldr	x0, [sp, #40]
  40f26c:	bl	401a90 <strlen@plt>
  40f270:	add	x0, x0, #0x1
  40f274:	bl	401a00 <_Znam@plt>
  40f278:	str	x0, [sp, #56]
  40f27c:	ldr	x1, [sp, #40]
  40f280:	ldr	x0, [sp, #56]
  40f284:	bl	401b90 <strcpy@plt>
  40f288:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f28c:	add	x2, x0, #0x1b8
  40f290:	ldrsw	x1, [sp, #36]
  40f294:	mov	x0, x1
  40f298:	lsl	x0, x0, #1
  40f29c:	add	x0, x0, x1
  40f2a0:	lsl	x0, x0, #3
  40f2a4:	add	x0, x2, x0
  40f2a8:	ldr	x1, [sp, #56]
  40f2ac:	str	x1, [x0]
  40f2b0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f2b4:	add	x2, x0, #0x1b8
  40f2b8:	ldrsw	x1, [sp, #36]
  40f2bc:	mov	x0, x1
  40f2c0:	lsl	x0, x0, #1
  40f2c4:	add	x0, x0, x1
  40f2c8:	lsl	x0, x0, #3
  40f2cc:	add	x0, x2, x0
  40f2d0:	ldr	d0, [sp, #24]
  40f2d4:	str	d0, [x0, #8]
  40f2d8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f2dc:	add	x2, x0, #0x1b8
  40f2e0:	ldrsw	x1, [sp, #36]
  40f2e4:	mov	x0, x1
  40f2e8:	lsl	x0, x0, #1
  40f2ec:	add	x0, x0, x1
  40f2f0:	lsl	x0, x0, #3
  40f2f4:	add	x0, x2, x0
  40f2f8:	ldr	d0, [sp, #16]
  40f2fc:	str	d0, [x0, #16]
  40f300:	nop
  40f304:	ldp	x29, x30, [sp], #64
  40f308:	ret
  40f30c:	stp	x29, x30, [sp, #-32]!
  40f310:	mov	x29, sp
  40f314:	str	x0, [sp, #24]
  40f318:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f31c:	add	x0, x0, #0x590
  40f320:	ldr	w0, [x0]
  40f324:	cmp	w0, #0x0
  40f328:	b.ne	40f478 <_ZdlPvm@@Base+0x3d4>  // b.any
  40f32c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f330:	add	x0, x0, #0x590
  40f334:	mov	w1, #0x1                   	// #1
  40f338:	str	w1, [x0]
  40f33c:	mov	w3, #0x349                 	// #841
  40f340:	mov	w2, #0x4a5                 	// #1189
  40f344:	mov	w1, #0x0                   	// #0
  40f348:	mov	w0, #0x61                  	// #97
  40f34c:	bl	40f0d4 <_ZdlPvm@@Base+0x30>
  40f350:	mov	w3, #0x3e8                 	// #1000
  40f354:	mov	w2, #0x586                 	// #1414
  40f358:	mov	w1, #0x8                   	// #8
  40f35c:	mov	w0, #0x62                  	// #98
  40f360:	bl	40f0d4 <_ZdlPvm@@Base+0x30>
  40f364:	mov	w3, #0x395                 	// #917
  40f368:	mov	w2, #0x511                 	// #1297
  40f36c:	mov	w1, #0x10                  	// #16
  40f370:	mov	w0, #0x63                  	// #99
  40f374:	bl	40f0d4 <_ZdlPvm@@Base+0x30>
  40f378:	mov	w3, #0x303                 	// #771
  40f37c:	mov	w2, #0x442                 	// #1090
  40f380:	mov	w1, #0x18                  	// #24
  40f384:	mov	w0, #0x64                  	// #100
  40f388:	bl	40f0d4 <_ZdlPvm@@Base+0x30>
  40f38c:	fmov	d1, #8.500000000000000000e+00
  40f390:	fmov	d0, #1.100000000000000000e+01
  40f394:	mov	w1, #0x20                  	// #32
  40f398:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f39c:	add	x0, x0, #0x3f0
  40f3a0:	bl	40f250 <_ZdlPvm@@Base+0x1ac>
  40f3a4:	fmov	d1, #8.500000000000000000e+00
  40f3a8:	fmov	d0, #1.400000000000000000e+01
  40f3ac:	mov	w1, #0x21                  	// #33
  40f3b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f3b4:	add	x0, x0, #0x3f8
  40f3b8:	bl	40f250 <_ZdlPvm@@Base+0x1ac>
  40f3bc:	fmov	d1, #1.100000000000000000e+01
  40f3c0:	fmov	d0, #1.700000000000000000e+01
  40f3c4:	mov	w1, #0x22                  	// #34
  40f3c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f3cc:	add	x0, x0, #0x400
  40f3d0:	bl	40f250 <_ZdlPvm@@Base+0x1ac>
  40f3d4:	fmov	d1, #1.700000000000000000e+01
  40f3d8:	fmov	d0, #1.100000000000000000e+01
  40f3dc:	mov	w1, #0x23                  	// #35
  40f3e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f3e4:	add	x0, x0, #0x408
  40f3e8:	bl	40f250 <_ZdlPvm@@Base+0x1ac>
  40f3ec:	fmov	d1, #5.500000000000000000e+00
  40f3f0:	fmov	d0, #8.500000000000000000e+00
  40f3f4:	mov	w1, #0x24                  	// #36
  40f3f8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f3fc:	add	x0, x0, #0x410
  40f400:	bl	40f250 <_ZdlPvm@@Base+0x1ac>
  40f404:	fmov	d1, #7.500000000000000000e+00
  40f408:	fmov	d0, #1.000000000000000000e+01
  40f40c:	mov	w1, #0x25                  	// #37
  40f410:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f414:	add	x0, x0, #0x420
  40f418:	bl	40f250 <_ZdlPvm@@Base+0x1ac>
  40f41c:	mov	x0, #0x800000000000        	// #140737488355328
  40f420:	movk	x0, #0x4010, lsl #48
  40f424:	fmov	d1, x0
  40f428:	fmov	d0, #9.500000000000000000e+00
  40f42c:	mov	w1, #0x26                  	// #38
  40f430:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f434:	add	x0, x0, #0x430
  40f438:	bl	40f250 <_ZdlPvm@@Base+0x1ac>
  40f43c:	fmov	d1, #3.875000000000000000e+00
  40f440:	fmov	d0, #7.500000000000000000e+00
  40f444:	mov	w1, #0x27                  	// #39
  40f448:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f44c:	add	x0, x0, #0x438
  40f450:	bl	40f250 <_ZdlPvm@@Base+0x1ac>
  40f454:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f458:	ldr	d1, [x0, #1096]
  40f45c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f460:	ldr	d0, [x0, #1104]
  40f464:	mov	w1, #0x28                  	// #40
  40f468:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f46c:	add	x0, x0, #0x440
  40f470:	bl	40f250 <_ZdlPvm@@Base+0x1ac>
  40f474:	b	40f47c <_ZdlPvm@@Base+0x3d8>
  40f478:	nop
  40f47c:	ldp	x29, x30, [sp], #32
  40f480:	ret
  40f484:	stp	x29, x30, [sp, #-32]!
  40f488:	mov	x29, sp
  40f48c:	str	w0, [sp, #28]
  40f490:	str	w1, [sp, #24]
  40f494:	ldr	w0, [sp, #28]
  40f498:	cmp	w0, #0x1
  40f49c:	b.ne	40f4bc <_ZdlPvm@@Base+0x418>  // b.any
  40f4a0:	ldr	w1, [sp, #24]
  40f4a4:	mov	w0, #0xffff                	// #65535
  40f4a8:	cmp	w1, w0
  40f4ac:	b.ne	40f4bc <_ZdlPvm@@Base+0x418>  // b.any
  40f4b0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  40f4b4:	add	x0, x0, #0x598
  40f4b8:	bl	40f30c <_ZdlPvm@@Base+0x268>
  40f4bc:	nop
  40f4c0:	ldp	x29, x30, [sp], #32
  40f4c4:	ret
  40f4c8:	stp	x29, x30, [sp, #-16]!
  40f4cc:	mov	x29, sp
  40f4d0:	mov	w1, #0xffff                	// #65535
  40f4d4:	mov	w0, #0x1                   	// #1
  40f4d8:	bl	40f484 <_ZdlPvm@@Base+0x3e0>
  40f4dc:	ldp	x29, x30, [sp], #16
  40f4e0:	ret
  40f4e4:	stp	x29, x30, [sp, #-48]!
  40f4e8:	mov	x29, sp
  40f4ec:	str	x0, [sp, #24]
  40f4f0:	ldr	x0, [sp, #24]
  40f4f4:	cmp	x0, #0x0
  40f4f8:	cset	w0, ne  // ne = any
  40f4fc:	and	w0, w0, #0xff
  40f500:	mov	w3, w0
  40f504:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f508:	add	x2, x0, #0x458
  40f50c:	mov	w1, #0x1b                  	// #27
  40f510:	mov	w0, w3
  40f514:	bl	406594 <feof@plt+0x46c4>
  40f518:	str	xzr, [sp, #40]
  40f51c:	ldr	x0, [sp, #24]
  40f520:	ldrb	w0, [x0]
  40f524:	cmp	w0, #0x0
  40f528:	b.eq	40f5a4 <_ZdlPvm@@Base+0x500>  // b.none
  40f52c:	ldr	x0, [sp, #40]
  40f530:	lsl	x0, x0, #4
  40f534:	str	x0, [sp, #40]
  40f538:	ldr	x0, [sp, #24]
  40f53c:	add	x1, x0, #0x1
  40f540:	str	x1, [sp, #24]
  40f544:	ldrb	w0, [x0]
  40f548:	and	x0, x0, #0xff
  40f54c:	ldr	x1, [sp, #40]
  40f550:	add	x0, x1, x0
  40f554:	str	x0, [sp, #40]
  40f558:	ldr	x0, [sp, #40]
  40f55c:	and	x0, x0, #0xf0000000
  40f560:	str	x0, [sp, #32]
  40f564:	ldr	x0, [sp, #32]
  40f568:	cmp	x0, #0x0
  40f56c:	cset	w0, ne  // ne = any
  40f570:	and	w0, w0, #0xff
  40f574:	cmp	w0, #0x0
  40f578:	b.eq	40f51c <_ZdlPvm@@Base+0x478>  // b.none
  40f57c:	ldr	x0, [sp, #32]
  40f580:	lsr	x0, x0, #24
  40f584:	ldr	x1, [sp, #40]
  40f588:	eor	x0, x1, x0
  40f58c:	str	x0, [sp, #40]
  40f590:	ldr	x1, [sp, #40]
  40f594:	ldr	x0, [sp, #32]
  40f598:	eor	x0, x1, x0
  40f59c:	str	x0, [sp, #40]
  40f5a0:	b	40f51c <_ZdlPvm@@Base+0x478>
  40f5a4:	ldr	x0, [sp, #40]
  40f5a8:	ldp	x29, x30, [sp], #48
  40f5ac:	ret
  40f5b0:	stp	x29, x30, [sp, #-48]!
  40f5b4:	mov	x29, sp
  40f5b8:	str	w0, [sp, #28]
  40f5bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f5c0:	add	x0, x0, #0x478
  40f5c4:	str	x0, [sp, #40]
  40f5c8:	ldr	x0, [sp, #40]
  40f5cc:	ldr	w0, [x0]
  40f5d0:	ldr	w1, [sp, #28]
  40f5d4:	cmp	w1, w0
  40f5d8:	b.cc	40f620 <_ZdlPvm@@Base+0x57c>  // b.lo, b.ul, b.last
  40f5dc:	ldr	x0, [sp, #40]
  40f5e0:	ldr	w0, [x0]
  40f5e4:	cmp	w0, #0x0
  40f5e8:	b.ne	40f610 <_ZdlPvm@@Base+0x56c>  // b.any
  40f5ec:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40f5f0:	add	x3, x0, #0x60
  40f5f4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40f5f8:	add	x2, x0, #0x60
  40f5fc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  40f600:	add	x1, x0, #0x60
  40f604:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f608:	add	x0, x0, #0x4d0
  40f60c:	bl	4068ec <feof@plt+0x4a1c>
  40f610:	ldr	x0, [sp, #40]
  40f614:	add	x0, x0, #0x4
  40f618:	str	x0, [sp, #40]
  40f61c:	b	40f5c8 <_ZdlPvm@@Base+0x524>
  40f620:	ldr	x0, [sp, #40]
  40f624:	ldr	w0, [x0]
  40f628:	ldp	x29, x30, [sp], #48
  40f62c:	ret
  40f630:	stp	x29, x30, [sp, #-80]!
  40f634:	mov	x29, sp
  40f638:	str	x19, [sp, #16]
  40f63c:	str	x0, [sp, #56]
  40f640:	str	x1, [sp, #48]
  40f644:	str	x2, [sp, #40]
  40f648:	str	w3, [sp, #36]
  40f64c:	str	w4, [sp, #32]
  40f650:	str	xzr, [sp, #72]
  40f654:	ldr	w0, [sp, #36]
  40f658:	cmp	w0, #0x0
  40f65c:	b.eq	40f670 <_ZdlPvm@@Base+0x5cc>  // b.none
  40f660:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40f664:	add	x0, x0, #0x4f0
  40f668:	bl	401e20 <getenv@plt>
  40f66c:	str	x0, [sp, #72]
  40f670:	str	xzr, [sp, #64]
  40f674:	ldr	x0, [sp, #48]
  40f678:	cmp	x0, #0x0
  40f67c:	b.eq	40f68c <_ZdlPvm@@Base+0x5e8>  // b.none
  40f680:	ldr	x0, [sp, #48]
  40f684:	bl	401e20 <getenv@plt>
  40f688:	str	x0, [sp, #64]
  40f68c:	ldr	x0, [sp, #64]
  40f690:	cmp	x0, #0x0
  40f694:	b.eq	40f6b8 <_ZdlPvm@@Base+0x614>  // b.none
  40f698:	ldr	x0, [sp, #64]
  40f69c:	ldrb	w0, [x0]
  40f6a0:	cmp	w0, #0x0
  40f6a4:	b.eq	40f6b8 <_ZdlPvm@@Base+0x614>  // b.none
  40f6a8:	ldr	x0, [sp, #64]
  40f6ac:	bl	401a90 <strlen@plt>
  40f6b0:	add	x1, x0, #0x1
  40f6b4:	b	40f6bc <_ZdlPvm@@Base+0x618>
  40f6b8:	mov	x1, #0x0                   	// #0
  40f6bc:	ldr	w0, [sp, #32]
  40f6c0:	cmp	w0, #0x0
  40f6c4:	b.eq	40f6d0 <_ZdlPvm@@Base+0x62c>  // b.none
  40f6c8:	mov	x0, #0x2                   	// #2
  40f6cc:	b	40f6d4 <_ZdlPvm@@Base+0x630>
  40f6d0:	mov	x0, #0x0                   	// #0
  40f6d4:	add	x19, x1, x0
  40f6d8:	ldr	x0, [sp, #72]
  40f6dc:	cmp	x0, #0x0
  40f6e0:	b.eq	40f704 <_ZdlPvm@@Base+0x660>  // b.none
  40f6e4:	ldr	x0, [sp, #72]
  40f6e8:	ldrb	w0, [x0]
  40f6ec:	cmp	w0, #0x0
  40f6f0:	b.eq	40f704 <_ZdlPvm@@Base+0x660>  // b.none
  40f6f4:	ldr	x0, [sp, #72]
  40f6f8:	bl	401a90 <strlen@plt>
  40f6fc:	add	x0, x0, #0x1
  40f700:	b	40f708 <_ZdlPvm@@Base+0x664>
  40f704:	mov	x0, #0x0                   	// #0
  40f708:	add	x19, x0, x19
  40f70c:	ldr	x0, [sp, #40]
  40f710:	cmp	x0, #0x0
  40f714:	b.eq	40f734 <_ZdlPvm@@Base+0x690>  // b.none
  40f718:	ldr	x0, [sp, #40]
  40f71c:	ldrb	w0, [x0]
  40f720:	cmp	w0, #0x0
  40f724:	b.eq	40f734 <_ZdlPvm@@Base+0x690>  // b.none
  40f728:	ldr	x0, [sp, #40]
  40f72c:	bl	401a90 <strlen@plt>
  40f730:	b	40f738 <_ZdlPvm@@Base+0x694>
  40f734:	mov	x0, #0x0                   	// #0
  40f738:	add	x0, x0, x19
  40f73c:	add	x0, x0, #0x1
  40f740:	bl	401a00 <_Znam@plt>
  40f744:	mov	x1, x0
  40f748:	ldr	x0, [sp, #56]
  40f74c:	str	x1, [x0]
  40f750:	ldr	x0, [sp, #56]
  40f754:	ldr	x0, [x0]
  40f758:	strb	wzr, [x0]
  40f75c:	ldr	x0, [sp, #64]
  40f760:	cmp	x0, #0x0
  40f764:	b.eq	40f7a4 <_ZdlPvm@@Base+0x700>  // b.none
  40f768:	ldr	x0, [sp, #64]
  40f76c:	ldrb	w0, [x0]
  40f770:	cmp	w0, #0x0
  40f774:	b.eq	40f7a4 <_ZdlPvm@@Base+0x700>  // b.none
  40f778:	ldr	x0, [sp, #56]
  40f77c:	ldr	x0, [x0]
  40f780:	ldr	x1, [sp, #64]
  40f784:	bl	401eb0 <strcat@plt>
  40f788:	ldr	x0, [sp, #56]
  40f78c:	ldr	x19, [x0]
  40f790:	mov	x0, x19
  40f794:	bl	401a90 <strlen@plt>
  40f798:	add	x0, x19, x0
  40f79c:	mov	w1, #0x3a                  	// #58
  40f7a0:	strh	w1, [x0]
  40f7a4:	ldr	w0, [sp, #32]
  40f7a8:	cmp	w0, #0x0
  40f7ac:	b.eq	40f7e8 <_ZdlPvm@@Base+0x744>  // b.none
  40f7b0:	ldr	x0, [sp, #56]
  40f7b4:	ldr	x19, [x0]
  40f7b8:	mov	x0, x19
  40f7bc:	bl	401a90 <strlen@plt>
  40f7c0:	add	x0, x19, x0
  40f7c4:	mov	w1, #0x2e                  	// #46
  40f7c8:	strh	w1, [x0]
  40f7cc:	ldr	x0, [sp, #56]
  40f7d0:	ldr	x19, [x0]
  40f7d4:	mov	x0, x19
  40f7d8:	bl	401a90 <strlen@plt>
  40f7dc:	add	x0, x19, x0
  40f7e0:	mov	w1, #0x3a                  	// #58
  40f7e4:	strh	w1, [x0]
  40f7e8:	ldr	x0, [sp, #72]
  40f7ec:	cmp	x0, #0x0
  40f7f0:	b.eq	40f830 <_ZdlPvm@@Base+0x78c>  // b.none
  40f7f4:	ldr	x0, [sp, #72]
  40f7f8:	ldrb	w0, [x0]
  40f7fc:	cmp	w0, #0x0
  40f800:	b.eq	40f830 <_ZdlPvm@@Base+0x78c>  // b.none
  40f804:	ldr	x0, [sp, #56]
  40f808:	ldr	x0, [x0]
  40f80c:	ldr	x1, [sp, #72]
  40f810:	bl	401eb0 <strcat@plt>
  40f814:	ldr	x0, [sp, #56]
  40f818:	ldr	x19, [x0]
  40f81c:	mov	x0, x19
  40f820:	bl	401a90 <strlen@plt>
  40f824:	add	x0, x19, x0
  40f828:	mov	w1, #0x3a                  	// #58
  40f82c:	strh	w1, [x0]
  40f830:	ldr	x0, [sp, #40]
  40f834:	cmp	x0, #0x0
  40f838:	b.eq	40f85c <_ZdlPvm@@Base+0x7b8>  // b.none
  40f83c:	ldr	x0, [sp, #40]
  40f840:	ldrb	w0, [x0]
  40f844:	cmp	w0, #0x0
  40f848:	b.eq	40f85c <_ZdlPvm@@Base+0x7b8>  // b.none
  40f84c:	ldr	x0, [sp, #56]
  40f850:	ldr	x0, [x0]
  40f854:	ldr	x1, [sp, #40]
  40f858:	bl	401eb0 <strcat@plt>
  40f85c:	ldr	x0, [sp, #56]
  40f860:	ldr	x0, [x0]
  40f864:	bl	401a90 <strlen@plt>
  40f868:	mov	w1, w0
  40f86c:	ldr	x0, [sp, #56]
  40f870:	str	w1, [x0, #8]
  40f874:	nop
  40f878:	ldr	x19, [sp, #16]
  40f87c:	ldp	x29, x30, [sp], #80
  40f880:	ret
  40f884:	stp	x29, x30, [sp, #-32]!
  40f888:	mov	x29, sp
  40f88c:	str	x0, [sp, #24]
  40f890:	ldr	x0, [sp, #24]
  40f894:	ldr	x0, [x0]
  40f898:	cmp	x0, #0x0
  40f89c:	b.eq	40f8ac <_ZdlPvm@@Base+0x808>  // b.none
  40f8a0:	ldr	x0, [sp, #24]
  40f8a4:	ldr	x0, [x0]
  40f8a8:	bl	401d00 <_ZdaPv@plt>
  40f8ac:	nop
  40f8b0:	ldp	x29, x30, [sp], #32
  40f8b4:	ret
  40f8b8:	stp	x29, x30, [sp, #-64]!
  40f8bc:	mov	x29, sp
  40f8c0:	str	x0, [sp, #24]
  40f8c4:	str	x1, [sp, #16]
  40f8c8:	ldr	x0, [sp, #24]
  40f8cc:	ldr	x0, [x0]
  40f8d0:	str	x0, [sp, #48]
  40f8d4:	ldr	x0, [sp, #48]
  40f8d8:	bl	401a90 <strlen@plt>
  40f8dc:	str	w0, [sp, #44]
  40f8e0:	ldr	x0, [sp, #16]
  40f8e4:	bl	401a90 <strlen@plt>
  40f8e8:	str	w0, [sp, #40]
  40f8ec:	ldr	w1, [sp, #44]
  40f8f0:	ldr	w0, [sp, #40]
  40f8f4:	add	w0, w1, w0
  40f8f8:	add	w0, w0, #0x2
  40f8fc:	mov	w0, w0
  40f900:	bl	401a00 <_Znam@plt>
  40f904:	mov	x1, x0
  40f908:	ldr	x0, [sp, #24]
  40f90c:	str	x1, [x0]
  40f910:	ldr	x0, [sp, #24]
  40f914:	ldr	x3, [x0]
  40f918:	ldr	x0, [sp, #24]
  40f91c:	ldr	w0, [x0, #8]
  40f920:	ldr	w1, [sp, #44]
  40f924:	sub	w0, w1, w0
  40f928:	mov	w0, w0
  40f92c:	mov	x2, x0
  40f930:	ldr	x1, [sp, #48]
  40f934:	mov	x0, x3
  40f938:	bl	401a20 <memcpy@plt>
  40f93c:	ldr	x0, [sp, #24]
  40f940:	ldr	x0, [x0]
  40f944:	str	x0, [sp, #56]
  40f948:	ldr	x0, [sp, #24]
  40f94c:	ldr	w0, [x0, #8]
  40f950:	ldr	w1, [sp, #44]
  40f954:	sub	w0, w1, w0
  40f958:	mov	w0, w0
  40f95c:	ldr	x1, [sp, #56]
  40f960:	add	x0, x1, x0
  40f964:	str	x0, [sp, #56]
  40f968:	ldr	x0, [sp, #24]
  40f96c:	ldr	w0, [x0, #8]
  40f970:	cmp	w0, #0x0
  40f974:	b.ne	40f98c <_ZdlPvm@@Base+0x8e8>  // b.any
  40f978:	ldr	x0, [sp, #56]
  40f97c:	add	x1, x0, #0x1
  40f980:	str	x1, [sp, #56]
  40f984:	mov	w1, #0x3a                  	// #58
  40f988:	strb	w1, [x0]
  40f98c:	ldr	w0, [sp, #40]
  40f990:	mov	x2, x0
  40f994:	ldr	x1, [sp, #16]
  40f998:	ldr	x0, [sp, #56]
  40f99c:	bl	401a20 <memcpy@plt>
  40f9a0:	ldr	w0, [sp, #40]
  40f9a4:	ldr	x1, [sp, #56]
  40f9a8:	add	x0, x1, x0
  40f9ac:	str	x0, [sp, #56]
  40f9b0:	ldr	x0, [sp, #24]
  40f9b4:	ldr	w0, [x0, #8]
  40f9b8:	cmp	w0, #0x0
  40f9bc:	b.eq	40fa20 <_ZdlPvm@@Base+0x97c>  // b.none
  40f9c0:	ldr	x0, [sp, #56]
  40f9c4:	add	x1, x0, #0x1
  40f9c8:	str	x1, [sp, #56]
  40f9cc:	mov	w1, #0x3a                  	// #58
  40f9d0:	strb	w1, [x0]
  40f9d4:	ldr	w1, [sp, #44]
  40f9d8:	ldr	x0, [sp, #24]
  40f9dc:	ldr	w0, [x0, #8]
  40f9e0:	mov	w0, w0
  40f9e4:	sub	x0, x1, x0
  40f9e8:	ldr	x1, [sp, #48]
  40f9ec:	add	x1, x1, x0
  40f9f0:	ldr	x0, [sp, #24]
  40f9f4:	ldr	w0, [x0, #8]
  40f9f8:	mov	w0, w0
  40f9fc:	mov	x2, x0
  40fa00:	ldr	x0, [sp, #56]
  40fa04:	bl	401a20 <memcpy@plt>
  40fa08:	ldr	x0, [sp, #24]
  40fa0c:	ldr	w0, [x0, #8]
  40fa10:	mov	w0, w0
  40fa14:	ldr	x1, [sp, #56]
  40fa18:	add	x0, x1, x0
  40fa1c:	str	x0, [sp, #56]
  40fa20:	ldr	x0, [sp, #56]
  40fa24:	add	x1, x0, #0x1
  40fa28:	str	x1, [sp, #56]
  40fa2c:	strb	wzr, [x0]
  40fa30:	ldr	x0, [sp, #48]
  40fa34:	cmp	x0, #0x0
  40fa38:	b.eq	40fa44 <_ZdlPvm@@Base+0x9a0>  // b.none
  40fa3c:	ldr	x0, [sp, #48]
  40fa40:	bl	401d00 <_ZdaPv@plt>
  40fa44:	nop
  40fa48:	ldp	x29, x30, [sp], #64
  40fa4c:	ret
  40fa50:	stp	x29, x30, [sp, #-112]!
  40fa54:	mov	x29, sp
  40fa58:	str	x0, [sp, #40]
  40fa5c:	str	x1, [sp, #32]
  40fa60:	str	x2, [sp, #24]
  40fa64:	ldr	x0, [sp, #32]
  40fa68:	cmp	x0, #0x0
  40fa6c:	cset	w0, ne  // ne = any
  40fa70:	and	w0, w0, #0xff
  40fa74:	mov	w3, w0
  40fa78:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40fa7c:	add	x2, x0, #0x4f8
  40fa80:	mov	w1, #0x61                  	// #97
  40fa84:	mov	w0, w3
  40fa88:	bl	406594 <feof@plt+0x46c4>
  40fa8c:	ldr	x0, [sp, #32]
  40fa90:	ldrb	w0, [x0]
  40fa94:	cmp	w0, #0x2f
  40fa98:	b.eq	40fab0 <_ZdlPvm@@Base+0xa0c>  // b.none
  40fa9c:	ldr	x0, [sp, #40]
  40faa0:	ldr	x0, [x0]
  40faa4:	ldrb	w0, [x0]
  40faa8:	cmp	w0, #0x0
  40faac:	b.ne	40fb00 <_ZdlPvm@@Base+0xa5c>  // b.any
  40fab0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40fab4:	add	x1, x0, #0x520
  40fab8:	ldr	x0, [sp, #32]
  40fabc:	bl	401d80 <fopen@plt>
  40fac0:	str	x0, [sp, #56]
  40fac4:	ldr	x0, [sp, #56]
  40fac8:	cmp	x0, #0x0
  40facc:	b.eq	40faf8 <_ZdlPvm@@Base+0xa54>  // b.none
  40fad0:	ldr	x0, [sp, #24]
  40fad4:	cmp	x0, #0x0
  40fad8:	b.eq	40faf0 <_ZdlPvm@@Base+0xa4c>  // b.none
  40fadc:	ldr	x0, [sp, #32]
  40fae0:	bl	4112bc <_ZdlPvm@@Base+0x2218>
  40fae4:	mov	x1, x0
  40fae8:	ldr	x0, [sp, #24]
  40faec:	str	x1, [x0]
  40faf0:	ldr	x0, [sp, #56]
  40faf4:	b	40fcbc <_ZdlPvm@@Base+0xc18>
  40faf8:	mov	x0, #0x0                   	// #0
  40fafc:	b	40fcbc <_ZdlPvm@@Base+0xc18>
  40fb00:	ldr	x0, [sp, #32]
  40fb04:	bl	401a90 <strlen@plt>
  40fb08:	str	w0, [sp, #92]
  40fb0c:	ldr	x0, [sp, #40]
  40fb10:	ldr	x0, [x0]
  40fb14:	str	x0, [sp, #104]
  40fb18:	mov	w1, #0x3a                  	// #58
  40fb1c:	ldr	x0, [sp, #104]
  40fb20:	bl	401b30 <strchr@plt>
  40fb24:	str	x0, [sp, #96]
  40fb28:	ldr	x0, [sp, #96]
  40fb2c:	cmp	x0, #0x0
  40fb30:	b.ne	40fb44 <_ZdlPvm@@Base+0xaa0>  // b.any
  40fb34:	mov	w1, #0x0                   	// #0
  40fb38:	ldr	x0, [sp, #104]
  40fb3c:	bl	401b30 <strchr@plt>
  40fb40:	str	x0, [sp, #96]
  40fb44:	ldr	x1, [sp, #96]
  40fb48:	ldr	x0, [sp, #104]
  40fb4c:	cmp	x1, x0
  40fb50:	b.ls	40fb80 <_ZdlPvm@@Base+0xadc>  // b.plast
  40fb54:	ldr	x0, [sp, #96]
  40fb58:	sub	x0, x0, #0x1
  40fb5c:	ldrb	w0, [x0]
  40fb60:	mov	w1, w0
  40fb64:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40fb68:	add	x0, x0, #0x528
  40fb6c:	bl	401b30 <strchr@plt>
  40fb70:	cmp	x0, #0x0
  40fb74:	b.ne	40fb80 <_ZdlPvm@@Base+0xadc>  // b.any
  40fb78:	mov	w0, #0x1                   	// #1
  40fb7c:	b	40fb84 <_ZdlPvm@@Base+0xae0>
  40fb80:	mov	w0, #0x0                   	// #0
  40fb84:	str	w0, [sp, #88]
  40fb88:	ldr	x1, [sp, #96]
  40fb8c:	ldr	x0, [sp, #104]
  40fb90:	sub	x1, x1, x0
  40fb94:	ldrsw	x0, [sp, #88]
  40fb98:	add	x1, x1, x0
  40fb9c:	ldr	w0, [sp, #92]
  40fba0:	add	x0, x1, x0
  40fba4:	add	x0, x0, #0x1
  40fba8:	bl	401a00 <_Znam@plt>
  40fbac:	str	x0, [sp, #80]
  40fbb0:	ldr	x1, [sp, #96]
  40fbb4:	ldr	x0, [sp, #104]
  40fbb8:	sub	x0, x1, x0
  40fbbc:	mov	x2, x0
  40fbc0:	ldr	x1, [sp, #104]
  40fbc4:	ldr	x0, [sp, #80]
  40fbc8:	bl	401a20 <memcpy@plt>
  40fbcc:	ldr	w0, [sp, #88]
  40fbd0:	cmp	w0, #0x0
  40fbd4:	b.eq	40fbf8 <_ZdlPvm@@Base+0xb54>  // b.none
  40fbd8:	ldr	x1, [sp, #96]
  40fbdc:	ldr	x0, [sp, #104]
  40fbe0:	sub	x0, x1, x0
  40fbe4:	mov	x1, x0
  40fbe8:	ldr	x0, [sp, #80]
  40fbec:	add	x0, x0, x1
  40fbf0:	mov	w1, #0x2f                  	// #47
  40fbf4:	strb	w1, [x0]
  40fbf8:	ldr	x1, [sp, #96]
  40fbfc:	ldr	x0, [sp, #104]
  40fc00:	sub	x0, x1, x0
  40fc04:	mov	x1, x0
  40fc08:	ldrsw	x0, [sp, #88]
  40fc0c:	add	x0, x1, x0
  40fc10:	ldr	x1, [sp, #80]
  40fc14:	add	x0, x1, x0
  40fc18:	ldr	x1, [sp, #32]
  40fc1c:	bl	401b90 <strcpy@plt>
  40fc20:	ldr	x0, [sp, #80]
  40fc24:	bl	4112bc <_ZdlPvm@@Base+0x2218>
  40fc28:	str	x0, [sp, #72]
  40fc2c:	ldr	x0, [sp, #80]
  40fc30:	cmp	x0, #0x0
  40fc34:	b.eq	40fc40 <_ZdlPvm@@Base+0xb9c>  // b.none
  40fc38:	ldr	x0, [sp, #80]
  40fc3c:	bl	401d00 <_ZdaPv@plt>
  40fc40:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40fc44:	add	x1, x0, #0x520
  40fc48:	ldr	x0, [sp, #72]
  40fc4c:	bl	401d80 <fopen@plt>
  40fc50:	str	x0, [sp, #64]
  40fc54:	ldr	x0, [sp, #64]
  40fc58:	cmp	x0, #0x0
  40fc5c:	b.eq	40fc8c <_ZdlPvm@@Base+0xbe8>  // b.none
  40fc60:	ldr	x0, [sp, #24]
  40fc64:	cmp	x0, #0x0
  40fc68:	b.eq	40fc7c <_ZdlPvm@@Base+0xbd8>  // b.none
  40fc6c:	ldr	x0, [sp, #24]
  40fc70:	ldr	x1, [sp, #72]
  40fc74:	str	x1, [x0]
  40fc78:	b	40fc84 <_ZdlPvm@@Base+0xbe0>
  40fc7c:	ldr	x0, [sp, #72]
  40fc80:	bl	401b20 <free@plt>
  40fc84:	ldr	x0, [sp, #64]
  40fc88:	b	40fcbc <_ZdlPvm@@Base+0xc18>
  40fc8c:	ldr	x0, [sp, #72]
  40fc90:	bl	401b20 <free@plt>
  40fc94:	ldr	x0, [sp, #96]
  40fc98:	ldrb	w0, [x0]
  40fc9c:	cmp	w0, #0x0
  40fca0:	b.eq	40fcb4 <_ZdlPvm@@Base+0xc10>  // b.none
  40fca4:	ldr	x0, [sp, #96]
  40fca8:	add	x0, x0, #0x1
  40fcac:	str	x0, [sp, #104]
  40fcb0:	b	40fb18 <_ZdlPvm@@Base+0xa74>
  40fcb4:	nop
  40fcb8:	mov	x0, #0x0                   	// #0
  40fcbc:	ldp	x29, x30, [sp], #112
  40fcc0:	ret
  40fcc4:	stp	x29, x30, [sp, #-128]!
  40fcc8:	mov	x29, sp
  40fccc:	str	x0, [sp, #40]
  40fcd0:	str	x1, [sp, #32]
  40fcd4:	str	x2, [sp, #24]
  40fcd8:	str	x3, [sp, #16]
  40fcdc:	ldr	x0, [sp, #16]
  40fce0:	cmp	x0, #0x0
  40fce4:	b.ne	40fcf4 <_ZdlPvm@@Base+0xc50>  // b.any
  40fce8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40fcec:	add	x0, x0, #0x520
  40fcf0:	str	x0, [sp, #16]
  40fcf4:	mov	w1, #0x72                  	// #114
  40fcf8:	ldr	x0, [sp, #16]
  40fcfc:	bl	401b30 <strchr@plt>
  40fd00:	cmp	x0, #0x0
  40fd04:	cset	w0, ne  // ne = any
  40fd08:	strb	w0, [sp, #111]
  40fd0c:	ldr	x0, [sp, #32]
  40fd10:	cmp	x0, #0x0
  40fd14:	b.eq	40fd30 <_ZdlPvm@@Base+0xc8c>  // b.none
  40fd18:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40fd1c:	add	x1, x0, #0x530
  40fd20:	ldr	x0, [sp, #32]
  40fd24:	bl	401db0 <strcmp@plt>
  40fd28:	cmp	w0, #0x0
  40fd2c:	b.ne	40fd98 <_ZdlPvm@@Base+0xcf4>  // b.any
  40fd30:	ldr	x0, [sp, #24]
  40fd34:	cmp	x0, #0x0
  40fd38:	b.eq	40fd6c <_ZdlPvm@@Base+0xcc8>  // b.none
  40fd3c:	ldrb	w0, [sp, #111]
  40fd40:	cmp	w0, #0x0
  40fd44:	b.eq	40fd54 <_ZdlPvm@@Base+0xcb0>  // b.none
  40fd48:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40fd4c:	add	x0, x0, #0x538
  40fd50:	b	40fd5c <_ZdlPvm@@Base+0xcb8>
  40fd54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40fd58:	add	x0, x0, #0x540
  40fd5c:	bl	4112bc <_ZdlPvm@@Base+0x2218>
  40fd60:	mov	x1, x0
  40fd64:	ldr	x0, [sp, #24]
  40fd68:	str	x1, [x0]
  40fd6c:	ldrb	w0, [sp, #111]
  40fd70:	cmp	w0, #0x0
  40fd74:	b.eq	40fd88 <_ZdlPvm@@Base+0xce4>  // b.none
  40fd78:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40fd7c:	add	x0, x0, #0xf88
  40fd80:	ldr	x0, [x0]
  40fd84:	b	410014 <_ZdlPvm@@Base+0xf70>
  40fd88:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40fd8c:	add	x0, x0, #0xf90
  40fd90:	ldr	x0, [x0]
  40fd94:	b	410014 <_ZdlPvm@@Base+0xf70>
  40fd98:	ldrb	w0, [sp, #111]
  40fd9c:	eor	w0, w0, #0x1
  40fda0:	and	w0, w0, #0xff
  40fda4:	cmp	w0, #0x0
  40fda8:	b.ne	40fdd0 <_ZdlPvm@@Base+0xd2c>  // b.any
  40fdac:	ldr	x0, [sp, #32]
  40fdb0:	ldrb	w0, [x0]
  40fdb4:	cmp	w0, #0x2f
  40fdb8:	b.eq	40fdd0 <_ZdlPvm@@Base+0xd2c>  // b.none
  40fdbc:	ldr	x0, [sp, #40]
  40fdc0:	ldr	x0, [x0]
  40fdc4:	ldrb	w0, [x0]
  40fdc8:	cmp	w0, #0x0
  40fdcc:	b.ne	40fe1c <_ZdlPvm@@Base+0xd78>  // b.any
  40fdd0:	ldr	x1, [sp, #16]
  40fdd4:	ldr	x0, [sp, #32]
  40fdd8:	bl	401d80 <fopen@plt>
  40fddc:	str	x0, [sp, #56]
  40fde0:	ldr	x0, [sp, #56]
  40fde4:	cmp	x0, #0x0
  40fde8:	b.eq	40fe14 <_ZdlPvm@@Base+0xd70>  // b.none
  40fdec:	ldr	x0, [sp, #24]
  40fdf0:	cmp	x0, #0x0
  40fdf4:	b.eq	40fe0c <_ZdlPvm@@Base+0xd68>  // b.none
  40fdf8:	ldr	x0, [sp, #32]
  40fdfc:	bl	4112bc <_ZdlPvm@@Base+0x2218>
  40fe00:	mov	x1, x0
  40fe04:	ldr	x0, [sp, #24]
  40fe08:	str	x1, [x0]
  40fe0c:	ldr	x0, [sp, #56]
  40fe10:	b	410014 <_ZdlPvm@@Base+0xf70>
  40fe14:	mov	x0, #0x0                   	// #0
  40fe18:	b	410014 <_ZdlPvm@@Base+0xf70>
  40fe1c:	ldr	x0, [sp, #32]
  40fe20:	bl	401a90 <strlen@plt>
  40fe24:	str	w0, [sp, #104]
  40fe28:	ldr	x0, [sp, #40]
  40fe2c:	ldr	x0, [x0]
  40fe30:	str	x0, [sp, #120]
  40fe34:	mov	w1, #0x3a                  	// #58
  40fe38:	ldr	x0, [sp, #120]
  40fe3c:	bl	401b30 <strchr@plt>
  40fe40:	str	x0, [sp, #112]
  40fe44:	ldr	x0, [sp, #112]
  40fe48:	cmp	x0, #0x0
  40fe4c:	b.ne	40fe60 <_ZdlPvm@@Base+0xdbc>  // b.any
  40fe50:	mov	w1, #0x0                   	// #0
  40fe54:	ldr	x0, [sp, #120]
  40fe58:	bl	401b30 <strchr@plt>
  40fe5c:	str	x0, [sp, #112]
  40fe60:	ldr	x1, [sp, #112]
  40fe64:	ldr	x0, [sp, #120]
  40fe68:	cmp	x1, x0
  40fe6c:	b.ls	40fe9c <_ZdlPvm@@Base+0xdf8>  // b.plast
  40fe70:	ldr	x0, [sp, #112]
  40fe74:	sub	x0, x0, #0x1
  40fe78:	ldrb	w0, [x0]
  40fe7c:	mov	w1, w0
  40fe80:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  40fe84:	add	x0, x0, #0x528
  40fe88:	bl	401b30 <strchr@plt>
  40fe8c:	cmp	x0, #0x0
  40fe90:	b.ne	40fe9c <_ZdlPvm@@Base+0xdf8>  // b.any
  40fe94:	mov	w0, #0x1                   	// #1
  40fe98:	b	40fea0 <_ZdlPvm@@Base+0xdfc>
  40fe9c:	mov	w0, #0x0                   	// #0
  40fea0:	str	w0, [sp, #100]
  40fea4:	ldr	x1, [sp, #112]
  40fea8:	ldr	x0, [sp, #120]
  40feac:	sub	x1, x1, x0
  40feb0:	ldrsw	x0, [sp, #100]
  40feb4:	add	x1, x1, x0
  40feb8:	ldr	w0, [sp, #104]
  40febc:	add	x0, x1, x0
  40fec0:	add	x0, x0, #0x1
  40fec4:	bl	401a00 <_Znam@plt>
  40fec8:	str	x0, [sp, #88]
  40fecc:	ldr	x1, [sp, #112]
  40fed0:	ldr	x0, [sp, #120]
  40fed4:	sub	x0, x1, x0
  40fed8:	mov	x2, x0
  40fedc:	ldr	x1, [sp, #120]
  40fee0:	ldr	x0, [sp, #88]
  40fee4:	bl	401a20 <memcpy@plt>
  40fee8:	ldr	w0, [sp, #100]
  40feec:	cmp	w0, #0x0
  40fef0:	b.eq	40ff14 <_ZdlPvm@@Base+0xe70>  // b.none
  40fef4:	ldr	x1, [sp, #112]
  40fef8:	ldr	x0, [sp, #120]
  40fefc:	sub	x0, x1, x0
  40ff00:	mov	x1, x0
  40ff04:	ldr	x0, [sp, #88]
  40ff08:	add	x0, x0, x1
  40ff0c:	mov	w1, #0x2f                  	// #47
  40ff10:	strb	w1, [x0]
  40ff14:	ldr	x1, [sp, #112]
  40ff18:	ldr	x0, [sp, #120]
  40ff1c:	sub	x0, x1, x0
  40ff20:	mov	x1, x0
  40ff24:	ldrsw	x0, [sp, #100]
  40ff28:	add	x0, x1, x0
  40ff2c:	ldr	x1, [sp, #88]
  40ff30:	add	x0, x1, x0
  40ff34:	ldr	x1, [sp, #32]
  40ff38:	bl	401b90 <strcpy@plt>
  40ff3c:	ldr	x0, [sp, #88]
  40ff40:	bl	4112bc <_ZdlPvm@@Base+0x2218>
  40ff44:	str	x0, [sp, #80]
  40ff48:	ldr	x0, [sp, #88]
  40ff4c:	cmp	x0, #0x0
  40ff50:	b.eq	40ff5c <_ZdlPvm@@Base+0xeb8>  // b.none
  40ff54:	ldr	x0, [sp, #88]
  40ff58:	bl	401d00 <_ZdaPv@plt>
  40ff5c:	ldr	x1, [sp, #16]
  40ff60:	ldr	x0, [sp, #80]
  40ff64:	bl	401d80 <fopen@plt>
  40ff68:	str	x0, [sp, #72]
  40ff6c:	ldr	x0, [sp, #72]
  40ff70:	cmp	x0, #0x0
  40ff74:	b.eq	40ffa4 <_ZdlPvm@@Base+0xf00>  // b.none
  40ff78:	ldr	x0, [sp, #24]
  40ff7c:	cmp	x0, #0x0
  40ff80:	b.eq	40ff94 <_ZdlPvm@@Base+0xef0>  // b.none
  40ff84:	ldr	x0, [sp, #24]
  40ff88:	ldr	x1, [sp, #80]
  40ff8c:	str	x1, [x0]
  40ff90:	b	40ff9c <_ZdlPvm@@Base+0xef8>
  40ff94:	ldr	x0, [sp, #80]
  40ff98:	bl	401b20 <free@plt>
  40ff9c:	ldr	x0, [sp, #72]
  40ffa0:	b	410014 <_ZdlPvm@@Base+0xf70>
  40ffa4:	bl	401d10 <__errno_location@plt>
  40ffa8:	ldr	w0, [x0]
  40ffac:	str	w0, [sp, #68]
  40ffb0:	ldr	x0, [sp, #80]
  40ffb4:	bl	401b20 <free@plt>
  40ffb8:	ldr	w0, [sp, #68]
  40ffbc:	cmp	w0, #0x2
  40ffc0:	b.eq	40ffdc <_ZdlPvm@@Base+0xf38>  // b.none
  40ffc4:	bl	401d10 <__errno_location@plt>
  40ffc8:	mov	x1, x0
  40ffcc:	ldr	w0, [sp, #68]
  40ffd0:	str	w0, [x1]
  40ffd4:	mov	x0, #0x0                   	// #0
  40ffd8:	b	410014 <_ZdlPvm@@Base+0xf70>
  40ffdc:	ldr	x0, [sp, #112]
  40ffe0:	ldrb	w0, [x0]
  40ffe4:	cmp	w0, #0x0
  40ffe8:	b.eq	40fffc <_ZdlPvm@@Base+0xf58>  // b.none
  40ffec:	ldr	x0, [sp, #112]
  40fff0:	add	x0, x0, #0x1
  40fff4:	str	x0, [sp, #120]
  40fff8:	b	40fe34 <_ZdlPvm@@Base+0xd90>
  40fffc:	nop
  410000:	bl	401d10 <__errno_location@plt>
  410004:	mov	x1, x0
  410008:	mov	w0, #0x2                   	// #2
  41000c:	str	w0, [x1]
  410010:	mov	x0, #0x0                   	// #0
  410014:	ldp	x29, x30, [sp], #128
  410018:	ret
  41001c:	stp	x29, x30, [sp, #-32]!
  410020:	mov	x29, sp
  410024:	str	w0, [sp, #28]
  410028:	str	x1, [sp, #16]
  41002c:	ldr	w0, [sp, #28]
  410030:	cmp	w0, #0x0
  410034:	b.ne	410048 <_ZdlPvm@@Base+0xfa4>  // b.any
  410038:	ldr	x0, [sp, #16]
  41003c:	str	wzr, [x0]
  410040:	mov	x0, #0x0                   	// #0
  410044:	b	410068 <_ZdlPvm@@Base+0xfc4>
  410048:	ldr	w0, [sp, #28]
  41004c:	lsl	w1, w0, #1
  410050:	ldr	x0, [sp, #16]
  410054:	str	w1, [x0]
  410058:	ldr	x0, [sp, #16]
  41005c:	ldr	w0, [x0]
  410060:	sxtw	x0, w0
  410064:	bl	401a00 <_Znam@plt>
  410068:	ldp	x29, x30, [sp], #32
  41006c:	ret
  410070:	stp	x29, x30, [sp, #-32]!
  410074:	mov	x29, sp
  410078:	str	x0, [sp, #24]
  41007c:	str	w1, [sp, #20]
  410080:	ldr	x0, [sp, #24]
  410084:	cmp	x0, #0x0
  410088:	b.eq	410094 <_ZdlPvm@@Base+0xff0>  // b.none
  41008c:	ldr	x0, [sp, #24]
  410090:	bl	401d00 <_ZdaPv@plt>
  410094:	nop
  410098:	ldp	x29, x30, [sp], #32
  41009c:	ret
  4100a0:	stp	x29, x30, [sp, #-48]!
  4100a4:	mov	x29, sp
  4100a8:	str	x0, [sp, #40]
  4100ac:	str	w1, [sp, #36]
  4100b0:	str	w2, [sp, #32]
  4100b4:	str	x3, [sp, #24]
  4100b8:	ldr	w1, [sp, #36]
  4100bc:	ldr	w0, [sp, #32]
  4100c0:	cmp	w1, w0
  4100c4:	b.lt	4100dc <_ZdlPvm@@Base+0x1038>  // b.tstop
  4100c8:	ldr	x0, [sp, #24]
  4100cc:	ldr	w1, [sp, #36]
  4100d0:	str	w1, [x0]
  4100d4:	ldr	x0, [sp, #40]
  4100d8:	b	41012c <_ZdlPvm@@Base+0x1088>
  4100dc:	ldr	x0, [sp, #40]
  4100e0:	cmp	x0, #0x0
  4100e4:	b.eq	4100f0 <_ZdlPvm@@Base+0x104c>  // b.none
  4100e8:	ldr	x0, [sp, #40]
  4100ec:	bl	401d00 <_ZdaPv@plt>
  4100f0:	ldr	w0, [sp, #32]
  4100f4:	cmp	w0, #0x0
  4100f8:	b.ne	41010c <_ZdlPvm@@Base+0x1068>  // b.any
  4100fc:	ldr	x0, [sp, #24]
  410100:	str	wzr, [x0]
  410104:	mov	x0, #0x0                   	// #0
  410108:	b	41012c <_ZdlPvm@@Base+0x1088>
  41010c:	ldr	w0, [sp, #32]
  410110:	lsl	w1, w0, #1
  410114:	ldr	x0, [sp, #24]
  410118:	str	w1, [x0]
  41011c:	ldr	x0, [sp, #24]
  410120:	ldr	w0, [x0]
  410124:	sxtw	x0, w0
  410128:	bl	401a00 <_Znam@plt>
  41012c:	ldp	x29, x30, [sp], #48
  410130:	ret
  410134:	stp	x29, x30, [sp, #-64]!
  410138:	mov	x29, sp
  41013c:	str	x0, [sp, #40]
  410140:	str	w1, [sp, #36]
  410144:	str	w2, [sp, #32]
  410148:	str	w3, [sp, #28]
  41014c:	str	x4, [sp, #16]
  410150:	ldr	w1, [sp, #36]
  410154:	ldr	w0, [sp, #28]
  410158:	cmp	w1, w0
  41015c:	b.lt	410174 <_ZdlPvm@@Base+0x10d0>  // b.tstop
  410160:	ldr	x0, [sp, #16]
  410164:	ldr	w1, [sp, #36]
  410168:	str	w1, [x0]
  41016c:	ldr	x0, [sp, #40]
  410170:	b	410210 <_ZdlPvm@@Base+0x116c>
  410174:	ldr	w0, [sp, #28]
  410178:	cmp	w0, #0x0
  41017c:	b.ne	4101a4 <_ZdlPvm@@Base+0x1100>  // b.any
  410180:	ldr	x0, [sp, #40]
  410184:	cmp	x0, #0x0
  410188:	b.eq	410194 <_ZdlPvm@@Base+0x10f0>  // b.none
  41018c:	ldr	x0, [sp, #40]
  410190:	bl	401d00 <_ZdaPv@plt>
  410194:	ldr	x0, [sp, #16]
  410198:	str	wzr, [x0]
  41019c:	mov	x0, #0x0                   	// #0
  4101a0:	b	410210 <_ZdlPvm@@Base+0x116c>
  4101a4:	ldr	w0, [sp, #28]
  4101a8:	lsl	w1, w0, #1
  4101ac:	ldr	x0, [sp, #16]
  4101b0:	str	w1, [x0]
  4101b4:	ldr	x0, [sp, #16]
  4101b8:	ldr	w0, [x0]
  4101bc:	sxtw	x0, w0
  4101c0:	bl	401a00 <_Znam@plt>
  4101c4:	str	x0, [sp, #56]
  4101c8:	ldr	w1, [sp, #32]
  4101cc:	ldr	w0, [sp, #28]
  4101d0:	cmp	w1, w0
  4101d4:	b.ge	4101f8 <_ZdlPvm@@Base+0x1154>  // b.tcont
  4101d8:	ldr	w0, [sp, #32]
  4101dc:	cmp	w0, #0x0
  4101e0:	b.eq	4101f8 <_ZdlPvm@@Base+0x1154>  // b.none
  4101e4:	ldrsw	x0, [sp, #32]
  4101e8:	mov	x2, x0
  4101ec:	ldr	x1, [sp, #40]
  4101f0:	ldr	x0, [sp, #56]
  4101f4:	bl	401a20 <memcpy@plt>
  4101f8:	ldr	x0, [sp, #40]
  4101fc:	cmp	x0, #0x0
  410200:	b.eq	41020c <_ZdlPvm@@Base+0x1168>  // b.none
  410204:	ldr	x0, [sp, #40]
  410208:	bl	401d00 <_ZdaPv@plt>
  41020c:	ldr	x0, [sp, #56]
  410210:	ldp	x29, x30, [sp], #64
  410214:	ret
  410218:	sub	sp, sp, #0x10
  41021c:	str	x0, [sp, #8]
  410220:	ldr	x0, [sp, #8]
  410224:	str	xzr, [x0]
  410228:	ldr	x0, [sp, #8]
  41022c:	str	wzr, [x0, #8]
  410230:	ldr	x0, [sp, #8]
  410234:	str	wzr, [x0, #12]
  410238:	nop
  41023c:	add	sp, sp, #0x10
  410240:	ret
  410244:	stp	x29, x30, [sp, #-48]!
  410248:	mov	x29, sp
  41024c:	str	x0, [sp, #40]
  410250:	str	x1, [sp, #32]
  410254:	str	w2, [sp, #28]
  410258:	ldr	x0, [sp, #40]
  41025c:	ldr	w1, [sp, #28]
  410260:	str	w1, [x0, #8]
  410264:	ldr	w0, [sp, #28]
  410268:	mvn	w0, w0
  41026c:	lsr	w0, w0, #31
  410270:	and	w0, w0, #0xff
  410274:	mov	w3, w0
  410278:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  41027c:	add	x2, x0, #0x550
  410280:	mov	w1, #0x57                  	// #87
  410284:	mov	w0, w3
  410288:	bl	406594 <feof@plt+0x46c4>
  41028c:	ldr	x0, [sp, #40]
  410290:	add	x0, x0, #0xc
  410294:	mov	x1, x0
  410298:	ldr	w0, [sp, #28]
  41029c:	bl	41001c <_ZdlPvm@@Base+0xf78>
  4102a0:	mov	x1, x0
  4102a4:	ldr	x0, [sp, #40]
  4102a8:	str	x1, [x0]
  4102ac:	ldr	w0, [sp, #28]
  4102b0:	cmp	w0, #0x0
  4102b4:	b.eq	4102d0 <_ZdlPvm@@Base+0x122c>  // b.none
  4102b8:	ldr	x0, [sp, #40]
  4102bc:	ldr	x0, [x0]
  4102c0:	ldrsw	x1, [sp, #28]
  4102c4:	mov	x2, x1
  4102c8:	ldr	x1, [sp, #32]
  4102cc:	bl	401a20 <memcpy@plt>
  4102d0:	nop
  4102d4:	ldp	x29, x30, [sp], #48
  4102d8:	ret
  4102dc:	stp	x29, x30, [sp, #-32]!
  4102e0:	mov	x29, sp
  4102e4:	str	x0, [sp, #24]
  4102e8:	str	x1, [sp, #16]
  4102ec:	ldr	x0, [sp, #16]
  4102f0:	cmp	x0, #0x0
  4102f4:	b.ne	410314 <_ZdlPvm@@Base+0x1270>  // b.any
  4102f8:	ldr	x0, [sp, #24]
  4102fc:	str	wzr, [x0, #8]
  410300:	ldr	x0, [sp, #24]
  410304:	str	xzr, [x0]
  410308:	ldr	x0, [sp, #24]
  41030c:	str	wzr, [x0, #12]
  410310:	b	410384 <_ZdlPvm@@Base+0x12e0>
  410314:	ldr	x0, [sp, #16]
  410318:	bl	401a90 <strlen@plt>
  41031c:	mov	w1, w0
  410320:	ldr	x0, [sp, #24]
  410324:	str	w1, [x0, #8]
  410328:	ldr	x0, [sp, #24]
  41032c:	ldr	w2, [x0, #8]
  410330:	ldr	x0, [sp, #24]
  410334:	add	x0, x0, #0xc
  410338:	mov	x1, x0
  41033c:	mov	w0, w2
  410340:	bl	41001c <_ZdlPvm@@Base+0xf78>
  410344:	mov	x1, x0
  410348:	ldr	x0, [sp, #24]
  41034c:	str	x1, [x0]
  410350:	ldr	x0, [sp, #24]
  410354:	ldr	w0, [x0, #8]
  410358:	cmp	w0, #0x0
  41035c:	b.eq	410384 <_ZdlPvm@@Base+0x12e0>  // b.none
  410360:	ldr	x0, [sp, #24]
  410364:	ldr	x3, [x0]
  410368:	ldr	x0, [sp, #24]
  41036c:	ldr	w0, [x0, #8]
  410370:	sxtw	x0, w0
  410374:	mov	x2, x0
  410378:	ldr	x1, [sp, #16]
  41037c:	mov	x0, x3
  410380:	bl	401a20 <memcpy@plt>
  410384:	nop
  410388:	ldp	x29, x30, [sp], #32
  41038c:	ret
  410390:	stp	x29, x30, [sp, #-32]!
  410394:	mov	x29, sp
  410398:	str	x0, [sp, #24]
  41039c:	strb	w1, [sp, #23]
  4103a0:	ldr	x0, [sp, #24]
  4103a4:	mov	w1, #0x1                   	// #1
  4103a8:	str	w1, [x0, #8]
  4103ac:	ldr	x0, [sp, #24]
  4103b0:	add	x0, x0, #0xc
  4103b4:	mov	x1, x0
  4103b8:	mov	w0, #0x1                   	// #1
  4103bc:	bl	41001c <_ZdlPvm@@Base+0xf78>
  4103c0:	mov	x1, x0
  4103c4:	ldr	x0, [sp, #24]
  4103c8:	str	x1, [x0]
  4103cc:	ldr	x0, [sp, #24]
  4103d0:	ldr	x0, [x0]
  4103d4:	ldrb	w1, [sp, #23]
  4103d8:	strb	w1, [x0]
  4103dc:	nop
  4103e0:	ldp	x29, x30, [sp], #32
  4103e4:	ret
  4103e8:	stp	x29, x30, [sp, #-32]!
  4103ec:	mov	x29, sp
  4103f0:	str	x0, [sp, #24]
  4103f4:	str	x1, [sp, #16]
  4103f8:	ldr	x0, [sp, #16]
  4103fc:	ldr	w1, [x0, #8]
  410400:	ldr	x0, [sp, #24]
  410404:	str	w1, [x0, #8]
  410408:	ldr	x0, [sp, #24]
  41040c:	ldr	w2, [x0, #8]
  410410:	ldr	x0, [sp, #24]
  410414:	add	x0, x0, #0xc
  410418:	mov	x1, x0
  41041c:	mov	w0, w2
  410420:	bl	41001c <_ZdlPvm@@Base+0xf78>
  410424:	mov	x1, x0
  410428:	ldr	x0, [sp, #24]
  41042c:	str	x1, [x0]
  410430:	ldr	x0, [sp, #24]
  410434:	ldr	w0, [x0, #8]
  410438:	cmp	w0, #0x0
  41043c:	b.eq	410468 <_ZdlPvm@@Base+0x13c4>  // b.none
  410440:	ldr	x0, [sp, #24]
  410444:	ldr	x3, [x0]
  410448:	ldr	x0, [sp, #16]
  41044c:	ldr	x1, [x0]
  410450:	ldr	x0, [sp, #24]
  410454:	ldr	w0, [x0, #8]
  410458:	sxtw	x0, w0
  41045c:	mov	x2, x0
  410460:	mov	x0, x3
  410464:	bl	401a20 <memcpy@plt>
  410468:	nop
  41046c:	ldp	x29, x30, [sp], #32
  410470:	ret
  410474:	stp	x29, x30, [sp, #-32]!
  410478:	mov	x29, sp
  41047c:	str	x0, [sp, #24]
  410480:	ldr	x0, [sp, #24]
  410484:	ldr	x2, [x0]
  410488:	ldr	x0, [sp, #24]
  41048c:	ldr	w0, [x0, #12]
  410490:	mov	w1, w0
  410494:	mov	x0, x2
  410498:	bl	410070 <_ZdlPvm@@Base+0xfcc>
  41049c:	nop
  4104a0:	ldp	x29, x30, [sp], #32
  4104a4:	ret
  4104a8:	stp	x29, x30, [sp, #-32]!
  4104ac:	mov	x29, sp
  4104b0:	str	x0, [sp, #24]
  4104b4:	str	x1, [sp, #16]
  4104b8:	ldr	x0, [sp, #24]
  4104bc:	ldr	x4, [x0]
  4104c0:	ldr	x0, [sp, #24]
  4104c4:	ldr	w1, [x0, #12]
  4104c8:	ldr	x0, [sp, #16]
  4104cc:	ldr	w2, [x0, #8]
  4104d0:	ldr	x0, [sp, #24]
  4104d4:	add	x0, x0, #0xc
  4104d8:	mov	x3, x0
  4104dc:	mov	x0, x4
  4104e0:	bl	4100a0 <_ZdlPvm@@Base+0xffc>
  4104e4:	mov	x1, x0
  4104e8:	ldr	x0, [sp, #24]
  4104ec:	str	x1, [x0]
  4104f0:	ldr	x0, [sp, #16]
  4104f4:	ldr	w1, [x0, #8]
  4104f8:	ldr	x0, [sp, #24]
  4104fc:	str	w1, [x0, #8]
  410500:	ldr	x0, [sp, #24]
  410504:	ldr	w0, [x0, #8]
  410508:	cmp	w0, #0x0
  41050c:	b.eq	410538 <_ZdlPvm@@Base+0x1494>  // b.none
  410510:	ldr	x0, [sp, #24]
  410514:	ldr	x3, [x0]
  410518:	ldr	x0, [sp, #16]
  41051c:	ldr	x1, [x0]
  410520:	ldr	x0, [sp, #24]
  410524:	ldr	w0, [x0, #8]
  410528:	sxtw	x0, w0
  41052c:	mov	x2, x0
  410530:	mov	x0, x3
  410534:	bl	401a20 <memcpy@plt>
  410538:	ldr	x0, [sp, #24]
  41053c:	ldp	x29, x30, [sp], #32
  410540:	ret
  410544:	stp	x29, x30, [sp, #-48]!
  410548:	mov	x29, sp
  41054c:	str	x0, [sp, #24]
  410550:	str	x1, [sp, #16]
  410554:	ldr	x0, [sp, #16]
  410558:	cmp	x0, #0x0
  41055c:	b.ne	410598 <_ZdlPvm@@Base+0x14f4>  // b.any
  410560:	ldr	x0, [sp, #24]
  410564:	ldr	x2, [x0]
  410568:	ldr	x0, [sp, #24]
  41056c:	ldr	w0, [x0, #8]
  410570:	mov	w1, w0
  410574:	mov	x0, x2
  410578:	bl	410070 <_ZdlPvm@@Base+0xfcc>
  41057c:	ldr	x0, [sp, #24]
  410580:	str	wzr, [x0, #8]
  410584:	ldr	x0, [sp, #24]
  410588:	str	xzr, [x0]
  41058c:	ldr	x0, [sp, #24]
  410590:	str	wzr, [x0, #12]
  410594:	b	410618 <_ZdlPvm@@Base+0x1574>
  410598:	ldr	x0, [sp, #16]
  41059c:	bl	401a90 <strlen@plt>
  4105a0:	str	w0, [sp, #44]
  4105a4:	ldr	x0, [sp, #24]
  4105a8:	ldr	x4, [x0]
  4105ac:	ldr	x0, [sp, #24]
  4105b0:	ldr	w1, [x0, #12]
  4105b4:	ldr	x0, [sp, #24]
  4105b8:	add	x0, x0, #0xc
  4105bc:	mov	x3, x0
  4105c0:	ldr	w2, [sp, #44]
  4105c4:	mov	x0, x4
  4105c8:	bl	4100a0 <_ZdlPvm@@Base+0xffc>
  4105cc:	mov	x1, x0
  4105d0:	ldr	x0, [sp, #24]
  4105d4:	str	x1, [x0]
  4105d8:	ldr	x0, [sp, #24]
  4105dc:	ldr	w1, [sp, #44]
  4105e0:	str	w1, [x0, #8]
  4105e4:	ldr	x0, [sp, #24]
  4105e8:	ldr	w0, [x0, #8]
  4105ec:	cmp	w0, #0x0
  4105f0:	b.eq	410618 <_ZdlPvm@@Base+0x1574>  // b.none
  4105f4:	ldr	x0, [sp, #24]
  4105f8:	ldr	x3, [x0]
  4105fc:	ldr	x0, [sp, #24]
  410600:	ldr	w0, [x0, #8]
  410604:	sxtw	x0, w0
  410608:	mov	x2, x0
  41060c:	ldr	x1, [sp, #16]
  410610:	mov	x0, x3
  410614:	bl	401a20 <memcpy@plt>
  410618:	ldr	x0, [sp, #24]
  41061c:	ldp	x29, x30, [sp], #48
  410620:	ret
  410624:	stp	x29, x30, [sp, #-32]!
  410628:	mov	x29, sp
  41062c:	str	x0, [sp, #24]
  410630:	strb	w1, [sp, #23]
  410634:	ldr	x0, [sp, #24]
  410638:	ldr	x4, [x0]
  41063c:	ldr	x0, [sp, #24]
  410640:	ldr	w1, [x0, #12]
  410644:	ldr	x0, [sp, #24]
  410648:	add	x0, x0, #0xc
  41064c:	mov	x3, x0
  410650:	mov	w2, #0x1                   	// #1
  410654:	mov	x0, x4
  410658:	bl	4100a0 <_ZdlPvm@@Base+0xffc>
  41065c:	mov	x1, x0
  410660:	ldr	x0, [sp, #24]
  410664:	str	x1, [x0]
  410668:	ldr	x0, [sp, #24]
  41066c:	mov	w1, #0x1                   	// #1
  410670:	str	w1, [x0, #8]
  410674:	ldr	x0, [sp, #24]
  410678:	ldr	x0, [x0]
  41067c:	ldrb	w1, [sp, #23]
  410680:	strb	w1, [x0]
  410684:	ldr	x0, [sp, #24]
  410688:	ldp	x29, x30, [sp], #32
  41068c:	ret
  410690:	stp	x29, x30, [sp, #-32]!
  410694:	mov	x29, sp
  410698:	str	x0, [sp, #24]
  41069c:	str	x1, [sp, #16]
  4106a0:	ldr	x0, [sp, #24]
  4106a4:	ldr	x2, [x0]
  4106a8:	ldr	x0, [sp, #24]
  4106ac:	ldr	w0, [x0, #12]
  4106b0:	mov	w1, w0
  4106b4:	mov	x0, x2
  4106b8:	bl	410070 <_ZdlPvm@@Base+0xfcc>
  4106bc:	ldr	x0, [sp, #16]
  4106c0:	ldr	x1, [x0]
  4106c4:	ldr	x0, [sp, #24]
  4106c8:	str	x1, [x0]
  4106cc:	ldr	x0, [sp, #16]
  4106d0:	ldr	w1, [x0, #8]
  4106d4:	ldr	x0, [sp, #24]
  4106d8:	str	w1, [x0, #8]
  4106dc:	ldr	x0, [sp, #16]
  4106e0:	ldr	w1, [x0, #12]
  4106e4:	ldr	x0, [sp, #24]
  4106e8:	str	w1, [x0, #12]
  4106ec:	ldr	x0, [sp, #16]
  4106f0:	str	xzr, [x0]
  4106f4:	ldr	x0, [sp, #16]
  4106f8:	str	wzr, [x0, #8]
  4106fc:	ldr	x0, [sp, #16]
  410700:	str	wzr, [x0, #12]
  410704:	nop
  410708:	ldp	x29, x30, [sp], #32
  41070c:	ret
  410710:	stp	x29, x30, [sp, #-32]!
  410714:	mov	x29, sp
  410718:	str	x0, [sp, #24]
  41071c:	ldr	x0, [sp, #24]
  410720:	ldr	x5, [x0]
  410724:	ldr	x0, [sp, #24]
  410728:	ldr	w1, [x0, #12]
  41072c:	ldr	x0, [sp, #24]
  410730:	ldr	w2, [x0, #8]
  410734:	ldr	x0, [sp, #24]
  410738:	ldr	w0, [x0, #8]
  41073c:	add	w3, w0, #0x1
  410740:	ldr	x0, [sp, #24]
  410744:	add	x0, x0, #0xc
  410748:	mov	x4, x0
  41074c:	mov	x0, x5
  410750:	bl	410134 <_ZdlPvm@@Base+0x1090>
  410754:	mov	x1, x0
  410758:	ldr	x0, [sp, #24]
  41075c:	str	x1, [x0]
  410760:	nop
  410764:	ldp	x29, x30, [sp], #32
  410768:	ret
  41076c:	stp	x29, x30, [sp, #-48]!
  410770:	mov	x29, sp
  410774:	str	x0, [sp, #24]
  410778:	str	x1, [sp, #16]
  41077c:	ldr	x0, [sp, #16]
  410780:	cmp	x0, #0x0
  410784:	b.eq	41082c <_ZdlPvm@@Base+0x1788>  // b.none
  410788:	ldr	x0, [sp, #16]
  41078c:	bl	401a90 <strlen@plt>
  410790:	str	w0, [sp, #44]
  410794:	ldr	x0, [sp, #24]
  410798:	ldr	w0, [x0, #8]
  41079c:	ldr	w1, [sp, #44]
  4107a0:	add	w0, w1, w0
  4107a4:	str	w0, [sp, #40]
  4107a8:	ldr	x0, [sp, #24]
  4107ac:	ldr	w0, [x0, #12]
  4107b0:	ldr	w1, [sp, #40]
  4107b4:	cmp	w1, w0
  4107b8:	b.le	4107f8 <_ZdlPvm@@Base+0x1754>
  4107bc:	ldr	x0, [sp, #24]
  4107c0:	ldr	x5, [x0]
  4107c4:	ldr	x0, [sp, #24]
  4107c8:	ldr	w1, [x0, #12]
  4107cc:	ldr	x0, [sp, #24]
  4107d0:	ldr	w2, [x0, #8]
  4107d4:	ldr	x0, [sp, #24]
  4107d8:	add	x0, x0, #0xc
  4107dc:	mov	x4, x0
  4107e0:	ldr	w3, [sp, #40]
  4107e4:	mov	x0, x5
  4107e8:	bl	410134 <_ZdlPvm@@Base+0x1090>
  4107ec:	mov	x1, x0
  4107f0:	ldr	x0, [sp, #24]
  4107f4:	str	x1, [x0]
  4107f8:	ldr	x0, [sp, #24]
  4107fc:	ldr	x1, [x0]
  410800:	ldr	x0, [sp, #24]
  410804:	ldr	w0, [x0, #8]
  410808:	sxtw	x0, w0
  41080c:	add	x0, x1, x0
  410810:	ldrsw	x1, [sp, #44]
  410814:	mov	x2, x1
  410818:	ldr	x1, [sp, #16]
  41081c:	bl	401a20 <memcpy@plt>
  410820:	ldr	x0, [sp, #24]
  410824:	ldr	w1, [sp, #40]
  410828:	str	w1, [x0, #8]
  41082c:	ldr	x0, [sp, #24]
  410830:	ldp	x29, x30, [sp], #48
  410834:	ret
  410838:	stp	x29, x30, [sp, #-48]!
  41083c:	mov	x29, sp
  410840:	str	x0, [sp, #24]
  410844:	str	x1, [sp, #16]
  410848:	ldr	x0, [sp, #16]
  41084c:	ldr	w0, [x0, #8]
  410850:	cmp	w0, #0x0
  410854:	b.eq	410904 <_ZdlPvm@@Base+0x1860>  // b.none
  410858:	ldr	x0, [sp, #24]
  41085c:	ldr	w1, [x0, #8]
  410860:	ldr	x0, [sp, #16]
  410864:	ldr	w0, [x0, #8]
  410868:	add	w0, w1, w0
  41086c:	str	w0, [sp, #44]
  410870:	ldr	x0, [sp, #24]
  410874:	ldr	w0, [x0, #12]
  410878:	ldr	w1, [sp, #44]
  41087c:	cmp	w1, w0
  410880:	b.le	4108c0 <_ZdlPvm@@Base+0x181c>
  410884:	ldr	x0, [sp, #24]
  410888:	ldr	x5, [x0]
  41088c:	ldr	x0, [sp, #24]
  410890:	ldr	w1, [x0, #12]
  410894:	ldr	x0, [sp, #24]
  410898:	ldr	w2, [x0, #8]
  41089c:	ldr	x0, [sp, #24]
  4108a0:	add	x0, x0, #0xc
  4108a4:	mov	x4, x0
  4108a8:	ldr	w3, [sp, #44]
  4108ac:	mov	x0, x5
  4108b0:	bl	410134 <_ZdlPvm@@Base+0x1090>
  4108b4:	mov	x1, x0
  4108b8:	ldr	x0, [sp, #24]
  4108bc:	str	x1, [x0]
  4108c0:	ldr	x0, [sp, #24]
  4108c4:	ldr	x1, [x0]
  4108c8:	ldr	x0, [sp, #24]
  4108cc:	ldr	w0, [x0, #8]
  4108d0:	sxtw	x0, w0
  4108d4:	add	x3, x1, x0
  4108d8:	ldr	x0, [sp, #16]
  4108dc:	ldr	x1, [x0]
  4108e0:	ldr	x0, [sp, #16]
  4108e4:	ldr	w0, [x0, #8]
  4108e8:	sxtw	x0, w0
  4108ec:	mov	x2, x0
  4108f0:	mov	x0, x3
  4108f4:	bl	401a20 <memcpy@plt>
  4108f8:	ldr	x0, [sp, #24]
  4108fc:	ldr	w1, [sp, #44]
  410900:	str	w1, [x0, #8]
  410904:	ldr	x0, [sp, #24]
  410908:	ldp	x29, x30, [sp], #48
  41090c:	ret
  410910:	stp	x29, x30, [sp, #-64]!
  410914:	mov	x29, sp
  410918:	str	x0, [sp, #40]
  41091c:	str	x1, [sp, #32]
  410920:	str	w2, [sp, #28]
  410924:	ldr	w0, [sp, #28]
  410928:	cmp	w0, #0x0
  41092c:	b.le	4109c8 <_ZdlPvm@@Base+0x1924>
  410930:	ldr	x0, [sp, #40]
  410934:	ldr	w0, [x0, #8]
  410938:	ldr	w1, [sp, #28]
  41093c:	add	w0, w1, w0
  410940:	str	w0, [sp, #60]
  410944:	ldr	x0, [sp, #40]
  410948:	ldr	w0, [x0, #12]
  41094c:	ldr	w1, [sp, #60]
  410950:	cmp	w1, w0
  410954:	b.le	410994 <_ZdlPvm@@Base+0x18f0>
  410958:	ldr	x0, [sp, #40]
  41095c:	ldr	x5, [x0]
  410960:	ldr	x0, [sp, #40]
  410964:	ldr	w1, [x0, #12]
  410968:	ldr	x0, [sp, #40]
  41096c:	ldr	w2, [x0, #8]
  410970:	ldr	x0, [sp, #40]
  410974:	add	x0, x0, #0xc
  410978:	mov	x4, x0
  41097c:	ldr	w3, [sp, #60]
  410980:	mov	x0, x5
  410984:	bl	410134 <_ZdlPvm@@Base+0x1090>
  410988:	mov	x1, x0
  41098c:	ldr	x0, [sp, #40]
  410990:	str	x1, [x0]
  410994:	ldr	x0, [sp, #40]
  410998:	ldr	x1, [x0]
  41099c:	ldr	x0, [sp, #40]
  4109a0:	ldr	w0, [x0, #8]
  4109a4:	sxtw	x0, w0
  4109a8:	add	x0, x1, x0
  4109ac:	ldrsw	x1, [sp, #28]
  4109b0:	mov	x2, x1
  4109b4:	ldr	x1, [sp, #32]
  4109b8:	bl	401a20 <memcpy@plt>
  4109bc:	ldr	x0, [sp, #40]
  4109c0:	ldr	w1, [sp, #60]
  4109c4:	str	w1, [x0, #8]
  4109c8:	nop
  4109cc:	ldp	x29, x30, [sp], #64
  4109d0:	ret
  4109d4:	stp	x29, x30, [sp, #-48]!
  4109d8:	mov	x29, sp
  4109dc:	str	x0, [sp, #40]
  4109e0:	str	x1, [sp, #32]
  4109e4:	str	w2, [sp, #28]
  4109e8:	str	x3, [sp, #16]
  4109ec:	str	w4, [sp, #24]
  4109f0:	ldr	w0, [sp, #28]
  4109f4:	cmp	w0, #0x0
  4109f8:	b.lt	410a10 <_ZdlPvm@@Base+0x196c>  // b.tstop
  4109fc:	ldr	w0, [sp, #24]
  410a00:	cmp	w0, #0x0
  410a04:	b.lt	410a10 <_ZdlPvm@@Base+0x196c>  // b.tstop
  410a08:	mov	w0, #0x1                   	// #1
  410a0c:	b	410a14 <_ZdlPvm@@Base+0x1970>
  410a10:	mov	w0, #0x0                   	// #0
  410a14:	mov	w3, w0
  410a18:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  410a1c:	add	x2, x0, #0x550
  410a20:	mov	w1, #0xd7                  	// #215
  410a24:	mov	w0, w3
  410a28:	bl	406594 <feof@plt+0x46c4>
  410a2c:	ldr	w1, [sp, #28]
  410a30:	ldr	w0, [sp, #24]
  410a34:	add	w1, w1, w0
  410a38:	ldr	x0, [sp, #40]
  410a3c:	str	w1, [x0, #8]
  410a40:	ldr	x0, [sp, #40]
  410a44:	ldr	w0, [x0, #8]
  410a48:	cmp	w0, #0x0
  410a4c:	b.ne	410a64 <_ZdlPvm@@Base+0x19c0>  // b.any
  410a50:	ldr	x0, [sp, #40]
  410a54:	str	wzr, [x0, #12]
  410a58:	ldr	x0, [sp, #40]
  410a5c:	str	xzr, [x0]
  410a60:	b	410af8 <_ZdlPvm@@Base+0x1a54>
  410a64:	ldr	x0, [sp, #40]
  410a68:	ldr	w2, [x0, #8]
  410a6c:	ldr	x0, [sp, #40]
  410a70:	add	x0, x0, #0xc
  410a74:	mov	x1, x0
  410a78:	mov	w0, w2
  410a7c:	bl	41001c <_ZdlPvm@@Base+0xf78>
  410a80:	mov	x1, x0
  410a84:	ldr	x0, [sp, #40]
  410a88:	str	x1, [x0]
  410a8c:	ldr	w0, [sp, #28]
  410a90:	cmp	w0, #0x0
  410a94:	b.ne	410ab4 <_ZdlPvm@@Base+0x1a10>  // b.any
  410a98:	ldr	x0, [sp, #40]
  410a9c:	ldr	x0, [x0]
  410aa0:	ldrsw	x1, [sp, #24]
  410aa4:	mov	x2, x1
  410aa8:	ldr	x1, [sp, #16]
  410aac:	bl	401a20 <memcpy@plt>
  410ab0:	b	410af8 <_ZdlPvm@@Base+0x1a54>
  410ab4:	ldr	x0, [sp, #40]
  410ab8:	ldr	x0, [x0]
  410abc:	ldrsw	x1, [sp, #28]
  410ac0:	mov	x2, x1
  410ac4:	ldr	x1, [sp, #32]
  410ac8:	bl	401a20 <memcpy@plt>
  410acc:	ldr	w0, [sp, #24]
  410ad0:	cmp	w0, #0x0
  410ad4:	b.eq	410af8 <_ZdlPvm@@Base+0x1a54>  // b.none
  410ad8:	ldr	x0, [sp, #40]
  410adc:	ldr	x1, [x0]
  410ae0:	ldrsw	x0, [sp, #28]
  410ae4:	add	x0, x1, x0
  410ae8:	ldrsw	x1, [sp, #24]
  410aec:	mov	x2, x1
  410af0:	ldr	x1, [sp, #16]
  410af4:	bl	401a20 <memcpy@plt>
  410af8:	nop
  410afc:	ldp	x29, x30, [sp], #48
  410b00:	ret
  410b04:	stp	x29, x30, [sp, #-32]!
  410b08:	mov	x29, sp
  410b0c:	str	x0, [sp, #24]
  410b10:	str	x1, [sp, #16]
  410b14:	ldr	x0, [sp, #24]
  410b18:	ldr	w1, [x0, #8]
  410b1c:	ldr	x0, [sp, #16]
  410b20:	ldr	w0, [x0, #8]
  410b24:	cmp	w1, w0
  410b28:	b.gt	410b7c <_ZdlPvm@@Base+0x1ad8>
  410b2c:	ldr	x0, [sp, #24]
  410b30:	ldr	w0, [x0, #8]
  410b34:	cmp	w0, #0x0
  410b38:	b.eq	410b6c <_ZdlPvm@@Base+0x1ac8>  // b.none
  410b3c:	ldr	x0, [sp, #24]
  410b40:	ldr	x3, [x0]
  410b44:	ldr	x0, [sp, #16]
  410b48:	ldr	x1, [x0]
  410b4c:	ldr	x0, [sp, #24]
  410b50:	ldr	w0, [x0, #8]
  410b54:	sxtw	x0, w0
  410b58:	mov	x2, x0
  410b5c:	mov	x0, x3
  410b60:	bl	401b00 <memcmp@plt>
  410b64:	cmp	w0, #0x0
  410b68:	b.gt	410b74 <_ZdlPvm@@Base+0x1ad0>
  410b6c:	mov	w0, #0x1                   	// #1
  410b70:	b	410b78 <_ZdlPvm@@Base+0x1ad4>
  410b74:	mov	w0, #0x0                   	// #0
  410b78:	b	410bc8 <_ZdlPvm@@Base+0x1b24>
  410b7c:	ldr	x0, [sp, #16]
  410b80:	ldr	w0, [x0, #8]
  410b84:	cmp	w0, #0x0
  410b88:	b.eq	410bc4 <_ZdlPvm@@Base+0x1b20>  // b.none
  410b8c:	ldr	x0, [sp, #24]
  410b90:	ldr	x3, [x0]
  410b94:	ldr	x0, [sp, #16]
  410b98:	ldr	x1, [x0]
  410b9c:	ldr	x0, [sp, #16]
  410ba0:	ldr	w0, [x0, #8]
  410ba4:	sxtw	x0, w0
  410ba8:	mov	x2, x0
  410bac:	mov	x0, x3
  410bb0:	bl	401b00 <memcmp@plt>
  410bb4:	cmp	w0, #0x0
  410bb8:	b.ge	410bc4 <_ZdlPvm@@Base+0x1b20>  // b.tcont
  410bbc:	mov	w0, #0x1                   	// #1
  410bc0:	b	410bc8 <_ZdlPvm@@Base+0x1b24>
  410bc4:	mov	w0, #0x0                   	// #0
  410bc8:	ldp	x29, x30, [sp], #32
  410bcc:	ret
  410bd0:	stp	x29, x30, [sp, #-32]!
  410bd4:	mov	x29, sp
  410bd8:	str	x0, [sp, #24]
  410bdc:	str	x1, [sp, #16]
  410be0:	ldr	x0, [sp, #24]
  410be4:	ldr	w1, [x0, #8]
  410be8:	ldr	x0, [sp, #16]
  410bec:	ldr	w0, [x0, #8]
  410bf0:	cmp	w1, w0
  410bf4:	b.ge	410c48 <_ZdlPvm@@Base+0x1ba4>  // b.tcont
  410bf8:	ldr	x0, [sp, #24]
  410bfc:	ldr	w0, [x0, #8]
  410c00:	cmp	w0, #0x0
  410c04:	b.eq	410c38 <_ZdlPvm@@Base+0x1b94>  // b.none
  410c08:	ldr	x0, [sp, #24]
  410c0c:	ldr	x3, [x0]
  410c10:	ldr	x0, [sp, #16]
  410c14:	ldr	x1, [x0]
  410c18:	ldr	x0, [sp, #24]
  410c1c:	ldr	w0, [x0, #8]
  410c20:	sxtw	x0, w0
  410c24:	mov	x2, x0
  410c28:	mov	x0, x3
  410c2c:	bl	401b00 <memcmp@plt>
  410c30:	cmp	w0, #0x0
  410c34:	b.gt	410c40 <_ZdlPvm@@Base+0x1b9c>
  410c38:	mov	w0, #0x1                   	// #1
  410c3c:	b	410c44 <_ZdlPvm@@Base+0x1ba0>
  410c40:	mov	w0, #0x0                   	// #0
  410c44:	b	410c94 <_ZdlPvm@@Base+0x1bf0>
  410c48:	ldr	x0, [sp, #16]
  410c4c:	ldr	w0, [x0, #8]
  410c50:	cmp	w0, #0x0
  410c54:	b.eq	410c90 <_ZdlPvm@@Base+0x1bec>  // b.none
  410c58:	ldr	x0, [sp, #24]
  410c5c:	ldr	x3, [x0]
  410c60:	ldr	x0, [sp, #16]
  410c64:	ldr	x1, [x0]
  410c68:	ldr	x0, [sp, #16]
  410c6c:	ldr	w0, [x0, #8]
  410c70:	sxtw	x0, w0
  410c74:	mov	x2, x0
  410c78:	mov	x0, x3
  410c7c:	bl	401b00 <memcmp@plt>
  410c80:	cmp	w0, #0x0
  410c84:	b.ge	410c90 <_ZdlPvm@@Base+0x1bec>  // b.tcont
  410c88:	mov	w0, #0x1                   	// #1
  410c8c:	b	410c94 <_ZdlPvm@@Base+0x1bf0>
  410c90:	mov	w0, #0x0                   	// #0
  410c94:	ldp	x29, x30, [sp], #32
  410c98:	ret
  410c9c:	stp	x29, x30, [sp, #-32]!
  410ca0:	mov	x29, sp
  410ca4:	str	x0, [sp, #24]
  410ca8:	str	x1, [sp, #16]
  410cac:	ldr	x0, [sp, #24]
  410cb0:	ldr	w1, [x0, #8]
  410cb4:	ldr	x0, [sp, #16]
  410cb8:	ldr	w0, [x0, #8]
  410cbc:	cmp	w1, w0
  410cc0:	b.lt	410d14 <_ZdlPvm@@Base+0x1c70>  // b.tstop
  410cc4:	ldr	x0, [sp, #16]
  410cc8:	ldr	w0, [x0, #8]
  410ccc:	cmp	w0, #0x0
  410cd0:	b.eq	410d04 <_ZdlPvm@@Base+0x1c60>  // b.none
  410cd4:	ldr	x0, [sp, #24]
  410cd8:	ldr	x3, [x0]
  410cdc:	ldr	x0, [sp, #16]
  410ce0:	ldr	x1, [x0]
  410ce4:	ldr	x0, [sp, #16]
  410ce8:	ldr	w0, [x0, #8]
  410cec:	sxtw	x0, w0
  410cf0:	mov	x2, x0
  410cf4:	mov	x0, x3
  410cf8:	bl	401b00 <memcmp@plt>
  410cfc:	cmp	w0, #0x0
  410d00:	b.lt	410d0c <_ZdlPvm@@Base+0x1c68>  // b.tstop
  410d04:	mov	w0, #0x1                   	// #1
  410d08:	b	410d10 <_ZdlPvm@@Base+0x1c6c>
  410d0c:	mov	w0, #0x0                   	// #0
  410d10:	b	410d60 <_ZdlPvm@@Base+0x1cbc>
  410d14:	ldr	x0, [sp, #24]
  410d18:	ldr	w0, [x0, #8]
  410d1c:	cmp	w0, #0x0
  410d20:	b.eq	410d5c <_ZdlPvm@@Base+0x1cb8>  // b.none
  410d24:	ldr	x0, [sp, #24]
  410d28:	ldr	x3, [x0]
  410d2c:	ldr	x0, [sp, #16]
  410d30:	ldr	x1, [x0]
  410d34:	ldr	x0, [sp, #24]
  410d38:	ldr	w0, [x0, #8]
  410d3c:	sxtw	x0, w0
  410d40:	mov	x2, x0
  410d44:	mov	x0, x3
  410d48:	bl	401b00 <memcmp@plt>
  410d4c:	cmp	w0, #0x0
  410d50:	b.le	410d5c <_ZdlPvm@@Base+0x1cb8>
  410d54:	mov	w0, #0x1                   	// #1
  410d58:	b	410d60 <_ZdlPvm@@Base+0x1cbc>
  410d5c:	mov	w0, #0x0                   	// #0
  410d60:	ldp	x29, x30, [sp], #32
  410d64:	ret
  410d68:	stp	x29, x30, [sp, #-32]!
  410d6c:	mov	x29, sp
  410d70:	str	x0, [sp, #24]
  410d74:	str	x1, [sp, #16]
  410d78:	ldr	x0, [sp, #24]
  410d7c:	ldr	w1, [x0, #8]
  410d80:	ldr	x0, [sp, #16]
  410d84:	ldr	w0, [x0, #8]
  410d88:	cmp	w1, w0
  410d8c:	b.le	410de0 <_ZdlPvm@@Base+0x1d3c>
  410d90:	ldr	x0, [sp, #16]
  410d94:	ldr	w0, [x0, #8]
  410d98:	cmp	w0, #0x0
  410d9c:	b.eq	410dd0 <_ZdlPvm@@Base+0x1d2c>  // b.none
  410da0:	ldr	x0, [sp, #24]
  410da4:	ldr	x3, [x0]
  410da8:	ldr	x0, [sp, #16]
  410dac:	ldr	x1, [x0]
  410db0:	ldr	x0, [sp, #16]
  410db4:	ldr	w0, [x0, #8]
  410db8:	sxtw	x0, w0
  410dbc:	mov	x2, x0
  410dc0:	mov	x0, x3
  410dc4:	bl	401b00 <memcmp@plt>
  410dc8:	cmp	w0, #0x0
  410dcc:	b.lt	410dd8 <_ZdlPvm@@Base+0x1d34>  // b.tstop
  410dd0:	mov	w0, #0x1                   	// #1
  410dd4:	b	410ddc <_ZdlPvm@@Base+0x1d38>
  410dd8:	mov	w0, #0x0                   	// #0
  410ddc:	b	410e2c <_ZdlPvm@@Base+0x1d88>
  410de0:	ldr	x0, [sp, #24]
  410de4:	ldr	w0, [x0, #8]
  410de8:	cmp	w0, #0x0
  410dec:	b.eq	410e28 <_ZdlPvm@@Base+0x1d84>  // b.none
  410df0:	ldr	x0, [sp, #24]
  410df4:	ldr	x3, [x0]
  410df8:	ldr	x0, [sp, #16]
  410dfc:	ldr	x1, [x0]
  410e00:	ldr	x0, [sp, #24]
  410e04:	ldr	w0, [x0, #8]
  410e08:	sxtw	x0, w0
  410e0c:	mov	x2, x0
  410e10:	mov	x0, x3
  410e14:	bl	401b00 <memcmp@plt>
  410e18:	cmp	w0, #0x0
  410e1c:	b.le	410e28 <_ZdlPvm@@Base+0x1d84>
  410e20:	mov	w0, #0x1                   	// #1
  410e24:	b	410e2c <_ZdlPvm@@Base+0x1d88>
  410e28:	mov	w0, #0x0                   	// #0
  410e2c:	ldp	x29, x30, [sp], #32
  410e30:	ret
  410e34:	stp	x29, x30, [sp, #-32]!
  410e38:	mov	x29, sp
  410e3c:	str	x0, [sp, #24]
  410e40:	str	w1, [sp, #20]
  410e44:	ldr	w0, [sp, #20]
  410e48:	mvn	w0, w0
  410e4c:	lsr	w0, w0, #31
  410e50:	and	w0, w0, #0xff
  410e54:	mov	w3, w0
  410e58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  410e5c:	add	x2, x0, #0x550
  410e60:	mov	w1, #0x107                 	// #263
  410e64:	mov	w0, w3
  410e68:	bl	406594 <feof@plt+0x46c4>
  410e6c:	ldr	x0, [sp, #24]
  410e70:	ldr	w0, [x0, #12]
  410e74:	ldr	w1, [sp, #20]
  410e78:	cmp	w1, w0
  410e7c:	b.le	410ebc <_ZdlPvm@@Base+0x1e18>
  410e80:	ldr	x0, [sp, #24]
  410e84:	ldr	x5, [x0]
  410e88:	ldr	x0, [sp, #24]
  410e8c:	ldr	w1, [x0, #12]
  410e90:	ldr	x0, [sp, #24]
  410e94:	ldr	w2, [x0, #8]
  410e98:	ldr	x0, [sp, #24]
  410e9c:	add	x0, x0, #0xc
  410ea0:	mov	x4, x0
  410ea4:	ldr	w3, [sp, #20]
  410ea8:	mov	x0, x5
  410eac:	bl	410134 <_ZdlPvm@@Base+0x1090>
  410eb0:	mov	x1, x0
  410eb4:	ldr	x0, [sp, #24]
  410eb8:	str	x1, [x0]
  410ebc:	ldr	x0, [sp, #24]
  410ec0:	ldr	w1, [sp, #20]
  410ec4:	str	w1, [x0, #8]
  410ec8:	nop
  410ecc:	ldp	x29, x30, [sp], #32
  410ed0:	ret
  410ed4:	sub	sp, sp, #0x10
  410ed8:	str	x0, [sp, #8]
  410edc:	ldr	x0, [sp, #8]
  410ee0:	str	wzr, [x0, #8]
  410ee4:	nop
  410ee8:	add	sp, sp, #0x10
  410eec:	ret
  410ef0:	stp	x29, x30, [sp, #-48]!
  410ef4:	mov	x29, sp
  410ef8:	str	x0, [sp, #24]
  410efc:	strb	w1, [sp, #23]
  410f00:	ldr	x0, [sp, #24]
  410f04:	ldr	x0, [x0]
  410f08:	cmp	x0, #0x0
  410f0c:	b.eq	410f38 <_ZdlPvm@@Base+0x1e94>  // b.none
  410f10:	ldr	x0, [sp, #24]
  410f14:	ldr	x3, [x0]
  410f18:	ldrb	w1, [sp, #23]
  410f1c:	ldr	x0, [sp, #24]
  410f20:	ldr	w0, [x0, #8]
  410f24:	sxtw	x0, w0
  410f28:	mov	x2, x0
  410f2c:	mov	x0, x3
  410f30:	bl	401c20 <memchr@plt>
  410f34:	b	410f3c <_ZdlPvm@@Base+0x1e98>
  410f38:	mov	x0, #0x0                   	// #0
  410f3c:	str	x0, [sp, #40]
  410f40:	ldr	x0, [sp, #40]
  410f44:	cmp	x0, #0x0
  410f48:	b.eq	410f60 <_ZdlPvm@@Base+0x1ebc>  // b.none
  410f4c:	ldr	x0, [sp, #24]
  410f50:	ldr	x0, [x0]
  410f54:	ldr	x1, [sp, #40]
  410f58:	sub	x0, x1, x0
  410f5c:	b	410f64 <_ZdlPvm@@Base+0x1ec0>
  410f60:	mov	w0, #0xffffffff            	// #-1
  410f64:	ldp	x29, x30, [sp], #48
  410f68:	ret
  410f6c:	stp	x29, x30, [sp, #-80]!
  410f70:	mov	x29, sp
  410f74:	str	x0, [sp, #24]
  410f78:	ldr	x0, [sp, #24]
  410f7c:	ldr	x0, [x0]
  410f80:	str	x0, [sp, #56]
  410f84:	ldr	x0, [sp, #24]
  410f88:	ldr	w0, [x0, #8]
  410f8c:	str	w0, [sp, #52]
  410f90:	str	wzr, [sp, #76]
  410f94:	str	wzr, [sp, #72]
  410f98:	ldr	w1, [sp, #72]
  410f9c:	ldr	w0, [sp, #52]
  410fa0:	cmp	w1, w0
  410fa4:	b.ge	410fdc <_ZdlPvm@@Base+0x1f38>  // b.tcont
  410fa8:	ldrsw	x0, [sp, #72]
  410fac:	ldr	x1, [sp, #56]
  410fb0:	add	x0, x1, x0
  410fb4:	ldrb	w0, [x0]
  410fb8:	cmp	w0, #0x0
  410fbc:	b.ne	410fcc <_ZdlPvm@@Base+0x1f28>  // b.any
  410fc0:	ldr	w0, [sp, #76]
  410fc4:	add	w0, w0, #0x1
  410fc8:	str	w0, [sp, #76]
  410fcc:	ldr	w0, [sp, #72]
  410fd0:	add	w0, w0, #0x1
  410fd4:	str	w0, [sp, #72]
  410fd8:	b	410f98 <_ZdlPvm@@Base+0x1ef4>
  410fdc:	ldr	w0, [sp, #52]
  410fe0:	add	w1, w0, #0x1
  410fe4:	ldr	w0, [sp, #76]
  410fe8:	sub	w0, w1, w0
  410fec:	sxtw	x0, w0
  410ff0:	bl	401de0 <malloc@plt>
  410ff4:	str	x0, [sp, #40]
  410ff8:	ldr	x0, [sp, #40]
  410ffc:	str	x0, [sp, #64]
  411000:	str	wzr, [sp, #72]
  411004:	ldr	w1, [sp, #72]
  411008:	ldr	w0, [sp, #52]
  41100c:	cmp	w1, w0
  411010:	b.ge	41105c <_ZdlPvm@@Base+0x1fb8>  // b.tcont
  411014:	ldrsw	x0, [sp, #72]
  411018:	ldr	x1, [sp, #56]
  41101c:	add	x0, x1, x0
  411020:	ldrb	w0, [x0]
  411024:	cmp	w0, #0x0
  411028:	b.eq	41104c <_ZdlPvm@@Base+0x1fa8>  // b.none
  41102c:	ldrsw	x0, [sp, #72]
  411030:	ldr	x1, [sp, #56]
  411034:	add	x1, x1, x0
  411038:	ldr	x0, [sp, #64]
  41103c:	add	x2, x0, #0x1
  411040:	str	x2, [sp, #64]
  411044:	ldrb	w1, [x1]
  411048:	strb	w1, [x0]
  41104c:	ldr	w0, [sp, #72]
  411050:	add	w0, w0, #0x1
  411054:	str	w0, [sp, #72]
  411058:	b	411004 <_ZdlPvm@@Base+0x1f60>
  41105c:	ldr	x0, [sp, #64]
  411060:	strb	wzr, [x0]
  411064:	ldr	x0, [sp, #40]
  411068:	ldp	x29, x30, [sp], #80
  41106c:	ret
  411070:	stp	x29, x30, [sp, #-64]!
  411074:	mov	x29, sp
  411078:	str	x0, [sp, #24]
  41107c:	ldr	x0, [sp, #24]
  411080:	ldr	w0, [x0, #8]
  411084:	sub	w0, w0, #0x1
  411088:	str	w0, [sp, #60]
  41108c:	ldr	w0, [sp, #60]
  411090:	cmp	w0, #0x0
  411094:	b.lt	4110c4 <_ZdlPvm@@Base+0x2020>  // b.tstop
  411098:	ldr	x0, [sp, #24]
  41109c:	ldr	x1, [x0]
  4110a0:	ldrsw	x0, [sp, #60]
  4110a4:	add	x0, x1, x0
  4110a8:	ldrb	w0, [x0]
  4110ac:	cmp	w0, #0x20
  4110b0:	b.ne	4110c4 <_ZdlPvm@@Base+0x2020>  // b.any
  4110b4:	ldr	w0, [sp, #60]
  4110b8:	sub	w0, w0, #0x1
  4110bc:	str	w0, [sp, #60]
  4110c0:	b	41108c <_ZdlPvm@@Base+0x1fe8>
  4110c4:	ldr	x0, [sp, #24]
  4110c8:	ldr	x0, [x0]
  4110cc:	str	x0, [sp, #48]
  4110d0:	ldr	w0, [sp, #60]
  4110d4:	cmp	w0, #0x0
  4110d8:	b.le	411108 <_ZdlPvm@@Base+0x2064>
  4110dc:	ldr	x0, [sp, #48]
  4110e0:	ldrb	w0, [x0]
  4110e4:	cmp	w0, #0x20
  4110e8:	b.ne	411108 <_ZdlPvm@@Base+0x2064>  // b.any
  4110ec:	ldr	x0, [sp, #48]
  4110f0:	add	x0, x0, #0x1
  4110f4:	str	x0, [sp, #48]
  4110f8:	ldr	w0, [sp, #60]
  4110fc:	sub	w0, w0, #0x1
  411100:	str	w0, [sp, #60]
  411104:	b	4110dc <_ZdlPvm@@Base+0x2038>
  411108:	ldr	x0, [sp, #24]
  41110c:	ldr	w0, [x0, #8]
  411110:	sub	w0, w0, #0x1
  411114:	ldr	w1, [sp, #60]
  411118:	cmp	w1, w0
  41111c:	b.eq	4111dc <_ZdlPvm@@Base+0x2138>  // b.none
  411120:	ldr	w0, [sp, #60]
  411124:	cmp	w0, #0x0
  411128:	b.lt	411198 <_ZdlPvm@@Base+0x20f4>  // b.tstop
  41112c:	ldr	w0, [sp, #60]
  411130:	add	w1, w0, #0x1
  411134:	ldr	x0, [sp, #24]
  411138:	str	w1, [x0, #8]
  41113c:	ldr	x0, [sp, #24]
  411140:	ldr	w0, [x0, #12]
  411144:	sxtw	x0, w0
  411148:	bl	401a00 <_Znam@plt>
  41114c:	str	x0, [sp, #40]
  411150:	ldr	x0, [sp, #24]
  411154:	ldr	w0, [x0, #8]
  411158:	sxtw	x0, w0
  41115c:	mov	x2, x0
  411160:	ldr	x1, [sp, #48]
  411164:	ldr	x0, [sp, #40]
  411168:	bl	401a20 <memcpy@plt>
  41116c:	ldr	x0, [sp, #24]
  411170:	ldr	x0, [x0]
  411174:	cmp	x0, #0x0
  411178:	b.eq	411188 <_ZdlPvm@@Base+0x20e4>  // b.none
  41117c:	ldr	x0, [sp, #24]
  411180:	ldr	x0, [x0]
  411184:	bl	401d00 <_ZdaPv@plt>
  411188:	ldr	x0, [sp, #24]
  41118c:	ldr	x1, [sp, #40]
  411190:	str	x1, [x0]
  411194:	b	4111dc <_ZdlPvm@@Base+0x2138>
  411198:	ldr	x0, [sp, #24]
  41119c:	str	wzr, [x0, #8]
  4111a0:	ldr	x0, [sp, #24]
  4111a4:	ldr	x0, [x0]
  4111a8:	cmp	x0, #0x0
  4111ac:	b.eq	4111dc <_ZdlPvm@@Base+0x2138>  // b.none
  4111b0:	ldr	x0, [sp, #24]
  4111b4:	ldr	x0, [x0]
  4111b8:	cmp	x0, #0x0
  4111bc:	b.eq	4111cc <_ZdlPvm@@Base+0x2128>  // b.none
  4111c0:	ldr	x0, [sp, #24]
  4111c4:	ldr	x0, [x0]
  4111c8:	bl	401d00 <_ZdaPv@plt>
  4111cc:	ldr	x0, [sp, #24]
  4111d0:	str	xzr, [x0]
  4111d4:	ldr	x0, [sp, #24]
  4111d8:	str	wzr, [x0, #12]
  4111dc:	nop
  4111e0:	ldp	x29, x30, [sp], #64
  4111e4:	ret
  4111e8:	stp	x29, x30, [sp, #-48]!
  4111ec:	mov	x29, sp
  4111f0:	str	x0, [sp, #24]
  4111f4:	str	x1, [sp, #16]
  4111f8:	ldr	x0, [sp, #24]
  4111fc:	bl	4112a4 <_ZdlPvm@@Base+0x2200>
  411200:	str	w0, [sp, #40]
  411204:	ldr	x0, [sp, #24]
  411208:	bl	405528 <feof@plt+0x3658>
  41120c:	str	x0, [sp, #32]
  411210:	str	wzr, [sp, #44]
  411214:	ldr	w1, [sp, #44]
  411218:	ldr	w0, [sp, #40]
  41121c:	cmp	w1, w0
  411220:	b.ge	41124c <_ZdlPvm@@Base+0x21a8>  // b.tcont
  411224:	ldrsw	x0, [sp, #44]
  411228:	ldr	x1, [sp, #32]
  41122c:	add	x0, x1, x0
  411230:	ldrb	w0, [x0]
  411234:	ldr	x1, [sp, #16]
  411238:	bl	401ab0 <putc@plt>
  41123c:	ldr	w0, [sp, #44]
  411240:	add	w0, w0, #0x1
  411244:	str	w0, [sp, #44]
  411248:	b	411214 <_ZdlPvm@@Base+0x2170>
  41124c:	nop
  411250:	ldp	x29, x30, [sp], #48
  411254:	ret
  411258:	stp	x29, x30, [sp, #-48]!
  41125c:	mov	x29, sp
  411260:	str	x19, [sp, #16]
  411264:	mov	x19, x8
  411268:	str	w0, [sp, #44]
  41126c:	ldr	w2, [sp, #44]
  411270:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  411274:	add	x1, x0, #0x570
  411278:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  41127c:	add	x0, x0, #0x5a8
  411280:	bl	401bb0 <sprintf@plt>
  411284:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411288:	add	x1, x0, #0x5a8
  41128c:	mov	x0, x19
  411290:	bl	4102dc <_ZdlPvm@@Base+0x1238>
  411294:	mov	x0, x19
  411298:	ldr	x19, [sp, #16]
  41129c:	ldp	x29, x30, [sp], #48
  4112a0:	ret
  4112a4:	sub	sp, sp, #0x10
  4112a8:	str	x0, [sp, #8]
  4112ac:	ldr	x0, [sp, #8]
  4112b0:	ldr	w0, [x0, #8]
  4112b4:	add	sp, sp, #0x10
  4112b8:	ret
  4112bc:	stp	x29, x30, [sp, #-48]!
  4112c0:	mov	x29, sp
  4112c4:	str	x0, [sp, #24]
  4112c8:	ldr	x0, [sp, #24]
  4112cc:	cmp	x0, #0x0
  4112d0:	b.ne	4112dc <_ZdlPvm@@Base+0x2238>  // b.any
  4112d4:	mov	x0, #0x0                   	// #0
  4112d8:	b	411300 <_ZdlPvm@@Base+0x225c>
  4112dc:	ldr	x0, [sp, #24]
  4112e0:	bl	401a90 <strlen@plt>
  4112e4:	add	x0, x0, #0x1
  4112e8:	bl	401de0 <malloc@plt>
  4112ec:	str	x0, [sp, #40]
  4112f0:	ldr	x1, [sp, #24]
  4112f4:	ldr	x0, [sp, #40]
  4112f8:	bl	401b90 <strcpy@plt>
  4112fc:	ldr	x0, [sp, #40]
  411300:	ldp	x29, x30, [sp], #48
  411304:	ret
  411308:	stp	x29, x30, [sp, #-96]!
  41130c:	mov	x29, sp
  411310:	str	x19, [sp, #16]
  411314:	str	x0, [sp, #40]
  411318:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  41131c:	add	x0, x0, #0x580
  411320:	bl	401e20 <getenv@plt>
  411324:	str	x0, [sp, #88]
  411328:	ldr	x0, [sp, #88]
  41132c:	cmp	x0, #0x0
  411330:	b.ne	411358 <_ZdlPvm@@Base+0x22b4>  // b.any
  411334:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  411338:	add	x0, x0, #0x590
  41133c:	bl	401e20 <getenv@plt>
  411340:	str	x0, [sp, #88]
  411344:	ldr	x0, [sp, #88]
  411348:	cmp	x0, #0x0
  41134c:	b.ne	411358 <_ZdlPvm@@Base+0x22b4>  // b.any
  411350:	mov	w0, #0x1                   	// #1
  411354:	b	41135c <_ZdlPvm@@Base+0x22b8>
  411358:	mov	w0, #0x0                   	// #0
  41135c:	cmp	w0, #0x0
  411360:	b.eq	411370 <_ZdlPvm@@Base+0x22cc>  // b.none
  411364:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  411368:	add	x0, x0, #0x598
  41136c:	str	x0, [sp, #88]
  411370:	ldr	x0, [sp, #88]
  411374:	bl	401a90 <strlen@plt>
  411378:	str	x0, [sp, #72]
  41137c:	ldr	x0, [sp, #72]
  411380:	sub	x0, x0, #0x1
  411384:	ldr	x1, [sp, #88]
  411388:	add	x0, x1, x0
  41138c:	str	x0, [sp, #64]
  411390:	ldr	x0, [sp, #64]
  411394:	ldrb	w0, [x0]
  411398:	mov	w1, w0
  41139c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  4113a0:	add	x0, x0, #0x5a0
  4113a4:	bl	401b30 <strchr@plt>
  4113a8:	cmp	x0, #0x0
  4113ac:	b.ne	4113b8 <_ZdlPvm@@Base+0x2314>  // b.any
  4113b0:	mov	w0, #0x1                   	// #1
  4113b4:	b	4113bc <_ZdlPvm@@Base+0x2318>
  4113b8:	mov	w0, #0x0                   	// #0
  4113bc:	str	w0, [sp, #60]
  4113c0:	ldrsw	x1, [sp, #60]
  4113c4:	ldr	x0, [sp, #72]
  4113c8:	add	x0, x1, x0
  4113cc:	add	x0, x0, #0x1
  4113d0:	bl	401a00 <_Znam@plt>
  4113d4:	str	x0, [sp, #48]
  4113d8:	ldr	x1, [sp, #88]
  4113dc:	ldr	x0, [sp, #48]
  4113e0:	bl	401b90 <strcpy@plt>
  4113e4:	ldr	w0, [sp, #60]
  4113e8:	cmp	w0, #0x0
  4113ec:	b.eq	41140c <_ZdlPvm@@Base+0x2368>  // b.none
  4113f0:	ldr	x0, [sp, #48]
  4113f4:	bl	401a90 <strlen@plt>
  4113f8:	mov	x1, x0
  4113fc:	ldr	x0, [sp, #48]
  411400:	add	x0, x0, x1
  411404:	mov	w1, #0x2f                  	// #47
  411408:	strh	w1, [x0]
  41140c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  411410:	add	x0, x0, #0x5a8
  411414:	str	x0, [sp, #80]
  411418:	ldr	x0, [sp, #48]
  41141c:	bl	412218 <_ZdlPvm@@Base+0x3174>
  411420:	cmp	x0, #0xe
  411424:	cset	w0, ls  // ls = plast
  411428:	and	w0, w0, #0xff
  41142c:	cmp	w0, #0x0
  411430:	b.eq	411450 <_ZdlPvm@@Base+0x23ac>  // b.none
  411434:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  411438:	add	x0, x0, #0x5b0
  41143c:	str	x0, [sp, #80]
  411440:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411444:	add	x0, x0, #0x5c8
  411448:	mov	w1, #0x1                   	// #1
  41144c:	str	w1, [x0]
  411450:	ldrsw	x1, [sp, #60]
  411454:	ldr	x0, [sp, #72]
  411458:	add	x19, x1, x0
  41145c:	ldr	x0, [sp, #80]
  411460:	bl	401a90 <strlen@plt>
  411464:	add	x1, x19, x0
  411468:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  41146c:	add	x0, x0, #0x5c0
  411470:	str	x1, [x0]
  411474:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411478:	add	x0, x0, #0x5c0
  41147c:	ldr	x0, [x0]
  411480:	add	x0, x0, #0x1
  411484:	bl	401a00 <_Znam@plt>
  411488:	mov	x1, x0
  41148c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411490:	add	x0, x0, #0x5b8
  411494:	str	x1, [x0]
  411498:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  41149c:	add	x0, x0, #0x5b8
  4114a0:	ldr	x0, [x0]
  4114a4:	ldr	x1, [sp, #48]
  4114a8:	bl	401b90 <strcpy@plt>
  4114ac:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4114b0:	add	x0, x0, #0x5b8
  4114b4:	ldr	x0, [x0]
  4114b8:	ldr	x1, [sp, #80]
  4114bc:	bl	401eb0 <strcat@plt>
  4114c0:	ldr	x0, [sp, #48]
  4114c4:	cmp	x0, #0x0
  4114c8:	b.eq	4114d4 <_ZdlPvm@@Base+0x2430>  // b.none
  4114cc:	ldr	x0, [sp, #48]
  4114d0:	bl	401d00 <_ZdaPv@plt>
  4114d4:	nop
  4114d8:	ldr	x19, [sp, #16]
  4114dc:	ldp	x29, x30, [sp], #96
  4114e0:	ret
  4114e4:	stp	x29, x30, [sp, #-32]!
  4114e8:	mov	x29, sp
  4114ec:	str	x0, [sp, #24]
  4114f0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4114f4:	add	x0, x0, #0x5b8
  4114f8:	ldr	x0, [x0]
  4114fc:	cmp	x0, #0x0
  411500:	b.eq	411514 <_ZdlPvm@@Base+0x2470>  // b.none
  411504:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411508:	add	x0, x0, #0x5b8
  41150c:	ldr	x0, [x0]
  411510:	bl	401d00 <_ZdaPv@plt>
  411514:	nop
  411518:	ldp	x29, x30, [sp], #32
  41151c:	ret
  411520:	stp	x29, x30, [sp, #-64]!
  411524:	mov	x29, sp
  411528:	str	x0, [sp, #24]
  41152c:	str	x1, [sp, #16]
  411530:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411534:	add	x0, x0, #0x5c8
  411538:	ldr	w0, [x0]
  41153c:	cmp	w0, #0x0
  411540:	b.eq	41154c <_ZdlPvm@@Base+0x24a8>  // b.none
  411544:	ldr	x0, [sp, #16]
  411548:	b	411550 <_ZdlPvm@@Base+0x24ac>
  41154c:	ldr	x0, [sp, #24]
  411550:	str	x0, [sp, #48]
  411554:	str	wzr, [sp, #60]
  411558:	ldr	x0, [sp, #48]
  41155c:	cmp	x0, #0x0
  411560:	b.eq	411570 <_ZdlPvm@@Base+0x24cc>  // b.none
  411564:	ldr	x0, [sp, #48]
  411568:	bl	401a90 <strlen@plt>
  41156c:	str	w0, [sp, #60]
  411570:	ldrsw	x1, [sp, #60]
  411574:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411578:	add	x0, x0, #0x5c0
  41157c:	ldr	x0, [x0]
  411580:	add	x0, x1, x0
  411584:	add	x0, x0, #0x7
  411588:	bl	401a00 <_Znam@plt>
  41158c:	str	x0, [sp, #40]
  411590:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411594:	add	x0, x0, #0x5b8
  411598:	ldr	x0, [x0]
  41159c:	mov	x1, x0
  4115a0:	ldr	x0, [sp, #40]
  4115a4:	bl	401b90 <strcpy@plt>
  4115a8:	ldr	w0, [sp, #60]
  4115ac:	cmp	w0, #0x0
  4115b0:	b.le	4115c0 <_ZdlPvm@@Base+0x251c>
  4115b4:	ldr	x1, [sp, #48]
  4115b8:	ldr	x0, [sp, #40]
  4115bc:	bl	401eb0 <strcat@plt>
  4115c0:	ldr	x0, [sp, #40]
  4115c4:	bl	401a90 <strlen@plt>
  4115c8:	mov	x1, x0
  4115cc:	ldr	x0, [sp, #40]
  4115d0:	add	x2, x0, x1
  4115d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  4115d8:	add	x1, x0, #0x5b8
  4115dc:	mov	x0, x2
  4115e0:	ldr	w2, [x1]
  4115e4:	str	w2, [x0]
  4115e8:	ldur	w1, [x1, #3]
  4115ec:	stur	w1, [x0, #3]
  4115f0:	ldr	x0, [sp, #40]
  4115f4:	ldp	x29, x30, [sp], #64
  4115f8:	ret
  4115fc:	stp	x29, x30, [sp, #-80]!
  411600:	mov	x29, sp
  411604:	str	x0, [sp, #24]
  411608:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  41160c:	add	x0, x0, #0x5d8
  411610:	ldr	x0, [x0]
  411614:	str	x0, [sp, #72]
  411618:	ldr	x0, [sp, #72]
  41161c:	cmp	x0, #0x0
  411620:	b.eq	4116cc <_ZdlPvm@@Base+0x2628>  // b.none
  411624:	ldr	x0, [sp, #72]
  411628:	ldr	x0, [x0]
  41162c:	bl	401be0 <unlink@plt>
  411630:	lsr	w0, w0, #31
  411634:	and	w0, w0, #0xff
  411638:	cmp	w0, #0x0
  41163c:	b.eq	411684 <_ZdlPvm@@Base+0x25e0>  // b.none
  411640:	ldr	x0, [sp, #72]
  411644:	ldr	x1, [x0]
  411648:	add	x0, sp, #0x20
  41164c:	bl	4060ac <feof@plt+0x41dc>
  411650:	bl	401d10 <__errno_location@plt>
  411654:	ldr	w0, [x0]
  411658:	bl	401b80 <strerror@plt>
  41165c:	mov	x1, x0
  411660:	add	x0, sp, #0x30
  411664:	bl	4060ac <feof@plt+0x41dc>
  411668:	add	x2, sp, #0x30
  41166c:	add	x1, sp, #0x20
  411670:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  411674:	add	x3, x0, #0x60
  411678:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  41167c:	add	x0, x0, #0x5c0
  411680:	bl	406874 <feof@plt+0x49a4>
  411684:	ldr	x0, [sp, #72]
  411688:	str	x0, [sp, #64]
  41168c:	ldr	x0, [sp, #72]
  411690:	ldr	x0, [x0, #8]
  411694:	str	x0, [sp, #72]
  411698:	ldr	x0, [sp, #64]
  41169c:	ldr	x0, [x0]
  4116a0:	cmp	x0, #0x0
  4116a4:	b.eq	4116b4 <_ZdlPvm@@Base+0x2610>  // b.none
  4116a8:	ldr	x0, [sp, #64]
  4116ac:	ldr	x0, [x0]
  4116b0:	bl	401d00 <_ZdaPv@plt>
  4116b4:	ldr	x0, [sp, #64]
  4116b8:	cmp	x0, #0x0
  4116bc:	b.eq	411618 <_ZdlPvm@@Base+0x2574>  // b.none
  4116c0:	mov	x1, #0x10                  	// #16
  4116c4:	bl	40f0a4 <_ZdlPvm@@Base>
  4116c8:	b	411618 <_ZdlPvm@@Base+0x2574>
  4116cc:	nop
  4116d0:	ldp	x29, x30, [sp], #80
  4116d4:	ret
  4116d8:	stp	x29, x30, [sp, #-64]!
  4116dc:	mov	x29, sp
  4116e0:	str	x19, [sp, #16]
  4116e4:	str	x0, [sp, #40]
  4116e8:	ldr	x0, [sp, #40]
  4116ec:	bl	401a90 <strlen@plt>
  4116f0:	add	x0, x0, #0x1
  4116f4:	bl	401a00 <_Znam@plt>
  4116f8:	str	x0, [sp, #56]
  4116fc:	ldr	x1, [sp, #40]
  411700:	ldr	x0, [sp, #56]
  411704:	bl	401b90 <strcpy@plt>
  411708:	mov	x0, #0x10                  	// #16
  41170c:	bl	40efe8 <_Znwm@@Base>
  411710:	mov	x19, x0
  411714:	ldr	x1, [sp, #56]
  411718:	mov	x0, x19
  41171c:	bl	411920 <_ZdlPvm@@Base+0x287c>
  411720:	str	x19, [sp, #48]
  411724:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411728:	add	x0, x0, #0x5d8
  41172c:	ldr	x1, [x0]
  411730:	ldr	x0, [sp, #48]
  411734:	str	x1, [x0, #8]
  411738:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  41173c:	add	x0, x0, #0x5d8
  411740:	ldr	x1, [sp, #48]
  411744:	str	x1, [x0]
  411748:	nop
  41174c:	ldr	x19, [sp, #16]
  411750:	ldp	x29, x30, [sp], #64
  411754:	ret
  411758:	stp	x29, x30, [sp, #-112]!
  41175c:	mov	x29, sp
  411760:	str	x0, [sp, #40]
  411764:	str	x1, [sp, #32]
  411768:	str	x2, [sp, #24]
  41176c:	str	w3, [sp, #20]
  411770:	ldr	x1, [sp, #24]
  411774:	ldr	x0, [sp, #32]
  411778:	bl	411520 <_ZdlPvm@@Base+0x247c>
  41177c:	str	x0, [sp, #104]
  411780:	bl	401d10 <__errno_location@plt>
  411784:	str	wzr, [x0]
  411788:	ldr	x0, [sp, #104]
  41178c:	bl	401c30 <mkstemp@plt>
  411790:	str	w0, [sp, #100]
  411794:	ldr	w0, [sp, #100]
  411798:	cmp	w0, #0x0
  41179c:	b.ge	4117d8 <_ZdlPvm@@Base+0x2734>  // b.tcont
  4117a0:	bl	401d10 <__errno_location@plt>
  4117a4:	ldr	w0, [x0]
  4117a8:	bl	401b80 <strerror@plt>
  4117ac:	mov	x1, x0
  4117b0:	add	x0, sp, #0x38
  4117b4:	bl	4060ac <feof@plt+0x41dc>
  4117b8:	add	x1, sp, #0x38
  4117bc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4117c0:	add	x3, x0, #0x60
  4117c4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  4117c8:	add	x2, x0, #0x60
  4117cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  4117d0:	add	x0, x0, #0x5d8
  4117d4:	bl	4068ec <feof@plt+0x4a1c>
  4117d8:	bl	401d10 <__errno_location@plt>
  4117dc:	str	wzr, [x0]
  4117e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  4117e4:	add	x1, x0, #0x600
  4117e8:	ldr	w0, [sp, #100]
  4117ec:	bl	401e90 <fdopen@plt>
  4117f0:	str	x0, [sp, #88]
  4117f4:	ldr	x0, [sp, #88]
  4117f8:	cmp	x0, #0x0
  4117fc:	b.ne	411838 <_ZdlPvm@@Base+0x2794>  // b.any
  411800:	bl	401d10 <__errno_location@plt>
  411804:	ldr	w0, [x0]
  411808:	bl	401b80 <strerror@plt>
  41180c:	mov	x1, x0
  411810:	add	x0, sp, #0x48
  411814:	bl	4060ac <feof@plt+0x41dc>
  411818:	add	x1, sp, #0x48
  41181c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  411820:	add	x3, x0, #0x60
  411824:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x68>
  411828:	add	x2, x0, #0x60
  41182c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  411830:	add	x0, x0, #0x608
  411834:	bl	4068ec <feof@plt+0x4a1c>
  411838:	ldr	w0, [sp, #20]
  41183c:	cmp	w0, #0x0
  411840:	b.eq	41184c <_ZdlPvm@@Base+0x27a8>  // b.none
  411844:	ldr	x0, [sp, #104]
  411848:	bl	4116d8 <_ZdlPvm@@Base+0x2634>
  41184c:	ldr	x0, [sp, #40]
  411850:	cmp	x0, #0x0
  411854:	b.eq	411868 <_ZdlPvm@@Base+0x27c4>  // b.none
  411858:	ldr	x0, [sp, #40]
  41185c:	ldr	x1, [sp, #104]
  411860:	str	x1, [x0]
  411864:	b	41187c <_ZdlPvm@@Base+0x27d8>
  411868:	ldr	x0, [sp, #104]
  41186c:	cmp	x0, #0x0
  411870:	b.eq	41187c <_ZdlPvm@@Base+0x27d8>  // b.none
  411874:	ldr	x0, [sp, #104]
  411878:	bl	401d00 <_ZdaPv@plt>
  41187c:	ldr	x0, [sp, #88]
  411880:	ldp	x29, x30, [sp], #112
  411884:	ret
  411888:	stp	x29, x30, [sp, #-32]!
  41188c:	mov	x29, sp
  411890:	str	w0, [sp, #28]
  411894:	str	w1, [sp, #24]
  411898:	ldr	w0, [sp, #28]
  41189c:	cmp	w0, #0x1
  4118a0:	b.ne	4118f8 <_ZdlPvm@@Base+0x2854>  // b.any
  4118a4:	ldr	w1, [sp, #24]
  4118a8:	mov	w0, #0xffff                	// #65535
  4118ac:	cmp	w1, w0
  4118b0:	b.ne	4118f8 <_ZdlPvm@@Base+0x2854>  // b.any
  4118b4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4118b8:	add	x0, x0, #0x5d0
  4118bc:	bl	411308 <_ZdlPvm@@Base+0x2264>
  4118c0:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4118c4:	add	x2, x0, #0x278
  4118c8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4118cc:	add	x1, x0, #0x5d0
  4118d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1f5c>
  4118d4:	add	x0, x0, #0x4e4
  4118d8:	bl	401cc0 <__cxa_atexit@plt>
  4118dc:	adrp	x0, 429000 <_Znam@GLIBCXX_3.4>
  4118e0:	add	x2, x0, #0x278
  4118e4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4118e8:	add	x1, x0, #0x5e0
  4118ec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1f5c>
  4118f0:	add	x0, x0, #0x5fc
  4118f4:	bl	401cc0 <__cxa_atexit@plt>
  4118f8:	nop
  4118fc:	ldp	x29, x30, [sp], #32
  411900:	ret
  411904:	stp	x29, x30, [sp, #-16]!
  411908:	mov	x29, sp
  41190c:	mov	w1, #0xffff                	// #65535
  411910:	mov	w0, #0x1                   	// #1
  411914:	bl	411888 <_ZdlPvm@@Base+0x27e4>
  411918:	ldp	x29, x30, [sp], #16
  41191c:	ret
  411920:	sub	sp, sp, #0x10
  411924:	str	x0, [sp, #8]
  411928:	str	x1, [sp]
  41192c:	ldr	x0, [sp, #8]
  411930:	ldr	x1, [sp]
  411934:	str	x1, [x0]
  411938:	ldr	x0, [sp, #8]
  41193c:	str	xzr, [x0, #8]
  411940:	nop
  411944:	add	sp, sp, #0x10
  411948:	ret
  41194c:	stp	x29, x30, [sp, #-64]!
  411950:	mov	x29, sp
  411954:	str	x0, [sp, #24]
  411958:	ldr	x0, [sp, #24]
  41195c:	ldrb	w0, [x0]
  411960:	cmp	w0, #0x75
  411964:	b.eq	411970 <_ZdlPvm@@Base+0x28cc>  // b.none
  411968:	mov	x0, #0x0                   	// #0
  41196c:	b	411b60 <_ZdlPvm@@Base+0x2abc>
  411970:	ldr	x0, [sp, #24]
  411974:	add	x0, x0, #0x1
  411978:	str	x0, [sp, #24]
  41197c:	ldr	x0, [sp, #24]
  411980:	str	x0, [sp, #56]
  411984:	str	wzr, [sp, #52]
  411988:	ldr	x0, [sp, #56]
  41198c:	str	x0, [sp, #40]
  411990:	ldr	x0, [sp, #56]
  411994:	ldrb	w0, [x0]
  411998:	mov	w1, w0
  41199c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4119a0:	add	x0, x0, #0x9f0
  4119a4:	bl	40b2d8 <feof@plt+0x9408>
  4119a8:	cmp	w0, #0x0
  4119ac:	cset	w0, eq  // eq = none
  4119b0:	and	w0, w0, #0xff
  4119b4:	cmp	w0, #0x0
  4119b8:	b.eq	4119c4 <_ZdlPvm@@Base+0x2920>  // b.none
  4119bc:	mov	x0, #0x0                   	// #0
  4119c0:	b	411b60 <_ZdlPvm@@Base+0x2abc>
  4119c4:	ldr	x0, [sp, #56]
  4119c8:	ldrb	w0, [x0]
  4119cc:	mov	w1, w0
  4119d0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4119d4:	add	x0, x0, #0x8f0
  4119d8:	bl	40b2d8 <feof@plt+0x9408>
  4119dc:	cmp	w0, #0x0
  4119e0:	cset	w0, ne  // ne = any
  4119e4:	and	w0, w0, #0xff
  4119e8:	cmp	w0, #0x0
  4119ec:	b.eq	411a10 <_ZdlPvm@@Base+0x296c>  // b.none
  4119f0:	ldr	w0, [sp, #52]
  4119f4:	lsl	w1, w0, #4
  4119f8:	ldr	x0, [sp, #56]
  4119fc:	ldrb	w0, [x0]
  411a00:	sub	w0, w0, #0x30
  411a04:	add	w0, w1, w0
  411a08:	str	w0, [sp, #52]
  411a0c:	b	411a64 <_ZdlPvm@@Base+0x29c0>
  411a10:	ldr	x0, [sp, #56]
  411a14:	ldrb	w0, [x0]
  411a18:	mov	w1, w0
  411a1c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411a20:	add	x0, x0, #0x6f0
  411a24:	bl	40b2d8 <feof@plt+0x9408>
  411a28:	cmp	w0, #0x0
  411a2c:	cset	w0, ne  // ne = any
  411a30:	and	w0, w0, #0xff
  411a34:	cmp	w0, #0x0
  411a38:	b.eq	411a5c <_ZdlPvm@@Base+0x29b8>  // b.none
  411a3c:	ldr	w0, [sp, #52]
  411a40:	lsl	w1, w0, #4
  411a44:	ldr	x0, [sp, #56]
  411a48:	ldrb	w0, [x0]
  411a4c:	sub	w0, w0, #0x37
  411a50:	add	w0, w1, w0
  411a54:	str	w0, [sp, #52]
  411a58:	b	411a64 <_ZdlPvm@@Base+0x29c0>
  411a5c:	mov	x0, #0x0                   	// #0
  411a60:	b	411b60 <_ZdlPvm@@Base+0x2abc>
  411a64:	ldr	w1, [sp, #52]
  411a68:	mov	w0, #0x10ffff              	// #1114111
  411a6c:	cmp	w1, w0
  411a70:	b.le	411a7c <_ZdlPvm@@Base+0x29d8>
  411a74:	mov	x0, #0x0                   	// #0
  411a78:	b	411b60 <_ZdlPvm@@Base+0x2abc>
  411a7c:	ldr	x0, [sp, #56]
  411a80:	add	x0, x0, #0x1
  411a84:	str	x0, [sp, #56]
  411a88:	ldr	x0, [sp, #56]
  411a8c:	ldrb	w0, [x0]
  411a90:	cmp	w0, #0x0
  411a94:	b.eq	411aac <_ZdlPvm@@Base+0x2a08>  // b.none
  411a98:	ldr	x0, [sp, #56]
  411a9c:	ldrb	w0, [x0]
  411aa0:	cmp	w0, #0x5f
  411aa4:	b.eq	411aac <_ZdlPvm@@Base+0x2a08>  // b.none
  411aa8:	b	411990 <_ZdlPvm@@Base+0x28ec>
  411aac:	ldr	w1, [sp, #52]
  411ab0:	mov	w0, #0xd7ff                	// #55295
  411ab4:	cmp	w1, w0
  411ab8:	b.le	411acc <_ZdlPvm@@Base+0x2a28>
  411abc:	ldr	w1, [sp, #52]
  411ac0:	mov	w0, #0xdbff                	// #56319
  411ac4:	cmp	w1, w0
  411ac8:	b.le	411aec <_ZdlPvm@@Base+0x2a48>
  411acc:	ldr	w1, [sp, #52]
  411ad0:	mov	w0, #0xdbff                	// #56319
  411ad4:	cmp	w1, w0
  411ad8:	b.le	411af4 <_ZdlPvm@@Base+0x2a50>
  411adc:	ldr	w1, [sp, #52]
  411ae0:	mov	w0, #0xdfff                	// #57343
  411ae4:	cmp	w1, w0
  411ae8:	b.gt	411af4 <_ZdlPvm@@Base+0x2a50>
  411aec:	mov	x0, #0x0                   	// #0
  411af0:	b	411b60 <_ZdlPvm@@Base+0x2abc>
  411af4:	ldr	w1, [sp, #52]
  411af8:	mov	w0, #0xffff                	// #65535
  411afc:	cmp	w1, w0
  411b00:	b.le	411b1c <_ZdlPvm@@Base+0x2a78>
  411b04:	ldr	x0, [sp, #40]
  411b08:	ldrb	w0, [x0]
  411b0c:	cmp	w0, #0x30
  411b10:	b.ne	411b38 <_ZdlPvm@@Base+0x2a94>  // b.any
  411b14:	mov	x0, #0x0                   	// #0
  411b18:	b	411b60 <_ZdlPvm@@Base+0x2abc>
  411b1c:	ldr	x1, [sp, #56]
  411b20:	ldr	x0, [sp, #40]
  411b24:	sub	x0, x1, x0
  411b28:	cmp	x0, #0x4
  411b2c:	b.eq	411b38 <_ZdlPvm@@Base+0x2a94>  // b.none
  411b30:	mov	x0, #0x0                   	// #0
  411b34:	b	411b60 <_ZdlPvm@@Base+0x2abc>
  411b38:	ldr	x0, [sp, #56]
  411b3c:	ldrb	w0, [x0]
  411b40:	cmp	w0, #0x0
  411b44:	b.eq	411b58 <_ZdlPvm@@Base+0x2ab4>  // b.none
  411b48:	ldr	x0, [sp, #56]
  411b4c:	add	x0, x0, #0x1
  411b50:	str	x0, [sp, #56]
  411b54:	b	411984 <_ZdlPvm@@Base+0x28e0>
  411b58:	nop
  411b5c:	ldr	x0, [sp, #24]
  411b60:	ldp	x29, x30, [sp], #64
  411b64:	ret
  411b68:	stp	x29, x30, [sp, #-32]!
  411b6c:	mov	x29, sp
  411b70:	str	w0, [sp, #28]
  411b74:	str	w1, [sp, #24]
  411b78:	ldr	w0, [sp, #28]
  411b7c:	cmp	w0, #0x1
  411b80:	b.ne	411ba0 <_ZdlPvm@@Base+0x2afc>  // b.any
  411b84:	ldr	w1, [sp, #24]
  411b88:	mov	w0, #0xffff                	// #65535
  411b8c:	cmp	w1, w0
  411b90:	b.ne	411ba0 <_ZdlPvm@@Base+0x2afc>  // b.any
  411b94:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411b98:	add	x0, x0, #0x5e8
  411b9c:	bl	411de0 <_ZdlPvm@@Base+0x2d3c>
  411ba0:	nop
  411ba4:	ldp	x29, x30, [sp], #32
  411ba8:	ret
  411bac:	stp	x29, x30, [sp, #-16]!
  411bb0:	mov	x29, sp
  411bb4:	mov	w1, #0xffff                	// #65535
  411bb8:	mov	w0, #0x1                   	// #1
  411bbc:	bl	411b68 <_ZdlPvm@@Base+0x2ac4>
  411bc0:	ldp	x29, x30, [sp], #16
  411bc4:	ret
  411bc8:	stp	x29, x30, [sp, #-32]!
  411bcc:	mov	x29, sp
  411bd0:	str	w0, [sp, #28]
  411bd4:	str	x1, [sp, #16]
  411bd8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411bdc:	add	x0, x0, #0x5a0
  411be0:	ldr	x0, [x0]
  411be4:	cmp	x0, #0x0
  411be8:	b.eq	411c18 <_ZdlPvm@@Base+0x2b74>  // b.none
  411bec:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  411bf0:	add	x0, x0, #0xf98
  411bf4:	ldr	x3, [x0]
  411bf8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411bfc:	add	x0, x0, #0x5a0
  411c00:	ldr	x0, [x0]
  411c04:	mov	x2, x0
  411c08:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  411c0c:	add	x1, x0, #0x638
  411c10:	mov	x0, x3
  411c14:	bl	401aa0 <fprintf@plt>
  411c18:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  411c1c:	add	x0, x0, #0xf98
  411c20:	ldr	x4, [x0]
  411c24:	ldr	x3, [sp, #16]
  411c28:	ldr	w2, [sp, #28]
  411c2c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x5f5c>
  411c30:	add	x1, x0, #0x640
  411c34:	mov	x0, x4
  411c38:	bl	401aa0 <fprintf@plt>
  411c3c:	adrp	x0, 42a000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  411c40:	add	x0, x0, #0xf98
  411c44:	ldr	x0, [x0]
  411c48:	bl	401cd0 <fflush@plt>
  411c4c:	bl	401e10 <abort@plt>
  411c50:	sub	sp, sp, #0x20
  411c54:	str	x0, [sp, #8]
  411c58:	ldr	x0, [sp, #8]
  411c5c:	str	x0, [sp, #16]
  411c60:	str	wzr, [sp, #28]
  411c64:	ldr	w0, [sp, #28]
  411c68:	cmp	w0, #0xff
  411c6c:	b.gt	411c90 <_ZdlPvm@@Base+0x2bec>
  411c70:	ldrsw	x0, [sp, #28]
  411c74:	ldr	x1, [sp, #16]
  411c78:	add	x0, x1, x0
  411c7c:	strb	wzr, [x0]
  411c80:	ldr	w0, [sp, #28]
  411c84:	add	w0, w0, #0x1
  411c88:	str	w0, [sp, #28]
  411c8c:	b	411c64 <_ZdlPvm@@Base+0x2bc0>
  411c90:	nop
  411c94:	add	sp, sp, #0x20
  411c98:	ret
  411c9c:	stp	x29, x30, [sp, #-32]!
  411ca0:	mov	x29, sp
  411ca4:	str	x0, [sp, #24]
  411ca8:	ldr	x0, [sp, #24]
  411cac:	bl	411c50 <_ZdlPvm@@Base+0x2bac>
  411cb0:	nop
  411cb4:	ldp	x29, x30, [sp], #32
  411cb8:	ret
  411cbc:	stp	x29, x30, [sp, #-32]!
  411cc0:	mov	x29, sp
  411cc4:	str	x0, [sp, #24]
  411cc8:	str	x1, [sp, #16]
  411ccc:	ldr	x0, [sp, #24]
  411cd0:	bl	411c50 <_ZdlPvm@@Base+0x2bac>
  411cd4:	ldr	x0, [sp, #16]
  411cd8:	ldrb	w0, [x0]
  411cdc:	cmp	w0, #0x0
  411ce0:	b.eq	411d08 <_ZdlPvm@@Base+0x2c64>  // b.none
  411ce4:	ldr	x0, [sp, #16]
  411ce8:	add	x1, x0, #0x1
  411cec:	str	x1, [sp, #16]
  411cf0:	ldrb	w0, [x0]
  411cf4:	ldr	x1, [sp, #24]
  411cf8:	sxtw	x0, w0
  411cfc:	mov	w2, #0x1                   	// #1
  411d00:	strb	w2, [x1, x0]
  411d04:	b	411cd4 <_ZdlPvm@@Base+0x2c30>
  411d08:	nop
  411d0c:	ldp	x29, x30, [sp], #32
  411d10:	ret
  411d14:	stp	x29, x30, [sp, #-32]!
  411d18:	mov	x29, sp
  411d1c:	str	x0, [sp, #24]
  411d20:	str	x1, [sp, #16]
  411d24:	ldr	x0, [sp, #24]
  411d28:	bl	411c50 <_ZdlPvm@@Base+0x2bac>
  411d2c:	ldr	x0, [sp, #16]
  411d30:	ldrb	w0, [x0]
  411d34:	cmp	w0, #0x0
  411d38:	b.eq	411d60 <_ZdlPvm@@Base+0x2cbc>  // b.none
  411d3c:	ldr	x0, [sp, #16]
  411d40:	add	x1, x0, #0x1
  411d44:	str	x1, [sp, #16]
  411d48:	ldrb	w0, [x0]
  411d4c:	ldr	x1, [sp, #24]
  411d50:	sxtw	x0, w0
  411d54:	mov	w2, #0x1                   	// #1
  411d58:	strb	w2, [x1, x0]
  411d5c:	b	411d2c <_ZdlPvm@@Base+0x2c88>
  411d60:	nop
  411d64:	ldp	x29, x30, [sp], #32
  411d68:	ret
  411d6c:	sub	sp, sp, #0x10
  411d70:	str	x0, [sp, #8]
  411d74:	str	w1, [sp, #4]
  411d78:	nop
  411d7c:	add	sp, sp, #0x10
  411d80:	ret
  411d84:	sub	sp, sp, #0x20
  411d88:	str	x0, [sp, #8]
  411d8c:	str	x1, [sp]
  411d90:	str	wzr, [sp, #28]
  411d94:	ldr	w0, [sp, #28]
  411d98:	cmp	w0, #0xff
  411d9c:	b.gt	411dd4 <_ZdlPvm@@Base+0x2d30>
  411da0:	ldr	x1, [sp]
  411da4:	ldrsw	x0, [sp, #28]
  411da8:	ldrb	w0, [x1, x0]
  411dac:	cmp	w0, #0x0
  411db0:	b.eq	411dc4 <_ZdlPvm@@Base+0x2d20>  // b.none
  411db4:	ldr	x1, [sp, #8]
  411db8:	ldrsw	x0, [sp, #28]
  411dbc:	mov	w2, #0x1                   	// #1
  411dc0:	strb	w2, [x1, x0]
  411dc4:	ldr	w0, [sp, #28]
  411dc8:	add	w0, w0, #0x1
  411dcc:	str	w0, [sp, #28]
  411dd0:	b	411d94 <_ZdlPvm@@Base+0x2cf0>
  411dd4:	ldr	x0, [sp, #8]
  411dd8:	add	sp, sp, #0x20
  411ddc:	ret
  411de0:	stp	x29, x30, [sp, #-48]!
  411de4:	mov	x29, sp
  411de8:	str	x0, [sp, #24]
  411dec:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  411df0:	add	x0, x0, #0xf0
  411df4:	ldr	w0, [x0]
  411df8:	cmp	w0, #0x0
  411dfc:	b.ne	4120fc <_ZdlPvm@@Base+0x3058>  // b.any
  411e00:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  411e04:	add	x0, x0, #0xf0
  411e08:	mov	w1, #0x1                   	// #1
  411e0c:	str	w1, [x0]
  411e10:	str	wzr, [sp, #44]
  411e14:	ldr	w0, [sp, #44]
  411e18:	cmp	w0, #0xff
  411e1c:	b.gt	412100 <_ZdlPvm@@Base+0x305c>
  411e20:	ldr	w0, [sp, #44]
  411e24:	and	w0, w0, #0xffffff80
  411e28:	cmp	w0, #0x0
  411e2c:	b.ne	411e48 <_ZdlPvm@@Base+0x2da4>  // b.any
  411e30:	ldr	w0, [sp, #44]
  411e34:	bl	401cf0 <isalpha@plt>
  411e38:	cmp	w0, #0x0
  411e3c:	b.eq	411e48 <_ZdlPvm@@Base+0x2da4>  // b.none
  411e40:	mov	w0, #0x1                   	// #1
  411e44:	b	411e4c <_ZdlPvm@@Base+0x2da8>
  411e48:	mov	w0, #0x0                   	// #0
  411e4c:	mov	w2, w0
  411e50:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411e54:	add	x1, x0, #0x5f0
  411e58:	ldrsw	x0, [sp, #44]
  411e5c:	strb	w2, [x1, x0]
  411e60:	ldr	w0, [sp, #44]
  411e64:	and	w0, w0, #0xffffff80
  411e68:	cmp	w0, #0x0
  411e6c:	b.ne	411e88 <_ZdlPvm@@Base+0x2de4>  // b.any
  411e70:	ldr	w0, [sp, #44]
  411e74:	bl	401c90 <isupper@plt>
  411e78:	cmp	w0, #0x0
  411e7c:	b.eq	411e88 <_ZdlPvm@@Base+0x2de4>  // b.none
  411e80:	mov	w0, #0x1                   	// #1
  411e84:	b	411e8c <_ZdlPvm@@Base+0x2de8>
  411e88:	mov	w0, #0x0                   	// #0
  411e8c:	mov	w2, w0
  411e90:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411e94:	add	x1, x0, #0x6f0
  411e98:	ldrsw	x0, [sp, #44]
  411e9c:	strb	w2, [x1, x0]
  411ea0:	ldr	w0, [sp, #44]
  411ea4:	and	w0, w0, #0xffffff80
  411ea8:	cmp	w0, #0x0
  411eac:	b.ne	411ec8 <_ZdlPvm@@Base+0x2e24>  // b.any
  411eb0:	ldr	w0, [sp, #44]
  411eb4:	bl	401ad0 <islower@plt>
  411eb8:	cmp	w0, #0x0
  411ebc:	b.eq	411ec8 <_ZdlPvm@@Base+0x2e24>  // b.none
  411ec0:	mov	w0, #0x1                   	// #1
  411ec4:	b	411ecc <_ZdlPvm@@Base+0x2e28>
  411ec8:	mov	w0, #0x0                   	// #0
  411ecc:	mov	w2, w0
  411ed0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411ed4:	add	x1, x0, #0x7f0
  411ed8:	ldrsw	x0, [sp, #44]
  411edc:	strb	w2, [x1, x0]
  411ee0:	ldr	w0, [sp, #44]
  411ee4:	and	w0, w0, #0xffffff80
  411ee8:	cmp	w0, #0x0
  411eec:	b.ne	411f14 <_ZdlPvm@@Base+0x2e70>  // b.any
  411ef0:	ldr	w0, [sp, #44]
  411ef4:	sub	w0, w0, #0x30
  411ef8:	cmp	w0, #0x9
  411efc:	cset	w0, ls  // ls = plast
  411f00:	and	w0, w0, #0xff
  411f04:	cmp	w0, #0x0
  411f08:	b.eq	411f14 <_ZdlPvm@@Base+0x2e70>  // b.none
  411f0c:	mov	w0, #0x1                   	// #1
  411f10:	b	411f18 <_ZdlPvm@@Base+0x2e74>
  411f14:	mov	w0, #0x0                   	// #0
  411f18:	mov	w2, w0
  411f1c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411f20:	add	x1, x0, #0x8f0
  411f24:	ldrsw	x0, [sp, #44]
  411f28:	strb	w2, [x1, x0]
  411f2c:	ldr	w0, [sp, #44]
  411f30:	and	w0, w0, #0xffffff80
  411f34:	cmp	w0, #0x0
  411f38:	b.ne	411f54 <_ZdlPvm@@Base+0x2eb0>  // b.any
  411f3c:	ldr	w0, [sp, #44]
  411f40:	bl	401bc0 <isxdigit@plt>
  411f44:	cmp	w0, #0x0
  411f48:	b.eq	411f54 <_ZdlPvm@@Base+0x2eb0>  // b.none
  411f4c:	mov	w0, #0x1                   	// #1
  411f50:	b	411f58 <_ZdlPvm@@Base+0x2eb4>
  411f54:	mov	w0, #0x0                   	// #0
  411f58:	mov	w2, w0
  411f5c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411f60:	add	x1, x0, #0x9f0
  411f64:	ldrsw	x0, [sp, #44]
  411f68:	strb	w2, [x1, x0]
  411f6c:	ldr	w0, [sp, #44]
  411f70:	and	w0, w0, #0xffffff80
  411f74:	cmp	w0, #0x0
  411f78:	b.ne	411f94 <_ZdlPvm@@Base+0x2ef0>  // b.any
  411f7c:	ldr	w0, [sp, #44]
  411f80:	bl	401af0 <isspace@plt>
  411f84:	cmp	w0, #0x0
  411f88:	b.eq	411f94 <_ZdlPvm@@Base+0x2ef0>  // b.none
  411f8c:	mov	w0, #0x1                   	// #1
  411f90:	b	411f98 <_ZdlPvm@@Base+0x2ef4>
  411f94:	mov	w0, #0x0                   	// #0
  411f98:	mov	w2, w0
  411f9c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411fa0:	add	x1, x0, #0xaf0
  411fa4:	ldrsw	x0, [sp, #44]
  411fa8:	strb	w2, [x1, x0]
  411fac:	ldr	w0, [sp, #44]
  411fb0:	and	w0, w0, #0xffffff80
  411fb4:	cmp	w0, #0x0
  411fb8:	b.ne	411fd4 <_ZdlPvm@@Base+0x2f30>  // b.any
  411fbc:	ldr	w0, [sp, #44]
  411fc0:	bl	401df0 <ispunct@plt>
  411fc4:	cmp	w0, #0x0
  411fc8:	b.eq	411fd4 <_ZdlPvm@@Base+0x2f30>  // b.none
  411fcc:	mov	w0, #0x1                   	// #1
  411fd0:	b	411fd8 <_ZdlPvm@@Base+0x2f34>
  411fd4:	mov	w0, #0x0                   	// #0
  411fd8:	mov	w2, w0
  411fdc:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  411fe0:	add	x1, x0, #0xbf0
  411fe4:	ldrsw	x0, [sp, #44]
  411fe8:	strb	w2, [x1, x0]
  411fec:	ldr	w0, [sp, #44]
  411ff0:	and	w0, w0, #0xffffff80
  411ff4:	cmp	w0, #0x0
  411ff8:	b.ne	412014 <_ZdlPvm@@Base+0x2f70>  // b.any
  411ffc:	ldr	w0, [sp, #44]
  412000:	bl	401a80 <isalnum@plt>
  412004:	cmp	w0, #0x0
  412008:	b.eq	412014 <_ZdlPvm@@Base+0x2f70>  // b.none
  41200c:	mov	w0, #0x1                   	// #1
  412010:	b	412018 <_ZdlPvm@@Base+0x2f74>
  412014:	mov	w0, #0x0                   	// #0
  412018:	mov	w2, w0
  41201c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  412020:	add	x1, x0, #0xcf0
  412024:	ldrsw	x0, [sp, #44]
  412028:	strb	w2, [x1, x0]
  41202c:	ldr	w0, [sp, #44]
  412030:	and	w0, w0, #0xffffff80
  412034:	cmp	w0, #0x0
  412038:	b.ne	412054 <_ZdlPvm@@Base+0x2fb0>  // b.any
  41203c:	ldr	w0, [sp, #44]
  412040:	bl	401c80 <isprint@plt>
  412044:	cmp	w0, #0x0
  412048:	b.eq	412054 <_ZdlPvm@@Base+0x2fb0>  // b.none
  41204c:	mov	w0, #0x1                   	// #1
  412050:	b	412058 <_ZdlPvm@@Base+0x2fb4>
  412054:	mov	w0, #0x0                   	// #0
  412058:	mov	w2, w0
  41205c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  412060:	add	x1, x0, #0xdf0
  412064:	ldrsw	x0, [sp, #44]
  412068:	strb	w2, [x1, x0]
  41206c:	ldr	w0, [sp, #44]
  412070:	and	w0, w0, #0xffffff80
  412074:	cmp	w0, #0x0
  412078:	b.ne	412094 <_ZdlPvm@@Base+0x2ff0>  // b.any
  41207c:	ldr	w0, [sp, #44]
  412080:	bl	401c50 <isgraph@plt>
  412084:	cmp	w0, #0x0
  412088:	b.eq	412094 <_ZdlPvm@@Base+0x2ff0>  // b.none
  41208c:	mov	w0, #0x1                   	// #1
  412090:	b	412098 <_ZdlPvm@@Base+0x2ff4>
  412094:	mov	w0, #0x0                   	// #0
  412098:	mov	w2, w0
  41209c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4120a0:	add	x1, x0, #0xef0
  4120a4:	ldrsw	x0, [sp, #44]
  4120a8:	strb	w2, [x1, x0]
  4120ac:	ldr	w0, [sp, #44]
  4120b0:	and	w0, w0, #0xffffff80
  4120b4:	cmp	w0, #0x0
  4120b8:	b.ne	4120d4 <_ZdlPvm@@Base+0x3030>  // b.any
  4120bc:	ldr	w0, [sp, #44]
  4120c0:	bl	401e00 <iscntrl@plt>
  4120c4:	cmp	w0, #0x0
  4120c8:	b.eq	4120d4 <_ZdlPvm@@Base+0x3030>  // b.none
  4120cc:	mov	w0, #0x1                   	// #1
  4120d0:	b	4120d8 <_ZdlPvm@@Base+0x3034>
  4120d4:	mov	w0, #0x0                   	// #0
  4120d8:	mov	w2, w0
  4120dc:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4120e0:	add	x1, x0, #0xff0
  4120e4:	ldrsw	x0, [sp, #44]
  4120e8:	strb	w2, [x1, x0]
  4120ec:	ldr	w0, [sp, #44]
  4120f0:	add	w0, w0, #0x1
  4120f4:	str	w0, [sp, #44]
  4120f8:	b	411e14 <_ZdlPvm@@Base+0x2d70>
  4120fc:	nop
  412100:	ldp	x29, x30, [sp], #48
  412104:	ret
  412108:	stp	x29, x30, [sp, #-32]!
  41210c:	mov	x29, sp
  412110:	str	w0, [sp, #28]
  412114:	str	w1, [sp, #24]
  412118:	ldr	w0, [sp, #28]
  41211c:	cmp	w0, #0x1
  412120:	b.ne	4121f0 <_ZdlPvm@@Base+0x314c>  // b.any
  412124:	ldr	w1, [sp, #24]
  412128:	mov	w0, #0xffff                	// #65535
  41212c:	cmp	w1, w0
  412130:	b.ne	4121f0 <_ZdlPvm@@Base+0x314c>  // b.any
  412134:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2068>
  412138:	add	x0, x0, #0xf8
  41213c:	bl	411de0 <_ZdlPvm@@Base+0x2d3c>
  412140:	mov	w1, #0x0                   	// #0
  412144:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  412148:	add	x0, x0, #0x5f0
  41214c:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  412150:	mov	w1, #0x0                   	// #0
  412154:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  412158:	add	x0, x0, #0x6f0
  41215c:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  412160:	mov	w1, #0x0                   	// #0
  412164:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  412168:	add	x0, x0, #0x7f0
  41216c:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  412170:	mov	w1, #0x0                   	// #0
  412174:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  412178:	add	x0, x0, #0x8f0
  41217c:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  412180:	mov	w1, #0x0                   	// #0
  412184:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  412188:	add	x0, x0, #0x9f0
  41218c:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  412190:	mov	w1, #0x0                   	// #0
  412194:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  412198:	add	x0, x0, #0xaf0
  41219c:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  4121a0:	mov	w1, #0x0                   	// #0
  4121a4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4121a8:	add	x0, x0, #0xbf0
  4121ac:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  4121b0:	mov	w1, #0x0                   	// #0
  4121b4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4121b8:	add	x0, x0, #0xcf0
  4121bc:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  4121c0:	mov	w1, #0x0                   	// #0
  4121c4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4121c8:	add	x0, x0, #0xdf0
  4121cc:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  4121d0:	mov	w1, #0x0                   	// #0
  4121d4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4121d8:	add	x0, x0, #0xef0
  4121dc:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  4121e0:	mov	w1, #0x0                   	// #0
  4121e4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1068>
  4121e8:	add	x0, x0, #0xff0
  4121ec:	bl	411d6c <_ZdlPvm@@Base+0x2cc8>
  4121f0:	nop
  4121f4:	ldp	x29, x30, [sp], #32
  4121f8:	ret
  4121fc:	stp	x29, x30, [sp, #-16]!
  412200:	mov	x29, sp
  412204:	mov	w1, #0xffff                	// #65535
  412208:	mov	w0, #0x1                   	// #1
  41220c:	bl	412108 <_ZdlPvm@@Base+0x3064>
  412210:	ldp	x29, x30, [sp], #16
  412214:	ret
  412218:	stp	x29, x30, [sp, #-32]!
  41221c:	mov	x29, sp
  412220:	str	x0, [sp, #24]
  412224:	mov	w1, #0x3                   	// #3
  412228:	ldr	x0, [sp, #24]
  41222c:	bl	401ce0 <pathconf@plt>
  412230:	ldp	x29, x30, [sp], #32
  412234:	ret
  412238:	stp	x29, x30, [sp, #-64]!
  41223c:	mov	x29, sp
  412240:	stp	x19, x20, [sp, #16]
  412244:	adrp	x20, 428000 <_ZdlPvm@@Base+0x18f5c>
  412248:	add	x20, x20, #0xd68
  41224c:	stp	x21, x22, [sp, #32]
  412250:	adrp	x21, 428000 <_ZdlPvm@@Base+0x18f5c>
  412254:	add	x21, x21, #0xd08
  412258:	sub	x20, x20, x21
  41225c:	mov	w22, w0
  412260:	stp	x23, x24, [sp, #48]
  412264:	mov	x23, x1
  412268:	mov	x24, x2
  41226c:	bl	4019c8 <_Znam@plt-0x38>
  412270:	cmp	xzr, x20, asr #3
  412274:	b.eq	4122a0 <_ZdlPvm@@Base+0x31fc>  // b.none
  412278:	asr	x20, x20, #3
  41227c:	mov	x19, #0x0                   	// #0
  412280:	ldr	x3, [x21, x19, lsl #3]
  412284:	mov	x2, x24
  412288:	add	x19, x19, #0x1
  41228c:	mov	x1, x23
  412290:	mov	w0, w22
  412294:	blr	x3
  412298:	cmp	x20, x19
  41229c:	b.ne	412280 <_ZdlPvm@@Base+0x31dc>  // b.any
  4122a0:	ldp	x19, x20, [sp, #16]
  4122a4:	ldp	x21, x22, [sp, #32]
  4122a8:	ldp	x23, x24, [sp, #48]
  4122ac:	ldp	x29, x30, [sp], #64
  4122b0:	ret
  4122b4:	nop
  4122b8:	ret

Disassembly of section .fini:

00000000004122bc <.fini>:
  4122bc:	stp	x29, x30, [sp, #-16]!
  4122c0:	mov	x29, sp
  4122c4:	ldp	x29, x30, [sp], #16
  4122c8:	ret
