#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jul 18 15:49:07 2017
# Process ID: 24355
# Current directory: /nfs/home/ryan/orca/rtl/edge_extender/src
# Command line: vivado
# Log file: /nfs/home/ryan/orca/rtl/edge_extender/src/vivado.log
# Journal file: /nfs/home/ryan/orca/rtl/edge_extender/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nfs/home/ryan/orca/systems/zedboard/project/project.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
ipx::edit_ip_in_project -upgrade true -name edge_extender_v1_0_v1_0_project -directory /nfs/home/ryan/orca/systems/zedboard/project/project.tmp/edge_extender_v1_0_v1_0_project /nfs/home/ryan/orca/rtl/edge_extender/component.xml
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/home/ryan/orca/rtl
create_ip -name edge_extender -vendor user.org -library user -version 1.0 -module_name edge_extender_0
generate_target {instantiation_template} [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/ip/edge_extender_0/edge_extender_0.xci]
update_compile_order -fileset sources_1
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:edge_extender:1.0 edge_extender_0
endgroup
set_property location {0.5 -19 -23} [get_bd_cells fit_timer_0]
delete_bd_objs [get_bd_nets fit_timer_0_Interrupt]
set_property location {2 252 -34} [get_bd_cells edge_extender_0]
connect_bd_net [get_bd_pins fit_timer_0/Interrupt] [get_bd_pins edge_extender_0/interrupt_in]
connect_bd_net [get_bd_pins edge_extender_0/clk] [get_bd_pins clock/clk_2x_out]
connect_bd_net [get_bd_pins edge_extender_0/reset] [get_bd_pins clock/peripheral_reset]
delete_bd_objs [get_bd_nets clock_clk_2x_out]
connect_bd_net [get_bd_pins edge_extender_0/clk] [get_bd_pins clock/clk_out]
connect_bd_net [get_bd_pins edge_extender_0/interrupt_out] [get_bd_pins Orca_0/global_interrupts]
set_property location {1 -33 106} [get_bd_cells fit_timer_0]
set_property location {2 272 120} [get_bd_cells edge_extender_0]
set_property location {2 285 428} [get_bd_cells clock]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {fit_timer_0_Interrupt }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {edge_extender_0_interrupt_out }]
report_ip_status -name ip_status 
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_edge_extender_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_edge_extender_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
save_bd_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/edge_extender_0_interrupt_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/fit_timer_0_Interrupt ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[0]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[0]_1} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[1]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[2]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[3]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[31]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[7]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/two_cycle.valid_output_reg ]]
save_constraints
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
source write_mmi.tcl
pwd
cd ~/orca/systems/zedboard
pwd
source write_mmi.tcl
write_mmi idram_gen
write_mmi idram_gen
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/edge_extender_0_interrupt_out} {design_1_i/fit_timer_0_Interrupt} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clock/clk_wiz/inst/clk_out1 ]]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/Orca_0_instr_RID[0]} {design_1_i/Orca_0_instr_RID[1]} {design_1_i/Orca_0_instr_RID[2]} {design_1_i/Orca_0_instr_RID[3]} {design_1_i/Orca_0_instr_RID[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Orca_0_instr_ARBURST[0]} {design_1_i/Orca_0_instr_ARBURST[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Orca_0_instr_ARSIZE[0]} {design_1_i/Orca_0_instr_ARSIZE[1]} {design_1_i/Orca_0_instr_ARSIZE[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Orca_0_instr_ARID[0]} {design_1_i/Orca_0_instr_ARID[1]} {design_1_i/Orca_0_instr_ARID[2]} {design_1_i/Orca_0_instr_ARID[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Orca_0_instr_ARADDR[0]} {design_1_i/Orca_0_instr_ARADDR[1]} {design_1_i/Orca_0_instr_ARADDR[2]} {design_1_i/Orca_0_instr_ARADDR[3]} {design_1_i/Orca_0_instr_ARADDR[4]} {design_1_i/Orca_0_instr_ARADDR[5]} {design_1_i/Orca_0_instr_ARADDR[6]} {design_1_i/Orca_0_instr_ARADDR[7]} {design_1_i/Orca_0_instr_ARADDR[8]} {design_1_i/Orca_0_instr_ARADDR[9]} {design_1_i/Orca_0_instr_ARADDR[10]} {design_1_i/Orca_0_instr_ARADDR[11]} {design_1_i/Orca_0_instr_ARADDR[12]} {design_1_i/Orca_0_instr_ARADDR[13]} {design_1_i/Orca_0_instr_ARADDR[14]} {design_1_i/Orca_0_instr_ARADDR[15]} {design_1_i/Orca_0_instr_ARADDR[16]} {design_1_i/Orca_0_instr_ARADDR[17]} {design_1_i/Orca_0_instr_ARADDR[18]} {design_1_i/Orca_0_instr_ARADDR[19]} {design_1_i/Orca_0_instr_ARADDR[20]} {design_1_i/Orca_0_instr_ARADDR[21]} {design_1_i/Orca_0_instr_ARADDR[22]} {design_1_i/Orca_0_instr_ARADDR[23]} {design_1_i/Orca_0_instr_ARADDR[24]} {design_1_i/Orca_0_instr_ARADDR[25]} {design_1_i/Orca_0_instr_ARADDR[26]} {design_1_i/Orca_0_instr_ARADDR[27]} {design_1_i/Orca_0_instr_ARADDR[28]} {design_1_i/Orca_0_instr_ARADDR[29]} {design_1_i/Orca_0_instr_ARADDR[30]} {design_1_i/Orca_0_instr_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/global_interrupts[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Orca_0_instr_ARCACHE[0]} {design_1_i/Orca_0_instr_ARCACHE[1]} {design_1_i/Orca_0_instr_ARCACHE[2]} {design_1_i/Orca_0_instr_ARCACHE[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Orca_0_instr_RDATA[0]} {design_1_i/Orca_0_instr_RDATA[1]} {design_1_i/Orca_0_instr_RDATA[2]} {design_1_i/Orca_0_instr_RDATA[3]} {design_1_i/Orca_0_instr_RDATA[4]} {design_1_i/Orca_0_instr_RDATA[5]} {design_1_i/Orca_0_instr_RDATA[6]} {design_1_i/Orca_0_instr_RDATA[7]} {design_1_i/Orca_0_instr_RDATA[8]} {design_1_i/Orca_0_instr_RDATA[9]} {design_1_i/Orca_0_instr_RDATA[10]} {design_1_i/Orca_0_instr_RDATA[11]} {design_1_i/Orca_0_instr_RDATA[12]} {design_1_i/Orca_0_instr_RDATA[13]} {design_1_i/Orca_0_instr_RDATA[14]} {design_1_i/Orca_0_instr_RDATA[15]} {design_1_i/Orca_0_instr_RDATA[16]} {design_1_i/Orca_0_instr_RDATA[17]} {design_1_i/Orca_0_instr_RDATA[18]} {design_1_i/Orca_0_instr_RDATA[19]} {design_1_i/Orca_0_instr_RDATA[20]} {design_1_i/Orca_0_instr_RDATA[21]} {design_1_i/Orca_0_instr_RDATA[22]} {design_1_i/Orca_0_instr_RDATA[23]} {design_1_i/Orca_0_instr_RDATA[24]} {design_1_i/Orca_0_instr_RDATA[25]} {design_1_i/Orca_0_instr_RDATA[26]} {design_1_i/Orca_0_instr_RDATA[27]} {design_1_i/Orca_0_instr_RDATA[28]} {design_1_i/Orca_0_instr_RDATA[29]} {design_1_i/Orca_0_instr_RDATA[30]} {design_1_i/Orca_0_instr_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Orca_0_instr_ARLOCK[0]} {design_1_i/Orca_0_instr_ARLOCK[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Orca_0_instr_ARPROT[0]} {design_1_i/Orca_0_instr_ARPROT[1]} {design_1_i/Orca_0_instr_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Orca_0_instr_ARLEN[0]} {design_1_i/Orca_0_instr_ARLEN[1]} {design_1_i/Orca_0_instr_ARLEN[2]} {design_1_i/Orca_0_instr_ARLEN[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Orca_0_instr_RRESP[0]} {design_1_i/Orca_0_instr_RRESP[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_interrupt_pending ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/e_subseq_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/edge_extender_0_interrupt_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/fit_timer_0_Interrupt ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor_reg_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[0]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[0]_1} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[1]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[2]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[3]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mcause_reg[31]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/meimask_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/Orca_0/U0/core/X/syscall/mstatus_reg[7]_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list design_1_i/Orca_0_instr_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list design_1_i/Orca_0_instr_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list design_1_i/Orca_0_instr_RLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list design_1_i/Orca_0_instr_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list design_1_i/Orca_0_instr_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/suppress_valid_instr_out_reg ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list design_1_i/Orca_0/U0/core/X/syscall/two_cycle.valid_output_reg ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
source write_mmi.tcl
write_mmi idram_gen
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nfs/home/ryan/orca/systems/zedboard/project/project.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/ryan/orca/systems/zedboard/out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
source design_1_wrapper.tcl
source sim.tcl
log_wave -r *
source sim.tcl
run 20 ms
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {1000}] [get_bd_cells fit_timer_0]
endgroup
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_fit_timer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_fit_timer_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source design_1_wrapper.tcl
source sim.tcl
log_wave -r *
soruce sim.tcl
source tim.tcl
source sim.tcl
add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {edge_extender_0 design_1_edge_extender_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {edge_extender_0 design_1_edge_extender_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
close_sim
generate_target Simulation [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
log_wave -r *
source sim.tcl
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meimask}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/meipend}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} 
run 100 us
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/csr_write_val}} 
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/instruction}} 
source sim.tcl
log_wave -r *
add_wave {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pc_corr_en}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_pending}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/external_interrupts}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/pipeline_empty}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_bad_predict}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/br_new_pc}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mstatus}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mie}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mepc}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/mcause}} {{/design_1_wrapper/design_1_i/Orca_0/U0/core/X/syscall/interrupt_processor}} 
run 50 us
run 100 us
add_wave {{/design_1_wrapper/design_1_i/fit_timer_0/U0/Interrupt}} 
add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_in}} {{/design_1_wrapper/design_1_i/edge_extender_0/U0/interrupt_out}} 
add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/register_bank}} 
add_wave {{/design_1_wrapper/design_1_i/edge_extender_0/U0/reset}} 
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {edge_extender_0 design_1_edge_extender_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {edge_extender_0 design_1_edge_extender_0_0}] -no_script -sync -force -quiet
close_sim
generate_target Simulation [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
generate_target all [get_files  /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_edge_extender_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_edge_extender_0_0_synth_1
export_simulation -of_objects [get_files /nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd] -directory /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files -ipstatic_source_dir /nfs/home/ryan/orca/systems/zedboard/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/modelsim} {questa=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/questa} {ies=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/ies} {vcs=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/vcs} {riviera=/nfs/home/ryan/orca/systems/zedboard/project/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_1_wrapper.tcl
source sim.tcl
run 100 us
open_bd_design {/nfs/home/ryan/orca/systems/zedboard/project/project.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
close_sim
launch_simulation
source design_1_wrapper.tcl
close_sim
save_wave_config {/nfs/home/ryan/orca/systems/zedboard/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/nfs/home/ryan/orca/systems/zedboard/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
