<?xml version="1.0"?>
<Project Version="1" Minor="7" DIGEST="">
	<TOOL_VERSION Version="2022.2"/>
	<MODE Name="Pre-Synthesis"/>
	<SYSTEMINFO BOARD="xilinx.com:zcu102:3.4" PART="xczu9eg-ffvb1156-2-e" ARCH="zynquplus" PACKAGE="ffvb1156" DEVICE="xczu9eg" SPEED="-2"/>
	<PART Name="xczu9eg-ffvb1156-2-e">
		<SSIT IS_SSIT="0"/>
		<NUM_OF_SLRS Value="1"/>
	</PART>
	<HIERARCHY Name="vitis_design_wrapper"/>
	<File Type="HW_HANDOFF" Name="vitis_design.hwh" src_db="vitis_design.hwdef" DESIGN_HIERARCHY="vitis_design_i" BD_TYPE="DEFAULT_BD">
	</File>
	<File Type="BDA" Name="vitis_design.bda" src_db="vitis_design.hwdef">
	</File>
	<File Type="PS_FSBL_INIT" Name="psu_init.c" src_db="vitis_design_ps_e_0.hwdef">
	</File>
	<File Type="PS_FSBL_INIT" Name="psu_init.h" src_db="vitis_design_ps_e_0.hwdef">
	</File>
	<File Type="PS_FSBL_INIT_GPL" Name="psu_init_gpl.c" src_db="vitis_design_ps_e_0.hwdef">
	</File>
	<File Type="PS_FSBL_INIT_GPL" Name="psu_init_gpl.h" src_db="vitis_design_ps_e_0.hwdef">
	</File>
	<File Type="PS_INIT_HELP" Name="psu_init.html" src_db="vitis_design_ps_e_0.hwdef">
	</File>
	<File Type="PS_XMD_INIT" Name="psu_init.tcl" src_db="vitis_design_ps_e_0.hwdef">
	</File>
	<USEDRESOURCES/>
</Project>

