Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Feb  5 22:34:35 2024
| Host         : raffael running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_synth/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        16.290ns  (logic 2.873ns (17.637%)  route 13.417ns (82.363%))
  Logic Levels:           18  (LUT2=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16674, unplaced)     0.584    -1.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, unplaced)       0.582    -0.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.214 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_31/O
                         net (fo=186, unplaced)       0.564     0.350    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_31_n_0
                         LUT5 (Prop_lut5_I2_O)        0.116     0.466 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=3, unplaced)         1.129     1.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.719 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_36/O
                         net (fo=4, unplaced)         0.926     2.645    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_36_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.769 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_24/O
                         net (fo=1, unplaced)         1.111     3.880    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_24_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.004 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, unplaced)         0.481     4.485    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.609 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_4/O
                         net (fo=1, unplaced)         0.449     5.058    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_4_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     5.182 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_2/O
                         net (fo=38, unplaced)        0.977     6.159    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.283 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_9/O
                         net (fo=5, unplaced)         0.477     6.760    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
                         LUT6 (Prop_lut6_I2_O)        0.124     6.884 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, unplaced)        0.533     7.417    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mult_valid_q_reg
                         LUT6 (Prop_lut6_I2_O)        0.124     7.541 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_34/O
                         net (fo=2, unplaced)         0.913     8.454    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10_2
                         LUT6 (Prop_lut6_I1_O)        0.124     8.578 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_21/O
                         net (fo=1, unplaced)         1.111     9.689    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_21_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.813 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, unplaced)        0.524    10.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
                         LUT6 (Prop_lut6_I3_O)        0.124    10.461 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, unplaced)         1.111    11.572    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.696 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, unplaced)         0.460    12.156    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
                         LUT5 (Prop_lut5_I4_O)        0.124    12.280 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, unplaced)         0.484    12.764    i_ariane/i_cva6/id_stage_i/stall_issue
                         LUT6 (Prop_lut6_I1_O)        0.124    12.888 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, unplaced)        0.492    13.380    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT6 (Prop_lut6_I2_O)        0.124    13.504 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, unplaced)        0.532    14.036    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
                         LUT2 (Prop_lut2_I0_O)        0.124    14.160 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, unplaced)        0.561    14.721    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
                         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16674, unplaced)     0.439    17.755    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][0]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDCE (Setup_fdce_C_CE)      -0.202    18.004    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][0]
  -------------------------------------------------------------------
                         required time                         18.004    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDCE clocked by tck'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.049ns  (logic 4.249ns (84.161%)  route 0.800ns (15.839%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     2.401 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, unplaced)       0.584     2.985    tck_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.109 r  td_o_reg_i_2/O
                         net (fo=1, unplaced)         0.584     3.693    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     4.211 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, unplaced)         0.800     5.011    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.731     8.742 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     8.742    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             17.010ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16674, unplaced)     0.584    -1.569    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.091 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, unplaced)         0.752    -0.339    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.044 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, unplaced)        0.847     0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16674, unplaced)     0.439    17.755    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    17.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         17.812    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                 17.010    




