Release 12.3 - xst M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: uart_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_test"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : uart_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "uart.v" in library work
Compiling verilog file "test_code.v" in library work
Module <uart> compiled
Module <uart_test> compiled
No errors in compilation
Analysis of file <"uart_test.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <uart_test> in library <work>.

Analyzing hierarchy for module <uart> in library <work> with parameters.
	CLOCK_DIVIDE = "00000000000000000000010100010110"
	RX_CHECK_START = "00000000000000000000000000000001"
	RX_CHECK_STOP = "00000000000000000000000000000011"
	RX_DELAY_RESTART = "00000000000000000000000000000100"
	RX_ERROR = "00000000000000000000000000000101"
	RX_IDLE = "00000000000000000000000000000000"
	RX_READ_BITS = "00000000000000000000000000000010"
	RX_RECEIVED = "00000000000000000000000000000110"
	TX_DELAY_RESTART = "00000000000000000000000000000010"
	TX_IDLE = "00000000000000000000000000000000"
	TX_SENDING = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uart_test>.
WARNING:Xst:852 - "test_code.v" line 44: Unconnected input port 'rst' of instance 'rcv' is tied to GND.
WARNING:Xst:852 - "test_code.v" line 44: Unconnected input port 'transmit' of instance 'rcv' is tied to GND.
WARNING:Xst:852 - "test_code.v" line 44: Unconnected input port 'tx_byte' of instance 'rcv' is tied to GND.
WARNING:Xst:852 - "test_code.v" line 53: Unconnected input port 'rst' of instance 'transmit' is tied to GND.
WARNING:Xst:852 - "test_code.v" line 53: Unconnected input port 'rx' of instance 'transmit' is tied to GND.
Module <uart_test> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
	CLOCK_DIVIDE = 32'sb00000000000000000000010100010110
	RX_CHECK_START = 32'sb00000000000000000000000000000001
	RX_CHECK_STOP = 32'sb00000000000000000000000000000011
	RX_DELAY_RESTART = 32'sb00000000000000000000000000000100
	RX_ERROR = 32'sb00000000000000000000000000000101
	RX_IDLE = 32'sb00000000000000000000000000000000
	RX_READ_BITS = 32'sb00000000000000000000000000000010
	RX_RECEIVED = 32'sb00000000000000000000000000000110
	TX_DELAY_RESTART = 32'sb00000000000000000000000000000010
	TX_IDLE = 32'sb00000000000000000000000000000000
	TX_SENDING = 32'sb00000000000000000000000000000001
Module <uart> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart>.
    Related source file is "uart.v".
    Found 4-bit subtractor for signal <old_rx_bits_remaining_13$sub0000> created at line 139.
    Found 11-bit subtractor for signal <old_rx_clk_divider_8$sub0000> created at line 91.
    Found 6-bit subtractor for signal <old_rx_countdown_11$sub0000> created at line 94.
    Found 11-bit subtractor for signal <old_tx_clk_divider_9$sub0000> created at line 96.
    Found 6-bit subtractor for signal <old_tx_countdown_19$sub0000> created at line 99.
    Found 3-bit register for signal <recv_state>.
    Found 4-bit register for signal <rx_bits_remaining>.
    Found 11-bit register for signal <rx_clk_divider>.
    Found 6-bit register for signal <rx_countdown>.
    Found 8-bit register for signal <rx_data>.
    Found 4-bit register for signal <tx_bits_remaining>.
    Found 4-bit subtractor for signal <tx_bits_remaining$addsub0000> created at line 193.
    Found 11-bit register for signal <tx_clk_divider>.
    Found 6-bit register for signal <tx_countdown>.
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_out>.
    Found 2-bit register for signal <tx_state>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <uart> synthesized.


Synthesizing Unit <uart_test>.
    Related source file is "test_code.v".
WARNING:Xst:646 - Signal <is_t> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <is_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <trans>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <uart_test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 11-bit subtractor                                     : 4
 4-bit subtractor                                      : 4
 6-bit subtractor                                      : 4
# Registers                                            : 23
 1-bit register                                        : 3
 11-bit register                                       : 4
 2-bit register                                        : 2
 3-bit register                                        : 2
 4-bit register                                        : 4
 6-bit register                                        : 4
 8-bit register                                        : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 11-bit subtractor                                     : 4
 4-bit subtractor                                      : 4
 6-bit subtractor                                      : 4
# Registers                                            : 129
 Flip-Flops                                            : 129

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <uart_test> ...

Optimizing unit <uart> ...
WARNING:Xst:2677 - Node <transmit/rx_data_7> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_data_6> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_data_5> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_data_4> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_data_3> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_data_2> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_data_1> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_data_0> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_bits_remaining_3> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_bits_remaining_2> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_bits_remaining_1> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_bits_remaining_0> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_countdown_5> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_countdown_4> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_countdown_3> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_countdown_2> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_countdown_1> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_countdown_0> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/recv_state_2> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/recv_state_1> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/recv_state_0> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_10> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_9> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_8> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_7> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_6> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_5> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_4> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_3> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_2> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_1> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <transmit/rx_clk_divider_0> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_bits_remaining_3> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_bits_remaining_2> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_bits_remaining_1> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_bits_remaining_0> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_out> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_data_7> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_data_6> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_data_5> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_data_4> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_data_3> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_data_2> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_data_1> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_data_0> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_countdown_5> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_countdown_4> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_countdown_3> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_countdown_2> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_countdown_1> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_countdown_0> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_10> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_9> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_8> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_7> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_6> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_5> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_4> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_3> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_2> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_1> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_clk_divider_0> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_state_1> of sequential type is unconnected in block <uart_test>.
WARNING:Xst:2677 - Node <rcv/tx_state_0> of sequential type is unconnected in block <uart_test>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_test, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart_test.ngr
Top Level Output File Name         : uart_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 207
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 2
#      LUT2                        : 11
#      LUT2_D                      : 2
#      LUT3                        : 20
#      LUT3_D                      : 2
#      LUT4                        : 85
#      LUT4_D                      : 7
#      LUT4_L                      : 6
#      MUXCY                       : 20
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 65
#      FD                          : 29
#      FDE                         : 8
#      FDR                         : 7
#      FDS                         : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       83  out of   4656     1%  
 Number of Slice Flip Flops:             65  out of   9312     0%  
 Number of 4 input LUTs:                155  out of   9312     1%  
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    232     1%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.535ns (Maximum Frequency: 86.693MHz)
   Minimum input arrival time before clock: 5.683ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.535ns (frequency: 86.693MHz)
  Total number of paths / destination ports: 10437 / 100
-------------------------------------------------------------------------
Delay:               11.535ns (Levels of Logic = 15)
  Source:            transmit/tx_clk_divider_0 (FF)
  Destination:       transmit/tx_data_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: transmit/tx_clk_divider_0 to transmit/tx_data_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  transmit/tx_clk_divider_0 (transmit/tx_clk_divider_0)
     LUT1:I0->O            1   0.704   0.000  transmit/Msub_old_tx_clk_divider_9_sub0000_cy<0>_rt (transmit/Msub_old_tx_clk_divider_9_sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  transmit/Msub_old_tx_clk_divider_9_sub0000_cy<0> (transmit/Msub_old_tx_clk_divider_9_sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  transmit/Msub_old_tx_clk_divider_9_sub0000_cy<1> (transmit/Msub_old_tx_clk_divider_9_sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  transmit/Msub_old_tx_clk_divider_9_sub0000_cy<2> (transmit/Msub_old_tx_clk_divider_9_sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  transmit/Msub_old_tx_clk_divider_9_sub0000_cy<3> (transmit/Msub_old_tx_clk_divider_9_sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  transmit/Msub_old_tx_clk_divider_9_sub0000_cy<4> (transmit/Msub_old_tx_clk_divider_9_sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  transmit/Msub_old_tx_clk_divider_9_sub0000_cy<5> (transmit/Msub_old_tx_clk_divider_9_sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  transmit/Msub_old_tx_clk_divider_9_sub0000_cy<6> (transmit/Msub_old_tx_clk_divider_9_sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  transmit/Msub_old_tx_clk_divider_9_sub0000_cy<7> (transmit/Msub_old_tx_clk_divider_9_sub0000_cy<7>)
     XORCY:CI->O           2   0.804   0.451  transmit/Msub_old_tx_clk_divider_9_sub0000_xor<8> (transmit/old_tx_clk_divider_9_sub0000<8>)
     LUT4:I3->O            2   0.704   0.482  transmit/old_tx_countdown_19_cmp_eq0000148 (transmit/old_tx_countdown_19_cmp_eq0000148)
     LUT4:I2->O            8   0.704   0.792  transmit/old_tx_countdown_19_cmp_eq0000150 (transmit/old_tx_countdown_19_cmp_eq0000)
     LUT3:I2->O            2   0.704   0.451  transmit/tx_state_and000171_SW0 (N54)
     LUT4:I3->O           11   0.704   0.937  transmit/tx_bits_remaining_mux0000<2>11 (transmit/N13)
     LUT4:I3->O            1   0.704   0.420  transmit/tx_data_mux0000<6>_SW0 (N22)
     FDS:S                     0.911          transmit/tx_data_6
    ----------------------------------------
    Total                     11.535ns (7.407ns logic, 4.128ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 26
-------------------------------------------------------------------------
Offset:              5.683ns (Levels of Logic = 4)
  Source:            rx (PAD)
  Destination:       rcv/rx_bits_remaining_2 (FF)
  Destination Clock: clk rising

  Data Path: rx to rcv/rx_bits_remaining_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   0.968  rx_IBUF (rx_IBUF)
     LUT3:I2->O            2   0.704   0.622  rcv/recv_state_mux0000<2>32_SW0 (N48)
     LUT3:I0->O            1   0.704   0.455  rcv/rx_bits_remaining_mux0000<1>49_SW0 (N70)
     LUT4:I2->O            1   0.704   0.000  rcv/rx_bits_remaining_mux0000<1>49 (rcv/rx_bits_remaining_mux0000<1>)
     FD:D                      0.308          rcv/rx_bits_remaining_2
    ----------------------------------------
    Total                      5.683ns (3.638ns logic, 2.045ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            transmit/tx_out (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: transmit/tx_out to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  transmit/tx_out (transmit/tx_out)
     OBUF:I->O                 3.272          tx_OBUF (tx)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.90 secs
 
--> 

Total memory usage is 247272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   72 (   0 filtered)
Number of infos    :    0 (   0 filtered)

