TOOL:	xrun	22.03-s012: Started on Apr 19, 2024 at 16:24:57 CDT
xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create top -all -memories -depth all -tasks -functions -all -database waves -waveform
xmsim: *W,PRFRTNEV: (-FUNCTION) Database must be opened in -EVENT mode to capture calling scope data.
xmsim: *W,PRLDYN: The design contains dynamic objects. The "-all" option excludes dynamic objects to improve performance. To enable probing of dynamic objects the "-all -dynamic" options should be added to the probe command.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_block_lv2.inst_main_func_lv2.cache_var" of 2097152 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 2097152' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_block_lv2.inst_main_func_lv2.cache_proc_contr" of 2097152 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 2097152' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_controller_lv2.inst_lru_block_lv2.lru_var" of 262144 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 262144' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
Created probe 1
xcelium> 
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(140) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test write_miss_dcache...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                write_miss_dcache        -     @2738     
  tb                        env                      -     @2847     
    cpu[0]                  cpu_agent_c              -     @2879     
      driver                cpu_driver_c             -     @4690     
        rsp_port            uvm_analysis_port        -     @4841     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @4792     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4018     
        mon_out             uvm_analysis_port        -     @4073     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4104     
        rsp_export          uvm_analysis_export      -     @4161     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @4711     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @2878     
      driver                cpu_driver_c             -     @5551     
        rsp_port            uvm_analysis_port        -     @5696     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5648     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4897     
        mon_out             uvm_analysis_port        -     @4945     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4975     
        rsp_export          uvm_analysis_export      -     @5031     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5571     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @2908     
      driver                cpu_driver_c             -     @6399     
        rsp_port            uvm_analysis_port        -     @6544     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6496     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5745     
        mon_out             uvm_analysis_port        -     @5793     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5823     
        rsp_export          uvm_analysis_export      -     @5879     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6419     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @2938     
      driver                cpu_driver_c             -     @7247     
        rsp_port            uvm_analysis_port        -     @7392     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7344     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6593     
        mon_out             uvm_analysis_port        -     @6641     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6671     
        rsp_export          uvm_analysis_export      -     @6727     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7267     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @3721     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @3787     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @3838     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @3887     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @3936     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @3985     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @3586     
      sbus_out              uvm_analysis_port        -     @3688     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @2968     
      rsp_export            uvm_analysis_export      -     @3057     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @3607     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/write_miss_dcache.sv(26) @ 0: uvm_test_top [write_miss_dcache] Executing write_miss_dcache test
SDI/Verilog Transaction Recording Facility Version 22.03-s012
SDI2 Transaction Recording API Version 22.03-s012
UVM_INFO ../uvm/system_bus_monitor_c.sv(74) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(50) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(50) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(50) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(50) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@write_miss_dcache_seq [write_miss_dcache_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@write_miss_dcache_seq [write_miss_dcache_seq] Main Processor=0	SP1=2	SP2=3
xmsim: *W,OLDURR: The default algorithm for $urandom_range and randcase is used. It can have distribution problems..
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7861                                           
  data                         integral           32    'h5ba5af28                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    0                                               
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 75: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7775     
  dat           integral          32    'h5ba5af28
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 175: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 175: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7785     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 195: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7687                                           
  data                         integral           32    'h26f5790d                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    195                                             
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
            (lv2_wr && lv2_rd) |=> (cp_in_cache);
                                              |
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 345 NS) Assertion top.inst_system_bus_if.assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high has failed (2 cycles, starting 335 NS)
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 345: reporter [cpu_lv1_interface] Assertion assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high Failed: no_cp_in_cache_with_lv2_wr_and_lv2_rd_high
            (lv2_wr && lv2_rd) |=> (cp_in_cache);
                                              |
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 355 NS) Assertion top.inst_system_bus_if.assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high has failed (2 cycles, starting 345 NS)
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 355: reporter [cpu_lv1_interface] Assertion assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high Failed: no_cp_in_cache_with_lv2_wr_and_lv2_rd_high
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7674     
  dat           integral          32    'h26f5790d
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 415: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 415: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7808 vs. expected@7667
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 415: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7667     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5ba5af28
  wr_data_snoop              integral        32    'h5ba5af28
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 415: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7808     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5ba5af28
  wr_data_snoop              integral        32    'h5ba5af28
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 435: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 435: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7740                                           
  data                         integral           32    'h26039fdb                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    435                                             
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
            (lv2_wr && lv2_rd) |=> (cp_in_cache);
                                              |
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 675 NS) Assertion top.inst_system_bus_if.assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high has failed (2 cycles, starting 665 NS)
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 675: reporter [cpu_lv1_interface] Assertion assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high Failed: no_cp_in_cache_with_lv2_wr_and_lv2_rd_high
            (lv2_wr && lv2_rd) |=> (cp_in_cache);
                                              |
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 685 NS) Assertion top.inst_system_bus_if.assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high has failed (2 cycles, starting 675 NS)
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 685: reporter [cpu_lv1_interface] Assertion assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high Failed: no_cp_in_cache_with_lv2_wr_and_lv2_rd_high
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7638     
  dat           integral          32    'h26039fdb
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 745: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 745: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7676 vs. expected@7633
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 745: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7633     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h26f5790d
  wr_data_snoop              integral        32    'h26f5790d
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 745: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7676     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h26f5790d
  wr_data_snoop              integral        32    'h26f5790d
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 765: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7738                                           
  data                         integral           32    'h43415310                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    765                                             
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
            (lv2_wr && lv2_rd) |=> (cp_in_cache);
                                              |
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 875 NS) Assertion top.inst_system_bus_if.assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high has failed (2 cycles, starting 865 NS)
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 875: reporter [cpu_lv1_interface] Assertion assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high Failed: no_cp_in_cache_with_lv2_wr_and_lv2_rd_high
            (lv2_wr && lv2_rd) |=> (cp_in_cache);
                                              |
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 885 NS) Assertion top.inst_system_bus_if.assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high has failed (2 cycles, starting 875 NS)
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 885: reporter [cpu_lv1_interface] Assertion assert_no_cp_in_cache_with_lv2_wr_and_lv2_rd_high Failed: no_cp_in_cache_with_lv2_wr_and_lv2_rd_high
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7609     
  dat           integral          32    'h43415310
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 945: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 945: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7722 vs. expected@7751
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7751     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h26039fdb
  wr_data_snoop              integral        32    'h26039fdb
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7722     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h26039fdb
  wr_data_snoop              integral        32    'h26039fdb
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 965: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 965: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7702                                           
  data                         integral           32    'hf7c1826c                                      
  address                      integral           32    'h40010000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    965                                             
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 1005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 1075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 1085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1105: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7585     
  dat           integral          32    'hf7c1826c
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1105: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1105: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1105: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7607     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1125: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1125: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7595                                           
  data                         integral           32    'headc03ba                                      
  address                      integral           32    'h40020000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    1125                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 1355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 1425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 1435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1455: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7658     
  dat           integral          32    'headc03ba
  address       integral          32    'h40020000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1455: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1455: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7587     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40020000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7610                                           
  data                         integral           32    'h6e928ae3                                      
  address                      integral           32    'h40030000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    1475                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 1545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 1615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 1625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7676     
  dat           integral          32    'h6e928ae3
  address       integral          32    'h40030000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7718     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40030000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7647                                           
  data                         integral           32    'h1cc01069                                      
  address                      integral           32    'h40040000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    1665                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 1785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2895: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 2895: uvm_test_top.tb.vsequencer@@write_miss_dcache_seq [write_miss_dcache_seq] drop_objection
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 2895: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test FAIL
xmsim: *E,ERRSEV (../test/base_test.sv,65): (time 2895 NS).
top.base_test.report_phase
 _____ _    ___ _
|  ___/ \  |_ _| |
| |_ / _ \  | || |
|  _/ ___ \ | || |___
|_|/_/   \_\___|_____|


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   90
UVM_WARNING :    0
UVM_ERROR :    9
UVM_FATAL :    0
** Report counts by id
[MISCMP]     6
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    32
[cpu_driver_c]    20
[cpu_lv1_interface]     6
[cpu_monitor_c]     4
[system_bus_monitor_c]    23
[write_miss_dcache]     1
[write_miss_dcache_seq]     3
Simulation complete via $finish(1) at time 2895 NS + 51
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_1404b416_5c4a3570.ucm (reused)
  data               :  ./cov_work/scope/test/icc_1404b416_5c4a3570.ucd
TOOL:	xrun	22.03-s012: Exiting on Apr 19, 2024 at 16:24:59 CDT  (total: 00:00:02)
