m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/simulation/modelsim
vadder
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1702555008
!i10b 1
!s100 JBoN[T`X[Ile<XnNO1YIl2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IngIhk7>Xl8ejO`D?QZj8m1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1702473162
Z6 8/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyARM_Pipelined.sv
Z7 F/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyARM_Pipelined.sv
!i122 0
L0 373 5
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1702555008.000000
Z10 !s107 /home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyARM_Pipelined.sv|
Z11 !s90 -reportprogress|300|-sv|-work|work|+incdir+/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020|/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyARM_Pipelined.sv|
!i113 1
Z12 o-sv -work work
Z13 !s92 -sv -work work {+incdir+/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020}
Z14 tCvgOpt 0
valu
R1
R2
!i10b 1
!s100 `;;n_G1QQDVXV:c4K_jo;1
R3
IJ5bhfJ0>BU>[To?n_JDe63
R4
S1
R0
R5
R6
R7
!i122 0
L0 345 27
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
varm
R1
R2
!i10b 1
!s100 H=RZ4Gedl@BWN5OHdbFPl3
R3
IfJ7KFhz2:e>_Fmd>=eYTI2
R4
S1
R0
R5
R6
R7
!i122 0
L0 1 39
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vconditional
R1
R2
!i10b 1
!s100 6D57>=h0[DMCWDF=f4[zZ1
R3
I]8D53o2MJ11l]c3J31G842
R4
S1
R0
R5
R6
R7
!i122 0
L0 147 36
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vcontroller
R1
R2
!i10b 1
!s100 UG]hmB4]IDmTDK3_Y2nJP2
R3
I?diF4hUUJFf@J:1]RYIM?0
R4
S1
R0
R5
R6
R7
!i122 0
L0 41 105
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vdatapath
R1
R2
!i10b 1
!s100 @IglK>`017YT6;R1MB>NV2
R3
IRHRc[n=gmA2J>CdFRYMUh1
R4
S1
R0
R5
R6
R7
!i122 0
L0 184 75
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vdmem
R1
R2
!i10b 1
!s100 dfV4zj2ZWO6gJ_8?:eVL20
R3
IHYKObEaJ[?@m`HVeN<ibZ1
R4
S1
R0
Z15 w1702554508
Z16 8/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyDE0_Nano.sv
Z17 F/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyDE0_Nano.sv
!i122 3
L0 148 21
R8
r1
!s85 0
31
R9
Z18 !s107 /home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyDE0_Nano.sv|
Z19 !s90 -reportprogress|300|-sv|-work|work|+incdir+/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020|/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyDE0_Nano.sv|
!i113 1
R12
R13
R14
veqcmp
R1
R2
!i10b 1
!s100 E30iQEg>RBz1?2f9GF4i00
R3
IDm5=<0Pa2NWV^6O[e6fJZ0
R4
S1
R0
R5
R6
R7
!i122 0
L0 441 5
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vextend
R1
R2
!i10b 1
!s100 SLJ2H517o[Cf^ALS3cfNb3
R3
IJzV3@a4n5Elmn6jHXVYU^3
R4
S1
R0
R5
R6
R7
!i122 0
L0 331 13
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vFloatingPointAdder
R1
R2
!i10b 1
!s100 kZF3h`4gBd`:9=DRJ7A_W2
R3
I[N0H`lAJ`Ecg_Ikoc5BjC1
R4
S1
R0
w1702554185
8/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyCoprocessor.sv
F/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyCoprocessor.sv
!i122 2
L0 1 116
R8
r1
!s85 0
31
R9
!s107 /home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyCoprocessor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020|/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyCoprocessor.sv|
!i113 1
R12
R13
R14
n@floating@point@adder
vflopenr
R1
R2
!i10b 1
!s100 c7LYm^>aQV0nUEGCfb7gM3
R3
IZMWJ74hdclbP2a:kJJ=VZ3
R4
S1
R0
R5
R6
R7
!i122 0
L0 379 10
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vflopenrc
R1
R2
!i10b 1
!s100 0JVJi1bEB6>bNZl`KiFWM2
R3
IW;^`aX?4I10HVLLN??zck3
R4
S1
R0
R5
R6
R7
!i122 0
L0 401 12
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vflopr
R1
R2
!i10b 1
!s100 H9^>MfD`QIXLgJHVU4>Hg2
R3
I7eczEjgXaN1dc1WO?WBk03
R4
S1
R0
R5
R6
R7
!i122 0
L0 390 10
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vfloprc
R1
R2
!i10b 1
!s100 I@Q;0SNPc85OUbOB_=^KP2
R3
IJ2XVen1BQcNlKkaXRPZe;2
R4
S1
R0
R5
R6
R7
!i122 0
L0 414 12
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vhazard
R1
R2
!i10b 1
!s100 AG_nC1:m62Z:1nJfeZT7j1
R3
I3oC0X_fH>?i1M_V4`9@:=0
R4
S1
R0
R5
R6
R7
!i122 0
L0 260 44
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vimem
R1
R2
!i10b 1
!s100 SK`Z82bo3HH`]hQ1U`5P=3
R3
IT;_oaKhlHGa617?L@4<=O3
R4
S1
R0
R15
R16
R17
!i122 3
L0 170 9
R8
r1
!s85 0
31
R9
R18
R19
!i113 1
R12
R13
R14
vmux2
R1
R2
!i10b 1
!s100 DWmRaXUZ@0PS[c`Momf:@3
R3
IBMW9m4>2[>U=P>@hWRleC1
R4
S1
R0
R5
R6
R7
!i122 0
L0 427 6
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vmux3
R1
R2
!i10b 1
!s100 BYz<E1gz44>8jS9:Gm0[G2
R3
IR[RLOWWn>c?L6c;9TYYC00
R4
S1
R0
R5
R6
R7
!i122 0
L0 434 6
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vMyDE0_Nano
R1
R2
!i10b 1
!s100 ^go7k=SJB3S_h2SNFHMc^2
R3
I_fg1afL_cjJkoVQ]of<M90
R4
S1
R0
R15
R16
R17
!i122 3
L0 6 137
R8
r1
!s85 0
31
R9
R18
R19
!i113 1
R12
R13
R14
n@my@d@e0_@nano
vMyTestbench
R1
R2
!i10b 1
!s100 nFc_g]U=EaRKHl9he5h5l0
R3
Im52o:DNBZzF8iJMkbe0hZ0
R4
S1
R0
w1702554883
8/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyTestbench.sv
F/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyTestbench.sv
!i122 4
L0 3 63
R8
r1
!s85 0
31
R9
!s107 /home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyTestbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020|/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MyTestbench.sv|
!i113 1
R12
R13
R14
n@my@testbench
vregfile
R1
R2
!i10b 1
!s100 Dl1:<YQ2>:Pz7n9cV1_zi0
R3
I6gO9ga39bgYgW=bBHKn9L2
R4
S1
R0
R5
R6
R7
!i122 0
L0 305 25
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vspi_slave
R1
R2
!i10b 1
!s100 f>YT`]9bXInOZg3GUlZQX2
R3
IPFBS0cziFj5MjYmB?RaZM3
R4
S1
R0
w1702382528
8/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MySPI.sv
F/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MySPI.sv
!i122 1
L0 6 119
R8
r1
!s85 0
31
R9
!s107 /home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MySPI.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020|/home/maxime/Documents/UCL/MASTER/M1/Q1/LELEC2531 - Design and architecture of digital electronic systems/LELEC2531-Quartus/Project/Quartus-Pipelined_2020/MySPI.sv|
!i113 1
R12
R13
R14
