simVerilogNetlistFileList = '(
    (("ECE555" "Adder_16bit") 
	("cds10/netlist" "cds10/map" "schematic")
    ) 
    (("ECE555" "Buffer_1bit") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("ECE555" "BLACK_CELL") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("ECE555" "Buffer") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("ECE555" "Sum") 
	("cds6/netlist" "cds6/map" "schematic")
    )
    (("ECE555" "GREY_CELL") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("ECE555" "AND_OR_NOT") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("ECE555" "Prop_Gen") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("ECE555" "INV_540_270") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("ECE555" "XOR") 
	("cds1/netlist" "cds1/map" "schematic")
    )
    (("ECE555" "NAND") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("ECE555")
simVerilogNetlistFileCellList = '(("ECE555" 
	("NAND" "XOR" "INV_540_270" "Prop_Gen" "AND_OR_NOT"
	    "GREY_CELL" "Sum" "Buffer" "BLACK_CELL" "Buffer_1bit"
	    "Adder_16bit"
	)
    )
)
hnlIncrementalDirectory = '"ihnl"
