# Lab 14: UART Communication



Objective

&nbsp;   1. To understand the Universal Asynchronous Receiver Transmitter (UART) protocol.

&nbsp;   2. To design UART Transmitter and Receiver modules using Verilog HDL.

&nbsp;   3. To simulate UART behavior and optionally interface with a serial terminal via FPGA.



