

================================================================
== Vitis HLS Report for 'filterSingle_1'
================================================================
* Date:           Sun Nov 13 19:18:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.371 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2188|     2188|  13.128 us|  13.128 us|  2188|  2188|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_241_1_VITIS_LOOP_242_2  |     2186|     2186|        12|          1|          1|  2176|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%windowBuffer = alloca i32 1"   --->   Operation 18 'alloca' 'windowBuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rowBuffer = alloca i64 1" [harris.cpp:236]   --->   Operation 19 'alloca' 'rowBuffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln241 = store i12 0, i12 %indvar_flatten" [harris.cpp:241]   --->   Operation 29 'store' 'store_ln241' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln241 = store i8 0, i8 %i" [harris.cpp:241]   --->   Operation 30 'store' 'store_ln241' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln241 = store i5 0, i5 %j" [harris.cpp:241]   --->   Operation 31 'store' 'store_ln241' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln241 = br void %for.body3.i" [harris.cpp:241]   --->   Operation 32 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [harris.cpp:241]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.99ns)   --->   "%icmp_ln241 = icmp_eq  i12 %indvar_flatten_load, i12 2176" [harris.cpp:241]   --->   Operation 35 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln241 = add i12 %indvar_flatten_load, i12 1" [harris.cpp:241]   --->   Operation 36 'add' 'add_ln241' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %for.inc125.i, void %filterSingle.1.exit" [harris.cpp:241]   --->   Operation 37 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [harris.cpp:242]   --->   Operation 38 'load' 'j_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i8 %i"   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln242 = icmp_eq  i5 %j_load, i5 17" [harris.cpp:242]   --->   Operation 40 'icmp' 'icmp_ln242' <Predicate = (!icmp_ln241)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.21ns)   --->   "%select_ln234 = select i1 %icmp_ln242, i5 0, i5 %j_load" [harris.cpp:234]   --->   Operation 41 'select' 'select_ln234' <Predicate = (!icmp_ln241)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln241_2 = add i8 %i_load, i8 1" [harris.cpp:241]   --->   Operation 42 'add' 'add_ln241_2' <Predicate = (!icmp_ln241)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln241_2, i32 1, i32 7" [harris.cpp:241]   --->   Operation 43 'partselect' 'tmp' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.48ns)   --->   "%icmp = icmp_eq  i7 %tmp, i7 0" [harris.cpp:241]   --->   Operation 44 'icmp' 'icmp' <Predicate = (!icmp_ln241)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_load, i32 1, i32 7"   --->   Operation 45 'partselect' 'tmp_22' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.48ns)   --->   "%icmp48 = icmp_eq  i7 %tmp_22, i7 0"   --->   Operation 46 'icmp' 'icmp48' <Predicate = (!icmp_ln241)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.24ns)   --->   "%select_ln241 = select i1 %icmp_ln242, i8 %add_ln241_2, i8 %i_load" [harris.cpp:241]   --->   Operation 47 'select' 'select_ln241' <Predicate = (!icmp_ln241)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln242 = add i5 %select_ln234, i5 1" [harris.cpp:242]   --->   Operation 48 'add' 'add_ln242' <Predicate = (!icmp_ln241)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln242 = store i12 %add_ln241, i12 %indvar_flatten" [harris.cpp:242]   --->   Operation 49 'store' 'store_ln242' <Predicate = (!icmp_ln241)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_241_1_VITIS_LOOP_242_2_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2176, i64 2176, i64 2176"   --->   Operation 51 'speclooptripcount' 'empty_60' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln234_2 = select i1 %icmp_ln242, i1 %icmp, i1 %icmp48" [harris.cpp:234]   --->   Operation 52 'select' 'select_ln234_2' <Predicate = (!icmp_ln241)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln244_cast_i = zext i5 %select_ln234" [harris.cpp:234]   --->   Operation 54 'zext' 'trunc_ln244_cast_i' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [harris.cpp:234]   --->   Operation 55 'specloopname' 'specloopname_ln234' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.36ns)   --->   "%icmp_ln244 = icmp_eq  i5 %select_ln234, i5 16" [harris.cpp:244]   --->   Operation 56 'icmp' 'icmp_ln244' <Predicate = (!icmp_ln241)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%br_ln244 = br i1 %icmp_ln244, void %if.then.i, void %if.end85.i" [harris.cpp:244]   --->   Operation 57 'br' 'br_ln244' <Predicate = (!icmp_ln241)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.55ns)   --->   "%empty = icmp_eq  i8 %select_ln241, i8 127" [harris.cpp:241]   --->   Operation 58 'icmp' 'empty' <Predicate = (!icmp_ln244)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.55ns)   --->   "%empty_58 = icmp_eq  i8 %select_ln241, i8 0" [harris.cpp:241]   --->   Operation 59 'icmp' 'empty_58' <Predicate = (!icmp_ln244)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%empty_59 = or i1 %empty_58, i1 %empty" [harris.cpp:241]   --->   Operation 60 'or' 'empty_59' <Predicate = (!icmp_ln244)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %empty_59, void %if.else.i, void %split.i" [harris.cpp:241]   --->   Operation 61 'br' 'br_ln241' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln248 = br void %for.inc66.i" [harris.cpp:248]   --->   Operation 62 'br' 'br_ln248' <Predicate = (!icmp_ln241 & !icmp_ln244 & empty_59)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%rowBuffer_addr = getelementptr i768 %rowBuffer, i64 0, i64 %trunc_ln244_cast_i" [harris.cpp:254]   --->   Operation 63 'getelementptr' 'rowBuffer_addr' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%rowBuffer_load = load i4 %rowBuffer_addr" [harris.cpp:254]   --->   Operation 64 'load' 'rowBuffer_load' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 16> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %select_ln234_2, void %for.body94.i, void %for.inc122.i" [harris.cpp:276]   --->   Operation 65 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln242 = store i8 %select_ln241, i8 %i" [harris.cpp:242]   --->   Operation 66 'store' 'store_ln242' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln242 = store i5 %add_ln242, i5 %j" [harris.cpp:242]   --->   Operation 67 'store' 'store_ln242' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.body3.i" [harris.cpp:242]   --->   Operation 68 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 69 [1/1] (2.19ns)   --->   "%tmp_23 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %GyyStream" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_23' <Predicate = (!icmp_ln241 & !icmp_ln244 & !empty_59)> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%obj_var = trunc i256 %tmp_23" [harris.cpp:249]   --->   Operation 70 'trunc' 'obj_var' <Predicate = (!icmp_ln241 & !icmp_ln244 & !empty_59)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%obj_var_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_23, i32 32, i32 63" [harris.cpp:249]   --->   Operation 71 'partselect' 'obj_var_8' <Predicate = (!icmp_ln241 & !icmp_ln244 & !empty_59)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_23, i32 64, i32 95" [harris.cpp:249]   --->   Operation 72 'partselect' 'tmp_i' <Predicate = (!icmp_ln241 & !icmp_ln244 & !empty_59)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_91_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_23, i32 96, i32 127" [harris.cpp:249]   --->   Operation 73 'partselect' 'tmp_91_i' <Predicate = (!icmp_ln241 & !icmp_ln244 & !empty_59)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_92_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_23, i32 128, i32 159" [harris.cpp:249]   --->   Operation 74 'partselect' 'tmp_92_i' <Predicate = (!icmp_ln241 & !icmp_ln244 & !empty_59)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_93_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_23, i32 160, i32 191" [harris.cpp:249]   --->   Operation 75 'partselect' 'tmp_93_i' <Predicate = (!icmp_ln241 & !icmp_ln244 & !empty_59)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_94_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_23, i32 192, i32 223" [harris.cpp:249]   --->   Operation 76 'partselect' 'tmp_94_i' <Predicate = (!icmp_ln241 & !icmp_ln244 & !empty_59)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_95_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_23, i32 224, i32 255" [harris.cpp:249]   --->   Operation 77 'partselect' 'tmp_95_i' <Predicate = (!icmp_ln241 & !icmp_ln244 & !empty_59)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc66.i"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln241 & !icmp_ln244 & !empty_59)> <Delay = 1.58>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%rowBuffer_load = load i4 %rowBuffer_addr" [harris.cpp:254]   --->   Operation 79 'load' 'rowBuffer_load' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_54_i = partselect i512 @_ssdm_op_PartSelect.i512.i768.i32.i32, i768 %rowBuffer_load, i32 256, i32 767" [harris.cpp:256]   --->   Operation 80 'partselect' 'tmp_54_i' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%obj_var_10 = phi i32 0, void %split.i, i32 %obj_var, void %if.else.i"   --->   Operation 81 'phi' 'obj_var_10' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%obj_var_9 = phi i32 0, void %split.i, i32 %obj_var_8, void %if.else.i"   --->   Operation 82 'phi' 'obj_var_9' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%obj_sroa_6_0_i = phi i32 0, void %split.i, i32 %tmp_i, void %if.else.i" [harris.cpp:249]   --->   Operation 83 'phi' 'obj_sroa_6_0_i' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%obj_sroa_9_0_i = phi i32 0, void %split.i, i32 %tmp_91_i, void %if.else.i" [harris.cpp:249]   --->   Operation 84 'phi' 'obj_sroa_9_0_i' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%obj_sroa_12_0_i = phi i32 0, void %split.i, i32 %tmp_92_i, void %if.else.i" [harris.cpp:249]   --->   Operation 85 'phi' 'obj_sroa_12_0_i' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%obj_sroa_15_0_i = phi i32 0, void %split.i, i32 %tmp_93_i, void %if.else.i" [harris.cpp:249]   --->   Operation 86 'phi' 'obj_sroa_15_0_i' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%obj_sroa_18_0_i = phi i32 0, void %split.i, i32 %tmp_94_i, void %if.else.i" [harris.cpp:249]   --->   Operation 87 'phi' 'obj_sroa_18_0_i' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%obj_sroa_21_0_i = phi i32 0, void %split.i, i32 %tmp_95_i, void %if.else.i" [harris.cpp:249]   --->   Operation 88 'phi' 'obj_sroa_21_0_i' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%input = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i32.i32.i32.i32.i32.i32.i32.i32.i512, i32 %obj_sroa_21_0_i, i32 %obj_sroa_18_0_i, i32 %obj_sroa_15_0_i, i32 %obj_sroa_12_0_i, i32 %obj_sroa_9_0_i, i32 %obj_sroa_6_0_i, i32 %obj_var_9, i32 %obj_var_10, i512 %tmp_54_i" [harris.cpp:256]   --->   Operation 89 'bitconcatenate' 'input' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln264 = store i768 %input, i4 %rowBuffer_addr" [harris.cpp:264]   --->   Operation 90 'store' 'store_ln264' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 768> <Depth = 16> <RAM>
ST_4 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln266 = br void %if.end85.i" [harris.cpp:266]   --->   Operation 91 'br' 'br_ln266' <Predicate = (!icmp_ln241 & !icmp_ln244)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%input_2 = phi i768 %input, void %for.inc66.i, i768 0, void %for.inc125.i"   --->   Operation 92 'phi' 'input_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%windowBuffer_load = load i1536 %windowBuffer" [harris.cpp:54]   --->   Operation 93 'load' 'windowBuffer_load' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i768 %input_2" [harris.cpp:55]   --->   Operation 94 'trunc' 'trunc_ln55' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_96_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 32, i32 63" [harris.cpp:55]   --->   Operation 95 'partselect' 'tmp_96_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_97_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 64, i32 95" [harris.cpp:55]   --->   Operation 96 'partselect' 'tmp_97_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_98_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 96, i32 127" [harris.cpp:55]   --->   Operation 97 'partselect' 'tmp_98_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_99_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 128, i32 159" [harris.cpp:55]   --->   Operation 98 'partselect' 'tmp_99_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_100_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 160, i32 191" [harris.cpp:55]   --->   Operation 99 'partselect' 'tmp_100_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_101_i = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 448, i32 479" [harris.cpp:54]   --->   Operation 100 'partselect' 'tmp_101_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_102_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 192, i32 223" [harris.cpp:55]   --->   Operation 101 'partselect' 'tmp_102_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_103_i = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 480, i32 511" [harris.cpp:54]   --->   Operation 102 'partselect' 'tmp_103_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_104_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 224, i32 255" [harris.cpp:55]   --->   Operation 103 'partselect' 'tmp_104_i' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_105_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 256, i32 287" [harris.cpp:55]   --->   Operation 104 'partselect' 'tmp_105_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_106_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 288, i32 319" [harris.cpp:55]   --->   Operation 105 'partselect' 'tmp_106_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_107_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 320, i32 351" [harris.cpp:55]   --->   Operation 106 'partselect' 'tmp_107_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_108_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 352, i32 383" [harris.cpp:55]   --->   Operation 107 'partselect' 'tmp_108_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_109_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 384, i32 415" [harris.cpp:55]   --->   Operation 108 'partselect' 'tmp_109_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_110_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 416, i32 447" [harris.cpp:55]   --->   Operation 109 'partselect' 'tmp_110_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_111_i = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 960, i32 991" [harris.cpp:54]   --->   Operation 110 'partselect' 'tmp_111_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_112_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 448, i32 479" [harris.cpp:55]   --->   Operation 111 'partselect' 'tmp_112_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_113_i = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 992, i32 1023" [harris.cpp:54]   --->   Operation 112 'partselect' 'tmp_113_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_114_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 480, i32 511" [harris.cpp:55]   --->   Operation 113 'partselect' 'tmp_114_i' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_115_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 512, i32 543" [harris.cpp:55]   --->   Operation 114 'partselect' 'tmp_115_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_116_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 544, i32 575" [harris.cpp:55]   --->   Operation 115 'partselect' 'tmp_116_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_117_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 576, i32 607" [harris.cpp:55]   --->   Operation 116 'partselect' 'tmp_117_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_118_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 608, i32 639" [harris.cpp:55]   --->   Operation 117 'partselect' 'tmp_118_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_119_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 640, i32 671" [harris.cpp:55]   --->   Operation 118 'partselect' 'tmp_119_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_120_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 672, i32 703" [harris.cpp:55]   --->   Operation 119 'partselect' 'tmp_120_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_121_i = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 1472, i32 1503" [harris.cpp:54]   --->   Operation 120 'partselect' 'tmp_121_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_122_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 704, i32 735" [harris.cpp:55]   --->   Operation 121 'partselect' 'tmp_122_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_123_i = partselect i32 @_ssdm_op_PartSelect.i32.i1536.i32.i32, i1536 %windowBuffer_load, i32 1504, i32 1535" [harris.cpp:54]   --->   Operation 122 'partselect' 'tmp_123_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_124_i = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %input_2, i32 736, i32 767" [harris.cpp:55]   --->   Operation 123 'partselect' 'tmp_124_i' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_55_i = partselect i256 @_ssdm_op_PartSelect.i256.i768.i32.i32, i768 %input_2, i32 512, i32 767" [harris.cpp:55]   --->   Operation 124 'partselect' 'tmp_55_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_56_i = partselect i256 @_ssdm_op_PartSelect.i256.i1536.i32.i32, i1536 %windowBuffer_load, i32 1280, i32 1535" [harris.cpp:55]   --->   Operation 125 'partselect' 'tmp_56_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_57_i = partselect i256 @_ssdm_op_PartSelect.i256.i768.i32.i32, i768 %input_2, i32 256, i32 511" [harris.cpp:55]   --->   Operation 126 'partselect' 'tmp_57_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_58_i = partselect i256 @_ssdm_op_PartSelect.i256.i1536.i32.i32, i1536 %windowBuffer_load, i32 768, i32 1023" [harris.cpp:55]   --->   Operation 127 'partselect' 'tmp_58_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_60_i = partselect i256 @_ssdm_op_PartSelect.i256.i1536.i32.i32, i1536 %windowBuffer_load, i32 256, i32 511" [harris.cpp:55]   --->   Operation 128 'partselect' 'tmp_60_i' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i768 %input_2" [harris.cpp:55]   --->   Operation 129 'trunc' 'trunc_ln55_2' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%windowBuffer_4 = bitconcatenate i1536 @_ssdm_op_BitConcatenate.i1536.i256.i256.i256.i256.i256.i256, i256 %tmp_55_i, i256 %tmp_56_i, i256 %tmp_57_i, i256 %tmp_58_i, i256 %trunc_ln55_2, i256 %tmp_60_i" [harris.cpp:55]   --->   Operation 130 'bitconcatenate' 'windowBuffer_4' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109 = add i32 %tmp_103_i, i32 %tmp_123_i" [harris.cpp:109]   --->   Operation 131 'add' 'add_ln109' <Predicate = (!select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 132 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%res = add i32 %add_ln109, i32 %tmp_113_i" [harris.cpp:109]   --->   Operation 132 'add' 'res' <Predicate = (!select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_17 = add i32 %trunc_ln55, i32 %tmp_115_i" [harris.cpp:109]   --->   Operation 133 'add' 'add_ln109_17' <Predicate = (!select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%res_52 = add i32 %add_ln109_17, i32 %tmp_105_i" [harris.cpp:109]   --->   Operation 134 'add' 'res_52' <Predicate = (!select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_19 = add i32 %tmp_96_i, i32 %tmp_116_i" [harris.cpp:109]   --->   Operation 135 'add' 'add_ln109_19' <Predicate = (!select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%res_53 = add i32 %add_ln109_19, i32 %tmp_106_i" [harris.cpp:109]   --->   Operation 136 'add' 'res_53' <Predicate = (!select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_21 = add i32 %tmp_97_i, i32 %tmp_117_i" [harris.cpp:109]   --->   Operation 137 'add' 'add_ln109_21' <Predicate = (!select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%res_54 = add i32 %add_ln109_21, i32 %tmp_107_i" [harris.cpp:109]   --->   Operation 138 'add' 'res_54' <Predicate = (!select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_23 = add i32 %tmp_98_i, i32 %tmp_118_i" [harris.cpp:109]   --->   Operation 139 'add' 'add_ln109_23' <Predicate = (!select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%res_55 = add i32 %add_ln109_23, i32 %tmp_108_i" [harris.cpp:109]   --->   Operation 140 'add' 'res_55' <Predicate = (!select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_25 = add i32 %tmp_99_i, i32 %tmp_119_i" [harris.cpp:109]   --->   Operation 141 'add' 'add_ln109_25' <Predicate = (!select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%res_56 = add i32 %add_ln109_25, i32 %tmp_109_i" [harris.cpp:109]   --->   Operation 142 'add' 'res_56' <Predicate = (!select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_27 = add i32 %tmp_100_i, i32 %tmp_120_i" [harris.cpp:109]   --->   Operation 143 'add' 'add_ln109_27' <Predicate = (!select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%res_57 = add i32 %add_ln109_27, i32 %tmp_110_i" [harris.cpp:109]   --->   Operation 144 'add' 'res_57' <Predicate = (!select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_29 = add i32 %tmp_102_i, i32 %tmp_122_i" [harris.cpp:109]   --->   Operation 145 'add' 'add_ln109_29' <Predicate = (!select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%res_58 = add i32 %add_ln109_29, i32 %tmp_112_i" [harris.cpp:109]   --->   Operation 146 'add' 'res_58' <Predicate = (!select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_33 = add i32 %tmp_114_i, i32 %tmp_124_i" [harris.cpp:113]   --->   Operation 147 'add' 'add_ln113_33' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln113_34 = add i32 %add_ln113_33, i32 %tmp_104_i" [harris.cpp:113]   --->   Operation 148 'add' 'add_ln113_34' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln296 = store i1536 %windowBuffer_4, i1536 %windowBuffer" [harris.cpp:296]   --->   Operation 149 'store' 'store_ln296' <Predicate = (!select_ln234_2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_19 = add i32 %tmp_111_i, i32 %res" [harris.cpp:113]   --->   Operation 150 'add' 'add_ln113_19' <Predicate = (!select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln113_20 = add i32 %add_ln113_19, i32 %tmp_101_i" [harris.cpp:113]   --->   Operation 151 'add' 'add_ln113_20' <Predicate = (!select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (2.55ns)   --->   "%add_ln113_16 = add i32 %res_53, i32 %res_52" [harris.cpp:113]   --->   Operation 152 'add' 'add_ln113_16' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_24 = add i32 %res_53, i32 %res_55" [harris.cpp:113]   --->   Operation 153 'add' 'add_ln113_24' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln113_25 = add i32 %add_ln113_24, i32 %res_54" [harris.cpp:113]   --->   Operation 154 'add' 'add_ln113_25' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_26 = add i32 %res_54, i32 %res_56" [harris.cpp:113]   --->   Operation 155 'add' 'add_ln113_26' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln113_27 = add i32 %add_ln113_26, i32 %res_55" [harris.cpp:113]   --->   Operation 156 'add' 'add_ln113_27' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_28 = add i32 %res_55, i32 %res_57" [harris.cpp:113]   --->   Operation 157 'add' 'add_ln113_28' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln113_29 = add i32 %add_ln113_28, i32 %res_56" [harris.cpp:113]   --->   Operation 158 'add' 'add_ln113_29' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_30 = add i32 %res_56, i32 %res_58" [harris.cpp:113]   --->   Operation 159 'add' 'add_ln113_30' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln113_31 = add i32 %add_ln113_30, i32 %res_57" [harris.cpp:113]   --->   Operation 160 'add' 'add_ln113_31' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_32 = add i32 %res_57, i32 %res_58" [harris.cpp:113]   --->   Operation 161 'add' 'add_ln113_32' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln113_35 = add i32 %add_ln113_34, i32 %add_ln113_32" [harris.cpp:113]   --->   Operation 162 'add' 'add_ln113_35' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113 = add i32 %res_52, i32 %tmp_121_i" [harris.cpp:113]   --->   Operation 163 'add' 'add_ln113' <Predicate = (!select_ln234_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln113_21 = add i32 %add_ln113_20, i32 %add_ln113" [harris.cpp:113]   --->   Operation 164 'add' 'add_ln113_21' <Predicate = (!select_ln234_2)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [1/1] (2.55ns)   --->   "%add_ln113_22 = add i32 %res, i32 %add_ln113_16" [harris.cpp:113]   --->   Operation 165 'add' 'add_ln113_22' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (2.55ns)   --->   "%add_ln113_23 = add i32 %res_54, i32 %add_ln113_16" [harris.cpp:113]   --->   Operation 166 'add' 'add_ln113_23' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node res_71)   --->   "%shl_ln90_10 = shl i32 %add_ln113_25, i32 3" [harris.cpp:90]   --->   Operation 167 'shl' 'shl_ln90_10' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (2.55ns) (out node of the LUT)   --->   "%res_71 = sub i32 %shl_ln90_10, i32 %add_ln113_25" [harris.cpp:90]   --->   Operation 168 'sub' 'res_71' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln91_s = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %res_71, i32 6, i32 31" [harris.cpp:91]   --->   Operation 169 'partselect' 'trunc_ln91_s' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node res_75)   --->   "%shl_ln90_11 = shl i32 %add_ln113_27, i32 3" [harris.cpp:90]   --->   Operation 170 'shl' 'shl_ln90_11' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (2.55ns) (out node of the LUT)   --->   "%res_75 = sub i32 %shl_ln90_11, i32 %add_ln113_27" [harris.cpp:90]   --->   Operation 171 'sub' 'res_75' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln91_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %res_75, i32 6, i32 31" [harris.cpp:91]   --->   Operation 172 'partselect' 'trunc_ln91_1' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node res_79)   --->   "%shl_ln90_12 = shl i32 %add_ln113_29, i32 3" [harris.cpp:90]   --->   Operation 173 'shl' 'shl_ln90_12' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (2.55ns) (out node of the LUT)   --->   "%res_79 = sub i32 %shl_ln90_12, i32 %add_ln113_29" [harris.cpp:90]   --->   Operation 174 'sub' 'res_79' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln91_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %res_79, i32 6, i32 31" [harris.cpp:91]   --->   Operation 175 'partselect' 'trunc_ln91_2' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node res_83)   --->   "%shl_ln90_13 = shl i32 %add_ln113_31, i32 3" [harris.cpp:90]   --->   Operation 176 'shl' 'shl_ln90_13' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (2.55ns) (out node of the LUT)   --->   "%res_83 = sub i32 %shl_ln90_13, i32 %add_ln113_31" [harris.cpp:90]   --->   Operation 177 'sub' 'res_83' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln91_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %res_83, i32 6, i32 31" [harris.cpp:91]   --->   Operation 178 'partselect' 'trunc_ln91_3' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node res_87)   --->   "%shl_ln90_14 = shl i32 %add_ln113_35, i32 3" [harris.cpp:90]   --->   Operation 179 'shl' 'shl_ln90_14' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (2.55ns) (out node of the LUT)   --->   "%res_87 = sub i32 %shl_ln90_14, i32 %add_ln113_35" [harris.cpp:90]   --->   Operation 180 'sub' 'res_87' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln91_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %res_87, i32 6, i32 31" [harris.cpp:91]   --->   Operation 181 'partselect' 'trunc_ln91_4' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node res_59)   --->   "%shl_ln90 = shl i32 %add_ln113_21, i32 3" [harris.cpp:90]   --->   Operation 182 'shl' 'shl_ln90' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (2.55ns) (out node of the LUT)   --->   "%res_59 = sub i32 %shl_ln90, i32 %add_ln113_21" [harris.cpp:90]   --->   Operation 183 'sub' 'res_59' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %res_59, i32 6, i32 31" [harris.cpp:91]   --->   Operation 184 'partselect' 'trunc_ln' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node res_63)   --->   "%shl_ln90_8 = shl i32 %add_ln113_22, i32 3" [harris.cpp:90]   --->   Operation 185 'shl' 'shl_ln90_8' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (2.55ns) (out node of the LUT)   --->   "%res_63 = sub i32 %shl_ln90_8, i32 %add_ln113_22" [harris.cpp:90]   --->   Operation 186 'sub' 'res_63' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln91_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %res_63, i32 6, i32 31" [harris.cpp:91]   --->   Operation 187 'partselect' 'trunc_ln91_8' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node res_67)   --->   "%shl_ln90_9 = shl i32 %add_ln113_23, i32 3" [harris.cpp:90]   --->   Operation 188 'shl' 'shl_ln90_9' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (2.55ns) (out node of the LUT)   --->   "%res_67 = sub i32 %shl_ln90_9, i32 %add_ln113_23" [harris.cpp:90]   --->   Operation 189 'sub' 'res_67' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln91_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %res_67, i32 6, i32 31" [harris.cpp:91]   --->   Operation 190 'partselect' 'trunc_ln91_9' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln91_10 = sext i26 %trunc_ln91_s" [harris.cpp:91]   --->   Operation 191 'sext' 'sext_ln91_10' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (2.55ns)   --->   "%res_72 = add i32 %res_71, i32 %sext_ln91_10" [harris.cpp:91]   --->   Operation 192 'add' 'res_72' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln92_s = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %res_72, i32 12, i32 31" [harris.cpp:92]   --->   Operation 193 'partselect' 'trunc_ln92_s' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln91_11 = sext i26 %trunc_ln91_1" [harris.cpp:91]   --->   Operation 194 'sext' 'sext_ln91_11' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (2.55ns)   --->   "%res_76 = add i32 %res_75, i32 %sext_ln91_11" [harris.cpp:91]   --->   Operation 195 'add' 'res_76' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %res_76, i32 12, i32 31" [harris.cpp:92]   --->   Operation 196 'partselect' 'trunc_ln92_1' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln91_12 = sext i26 %trunc_ln91_2" [harris.cpp:91]   --->   Operation 197 'sext' 'sext_ln91_12' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (2.55ns)   --->   "%res_80 = add i32 %res_79, i32 %sext_ln91_12" [harris.cpp:91]   --->   Operation 198 'add' 'res_80' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln92_2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %res_80, i32 12, i32 31" [harris.cpp:92]   --->   Operation 199 'partselect' 'trunc_ln92_2' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln91_13 = sext i26 %trunc_ln91_3" [harris.cpp:91]   --->   Operation 200 'sext' 'sext_ln91_13' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (2.55ns)   --->   "%res_84 = add i32 %res_83, i32 %sext_ln91_13" [harris.cpp:91]   --->   Operation 201 'add' 'res_84' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln92_3 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %res_84, i32 12, i32 31" [harris.cpp:92]   --->   Operation 202 'partselect' 'trunc_ln92_3' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln91_14 = sext i26 %trunc_ln91_4" [harris.cpp:91]   --->   Operation 203 'sext' 'sext_ln91_14' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (2.55ns)   --->   "%res_88 = add i32 %res_87, i32 %sext_ln91_14" [harris.cpp:91]   --->   Operation 204 'add' 'res_88' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln92_4 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %res_88, i32 12, i32 31" [harris.cpp:92]   --->   Operation 205 'partselect' 'trunc_ln92_4' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i26 %trunc_ln" [harris.cpp:91]   --->   Operation 206 'sext' 'sext_ln91' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (2.55ns)   --->   "%res_60 = add i32 %res_59, i32 %sext_ln91" [harris.cpp:91]   --->   Operation 207 'add' 'res_60' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %res_60, i32 12, i32 31" [harris.cpp:92]   --->   Operation 208 'partselect' 'trunc_ln3' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln91_8 = sext i26 %trunc_ln91_8" [harris.cpp:91]   --->   Operation 209 'sext' 'sext_ln91_8' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (2.55ns)   --->   "%res_64 = add i32 %res_63, i32 %sext_ln91_8" [harris.cpp:91]   --->   Operation 210 'add' 'res_64' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln92_8 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %res_64, i32 12, i32 31" [harris.cpp:92]   --->   Operation 211 'partselect' 'trunc_ln92_8' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln91_9 = sext i26 %trunc_ln91_9" [harris.cpp:91]   --->   Operation 212 'sext' 'sext_ln91_9' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (2.55ns)   --->   "%res_68 = add i32 %res_67, i32 %sext_ln91_9" [harris.cpp:91]   --->   Operation 213 'add' 'res_68' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln92_9 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %res_68, i32 12, i32 31" [harris.cpp:92]   --->   Operation 214 'partselect' 'trunc_ln92_9' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln92_10 = sext i20 %trunc_ln92_s" [harris.cpp:92]   --->   Operation 215 'sext' 'sext_ln92_10' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (2.55ns)   --->   "%res_73 = add i32 %res_72, i32 %sext_ln92_10" [harris.cpp:92]   --->   Operation 216 'add' 'res_73' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln93_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %res_73, i32 24, i32 31" [harris.cpp:93]   --->   Operation 217 'partselect' 'trunc_ln93_s' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln92_11 = sext i20 %trunc_ln92_1" [harris.cpp:92]   --->   Operation 218 'sext' 'sext_ln92_11' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (2.55ns)   --->   "%res_77 = add i32 %res_76, i32 %sext_ln92_11" [harris.cpp:92]   --->   Operation 219 'add' 'res_77' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %res_77, i32 24, i32 31" [harris.cpp:93]   --->   Operation 220 'partselect' 'trunc_ln93_1' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln92_12 = sext i20 %trunc_ln92_2" [harris.cpp:92]   --->   Operation 221 'sext' 'sext_ln92_12' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (2.55ns)   --->   "%res_81 = add i32 %res_80, i32 %sext_ln92_12" [harris.cpp:92]   --->   Operation 222 'add' 'res_81' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %res_81, i32 24, i32 31" [harris.cpp:93]   --->   Operation 223 'partselect' 'trunc_ln93_2' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln92_13 = sext i20 %trunc_ln92_3" [harris.cpp:92]   --->   Operation 224 'sext' 'sext_ln92_13' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (2.55ns)   --->   "%res_85 = add i32 %res_84, i32 %sext_ln92_13" [harris.cpp:92]   --->   Operation 225 'add' 'res_85' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln93_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %res_85, i32 24, i32 31" [harris.cpp:93]   --->   Operation 226 'partselect' 'trunc_ln93_3' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln92_14 = sext i20 %trunc_ln92_4" [harris.cpp:92]   --->   Operation 227 'sext' 'sext_ln92_14' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (2.55ns)   --->   "%res_89 = add i32 %res_88, i32 %sext_ln92_14" [harris.cpp:92]   --->   Operation 228 'add' 'res_89' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln93_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %res_89, i32 24, i32 31" [harris.cpp:93]   --->   Operation 229 'partselect' 'trunc_ln93_4' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i20 %trunc_ln3" [harris.cpp:92]   --->   Operation 230 'sext' 'sext_ln92' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (2.55ns)   --->   "%res_61 = add i32 %res_60, i32 %sext_ln92" [harris.cpp:92]   --->   Operation 231 'add' 'res_61' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %res_61, i32 24, i32 31" [harris.cpp:93]   --->   Operation 232 'partselect' 'trunc_ln4' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln92_8 = sext i20 %trunc_ln92_8" [harris.cpp:92]   --->   Operation 233 'sext' 'sext_ln92_8' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (2.55ns)   --->   "%res_65 = add i32 %res_64, i32 %sext_ln92_8" [harris.cpp:92]   --->   Operation 234 'add' 'res_65' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln93_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %res_65, i32 24, i32 31" [harris.cpp:93]   --->   Operation 235 'partselect' 'trunc_ln93_8' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln92_9 = sext i20 %trunc_ln92_9" [harris.cpp:92]   --->   Operation 236 'sext' 'sext_ln92_9' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (2.55ns)   --->   "%res_69 = add i32 %res_68, i32 %sext_ln92_9" [harris.cpp:92]   --->   Operation 237 'add' 'res_69' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln93_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %res_69, i32 24, i32 31" [harris.cpp:93]   --->   Operation 238 'partselect' 'trunc_ln93_9' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln93_10 = sext i8 %trunc_ln93_s" [harris.cpp:93]   --->   Operation 239 'sext' 'sext_ln93_10' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (2.55ns)   --->   "%res_74 = add i32 %res_73, i32 %sext_ln93_10" [harris.cpp:93]   --->   Operation 240 'add' 'res_74' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln93_11 = sext i8 %trunc_ln93_1" [harris.cpp:93]   --->   Operation 241 'sext' 'sext_ln93_11' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (2.55ns)   --->   "%res_78 = add i32 %res_77, i32 %sext_ln93_11" [harris.cpp:93]   --->   Operation 242 'add' 'res_78' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln93_12 = sext i8 %trunc_ln93_2" [harris.cpp:93]   --->   Operation 243 'sext' 'sext_ln93_12' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (2.55ns)   --->   "%res_82 = add i32 %res_81, i32 %sext_ln93_12" [harris.cpp:93]   --->   Operation 244 'add' 'res_82' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln93_13 = sext i8 %trunc_ln93_3" [harris.cpp:93]   --->   Operation 245 'sext' 'sext_ln93_13' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (2.55ns)   --->   "%res_86 = add i32 %res_85, i32 %sext_ln93_13" [harris.cpp:93]   --->   Operation 246 'add' 'res_86' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln93_14 = sext i8 %trunc_ln93_4" [harris.cpp:93]   --->   Operation 247 'sext' 'sext_ln93_14' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (2.55ns)   --->   "%res_90 = add i32 %res_89, i32 %sext_ln93_14" [harris.cpp:93]   --->   Operation 248 'add' 'res_90' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln292_6 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_74, i32 8, i32 31" [harris.cpp:292]   --->   Operation 249 'partselect' 'trunc_ln292_6' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln292_7 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_78, i32 8, i32 31" [harris.cpp:292]   --->   Operation 250 'partselect' 'trunc_ln292_7' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln292_8 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_82, i32 8, i32 31" [harris.cpp:292]   --->   Operation 251 'partselect' 'trunc_ln292_8' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln292_9 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_86, i32 8, i32 31" [harris.cpp:292]   --->   Operation 252 'partselect' 'trunc_ln292_9' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln292_s = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_90, i32 8, i32 31" [harris.cpp:292]   --->   Operation 253 'partselect' 'trunc_ln292_s' <Predicate = (!icmp_ln244 & !select_ln234_2)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.24>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i8 %trunc_ln4" [harris.cpp:93]   --->   Operation 254 'sext' 'sext_ln93' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (2.55ns)   --->   "%res_62 = add i32 %res_61, i32 %sext_ln93" [harris.cpp:93]   --->   Operation 255 'add' 'res_62' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln93_8 = sext i8 %trunc_ln93_8" [harris.cpp:93]   --->   Operation 256 'sext' 'sext_ln93_8' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (2.55ns)   --->   "%res_66 = add i32 %res_65, i32 %sext_ln93_8" [harris.cpp:93]   --->   Operation 257 'add' 'res_66' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln93_9 = sext i8 %trunc_ln93_9" [harris.cpp:93]   --->   Operation 258 'sext' 'sext_ln93_9' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (2.55ns)   --->   "%res_70 = add i32 %res_69, i32 %sext_ln93_9" [harris.cpp:93]   --->   Operation 259 'add' 'res_70' <Predicate = (!select_ln234_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (1.36ns)   --->   "%cmp96_i = icmp_eq  i5 %select_ln234, i5 0" [harris.cpp:234]   --->   Operation 260 'icmp' 'cmp96_i' <Predicate = (!select_ln234_2)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%res_S_var = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_62, i32 8, i32 31" [harris.cpp:292]   --->   Operation 261 'partselect' 'res_S_var' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.69ns)   --->   "%res_S_var_4 = select i1 %cmp96_i, i24 0, i24 %res_S_var" [harris.cpp:287]   --->   Operation 262 'select' 'res_S_var_4' <Predicate = (!select_ln234_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%res_S_var_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_66, i32 8, i32 31" [harris.cpp:292]   --->   Operation 263 'partselect' 'res_S_var_5' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.97ns)   --->   "%or_ln287 = or i1 %cmp96_i, i1 %icmp_ln244" [harris.cpp:287]   --->   Operation 264 'or' 'or_ln287' <Predicate = (!select_ln234_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.69ns)   --->   "%res_S_var_6 = select i1 %or_ln287, i24 0, i24 %res_S_var_5" [harris.cpp:287]   --->   Operation 265 'select' 'res_S_var_6' <Predicate = (!select_ln234_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_70, i32 8, i32 31" [harris.cpp:292]   --->   Operation 266 'partselect' 'trunc_ln5' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.69ns)   --->   "%select_ln287 = select i1 %or_ln287, i24 0, i24 %trunc_ln5" [harris.cpp:287]   --->   Operation 267 'select' 'select_ln287' <Predicate = (!select_ln234_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 268 [1/1] (0.69ns)   --->   "%select_ln289 = select i1 %icmp_ln244, i24 0, i24 %trunc_ln292_6" [harris.cpp:289]   --->   Operation 268 'select' 'select_ln289' <Predicate = (!select_ln234_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.69ns)   --->   "%select_ln289_5 = select i1 %icmp_ln244, i24 0, i24 %trunc_ln292_7" [harris.cpp:289]   --->   Operation 269 'select' 'select_ln289_5' <Predicate = (!select_ln234_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.69ns)   --->   "%select_ln289_6 = select i1 %icmp_ln244, i24 0, i24 %trunc_ln292_8" [harris.cpp:289]   --->   Operation 270 'select' 'select_ln289_6' <Predicate = (!select_ln234_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.69ns)   --->   "%select_ln289_7 = select i1 %icmp_ln244, i24 0, i24 %trunc_ln292_9" [harris.cpp:289]   --->   Operation 271 'select' 'select_ln289_7' <Predicate = (!select_ln234_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.69ns)   --->   "%select_ln289_8 = select i1 %icmp_ln244, i24 0, i24 %trunc_ln292_s" [harris.cpp:289]   --->   Operation 272 'select' 'select_ln289_8' <Predicate = (!select_ln234_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 288 'ret' 'ret_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.19>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i24 %res_S_var_4" [harris.cpp:233]   --->   Operation 273 'sext' 'sext_ln233' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i24 %res_S_var_6" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 274 'sext' 'sext_ln174' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln174_13 = sext i24 %select_ln287" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 275 'sext' 'sext_ln174_13' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i24.i32, i24 %select_ln289, i32 %sext_ln174_13" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 276 'bitconcatenate' 'tmp_s' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln174_14 = sext i56 %tmp_s" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 277 'sext' 'sext_ln174_14' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i88 @_ssdm_op_BitConcatenate.i88.i24.i64, i24 %select_ln289_5, i64 %sext_ln174_14" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 278 'bitconcatenate' 'tmp_18' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln174_15 = sext i88 %tmp_18" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 279 'sext' 'sext_ln174_15' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i24.i96, i24 %select_ln289_6, i96 %sext_ln174_15" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 280 'bitconcatenate' 'tmp_19' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln174_16 = sext i120 %tmp_19" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 281 'sext' 'sext_ln174_16' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i152 @_ssdm_op_BitConcatenate.i152.i24.i128, i24 %select_ln289_7, i128 %sext_ln174_16" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 282 'bitconcatenate' 'tmp_20' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln174_17 = sext i152 %tmp_20" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 283 'sext' 'sext_ln174_17' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i248 @_ssdm_op_BitConcatenate.i248.i24.i160.i32.i32, i24 %select_ln289_8, i160 %sext_ln174_17, i32 %sext_ln174, i32 %sext_ln233" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 284 'bitconcatenate' 'tmp_21' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln174_18 = sext i248 %tmp_21" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 285 'sext' 'sext_ln174_18' <Predicate = (!select_ln234_2)> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (2.19ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %SyyStream, i256 %sext_ln174_18" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 286 'write' 'write_ln174' <Predicate = (!select_ln234_2)> <Delay = 2.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln296 = br void %for.inc122.i" [harris.cpp:296]   --->   Operation 287 'br' 'br_ln296' <Predicate = (!select_ln234_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 1.62ns.

 <State 1>: 4.36ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', harris.cpp:242) on local variable 'j' [28]  (0 ns)
	'icmp' operation ('icmp_ln242', harris.cpp:242) [32]  (1.36 ns)
	'select' operation ('select_ln234', harris.cpp:234) [33]  (1.22 ns)
	'add' operation ('add_ln242', harris.cpp:242) [279]  (1.78 ns)

 <State 2>: 3.51ns
The critical path consists of the following:
	'getelementptr' operation ('rowBuffer_addr', harris.cpp:254) [73]  (0 ns)
	'load' operation ('rowBuffer_load', harris.cpp:254) on array 'rowBuffer', harris.cpp:236 [74]  (3.25 ns)
	blocking operation 0.253 ns on control path)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('rowBuffer_load', harris.cpp:254) on array 'rowBuffer', harris.cpp:236 [74]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('obj.var') with incoming values : ('obj.var', harris.cpp:249) [65]  (0 ns)
	'store' operation ('store_ln264', harris.cpp:264) of variable 'input', harris.cpp:256 on array 'rowBuffer', harris.cpp:236 [77]  (3.25 ns)

 <State 5>: 4.37ns
The critical path consists of the following:
	'load' operation ('windowBuffer_load', harris.cpp:54) on local variable 'windowBuffer' [83]  (0 ns)
	'add' operation ('add_ln109', harris.cpp:109) [121]  (0 ns)
	'add' operation ('res', harris.cpp:109) [122]  (4.37 ns)

 <State 6>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln113_19', harris.cpp:113) [138]  (0 ns)
	'add' operation ('add_ln113_20', harris.cpp:113) [139]  (4.37 ns)

 <State 7>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln113', harris.cpp:113) [137]  (0 ns)
	'add' operation ('input', harris.cpp:113) [140]  (4.37 ns)

 <State 8>: 2.55ns
The critical path consists of the following:
	'shl' operation ('shl_ln90', harris.cpp:90) [141]  (0 ns)
	'sub' operation ('res', harris.cpp:90) [142]  (2.55 ns)

 <State 9>: 2.55ns
The critical path consists of the following:
	'add' operation ('res', harris.cpp:91) [145]  (2.55 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'add' operation ('res', harris.cpp:92) [148]  (2.55 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'add' operation ('res', harris.cpp:93) [151]  (2.55 ns)
	'select' operation ('res_S.var', harris.cpp:287) [246]  (0.694 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	fifo write operation ('write_ln174', E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'SyyStream' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [275]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
