<module name="SEQ" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SEQ_REVISION" acronym="SEQ_REVISION" offset="0x0" width="32" description="This register contains the IP revision code (reset value to be defined by design team for each version of the module)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="ReservedRead returns 0" range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="IP revision3:0 Minor revision7:4 Major revision" range="" rwaccess="R"/>
  </register>
  <register id="SEQ_SYSCONFIG" acronym="SEQ_SYSCONFIG" offset="0x8" width="32" description="This register allows controlling various parameters of the sequencer module">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="ReservedWrite 0s for future compatibilityRead returns 0" range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal auto-clock gating strategy0: Clock is free running1: Automatic clock gating strategy is applied" range="" rwaccess="RW"/>
  </register>
  <register id="SEQ_IRQMASK" acronym="SEQ_IRQMASK" offset="0x40" width="32" description="This register contains the interrupt mask bits: when.MirqN is set, input event N does not trigger the interrupt line to the sequencer (default) when .MirqN is clear, input event N triggers the interrupt line to the sequencer">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x07" description="ReservedReads returns 0Write 0 for SW forward compatibility" range="" rwaccess="RW"/>
    <bitfield id="TCERRINT1" width="1" begin="22" end="22" resetval="0x1" description="TCERRINT1 IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="TCERRINT0" width="1" begin="21" end="21" resetval="0x1" description="TCERRINT0 IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCERRINT" width="1" begin="20" end="20" resetval="0x1" description="CCERRINT IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT2" width="1" begin="19" end="19" resetval="0x1" description="CCINT2 IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT1" width="1" begin="18" end="18" resetval="0x1" description="CCINT1 IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT8" width="1" begin="17" end="17" resetval="0x1" description="CCINT8 IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT7" width="1" begin="16" end="16" resetval="0x1" description="CCINT7 IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT6" width="1" begin="15" end="15" resetval="0x1" description="CCINT6 IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT5" width="1" begin="14" end="14" resetval="0x1" description="CCINT5 IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT4" width="1" begin="13" end="13" resetval="0x1" description="CCINT4 IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT3" width="1" begin="12" end="12" resetval="0x1" description="CCINT3 IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINTG" width="1" begin="11" end="11" resetval="0x1" description="CCINTG IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCMPINT" width="1" begin="10" end="10" resetval="0x1" description="CCMPINT IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HOST_MBX" width="1" begin="8" end="8" resetval="0x1" description="HOST_MBX IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_2" width="1" begin="7" end="7" resetval="0x1" description="Spare #2 interrupt mask (reserved for future use)Reads returns 0Write 0 for SW forward compatibility" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_1" width="1" begin="6" end="6" resetval="0x1" description="Spare #1 interrupt mask (reserved for future use)Reads returns 0Write 0 for SW forward compatibility" range="" rwaccess="w/1toSet"/>
    <bitfield id="SEQ_ERROR" width="1" begin="5" end="5" resetval="0x1" description="SEQ_ERROR IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="DMA_ERROR" width="1" begin="4" end="4" resetval="0x1" description="DMA_ERROR IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_0" width="1" begin="3" end="3" resetval="0x1" description="Spare #0 interrupt mask (reserved for future use)Reads returns 0Write 0 for SW forward compatibility" range="" rwaccess="w/1toSet"/>
    <bitfield id="RSERVED" width="1" begin="2" end="2" resetval="0x1" description="Reserved" range="" rwaccess="w/1toSet"/>
    <bitfield id="iLF" width="1" begin="1" end="1" resetval="0x1" description="iLF IRQ mask" range="" rwaccess="w/1toSet"/>
    <bitfield id="iME" width="1" begin="0" end="0" resetval="0x1" description="iME IRQ mask" range="" rwaccess="w/1toSet"/>
  </register>
  <register id="SEQ_IRQCLR" acronym="SEQ_IRQCLR" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="ReservedReads returns 0Write 0 for SW forward compatibility" range="" rwaccess="W"/>
    <bitfield id="TCERRINT1" width="1" begin="22" end="22" resetval="0x0" description="TCERRINT1 IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="TCERRINT0" width="1" begin="21" end="21" resetval="0x0" description="TCERRINT0 IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCERRINT" width="1" begin="20" end="20" resetval="0x0" description="CCERRINT IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT2" width="1" begin="19" end="19" resetval="0x0" description="CCINT2 IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT1" width="1" begin="18" end="18" resetval="0x0" description="CCINT1 IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT8" width="1" begin="17" end="17" resetval="0x0" description="CCINT8 IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT7" width="1" begin="16" end="16" resetval="0x0" description="CCINT7 IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT6" width="1" begin="15" end="15" resetval="0x0" description="CCINT6 IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT5" width="1" begin="14" end="14" resetval="0x0" description="CCINT5 IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT4" width="1" begin="13" end="13" resetval="0x0" description="CCINT4 IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT3" width="1" begin="12" end="12" resetval="0x0" description="CCINT3 IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINTG" width="1" begin="11" end="11" resetval="0x0" description="CCINTG IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCMPINT" width="1" begin="10" end="10" resetval="0x0" description="CCMPINT IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HOST_MBX" width="1" begin="8" end="8" resetval="0x0" description="HOST_MBX IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_2" width="1" begin="7" end="7" resetval="0x0" description="Spare #2 interrupt clear (reserved for future use)Reads returns 0Write 0 for SW forward compatibility" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_1" width="1" begin="6" end="6" resetval="0x0" description="Spare #1 interrupt clear (reserved for future use)Reads returns 0Write 0 for SW forward compatibility" range="" rwaccess="w/1toSet"/>
    <bitfield id="SEQ_ERROR" width="1" begin="5" end="5" resetval="0x0" description="SEQ_ERROR IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="DMA_ERROR" width="1" begin="4" end="4" resetval="0x0" description="DMA_ERROR IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_0" width="1" begin="3" end="3" resetval="0x0" description="Spare #0 interrupt clear (reserved for future use)Reads returns 0Write 0 for SW forward compatibility" range="" rwaccess="w/1toSet"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="w/1toSet"/>
    <bitfield id="iLF" width="1" begin="1" end="1" resetval="0x0" description="iLF IRQ clear" range="" rwaccess="w/1toSet"/>
    <bitfield id="iME" width="1" begin="0" end="0" resetval="0x0" description="iME IRQ clear" range="" rwaccess="w/1toSet"/>
  </register>
  <register id="SEQ_IRQSET" acronym="SEQ_IRQSET" offset="0x48" width="32" description="This register is used to set the interrupt bits (used to test interrupt): write 0: no effect write 1: sets the corresponding bit in the register, and triggers the interrupt line if not already active and the associated event is enabled in reads always return 0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="ReservedReads returns 0Write 0 for SW forward compatibility" range="" rwaccess="W"/>
    <bitfield id="TCERRINT1" width="1" begin="22" end="22" resetval="0x0" description="TCERRINT1 IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="TCERRINT0" width="1" begin="21" end="21" resetval="0x0" description="TCERRINT0 IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCERRINT" width="1" begin="20" end="20" resetval="0x0" description="CCERRINT IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT2" width="1" begin="19" end="19" resetval="0x0" description="CCINT2 IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT1" width="1" begin="18" end="18" resetval="0x0" description="CCINT1 IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT8" width="1" begin="17" end="17" resetval="0x0" description="CCINT8 IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT7" width="1" begin="16" end="16" resetval="0x0" description="CCINT7 IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT6" width="1" begin="15" end="15" resetval="0x0" description="CCINT6 IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT5" width="1" begin="14" end="14" resetval="0x0" description="CCINT5 IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT4" width="1" begin="13" end="13" resetval="0x0" description="CCINT4 IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINT3" width="1" begin="12" end="12" resetval="0x0" description="CCINT3 IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCINTG" width="1" begin="11" end="11" resetval="0x0" description="CCINTG IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="CCMPINT" width="1" begin="10" end="10" resetval="0x0" description="CCMPINT IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HOST_MBX" width="1" begin="8" end="8" resetval="0x0" description="HOST_MBX IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_2" width="1" begin="7" end="7" resetval="0x0" description="Spare #2 interrupt set (reserved for future use)Reads returns 0Write 0 for SW forward compatibility" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_1" width="1" begin="6" end="6" resetval="0x0" description="Spare #1 interrupt set (reserved for future use)Reads returns 0Write 0 for SW forward compatibility" range="" rwaccess="w/1toSet"/>
    <bitfield id="SEQ_ERROR" width="1" begin="5" end="5" resetval="0x0" description="SEQ_ERROR IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="DMA_ERROR" width="1" begin="4" end="4" resetval="0x0" description="DMA_ERROR IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="SPARE_0" width="1" begin="3" end="3" resetval="0x0" description="Spare #0 interrupt set (reserved for future use)Reads returns 0Write 0 for SW forward compatibility" range="" rwaccess="w/1toSet"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="w/1toSet"/>
    <bitfield id="iLF" width="1" begin="1" end="1" resetval="0x0" description="iLF IRQ set" range="" rwaccess="w/1toSet"/>
    <bitfield id="iME" width="1" begin="0" end="0" resetval="0x0" description="iME IRQ set" range="" rwaccess="w/1toSet"/>
  </register>
  <register id="SEQ_IRQSTATE" acronym="SEQ_IRQSTATE" offset="0x4C" width="32" description="This register holds the interrupt status bits">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="ReservedReads returns 0" range="" rwaccess="R"/>
    <bitfield id="TCERRINT1" width="1" begin="22" end="22" resetval="0x0" description="TCERRINT1 IRQ status" range="" rwaccess="R"/>
    <bitfield id="TCERRINT0" width="1" begin="21" end="21" resetval="0x0" description="TCERRINT0 IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCERRINT" width="1" begin="20" end="20" resetval="0x0" description="CCERRINT IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCINT2" width="1" begin="19" end="19" resetval="0x0" description="CCINT2 IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCINT1" width="1" begin="18" end="18" resetval="0x0" description="CCINT1 IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCINT8" width="1" begin="17" end="17" resetval="0x0" description="CCINT8 IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCINT7" width="1" begin="16" end="16" resetval="0x0" description="CCINT7 IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCINT6" width="1" begin="15" end="15" resetval="0x0" description="CCINT6 IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCINT5" width="1" begin="14" end="14" resetval="0x0" description="CCINT5 IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCINT4" width="1" begin="13" end="13" resetval="0x0" description="CCINT4 IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCINT3" width="1" begin="12" end="12" resetval="0x0" description="CCINT3 IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCINTG" width="1" begin="11" end="11" resetval="0x0" description="CCINTG IRQ status" range="" rwaccess="R"/>
    <bitfield id="CCMPINT" width="1" begin="10" end="10" resetval="0x0" description="CCMPINT IRQ status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HOST_MBX" width="1" begin="8" end="8" resetval="0x0" description="HOST_MBX IRQ status" range="" rwaccess="R"/>
    <bitfield id="SPARE_2" width="1" begin="7" end="7" resetval="0x0" description="Spare #2 interrupt set (reserved for future use)Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="SPARE_1" width="1" begin="6" end="6" resetval="0x0" description="Spare #1 interrupt set (reserved for future use)Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="SEQ_ERROR" width="1" begin="5" end="5" resetval="0x0" description="SEQ_ERROR IRQ status" range="" rwaccess="R"/>
    <bitfield id="DMA_ERROR" width="1" begin="4" end="4" resetval="0x0" description="DMA_ERROR IRQ status" range="" rwaccess="R"/>
    <bitfield id="SPARE_0" width="1" begin="3" end="3" resetval="0x0" description="Spare #0 interrupt set (reserved for future use)Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="iLF" width="1" begin="1" end="1" resetval="0x0" description="iLF IRQ status" range="" rwaccess="R"/>
    <bitfield id="iME" width="1" begin="0" end="0" resetval="0x0" description="iME IRQ status" range="" rwaccess="R"/>
  </register>
  <register id="SEQ_SWICLR" acronym="SEQ_SWICLR" offset="0x60" width="32" description="This register is used to clear the software interrupt bit">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="ReservedWrite 0s for future compatibility" range="" rwaccess="W"/>
    <bitfield id="SWICLR" width="1" begin="0" end="0" resetval="0x0" description="SW interrupt clear" range="" rwaccess="w/1toSet"/>
  </register>
  <register id="SEQ_SWISET" acronym="SEQ_SWISET" offset="0x64" width="32" description="This register is used to set the software interrupt bit">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="ReservedWrite 0s for future compatibility" range="" rwaccess="W"/>
    <bitfield id="SWISET" width="1" begin="0" end="0" resetval="0x0" description="SW interrupt set" range="" rwaccess="w/1toSet"/>
  </register>
  <register id="SEQ_SWISTATE" acronym="SEQ_SWISTATE" offset="0x68" width="32" description="This register holds the SW interrupt status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="ReservedRead returns 0" range="" rwaccess="R"/>
    <bitfield id="SWISTATE" width="1" begin="0" end="0" resetval="0x0" description="SW interrupt status" range="" rwaccess="w/1toSet"/>
  </register>
</module>
