# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
# Date created = 20:09:58  April 15, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		prbs_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Stratix V"
set_global_assignment -name DEVICE 5SGXEA7K2F40C2
set_global_assignment -name TOP_LEVEL_ENTITY prbs_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:09:57  APRIL 15, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name IO_STANDARD "2.5 V" -to debug_o
set_instance_assignment -name VIRTUAL_PIN ON -to gt_rxn_i[0]
set_instance_assignment -name VIRTUAL_PIN ON -to gt_txn_o[0]
set_instance_assignment -name VIRTUAL_PIN ON -to ref_clk_n_i
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to gt_rxp_i[0]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to gt_txp_o[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to link_up_o[0]
set_location_assignment PIN_AB34 -to ref_clk_p_i
set_location_assignment PIN_AN6 -to sys_clk_i
set_instance_assignment -name IO_STANDARD "2.5 V" -to sys_reset_i
set_location_assignment PIN_U10 -to debug_o
set_location_assignment PIN_P38 -to gt_rxp_i[0]
set_location_assignment PIN_N36 -to gt_txp_o[0]
set_location_assignment PIN_AB35 -to "ref_clk_p_i(n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to ref_clk_p_i
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to "ref_clk_p_i(n)"
set_location_assignment PIN_J11 -to link_up_o[0]
set_location_assignment PIN_U9 -to sys_reset_i
set_instance_assignment -name IO_STANDARD "1.8 V" -to sys_clk_i
set_global_assignment -name SDC_FILE ../constrs/constraints.sdc
set_global_assignment -name VERILOG_FILE ../../../rtl/phy/loopback.v
set_global_assignment -name QIP_FILE ../../../rtl/altera_phy/ip/xcvr_reset/xcvr_reset.qip
set_global_assignment -name QIP_FILE ../../../rtl/altera_phy/ip/xcvr_reconfig/xcvr_reconfig.qip
set_global_assignment -name QIP_FILE ../../../rtl/altera_phy/ip/pll/pll.qip
set_global_assignment -name VERILOG_FILE ../../../rtl/altera_xm_top.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/xgmii2axis32.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/tx.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/teng_mac.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/scramble.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/rx_alignment.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/rx.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/prbs_test.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/prbs_gen.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/prbs_check.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/prbs_any.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/gearbox_66b_64b.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/gearbox_64b_66b.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/encode_64b_66b.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/descramble.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/decode_64b_66b.v
set_global_assignment -name VERILOG_FILE ../../../rtl/mac/axis2xgmii32.v
set_global_assignment -name VERILOG_FILE ../../../rtl/altera_phy/teng_phy.v
set_global_assignment -name VERILOG_FILE ../../../rtl/altera_phy/ip/xcvr_reset/xcvr_reset.v -library xcvr_reset
set_global_assignment -name VERILOG_FILE ../../../rtl/altera_phy/ip/xcvr_reconfig/xcvr_reconfig.v -library xcvr_reconfig
set_global_assignment -name VERILOG_FILE ../../../rtl/altera_phy/ip/pll/pll.v -library pll
set_global_assignment -name QIP_FILE ../../../rtl/altera_phy/ip/nphy/nphy.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name QIP_FILE ../../../rtl/altera_phy/ip/pll/pll.qip
set_global_assignment -name QIP_FILE ../../../rtl/altera_phy/ip/xcvr_reset/xcvr_reset.qip
set_global_assignment -name QIP_FILE ../../../rtl/altera_phy/ip/xcvr_reconfig/xcvr_reconfig.qip
set_global_assignment -name QIP_FILE ../../../rtl/altera_phy/ip/nphy/nphy.qip