<profile>

<section name = "Vivado HLS Report for 'forward_4'" level="0">
<item name = "Date">Fri May 24 00:15:58 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">zynqconn</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.261, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">217479, 217479, 217479, 217479, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_forward_conv_2_fu_129">forward_conv_2, 216755, 216755, 216755, 216755, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">240, 240, 2, -, -, 120, no</column>
<column name="- Loop 2">240, 240, 2, -, -, 120, no</column>
<column name="- Loop 3">240, 240, 2, -, -, 120, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 93</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 1, 344, 814</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 167</column>
<column name="Register">-, -, 72, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_forward_conv_2_fu_129">forward_conv_2, 0, 1, 344, 814</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="iz_0_i_fu_164_p2">+, 0, 0, 15, 7, 1</column>
<column name="p_i0_5_fu_207_p2">+, 0, 0, 15, 7, 1</column>
<column name="p_i0_fu_152_p2">+, 0, 0, 15, 7, 1</column>
<column name="exitcond_0_i_fu_158_p2">icmp, 0, 0, 11, 7, 5</column>
<column name="tmp_fu_146_p2">icmp, 0, 0, 11, 7, 5</column>
<column name="tmp_s_fu_201_p2">icmp, 0, 0, 11, 7, 5</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_d0">select, 0, 0, 15, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="conv_layer_5_120_1_0_5_5_16_output_data_V_address0">21, 4, 7, 28</column>
<column name="conv_layer_5_120_1_0_5_5_16_output_data_V_ce0">15, 3, 1, 3</column>
<column name="conv_layer_5_120_1_0_5_5_16_output_data_V_d0">15, 3, 16, 48</column>
<column name="conv_layer_5_120_1_0_5_5_16_output_data_V_we0">15, 3, 1, 3</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_address0">15, 3, 7, 21</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_address0">15, 3, 7, 21</column>
<column name="p_i0_0_i1_reg_118">9, 2, 7, 14</column>
<column name="p_i0_0_i_reg_96">9, 2, 7, 14</column>
<column name="p_z_assign_0_i_reg_107">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_forward_conv_2_fu_129_ap_start_reg">1, 0, 1, 0</column>
<column name="iz_0_i_reg_239">7, 0, 7, 0</column>
<column name="p_i0_0_i1_cast1_reg_254">7, 0, 64, 57</column>
<column name="p_i0_0_i1_reg_118">7, 0, 7, 0</column>
<column name="p_i0_0_i_cast3_reg_218">7, 0, 64, 57</column>
<column name="p_i0_0_i_reg_96">7, 0, 7, 0</column>
<column name="p_i0_5_reg_262">7, 0, 7, 0</column>
<column name="p_i0_reg_226">7, 0, 7, 0</column>
<column name="p_z_assign_0_i_reg_107">7, 0, 7, 0</column>
<column name="tmp_10_0_i_reg_244">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, forward.4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, forward.4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, forward.4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, forward.4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, forward.4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, forward.4, return value</column>
<column name="conv_layer_5_120_1_0_5_5_16_input_data_V_address0">out, 9, ap_memory, conv_layer_5_120_1_0_5_5_16_input_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_input_data_V_ce0">out, 1, ap_memory, conv_layer_5_120_1_0_5_5_16_input_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_input_data_V_q0">in, 16, ap_memory, conv_layer_5_120_1_0_5_5_16_input_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_output_data_V_address0">out, 7, ap_memory, conv_layer_5_120_1_0_5_5_16_output_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_output_data_V_ce0">out, 1, ap_memory, conv_layer_5_120_1_0_5_5_16_output_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_output_data_V_we0">out, 1, ap_memory, conv_layer_5_120_1_0_5_5_16_output_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_output_data_V_d0">out, 16, ap_memory, conv_layer_5_120_1_0_5_5_16_output_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_output_data_V_q0">in, 16, ap_memory, conv_layer_5_120_1_0_5_5_16_output_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_W_data_V_address0">out, 16, ap_memory, conv_layer_5_120_1_0_5_5_16_W_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_W_data_V_ce0">out, 1, ap_memory, conv_layer_5_120_1_0_5_5_16_W_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_W_data_V_q0">in, 16, ap_memory, conv_layer_5_120_1_0_5_5_16_W_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0">out, 9, ap_memory, conv_layer_5_120_1_0_5_5_16_inpad_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0">out, 1, ap_memory, conv_layer_5_120_1_0_5_5_16_inpad_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0">out, 1, ap_memory, conv_layer_5_120_1_0_5_5_16_inpad_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_inpad_data_V_d0">out, 16, ap_memory, conv_layer_5_120_1_0_5_5_16_inpad_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_inpad_data_V_q0">in, 16, ap_memory, conv_layer_5_120_1_0_5_5_16_inpad_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_address0">out, 7, ap_memory, conv_layer_5_120_1_0_5_5_16_relu1_input_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_ce0">out, 1, ap_memory, conv_layer_5_120_1_0_5_5_16_relu1_input_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_we0">out, 1, ap_memory, conv_layer_5_120_1_0_5_5_16_relu1_input_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_d0">out, 16, ap_memory, conv_layer_5_120_1_0_5_5_16_relu1_input_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_q0">in, 16, ap_memory, conv_layer_5_120_1_0_5_5_16_relu1_input_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_address0">out, 7, ap_memory, conv_layer_5_120_1_0_5_5_16_relu1_output_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_ce0">out, 1, ap_memory, conv_layer_5_120_1_0_5_5_16_relu1_output_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_we0">out, 1, ap_memory, conv_layer_5_120_1_0_5_5_16_relu1_output_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_d0">out, 15, ap_memory, conv_layer_5_120_1_0_5_5_16_relu1_output_data_V, array</column>
<column name="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_q0">in, 15, ap_memory, conv_layer_5_120_1_0_5_5_16_relu1_output_data_V, array</column>
</table>
</item>
</section>
</profile>
