<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Uart_simple.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/uart_simple_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/uart_simple_synthesis.v"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="uart_simple.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="uart_simple.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="uart_simple.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="uart_simple.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="uart_simple.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="uart_simple.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="uart_simple.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="uart_simple.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="uart_simple.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="uart_simple.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_simple.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="uart_simple.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="uart_simple.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="uart_simple.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="uart_simple.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="uart_simple.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="uart_simple.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="uart_simple.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="uart_simple.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="uart_simple.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="uart_simple_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_simple_frame_err_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_simple_frame_err_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="uart_simple_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_simple_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="uart_simple_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="uart_simple_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="uart_simple_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="uart_simple_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_simple_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_simple_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="uart_simple_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="uart_simple_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_simple_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="uart_simple_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="uart_simple_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_simple_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_simple_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="uart_simple_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_simple_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="uart_simple_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_simple_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1404569947" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1404569947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406274968" xil_pn:in_ck="-7115991990690495337" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1406274968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="uart_simple.v"/>
      <outfile xil_pn:name="uart_simple_frame_err_tb.v"/>
      <outfile xil_pn:name="uart_simple_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1406273649" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7831223421415570609" xil_pn:start_ts="1406273649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406273649" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2150974229702961553" xil_pn:start_ts="1406273649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404763696" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1826919202064826628" xil_pn:start_ts="1404763696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406274968" xil_pn:in_ck="-7115991990690495337" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1406274968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="uart_simple.v"/>
      <outfile xil_pn:name="uart_simple_frame_err_tb.v"/>
      <outfile xil_pn:name="uart_simple_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1406274972" xil_pn:in_ck="-7115991990690495337" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4255272339955277407" xil_pn:start_ts="1406274968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="uart_simple_tb_beh.prj"/>
      <outfile xil_pn:name="uart_simple_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1406274973" xil_pn:in_ck="2508401214646701336" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5196645767190159302" xil_pn:start_ts="1406274972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="uart_simple_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1404421510" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1404421510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404421510" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8210980904886619738" xil_pn:start_ts="1404421510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404661068" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1826919202064826628" xil_pn:start_ts="1404661068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404421510" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1404421510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404421510" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7124220653953152740" xil_pn:start_ts="1404421510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404421510" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1404421510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404421510" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3384121955871913842" xil_pn:start_ts="1404421510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406055349" xil_pn:in_ck="-2688404843017166551" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3010126276056592275" xil_pn:start_ts="1406055339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="uart_simple.lso"/>
      <outfile xil_pn:name="uart_simple.ngc"/>
      <outfile xil_pn:name="uart_simple.ngr"/>
      <outfile xil_pn:name="uart_simple.prj"/>
      <outfile xil_pn:name="uart_simple.stx"/>
      <outfile xil_pn:name="uart_simple.syr"/>
      <outfile xil_pn:name="uart_simple.xst"/>
      <outfile xil_pn:name="uart_simple_frame_err_tb_stx_beh.prj"/>
      <outfile xil_pn:name="uart_simple_tb_stx_beh.prj"/>
      <outfile xil_pn:name="uart_simple_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1404421525" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5803341201328855097" xil_pn:start_ts="1404421524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406055376" xil_pn:in_ck="5359433674124327691" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1546476054054486331" xil_pn:start_ts="1406055368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="uart_simple.bld"/>
      <outfile xil_pn:name="uart_simple.ngd"/>
      <outfile xil_pn:name="uart_simple_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1406055394" xil_pn:in_ck="5359433674124327692" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-4339964950586311718" xil_pn:start_ts="1406055376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="uart_simple.pcf"/>
      <outfile xil_pn:name="uart_simple_map.map"/>
      <outfile xil_pn:name="uart_simple_map.mrp"/>
      <outfile xil_pn:name="uart_simple_map.ncd"/>
      <outfile xil_pn:name="uart_simple_map.ngm"/>
      <outfile xil_pn:name="uart_simple_map.xrpt"/>
      <outfile xil_pn:name="uart_simple_summary.xml"/>
      <outfile xil_pn:name="uart_simple_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1406055411" xil_pn:in_ck="2378168510185861157" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1406055394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="uart_simple.ncd"/>
      <outfile xil_pn:name="uart_simple.pad"/>
      <outfile xil_pn:name="uart_simple.par"/>
      <outfile xil_pn:name="uart_simple.ptwx"/>
      <outfile xil_pn:name="uart_simple.unroutes"/>
      <outfile xil_pn:name="uart_simple.xpi"/>
      <outfile xil_pn:name="uart_simple_pad.csv"/>
      <outfile xil_pn:name="uart_simple_pad.txt"/>
      <outfile xil_pn:name="uart_simple_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1406055411" xil_pn:in_ck="5359433674124327560" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1406055405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="uart_simple.twr"/>
      <outfile xil_pn:name="uart_simple.twx"/>
    </transform>
    <transform xil_pn:end_ts="1406055353" xil_pn:in_ck="5359433674124327691" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="2914809010475374681" xil_pn:start_ts="1406055349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/uart_simple_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/uart_simple_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
