|ALU
L[0] => Add0.IN4
L[1] => Add0.IN3
L[2] => Add0.IN2
L[3] => Add0.IN1
R[0] => Add0.IN8
R[1] => Add0.IN7
R[2] => Add0.IN6
R[3] => Add0.IN5
Z[0] <= Z[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sel => Z[0]~reg0.ENA
Sel => Z[1]~reg0.ENA
Sel => Z[2]~reg0.ENA
Sel => Z[3]~reg0.ENA
clk => Z[0]~reg0.CLK
clk => Z[1]~reg0.CLK
clk => Z[2]~reg0.CLK
clk => Z[3]~reg0.CLK


