
LUMEN_STM_Micro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000124fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  08012690  08012690  00022690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012c00  08012c00  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08012c00  08012c00  00022c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012c08  08012c08  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012c08  08012c08  00022c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012c0c  08012c0c  00022c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08012c10  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008968  20000220  08012e30  00030220  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20008b88  08012e30  00038b88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021653  00000000  00000000  00030293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000046b2  00000000  00000000  000518e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c88  00000000  00000000  00055f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001640  00000000  00000000  00057c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d00a  00000000  00000000  00059260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023ed7  00000000  00000000  0008626a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011478e  00000000  00000000  000aa141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009430  00000000  00000000  001be8d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  001c7d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012674 	.word	0x08012674

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	08012674 	.word	0x08012674

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <checkCalibration>:
	values[0] = 0.0;
	values[1] = 0.0;
	values[2] = 0.0;
}

bool checkCalibration(){
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
	if (Ro < 0.0) {
 8000ff4:	4b07      	ldr	r3, [pc, #28]	; (8001014 <checkCalibration+0x24>)
 8000ff6:	edd3 7a00 	vldr	s15, [r3]
 8000ffa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001002:	d501      	bpl.n	8001008 <checkCalibration+0x18>
			//Serial.println("Device not calibrated, call MQ2::begin before reading any value.");
			return false;
 8001004:	2300      	movs	r3, #0
 8001006:	e000      	b.n	800100a <checkCalibration+0x1a>
		}

		return true;
 8001008:	2301      	movs	r3, #1
}
 800100a:	4618      	mov	r0, r3
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	20000024 	.word	0x20000024

08001018 <readLPG>:

		//lastReadTime = millis();
	    return values;
}

float readLPG(ADC_HandleTypeDef *hadc){
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
	if (!checkCalibration()) return 0.0;
 8001020:	f7ff ffe6 	bl	8000ff0 <checkCalibration>
 8001024:	4603      	mov	r3, r0
 8001026:	f083 0301 	eor.w	r3, r3, #1
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d002      	beq.n	8001036 <readLPG+0x1e>
 8001030:	f04f 0300 	mov.w	r3, #0
 8001034:	e00a      	b.n	800104c <readLPG+0x34>

	/*if (millis() < (lastReadTime + READ_DELAY) && values[0] > 0)
	        return values[0];
	else*/
	return (values[0] = MQGetPercentage(LPGCurve, hadc));
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	4808      	ldr	r0, [pc, #32]	; (800105c <readLPG+0x44>)
 800103a:	f000 f8dd 	bl	80011f8 <MQGetPercentage>
 800103e:	eef0 7a40 	vmov.f32	s15, s0
 8001042:	4b07      	ldr	r3, [pc, #28]	; (8001060 <readLPG+0x48>)
 8001044:	edc3 7a00 	vstr	s15, [r3]
 8001048:	4b05      	ldr	r3, [pc, #20]	; (8001060 <readLPG+0x48>)
 800104a:	681b      	ldr	r3, [r3, #0]
}
 800104c:	ee07 3a90 	vmov	s15, r3
 8001050:	eeb0 0a67 	vmov.f32	s0, s15
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000000 	.word	0x20000000
 8001060:	2000023c 	.word	0x2000023c

08001064 <readCO>:

float readCO(ADC_HandleTypeDef *hadc){
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	if (!checkCalibration()) return 0.0;
 800106c:	f7ff ffc0 	bl	8000ff0 <checkCalibration>
 8001070:	4603      	mov	r3, r0
 8001072:	f083 0301 	eor.w	r3, r3, #1
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	d002      	beq.n	8001082 <readCO+0x1e>
 800107c:	f04f 0300 	mov.w	r3, #0
 8001080:	e00a      	b.n	8001098 <readCO+0x34>

	/*if (millis() < (lastReadTime + READ_DELAY) && values[1] > 0)
	        return values[1];
	else*/
	return (values[1] = MQGetPercentage(COCurve, hadc));
 8001082:	6879      	ldr	r1, [r7, #4]
 8001084:	4808      	ldr	r0, [pc, #32]	; (80010a8 <readCO+0x44>)
 8001086:	f000 f8b7 	bl	80011f8 <MQGetPercentage>
 800108a:	eef0 7a40 	vmov.f32	s15, s0
 800108e:	4b07      	ldr	r3, [pc, #28]	; (80010ac <readCO+0x48>)
 8001090:	edc3 7a01 	vstr	s15, [r3, #4]
 8001094:	4b05      	ldr	r3, [pc, #20]	; (80010ac <readCO+0x48>)
 8001096:	685b      	ldr	r3, [r3, #4]
}
 8001098:	ee07 3a90 	vmov	s15, r3
 800109c:	eeb0 0a67 	vmov.f32	s0, s15
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	2000000c 	.word	0x2000000c
 80010ac:	2000023c 	.word	0x2000023c

080010b0 <readSmoke>:

float readSmoke(ADC_HandleTypeDef *hadc){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	if (!checkCalibration()) return 0.0;
 80010b8:	f7ff ff9a 	bl	8000ff0 <checkCalibration>
 80010bc:	4603      	mov	r3, r0
 80010be:	f083 0301 	eor.w	r3, r3, #1
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d002      	beq.n	80010ce <readSmoke+0x1e>
 80010c8:	f04f 0300 	mov.w	r3, #0
 80010cc:	e00a      	b.n	80010e4 <readSmoke+0x34>

	/*if (millis() < (lastReadTime + READ_DELAY) && values[2] > 0)
	        return values[2];
	else*/
	return (values[2] = MQGetPercentage(SmokeCurve, hadc));
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	4808      	ldr	r0, [pc, #32]	; (80010f4 <readSmoke+0x44>)
 80010d2:	f000 f891 	bl	80011f8 <MQGetPercentage>
 80010d6:	eef0 7a40 	vmov.f32	s15, s0
 80010da:	4b07      	ldr	r3, [pc, #28]	; (80010f8 <readSmoke+0x48>)
 80010dc:	edc3 7a02 	vstr	s15, [r3, #8]
 80010e0:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <readSmoke+0x48>)
 80010e2:	689b      	ldr	r3, [r3, #8]
}
 80010e4:	ee07 3a90 	vmov	s15, r3
 80010e8:	eeb0 0a67 	vmov.f32	s0, s15
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000018 	.word	0x20000018
 80010f8:	2000023c 	.word	0x2000023c
 80010fc:	00000000 	.word	0x00000000

08001100 <MQResistanceCalculation>:

float MQResistanceCalculation(int raw_adc){
 8001100:	b5b0      	push	{r4, r5, r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	float flt_adc = (float) raw_adc;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001112:	edc7 7a03 	vstr	s15, [r7, #12]
    return RL_VALUE * (1023.0 - flt_adc) / flt_adc;
 8001116:	68f8      	ldr	r0, [r7, #12]
 8001118:	f7ff fa16 	bl	8000548 <__aeabi_f2d>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	a116      	add	r1, pc, #88	; (adr r1, 800117c <MQResistanceCalculation+0x7c>)
 8001122:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001126:	f7ff f8af 	bl	8000288 <__aeabi_dsub>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	4610      	mov	r0, r2
 8001130:	4619      	mov	r1, r3
 8001132:	f04f 0200 	mov.w	r2, #0
 8001136:	4b10      	ldr	r3, [pc, #64]	; (8001178 <MQResistanceCalculation+0x78>)
 8001138:	f7ff fa5e 	bl	80005f8 <__aeabi_dmul>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4614      	mov	r4, r2
 8001142:	461d      	mov	r5, r3
 8001144:	68f8      	ldr	r0, [r7, #12]
 8001146:	f7ff f9ff 	bl	8000548 <__aeabi_f2d>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	4620      	mov	r0, r4
 8001150:	4629      	mov	r1, r5
 8001152:	f7ff fb7b 	bl	800084c <__aeabi_ddiv>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	4610      	mov	r0, r2
 800115c:	4619      	mov	r1, r3
 800115e:	f7ff fd43 	bl	8000be8 <__aeabi_d2f>
 8001162:	4603      	mov	r3, r0
 8001164:	ee07 3a90 	vmov	s15, r3
}
 8001168:	eeb0 0a67 	vmov.f32	s0, s15
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bdb0      	pop	{r4, r5, r7, pc}
 8001172:	bf00      	nop
 8001174:	f3af 8000 	nop.w
 8001178:	40140000 	.word	0x40140000
 800117c:	00000000 	.word	0x00000000
 8001180:	408ff800 	.word	0x408ff800

08001184 <MQRead>:
	val = val / RO_CLEAN_AIR_FACTOR;

	return val;
}

float MQRead(ADC_HandleTypeDef *hadc){
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	float rs = 0.0;
 800118c:	f04f 0300 	mov.w	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]

	for (int i = 0; i < READ_SAMPLE_TIMES; i++) {
 8001192:	2300      	movs	r3, #0
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	e01e      	b.n	80011d6 <MQRead+0x52>
		HAL_ADC_Start(hadc);
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f002 fb1d 	bl	80037d8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(hadc, 100);
 800119e:	2164      	movs	r1, #100	; 0x64
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f002 fc07 	bl	80039b4 <HAL_ADC_PollForConversion>
		rs += MQResistanceCalculation(HAL_ADC_GetValue(hadc));
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f002 fcdc 	bl	8003b64 <HAL_ADC_GetValue>
 80011ac:	4603      	mov	r3, r0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff ffa6 	bl	8001100 <MQResistanceCalculation>
 80011b4:	eeb0 7a40 	vmov.f32	s14, s0
 80011b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80011bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011c0:	edc7 7a03 	vstr	s15, [r7, #12]
		HAL_ADC_Stop(hadc);
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f002 fbc1 	bl	800394c <HAL_ADC_Stop>
		HAL_Delay(READ_SAMPLE_INTERVAL);
 80011ca:	2032      	movs	r0, #50	; 0x32
 80011cc:	f001 ff5e 	bl	800308c <HAL_Delay>
	for (int i = 0; i < READ_SAMPLE_TIMES; i++) {
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	3301      	adds	r3, #1
 80011d4:	60bb      	str	r3, [r7, #8]
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	2b04      	cmp	r3, #4
 80011da:	dddd      	ble.n	8001198 <MQRead+0x14>

	}

	return rs / ((float) READ_SAMPLE_TIMES);  // return the average
 80011dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80011e0:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80011e4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011e8:	eef0 7a66 	vmov.f32	s15, s13
}
 80011ec:	eeb0 0a67 	vmov.f32	s0, s15
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <MQGetPercentage>:

float MQGetPercentage(float *pcurve, ADC_HandleTypeDef *hadc){
 80011f8:	b5b0      	push	{r4, r5, r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
	float rs_ro_ratio = MQRead(hadc) / Ro;
 8001202:	6838      	ldr	r0, [r7, #0]
 8001204:	f7ff ffbe 	bl	8001184 <MQRead>
 8001208:	eef0 6a40 	vmov.f32	s13, s0
 800120c:	4b2e      	ldr	r3, [pc, #184]	; (80012c8 <MQGetPercentage+0xd0>)
 800120e:	ed93 7a00 	vldr	s14, [r3]
 8001212:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001216:	edc7 7a03 	vstr	s15, [r7, #12]
    return pow(10.0, ((log(rs_ro_ratio) - pcurve[1]) / pcurve[2]) + pcurve[0]);
 800121a:	68f8      	ldr	r0, [r7, #12]
 800121c:	f7ff f994 	bl	8000548 <__aeabi_f2d>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	ec43 2b10 	vmov	d0, r2, r3
 8001228:	f010 f8c6 	bl	80113b8 <log>
 800122c:	ec55 4b10 	vmov	r4, r5, d0
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3304      	adds	r3, #4
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff f986 	bl	8000548 <__aeabi_f2d>
 800123c:	4602      	mov	r2, r0
 800123e:	460b      	mov	r3, r1
 8001240:	4620      	mov	r0, r4
 8001242:	4629      	mov	r1, r5
 8001244:	f7ff f820 	bl	8000288 <__aeabi_dsub>
 8001248:	4602      	mov	r2, r0
 800124a:	460b      	mov	r3, r1
 800124c:	4614      	mov	r4, r2
 800124e:	461d      	mov	r5, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3308      	adds	r3, #8
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f976 	bl	8000548 <__aeabi_f2d>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4620      	mov	r0, r4
 8001262:	4629      	mov	r1, r5
 8001264:	f7ff faf2 	bl	800084c <__aeabi_ddiv>
 8001268:	4602      	mov	r2, r0
 800126a:	460b      	mov	r3, r1
 800126c:	4614      	mov	r4, r2
 800126e:	461d      	mov	r5, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff f967 	bl	8000548 <__aeabi_f2d>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4620      	mov	r0, r4
 8001280:	4629      	mov	r1, r5
 8001282:	f7ff f803 	bl	800028c <__adddf3>
 8001286:	4602      	mov	r2, r0
 8001288:	460b      	mov	r3, r1
 800128a:	ec43 2b17 	vmov	d7, r2, r3
 800128e:	eeb0 1a47 	vmov.f32	s2, s14
 8001292:	eef0 1a67 	vmov.f32	s3, s15
 8001296:	ed9f 0b0a 	vldr	d0, [pc, #40]	; 80012c0 <MQGetPercentage+0xc8>
 800129a:	f010 f8cb 	bl	8011434 <pow>
 800129e:	ec53 2b10 	vmov	r2, r3, d0
 80012a2:	4610      	mov	r0, r2
 80012a4:	4619      	mov	r1, r3
 80012a6:	f7ff fc9f 	bl	8000be8 <__aeabi_d2f>
 80012aa:	4603      	mov	r3, r0
 80012ac:	ee07 3a90 	vmov	s15, r3
}
 80012b0:	eeb0 0a67 	vmov.f32	s0, s15
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bdb0      	pop	{r4, r5, r7, pc}
 80012ba:	bf00      	nop
 80012bc:	f3af 8000 	nop.w
 80012c0:	00000000 	.word	0x00000000
 80012c4:	40240000 	.word	0x40240000
 80012c8:	20000024 	.word	0x20000024

080012cc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4a07      	ldr	r2, [pc, #28]	; (80012f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80012dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	4a06      	ldr	r2, [pc, #24]	; (80012fc <vApplicationGetIdleTaskMemory+0x30>)
 80012e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2280      	movs	r2, #128	; 0x80
 80012e8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80012ea:	bf00      	nop
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20000248 	.word	0x20000248
 80012fc:	200002e8 	.word	0x200002e8

08001300 <HAL_UART_RxCpltCallback>:
ErrorCode error = NO_ERROR_STATE; // UU

//============================= Callback section

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
    if (huart == &huart5)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a07      	ldr	r2, [pc, #28]	; (8001328 <HAL_UART_RxCpltCallback+0x28>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d105      	bne.n	800131c <HAL_UART_RxCpltCallback+0x1c>
    {
        g_GnssRx_Flag = true;
 8001310:	4b06      	ldr	r3, [pc, #24]	; (800132c <HAL_UART_RxCpltCallback+0x2c>)
 8001312:	2201      	movs	r2, #1
 8001314:	701a      	strb	r2, [r3, #0]
        g_openFixedDataTransmition = true;
 8001316:	4b06      	ldr	r3, [pc, #24]	; (8001330 <HAL_UART_RxCpltCallback+0x30>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
    /*if (huart == &huart4)
    {
        HAL_UART_Receive_DMA(&huart4, mosfet_buffer, 3);
    }*/
    // HAL_UART_Transmit(&huart1, m_rxData, strlen(m_rxData), 100);
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	20000fb8 	.word	0x20000fb8
 800132c:	200004e8 	.word	0x200004e8
 8001330:	200004e9 	.word	0x200004e9

08001334 <UsrGpsL86Init>:

//============================= Initial section

void UsrGpsL86Init(UART_HandleTypeDef *huart)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(huart, (uint8_t *)m_rxData, DMA_READ_DEF_SIZE);
 800133c:	f240 228a 	movw	r2, #650	; 0x28a
 8001340:	4903      	ldr	r1, [pc, #12]	; (8001350 <UsrGpsL86Init+0x1c>)
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f007 fab6 	bl	80088b4 <HAL_UART_Receive_DMA>
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	200009c8 	.word	0x200009c8

08001354 <Usr_GpsL86GetValues>:

//============================= public L86 mechanism

void Usr_GpsL86GetValues(S_GPS_L86_DATA *gpsData_)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
    getRmc();
 800135c:	f000 f83a 	bl	80013d4 <getRmc>
    getGGA();
 8001360:	f000 f966 	bl	8001630 <getGGA>
    if (rmcValidFlag)
 8001364:	4b18      	ldr	r3, [pc, #96]	; (80013c8 <Usr_GpsL86GetValues+0x74>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2b00      	cmp	r3, #0
 800136c:	d002      	beq.n	8001374 <Usr_GpsL86GetValues+0x20>
    {
        rmcValidFlag = false;
 800136e:	4b16      	ldr	r3, [pc, #88]	; (80013c8 <Usr_GpsL86GetValues+0x74>)
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]
    }
    formatLatLong();
 8001374:	f000 f8ee 	bl	8001554 <formatLatLong>

    gpsData_->lat = gpsData.lat;
 8001378:	4b14      	ldr	r3, [pc, #80]	; (80013cc <Usr_GpsL86GetValues+0x78>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	601a      	str	r2, [r3, #0]
    gpsData_->lon = gpsData.lon;
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <Usr_GpsL86GetValues+0x78>)
 8001382:	685a      	ldr	r2, [r3, #4]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	605a      	str	r2, [r3, #4]
    gpsData_->hdop = gpsData.hdop;
 8001388:	4b10      	ldr	r3, [pc, #64]	; (80013cc <Usr_GpsL86GetValues+0x78>)
 800138a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	625a      	str	r2, [r3, #36]	; 0x24
    gpsData_->speedKN = gpsData.speedKN;
 8001390:	4b0e      	ldr	r3, [pc, #56]	; (80013cc <Usr_GpsL86GetValues+0x78>)
 8001392:	689a      	ldr	r2, [r3, #8]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	609a      	str	r2, [r3, #8]
    gpsData_->satInUse = gpsData.satInUse;
 8001398:	4b0c      	ldr	r3, [pc, #48]	; (80013cc <Usr_GpsL86GetValues+0x78>)
 800139a:	6a1a      	ldr	r2, [r3, #32]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	621a      	str	r2, [r3, #32]
    gpsData_->timeDateBuf = gpsData.timeDateBuf;
 80013a0:	4b0a      	ldr	r3, [pc, #40]	; (80013cc <Usr_GpsL86GetValues+0x78>)
 80013a2:	68da      	ldr	r2, [r3, #12]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	60da      	str	r2, [r3, #12]
    gpsData_->fixQualityID = gpsData.fixQualityID;
 80013a8:	4b08      	ldr	r3, [pc, #32]	; (80013cc <Usr_GpsL86GetValues+0x78>)
 80013aa:	69da      	ldr	r2, [r3, #28]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	61da      	str	r2, [r3, #28]
    gpsData_->altitudeInMeter = gpsData.altitudeInMeter;
 80013b0:	4b06      	ldr	r3, [pc, #24]	; (80013cc <Usr_GpsL86GetValues+0x78>)
 80013b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	629a      	str	r2, [r3, #40]	; 0x28
    UsrGpsL86Init(&huart5);
 80013b8:	4805      	ldr	r0, [pc, #20]	; (80013d0 <Usr_GpsL86GetValues+0x7c>)
 80013ba:	f7ff ffbb 	bl	8001334 <UsrGpsL86Init>
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	200004ea 	.word	0x200004ea
 80013cc:	20000dcc 	.word	0x20000dcc
 80013d0:	20000fb8 	.word	0x20000fb8

080013d4 <getRmc>:

//============================= Statics

_io void getRmc(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af02      	add	r7, sp, #8
    if (g_GnssRx_Flag)
 80013da:	4b4d      	ldr	r3, [pc, #308]	; (8001510 <getRmc+0x13c>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	f000 8091 	beq.w	8001508 <getRmc+0x134>
    {
        MsgIndex = 0;
 80013e6:	4b4b      	ldr	r3, [pc, #300]	; (8001514 <getRmc+0x140>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
        strcpy(m_gpsTransmitBuf, (char *)(m_rxData));
 80013ec:	494a      	ldr	r1, [pc, #296]	; (8001518 <getRmc+0x144>)
 80013ee:	484b      	ldr	r0, [pc, #300]	; (800151c <getRmc+0x148>)
 80013f0:	f00c f819 	bl	800d426 <strcpy>
        ptr = strstr(m_gpsTransmitBuf, "GNRMC");
 80013f4:	494a      	ldr	r1, [pc, #296]	; (8001520 <getRmc+0x14c>)
 80013f6:	4849      	ldr	r0, [pc, #292]	; (800151c <getRmc+0x148>)
 80013f8:	f00b ff31 	bl	800d25e <strstr>
 80013fc:	4603      	mov	r3, r0
 80013fe:	4a49      	ldr	r2, [pc, #292]	; (8001524 <getRmc+0x150>)
 8001400:	6013      	str	r3, [r2, #0]
        if (ptr == NULL) {
 8001402:	4b48      	ldr	r3, [pc, #288]	; (8001524 <getRmc+0x150>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d107      	bne.n	800141a <getRmc+0x46>
            ptr = strstr(m_gpsTransmitBuf, "GPGGA");
 800140a:	4947      	ldr	r1, [pc, #284]	; (8001528 <getRmc+0x154>)
 800140c:	4843      	ldr	r0, [pc, #268]	; (800151c <getRmc+0x148>)
 800140e:	f00b ff26 	bl	800d25e <strstr>
 8001412:	4603      	mov	r3, r0
 8001414:	4a43      	ldr	r2, [pc, #268]	; (8001524 <getRmc+0x150>)
 8001416:	6013      	str	r3, [r2, #0]
 8001418:	e002      	b.n	8001420 <getRmc+0x4c>
        } else {
        	naso = 1;
 800141a:	4b44      	ldr	r3, [pc, #272]	; (800152c <getRmc+0x158>)
 800141c:	2201      	movs	r2, #1
 800141e:	601a      	str	r2, [r3, #0]
        }
        if (*ptr == 'G' && ptr != NULL)
 8001420:	4b40      	ldr	r3, [pc, #256]	; (8001524 <getRmc+0x150>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2b47      	cmp	r3, #71	; 0x47
 8001428:	d16b      	bne.n	8001502 <getRmc+0x12e>
 800142a:	4b3e      	ldr	r3, [pc, #248]	; (8001524 <getRmc+0x150>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d067      	beq.n	8001502 <getRmc+0x12e>
        {
            while (1)
            {
                gpsPayload[MsgIndex] = *ptr;
 8001432:	4b3c      	ldr	r3, [pc, #240]	; (8001524 <getRmc+0x150>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	4b37      	ldr	r3, [pc, #220]	; (8001514 <getRmc+0x140>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	7811      	ldrb	r1, [r2, #0]
 800143c:	4a3c      	ldr	r2, [pc, #240]	; (8001530 <getRmc+0x15c>)
 800143e:	54d1      	strb	r1, [r2, r3]
                MsgIndex++;
 8001440:	4b34      	ldr	r3, [pc, #208]	; (8001514 <getRmc+0x140>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	3301      	adds	r3, #1
 8001446:	4a33      	ldr	r2, [pc, #204]	; (8001514 <getRmc+0x140>)
 8001448:	6013      	str	r3, [r2, #0]
                *ptr = *(ptr + MsgIndex);
 800144a:	4b36      	ldr	r3, [pc, #216]	; (8001524 <getRmc+0x150>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a31      	ldr	r2, [pc, #196]	; (8001514 <getRmc+0x140>)
 8001450:	6812      	ldr	r2, [r2, #0]
 8001452:	441a      	add	r2, r3
 8001454:	4b33      	ldr	r3, [pc, #204]	; (8001524 <getRmc+0x150>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	7812      	ldrb	r2, [r2, #0]
 800145a:	701a      	strb	r2, [r3, #0]

                if (*ptr == '\n' || MsgIndex > _max_message_size)
 800145c:	4b31      	ldr	r3, [pc, #196]	; (8001524 <getRmc+0x150>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b0a      	cmp	r3, #10
 8001464:	d003      	beq.n	800146e <getRmc+0x9a>
 8001466:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <getRmc+0x140>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2b5a      	cmp	r3, #90	; 0x5a
 800146c:	dde1      	ble.n	8001432 <getRmc+0x5e>
                {
                    MsgIndex = 0;
 800146e:	4b29      	ldr	r3, [pc, #164]	; (8001514 <getRmc+0x140>)
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
                    // memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
                    //  memset(m_rxData, 0, sizeof(m_rxData));

                    for (int i = 0; i < 100; i++)
 8001474:	2300      	movs	r3, #0
 8001476:	607b      	str	r3, [r7, #4]
 8001478:	e014      	b.n	80014a4 <getRmc+0xd0>
                    {
                        if (gpsPayload[i] == 'N')
 800147a:	4a2d      	ldr	r2, [pc, #180]	; (8001530 <getRmc+0x15c>)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4413      	add	r3, r2
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b4e      	cmp	r3, #78	; 0x4e
 8001484:	d102      	bne.n	800148c <getRmc+0xb8>
                            f_northFlag = true;
 8001486:	4b2b      	ldr	r3, [pc, #172]	; (8001534 <getRmc+0x160>)
 8001488:	2201      	movs	r2, #1
 800148a:	701a      	strb	r2, [r3, #0]
                        if (gpsPayload[i] == 'E')
 800148c:	4a28      	ldr	r2, [pc, #160]	; (8001530 <getRmc+0x15c>)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b45      	cmp	r3, #69	; 0x45
 8001496:	d102      	bne.n	800149e <getRmc+0xca>
                            f_eastFlag = true;
 8001498:	4b27      	ldr	r3, [pc, #156]	; (8001538 <getRmc+0x164>)
 800149a:	2201      	movs	r2, #1
 800149c:	701a      	strb	r2, [r3, #0]
                    for (int i = 0; i < 100; i++)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	3301      	adds	r3, #1
 80014a2:	607b      	str	r3, [r7, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b63      	cmp	r3, #99	; 0x63
 80014a8:	dde7      	ble.n	800147a <getRmc+0xa6>
                    }
                    if (strlen(gpsPayload) > 10)
 80014aa:	4821      	ldr	r0, [pc, #132]	; (8001530 <getRmc+0x15c>)
 80014ac:	f7fe fee0 	bl	8000270 <strlen>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b0a      	cmp	r3, #10
 80014b4:	d91f      	bls.n	80014f6 <getRmc+0x122>
                    {
                        if (f_eastFlag && f_northFlag)
 80014b6:	4b20      	ldr	r3, [pc, #128]	; (8001538 <getRmc+0x164>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d01f      	beq.n	8001500 <getRmc+0x12c>
 80014c0:	4b1c      	ldr	r3, [pc, #112]	; (8001534 <getRmc+0x160>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d01a      	beq.n	8001500 <getRmc+0x12c>
                        {
                            f_northFlag = false;
 80014ca:	4b1a      	ldr	r3, [pc, #104]	; (8001534 <getRmc+0x160>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
                            f_eastFlag = false;
 80014d0:	4b19      	ldr	r3, [pc, #100]	; (8001538 <getRmc+0x164>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	701a      	strb	r2, [r3, #0]
                            sscanf(gpsPayload, "GNRMC,%f,A,%f,N,%f,E,%f,", &gpsData.timeDateBuf, &m_nonFormattedLat, &m_nonFormattedLon, &gpsData.speedKN);
 80014d6:	4b19      	ldr	r3, [pc, #100]	; (800153c <getRmc+0x168>)
 80014d8:	9301      	str	r3, [sp, #4]
 80014da:	4b19      	ldr	r3, [pc, #100]	; (8001540 <getRmc+0x16c>)
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	4b19      	ldr	r3, [pc, #100]	; (8001544 <getRmc+0x170>)
 80014e0:	4a19      	ldr	r2, [pc, #100]	; (8001548 <getRmc+0x174>)
 80014e2:	491a      	ldr	r1, [pc, #104]	; (800154c <getRmc+0x178>)
 80014e4:	4812      	ldr	r0, [pc, #72]	; (8001530 <getRmc+0x15c>)
 80014e6:	f00b fe41 	bl	800d16c <siscanf>
                            rmcValidFlag = true;
 80014ea:	4b19      	ldr	r3, [pc, #100]	; (8001550 <getRmc+0x17c>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]
                            formatLatLong();
 80014f0:	f000 f830 	bl	8001554 <formatLatLong>
                    else
                    {
                        // dataErr Log
                        memset(gpsPayload, 0, sizeof(gpsPayload));
                    }
                    break;
 80014f4:	e004      	b.n	8001500 <getRmc+0x12c>
                        memset(gpsPayload, 0, sizeof(gpsPayload));
 80014f6:	2264      	movs	r2, #100	; 0x64
 80014f8:	2100      	movs	r1, #0
 80014fa:	480d      	ldr	r0, [pc, #52]	; (8001530 <getRmc+0x15c>)
 80014fc:	f00b fea7 	bl	800d24e <memset>
                    break;
 8001500:	bf00      	nop
                }
            }
        }
        g_GnssRx_Flag = false;
 8001502:	4b03      	ldr	r3, [pc, #12]	; (8001510 <getRmc+0x13c>)
 8001504:	2200      	movs	r2, #0
 8001506:	701a      	strb	r2, [r3, #0]
    }
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	200004e8 	.word	0x200004e8
 8001514:	200004f0 	.word	0x200004f0
 8001518:	200009c8 	.word	0x200009c8
 800151c:	200005c0 	.word	0x200005c0
 8001520:	08012690 	.word	0x08012690
 8001524:	200004f4 	.word	0x200004f4
 8001528:	08012698 	.word	0x08012698
 800152c:	20000dc8 	.word	0x20000dc8
 8001530:	200004f8 	.word	0x200004f8
 8001534:	200004eb 	.word	0x200004eb
 8001538:	200004ec 	.word	0x200004ec
 800153c:	20000dd4 	.word	0x20000dd4
 8001540:	200009c4 	.word	0x200009c4
 8001544:	200009c0 	.word	0x200009c0
 8001548:	20000dd8 	.word	0x20000dd8
 800154c:	080126a0 	.word	0x080126a0
 8001550:	200004ea 	.word	0x200004ea

08001554 <formatLatLong>:

_io void formatLatLong(void)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
    int degrees = (int)m_nonFormattedLat / 100;        // dec
 800155a:	4b30      	ldr	r3, [pc, #192]	; (800161c <formatLatLong+0xc8>)
 800155c:	edd3 7a00 	vldr	s15, [r3]
 8001560:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001564:	ee17 1a90 	vmov	r1, s15
 8001568:	4b2d      	ldr	r3, [pc, #180]	; (8001620 <formatLatLong+0xcc>)
 800156a:	fb83 2301 	smull	r2, r3, r3, r1
 800156e:	115a      	asrs	r2, r3, #5
 8001570:	17cb      	asrs	r3, r1, #31
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	607b      	str	r3, [r7, #4]
    float minutes = m_nonFormattedLat - degrees * 100; // min
 8001576:	4b29      	ldr	r3, [pc, #164]	; (800161c <formatLatLong+0xc8>)
 8001578:	ed93 7a00 	vldr	s14, [r3]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2264      	movs	r2, #100	; 0x64
 8001580:	fb02 f303 	mul.w	r3, r2, r3
 8001584:	ee07 3a90 	vmov	s15, r3
 8001588:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800158c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001590:	edc7 7a00 	vstr	s15, [r7]
    gpsData.lat = degrees + (minutes / 60);            // dec to deg
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	ee07 3a90 	vmov	s15, r3
 800159a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800159e:	edd7 6a00 	vldr	s13, [r7]
 80015a2:	ed9f 6a20 	vldr	s12, [pc, #128]	; 8001624 <formatLatLong+0xd0>
 80015a6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80015aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ae:	4b1e      	ldr	r3, [pc, #120]	; (8001628 <formatLatLong+0xd4>)
 80015b0:	edc3 7a00 	vstr	s15, [r3]

    degrees = (int)m_nonFormattedLon / 100;
 80015b4:	4b1d      	ldr	r3, [pc, #116]	; (800162c <formatLatLong+0xd8>)
 80015b6:	edd3 7a00 	vldr	s15, [r3]
 80015ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015be:	ee17 1a90 	vmov	r1, s15
 80015c2:	4b17      	ldr	r3, [pc, #92]	; (8001620 <formatLatLong+0xcc>)
 80015c4:	fb83 2301 	smull	r2, r3, r3, r1
 80015c8:	115a      	asrs	r2, r3, #5
 80015ca:	17cb      	asrs	r3, r1, #31
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	607b      	str	r3, [r7, #4]
    minutes = m_nonFormattedLon - degrees * 100;
 80015d0:	4b16      	ldr	r3, [pc, #88]	; (800162c <formatLatLong+0xd8>)
 80015d2:	ed93 7a00 	vldr	s14, [r3]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2264      	movs	r2, #100	; 0x64
 80015da:	fb02 f303 	mul.w	r3, r2, r3
 80015de:	ee07 3a90 	vmov	s15, r3
 80015e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ea:	edc7 7a00 	vstr	s15, [r7]
    gpsData.lon = degrees + (minutes / 60);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	ee07 3a90 	vmov	s15, r3
 80015f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f8:	edd7 6a00 	vldr	s13, [r7]
 80015fc:	ed9f 6a09 	vldr	s12, [pc, #36]	; 8001624 <formatLatLong+0xd0>
 8001600:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001604:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001608:	4b07      	ldr	r3, [pc, #28]	; (8001628 <formatLatLong+0xd4>)
 800160a:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	200009c0 	.word	0x200009c0
 8001620:	51eb851f 	.word	0x51eb851f
 8001624:	42700000 	.word	0x42700000
 8001628:	20000dcc 	.word	0x20000dcc
 800162c:	200009c4 	.word	0x200009c4

08001630 <getGGA>:

_io void getGGA(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af06      	add	r7, sp, #24
    if (g_openFixedDataTransmition)
 8001636:	4b3a      	ldr	r3, [pc, #232]	; (8001720 <getGGA+0xf0>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b00      	cmp	r3, #0
 800163e:	d06c      	beq.n	800171a <getGGA+0xea>
    {
        MsgIndex = 0;
 8001640:	4b38      	ldr	r3, [pc, #224]	; (8001724 <getGGA+0xf4>)
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
        strcpy(m_gpsTransmitBuf, (char *)(m_rxData));
 8001646:	4938      	ldr	r1, [pc, #224]	; (8001728 <getGGA+0xf8>)
 8001648:	4838      	ldr	r0, [pc, #224]	; (800172c <getGGA+0xfc>)
 800164a:	f00b feec 	bl	800d426 <strcpy>
        ptr = strstr(m_gpsTransmitBuf, "GPGGA");
 800164e:	4938      	ldr	r1, [pc, #224]	; (8001730 <getGGA+0x100>)
 8001650:	4836      	ldr	r0, [pc, #216]	; (800172c <getGGA+0xfc>)
 8001652:	f00b fe04 	bl	800d25e <strstr>
 8001656:	4603      	mov	r3, r0
 8001658:	4a36      	ldr	r2, [pc, #216]	; (8001734 <getGGA+0x104>)
 800165a:	6013      	str	r3, [r2, #0]

        if (*ptr == 'G')
 800165c:	4b35      	ldr	r3, [pc, #212]	; (8001734 <getGGA+0x104>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b47      	cmp	r3, #71	; 0x47
 8001664:	d14a      	bne.n	80016fc <getGGA+0xcc>
        {
            while (1)
            {
                gpsGGAPayload[MsgIndex] = *ptr;
 8001666:	4b33      	ldr	r3, [pc, #204]	; (8001734 <getGGA+0x104>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	4b2e      	ldr	r3, [pc, #184]	; (8001724 <getGGA+0xf4>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	7811      	ldrb	r1, [r2, #0]
 8001670:	4a31      	ldr	r2, [pc, #196]	; (8001738 <getGGA+0x108>)
 8001672:	54d1      	strb	r1, [r2, r3]
                MsgIndex++;
 8001674:	4b2b      	ldr	r3, [pc, #172]	; (8001724 <getGGA+0xf4>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	3301      	adds	r3, #1
 800167a:	4a2a      	ldr	r2, [pc, #168]	; (8001724 <getGGA+0xf4>)
 800167c:	6013      	str	r3, [r2, #0]
                *ptr = *(ptr + MsgIndex);
 800167e:	4b2d      	ldr	r3, [pc, #180]	; (8001734 <getGGA+0x104>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a28      	ldr	r2, [pc, #160]	; (8001724 <getGGA+0xf4>)
 8001684:	6812      	ldr	r2, [r2, #0]
 8001686:	441a      	add	r2, r3
 8001688:	4b2a      	ldr	r3, [pc, #168]	; (8001734 <getGGA+0x104>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	7812      	ldrb	r2, [r2, #0]
 800168e:	701a      	strb	r2, [r3, #0]
                if (*ptr == '\n' || MsgIndex > _max_message_size)
 8001690:	4b28      	ldr	r3, [pc, #160]	; (8001734 <getGGA+0x104>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b0a      	cmp	r3, #10
 8001698:	d003      	beq.n	80016a2 <getGGA+0x72>
 800169a:	4b22      	ldr	r3, [pc, #136]	; (8001724 <getGGA+0xf4>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2b5a      	cmp	r3, #90	; 0x5a
 80016a0:	dde1      	ble.n	8001666 <getGGA+0x36>
                {
                    MsgIndex = 0;
 80016a2:	4b20      	ldr	r3, [pc, #128]	; (8001724 <getGGA+0xf4>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
                    memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
 80016a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016ac:	2100      	movs	r1, #0
 80016ae:	481f      	ldr	r0, [pc, #124]	; (800172c <getGGA+0xfc>)
 80016b0:	f00b fdcd 	bl	800d24e <memset>
                    memset(m_rxData, 0, sizeof(m_rxData));
 80016b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016b8:	2100      	movs	r1, #0
 80016ba:	481b      	ldr	r0, [pc, #108]	; (8001728 <getGGA+0xf8>)
 80016bc:	f00b fdc7 	bl	800d24e <memset>

                    if (strlen(gpsGGAPayload) > 10)
 80016c0:	481d      	ldr	r0, [pc, #116]	; (8001738 <getGGA+0x108>)
 80016c2:	f7fe fdd5 	bl	8000270 <strlen>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b0a      	cmp	r3, #10
 80016ca:	d912      	bls.n	80016f2 <getGGA+0xc2>
                    {
                        sscanf(gpsGGAPayload, "GPGGA,%f,%f,N,%f,E,%d,%d,%f,%f,M,%f,M,", &gpsData.fixedTime, &gpsData.fixedLatBaseFormat, &gpsData.fixedLonBaseFormat, &gpsData.fixQualityID, &gpsData.satInUse, &gpsData.hdop, &gpsData.altitudeInMeter, &gpsData.WGS84);
 80016cc:	4b1b      	ldr	r3, [pc, #108]	; (800173c <getGGA+0x10c>)
 80016ce:	9305      	str	r3, [sp, #20]
 80016d0:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <getGGA+0x110>)
 80016d2:	9304      	str	r3, [sp, #16]
 80016d4:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <getGGA+0x114>)
 80016d6:	9303      	str	r3, [sp, #12]
 80016d8:	4b1b      	ldr	r3, [pc, #108]	; (8001748 <getGGA+0x118>)
 80016da:	9302      	str	r3, [sp, #8]
 80016dc:	4b1b      	ldr	r3, [pc, #108]	; (800174c <getGGA+0x11c>)
 80016de:	9301      	str	r3, [sp, #4]
 80016e0:	4b1b      	ldr	r3, [pc, #108]	; (8001750 <getGGA+0x120>)
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	4b1b      	ldr	r3, [pc, #108]	; (8001754 <getGGA+0x124>)
 80016e6:	4a1c      	ldr	r2, [pc, #112]	; (8001758 <getGGA+0x128>)
 80016e8:	491c      	ldr	r1, [pc, #112]	; (800175c <getGGA+0x12c>)
 80016ea:	4813      	ldr	r0, [pc, #76]	; (8001738 <getGGA+0x108>)
 80016ec:	f00b fd3e 	bl	800d16c <siscanf>
                    }
                    else
                    {
                        memset(gpsPayload, 0, sizeof(gpsPayload));
                    }
                    break;
 80016f0:	e004      	b.n	80016fc <getGGA+0xcc>
                        memset(gpsPayload, 0, sizeof(gpsPayload));
 80016f2:	2264      	movs	r2, #100	; 0x64
 80016f4:	2100      	movs	r1, #0
 80016f6:	481a      	ldr	r0, [pc, #104]	; (8001760 <getGGA+0x130>)
 80016f8:	f00b fda9 	bl	800d24e <memset>
                }
            }
        }
        g_openFixedDataTransmition = false;
 80016fc:	4b08      	ldr	r3, [pc, #32]	; (8001720 <getGGA+0xf0>)
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
        memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
 8001702:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001706:	2100      	movs	r1, #0
 8001708:	4808      	ldr	r0, [pc, #32]	; (800172c <getGGA+0xfc>)
 800170a:	f00b fda0 	bl	800d24e <memset>
        memset(m_rxData, 0, sizeof(m_rxData));
 800170e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001712:	2100      	movs	r1, #0
 8001714:	4804      	ldr	r0, [pc, #16]	; (8001728 <getGGA+0xf8>)
 8001716:	f00b fd9a 	bl	800d24e <memset>
        // UsrGpsL86Init(&huart2);
    }
}
 800171a:	bf00      	nop
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	200004e9 	.word	0x200004e9
 8001724:	200004f0 	.word	0x200004f0
 8001728:	200009c8 	.word	0x200009c8
 800172c:	200005c0 	.word	0x200005c0
 8001730:	08012698 	.word	0x08012698
 8001734:	200004f4 	.word	0x200004f4
 8001738:	2000055c 	.word	0x2000055c
 800173c:	20000df8 	.word	0x20000df8
 8001740:	20000df4 	.word	0x20000df4
 8001744:	20000df0 	.word	0x20000df0
 8001748:	20000dec 	.word	0x20000dec
 800174c:	20000de8 	.word	0x20000de8
 8001750:	20000de4 	.word	0x20000de4
 8001754:	20000de0 	.word	0x20000de0
 8001758:	20000ddc 	.word	0x20000ddc
 800175c:	080126bc 	.word	0x080126bc
 8001760:	200004f8 	.word	0x200004f8

08001764 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800176a:	f001 fc4f 	bl	800300c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800176e:	f000 f871 	bl	8001854 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001772:	f000 f8c0 	bl	80018f6 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001776:	f000 fbb5 	bl	8001ee4 <MX_GPIO_Init>
  MX_DMA_Init();
 800177a:	f000 fb95 	bl	8001ea8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800177e:	f000 fb33 	bl	8001de8 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001782:	f000 f9bd 	bl	8001b00 <MX_I2C2_Init>
  MX_ADC1_Init();
 8001786:	f000 f8e1 	bl	800194c <MX_ADC1_Init>
  MX_I2C3_Init();
 800178a:	f000 f9f9 	bl	8001b80 <MX_I2C3_Init>
  MX_UART5_Init();
 800178e:	f000 facb 	bl	8001d28 <MX_UART5_Init>
  MX_USART3_UART_Init();
 8001792:	f000 fb59 	bl	8001e48 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8001796:	f000 fa33 	bl	8001c00 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800179a:	f000 faf5 	bl	8001d88 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 800179e:	f000 f94b 	bl	8001a38 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
  //MPU6050_Init(&hi2c3);
  UsrGpsL86Init(&huart5);
 80017a2:	4820      	ldr	r0, [pc, #128]	; (8001824 <main+0xc0>)
 80017a4:	f7ff fdc6 	bl	8001334 <UsrGpsL86Init>
  /* ------ QUEUE RELATED ------ */
  Queue_Handler = xQueueCreate(2,sizeof(data));
 80017a8:	2200      	movs	r2, #0
 80017aa:	2140      	movs	r1, #64	; 0x40
 80017ac:	2002      	movs	r0, #2
 80017ae:	f008 fbf1 	bl	8009f94 <xQueueGenericCreate>
 80017b2:	4603      	mov	r3, r0
 80017b4:	4a1c      	ldr	r2, [pc, #112]	; (8001828 <main+0xc4>)
 80017b6:	6013      	str	r3, [r2, #0]
  if (Queue_Handler == NULL) {
 80017b8:	4b1b      	ldr	r3, [pc, #108]	; (8001828 <main+0xc4>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d101      	bne.n	80017c4 <main+0x60>

      Error_Handler();
 80017c0:	f000 fe52 	bl	8002468 <Error_Handler>
  }

  /* ------ TASK RELATED ------ */
  xTaskCreate(measurements_task, "measure", 1024, NULL, 3, &Measurements_Handler);
 80017c4:	4b19      	ldr	r3, [pc, #100]	; (800182c <main+0xc8>)
 80017c6:	9301      	str	r3, [sp, #4]
 80017c8:	2303      	movs	r3, #3
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	2300      	movs	r3, #0
 80017ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017d2:	4917      	ldr	r1, [pc, #92]	; (8001830 <main+0xcc>)
 80017d4:	4817      	ldr	r0, [pc, #92]	; (8001834 <main+0xd0>)
 80017d6:	f009 f934 	bl	800aa42 <xTaskCreate>
  xTaskCreate(sender_task, "send data", 128, NULL, 2, &Sender_Handler);
 80017da:	4b17      	ldr	r3, [pc, #92]	; (8001838 <main+0xd4>)
 80017dc:	9301      	str	r3, [sp, #4]
 80017de:	2302      	movs	r3, #2
 80017e0:	9300      	str	r3, [sp, #0]
 80017e2:	2300      	movs	r3, #0
 80017e4:	2280      	movs	r2, #128	; 0x80
 80017e6:	4915      	ldr	r1, [pc, #84]	; (800183c <main+0xd8>)
 80017e8:	4815      	ldr	r0, [pc, #84]	; (8001840 <main+0xdc>)
 80017ea:	f009 f92a 	bl	800aa42 <xTaskCreate>
  xTaskCreate(LED_task, "toggle LED", 128, NULL, 1, &LED_Handler);
 80017ee:	4b15      	ldr	r3, [pc, #84]	; (8001844 <main+0xe0>)
 80017f0:	9301      	str	r3, [sp, #4]
 80017f2:	2301      	movs	r3, #1
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	2300      	movs	r3, #0
 80017f8:	2280      	movs	r2, #128	; 0x80
 80017fa:	4913      	ldr	r1, [pc, #76]	; (8001848 <main+0xe4>)
 80017fc:	4813      	ldr	r0, [pc, #76]	; (800184c <main+0xe8>)
 80017fe:	f009 f920 	bl	800aa42 <xTaskCreate>


  /* ------ SEMAPHORE/MUTEX RELATED ------ */
  PWM_Sem_Handler = xSemaphoreCreateBinary();
 8001802:	2203      	movs	r2, #3
 8001804:	2100      	movs	r1, #0
 8001806:	2001      	movs	r0, #1
 8001808:	f008 fbc4 	bl	8009f94 <xQueueGenericCreate>
 800180c:	4603      	mov	r3, r0
 800180e:	4a10      	ldr	r2, [pc, #64]	; (8001850 <main+0xec>)
 8001810:	6013      	str	r3, [r2, #0]
  if (PWM_Sem_Handler == NULL) {
 8001812:	4b0f      	ldr	r3, [pc, #60]	; (8001850 <main+0xec>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d101      	bne.n	800181e <main+0xba>

        Error_Handler();
 800181a:	f000 fe25 	bl	8002468 <Error_Handler>
    }

  vTaskStartScheduler();
 800181e:	f009 fa99 	bl	800ad54 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001822:	e7fe      	b.n	8001822 <main+0xbe>
 8001824:	20000fb8 	.word	0x20000fb8
 8001828:	20001358 	.word	0x20001358
 800182c:	2000134c 	.word	0x2000134c
 8001830:	080126e4 	.word	0x080126e4
 8001834:	08002049 	.word	0x08002049
 8001838:	20001350 	.word	0x20001350
 800183c:	080126ec 	.word	0x080126ec
 8001840:	080022c1 	.word	0x080022c1
 8001844:	20001354 	.word	0x20001354
 8001848:	080126f8 	.word	0x080126f8
 800184c:	08002325 	.word	0x08002325
 8001850:	2000135c 	.word	0x2000135c

08001854 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b096      	sub	sp, #88	; 0x58
 8001858:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	2244      	movs	r2, #68	; 0x44
 8001860:	2100      	movs	r1, #0
 8001862:	4618      	mov	r0, r3
 8001864:	f00b fcf3 	bl	800d24e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001868:	463b      	mov	r3, r7
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	60da      	str	r2, [r3, #12]
 8001874:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001876:	f44f 7000 	mov.w	r0, #512	; 0x200
 800187a:	f004 fb13 	bl	8005ea4 <HAL_PWREx_ControlVoltageScaling>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001884:	f000 fdf0 	bl	8002468 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001888:	2302      	movs	r3, #2
 800188a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800188c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001890:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001892:	2310      	movs	r3, #16
 8001894:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001896:	2302      	movs	r3, #2
 8001898:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800189a:	2302      	movs	r3, #2
 800189c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800189e:	2301      	movs	r3, #1
 80018a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80018a2:	230a      	movs	r3, #10
 80018a4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80018a6:	2307      	movs	r3, #7
 80018a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018aa:	2302      	movs	r3, #2
 80018ac:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018ae:	2302      	movs	r3, #2
 80018b0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b2:	f107 0314 	add.w	r3, r7, #20
 80018b6:	4618      	mov	r0, r3
 80018b8:	f004 fb4a 	bl	8005f50 <HAL_RCC_OscConfig>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80018c2:	f000 fdd1 	bl	8002468 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c6:	230f      	movs	r3, #15
 80018c8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ca:	2303      	movs	r3, #3
 80018cc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018d6:	2300      	movs	r3, #0
 80018d8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80018da:	463b      	mov	r3, r7
 80018dc:	2104      	movs	r1, #4
 80018de:	4618      	mov	r0, r3
 80018e0:	f004 ff12 	bl	8006708 <HAL_RCC_ClockConfig>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80018ea:	f000 fdbd 	bl	8002468 <Error_Handler>
  }
}
 80018ee:	bf00      	nop
 80018f0:	3758      	adds	r7, #88	; 0x58
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b0a2      	sub	sp, #136	; 0x88
 80018fa:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018fc:	463b      	mov	r3, r7
 80018fe:	2288      	movs	r2, #136	; 0x88
 8001900:	2100      	movs	r1, #0
 8001902:	4618      	mov	r0, r3
 8001904:	f00b fca3 	bl	800d24e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001908:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800190c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800190e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001912:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001914:	2302      	movs	r3, #2
 8001916:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001918:	2301      	movs	r3, #1
 800191a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800191c:	2308      	movs	r3, #8
 800191e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001920:	2307      	movs	r3, #7
 8001922:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001924:	2302      	movs	r3, #2
 8001926:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001928:	2302      	movs	r3, #2
 800192a:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800192c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001930:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001932:	463b      	mov	r3, r7
 8001934:	4618      	mov	r0, r3
 8001936:	f005 f93d 	bl	8006bb4 <HAL_RCCEx_PeriphCLKConfig>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 8001940:	f000 fd92 	bl	8002468 <Error_Handler>
  }
}
 8001944:	bf00      	nop
 8001946:	3788      	adds	r7, #136	; 0x88
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	; 0x28
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001952:	f107 031c 	add.w	r3, r7, #28
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800195e:	1d3b      	adds	r3, r7, #4
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
 800196c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800196e:	4b2f      	ldr	r3, [pc, #188]	; (8001a2c <MX_ADC1_Init+0xe0>)
 8001970:	4a2f      	ldr	r2, [pc, #188]	; (8001a30 <MX_ADC1_Init+0xe4>)
 8001972:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001974:	4b2d      	ldr	r3, [pc, #180]	; (8001a2c <MX_ADC1_Init+0xe0>)
 8001976:	2200      	movs	r2, #0
 8001978:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800197a:	4b2c      	ldr	r3, [pc, #176]	; (8001a2c <MX_ADC1_Init+0xe0>)
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001980:	4b2a      	ldr	r3, [pc, #168]	; (8001a2c <MX_ADC1_Init+0xe0>)
 8001982:	2200      	movs	r2, #0
 8001984:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001986:	4b29      	ldr	r3, [pc, #164]	; (8001a2c <MX_ADC1_Init+0xe0>)
 8001988:	2200      	movs	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800198c:	4b27      	ldr	r3, [pc, #156]	; (8001a2c <MX_ADC1_Init+0xe0>)
 800198e:	2204      	movs	r2, #4
 8001990:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001992:	4b26      	ldr	r3, [pc, #152]	; (8001a2c <MX_ADC1_Init+0xe0>)
 8001994:	2200      	movs	r2, #0
 8001996:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001998:	4b24      	ldr	r3, [pc, #144]	; (8001a2c <MX_ADC1_Init+0xe0>)
 800199a:	2200      	movs	r2, #0
 800199c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800199e:	4b23      	ldr	r3, [pc, #140]	; (8001a2c <MX_ADC1_Init+0xe0>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019a4:	4b21      	ldr	r3, [pc, #132]	; (8001a2c <MX_ADC1_Init+0xe0>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019ac:	4b1f      	ldr	r3, [pc, #124]	; (8001a2c <MX_ADC1_Init+0xe0>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019b2:	4b1e      	ldr	r3, [pc, #120]	; (8001a2c <MX_ADC1_Init+0xe0>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019b8:	4b1c      	ldr	r3, [pc, #112]	; (8001a2c <MX_ADC1_Init+0xe0>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80019c0:	4b1a      	ldr	r3, [pc, #104]	; (8001a2c <MX_ADC1_Init+0xe0>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80019c6:	4b19      	ldr	r3, [pc, #100]	; (8001a2c <MX_ADC1_Init+0xe0>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019ce:	4817      	ldr	r0, [pc, #92]	; (8001a2c <MX_ADC1_Init+0xe0>)
 80019d0:	f001 fdb2 	bl	8003538 <HAL_ADC_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80019da:	f000 fd45 	bl	8002468 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80019de:	2300      	movs	r3, #0
 80019e0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80019e2:	f107 031c 	add.w	r3, r7, #28
 80019e6:	4619      	mov	r1, r3
 80019e8:	4810      	ldr	r0, [pc, #64]	; (8001a2c <MX_ADC1_Init+0xe0>)
 80019ea:	f002 fe83 	bl	80046f4 <HAL_ADCEx_MultiModeConfigChannel>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80019f4:	f000 fd38 	bl	8002468 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80019f8:	4b0e      	ldr	r3, [pc, #56]	; (8001a34 <MX_ADC1_Init+0xe8>)
 80019fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019fc:	2306      	movs	r3, #6
 80019fe:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001a04:	237f      	movs	r3, #127	; 0x7f
 8001a06:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a08:	2304      	movs	r3, #4
 8001a0a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	4619      	mov	r1, r3
 8001a14:	4805      	ldr	r0, [pc, #20]	; (8001a2c <MX_ADC1_Init+0xe0>)
 8001a16:	f002 f8b3 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001a20:	f000 fd22 	bl	8002468 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a24:	bf00      	nop
 8001a26:	3728      	adds	r7, #40	; 0x28
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000dfc 	.word	0x20000dfc
 8001a30:	50040000 	.word	0x50040000
 8001a34:	43210000 	.word	0x43210000

08001a38 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a3e:	463b      	mov	r3, r7
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	60da      	str	r2, [r3, #12]
 8001a4a:	611a      	str	r2, [r3, #16]
 8001a4c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001a4e:	4b29      	ldr	r3, [pc, #164]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a50:	4a29      	ldr	r2, [pc, #164]	; (8001af8 <MX_ADC2_Init+0xc0>)
 8001a52:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001a54:	4b27      	ldr	r3, [pc, #156]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001a5a:	4b26      	ldr	r3, [pc, #152]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a60:	4b24      	ldr	r3, [pc, #144]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a66:	4b23      	ldr	r3, [pc, #140]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a6c:	4b21      	ldr	r3, [pc, #132]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a6e:	2204      	movs	r2, #4
 8001a70:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001a72:	4b20      	ldr	r3, [pc, #128]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001a78:	4b1e      	ldr	r3, [pc, #120]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8001a7e:	4b1d      	ldr	r3, [pc, #116]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a80:	2201      	movs	r2, #1
 8001a82:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001a84:	4b1b      	ldr	r3, [pc, #108]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a8c:	4b19      	ldr	r3, [pc, #100]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a92:	4b18      	ldr	r3, [pc, #96]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001a98:	4b16      	ldr	r3, [pc, #88]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001aa0:	4b14      	ldr	r3, [pc, #80]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001aa6:	4b13      	ldr	r3, [pc, #76]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001aae:	4811      	ldr	r0, [pc, #68]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001ab0:	f001 fd42 	bl	8003538 <HAL_ADC_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8001aba:	f000 fcd5 	bl	8002468 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001abe:	4b0f      	ldr	r3, [pc, #60]	; (8001afc <MX_ADC2_Init+0xc4>)
 8001ac0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ac2:	2306      	movs	r3, #6
 8001ac4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001aca:	237f      	movs	r3, #127	; 0x7f
 8001acc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001ace:	2304      	movs	r3, #4
 8001ad0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001ad6:	463b      	mov	r3, r7
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4806      	ldr	r0, [pc, #24]	; (8001af4 <MX_ADC2_Init+0xbc>)
 8001adc:	f002 f850 	bl	8003b80 <HAL_ADC_ConfigChannel>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 8001ae6:	f000 fcbf 	bl	8002468 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001aea:	bf00      	nop
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000e60 	.word	0x20000e60
 8001af8:	50040100 	.word	0x50040100
 8001afc:	3ac04000 	.word	0x3ac04000

08001b00 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b04:	4b1b      	ldr	r3, [pc, #108]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b06:	4a1c      	ldr	r2, [pc, #112]	; (8001b78 <MX_I2C2_Init+0x78>)
 8001b08:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8001b0a:	4b1a      	ldr	r3, [pc, #104]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b0c:	4a1b      	ldr	r2, [pc, #108]	; (8001b7c <MX_I2C2_Init+0x7c>)
 8001b0e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001b10:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b16:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b1c:	4b15      	ldr	r3, [pc, #84]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001b22:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b28:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b2e:	4b11      	ldr	r3, [pc, #68]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b34:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b3a:	480e      	ldr	r0, [pc, #56]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b3c:	f003 fbbc 	bl	80052b8 <HAL_I2C_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001b46:	f000 fc8f 	bl	8002468 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	4809      	ldr	r0, [pc, #36]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b4e:	f004 f903 	bl	8005d58 <HAL_I2CEx_ConfigAnalogFilter>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001b58:	f000 fc86 	bl	8002468 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	4805      	ldr	r0, [pc, #20]	; (8001b74 <MX_I2C2_Init+0x74>)
 8001b60:	f004 f945 	bl	8005dee <HAL_I2CEx_ConfigDigitalFilter>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001b6a:	f000 fc7d 	bl	8002468 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000ec4 	.word	0x20000ec4
 8001b78:	40005800 	.word	0x40005800
 8001b7c:	10909cec 	.word	0x10909cec

08001b80 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001b84:	4b1b      	ldr	r3, [pc, #108]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001b86:	4a1c      	ldr	r2, [pc, #112]	; (8001bf8 <MX_I2C3_Init+0x78>)
 8001b88:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00702991;
 8001b8a:	4b1a      	ldr	r3, [pc, #104]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001b8c:	4a1b      	ldr	r2, [pc, #108]	; (8001bfc <MX_I2C3_Init+0x7c>)
 8001b8e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001b90:	4b18      	ldr	r3, [pc, #96]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b96:	4b17      	ldr	r3, [pc, #92]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b9c:	4b15      	ldr	r3, [pc, #84]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001ba2:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ba8:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bae:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001bba:	480e      	ldr	r0, [pc, #56]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001bbc:	f003 fb7c 	bl	80052b8 <HAL_I2C_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001bc6:	f000 fc4f 	bl	8002468 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4809      	ldr	r0, [pc, #36]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001bce:	f004 f8c3 	bl	8005d58 <HAL_I2CEx_ConfigAnalogFilter>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001bd8:	f000 fc46 	bl	8002468 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <MX_I2C3_Init+0x74>)
 8001be0:	f004 f905 	bl	8005dee <HAL_I2CEx_ConfigDigitalFilter>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001bea:	f000 fc3d 	bl	8002468 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000f18 	.word	0x20000f18
 8001bf8:	40005c00 	.word	0x40005c00
 8001bfc:	00702991 	.word	0x00702991

08001c00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b096      	sub	sp, #88	; 0x58
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c06:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]
 8001c10:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c12:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
 8001c1c:	609a      	str	r2, [r3, #8]
 8001c1e:	60da      	str	r2, [r3, #12]
 8001c20:	611a      	str	r2, [r3, #16]
 8001c22:	615a      	str	r2, [r3, #20]
 8001c24:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	222c      	movs	r2, #44	; 0x2c
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f00b fb0e 	bl	800d24e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c32:	4b3b      	ldr	r3, [pc, #236]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001c34:	4a3b      	ldr	r2, [pc, #236]	; (8001d24 <MX_TIM1_Init+0x124>)
 8001c36:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c38:	4b39      	ldr	r3, [pc, #228]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3e:	4b38      	ldr	r3, [pc, #224]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c44:	4b36      	ldr	r3, [pc, #216]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001c46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c4a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c4c:	4b34      	ldr	r3, [pc, #208]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c52:	4b33      	ldr	r3, [pc, #204]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c58:	4b31      	ldr	r3, [pc, #196]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c5e:	4830      	ldr	r0, [pc, #192]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001c60:	f005 fd36 	bl	80076d0 <HAL_TIM_PWM_Init>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001c6a:	f000 fbfd 	bl	8002468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c72:	2300      	movs	r3, #0
 8001c74:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c76:	2300      	movs	r3, #0
 8001c78:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c7a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4827      	ldr	r0, [pc, #156]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001c82:	f006 fbf5 	bl	8008470 <HAL_TIMEx_MasterConfigSynchronization>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001c8c:	f000 fbec 	bl	8002468 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c90:	2360      	movs	r3, #96	; 0x60
 8001c92:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001c94:	2300      	movs	r3, #0
 8001c96:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	481a      	ldr	r0, [pc, #104]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001cb6:	f005 fe69 	bl	800798c <HAL_TIM_PWM_ConfigChannel>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001cc0:	f000 fbd2 	bl	8002468 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cdc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001ce6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cf4:	1d3b      	adds	r3, r7, #4
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4809      	ldr	r0, [pc, #36]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001cfa:	f006 fc41 	bl	8008580 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001d04:	f000 fbb0 	bl	8002468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001d08:	2100      	movs	r1, #0
 8001d0a:	4805      	ldr	r0, [pc, #20]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001d0c:	f006 faf6 	bl	80082fc <HAL_TIMEx_PWMN_Start>
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d10:	4803      	ldr	r0, [pc, #12]	; (8001d20 <MX_TIM1_Init+0x120>)
 8001d12:	f000 fe07 	bl	8002924 <HAL_TIM_MspPostInit>

}
 8001d16:	bf00      	nop
 8001d18:	3758      	adds	r7, #88	; 0x58
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000f6c 	.word	0x20000f6c
 8001d24:	40012c00 	.word	0x40012c00

08001d28 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001d2c:	4b14      	ldr	r3, [pc, #80]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d2e:	4a15      	ldr	r2, [pc, #84]	; (8001d84 <MX_UART5_Init+0x5c>)
 8001d30:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001d32:	4b13      	ldr	r3, [pc, #76]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d34:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001d38:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001d3a:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001d46:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d4e:	220c      	movs	r2, #12
 8001d50:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d52:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d58:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d5e:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d64:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001d6a:	4805      	ldr	r0, [pc, #20]	; (8001d80 <MX_UART5_Init+0x58>)
 8001d6c:	f006 fcc9 	bl	8008702 <HAL_UART_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8001d76:	f000 fb77 	bl	8002468 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000fb8 	.word	0x20000fb8
 8001d84:	40005000 	.word	0x40005000

08001d88 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d8c:	4b14      	ldr	r3, [pc, #80]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001d8e:	4a15      	ldr	r2, [pc, #84]	; (8001de4 <MX_USART1_UART_Init+0x5c>)
 8001d90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d92:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001d94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d9a:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001da0:	4b0f      	ldr	r3, [pc, #60]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001da6:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dac:	4b0c      	ldr	r3, [pc, #48]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001dae:	220c      	movs	r2, #12
 8001db0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db2:	4b0b      	ldr	r3, [pc, #44]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001db8:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dbe:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dca:	4805      	ldr	r0, [pc, #20]	; (8001de0 <MX_USART1_UART_Init+0x58>)
 8001dcc:	f006 fc99 	bl	8008702 <HAL_UART_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001dd6:	f000 fb47 	bl	8002468 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20001040 	.word	0x20001040
 8001de4:	40013800 	.word	0x40013800

08001de8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001dec:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001dee:	4a15      	ldr	r2, [pc, #84]	; (8001e44 <MX_USART2_UART_Init+0x5c>)
 8001df0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001df2:	4b13      	ldr	r3, [pc, #76]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001df4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001df8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dfa:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e00:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e06:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001e0e:	220c      	movs	r2, #12
 8001e10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e12:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e18:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e1e:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e24:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e2a:	4805      	ldr	r0, [pc, #20]	; (8001e40 <MX_USART2_UART_Init+0x58>)
 8001e2c:	f006 fc69 	bl	8008702 <HAL_UART_Init>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e36:	f000 fb17 	bl	8002468 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	200010c8 	.word	0x200010c8
 8001e44:	40004400 	.word	0x40004400

08001e48 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e4c:	4b14      	ldr	r3, [pc, #80]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e4e:	4a15      	ldr	r2, [pc, #84]	; (8001ea4 <MX_USART3_UART_Init+0x5c>)
 8001e50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e52:	4b13      	ldr	r3, [pc, #76]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e58:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e5a:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e60:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e66:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e6e:	220c      	movs	r2, #12
 8001e70:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e72:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e78:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e7e:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e84:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e8a:	4805      	ldr	r0, [pc, #20]	; (8001ea0 <MX_USART3_UART_Init+0x58>)
 8001e8c:	f006 fc39 	bl	8008702 <HAL_UART_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001e96:	f000 fae7 	bl	8002468 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20001150 	.word	0x20001150
 8001ea4:	40004800 	.word	0x40004800

08001ea8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001eae:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <MX_DMA_Init+0x38>)
 8001eb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eb2:	4a0b      	ldr	r2, [pc, #44]	; (8001ee0 <MX_DMA_Init+0x38>)
 8001eb4:	f043 0302 	orr.w	r3, r3, #2
 8001eb8:	6493      	str	r3, [r2, #72]	; 0x48
 8001eba:	4b09      	ldr	r3, [pc, #36]	; (8001ee0 <MX_DMA_Init+0x38>)
 8001ebc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	607b      	str	r3, [r7, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2105      	movs	r1, #5
 8001eca:	2039      	movs	r0, #57	; 0x39
 8001ecc:	f002 fd7a 	bl	80049c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8001ed0:	2039      	movs	r0, #57	; 0x39
 8001ed2:	f002 fd93 	bl	80049fc <HAL_NVIC_EnableIRQ>

}
 8001ed6:	bf00      	nop
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b08a      	sub	sp, #40	; 0x28
 8001ee8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eea:	f107 0314 	add.w	r3, r7, #20
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	605a      	str	r2, [r3, #4]
 8001ef4:	609a      	str	r2, [r3, #8]
 8001ef6:	60da      	str	r2, [r3, #12]
 8001ef8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001efa:	4b50      	ldr	r3, [pc, #320]	; (800203c <MX_GPIO_Init+0x158>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001efe:	4a4f      	ldr	r2, [pc, #316]	; (800203c <MX_GPIO_Init+0x158>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f06:	4b4d      	ldr	r3, [pc, #308]	; (800203c <MX_GPIO_Init+0x158>)
 8001f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f0a:	f003 0304 	and.w	r3, r3, #4
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f12:	4b4a      	ldr	r3, [pc, #296]	; (800203c <MX_GPIO_Init+0x158>)
 8001f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f16:	4a49      	ldr	r2, [pc, #292]	; (800203c <MX_GPIO_Init+0x158>)
 8001f18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f1e:	4b47      	ldr	r3, [pc, #284]	; (800203c <MX_GPIO_Init+0x158>)
 8001f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f2a:	4b44      	ldr	r3, [pc, #272]	; (800203c <MX_GPIO_Init+0x158>)
 8001f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2e:	4a43      	ldr	r2, [pc, #268]	; (800203c <MX_GPIO_Init+0x158>)
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f36:	4b41      	ldr	r3, [pc, #260]	; (800203c <MX_GPIO_Init+0x158>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	60bb      	str	r3, [r7, #8]
 8001f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f42:	4b3e      	ldr	r3, [pc, #248]	; (800203c <MX_GPIO_Init+0x158>)
 8001f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f46:	4a3d      	ldr	r2, [pc, #244]	; (800203c <MX_GPIO_Init+0x158>)
 8001f48:	f043 0302 	orr.w	r3, r3, #2
 8001f4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f4e:	4b3b      	ldr	r3, [pc, #236]	; (800203c <MX_GPIO_Init+0x158>)
 8001f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f5a:	4b38      	ldr	r3, [pc, #224]	; (800203c <MX_GPIO_Init+0x158>)
 8001f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f5e:	4a37      	ldr	r2, [pc, #220]	; (800203c <MX_GPIO_Init+0x158>)
 8001f60:	f043 0308 	orr.w	r3, r3, #8
 8001f64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f66:	4b35      	ldr	r3, [pc, #212]	; (800203c <MX_GPIO_Init+0x158>)
 8001f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f6a:	f003 0308 	and.w	r3, r3, #8
 8001f6e:	603b      	str	r3, [r7, #0]
 8001f70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BAT_FULL_GPIO_Port, BAT_FULL_Pin, GPIO_PIN_RESET);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2104      	movs	r1, #4
 8001f76:	4832      	ldr	r0, [pc, #200]	; (8002040 <MX_GPIO_Init+0x15c>)
 8001f78:	f003 f96e 	bl	8005258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_12|BAT_LOW_Pin, GPIO_PIN_RESET);
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f249 0120 	movw	r1, #36896	; 0x9020
 8001f82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f86:	f003 f967 	bl	8005258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOOST_ENABLE_GPIO_Port, BOOST_ENABLE_Pin, GPIO_PIN_RESET);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f90:	482c      	ldr	r0, [pc, #176]	; (8002044 <MX_GPIO_Init+0x160>)
 8001f92:	f003 f961 	bl	8005258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f9c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001fa6:	f107 0314 	add.w	r3, r7, #20
 8001faa:	4619      	mov	r1, r3
 8001fac:	4824      	ldr	r0, [pc, #144]	; (8002040 <MX_GPIO_Init+0x15c>)
 8001fae:	f002 ffa9 	bl	8004f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : BAT_FULL_Pin */
  GPIO_InitStruct.Pin = BAT_FULL_Pin;
 8001fb2:	2304      	movs	r3, #4
 8001fb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BAT_FULL_GPIO_Port, &GPIO_InitStruct);
 8001fc2:	f107 0314 	add.w	r3, r7, #20
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	481d      	ldr	r0, [pc, #116]	; (8002040 <MX_GPIO_Init+0x15c>)
 8001fca:	f002 ff9b 	bl	8004f04 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA12 BAT_LOW_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_12|BAT_LOW_Pin;
 8001fce:	f249 0320 	movw	r3, #36896	; 0x9020
 8001fd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fea:	f002 ff8b 	bl	8004f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : GAS_D_Pin */
  GPIO_InitStruct.Pin = GAS_D_Pin;
 8001fee:	2304      	movs	r3, #4
 8001ff0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GAS_D_GPIO_Port, &GPIO_InitStruct);
 8001ffa:	f107 0314 	add.w	r3, r7, #20
 8001ffe:	4619      	mov	r1, r3
 8002000:	4810      	ldr	r0, [pc, #64]	; (8002044 <MX_GPIO_Init+0x160>)
 8002002:	f002 ff7f 	bl	8004f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOST_ENABLE_Pin */
  GPIO_InitStruct.Pin = BOOST_ENABLE_Pin;
 8002006:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800200a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800200c:	2301      	movs	r3, #1
 800200e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002014:	2300      	movs	r3, #0
 8002016:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BOOST_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002018:	f107 0314 	add.w	r3, r7, #20
 800201c:	4619      	mov	r1, r3
 800201e:	4809      	ldr	r0, [pc, #36]	; (8002044 <MX_GPIO_Init+0x160>)
 8002020:	f002 ff70 	bl	8004f04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002024:	2200      	movs	r2, #0
 8002026:	2105      	movs	r1, #5
 8002028:	2028      	movs	r0, #40	; 0x28
 800202a:	f002 fccb 	bl	80049c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800202e:	2028      	movs	r0, #40	; 0x28
 8002030:	f002 fce4 	bl	80049fc <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002034:	bf00      	nop
 8002036:	3728      	adds	r7, #40	; 0x28
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	40021000 	.word	0x40021000
 8002040:	48000800 	.word	0x48000800
 8002044:	48000400 	.word	0x48000400

08002048 <measurements_task>:

/* USER CODE BEGIN 4 */
	void measurements_task(void *pvParameters){
 8002048:	b580      	push	{r7, lr}
 800204a:	ed2d 8b02 	vpush	{d8}
 800204e:	b09c      	sub	sp, #112	; 0x70
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
		while(1)
		{
			shtc3_perform_measurements(&hi2c2, &temp, &hum);
 8002054:	4a86      	ldr	r2, [pc, #536]	; (8002270 <measurements_task+0x228>)
 8002056:	4987      	ldr	r1, [pc, #540]	; (8002274 <measurements_task+0x22c>)
 8002058:	4887      	ldr	r0, [pc, #540]	; (8002278 <measurements_task+0x230>)
 800205a:	f000 fae3 	bl	8002624 <shtc3_perform_measurements>

			//MPU6050_Read_All(&hi2c3, &imuData);

			Usr_GpsL86GetValues(&gpsData);
 800205e:	4887      	ldr	r0, [pc, #540]	; (800227c <measurements_task+0x234>)
 8002060:	f7ff f978 	bl	8001354 <Usr_GpsL86GetValues>
			//begin(&hadc1);

			measuredData.lpg = readLPG(&hadc1);
 8002064:	4886      	ldr	r0, [pc, #536]	; (8002280 <measurements_task+0x238>)
 8002066:	f7fe ffd7 	bl	8001018 <readLPG>
 800206a:	eef0 7a40 	vmov.f32	s15, s0
 800206e:	4b85      	ldr	r3, [pc, #532]	; (8002284 <measurements_task+0x23c>)
 8002070:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			measuredData.smoke = readSmoke(&hadc1);
 8002074:	4882      	ldr	r0, [pc, #520]	; (8002280 <measurements_task+0x238>)
 8002076:	f7ff f81b 	bl	80010b0 <readSmoke>
 800207a:	eef0 7a40 	vmov.f32	s15, s0
 800207e:	4b81      	ldr	r3, [pc, #516]	; (8002284 <measurements_task+0x23c>)
 8002080:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			measuredData.co = readCO(&hadc1);
 8002084:	487e      	ldr	r0, [pc, #504]	; (8002280 <measurements_task+0x238>)
 8002086:	f7fe ffed 	bl	8001064 <readCO>
 800208a:	eef0 7a40 	vmov.f32	s15, s0
 800208e:	4b7d      	ldr	r3, [pc, #500]	; (8002284 <measurements_task+0x23c>)
 8002090:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			measuredData.humidity = hum;
 8002094:	4b76      	ldr	r3, [pc, #472]	; (8002270 <measurements_task+0x228>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a7a      	ldr	r2, [pc, #488]	; (8002284 <measurements_task+0x23c>)
 800209a:	6053      	str	r3, [r2, #4]
			measuredData.temperature = temp;
 800209c:	4b75      	ldr	r3, [pc, #468]	; (8002274 <measurements_task+0x22c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a78      	ldr	r2, [pc, #480]	; (8002284 <measurements_task+0x23c>)
 80020a2:	6013      	str	r3, [r2, #0]
			measuredData.accelX = imuData.Ax;
 80020a4:	4b78      	ldr	r3, [pc, #480]	; (8002288 <measurements_task+0x240>)
 80020a6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80020aa:	4976      	ldr	r1, [pc, #472]	; (8002284 <measurements_task+0x23c>)
 80020ac:	e9c1 2306 	strd	r2, r3, [r1, #24]
			measuredData.accelY = imuData.Ay;
 80020b0:	4b75      	ldr	r3, [pc, #468]	; (8002288 <measurements_task+0x240>)
 80020b2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80020b6:	4973      	ldr	r1, [pc, #460]	; (8002284 <measurements_task+0x23c>)
 80020b8:	e9c1 2308 	strd	r2, r3, [r1, #32]
			measuredData.accelZ = imuData.Az;
 80020bc:	4b72      	ldr	r3, [pc, #456]	; (8002288 <measurements_task+0x240>)
 80020be:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80020c2:	4970      	ldr	r1, [pc, #448]	; (8002284 <measurements_task+0x23c>)
 80020c4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			measuredData.latitude = gpsData.lat;
 80020c8:	4b6c      	ldr	r3, [pc, #432]	; (800227c <measurements_task+0x234>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a6d      	ldr	r2, [pc, #436]	; (8002284 <measurements_task+0x23c>)
 80020ce:	6093      	str	r3, [r2, #8]
			measuredData.longitude = gpsData.lon;
 80020d0:	4b6a      	ldr	r3, [pc, #424]	; (800227c <measurements_task+0x234>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	4a6b      	ldr	r2, [pc, #428]	; (8002284 <measurements_task+0x23c>)
 80020d6:	60d3      	str	r3, [r2, #12]
			measuredData.altitude = gpsData.altitudeInMeter;
 80020d8:	4b68      	ldr	r3, [pc, #416]	; (800227c <measurements_task+0x234>)
 80020da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020dc:	4a69      	ldr	r2, [pc, #420]	; (8002284 <measurements_task+0x23c>)
 80020de:	6113      	str	r3, [r2, #16]
			measuredData.time = gpsData.fixedTime;
 80020e0:	4b66      	ldr	r3, [pc, #408]	; (800227c <measurements_task+0x234>)
 80020e2:	691b      	ldr	r3, [r3, #16]
 80020e4:	4a67      	ldr	r2, [pc, #412]	; (8002284 <measurements_task+0x23c>)
 80020e6:	6153      	str	r3, [r2, #20]
			accx = measuredData.accelZ;
 80020e8:	4b66      	ldr	r3, [pc, #408]	; (8002284 <measurements_task+0x23c>)
 80020ea:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80020ee:	4610      	mov	r0, r2
 80020f0:	4619      	mov	r1, r3
 80020f2:	f7fe fd79 	bl	8000be8 <__aeabi_d2f>
 80020f6:	4603      	mov	r3, r0
 80020f8:	4a64      	ldr	r2, [pc, #400]	; (800228c <measurements_task+0x244>)
 80020fa:	6013      	str	r3, [r2, #0]
			/*HAL_ADC_Start(&hadc2);
			HAL_ADC_PollForConversion(&hadc2, 100);
			measuredData.batStatus = (HAL_ADC_GetValue(&hadc2)*batMaxVoltage)/4095;
			HAL_ADC_Stop(&hadc2);*/

			accel = sqrt(square(imuData.Ax) + square(imuData.Ay) + square(imuData.Az));
 80020fc:	4b62      	ldr	r3, [pc, #392]	; (8002288 <measurements_task+0x240>)
 80020fe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002102:	4610      	mov	r0, r2
 8002104:	4619      	mov	r1, r3
 8002106:	f7fe fd6f 	bl	8000be8 <__aeabi_d2f>
 800210a:	4603      	mov	r3, r0
 800210c:	ee00 3a10 	vmov	s0, r3
 8002110:	f000 f988 	bl	8002424 <square>
 8002114:	eeb0 8a40 	vmov.f32	s16, s0
 8002118:	4b5b      	ldr	r3, [pc, #364]	; (8002288 <measurements_task+0x240>)
 800211a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800211e:	4610      	mov	r0, r2
 8002120:	4619      	mov	r1, r3
 8002122:	f7fe fd61 	bl	8000be8 <__aeabi_d2f>
 8002126:	4603      	mov	r3, r0
 8002128:	ee00 3a10 	vmov	s0, r3
 800212c:	f000 f97a 	bl	8002424 <square>
 8002130:	eef0 7a40 	vmov.f32	s15, s0
 8002134:	ee38 8a27 	vadd.f32	s16, s16, s15
 8002138:	4b53      	ldr	r3, [pc, #332]	; (8002288 <measurements_task+0x240>)
 800213a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800213e:	4610      	mov	r0, r2
 8002140:	4619      	mov	r1, r3
 8002142:	f7fe fd51 	bl	8000be8 <__aeabi_d2f>
 8002146:	4603      	mov	r3, r0
 8002148:	ee00 3a10 	vmov	s0, r3
 800214c:	f000 f96a 	bl	8002424 <square>
 8002150:	eef0 7a40 	vmov.f32	s15, s0
 8002154:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002158:	ee17 0a90 	vmov	r0, s15
 800215c:	f7fe f9f4 	bl	8000548 <__aeabi_f2d>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	ec43 2b10 	vmov	d0, r2, r3
 8002168:	f00f f9d4 	bl	8011514 <sqrt>
 800216c:	ec53 2b10 	vmov	r2, r3, d0
 8002170:	4610      	mov	r0, r2
 8002172:	4619      	mov	r1, r3
 8002174:	f7fe fd38 	bl	8000be8 <__aeabi_d2f>
 8002178:	4603      	mov	r3, r0
 800217a:	4a45      	ldr	r2, [pc, #276]	; (8002290 <measurements_task+0x248>)
 800217c:	6013      	str	r3, [r2, #0]
			if (accel >= 2.0){
 800217e:	4b44      	ldr	r3, [pc, #272]	; (8002290 <measurements_task+0x248>)
 8002180:	edd3 7a00 	vldr	s15, [r3]
 8002184:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002188:	eef4 7ac7 	vcmpe.f32	s15, s14
 800218c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002190:	db12      	blt.n	80021b8 <measurements_task+0x170>
				char buffer[100];
				sprintf(buffer, "HIT DETECTED \n");
 8002192:	f107 0308 	add.w	r3, r7, #8
 8002196:	493f      	ldr	r1, [pc, #252]	; (8002294 <measurements_task+0x24c>)
 8002198:	4618      	mov	r0, r3
 800219a:	f00a ffc7 	bl	800d12c <siprintf>
				HAL_UART_Transmit(&huart3,(uint8_t*)buffer, strlen(buffer), 50);
 800219e:	f107 0308 	add.w	r3, r7, #8
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7fe f864 	bl	8000270 <strlen>
 80021a8:	4603      	mov	r3, r0
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	f107 0108 	add.w	r1, r7, #8
 80021b0:	2332      	movs	r3, #50	; 0x32
 80021b2:	4839      	ldr	r0, [pc, #228]	; (8002298 <measurements_task+0x250>)
 80021b4:	f006 faf3 	bl	800879e <HAL_UART_Transmit>
			}

			if (measuredData.batStatus <= voltageThreshold){
 80021b8:	4b32      	ldr	r3, [pc, #200]	; (8002284 <measurements_task+0x23c>)
 80021ba:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80021be:	4b37      	ldr	r3, [pc, #220]	; (800229c <measurements_task+0x254>)
 80021c0:	edd3 7a00 	vldr	s15, [r3]
 80021c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021cc:	d812      	bhi.n	80021f4 <measurements_task+0x1ac>
				char buffer[100];
				sprintf(buffer,"10 \n");
 80021ce:	f107 0308 	add.w	r3, r7, #8
 80021d2:	4933      	ldr	r1, [pc, #204]	; (80022a0 <measurements_task+0x258>)
 80021d4:	4618      	mov	r0, r3
 80021d6:	f00a ffa9 	bl	800d12c <siprintf>
				HAL_UART_Transmit(&huart1,(uint8_t*)buffer,strlen(buffer), 50);
 80021da:	f107 0308 	add.w	r3, r7, #8
 80021de:	4618      	mov	r0, r3
 80021e0:	f7fe f846 	bl	8000270 <strlen>
 80021e4:	4603      	mov	r3, r0
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	f107 0108 	add.w	r1, r7, #8
 80021ec:	2332      	movs	r3, #50	; 0x32
 80021ee:	482d      	ldr	r0, [pc, #180]	; (80022a4 <measurements_task+0x25c>)
 80021f0:	f006 fad5 	bl	800879e <HAL_UART_Transmit>
			}

			if (measuredData.batStatus >= batMaxVoltage){
 80021f4:	4b23      	ldr	r3, [pc, #140]	; (8002284 <measurements_task+0x23c>)
 80021f6:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80021fa:	4b2b      	ldr	r3, [pc, #172]	; (80022a8 <measurements_task+0x260>)
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002208:	db12      	blt.n	8002230 <measurements_task+0x1e8>
				char buffer[100];
				sprintf(buffer,"20 \n");
 800220a:	f107 0308 	add.w	r3, r7, #8
 800220e:	4927      	ldr	r1, [pc, #156]	; (80022ac <measurements_task+0x264>)
 8002210:	4618      	mov	r0, r3
 8002212:	f00a ff8b 	bl	800d12c <siprintf>
				HAL_UART_Transmit(&huart1,(uint8_t*)buffer,strlen(buffer), 50);
 8002216:	f107 0308 	add.w	r3, r7, #8
 800221a:	4618      	mov	r0, r3
 800221c:	f7fe f828 	bl	8000270 <strlen>
 8002220:	4603      	mov	r3, r0
 8002222:	b29a      	uxth	r2, r3
 8002224:	f107 0108 	add.w	r1, r7, #8
 8002228:	2332      	movs	r3, #50	; 0x32
 800222a:	481e      	ldr	r0, [pc, #120]	; (80022a4 <measurements_task+0x25c>)
 800222c:	f006 fab7 	bl	800879e <HAL_UART_Transmit>
			}

			unsigned long currentTime =  xTaskGetTickCount();
 8002230:	f008 fea4 	bl	800af7c <xTaskGetTickCount>
 8002234:	66f8      	str	r0, [r7, #108]	; 0x6c

			if( currentTime - lastSendTime >= sendInterval){
 8002236:	4b1e      	ldr	r3, [pc, #120]	; (80022b0 <measurements_task+0x268>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800223c:	1ad2      	subs	r2, r2, r3
 800223e:	4b1d      	ldr	r3, [pc, #116]	; (80022b4 <measurements_task+0x26c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	429a      	cmp	r2, r3
 8002244:	d30a      	bcc.n	800225c <measurements_task+0x214>
			xQueueSend(Queue_Handler,&measuredData,portMAX_DELAY);
 8002246:	4b1c      	ldr	r3, [pc, #112]	; (80022b8 <measurements_task+0x270>)
 8002248:	6818      	ldr	r0, [r3, #0]
 800224a:	2300      	movs	r3, #0
 800224c:	f04f 32ff 	mov.w	r2, #4294967295
 8002250:	490c      	ldr	r1, [pc, #48]	; (8002284 <measurements_task+0x23c>)
 8002252:	f007 fef9 	bl	800a048 <xQueueGenericSend>
			lastSendTime = currentTime;
 8002256:	4a16      	ldr	r2, [pc, #88]	; (80022b0 <measurements_task+0x268>)
 8002258:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800225a:	6013      	str	r3, [r2, #0]
			}
			watermark = uxTaskGetStackHighWaterMark(NULL);
 800225c:	2000      	movs	r0, #0
 800225e:	f009 f963 	bl	800b528 <uxTaskGetStackHighWaterMark>
 8002262:	4603      	mov	r3, r0
 8002264:	4a15      	ldr	r2, [pc, #84]	; (80022bc <measurements_task+0x274>)
 8002266:	6013      	str	r3, [r2, #0]
			vTaskDelay(pdMS_TO_TICKS(20));
 8002268:	2014      	movs	r0, #20
 800226a:	f008 fd3f 	bl	800acec <vTaskDelay>
		{
 800226e:	e6f1      	b.n	8002054 <measurements_task+0xc>
 8002270:	20001224 	.word	0x20001224
 8002274:	20001220 	.word	0x20001220
 8002278:	20000ec4 	.word	0x20000ec4
 800227c:	20001310 	.word	0x20001310
 8002280:	20000dfc 	.word	0x20000dfc
 8002284:	20001268 	.word	0x20001268
 8002288:	200012b8 	.word	0x200012b8
 800228c:	20001340 	.word	0x20001340
 8002290:	20001348 	.word	0x20001348
 8002294:	08012704 	.word	0x08012704
 8002298:	20001150 	.word	0x20001150
 800229c:	2000002c 	.word	0x2000002c
 80022a0:	08012714 	.word	0x08012714
 80022a4:	20001040 	.word	0x20001040
 80022a8:	20000028 	.word	0x20000028
 80022ac:	0801271c 	.word	0x0801271c
 80022b0:	20001344 	.word	0x20001344
 80022b4:	20000030 	.word	0x20000030
 80022b8:	20001358 	.word	0x20001358
 80022bc:	200012b0 	.word	0x200012b0

080022c0 <sender_task>:
		}
	}

	void sender_task(void *pvParameters){
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b09c      	sub	sp, #112	; 0x70
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]

		while(1){
			if(xQueueReceive(Queue_Handler, &sendData, portMAX_DELAY) == pdPASS){
 80022c8:	4b12      	ldr	r3, [pc, #72]	; (8002314 <sender_task+0x54>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f04f 32ff 	mov.w	r2, #4294967295
 80022d0:	4911      	ldr	r1, [pc, #68]	; (8002318 <sender_task+0x58>)
 80022d2:	4618      	mov	r0, r3
 80022d4:	f008 f844 	bl	800a360 <xQueueReceive>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d115      	bne.n	800230a <sender_task+0x4a>
				char buffer[100];
				sprintf(buffer,"%d %d \n", sendData.humidity, sendData.temperature);
 80022de:	4b0e      	ldr	r3, [pc, #56]	; (8002318 <sender_task+0x58>)
 80022e0:	685a      	ldr	r2, [r3, #4]
 80022e2:	4b0d      	ldr	r3, [pc, #52]	; (8002318 <sender_task+0x58>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f107 000c 	add.w	r0, r7, #12
 80022ea:	490c      	ldr	r1, [pc, #48]	; (800231c <sender_task+0x5c>)
 80022ec:	f00a ff1e 	bl	800d12c <siprintf>
				//xSemaphoreTake(AlarmMutex_Handler,portMAX_DELAY);
				HAL_UART_Transmit(&huart3,(uint8_t*)buffer, strlen(buffer), 50);
 80022f0:	f107 030c 	add.w	r3, r7, #12
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fd ffbb 	bl	8000270 <strlen>
 80022fa:	4603      	mov	r3, r0
 80022fc:	b29a      	uxth	r2, r3
 80022fe:	f107 010c 	add.w	r1, r7, #12
 8002302:	2332      	movs	r3, #50	; 0x32
 8002304:	4806      	ldr	r0, [pc, #24]	; (8002320 <sender_task+0x60>)
 8002306:	f006 fa4a 	bl	800879e <HAL_UART_Transmit>
				//xSemaphoreGive(AlarmMutex_Handler);
			}
			vTaskDelay(pdMS_TO_TICKS(20));
 800230a:	2014      	movs	r0, #20
 800230c:	f008 fcee 	bl	800acec <vTaskDelay>
			if(xQueueReceive(Queue_Handler, &sendData, portMAX_DELAY) == pdPASS){
 8002310:	e7da      	b.n	80022c8 <sender_task+0x8>
 8002312:	bf00      	nop
 8002314:	20001358 	.word	0x20001358
 8002318:	20001228 	.word	0x20001228
 800231c:	08012724 	.word	0x08012724
 8002320:	20001150 	.word	0x20001150

08002324 <LED_task>:
		}
	}


	void LED_task(void *pvParameters){
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]

		while(1){
			if(xSemaphoreTake(PWM_Sem_Handler,portMAX_DELAY) == pdTRUE){
 800232c:	4b24      	ldr	r3, [pc, #144]	; (80023c0 <LED_task+0x9c>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f04f 31ff 	mov.w	r1, #4294967295
 8002334:	4618      	mov	r0, r3
 8002336:	f008 f8f3 	bl	800a520 <xQueueSemaphoreTake>
 800233a:	4603      	mov	r3, r0
 800233c:	2b01      	cmp	r3, #1
 800233e:	d1f5      	bne.n	800232c <LED_task+0x8>

			    	if(duty_cycle < 0.5){
 8002340:	4b20      	ldr	r3, [pc, #128]	; (80023c4 <LED_task+0xa0>)
 8002342:	edd3 7a00 	vldr	s15, [r3]
 8002346:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800234a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800234e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002352:	d51a      	bpl.n	800238a <LED_task+0x66>
			    		duty_cycle = 0.5;
 8002354:	4b1b      	ldr	r3, [pc, #108]	; (80023c4 <LED_task+0xa0>)
 8002356:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800235a:	601a      	str	r2, [r3, #0]
			    		cmp_reg = duty_cycle * htim1.Init.Period;
 800235c:	4b1a      	ldr	r3, [pc, #104]	; (80023c8 <LED_task+0xa4>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	ee07 3a90 	vmov	s15, r3
 8002364:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002368:	4b16      	ldr	r3, [pc, #88]	; (80023c4 <LED_task+0xa0>)
 800236a:	edd3 7a00 	vldr	s15, [r3]
 800236e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002372:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002376:	ee17 2a90 	vmov	r2, s15
 800237a:	4b14      	ldr	r3, [pc, #80]	; (80023cc <LED_task+0xa8>)
 800237c:	601a      	str	r2, [r3, #0]
			    		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,cmp_reg);
 800237e:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <LED_task+0xa4>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a12      	ldr	r2, [pc, #72]	; (80023cc <LED_task+0xa8>)
 8002384:	6812      	ldr	r2, [r2, #0]
 8002386:	635a      	str	r2, [r3, #52]	; 0x34
 8002388:	e7d0      	b.n	800232c <LED_task+0x8>
			    	}else{
			    		duty_cycle = 0;
 800238a:	4b0e      	ldr	r3, [pc, #56]	; (80023c4 <LED_task+0xa0>)
 800238c:	f04f 0200 	mov.w	r2, #0
 8002390:	601a      	str	r2, [r3, #0]
			    		cmp_reg = duty_cycle * htim1.Init.Period;
 8002392:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <LED_task+0xa4>)
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	ee07 3a90 	vmov	s15, r3
 800239a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800239e:	4b09      	ldr	r3, [pc, #36]	; (80023c4 <LED_task+0xa0>)
 80023a0:	edd3 7a00 	vldr	s15, [r3]
 80023a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023ac:	ee17 2a90 	vmov	r2, s15
 80023b0:	4b06      	ldr	r3, [pc, #24]	; (80023cc <LED_task+0xa8>)
 80023b2:	601a      	str	r2, [r3, #0]
			    		__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,cmp_reg);
 80023b4:	4b04      	ldr	r3, [pc, #16]	; (80023c8 <LED_task+0xa4>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a04      	ldr	r2, [pc, #16]	; (80023cc <LED_task+0xa8>)
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	635a      	str	r2, [r3, #52]	; 0x34
			if(xSemaphoreTake(PWM_Sem_Handler,portMAX_DELAY) == pdTRUE){
 80023be:	e7b5      	b.n	800232c <LED_task+0x8>
 80023c0:	2000135c 	.word	0x2000135c
 80023c4:	200012a8 	.word	0x200012a8
 80023c8:	20000f6c 	.word	0x20000f6c
 80023cc:	200012ac 	.word	0x200012ac

080023d0 <HAL_GPIO_EXTI_Callback>:
			    	}
		}
	}
	}

	void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	80fb      	strh	r3, [r7, #6]
		if(GPIO_Pin == B1_Pin){
 80023da:	88fb      	ldrh	r3, [r7, #6]
 80023dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023e0:	d117      	bne.n	8002412 <HAL_GPIO_EXTI_Callback+0x42>
		  BaseType_t task_woken = pdFALSE;
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
		  xSemaphoreGiveFromISR(PWM_Sem_Handler,&task_woken);
 80023e6:	4b0d      	ldr	r3, [pc, #52]	; (800241c <HAL_GPIO_EXTI_Callback+0x4c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f107 020c 	add.w	r2, r7, #12
 80023ee:	4611      	mov	r1, r2
 80023f0:	4618      	mov	r0, r3
 80023f2:	f007 ff27 	bl	800a244 <xQueueGiveFromISR>

		  if(task_woken){
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00a      	beq.n	8002412 <HAL_GPIO_EXTI_Callback+0x42>
			  portYIELD_FROM_ISR(task_woken);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d007      	beq.n	8002412 <HAL_GPIO_EXTI_Callback+0x42>
 8002402:	4b07      	ldr	r3, [pc, #28]	; (8002420 <HAL_GPIO_EXTI_Callback+0x50>)
 8002404:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	f3bf 8f4f 	dsb	sy
 800240e:	f3bf 8f6f 	isb	sy

		  }
		}
	  }
 8002412:	bf00      	nop
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	2000135c 	.word	0x2000135c
 8002420:	e000ed04 	.word	0xe000ed04

08002424 <square>:

	/* ------- HELPING FUNCTIONS ------- */
	float square(float number){
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	ed87 0a01 	vstr	s0, [r7, #4]
		return number*number;
 800242e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002432:	ee67 7aa7 	vmul.f32	s15, s15, s15
	}
 8002436:	eeb0 0a67 	vmov.f32	s0, s15
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a04      	ldr	r2, [pc, #16]	; (8002464 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d101      	bne.n	800245a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002456:	f000 fdf9 	bl	800304c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */


  /* USER CODE END Callback 1 */
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40001000 	.word	0x40001000

08002468 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800246c:	b672      	cpsid	i
}
 800246e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002470:	e7fe      	b.n	8002470 <Error_Handler+0x8>

08002472 <checkCRC>:
  return res == HAL_OK;
}


static uint32_t checkCRC(uint16_t value, uint8_t expected)
{
 8002472:	b480      	push	{r7}
 8002474:	b085      	sub	sp, #20
 8002476:	af00      	add	r7, sp, #0
 8002478:	4603      	mov	r3, r0
 800247a:	460a      	mov	r2, r1
 800247c:	80fb      	strh	r3, [r7, #6]
 800247e:	4613      	mov	r3, r2
 8002480:	717b      	strb	r3, [r7, #5]
	uint8_t data[2] = {value >> 8, value & 0xFF};
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	0a1b      	lsrs	r3, r3, #8
 8002486:	b29b      	uxth	r3, r3
 8002488:	b2db      	uxtb	r3, r3
 800248a:	723b      	strb	r3, [r7, #8]
 800248c:	88fb      	ldrh	r3, [r7, #6]
 800248e:	b2db      	uxtb	r3, r3
 8002490:	727b      	strb	r3, [r7, #9]
	uint8_t crc = 0xFF;
 8002492:	23ff      	movs	r3, #255	; 0xff
 8002494:	73fb      	strb	r3, [r7, #15]
	uint8_t poly = 0x31;
 8002496:	2331      	movs	r3, #49	; 0x31
 8002498:	733b      	strb	r3, [r7, #12]

	for (uint8_t indi = 0; indi < 2; indi++) {
 800249a:	2300      	movs	r3, #0
 800249c:	73bb      	strb	r3, [r7, #14]
 800249e:	e023      	b.n	80024e8 <checkCRC+0x76>
		crc ^= data[indi];
 80024a0:	7bbb      	ldrb	r3, [r7, #14]
 80024a2:	3310      	adds	r3, #16
 80024a4:	443b      	add	r3, r7
 80024a6:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80024aa:	7bfb      	ldrb	r3, [r7, #15]
 80024ac:	4053      	eors	r3, r2
 80024ae:	73fb      	strb	r3, [r7, #15]
		for (uint8_t indj = 0; indj < 8; indj++) {
 80024b0:	2300      	movs	r3, #0
 80024b2:	737b      	strb	r3, [r7, #13]
 80024b4:	e012      	b.n	80024dc <checkCRC+0x6a>
			if (crc & 0x80) {
 80024b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	da08      	bge.n	80024d0 <checkCRC+0x5e>
				crc = (uint8_t)((crc << 1) ^ poly);
 80024be:	7bfb      	ldrb	r3, [r7, #15]
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	b25a      	sxtb	r2, r3
 80024c4:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80024c8:	4053      	eors	r3, r2
 80024ca:	b25b      	sxtb	r3, r3
 80024cc:	73fb      	strb	r3, [r7, #15]
 80024ce:	e002      	b.n	80024d6 <checkCRC+0x64>
			} else {
				crc <<= 1;
 80024d0:	7bfb      	ldrb	r3, [r7, #15]
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	73fb      	strb	r3, [r7, #15]
		for (uint8_t indj = 0; indj < 8; indj++) {
 80024d6:	7b7b      	ldrb	r3, [r7, #13]
 80024d8:	3301      	adds	r3, #1
 80024da:	737b      	strb	r3, [r7, #13]
 80024dc:	7b7b      	ldrb	r3, [r7, #13]
 80024de:	2b07      	cmp	r3, #7
 80024e0:	d9e9      	bls.n	80024b6 <checkCRC+0x44>
	for (uint8_t indi = 0; indi < 2; indi++) {
 80024e2:	7bbb      	ldrb	r3, [r7, #14]
 80024e4:	3301      	adds	r3, #1
 80024e6:	73bb      	strb	r3, [r7, #14]
 80024e8:	7bbb      	ldrb	r3, [r7, #14]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d9d8      	bls.n	80024a0 <checkCRC+0x2e>
			}
		}
	}

	if (expected ^ crc)	{
 80024ee:	797a      	ldrb	r2, [r7, #5]
 80024f0:	7bfb      	ldrb	r3, [r7, #15]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d001      	beq.n	80024fa <checkCRC+0x88>
    return 0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	e000      	b.n	80024fc <checkCRC+0x8a>
	}
  return 1;
 80024fa:	2301      	movs	r3, #1
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <_read_values>:

static uint32_t _read_values(uint8_t* data, int32_t* out_temp, int32_t* out_hum)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
  // Check CRC
  uint32_t raw_hum = data[0] << 8 | data[1];
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	021b      	lsls	r3, r3, #8
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	3201      	adds	r2, #1
 800251e:	7812      	ldrb	r2, [r2, #0]
 8002520:	4313      	orrs	r3, r2
 8002522:	617b      	str	r3, [r7, #20]
  uint32_t raw_temp = data[3] << 8 | data[4];
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	3303      	adds	r3, #3
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	021b      	lsls	r3, r3, #8
 800252c:	68fa      	ldr	r2, [r7, #12]
 800252e:	3204      	adds	r2, #4
 8002530:	7812      	ldrb	r2, [r2, #0]
 8002532:	4313      	orrs	r3, r2
 8002534:	613b      	str	r3, [r7, #16]

  if (!checkCRC(raw_hum, data[2])) {
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	b29a      	uxth	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	3302      	adds	r3, #2
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	4619      	mov	r1, r3
 8002542:	4610      	mov	r0, r2
 8002544:	f7ff ff95 	bl	8002472 <checkCRC>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <_read_values+0x4a>
    return 0;
 800254e:	2300      	movs	r3, #0
 8002550:	e02e      	b.n	80025b0 <_read_values+0xa8>
  }
  if (!checkCRC(raw_temp, data[5])) {
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	b29a      	uxth	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	3305      	adds	r3, #5
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	4619      	mov	r1, r3
 800255e:	4610      	mov	r0, r2
 8002560:	f7ff ff87 	bl	8002472 <checkCRC>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <_read_values+0x66>
    return 0;
 800256a:	2300      	movs	r3, #0
 800256c:	e020      	b.n	80025b0 <_read_values+0xa8>
  }

  // Convert values
  if (out_hum) {
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00a      	beq.n	800258a <_read_values+0x82>
    *out_hum = raw_hum * 100 / 65535;
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	2264      	movs	r2, #100	; 0x64
 8002578:	fb02 f303 	mul.w	r3, r2, r3
 800257c:	4a0e      	ldr	r2, [pc, #56]	; (80025b8 <_read_values+0xb0>)
 800257e:	fba2 2303 	umull	r2, r3, r2, r3
 8002582:	0bdb      	lsrs	r3, r3, #15
 8002584:	461a      	mov	r2, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	601a      	str	r2, [r3, #0]
  }
  if (out_temp) {
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d00e      	beq.n	80025ae <_read_values+0xa6>
    *out_temp = raw_temp * 17500 / 65535 - 4500;
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	f244 425c 	movw	r2, #17500	; 0x445c
 8002596:	fb02 f303 	mul.w	r3, r2, r3
 800259a:	4a07      	ldr	r2, [pc, #28]	; (80025b8 <_read_values+0xb0>)
 800259c:	fba2 2303 	umull	r2, r3, r2, r3
 80025a0:	0bdb      	lsrs	r3, r3, #15
 80025a2:	f5a3 538c 	sub.w	r3, r3, #4480	; 0x1180
 80025a6:	3b14      	subs	r3, #20
 80025a8:	461a      	mov	r2, r3
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	601a      	str	r2, [r3, #0]
  }

  return 1;
 80025ae:	2301      	movs	r3, #1
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	80008001 	.word	0x80008001

080025bc <_perform_measurements>:

static uint32_t _perform_measurements(I2C_HandleTypeDef *hi2c, uint16_t command, int32_t* out_temp, int32_t* out_hum)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	; 0x28
 80025c0:	af02      	add	r7, sp, #8
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	607a      	str	r2, [r7, #4]
 80025c6:	603b      	str	r3, [r7, #0]
 80025c8:	460b      	mov	r3, r1
 80025ca:	817b      	strh	r3, [r7, #10]
  uint8_t result[6];

  uint32_t res = HAL_I2C_Master_Transmit(hi2c, SHTC3_ADDRESS_WRITE, (uint8_t*)&command, 2, 100);
 80025cc:	f107 020a 	add.w	r2, r7, #10
 80025d0:	2364      	movs	r3, #100	; 0x64
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	2302      	movs	r3, #2
 80025d6:	21e0      	movs	r1, #224	; 0xe0
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f002 ff09 	bl	80053f0 <HAL_I2C_Master_Transmit>
 80025de:	4603      	mov	r3, r0
 80025e0:	61fb      	str	r3, [r7, #28]
  if (res != HAL_OK) {
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <_perform_measurements+0x30>
    return 0;
 80025e8:	2300      	movs	r3, #0
 80025ea:	e017      	b.n	800261c <_perform_measurements+0x60>
  }

  res = HAL_I2C_Master_Receive(hi2c, SHTC3_ADDRESS_READ, result, 6, 100);
 80025ec:	f107 0214 	add.w	r2, r7, #20
 80025f0:	2364      	movs	r3, #100	; 0x64
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	2306      	movs	r3, #6
 80025f6:	21e1      	movs	r1, #225	; 0xe1
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f003 f811 	bl	8005620 <HAL_I2C_Master_Receive>
 80025fe:	4603      	mov	r3, r0
 8002600:	61fb      	str	r3, [r7, #28]
  if (res != HAL_OK) {
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <_perform_measurements+0x50>
    return 0;
 8002608:	2300      	movs	r3, #0
 800260a:	e007      	b.n	800261c <_perform_measurements+0x60>
  }

  return _read_values(result, out_temp, out_hum);
 800260c:	f107 0314 	add.w	r3, r7, #20
 8002610:	683a      	ldr	r2, [r7, #0]
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff ff77 	bl	8002508 <_read_values>
 800261a:	4603      	mov	r3, r0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3720      	adds	r7, #32
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}

08002624 <shtc3_perform_measurements>:

uint32_t shtc3_perform_measurements(I2C_HandleTypeDef *hi2c, int32_t* out_temp, int32_t* out_hum)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	607a      	str	r2, [r7, #4]
  return _perform_measurements(hi2c, SHTC3_CMD_CLK_STRETCH_READ_HUM_FIRST, out_temp, out_hum);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	f242 415c 	movw	r1, #9308	; 0x245c
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f7ff ffbf 	bl	80025bc <_perform_measurements>
 800263e:	4603      	mov	r3, r0
}
 8002640:	4618      	mov	r0, r3
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800264e:	4b11      	ldr	r3, [pc, #68]	; (8002694 <HAL_MspInit+0x4c>)
 8002650:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002652:	4a10      	ldr	r2, [pc, #64]	; (8002694 <HAL_MspInit+0x4c>)
 8002654:	f043 0301 	orr.w	r3, r3, #1
 8002658:	6613      	str	r3, [r2, #96]	; 0x60
 800265a:	4b0e      	ldr	r3, [pc, #56]	; (8002694 <HAL_MspInit+0x4c>)
 800265c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002666:	4b0b      	ldr	r3, [pc, #44]	; (8002694 <HAL_MspInit+0x4c>)
 8002668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800266a:	4a0a      	ldr	r2, [pc, #40]	; (8002694 <HAL_MspInit+0x4c>)
 800266c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002670:	6593      	str	r3, [r2, #88]	; 0x58
 8002672:	4b08      	ldr	r3, [pc, #32]	; (8002694 <HAL_MspInit+0x4c>)
 8002674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800267a:	603b      	str	r3, [r7, #0]
 800267c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800267e:	2200      	movs	r2, #0
 8002680:	210f      	movs	r1, #15
 8002682:	f06f 0001 	mvn.w	r0, #1
 8002686:	f002 f99d 	bl	80049c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40021000 	.word	0x40021000

08002698 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b08c      	sub	sp, #48	; 0x30
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a0:	f107 031c 	add.w	r3, r7, #28
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	60da      	str	r2, [r3, #12]
 80026ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a33      	ldr	r2, [pc, #204]	; (8002784 <HAL_ADC_MspInit+0xec>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d12d      	bne.n	8002716 <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80026ba:	4b33      	ldr	r3, [pc, #204]	; (8002788 <HAL_ADC_MspInit+0xf0>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	3301      	adds	r3, #1
 80026c0:	4a31      	ldr	r2, [pc, #196]	; (8002788 <HAL_ADC_MspInit+0xf0>)
 80026c2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80026c4:	4b30      	ldr	r3, [pc, #192]	; (8002788 <HAL_ADC_MspInit+0xf0>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d10b      	bne.n	80026e4 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 80026cc:	4b2f      	ldr	r3, [pc, #188]	; (800278c <HAL_ADC_MspInit+0xf4>)
 80026ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d0:	4a2e      	ldr	r2, [pc, #184]	; (800278c <HAL_ADC_MspInit+0xf4>)
 80026d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80026d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026d8:	4b2c      	ldr	r3, [pc, #176]	; (800278c <HAL_ADC_MspInit+0xf4>)
 80026da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026e0:	61bb      	str	r3, [r7, #24]
 80026e2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026e4:	4b29      	ldr	r3, [pc, #164]	; (800278c <HAL_ADC_MspInit+0xf4>)
 80026e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e8:	4a28      	ldr	r2, [pc, #160]	; (800278c <HAL_ADC_MspInit+0xf4>)
 80026ea:	f043 0302 	orr.w	r3, r3, #2
 80026ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026f0:	4b26      	ldr	r3, [pc, #152]	; (800278c <HAL_ADC_MspInit+0xf4>)
 80026f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	617b      	str	r3, [r7, #20]
 80026fa:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GAS_ADC_Pin;
 80026fc:	2302      	movs	r3, #2
 80026fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002700:	230b      	movs	r3, #11
 8002702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002704:	2300      	movs	r3, #0
 8002706:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GAS_ADC_GPIO_Port, &GPIO_InitStruct);
 8002708:	f107 031c 	add.w	r3, r7, #28
 800270c:	4619      	mov	r1, r3
 800270e:	4820      	ldr	r0, [pc, #128]	; (8002790 <HAL_ADC_MspInit+0xf8>)
 8002710:	f002 fbf8 	bl	8004f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002714:	e031      	b.n	800277a <HAL_ADC_MspInit+0xe2>
  else if(hadc->Instance==ADC2)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a1e      	ldr	r2, [pc, #120]	; (8002794 <HAL_ADC_MspInit+0xfc>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d12c      	bne.n	800277a <HAL_ADC_MspInit+0xe2>
    HAL_RCC_ADC_CLK_ENABLED++;
 8002720:	4b19      	ldr	r3, [pc, #100]	; (8002788 <HAL_ADC_MspInit+0xf0>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	3301      	adds	r3, #1
 8002726:	4a18      	ldr	r2, [pc, #96]	; (8002788 <HAL_ADC_MspInit+0xf0>)
 8002728:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800272a:	4b17      	ldr	r3, [pc, #92]	; (8002788 <HAL_ADC_MspInit+0xf0>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2b01      	cmp	r3, #1
 8002730:	d10b      	bne.n	800274a <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8002732:	4b16      	ldr	r3, [pc, #88]	; (800278c <HAL_ADC_MspInit+0xf4>)
 8002734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002736:	4a15      	ldr	r2, [pc, #84]	; (800278c <HAL_ADC_MspInit+0xf4>)
 8002738:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800273c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800273e:	4b13      	ldr	r3, [pc, #76]	; (800278c <HAL_ADC_MspInit+0xf4>)
 8002740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002742:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002746:	613b      	str	r3, [r7, #16]
 8002748:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800274a:	4b10      	ldr	r3, [pc, #64]	; (800278c <HAL_ADC_MspInit+0xf4>)
 800274c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274e:	4a0f      	ldr	r2, [pc, #60]	; (800278c <HAL_ADC_MspInit+0xf4>)
 8002750:	f043 0304 	orr.w	r3, r3, #4
 8002754:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002756:	4b0d      	ldr	r3, [pc, #52]	; (800278c <HAL_ADC_MspInit+0xf4>)
 8002758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800275a:	f003 0304 	and.w	r3, r3, #4
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BAT_SENSE_Pin;
 8002762:	2320      	movs	r3, #32
 8002764:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002766:	230b      	movs	r3, #11
 8002768:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276a:	2300      	movs	r3, #0
 800276c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BAT_SENSE_GPIO_Port, &GPIO_InitStruct);
 800276e:	f107 031c 	add.w	r3, r7, #28
 8002772:	4619      	mov	r1, r3
 8002774:	4808      	ldr	r0, [pc, #32]	; (8002798 <HAL_ADC_MspInit+0x100>)
 8002776:	f002 fbc5 	bl	8004f04 <HAL_GPIO_Init>
}
 800277a:	bf00      	nop
 800277c:	3730      	adds	r7, #48	; 0x30
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	50040000 	.word	0x50040000
 8002788:	20001360 	.word	0x20001360
 800278c:	40021000 	.word	0x40021000
 8002790:	48000400 	.word	0x48000400
 8002794:	50040100 	.word	0x50040100
 8002798:	48000800 	.word	0x48000800

0800279c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b0ae      	sub	sp, #184	; 0xb8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	605a      	str	r2, [r3, #4]
 80027ae:	609a      	str	r2, [r3, #8]
 80027b0:	60da      	str	r2, [r3, #12]
 80027b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027b4:	f107 031c 	add.w	r3, r7, #28
 80027b8:	2288      	movs	r2, #136	; 0x88
 80027ba:	2100      	movs	r1, #0
 80027bc:	4618      	mov	r0, r3
 80027be:	f00a fd46 	bl	800d24e <memset>
  if(hi2c->Instance==I2C2)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a42      	ldr	r2, [pc, #264]	; (80028d0 <HAL_I2C_MspInit+0x134>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d13c      	bne.n	8002846 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80027cc:	2380      	movs	r3, #128	; 0x80
 80027ce:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80027d0:	2300      	movs	r3, #0
 80027d2:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027d4:	f107 031c 	add.w	r3, r7, #28
 80027d8:	4618      	mov	r0, r3
 80027da:	f004 f9eb 	bl	8006bb4 <HAL_RCCEx_PeriphCLKConfig>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80027e4:	f7ff fe40 	bl	8002468 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027e8:	4b3a      	ldr	r3, [pc, #232]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 80027ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ec:	4a39      	ldr	r2, [pc, #228]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 80027ee:	f043 0302 	orr.w	r3, r3, #2
 80027f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027f4:	4b37      	ldr	r3, [pc, #220]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 80027f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	61bb      	str	r3, [r7, #24]
 80027fe:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = TEMP_SCL_Pin|TEMP_SDA_Pin;
 8002800:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002804:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002808:	2312      	movs	r3, #18
 800280a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280e:	2300      	movs	r3, #0
 8002810:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002814:	2303      	movs	r3, #3
 8002816:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800281a:	2304      	movs	r3, #4
 800281c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002820:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002824:	4619      	mov	r1, r3
 8002826:	482c      	ldr	r0, [pc, #176]	; (80028d8 <HAL_I2C_MspInit+0x13c>)
 8002828:	f002 fb6c 	bl	8004f04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800282c:	4b29      	ldr	r3, [pc, #164]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 800282e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002830:	4a28      	ldr	r2, [pc, #160]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 8002832:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002836:	6593      	str	r3, [r2, #88]	; 0x58
 8002838:	4b26      	ldr	r3, [pc, #152]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 800283a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800283c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002840:	617b      	str	r3, [r7, #20]
 8002842:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002844:	e040      	b.n	80028c8 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C3)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a24      	ldr	r2, [pc, #144]	; (80028dc <HAL_I2C_MspInit+0x140>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d13b      	bne.n	80028c8 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002850:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002854:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002856:	2300      	movs	r3, #0
 8002858:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800285a:	f107 031c 	add.w	r3, r7, #28
 800285e:	4618      	mov	r0, r3
 8002860:	f004 f9a8 	bl	8006bb4 <HAL_RCCEx_PeriphCLKConfig>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <HAL_I2C_MspInit+0xd2>
      Error_Handler();
 800286a:	f7ff fdfd 	bl	8002468 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800286e:	4b19      	ldr	r3, [pc, #100]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 8002870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002872:	4a18      	ldr	r2, [pc, #96]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 8002874:	f043 0304 	orr.w	r3, r3, #4
 8002878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800287a:	4b16      	ldr	r3, [pc, #88]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 800287c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800287e:	f003 0304 	and.w	r3, r3, #4
 8002882:	613b      	str	r3, [r7, #16]
 8002884:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8002886:	2303      	movs	r3, #3
 8002888:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800288c:	2312      	movs	r3, #18
 800288e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002898:	2303      	movs	r3, #3
 800289a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800289e:	2304      	movs	r3, #4
 80028a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028a8:	4619      	mov	r1, r3
 80028aa:	480d      	ldr	r0, [pc, #52]	; (80028e0 <HAL_I2C_MspInit+0x144>)
 80028ac:	f002 fb2a 	bl	8004f04 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80028b0:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 80028b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b4:	4a07      	ldr	r2, [pc, #28]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 80028b6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80028ba:	6593      	str	r3, [r2, #88]	; 0x58
 80028bc:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <HAL_I2C_MspInit+0x138>)
 80028be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	68fb      	ldr	r3, [r7, #12]
}
 80028c8:	bf00      	nop
 80028ca:	37b8      	adds	r7, #184	; 0xb8
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40005800 	.word	0x40005800
 80028d4:	40021000 	.word	0x40021000
 80028d8:	48000400 	.word	0x48000400
 80028dc:	40005c00 	.word	0x40005c00
 80028e0:	48000800 	.word	0x48000800

080028e4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a0a      	ldr	r2, [pc, #40]	; (800291c <HAL_TIM_PWM_MspInit+0x38>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d10b      	bne.n	800290e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80028f6:	4b0a      	ldr	r3, [pc, #40]	; (8002920 <HAL_TIM_PWM_MspInit+0x3c>)
 80028f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028fa:	4a09      	ldr	r2, [pc, #36]	; (8002920 <HAL_TIM_PWM_MspInit+0x3c>)
 80028fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002900:	6613      	str	r3, [r2, #96]	; 0x60
 8002902:	4b07      	ldr	r3, [pc, #28]	; (8002920 <HAL_TIM_PWM_MspInit+0x3c>)
 8002904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002906:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800290e:	bf00      	nop
 8002910:	3714      	adds	r7, #20
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	40012c00 	.word	0x40012c00
 8002920:	40021000 	.word	0x40021000

08002924 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b088      	sub	sp, #32
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292c:	f107 030c 	add.w	r3, r7, #12
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	609a      	str	r2, [r3, #8]
 8002938:	60da      	str	r2, [r3, #12]
 800293a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a11      	ldr	r2, [pc, #68]	; (8002988 <HAL_TIM_MspPostInit+0x64>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d11c      	bne.n	8002980 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002946:	4b11      	ldr	r3, [pc, #68]	; (800298c <HAL_TIM_MspPostInit+0x68>)
 8002948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800294a:	4a10      	ldr	r2, [pc, #64]	; (800298c <HAL_TIM_MspPostInit+0x68>)
 800294c:	f043 0302 	orr.w	r3, r3, #2
 8002950:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002952:	4b0e      	ldr	r3, [pc, #56]	; (800298c <HAL_TIM_MspPostInit+0x68>)
 8002954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = LED_PWM_Pin;
 800295e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002962:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002964:	2302      	movs	r3, #2
 8002966:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296c:	2300      	movs	r3, #0
 800296e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002970:	2301      	movs	r3, #1
 8002972:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED_PWM_GPIO_Port, &GPIO_InitStruct);
 8002974:	f107 030c 	add.w	r3, r7, #12
 8002978:	4619      	mov	r1, r3
 800297a:	4805      	ldr	r0, [pc, #20]	; (8002990 <HAL_TIM_MspPostInit+0x6c>)
 800297c:	f002 fac2 	bl	8004f04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002980:	bf00      	nop
 8002982:	3720      	adds	r7, #32
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40012c00 	.word	0x40012c00
 800298c:	40021000 	.word	0x40021000
 8002990:	48000400 	.word	0x48000400

08002994 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b0b2      	sub	sp, #200	; 0xc8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	605a      	str	r2, [r3, #4]
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	60da      	str	r2, [r3, #12]
 80029aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029b0:	2288      	movs	r2, #136	; 0x88
 80029b2:	2100      	movs	r1, #0
 80029b4:	4618      	mov	r0, r3
 80029b6:	f00a fc4a 	bl	800d24e <memset>
  if(huart->Instance==UART5)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4aae      	ldr	r2, [pc, #696]	; (8002c78 <HAL_UART_MspInit+0x2e4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	f040 808f 	bne.w	8002ae4 <HAL_UART_MspInit+0x150>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80029c6:	2310      	movs	r3, #16
 80029c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80029ca:	2300      	movs	r3, #0
 80029cc:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029d2:	4618      	mov	r0, r3
 80029d4:	f004 f8ee 	bl	8006bb4 <HAL_RCCEx_PeriphCLKConfig>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80029de:	f7ff fd43 	bl	8002468 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80029e2:	4ba6      	ldr	r3, [pc, #664]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 80029e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e6:	4aa5      	ldr	r2, [pc, #660]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 80029e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029ec:	6593      	str	r3, [r2, #88]	; 0x58
 80029ee:	4ba3      	ldr	r3, [pc, #652]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 80029f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80029f8:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029fa:	4ba0      	ldr	r3, [pc, #640]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 80029fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fe:	4a9f      	ldr	r2, [pc, #636]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002a00:	f043 0304 	orr.w	r3, r3, #4
 8002a04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a06:	4b9d      	ldr	r3, [pc, #628]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a0a:	f003 0304 	and.w	r3, r3, #4
 8002a0e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a12:	4b9a      	ldr	r3, [pc, #616]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a16:	4a99      	ldr	r2, [pc, #612]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002a18:	f043 0308 	orr.w	r3, r3, #8
 8002a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a1e:	4b97      	ldr	r3, [pc, #604]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a22:	f003 0308 	and.w	r3, r3, #8
 8002a26:	623b      	str	r3, [r7, #32]
 8002a28:	6a3b      	ldr	r3, [r7, #32]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPS_RX_Pin;
 8002a2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a2e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a32:	2302      	movs	r3, #2
 8002a34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002a44:	2308      	movs	r3, #8
 8002a46:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 8002a4a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002a4e:	4619      	mov	r1, r3
 8002a50:	488b      	ldr	r0, [pc, #556]	; (8002c80 <HAL_UART_MspInit+0x2ec>)
 8002a52:	f002 fa57 	bl	8004f04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPS_TX_Pin;
 8002a56:	2304      	movs	r3, #4
 8002a58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002a6e:	2308      	movs	r3, #8
 8002a70:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);
 8002a74:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4882      	ldr	r0, [pc, #520]	; (8002c84 <HAL_UART_MspInit+0x2f0>)
 8002a7c:	f002 fa42 	bl	8004f04 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA2_Channel2;
 8002a80:	4b81      	ldr	r3, [pc, #516]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002a82:	4a82      	ldr	r2, [pc, #520]	; (8002c8c <HAL_UART_MspInit+0x2f8>)
 8002a84:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 8002a86:	4b80      	ldr	r3, [pc, #512]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002a88:	2202      	movs	r2, #2
 8002a8a:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a8c:	4b7e      	ldr	r3, [pc, #504]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a92:	4b7d      	ldr	r3, [pc, #500]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a98:	4b7b      	ldr	r3, [pc, #492]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002a9a:	2280      	movs	r2, #128	; 0x80
 8002a9c:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a9e:	4b7a      	ldr	r3, [pc, #488]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002aa4:	4b78      	ldr	r3, [pc, #480]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8002aaa:	4b77      	ldr	r3, [pc, #476]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ab0:	4b75      	ldr	r3, [pc, #468]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8002ab6:	4874      	ldr	r0, [pc, #464]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002ab8:	f001 ffae 	bl	8004a18 <HAL_DMA_Init>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 8002ac2:	f7ff fcd1 	bl	8002468 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a6f      	ldr	r2, [pc, #444]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002aca:	675a      	str	r2, [r3, #116]	; 0x74
 8002acc:	4a6e      	ldr	r2, [pc, #440]	; (8002c88 <HAL_UART_MspInit+0x2f4>)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	2105      	movs	r1, #5
 8002ad6:	2035      	movs	r0, #53	; 0x35
 8002ad8:	f001 ff74 	bl	80049c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002adc:	2035      	movs	r0, #53	; 0x35
 8002ade:	f001 ff8d 	bl	80049fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002ae2:	e0c5      	b.n	8002c70 <HAL_UART_MspInit+0x2dc>
  else if(huart->Instance==USART1)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a69      	ldr	r2, [pc, #420]	; (8002c90 <HAL_UART_MspInit+0x2fc>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d13d      	bne.n	8002b6a <HAL_UART_MspInit+0x1d6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002aee:	2301      	movs	r3, #1
 8002af0:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002af2:	2300      	movs	r3, #0
 8002af4:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002af6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002afa:	4618      	mov	r0, r3
 8002afc:	f004 f85a 	bl	8006bb4 <HAL_RCCEx_PeriphCLKConfig>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <HAL_UART_MspInit+0x176>
      Error_Handler();
 8002b06:	f7ff fcaf 	bl	8002468 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b0a:	4b5c      	ldr	r3, [pc, #368]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b0e:	4a5b      	ldr	r2, [pc, #364]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002b10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b14:	6613      	str	r3, [r2, #96]	; 0x60
 8002b16:	4b59      	ldr	r3, [pc, #356]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002b18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b1e:	61fb      	str	r3, [r7, #28]
 8002b20:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b22:	4b56      	ldr	r3, [pc, #344]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b26:	4a55      	ldr	r2, [pc, #340]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002b28:	f043 0301 	orr.w	r3, r3, #1
 8002b2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b2e:	4b53      	ldr	r3, [pc, #332]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	61bb      	str	r3, [r7, #24]
 8002b38:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = WK_RX_Pin|WK_TX_Pin;
 8002b3a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002b3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b42:	2302      	movs	r3, #2
 8002b44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b54:	2307      	movs	r3, #7
 8002b56:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b5a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002b5e:	4619      	mov	r1, r3
 8002b60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b64:	f002 f9ce 	bl	8004f04 <HAL_GPIO_Init>
}
 8002b68:	e082      	b.n	8002c70 <HAL_UART_MspInit+0x2dc>
  else if(huart->Instance==USART2)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a49      	ldr	r2, [pc, #292]	; (8002c94 <HAL_UART_MspInit+0x300>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d13c      	bne.n	8002bee <HAL_UART_MspInit+0x25a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002b74:	2302      	movs	r3, #2
 8002b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b80:	4618      	mov	r0, r3
 8002b82:	f004 f817 	bl	8006bb4 <HAL_RCCEx_PeriphCLKConfig>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8002b8c:	f7ff fc6c 	bl	8002468 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b90:	4b3a      	ldr	r3, [pc, #232]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b94:	4a39      	ldr	r2, [pc, #228]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002b96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b9a:	6593      	str	r3, [r2, #88]	; 0x58
 8002b9c:	4b37      	ldr	r3, [pc, #220]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba4:	617b      	str	r3, [r7, #20]
 8002ba6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ba8:	4b34      	ldr	r3, [pc, #208]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bac:	4a33      	ldr	r2, [pc, #204]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002bae:	f043 0301 	orr.w	r3, r3, #1
 8002bb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bb4:	4b31      	ldr	r3, [pc, #196]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002bc0:	230c      	movs	r3, #12
 8002bc2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002bd8:	2307      	movs	r3, #7
 8002bda:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bde:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002be2:	4619      	mov	r1, r3
 8002be4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002be8:	f002 f98c 	bl	8004f04 <HAL_GPIO_Init>
}
 8002bec:	e040      	b.n	8002c70 <HAL_UART_MspInit+0x2dc>
  else if(huart->Instance==USART3)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a29      	ldr	r2, [pc, #164]	; (8002c98 <HAL_UART_MspInit+0x304>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d13b      	bne.n	8002c70 <HAL_UART_MspInit+0x2dc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002bf8:	2304      	movs	r3, #4
 8002bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c04:	4618      	mov	r0, r3
 8002c06:	f003 ffd5 	bl	8006bb4 <HAL_RCCEx_PeriphCLKConfig>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <HAL_UART_MspInit+0x280>
      Error_Handler();
 8002c10:	f7ff fc2a 	bl	8002468 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c14:	4b19      	ldr	r3, [pc, #100]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c18:	4a18      	ldr	r2, [pc, #96]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002c1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c1e:	6593      	str	r3, [r2, #88]	; 0x58
 8002c20:	4b16      	ldr	r3, [pc, #88]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c28:	60fb      	str	r3, [r7, #12]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c2c:	4b13      	ldr	r3, [pc, #76]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002c2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c30:	4a12      	ldr	r2, [pc, #72]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002c32:	f043 0304 	orr.w	r3, r3, #4
 8002c36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c38:	4b10      	ldr	r3, [pc, #64]	; (8002c7c <HAL_UART_MspInit+0x2e8>)
 8002c3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	60bb      	str	r3, [r7, #8]
 8002c42:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = NET_ESP_RX_Pin|NET_ESP_TX_Pin;
 8002c44:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002c48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c52:	2300      	movs	r3, #0
 8002c54:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002c5e:	2307      	movs	r3, #7
 8002c60:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c64:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002c68:	4619      	mov	r1, r3
 8002c6a:	4805      	ldr	r0, [pc, #20]	; (8002c80 <HAL_UART_MspInit+0x2ec>)
 8002c6c:	f002 f94a 	bl	8004f04 <HAL_GPIO_Init>
}
 8002c70:	bf00      	nop
 8002c72:	37c8      	adds	r7, #200	; 0xc8
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	40005000 	.word	0x40005000
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	48000800 	.word	0x48000800
 8002c84:	48000c00 	.word	0x48000c00
 8002c88:	200011d8 	.word	0x200011d8
 8002c8c:	4002041c 	.word	0x4002041c
 8002c90:	40013800 	.word	0x40013800
 8002c94:	40004400 	.word	0x40004400
 8002c98:	40004800 	.word	0x40004800

08002c9c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b08e      	sub	sp, #56	; 0x38
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002caa:	4b34      	ldr	r3, [pc, #208]	; (8002d7c <HAL_InitTick+0xe0>)
 8002cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cae:	4a33      	ldr	r2, [pc, #204]	; (8002d7c <HAL_InitTick+0xe0>)
 8002cb0:	f043 0310 	orr.w	r3, r3, #16
 8002cb4:	6593      	str	r3, [r2, #88]	; 0x58
 8002cb6:	4b31      	ldr	r3, [pc, #196]	; (8002d7c <HAL_InitTick+0xe0>)
 8002cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cba:	f003 0310 	and.w	r3, r3, #16
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002cc2:	f107 0210 	add.w	r2, r7, #16
 8002cc6:	f107 0314 	add.w	r3, r7, #20
 8002cca:	4611      	mov	r1, r2
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f003 fedf 	bl	8006a90 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002cd2:	6a3b      	ldr	r3, [r7, #32]
 8002cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d103      	bne.n	8002ce4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002cdc:	f003 feac 	bl	8006a38 <HAL_RCC_GetPCLK1Freq>
 8002ce0:	6378      	str	r0, [r7, #52]	; 0x34
 8002ce2:	e004      	b.n	8002cee <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002ce4:	f003 fea8 	bl	8006a38 <HAL_RCC_GetPCLK1Freq>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002cee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf0:	4a23      	ldr	r2, [pc, #140]	; (8002d80 <HAL_InitTick+0xe4>)
 8002cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf6:	0c9b      	lsrs	r3, r3, #18
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002cfc:	4b21      	ldr	r3, [pc, #132]	; (8002d84 <HAL_InitTick+0xe8>)
 8002cfe:	4a22      	ldr	r2, [pc, #136]	; (8002d88 <HAL_InitTick+0xec>)
 8002d00:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002d02:	4b20      	ldr	r3, [pc, #128]	; (8002d84 <HAL_InitTick+0xe8>)
 8002d04:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d08:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002d0a:	4a1e      	ldr	r2, [pc, #120]	; (8002d84 <HAL_InitTick+0xe8>)
 8002d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d0e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002d10:	4b1c      	ldr	r3, [pc, #112]	; (8002d84 <HAL_InitTick+0xe8>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d16:	4b1b      	ldr	r3, [pc, #108]	; (8002d84 <HAL_InitTick+0xe8>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d1c:	4b19      	ldr	r3, [pc, #100]	; (8002d84 <HAL_InitTick+0xe8>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002d22:	4818      	ldr	r0, [pc, #96]	; (8002d84 <HAL_InitTick+0xe8>)
 8002d24:	f004 fc02 	bl	800752c <HAL_TIM_Base_Init>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002d2e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d11b      	bne.n	8002d6e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002d36:	4813      	ldr	r0, [pc, #76]	; (8002d84 <HAL_InitTick+0xe8>)
 8002d38:	f004 fc5a 	bl	80075f0 <HAL_TIM_Base_Start_IT>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002d42:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d111      	bne.n	8002d6e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d4a:	2036      	movs	r0, #54	; 0x36
 8002d4c:	f001 fe56 	bl	80049fc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2b0f      	cmp	r3, #15
 8002d54:	d808      	bhi.n	8002d68 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002d56:	2200      	movs	r2, #0
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	2036      	movs	r0, #54	; 0x36
 8002d5c:	f001 fe32 	bl	80049c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d60:	4a0a      	ldr	r2, [pc, #40]	; (8002d8c <HAL_InitTick+0xf0>)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6013      	str	r3, [r2, #0]
 8002d66:	e002      	b.n	8002d6e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002d6e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3738      	adds	r7, #56	; 0x38
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	431bde83 	.word	0x431bde83
 8002d84:	20001364 	.word	0x20001364
 8002d88:	40001000 	.word	0x40001000
 8002d8c:	20000038 	.word	0x20000038

08002d90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d94:	e7fe      	b.n	8002d94 <NMI_Handler+0x4>

08002d96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d96:	b480      	push	{r7}
 8002d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d9a:	e7fe      	b.n	8002d9a <HardFault_Handler+0x4>

08002d9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002da0:	e7fe      	b.n	8002da0 <MemManage_Handler+0x4>

08002da2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002da2:	b480      	push	{r7}
 8002da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002da6:	e7fe      	b.n	8002da6 <BusFault_Handler+0x4>

08002da8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dac:	e7fe      	b.n	8002dac <UsageFault_Handler+0x4>

08002dae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dae:	b480      	push	{r7}
 8002db0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002db2:	bf00      	nop
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002dc0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002dc4:	f002 fa60 	bl	8005288 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002dc8:	bf00      	nop
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002dd0:	4802      	ldr	r0, [pc, #8]	; (8002ddc <UART5_IRQHandler+0x10>)
 8002dd2:	f005 fdbb 	bl	800894c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002dd6:	bf00      	nop
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	20000fb8 	.word	0x20000fb8

08002de0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002de4:	4802      	ldr	r0, [pc, #8]	; (8002df0 <TIM6_DAC_IRQHandler+0x10>)
 8002de6:	f004 fcca 	bl	800777e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	20001364 	.word	0x20001364

08002df4 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8002df8:	4802      	ldr	r0, [pc, #8]	; (8002e04 <DMA2_Channel2_IRQHandler+0x10>)
 8002dfa:	f001 ffa4 	bl	8004d46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	200011d8 	.word	0x200011d8

08002e08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  return 1;
 8002e0c:	2301      	movs	r3, #1
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <_kill>:

int _kill(int pid, int sig)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e22:	f00a fad3 	bl	800d3cc <__errno>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2216      	movs	r2, #22
 8002e2a:	601a      	str	r2, [r3, #0]
  return -1;
 8002e2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <_exit>:

void _exit (int status)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002e40:	f04f 31ff 	mov.w	r1, #4294967295
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f7ff ffe7 	bl	8002e18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002e4a:	e7fe      	b.n	8002e4a <_exit+0x12>

08002e4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e58:	2300      	movs	r3, #0
 8002e5a:	617b      	str	r3, [r7, #20]
 8002e5c:	e00a      	b.n	8002e74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e5e:	f3af 8000 	nop.w
 8002e62:	4601      	mov	r1, r0
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	1c5a      	adds	r2, r3, #1
 8002e68:	60ba      	str	r2, [r7, #8]
 8002e6a:	b2ca      	uxtb	r2, r1
 8002e6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	3301      	adds	r3, #1
 8002e72:	617b      	str	r3, [r7, #20]
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	dbf0      	blt.n	8002e5e <_read+0x12>
  }

  return len;
 8002e7c:	687b      	ldr	r3, [r7, #4]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b086      	sub	sp, #24
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	60f8      	str	r0, [r7, #12]
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e92:	2300      	movs	r3, #0
 8002e94:	617b      	str	r3, [r7, #20]
 8002e96:	e009      	b.n	8002eac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	1c5a      	adds	r2, r3, #1
 8002e9c:	60ba      	str	r2, [r7, #8]
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	617b      	str	r3, [r7, #20]
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	dbf1      	blt.n	8002e98 <_write+0x12>
  }
  return len;
 8002eb4:	687b      	ldr	r3, [r7, #4]
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3718      	adds	r7, #24
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <_close>:

int _close(int file)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	b083      	sub	sp, #12
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ec6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b083      	sub	sp, #12
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
 8002ede:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ee6:	605a      	str	r2, [r3, #4]
  return 0;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <_isatty>:

int _isatty(int file)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	b083      	sub	sp, #12
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002efe:	2301      	movs	r3, #1
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
	...

08002f28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b086      	sub	sp, #24
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f30:	4a14      	ldr	r2, [pc, #80]	; (8002f84 <_sbrk+0x5c>)
 8002f32:	4b15      	ldr	r3, [pc, #84]	; (8002f88 <_sbrk+0x60>)
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f3c:	4b13      	ldr	r3, [pc, #76]	; (8002f8c <_sbrk+0x64>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d102      	bne.n	8002f4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f44:	4b11      	ldr	r3, [pc, #68]	; (8002f8c <_sbrk+0x64>)
 8002f46:	4a12      	ldr	r2, [pc, #72]	; (8002f90 <_sbrk+0x68>)
 8002f48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f4a:	4b10      	ldr	r3, [pc, #64]	; (8002f8c <_sbrk+0x64>)
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4413      	add	r3, r2
 8002f52:	693a      	ldr	r2, [r7, #16]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d207      	bcs.n	8002f68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f58:	f00a fa38 	bl	800d3cc <__errno>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	220c      	movs	r2, #12
 8002f60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f62:	f04f 33ff 	mov.w	r3, #4294967295
 8002f66:	e009      	b.n	8002f7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f68:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <_sbrk+0x64>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f6e:	4b07      	ldr	r3, [pc, #28]	; (8002f8c <_sbrk+0x64>)
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4413      	add	r3, r2
 8002f76:	4a05      	ldr	r2, [pc, #20]	; (8002f8c <_sbrk+0x64>)
 8002f78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	20018000 	.word	0x20018000
 8002f88:	00000400 	.word	0x00000400
 8002f8c:	200013b0 	.word	0x200013b0
 8002f90:	20008b88 	.word	0x20008b88

08002f94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002f98:	4b06      	ldr	r3, [pc, #24]	; (8002fb4 <SystemInit+0x20>)
 8002f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9e:	4a05      	ldr	r2, [pc, #20]	; (8002fb4 <SystemInit+0x20>)
 8002fa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002fa8:	bf00      	nop
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	e000ed00 	.word	0xe000ed00

08002fb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002fb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ff0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002fbc:	f7ff ffea 	bl	8002f94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fc0:	480c      	ldr	r0, [pc, #48]	; (8002ff4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002fc2:	490d      	ldr	r1, [pc, #52]	; (8002ff8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fc4:	4a0d      	ldr	r2, [pc, #52]	; (8002ffc <LoopForever+0xe>)
  movs r3, #0
 8002fc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fc8:	e002      	b.n	8002fd0 <LoopCopyDataInit>

08002fca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fce:	3304      	adds	r3, #4

08002fd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fd4:	d3f9      	bcc.n	8002fca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fd6:	4a0a      	ldr	r2, [pc, #40]	; (8003000 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fd8:	4c0a      	ldr	r4, [pc, #40]	; (8003004 <LoopForever+0x16>)
  movs r3, #0
 8002fda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fdc:	e001      	b.n	8002fe2 <LoopFillZerobss>

08002fde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fe0:	3204      	adds	r2, #4

08002fe2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fe2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fe4:	d3fb      	bcc.n	8002fde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002fe6:	f00a f9f7 	bl	800d3d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fea:	f7fe fbbb 	bl	8001764 <main>

08002fee <LoopForever>:

LoopForever:
    b LoopForever
 8002fee:	e7fe      	b.n	8002fee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002ff0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002ff4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ff8:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8002ffc:	08012c10 	.word	0x08012c10
  ldr r2, =_sbss
 8003000:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8003004:	20008b88 	.word	0x20008b88

08003008 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003008:	e7fe      	b.n	8003008 <ADC1_2_IRQHandler>
	...

0800300c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003012:	2300      	movs	r3, #0
 8003014:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003016:	4b0c      	ldr	r3, [pc, #48]	; (8003048 <HAL_Init+0x3c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a0b      	ldr	r2, [pc, #44]	; (8003048 <HAL_Init+0x3c>)
 800301c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003020:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003022:	2003      	movs	r0, #3
 8003024:	f001 fcc3 	bl	80049ae <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003028:	200f      	movs	r0, #15
 800302a:	f7ff fe37 	bl	8002c9c <HAL_InitTick>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d002      	beq.n	800303a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	71fb      	strb	r3, [r7, #7]
 8003038:	e001      	b.n	800303e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800303a:	f7ff fb05 	bl	8002648 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800303e:	79fb      	ldrb	r3, [r7, #7]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3708      	adds	r7, #8
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	40022000 	.word	0x40022000

0800304c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003050:	4b06      	ldr	r3, [pc, #24]	; (800306c <HAL_IncTick+0x20>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	461a      	mov	r2, r3
 8003056:	4b06      	ldr	r3, [pc, #24]	; (8003070 <HAL_IncTick+0x24>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4413      	add	r3, r2
 800305c:	4a04      	ldr	r2, [pc, #16]	; (8003070 <HAL_IncTick+0x24>)
 800305e:	6013      	str	r3, [r2, #0]
}
 8003060:	bf00      	nop
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	2000003c 	.word	0x2000003c
 8003070:	200013b4 	.word	0x200013b4

08003074 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  return uwTick;
 8003078:	4b03      	ldr	r3, [pc, #12]	; (8003088 <HAL_GetTick+0x14>)
 800307a:	681b      	ldr	r3, [r3, #0]
}
 800307c:	4618      	mov	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	200013b4 	.word	0x200013b4

0800308c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003094:	f7ff ffee 	bl	8003074 <HAL_GetTick>
 8003098:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a4:	d005      	beq.n	80030b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80030a6:	4b0a      	ldr	r3, [pc, #40]	; (80030d0 <HAL_Delay+0x44>)
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	461a      	mov	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	4413      	add	r3, r2
 80030b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030b2:	bf00      	nop
 80030b4:	f7ff ffde 	bl	8003074 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d8f7      	bhi.n	80030b4 <HAL_Delay+0x28>
  {
  }
}
 80030c4:	bf00      	nop
 80030c6:	bf00      	nop
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	2000003c 	.word	0x2000003c

080030d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	431a      	orrs	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	609a      	str	r2, [r3, #8]
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b083      	sub	sp, #12
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
 8003102:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	431a      	orrs	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	609a      	str	r2, [r3, #8]
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003130:	4618      	mov	r0, r3
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800313c:	b480      	push	{r7}
 800313e:	b087      	sub	sp, #28
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]
 8003148:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	3360      	adds	r3, #96	; 0x60
 800314e:	461a      	mov	r2, r3
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4413      	add	r3, r2
 8003156:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	4b08      	ldr	r3, [pc, #32]	; (8003180 <LL_ADC_SetOffset+0x44>)
 800315e:	4013      	ands	r3, r2
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	430a      	orrs	r2, r1
 800316a:	4313      	orrs	r3, r2
 800316c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003174:	bf00      	nop
 8003176:	371c      	adds	r7, #28
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	03fff000 	.word	0x03fff000

08003184 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	3360      	adds	r3, #96	; 0x60
 8003192:	461a      	mov	r2, r3
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4413      	add	r3, r2
 800319a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b087      	sub	sp, #28
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	3360      	adds	r3, #96	; 0x60
 80031c0:	461a      	mov	r2, r3
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	4413      	add	r3, r2
 80031c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	431a      	orrs	r2, r3
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80031da:	bf00      	nop
 80031dc:	371c      	adds	r7, #28
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr

080031e6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b083      	sub	sp, #12
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80031fa:	2301      	movs	r3, #1
 80031fc:	e000      	b.n	8003200 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800320c:	b480      	push	{r7}
 800320e:	b087      	sub	sp, #28
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	3330      	adds	r3, #48	; 0x30
 800321c:	461a      	mov	r2, r3
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	0a1b      	lsrs	r3, r3, #8
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	f003 030c 	and.w	r3, r3, #12
 8003228:	4413      	add	r3, r2
 800322a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	f003 031f 	and.w	r3, r3, #31
 8003236:	211f      	movs	r1, #31
 8003238:	fa01 f303 	lsl.w	r3, r1, r3
 800323c:	43db      	mvns	r3, r3
 800323e:	401a      	ands	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	0e9b      	lsrs	r3, r3, #26
 8003244:	f003 011f 	and.w	r1, r3, #31
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f003 031f 	and.w	r3, r3, #31
 800324e:	fa01 f303 	lsl.w	r3, r1, r3
 8003252:	431a      	orrs	r2, r3
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003258:	bf00      	nop
 800325a:	371c      	adds	r7, #28
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003264:	b480      	push	{r7}
 8003266:	b087      	sub	sp, #28
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	3314      	adds	r3, #20
 8003274:	461a      	mov	r2, r3
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	0e5b      	lsrs	r3, r3, #25
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	f003 0304 	and.w	r3, r3, #4
 8003280:	4413      	add	r3, r2
 8003282:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	0d1b      	lsrs	r3, r3, #20
 800328c:	f003 031f 	and.w	r3, r3, #31
 8003290:	2107      	movs	r1, #7
 8003292:	fa01 f303 	lsl.w	r3, r1, r3
 8003296:	43db      	mvns	r3, r3
 8003298:	401a      	ands	r2, r3
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	0d1b      	lsrs	r3, r3, #20
 800329e:	f003 031f 	and.w	r3, r3, #31
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	fa01 f303 	lsl.w	r3, r1, r3
 80032a8:	431a      	orrs	r2, r3
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80032ae:	bf00      	nop
 80032b0:	371c      	adds	r7, #28
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
	...

080032bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	60b9      	str	r1, [r7, #8]
 80032c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032d4:	43db      	mvns	r3, r3
 80032d6:	401a      	ands	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f003 0318 	and.w	r3, r3, #24
 80032de:	4908      	ldr	r1, [pc, #32]	; (8003300 <LL_ADC_SetChannelSingleDiff+0x44>)
 80032e0:	40d9      	lsrs	r1, r3
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	400b      	ands	r3, r1
 80032e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ea:	431a      	orrs	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80032f2:	bf00      	nop
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	0007ffff 	.word	0x0007ffff

08003304 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f003 031f 	and.w	r3, r3, #31
}
 8003314:	4618      	mov	r0, r3
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003330:	4618      	mov	r0, r3
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800334c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	6093      	str	r3, [r2, #8]
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003370:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003374:	d101      	bne.n	800337a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003376:	2301      	movs	r3, #1
 8003378:	e000      	b.n	800337c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003398:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800339c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80033c4:	d101      	bne.n	80033ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80033c6:	2301      	movs	r3, #1
 80033c8:	e000      	b.n	80033cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033ec:	f043 0201 	orr.w	r2, r3, #1
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003410:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003414:	f043 0202 	orr.w	r2, r3, #2
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800341c:	bf00      	nop
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b01      	cmp	r3, #1
 800343a:	d101      	bne.n	8003440 <LL_ADC_IsEnabled+0x18>
 800343c:	2301      	movs	r3, #1
 800343e:	e000      	b.n	8003442 <LL_ADC_IsEnabled+0x1a>
 8003440:	2300      	movs	r3, #0
}
 8003442:	4618      	mov	r0, r3
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr

0800344e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800344e:	b480      	push	{r7}
 8003450:	b083      	sub	sp, #12
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b02      	cmp	r3, #2
 8003460:	d101      	bne.n	8003466 <LL_ADC_IsDisableOngoing+0x18>
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <LL_ADC_IsDisableOngoing+0x1a>
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003484:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003488:	f043 0204 	orr.w	r2, r3, #4
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034b0:	f043 0210 	orr.w	r2, r3, #16
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80034b8:	bf00      	nop
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f003 0304 	and.w	r3, r3, #4
 80034d4:	2b04      	cmp	r3, #4
 80034d6:	d101      	bne.n	80034dc <LL_ADC_REG_IsConversionOngoing+0x18>
 80034d8:	2301      	movs	r3, #1
 80034da:	e000      	b.n	80034de <LL_ADC_REG_IsConversionOngoing+0x1a>
 80034dc:	2300      	movs	r3, #0
}
 80034de:	4618      	mov	r0, r3
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80034ea:	b480      	push	{r7}
 80034ec:	b083      	sub	sp, #12
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034fa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034fe:	f043 0220 	orr.w	r2, r3, #32
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr

08003512 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003512:	b480      	push	{r7}
 8003514:	b083      	sub	sp, #12
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f003 0308 	and.w	r3, r3, #8
 8003522:	2b08      	cmp	r3, #8
 8003524:	d101      	bne.n	800352a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003526:	2301      	movs	r3, #1
 8003528:	e000      	b.n	800352c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003538:	b590      	push	{r4, r7, lr}
 800353a:	b089      	sub	sp, #36	; 0x24
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003540:	2300      	movs	r3, #0
 8003542:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003544:	2300      	movs	r3, #0
 8003546:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e130      	b.n	80037b4 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800355c:	2b00      	cmp	r3, #0
 800355e:	d109      	bne.n	8003574 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f7ff f899 	bl	8002698 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4618      	mov	r0, r3
 800357a:	f7ff fef1 	bl	8003360 <LL_ADC_IsDeepPowerDownEnabled>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d004      	beq.n	800358e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4618      	mov	r0, r3
 800358a:	f7ff fed7 	bl	800333c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4618      	mov	r0, r3
 8003594:	f7ff ff0c 	bl	80033b0 <LL_ADC_IsInternalRegulatorEnabled>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d115      	bne.n	80035ca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7ff fef0 	bl	8003388 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035a8:	4b84      	ldr	r3, [pc, #528]	; (80037bc <HAL_ADC_Init+0x284>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	099b      	lsrs	r3, r3, #6
 80035ae:	4a84      	ldr	r2, [pc, #528]	; (80037c0 <HAL_ADC_Init+0x288>)
 80035b0:	fba2 2303 	umull	r2, r3, r2, r3
 80035b4:	099b      	lsrs	r3, r3, #6
 80035b6:	3301      	adds	r3, #1
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80035bc:	e002      	b.n	80035c4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	3b01      	subs	r3, #1
 80035c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1f9      	bne.n	80035be <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff feee 	bl	80033b0 <LL_ADC_IsInternalRegulatorEnabled>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d10d      	bne.n	80035f6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035de:	f043 0210 	orr.w	r2, r3, #16
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ea:	f043 0201 	orr.w	r2, r3, #1
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7ff ff62 	bl	80034c4 <LL_ADC_REG_IsConversionOngoing>
 8003600:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003606:	f003 0310 	and.w	r3, r3, #16
 800360a:	2b00      	cmp	r3, #0
 800360c:	f040 80c9 	bne.w	80037a2 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	2b00      	cmp	r3, #0
 8003614:	f040 80c5 	bne.w	80037a2 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800361c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003620:	f043 0202 	orr.w	r2, r3, #2
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff fefb 	bl	8003428 <LL_ADC_IsEnabled>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d115      	bne.n	8003664 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003638:	4862      	ldr	r0, [pc, #392]	; (80037c4 <HAL_ADC_Init+0x28c>)
 800363a:	f7ff fef5 	bl	8003428 <LL_ADC_IsEnabled>
 800363e:	4604      	mov	r4, r0
 8003640:	4861      	ldr	r0, [pc, #388]	; (80037c8 <HAL_ADC_Init+0x290>)
 8003642:	f7ff fef1 	bl	8003428 <LL_ADC_IsEnabled>
 8003646:	4603      	mov	r3, r0
 8003648:	431c      	orrs	r4, r3
 800364a:	4860      	ldr	r0, [pc, #384]	; (80037cc <HAL_ADC_Init+0x294>)
 800364c:	f7ff feec 	bl	8003428 <LL_ADC_IsEnabled>
 8003650:	4603      	mov	r3, r0
 8003652:	4323      	orrs	r3, r4
 8003654:	2b00      	cmp	r3, #0
 8003656:	d105      	bne.n	8003664 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	4619      	mov	r1, r3
 800365e:	485c      	ldr	r0, [pc, #368]	; (80037d0 <HAL_ADC_Init+0x298>)
 8003660:	f7ff fd38 	bl	80030d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	7e5b      	ldrb	r3, [r3, #25]
 8003668:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800366e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003674:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800367a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003682:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003684:	4313      	orrs	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d106      	bne.n	80036a0 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003696:	3b01      	subs	r3, #1
 8003698:	045b      	lsls	r3, r3, #17
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	4313      	orrs	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d009      	beq.n	80036bc <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ac:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68da      	ldr	r2, [r3, #12]
 80036c2:	4b44      	ldr	r3, [pc, #272]	; (80037d4 <HAL_ADC_Init+0x29c>)
 80036c4:	4013      	ands	r3, r2
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	6812      	ldr	r2, [r2, #0]
 80036ca:	69b9      	ldr	r1, [r7, #24]
 80036cc:	430b      	orrs	r3, r1
 80036ce:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff ff1c 	bl	8003512 <LL_ADC_INJ_IsConversionOngoing>
 80036da:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d13d      	bne.n	800375e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d13a      	bne.n	800375e <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80036ec:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80036f4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80036f6:	4313      	orrs	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003704:	f023 0302 	bic.w	r3, r3, #2
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6812      	ldr	r2, [r2, #0]
 800370c:	69b9      	ldr	r1, [r7, #24]
 800370e:	430b      	orrs	r3, r1
 8003710:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003718:	2b01      	cmp	r3, #1
 800371a:	d118      	bne.n	800374e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003726:	f023 0304 	bic.w	r3, r3, #4
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003732:	4311      	orrs	r1, r2
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003738:	4311      	orrs	r1, r2
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800373e:	430a      	orrs	r2, r1
 8003740:	431a      	orrs	r2, r3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f042 0201 	orr.w	r2, r2, #1
 800374a:	611a      	str	r2, [r3, #16]
 800374c:	e007      	b.n	800375e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	691a      	ldr	r2, [r3, #16]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f022 0201 	bic.w	r2, r2, #1
 800375c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d10c      	bne.n	8003780 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376c:	f023 010f 	bic.w	r1, r3, #15
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	69db      	ldr	r3, [r3, #28]
 8003774:	1e5a      	subs	r2, r3, #1
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	631a      	str	r2, [r3, #48]	; 0x30
 800377e:	e007      	b.n	8003790 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f022 020f 	bic.w	r2, r2, #15
 800378e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003794:	f023 0303 	bic.w	r3, r3, #3
 8003798:	f043 0201 	orr.w	r2, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	655a      	str	r2, [r3, #84]	; 0x54
 80037a0:	e007      	b.n	80037b2 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a6:	f043 0210 	orr.w	r2, r3, #16
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80037b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3724      	adds	r7, #36	; 0x24
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd90      	pop	{r4, r7, pc}
 80037bc:	20000034 	.word	0x20000034
 80037c0:	053e2d63 	.word	0x053e2d63
 80037c4:	50040000 	.word	0x50040000
 80037c8:	50040100 	.word	0x50040100
 80037cc:	50040200 	.word	0x50040200
 80037d0:	50040300 	.word	0x50040300
 80037d4:	fff0c007 	.word	0xfff0c007

080037d8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037e0:	4857      	ldr	r0, [pc, #348]	; (8003940 <HAL_ADC_Start+0x168>)
 80037e2:	f7ff fd8f 	bl	8003304 <LL_ADC_GetMultimode>
 80037e6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7ff fe69 	bl	80034c4 <LL_ADC_REG_IsConversionOngoing>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f040 809c 	bne.w	8003932 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003800:	2b01      	cmp	r3, #1
 8003802:	d101      	bne.n	8003808 <HAL_ADC_Start+0x30>
 8003804:	2302      	movs	r3, #2
 8003806:	e097      	b.n	8003938 <HAL_ADC_Start+0x160>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 fe63 	bl	80044dc <ADC_Enable>
 8003816:	4603      	mov	r3, r0
 8003818:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800381a:	7dfb      	ldrb	r3, [r7, #23]
 800381c:	2b00      	cmp	r3, #0
 800381e:	f040 8083 	bne.w	8003928 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003826:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800382a:	f023 0301 	bic.w	r3, r3, #1
 800382e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a42      	ldr	r2, [pc, #264]	; (8003944 <HAL_ADC_Start+0x16c>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d002      	beq.n	8003846 <HAL_ADC_Start+0x6e>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	e000      	b.n	8003848 <HAL_ADC_Start+0x70>
 8003846:	4b40      	ldr	r3, [pc, #256]	; (8003948 <HAL_ADC_Start+0x170>)
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6812      	ldr	r2, [r2, #0]
 800384c:	4293      	cmp	r3, r2
 800384e:	d002      	beq.n	8003856 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d105      	bne.n	8003862 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800385a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003866:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800386a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800386e:	d106      	bne.n	800387e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003874:	f023 0206 	bic.w	r2, r3, #6
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	659a      	str	r2, [r3, #88]	; 0x58
 800387c:	e002      	b.n	8003884 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	221c      	movs	r2, #28
 800388a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a2a      	ldr	r2, [pc, #168]	; (8003944 <HAL_ADC_Start+0x16c>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d002      	beq.n	80038a4 <HAL_ADC_Start+0xcc>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	e000      	b.n	80038a6 <HAL_ADC_Start+0xce>
 80038a4:	4b28      	ldr	r3, [pc, #160]	; (8003948 <HAL_ADC_Start+0x170>)
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6812      	ldr	r2, [r2, #0]
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d008      	beq.n	80038c0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d005      	beq.n	80038c0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	2b05      	cmp	r3, #5
 80038b8:	d002      	beq.n	80038c0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	2b09      	cmp	r3, #9
 80038be:	d114      	bne.n	80038ea <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d007      	beq.n	80038de <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80038d6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff fdc6 	bl	8003474 <LL_ADC_REG_StartConversion>
 80038e8:	e025      	b.n	8003936 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ee:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a12      	ldr	r2, [pc, #72]	; (8003944 <HAL_ADC_Start+0x16c>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d002      	beq.n	8003906 <HAL_ADC_Start+0x12e>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	e000      	b.n	8003908 <HAL_ADC_Start+0x130>
 8003906:	4b10      	ldr	r3, [pc, #64]	; (8003948 <HAL_ADC_Start+0x170>)
 8003908:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00f      	beq.n	8003936 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800391a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800391e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	655a      	str	r2, [r3, #84]	; 0x54
 8003926:	e006      	b.n	8003936 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003930:	e001      	b.n	8003936 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003932:	2302      	movs	r3, #2
 8003934:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003936:	7dfb      	ldrb	r3, [r7, #23]
}
 8003938:	4618      	mov	r0, r3
 800393a:	3718      	adds	r7, #24
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	50040300 	.word	0x50040300
 8003944:	50040100 	.word	0x50040100
 8003948:	50040000 	.word	0x50040000

0800394c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800395a:	2b01      	cmp	r3, #1
 800395c:	d101      	bne.n	8003962 <HAL_ADC_Stop+0x16>
 800395e:	2302      	movs	r3, #2
 8003960:	e023      	b.n	80039aa <HAL_ADC_Stop+0x5e>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800396a:	2103      	movs	r1, #3
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 fcf9 	bl	8004364 <ADC_ConversionStop>
 8003972:	4603      	mov	r3, r0
 8003974:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003976:	7bfb      	ldrb	r3, [r7, #15]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d111      	bne.n	80039a0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f000 fe33 	bl	80045e8 <ADC_Disable>
 8003982:	4603      	mov	r3, r0
 8003984:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003986:	7bfb      	ldrb	r3, [r7, #15]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d109      	bne.n	80039a0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003990:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003994:	f023 0301 	bic.w	r3, r3, #1
 8003998:	f043 0201 	orr.w	r2, r3, #1
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80039a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
	...

080039b4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b088      	sub	sp, #32
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039be:	4866      	ldr	r0, [pc, #408]	; (8003b58 <HAL_ADC_PollForConversion+0x1a4>)
 80039c0:	f7ff fca0 	bl	8003304 <LL_ADC_GetMultimode>
 80039c4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d102      	bne.n	80039d4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80039ce:	2308      	movs	r3, #8
 80039d0:	61fb      	str	r3, [r7, #28]
 80039d2:	e02a      	b.n	8003a2a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d005      	beq.n	80039e6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2b05      	cmp	r3, #5
 80039de:	d002      	beq.n	80039e6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	2b09      	cmp	r3, #9
 80039e4:	d111      	bne.n	8003a0a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	f003 0301 	and.w	r3, r3, #1
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d007      	beq.n	8003a04 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f8:	f043 0220 	orr.w	r2, r3, #32
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e0a4      	b.n	8003b4e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003a04:	2304      	movs	r3, #4
 8003a06:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003a08:	e00f      	b.n	8003a2a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003a0a:	4853      	ldr	r0, [pc, #332]	; (8003b58 <HAL_ADC_PollForConversion+0x1a4>)
 8003a0c:	f7ff fc88 	bl	8003320 <LL_ADC_GetMultiDMATransfer>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d007      	beq.n	8003a26 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1a:	f043 0220 	orr.w	r2, r3, #32
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e093      	b.n	8003b4e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003a26:	2304      	movs	r3, #4
 8003a28:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003a2a:	f7ff fb23 	bl	8003074 <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003a30:	e021      	b.n	8003a76 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a38:	d01d      	beq.n	8003a76 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003a3a:	f7ff fb1b 	bl	8003074 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	683a      	ldr	r2, [r7, #0]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d302      	bcc.n	8003a50 <HAL_ADC_PollForConversion+0x9c>
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d112      	bne.n	8003a76 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10b      	bne.n	8003a76 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a62:	f043 0204 	orr.w	r2, r3, #4
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e06b      	b.n	8003b4e <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d0d6      	beq.n	8003a32 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a88:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7ff fba6 	bl	80031e6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d01c      	beq.n	8003ada <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	7e5b      	ldrb	r3, [r3, #25]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d118      	bne.n	8003ada <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0308 	and.w	r3, r3, #8
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	d111      	bne.n	8003ada <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d105      	bne.n	8003ada <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad2:	f043 0201 	orr.w	r2, r3, #1
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a1f      	ldr	r2, [pc, #124]	; (8003b5c <HAL_ADC_PollForConversion+0x1a8>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d002      	beq.n	8003aea <HAL_ADC_PollForConversion+0x136>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	e000      	b.n	8003aec <HAL_ADC_PollForConversion+0x138>
 8003aea:	4b1d      	ldr	r3, [pc, #116]	; (8003b60 <HAL_ADC_PollForConversion+0x1ac>)
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	6812      	ldr	r2, [r2, #0]
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d008      	beq.n	8003b06 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d005      	beq.n	8003b06 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	2b05      	cmp	r3, #5
 8003afe:	d002      	beq.n	8003b06 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	2b09      	cmp	r3, #9
 8003b04:	d104      	bne.n	8003b10 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	61bb      	str	r3, [r7, #24]
 8003b0e:	e00c      	b.n	8003b2a <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a11      	ldr	r2, [pc, #68]	; (8003b5c <HAL_ADC_PollForConversion+0x1a8>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d002      	beq.n	8003b20 <HAL_ADC_PollForConversion+0x16c>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	e000      	b.n	8003b22 <HAL_ADC_PollForConversion+0x16e>
 8003b20:	4b0f      	ldr	r3, [pc, #60]	; (8003b60 <HAL_ADC_PollForConversion+0x1ac>)
 8003b22:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	2b08      	cmp	r3, #8
 8003b2e:	d104      	bne.n	8003b3a <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2208      	movs	r2, #8
 8003b36:	601a      	str	r2, [r3, #0]
 8003b38:	e008      	b.n	8003b4c <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d103      	bne.n	8003b4c <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	220c      	movs	r2, #12
 8003b4a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3720      	adds	r7, #32
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	50040300 	.word	0x50040300
 8003b5c:	50040100 	.word	0x50040100
 8003b60:	50040000 	.word	0x50040000

08003b64 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	370c      	adds	r7, #12
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
	...

08003b80 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b0b6      	sub	sp, #216	; 0xd8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003b90:	2300      	movs	r3, #0
 8003b92:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d101      	bne.n	8003ba2 <HAL_ADC_ConfigChannel+0x22>
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	e3c9      	b.n	8004336 <HAL_ADC_ConfigChannel+0x7b6>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7ff fc88 	bl	80034c4 <LL_ADC_REG_IsConversionOngoing>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f040 83aa 	bne.w	8004310 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	2b05      	cmp	r3, #5
 8003bca:	d824      	bhi.n	8003c16 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	3b02      	subs	r3, #2
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	d81b      	bhi.n	8003c0e <HAL_ADC_ConfigChannel+0x8e>
 8003bd6:	a201      	add	r2, pc, #4	; (adr r2, 8003bdc <HAL_ADC_ConfigChannel+0x5c>)
 8003bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bdc:	08003bed 	.word	0x08003bed
 8003be0:	08003bf5 	.word	0x08003bf5
 8003be4:	08003bfd 	.word	0x08003bfd
 8003be8:	08003c05 	.word	0x08003c05
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003bec:	230c      	movs	r3, #12
 8003bee:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003bf2:	e010      	b.n	8003c16 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003bf4:	2312      	movs	r3, #18
 8003bf6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003bfa:	e00c      	b.n	8003c16 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003bfc:	2318      	movs	r3, #24
 8003bfe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003c02:	e008      	b.n	8003c16 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003c04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003c0c:	e003      	b.n	8003c16 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003c0e:	2306      	movs	r3, #6
 8003c10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003c14:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6818      	ldr	r0, [r3, #0]
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8003c24:	f7ff faf2 	bl	800320c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f7ff fc49 	bl	80034c4 <LL_ADC_REG_IsConversionOngoing>
 8003c32:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7ff fc69 	bl	8003512 <LL_ADC_INJ_IsConversionOngoing>
 8003c40:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003c44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f040 81a4 	bne.w	8003f96 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003c4e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f040 819f 	bne.w	8003f96 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6818      	ldr	r0, [r3, #0]
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	6819      	ldr	r1, [r3, #0]
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	461a      	mov	r2, r3
 8003c66:	f7ff fafd 	bl	8003264 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	695a      	ldr	r2, [r3, #20]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	08db      	lsrs	r3, r3, #3
 8003c76:	f003 0303 	and.w	r3, r3, #3
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	2b04      	cmp	r3, #4
 8003c8a:	d00a      	beq.n	8003ca2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6818      	ldr	r0, [r3, #0]
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	6919      	ldr	r1, [r3, #16]
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c9c:	f7ff fa4e 	bl	800313c <LL_ADC_SetOffset>
 8003ca0:	e179      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff fa6b 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10a      	bne.n	8003cce <HAL_ADC_ConfigChannel+0x14e>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7ff fa60 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	0e9b      	lsrs	r3, r3, #26
 8003cc8:	f003 021f 	and.w	r2, r3, #31
 8003ccc:	e01e      	b.n	8003d0c <HAL_ADC_ConfigChannel+0x18c>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7ff fa55 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003ce4:	fa93 f3a3 	rbit	r3, r3
 8003ce8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003cec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003cf0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003cf4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003cfc:	2320      	movs	r3, #32
 8003cfe:	e004      	b.n	8003d0a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003d00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003d04:	fab3 f383 	clz	r3, r3
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d105      	bne.n	8003d24 <HAL_ADC_ConfigChannel+0x1a4>
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	0e9b      	lsrs	r3, r3, #26
 8003d1e:	f003 031f 	and.w	r3, r3, #31
 8003d22:	e018      	b.n	8003d56 <HAL_ADC_ConfigChannel+0x1d6>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d30:	fa93 f3a3 	rbit	r3, r3
 8003d34:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8003d38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003d3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8003d40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d101      	bne.n	8003d4c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003d48:	2320      	movs	r3, #32
 8003d4a:	e004      	b.n	8003d56 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003d4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003d50:	fab3 f383 	clz	r3, r3
 8003d54:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d106      	bne.n	8003d68 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	2100      	movs	r1, #0
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7ff fa24 	bl	80031b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7ff fa08 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003d74:	4603      	mov	r3, r0
 8003d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10a      	bne.n	8003d94 <HAL_ADC_ConfigChannel+0x214>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2101      	movs	r1, #1
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7ff f9fd 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	0e9b      	lsrs	r3, r3, #26
 8003d8e:	f003 021f 	and.w	r2, r3, #31
 8003d92:	e01e      	b.n	8003dd2 <HAL_ADC_ConfigChannel+0x252>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2101      	movs	r1, #1
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7ff f9f2 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003da0:	4603      	mov	r3, r0
 8003da2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003daa:	fa93 f3a3 	rbit	r3, r3
 8003dae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8003db2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003db6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8003dba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003dc2:	2320      	movs	r3, #32
 8003dc4:	e004      	b.n	8003dd0 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003dc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003dca:	fab3 f383 	clz	r3, r3
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d105      	bne.n	8003dea <HAL_ADC_ConfigChannel+0x26a>
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	0e9b      	lsrs	r3, r3, #26
 8003de4:	f003 031f 	and.w	r3, r3, #31
 8003de8:	e018      	b.n	8003e1c <HAL_ADC_ConfigChannel+0x29c>
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003df6:	fa93 f3a3 	rbit	r3, r3
 8003dfa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8003dfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e02:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8003e06:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003e0e:	2320      	movs	r3, #32
 8003e10:	e004      	b.n	8003e1c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003e12:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e16:	fab3 f383 	clz	r3, r3
 8003e1a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d106      	bne.n	8003e2e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2200      	movs	r2, #0
 8003e26:	2101      	movs	r1, #1
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7ff f9c1 	bl	80031b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2102      	movs	r1, #2
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7ff f9a5 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10a      	bne.n	8003e5a <HAL_ADC_ConfigChannel+0x2da>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2102      	movs	r1, #2
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7ff f99a 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003e50:	4603      	mov	r3, r0
 8003e52:	0e9b      	lsrs	r3, r3, #26
 8003e54:	f003 021f 	and.w	r2, r3, #31
 8003e58:	e01e      	b.n	8003e98 <HAL_ADC_ConfigChannel+0x318>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2102      	movs	r1, #2
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff f98f 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e70:	fa93 f3a3 	rbit	r3, r3
 8003e74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8003e78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e7c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003e80:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003e88:	2320      	movs	r3, #32
 8003e8a:	e004      	b.n	8003e96 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003e8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e90:	fab3 f383 	clz	r3, r3
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d105      	bne.n	8003eb0 <HAL_ADC_ConfigChannel+0x330>
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	0e9b      	lsrs	r3, r3, #26
 8003eaa:	f003 031f 	and.w	r3, r3, #31
 8003eae:	e014      	b.n	8003eda <HAL_ADC_ConfigChannel+0x35a>
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003eb8:	fa93 f3a3 	rbit	r3, r3
 8003ebc:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8003ebe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ec0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8003ec4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d101      	bne.n	8003ed0 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003ecc:	2320      	movs	r3, #32
 8003ece:	e004      	b.n	8003eda <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003ed0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ed4:	fab3 f383 	clz	r3, r3
 8003ed8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d106      	bne.n	8003eec <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	2102      	movs	r1, #2
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7ff f962 	bl	80031b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2103      	movs	r1, #3
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7ff f946 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d10a      	bne.n	8003f18 <HAL_ADC_ConfigChannel+0x398>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2103      	movs	r1, #3
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff f93b 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	0e9b      	lsrs	r3, r3, #26
 8003f12:	f003 021f 	and.w	r2, r3, #31
 8003f16:	e017      	b.n	8003f48 <HAL_ADC_ConfigChannel+0x3c8>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2103      	movs	r1, #3
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7ff f930 	bl	8003184 <LL_ADC_GetOffsetChannel>
 8003f24:	4603      	mov	r3, r0
 8003f26:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f28:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f2a:	fa93 f3a3 	rbit	r3, r3
 8003f2e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003f30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f32:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8003f34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8003f3a:	2320      	movs	r3, #32
 8003f3c:	e003      	b.n	8003f46 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003f3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f40:	fab3 f383 	clz	r3, r3
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d105      	bne.n	8003f60 <HAL_ADC_ConfigChannel+0x3e0>
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	0e9b      	lsrs	r3, r3, #26
 8003f5a:	f003 031f 	and.w	r3, r3, #31
 8003f5e:	e011      	b.n	8003f84 <HAL_ADC_ConfigChannel+0x404>
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f68:	fa93 f3a3 	rbit	r3, r3
 8003f6c:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8003f6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f70:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8003f72:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d101      	bne.n	8003f7c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003f78:	2320      	movs	r3, #32
 8003f7a:	e003      	b.n	8003f84 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003f7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f7e:	fab3 f383 	clz	r3, r3
 8003f82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d106      	bne.n	8003f96 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	2103      	movs	r1, #3
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7ff f90d 	bl	80031b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7ff fa44 	bl	8003428 <LL_ADC_IsEnabled>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f040 8140 	bne.w	8004228 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6818      	ldr	r0, [r3, #0]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	6819      	ldr	r1, [r3, #0]
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	f7ff f981 	bl	80032bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	4a8f      	ldr	r2, [pc, #572]	; (80041fc <HAL_ADC_ConfigChannel+0x67c>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	f040 8131 	bne.w	8004228 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10b      	bne.n	8003fee <HAL_ADC_ConfigChannel+0x46e>
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	0e9b      	lsrs	r3, r3, #26
 8003fdc:	3301      	adds	r3, #1
 8003fde:	f003 031f 	and.w	r3, r3, #31
 8003fe2:	2b09      	cmp	r3, #9
 8003fe4:	bf94      	ite	ls
 8003fe6:	2301      	movls	r3, #1
 8003fe8:	2300      	movhi	r3, #0
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	e019      	b.n	8004022 <HAL_ADC_ConfigChannel+0x4a2>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ff6:	fa93 f3a3 	rbit	r3, r3
 8003ffa:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003ffc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ffe:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004000:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004002:	2b00      	cmp	r3, #0
 8004004:	d101      	bne.n	800400a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8004006:	2320      	movs	r3, #32
 8004008:	e003      	b.n	8004012 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800400a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800400c:	fab3 f383 	clz	r3, r3
 8004010:	b2db      	uxtb	r3, r3
 8004012:	3301      	adds	r3, #1
 8004014:	f003 031f 	and.w	r3, r3, #31
 8004018:	2b09      	cmp	r3, #9
 800401a:	bf94      	ite	ls
 800401c:	2301      	movls	r3, #1
 800401e:	2300      	movhi	r3, #0
 8004020:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004022:	2b00      	cmp	r3, #0
 8004024:	d079      	beq.n	800411a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800402e:	2b00      	cmp	r3, #0
 8004030:	d107      	bne.n	8004042 <HAL_ADC_ConfigChannel+0x4c2>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	0e9b      	lsrs	r3, r3, #26
 8004038:	3301      	adds	r3, #1
 800403a:	069b      	lsls	r3, r3, #26
 800403c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004040:	e015      	b.n	800406e <HAL_ADC_ConfigChannel+0x4ee>
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004048:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800404a:	fa93 f3a3 	rbit	r3, r3
 800404e:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004050:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004052:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004054:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004056:	2b00      	cmp	r3, #0
 8004058:	d101      	bne.n	800405e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800405a:	2320      	movs	r3, #32
 800405c:	e003      	b.n	8004066 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800405e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004060:	fab3 f383 	clz	r3, r3
 8004064:	b2db      	uxtb	r3, r3
 8004066:	3301      	adds	r3, #1
 8004068:	069b      	lsls	r3, r3, #26
 800406a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004076:	2b00      	cmp	r3, #0
 8004078:	d109      	bne.n	800408e <HAL_ADC_ConfigChannel+0x50e>
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	0e9b      	lsrs	r3, r3, #26
 8004080:	3301      	adds	r3, #1
 8004082:	f003 031f 	and.w	r3, r3, #31
 8004086:	2101      	movs	r1, #1
 8004088:	fa01 f303 	lsl.w	r3, r1, r3
 800408c:	e017      	b.n	80040be <HAL_ADC_ConfigChannel+0x53e>
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004094:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004096:	fa93 f3a3 	rbit	r3, r3
 800409a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800409c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800409e:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80040a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d101      	bne.n	80040aa <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80040a6:	2320      	movs	r3, #32
 80040a8:	e003      	b.n	80040b2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80040aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040ac:	fab3 f383 	clz	r3, r3
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	3301      	adds	r3, #1
 80040b4:	f003 031f 	and.w	r3, r3, #31
 80040b8:	2101      	movs	r1, #1
 80040ba:	fa01 f303 	lsl.w	r3, r1, r3
 80040be:	ea42 0103 	orr.w	r1, r2, r3
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d10a      	bne.n	80040e4 <HAL_ADC_ConfigChannel+0x564>
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	0e9b      	lsrs	r3, r3, #26
 80040d4:	3301      	adds	r3, #1
 80040d6:	f003 021f 	and.w	r2, r3, #31
 80040da:	4613      	mov	r3, r2
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	4413      	add	r3, r2
 80040e0:	051b      	lsls	r3, r3, #20
 80040e2:	e018      	b.n	8004116 <HAL_ADC_ConfigChannel+0x596>
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ec:	fa93 f3a3 	rbit	r3, r3
 80040f0:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80040f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80040f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80040fc:	2320      	movs	r3, #32
 80040fe:	e003      	b.n	8004108 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8004100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004102:	fab3 f383 	clz	r3, r3
 8004106:	b2db      	uxtb	r3, r3
 8004108:	3301      	adds	r3, #1
 800410a:	f003 021f 	and.w	r2, r3, #31
 800410e:	4613      	mov	r3, r2
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	4413      	add	r3, r2
 8004114:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004116:	430b      	orrs	r3, r1
 8004118:	e081      	b.n	800421e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004122:	2b00      	cmp	r3, #0
 8004124:	d107      	bne.n	8004136 <HAL_ADC_ConfigChannel+0x5b6>
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	0e9b      	lsrs	r3, r3, #26
 800412c:	3301      	adds	r3, #1
 800412e:	069b      	lsls	r3, r3, #26
 8004130:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004134:	e015      	b.n	8004162 <HAL_ADC_ConfigChannel+0x5e2>
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800413c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800413e:	fa93 f3a3 	rbit	r3, r3
 8004142:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004146:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800414a:	2b00      	cmp	r3, #0
 800414c:	d101      	bne.n	8004152 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800414e:	2320      	movs	r3, #32
 8004150:	e003      	b.n	800415a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8004152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004154:	fab3 f383 	clz	r3, r3
 8004158:	b2db      	uxtb	r3, r3
 800415a:	3301      	adds	r3, #1
 800415c:	069b      	lsls	r3, r3, #26
 800415e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800416a:	2b00      	cmp	r3, #0
 800416c:	d109      	bne.n	8004182 <HAL_ADC_ConfigChannel+0x602>
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	0e9b      	lsrs	r3, r3, #26
 8004174:	3301      	adds	r3, #1
 8004176:	f003 031f 	and.w	r3, r3, #31
 800417a:	2101      	movs	r1, #1
 800417c:	fa01 f303 	lsl.w	r3, r1, r3
 8004180:	e017      	b.n	80041b2 <HAL_ADC_ConfigChannel+0x632>
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	fa93 f3a3 	rbit	r3, r3
 800418e:	61bb      	str	r3, [r7, #24]
  return result;
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004194:	6a3b      	ldr	r3, [r7, #32]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800419a:	2320      	movs	r3, #32
 800419c:	e003      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800419e:	6a3b      	ldr	r3, [r7, #32]
 80041a0:	fab3 f383 	clz	r3, r3
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	3301      	adds	r3, #1
 80041a8:	f003 031f 	and.w	r3, r3, #31
 80041ac:	2101      	movs	r1, #1
 80041ae:	fa01 f303 	lsl.w	r3, r1, r3
 80041b2:	ea42 0103 	orr.w	r1, r2, r3
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10d      	bne.n	80041de <HAL_ADC_ConfigChannel+0x65e>
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	0e9b      	lsrs	r3, r3, #26
 80041c8:	3301      	adds	r3, #1
 80041ca:	f003 021f 	and.w	r2, r3, #31
 80041ce:	4613      	mov	r3, r2
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	4413      	add	r3, r2
 80041d4:	3b1e      	subs	r3, #30
 80041d6:	051b      	lsls	r3, r3, #20
 80041d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80041dc:	e01e      	b.n	800421c <HAL_ADC_ConfigChannel+0x69c>
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	fa93 f3a3 	rbit	r3, r3
 80041ea:	60fb      	str	r3, [r7, #12]
  return result;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d104      	bne.n	8004200 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80041f6:	2320      	movs	r3, #32
 80041f8:	e006      	b.n	8004208 <HAL_ADC_ConfigChannel+0x688>
 80041fa:	bf00      	nop
 80041fc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	fab3 f383 	clz	r3, r3
 8004206:	b2db      	uxtb	r3, r3
 8004208:	3301      	adds	r3, #1
 800420a:	f003 021f 	and.w	r2, r3, #31
 800420e:	4613      	mov	r3, r2
 8004210:	005b      	lsls	r3, r3, #1
 8004212:	4413      	add	r3, r2
 8004214:	3b1e      	subs	r3, #30
 8004216:	051b      	lsls	r3, r3, #20
 8004218:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800421c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800421e:	683a      	ldr	r2, [r7, #0]
 8004220:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004222:	4619      	mov	r1, r3
 8004224:	f7ff f81e 	bl	8003264 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	4b44      	ldr	r3, [pc, #272]	; (8004340 <HAL_ADC_ConfigChannel+0x7c0>)
 800422e:	4013      	ands	r3, r2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d07a      	beq.n	800432a <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004234:	4843      	ldr	r0, [pc, #268]	; (8004344 <HAL_ADC_ConfigChannel+0x7c4>)
 8004236:	f7fe ff73 	bl	8003120 <LL_ADC_GetCommonPathInternalCh>
 800423a:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a41      	ldr	r2, [pc, #260]	; (8004348 <HAL_ADC_ConfigChannel+0x7c8>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d12c      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004248:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800424c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d126      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a3c      	ldr	r2, [pc, #240]	; (800434c <HAL_ADC_ConfigChannel+0x7cc>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d004      	beq.n	8004268 <HAL_ADC_ConfigChannel+0x6e8>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a3b      	ldr	r2, [pc, #236]	; (8004350 <HAL_ADC_ConfigChannel+0x7d0>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d15d      	bne.n	8004324 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004268:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800426c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004270:	4619      	mov	r1, r3
 8004272:	4834      	ldr	r0, [pc, #208]	; (8004344 <HAL_ADC_ConfigChannel+0x7c4>)
 8004274:	f7fe ff41 	bl	80030fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004278:	4b36      	ldr	r3, [pc, #216]	; (8004354 <HAL_ADC_ConfigChannel+0x7d4>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	099b      	lsrs	r3, r3, #6
 800427e:	4a36      	ldr	r2, [pc, #216]	; (8004358 <HAL_ADC_ConfigChannel+0x7d8>)
 8004280:	fba2 2303 	umull	r2, r3, r2, r3
 8004284:	099b      	lsrs	r3, r3, #6
 8004286:	1c5a      	adds	r2, r3, #1
 8004288:	4613      	mov	r3, r2
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	4413      	add	r3, r2
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004292:	e002      	b.n	800429a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	3b01      	subs	r3, #1
 8004298:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1f9      	bne.n	8004294 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042a0:	e040      	b.n	8004324 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a2d      	ldr	r2, [pc, #180]	; (800435c <HAL_ADC_ConfigChannel+0x7dc>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d118      	bne.n	80042de <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80042b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d112      	bne.n	80042de <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a23      	ldr	r2, [pc, #140]	; (800434c <HAL_ADC_ConfigChannel+0x7cc>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d004      	beq.n	80042cc <HAL_ADC_ConfigChannel+0x74c>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a22      	ldr	r2, [pc, #136]	; (8004350 <HAL_ADC_ConfigChannel+0x7d0>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d12d      	bne.n	8004328 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80042d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042d4:	4619      	mov	r1, r3
 80042d6:	481b      	ldr	r0, [pc, #108]	; (8004344 <HAL_ADC_ConfigChannel+0x7c4>)
 80042d8:	f7fe ff0f 	bl	80030fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042dc:	e024      	b.n	8004328 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a1f      	ldr	r2, [pc, #124]	; (8004360 <HAL_ADC_ConfigChannel+0x7e0>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d120      	bne.n	800432a <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80042e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80042ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d11a      	bne.n	800432a <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a14      	ldr	r2, [pc, #80]	; (800434c <HAL_ADC_ConfigChannel+0x7cc>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d115      	bne.n	800432a <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004302:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004306:	4619      	mov	r1, r3
 8004308:	480e      	ldr	r0, [pc, #56]	; (8004344 <HAL_ADC_ConfigChannel+0x7c4>)
 800430a:	f7fe fef6 	bl	80030fa <LL_ADC_SetCommonPathInternalCh>
 800430e:	e00c      	b.n	800432a <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004314:	f043 0220 	orr.w	r2, r3, #32
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004322:	e002      	b.n	800432a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004324:	bf00      	nop
 8004326:	e000      	b.n	800432a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004328:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004332:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004336:	4618      	mov	r0, r3
 8004338:	37d8      	adds	r7, #216	; 0xd8
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	80080000 	.word	0x80080000
 8004344:	50040300 	.word	0x50040300
 8004348:	c7520000 	.word	0xc7520000
 800434c:	50040000 	.word	0x50040000
 8004350:	50040200 	.word	0x50040200
 8004354:	20000034 	.word	0x20000034
 8004358:	053e2d63 	.word	0x053e2d63
 800435c:	cb840000 	.word	0xcb840000
 8004360:	80000001 	.word	0x80000001

08004364 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b088      	sub	sp, #32
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800436e:	2300      	movs	r3, #0
 8004370:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4618      	mov	r0, r3
 800437c:	f7ff f8a2 	bl	80034c4 <LL_ADC_REG_IsConversionOngoing>
 8004380:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4618      	mov	r0, r3
 8004388:	f7ff f8c3 	bl	8003512 <LL_ADC_INJ_IsConversionOngoing>
 800438c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d103      	bne.n	800439c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2b00      	cmp	r3, #0
 8004398:	f000 8098 	beq.w	80044cc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d02a      	beq.n	8004400 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	7e5b      	ldrb	r3, [r3, #25]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d126      	bne.n	8004400 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	7e1b      	ldrb	r3, [r3, #24]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d122      	bne.n	8004400 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80043ba:	2301      	movs	r3, #1
 80043bc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80043be:	e014      	b.n	80043ea <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	4a45      	ldr	r2, [pc, #276]	; (80044d8 <ADC_ConversionStop+0x174>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d90d      	bls.n	80043e4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043cc:	f043 0210 	orr.w	r2, r3, #16
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043d8:	f043 0201 	orr.w	r2, r3, #1
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e074      	b.n	80044ce <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	3301      	adds	r3, #1
 80043e8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f4:	2b40      	cmp	r3, #64	; 0x40
 80043f6:	d1e3      	bne.n	80043c0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2240      	movs	r2, #64	; 0x40
 80043fe:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	2b02      	cmp	r3, #2
 8004404:	d014      	beq.n	8004430 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4618      	mov	r0, r3
 800440c:	f7ff f85a 	bl	80034c4 <LL_ADC_REG_IsConversionOngoing>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00c      	beq.n	8004430 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4618      	mov	r0, r3
 800441c:	f7ff f817 	bl	800344e <LL_ADC_IsDisableOngoing>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d104      	bne.n	8004430 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4618      	mov	r0, r3
 800442c:	f7ff f836 	bl	800349c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d014      	beq.n	8004460 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4618      	mov	r0, r3
 800443c:	f7ff f869 	bl	8003512 <LL_ADC_INJ_IsConversionOngoing>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00c      	beq.n	8004460 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4618      	mov	r0, r3
 800444c:	f7fe ffff 	bl	800344e <LL_ADC_IsDisableOngoing>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d104      	bne.n	8004460 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f7ff f845 	bl	80034ea <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	2b02      	cmp	r3, #2
 8004464:	d005      	beq.n	8004472 <ADC_ConversionStop+0x10e>
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	2b03      	cmp	r3, #3
 800446a:	d105      	bne.n	8004478 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800446c:	230c      	movs	r3, #12
 800446e:	617b      	str	r3, [r7, #20]
        break;
 8004470:	e005      	b.n	800447e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004472:	2308      	movs	r3, #8
 8004474:	617b      	str	r3, [r7, #20]
        break;
 8004476:	e002      	b.n	800447e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004478:	2304      	movs	r3, #4
 800447a:	617b      	str	r3, [r7, #20]
        break;
 800447c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800447e:	f7fe fdf9 	bl	8003074 <HAL_GetTick>
 8004482:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004484:	e01b      	b.n	80044be <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004486:	f7fe fdf5 	bl	8003074 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	2b05      	cmp	r3, #5
 8004492:	d914      	bls.n	80044be <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	689a      	ldr	r2, [r3, #8]
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	4013      	ands	r3, r2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00d      	beq.n	80044be <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044a6:	f043 0210 	orr.w	r2, r3, #16
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044b2:	f043 0201 	orr.w	r2, r3, #1
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e007      	b.n	80044ce <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689a      	ldr	r2, [r3, #8]
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	4013      	ands	r3, r2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1dc      	bne.n	8004486 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3720      	adds	r7, #32
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	a33fffff 	.word	0xa33fffff

080044dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80044e4:	2300      	movs	r3, #0
 80044e6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4618      	mov	r0, r3
 80044ee:	f7fe ff9b 	bl	8003428 <LL_ADC_IsEnabled>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d169      	bne.n	80045cc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689a      	ldr	r2, [r3, #8]
 80044fe:	4b36      	ldr	r3, [pc, #216]	; (80045d8 <ADC_Enable+0xfc>)
 8004500:	4013      	ands	r3, r2
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00d      	beq.n	8004522 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450a:	f043 0210 	orr.w	r2, r3, #16
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004516:	f043 0201 	orr.w	r2, r3, #1
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e055      	b.n	80045ce <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4618      	mov	r0, r3
 8004528:	f7fe ff56 	bl	80033d8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800452c:	482b      	ldr	r0, [pc, #172]	; (80045dc <ADC_Enable+0x100>)
 800452e:	f7fe fdf7 	bl	8003120 <LL_ADC_GetCommonPathInternalCh>
 8004532:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004534:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004538:	2b00      	cmp	r3, #0
 800453a:	d013      	beq.n	8004564 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800453c:	4b28      	ldr	r3, [pc, #160]	; (80045e0 <ADC_Enable+0x104>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	099b      	lsrs	r3, r3, #6
 8004542:	4a28      	ldr	r2, [pc, #160]	; (80045e4 <ADC_Enable+0x108>)
 8004544:	fba2 2303 	umull	r2, r3, r2, r3
 8004548:	099b      	lsrs	r3, r3, #6
 800454a:	1c5a      	adds	r2, r3, #1
 800454c:	4613      	mov	r3, r2
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	4413      	add	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004556:	e002      	b.n	800455e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	3b01      	subs	r3, #1
 800455c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1f9      	bne.n	8004558 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004564:	f7fe fd86 	bl	8003074 <HAL_GetTick>
 8004568:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800456a:	e028      	b.n	80045be <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4618      	mov	r0, r3
 8004572:	f7fe ff59 	bl	8003428 <LL_ADC_IsEnabled>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d104      	bne.n	8004586 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f7fe ff29 	bl	80033d8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004586:	f7fe fd75 	bl	8003074 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	2b02      	cmp	r3, #2
 8004592:	d914      	bls.n	80045be <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0301 	and.w	r3, r3, #1
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d00d      	beq.n	80045be <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a6:	f043 0210 	orr.w	r2, r3, #16
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045b2:	f043 0201 	orr.w	r2, r3, #1
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e007      	b.n	80045ce <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0301 	and.w	r3, r3, #1
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d1cf      	bne.n	800456c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	8000003f 	.word	0x8000003f
 80045dc:	50040300 	.word	0x50040300
 80045e0:	20000034 	.word	0x20000034
 80045e4:	053e2d63 	.word	0x053e2d63

080045e8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4618      	mov	r0, r3
 80045f6:	f7fe ff2a 	bl	800344e <LL_ADC_IsDisableOngoing>
 80045fa:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4618      	mov	r0, r3
 8004602:	f7fe ff11 	bl	8003428 <LL_ADC_IsEnabled>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d047      	beq.n	800469c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d144      	bne.n	800469c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f003 030d 	and.w	r3, r3, #13
 800461c:	2b01      	cmp	r3, #1
 800461e:	d10c      	bne.n	800463a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4618      	mov	r0, r3
 8004626:	f7fe feeb 	bl	8003400 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2203      	movs	r2, #3
 8004630:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004632:	f7fe fd1f 	bl	8003074 <HAL_GetTick>
 8004636:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004638:	e029      	b.n	800468e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800463e:	f043 0210 	orr.w	r2, r3, #16
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800464a:	f043 0201 	orr.w	r2, r3, #1
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e023      	b.n	800469e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004656:	f7fe fd0d 	bl	8003074 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d914      	bls.n	800468e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00d      	beq.n	800468e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004676:	f043 0210 	orr.w	r2, r3, #16
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004682:	f043 0201 	orr.w	r2, r3, #1
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e007      	b.n	800469e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1dc      	bne.n	8004656 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <LL_ADC_IsEnabled>:
{
 80046a6:	b480      	push	{r7}
 80046a8:	b083      	sub	sp, #12
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f003 0301 	and.w	r3, r3, #1
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d101      	bne.n	80046be <LL_ADC_IsEnabled+0x18>
 80046ba:	2301      	movs	r3, #1
 80046bc:	e000      	b.n	80046c0 <LL_ADC_IsEnabled+0x1a>
 80046be:	2300      	movs	r3, #0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <LL_ADC_REG_IsConversionOngoing>:
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b04      	cmp	r3, #4
 80046de:	d101      	bne.n	80046e4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80046e0:	2301      	movs	r3, #1
 80046e2:	e000      	b.n	80046e6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
	...

080046f4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80046f4:	b590      	push	{r4, r7, lr}
 80046f6:	b09f      	sub	sp, #124	; 0x7c
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800470a:	2b01      	cmp	r3, #1
 800470c:	d101      	bne.n	8004712 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800470e:	2302      	movs	r3, #2
 8004710:	e093      	b.n	800483a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800471a:	2300      	movs	r3, #0
 800471c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800471e:	2300      	movs	r3, #0
 8004720:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a47      	ldr	r2, [pc, #284]	; (8004844 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d102      	bne.n	8004732 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800472c:	4b46      	ldr	r3, [pc, #280]	; (8004848 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800472e:	60bb      	str	r3, [r7, #8]
 8004730:	e001      	b.n	8004736 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004732:	2300      	movs	r3, #0
 8004734:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d10b      	bne.n	8004754 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004740:	f043 0220 	orr.w	r2, r3, #32
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e072      	b.n	800483a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	4618      	mov	r0, r3
 8004758:	f7ff ffb8 	bl	80046cc <LL_ADC_REG_IsConversionOngoing>
 800475c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4618      	mov	r0, r3
 8004764:	f7ff ffb2 	bl	80046cc <LL_ADC_REG_IsConversionOngoing>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d154      	bne.n	8004818 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800476e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004770:	2b00      	cmp	r3, #0
 8004772:	d151      	bne.n	8004818 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004774:	4b35      	ldr	r3, [pc, #212]	; (800484c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8004776:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d02c      	beq.n	80047da <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004780:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	6859      	ldr	r1, [r3, #4]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004792:	035b      	lsls	r3, r3, #13
 8004794:	430b      	orrs	r3, r1
 8004796:	431a      	orrs	r2, r3
 8004798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800479a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800479c:	4829      	ldr	r0, [pc, #164]	; (8004844 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800479e:	f7ff ff82 	bl	80046a6 <LL_ADC_IsEnabled>
 80047a2:	4604      	mov	r4, r0
 80047a4:	4828      	ldr	r0, [pc, #160]	; (8004848 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80047a6:	f7ff ff7e 	bl	80046a6 <LL_ADC_IsEnabled>
 80047aa:	4603      	mov	r3, r0
 80047ac:	431c      	orrs	r4, r3
 80047ae:	4828      	ldr	r0, [pc, #160]	; (8004850 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80047b0:	f7ff ff79 	bl	80046a6 <LL_ADC_IsEnabled>
 80047b4:	4603      	mov	r3, r0
 80047b6:	4323      	orrs	r3, r4
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d137      	bne.n	800482c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80047bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80047c4:	f023 030f 	bic.w	r3, r3, #15
 80047c8:	683a      	ldr	r2, [r7, #0]
 80047ca:	6811      	ldr	r1, [r2, #0]
 80047cc:	683a      	ldr	r2, [r7, #0]
 80047ce:	6892      	ldr	r2, [r2, #8]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	431a      	orrs	r2, r3
 80047d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047d6:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80047d8:	e028      	b.n	800482c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80047da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047e4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80047e6:	4817      	ldr	r0, [pc, #92]	; (8004844 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80047e8:	f7ff ff5d 	bl	80046a6 <LL_ADC_IsEnabled>
 80047ec:	4604      	mov	r4, r0
 80047ee:	4816      	ldr	r0, [pc, #88]	; (8004848 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80047f0:	f7ff ff59 	bl	80046a6 <LL_ADC_IsEnabled>
 80047f4:	4603      	mov	r3, r0
 80047f6:	431c      	orrs	r4, r3
 80047f8:	4815      	ldr	r0, [pc, #84]	; (8004850 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80047fa:	f7ff ff54 	bl	80046a6 <LL_ADC_IsEnabled>
 80047fe:	4603      	mov	r3, r0
 8004800:	4323      	orrs	r3, r4
 8004802:	2b00      	cmp	r3, #0
 8004804:	d112      	bne.n	800482c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004806:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800480e:	f023 030f 	bic.w	r3, r3, #15
 8004812:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004814:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004816:	e009      	b.n	800482c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800481c:	f043 0220 	orr.w	r2, r3, #32
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800482a:	e000      	b.n	800482e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800482c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004836:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800483a:	4618      	mov	r0, r3
 800483c:	377c      	adds	r7, #124	; 0x7c
 800483e:	46bd      	mov	sp, r7
 8004840:	bd90      	pop	{r4, r7, pc}
 8004842:	bf00      	nop
 8004844:	50040000 	.word	0x50040000
 8004848:	50040100 	.word	0x50040100
 800484c:	50040300 	.word	0x50040300
 8004850:	50040200 	.word	0x50040200

08004854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f003 0307 	and.w	r3, r3, #7
 8004862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004864:	4b0c      	ldr	r3, [pc, #48]	; (8004898 <__NVIC_SetPriorityGrouping+0x44>)
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004870:	4013      	ands	r3, r2
 8004872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800487c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004886:	4a04      	ldr	r2, [pc, #16]	; (8004898 <__NVIC_SetPriorityGrouping+0x44>)
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	60d3      	str	r3, [r2, #12]
}
 800488c:	bf00      	nop
 800488e:	3714      	adds	r7, #20
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr
 8004898:	e000ed00 	.word	0xe000ed00

0800489c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800489c:	b480      	push	{r7}
 800489e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048a0:	4b04      	ldr	r3, [pc, #16]	; (80048b4 <__NVIC_GetPriorityGrouping+0x18>)
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	0a1b      	lsrs	r3, r3, #8
 80048a6:	f003 0307 	and.w	r3, r3, #7
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr
 80048b4:	e000ed00 	.word	0xe000ed00

080048b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	4603      	mov	r3, r0
 80048c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	db0b      	blt.n	80048e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048ca:	79fb      	ldrb	r3, [r7, #7]
 80048cc:	f003 021f 	and.w	r2, r3, #31
 80048d0:	4907      	ldr	r1, [pc, #28]	; (80048f0 <__NVIC_EnableIRQ+0x38>)
 80048d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048d6:	095b      	lsrs	r3, r3, #5
 80048d8:	2001      	movs	r0, #1
 80048da:	fa00 f202 	lsl.w	r2, r0, r2
 80048de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	e000e100 	.word	0xe000e100

080048f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	4603      	mov	r3, r0
 80048fc:	6039      	str	r1, [r7, #0]
 80048fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004904:	2b00      	cmp	r3, #0
 8004906:	db0a      	blt.n	800491e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	b2da      	uxtb	r2, r3
 800490c:	490c      	ldr	r1, [pc, #48]	; (8004940 <__NVIC_SetPriority+0x4c>)
 800490e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004912:	0112      	lsls	r2, r2, #4
 8004914:	b2d2      	uxtb	r2, r2
 8004916:	440b      	add	r3, r1
 8004918:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800491c:	e00a      	b.n	8004934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	b2da      	uxtb	r2, r3
 8004922:	4908      	ldr	r1, [pc, #32]	; (8004944 <__NVIC_SetPriority+0x50>)
 8004924:	79fb      	ldrb	r3, [r7, #7]
 8004926:	f003 030f 	and.w	r3, r3, #15
 800492a:	3b04      	subs	r3, #4
 800492c:	0112      	lsls	r2, r2, #4
 800492e:	b2d2      	uxtb	r2, r2
 8004930:	440b      	add	r3, r1
 8004932:	761a      	strb	r2, [r3, #24]
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr
 8004940:	e000e100 	.word	0xe000e100
 8004944:	e000ed00 	.word	0xe000ed00

08004948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004948:	b480      	push	{r7}
 800494a:	b089      	sub	sp, #36	; 0x24
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f003 0307 	and.w	r3, r3, #7
 800495a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	f1c3 0307 	rsb	r3, r3, #7
 8004962:	2b04      	cmp	r3, #4
 8004964:	bf28      	it	cs
 8004966:	2304      	movcs	r3, #4
 8004968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	3304      	adds	r3, #4
 800496e:	2b06      	cmp	r3, #6
 8004970:	d902      	bls.n	8004978 <NVIC_EncodePriority+0x30>
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	3b03      	subs	r3, #3
 8004976:	e000      	b.n	800497a <NVIC_EncodePriority+0x32>
 8004978:	2300      	movs	r3, #0
 800497a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800497c:	f04f 32ff 	mov.w	r2, #4294967295
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	fa02 f303 	lsl.w	r3, r2, r3
 8004986:	43da      	mvns	r2, r3
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	401a      	ands	r2, r3
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004990:	f04f 31ff 	mov.w	r1, #4294967295
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	fa01 f303 	lsl.w	r3, r1, r3
 800499a:	43d9      	mvns	r1, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049a0:	4313      	orrs	r3, r2
         );
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3724      	adds	r7, #36	; 0x24
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b082      	sub	sp, #8
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f7ff ff4c 	bl	8004854 <__NVIC_SetPriorityGrouping>
}
 80049bc:	bf00      	nop
 80049be:	3708      	adds	r7, #8
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	4603      	mov	r3, r0
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
 80049d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80049d2:	2300      	movs	r3, #0
 80049d4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80049d6:	f7ff ff61 	bl	800489c <__NVIC_GetPriorityGrouping>
 80049da:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	68b9      	ldr	r1, [r7, #8]
 80049e0:	6978      	ldr	r0, [r7, #20]
 80049e2:	f7ff ffb1 	bl	8004948 <NVIC_EncodePriority>
 80049e6:	4602      	mov	r2, r0
 80049e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049ec:	4611      	mov	r1, r2
 80049ee:	4618      	mov	r0, r3
 80049f0:	f7ff ff80 	bl	80048f4 <__NVIC_SetPriority>
}
 80049f4:	bf00      	nop
 80049f6:	3718      	adds	r7, #24
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	4603      	mov	r3, r0
 8004a04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7ff ff54 	bl	80048b8 <__NVIC_EnableIRQ>
}
 8004a10:	bf00      	nop
 8004a12:	3708      	adds	r7, #8
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e098      	b.n	8004b5c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	461a      	mov	r2, r3
 8004a30:	4b4d      	ldr	r3, [pc, #308]	; (8004b68 <HAL_DMA_Init+0x150>)
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d80f      	bhi.n	8004a56 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	4b4b      	ldr	r3, [pc, #300]	; (8004b6c <HAL_DMA_Init+0x154>)
 8004a3e:	4413      	add	r3, r2
 8004a40:	4a4b      	ldr	r2, [pc, #300]	; (8004b70 <HAL_DMA_Init+0x158>)
 8004a42:	fba2 2303 	umull	r2, r3, r2, r3
 8004a46:	091b      	lsrs	r3, r3, #4
 8004a48:	009a      	lsls	r2, r3, #2
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a48      	ldr	r2, [pc, #288]	; (8004b74 <HAL_DMA_Init+0x15c>)
 8004a52:	641a      	str	r2, [r3, #64]	; 0x40
 8004a54:	e00e      	b.n	8004a74 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	4b46      	ldr	r3, [pc, #280]	; (8004b78 <HAL_DMA_Init+0x160>)
 8004a5e:	4413      	add	r3, r2
 8004a60:	4a43      	ldr	r2, [pc, #268]	; (8004b70 <HAL_DMA_Init+0x158>)
 8004a62:	fba2 2303 	umull	r2, r3, r2, r3
 8004a66:	091b      	lsrs	r3, r3, #4
 8004a68:	009a      	lsls	r2, r3, #2
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a42      	ldr	r2, [pc, #264]	; (8004b7c <HAL_DMA_Init+0x164>)
 8004a72:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2202      	movs	r2, #2
 8004a78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a8e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004a98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ab0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ace:	d039      	beq.n	8004b44 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad4:	4a27      	ldr	r2, [pc, #156]	; (8004b74 <HAL_DMA_Init+0x15c>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d11a      	bne.n	8004b10 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004ada:	4b29      	ldr	r3, [pc, #164]	; (8004b80 <HAL_DMA_Init+0x168>)
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae2:	f003 031c 	and.w	r3, r3, #28
 8004ae6:	210f      	movs	r1, #15
 8004ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8004aec:	43db      	mvns	r3, r3
 8004aee:	4924      	ldr	r1, [pc, #144]	; (8004b80 <HAL_DMA_Init+0x168>)
 8004af0:	4013      	ands	r3, r2
 8004af2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004af4:	4b22      	ldr	r3, [pc, #136]	; (8004b80 <HAL_DMA_Init+0x168>)
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6859      	ldr	r1, [r3, #4]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b00:	f003 031c 	and.w	r3, r3, #28
 8004b04:	fa01 f303 	lsl.w	r3, r1, r3
 8004b08:	491d      	ldr	r1, [pc, #116]	; (8004b80 <HAL_DMA_Init+0x168>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	600b      	str	r3, [r1, #0]
 8004b0e:	e019      	b.n	8004b44 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004b10:	4b1c      	ldr	r3, [pc, #112]	; (8004b84 <HAL_DMA_Init+0x16c>)
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b18:	f003 031c 	and.w	r3, r3, #28
 8004b1c:	210f      	movs	r1, #15
 8004b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b22:	43db      	mvns	r3, r3
 8004b24:	4917      	ldr	r1, [pc, #92]	; (8004b84 <HAL_DMA_Init+0x16c>)
 8004b26:	4013      	ands	r3, r2
 8004b28:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004b2a:	4b16      	ldr	r3, [pc, #88]	; (8004b84 <HAL_DMA_Init+0x16c>)
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6859      	ldr	r1, [r3, #4]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b36:	f003 031c 	and.w	r3, r3, #28
 8004b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3e:	4911      	ldr	r1, [pc, #68]	; (8004b84 <HAL_DMA_Init+0x16c>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3714      	adds	r7, #20
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr
 8004b68:	40020407 	.word	0x40020407
 8004b6c:	bffdfff8 	.word	0xbffdfff8
 8004b70:	cccccccd 	.word	0xcccccccd
 8004b74:	40020000 	.word	0x40020000
 8004b78:	bffdfbf8 	.word	0xbffdfbf8
 8004b7c:	40020400 	.word	0x40020400
 8004b80:	400200a8 	.word	0x400200a8
 8004b84:	400204a8 	.word	0x400204a8

08004b88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b086      	sub	sp, #24
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	607a      	str	r2, [r7, #4]
 8004b94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b96:	2300      	movs	r3, #0
 8004b98:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_DMA_Start_IT+0x20>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e04b      	b.n	8004c40 <HAL_DMA_Start_IT+0xb8>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d13a      	bne.n	8004c32 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2202      	movs	r2, #2
 8004bc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f022 0201 	bic.w	r2, r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	68b9      	ldr	r1, [r7, #8]
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f000 f95f 	bl	8004ea4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d008      	beq.n	8004c00 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f042 020e 	orr.w	r2, r2, #14
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	e00f      	b.n	8004c20 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0204 	bic.w	r2, r2, #4
 8004c0e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 020a 	orr.w	r2, r2, #10
 8004c1e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f042 0201 	orr.w	r2, r2, #1
 8004c2e:	601a      	str	r2, [r3, #0]
 8004c30:	e005      	b.n	8004c3e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004c3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3718      	adds	r7, #24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b085      	sub	sp, #20
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c50:	2300      	movs	r3, #0
 8004c52:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d008      	beq.n	8004c72 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2204      	movs	r2, #4
 8004c64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e022      	b.n	8004cb8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 020e 	bic.w	r2, r2, #14
 8004c80:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 0201 	bic.w	r2, r2, #1
 8004c90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c96:	f003 021c 	and.w	r2, r3, #28
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ca4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8004cb6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3714      	adds	r7, #20
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d005      	beq.n	8004ce8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2204      	movs	r2, #4
 8004ce0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	73fb      	strb	r3, [r7, #15]
 8004ce6:	e029      	b.n	8004d3c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 020e 	bic.w	r2, r2, #14
 8004cf6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f022 0201 	bic.w	r2, r2, #1
 8004d06:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d0c:	f003 021c 	and.w	r2, r3, #28
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d14:	2101      	movs	r1, #1
 8004d16:	fa01 f202 	lsl.w	r2, r1, r2
 8004d1a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d003      	beq.n	8004d3c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	4798      	blx	r3
    }
  }
  return status;
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b084      	sub	sp, #16
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d62:	f003 031c 	and.w	r3, r3, #28
 8004d66:	2204      	movs	r2, #4
 8004d68:	409a      	lsls	r2, r3
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d026      	beq.n	8004dc0 <HAL_DMA_IRQHandler+0x7a>
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	f003 0304 	and.w	r3, r3, #4
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d021      	beq.n	8004dc0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0320 	and.w	r3, r3, #32
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d107      	bne.n	8004d9a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f022 0204 	bic.w	r2, r2, #4
 8004d98:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d9e:	f003 021c 	and.w	r2, r3, #28
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da6:	2104      	movs	r1, #4
 8004da8:	fa01 f202 	lsl.w	r2, r1, r2
 8004dac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d071      	beq.n	8004e9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004dbe:	e06c      	b.n	8004e9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc4:	f003 031c 	and.w	r3, r3, #28
 8004dc8:	2202      	movs	r2, #2
 8004dca:	409a      	lsls	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d02e      	beq.n	8004e32 <HAL_DMA_IRQHandler+0xec>
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d029      	beq.n	8004e32 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0320 	and.w	r3, r3, #32
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d10b      	bne.n	8004e04 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 020a 	bic.w	r2, r2, #10
 8004dfa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e08:	f003 021c 	and.w	r2, r3, #28
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e10:	2102      	movs	r1, #2
 8004e12:	fa01 f202 	lsl.w	r2, r1, r2
 8004e16:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d038      	beq.n	8004e9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004e30:	e033      	b.n	8004e9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e36:	f003 031c 	and.w	r3, r3, #28
 8004e3a:	2208      	movs	r2, #8
 8004e3c:	409a      	lsls	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	4013      	ands	r3, r2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d02a      	beq.n	8004e9c <HAL_DMA_IRQHandler+0x156>
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	f003 0308 	and.w	r3, r3, #8
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d025      	beq.n	8004e9c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f022 020e 	bic.w	r2, r2, #14
 8004e5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e64:	f003 021c 	and.w	r2, r3, #28
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	fa01 f202 	lsl.w	r2, r1, r2
 8004e72:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d004      	beq.n	8004e9c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004e9a:	bf00      	nop
 8004e9c:	bf00      	nop
}
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	607a      	str	r2, [r7, #4]
 8004eb0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb6:	f003 021c 	and.w	r2, r3, #28
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebe:	2101      	movs	r1, #1
 8004ec0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ec4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	683a      	ldr	r2, [r7, #0]
 8004ecc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	2b10      	cmp	r3, #16
 8004ed4:	d108      	bne.n	8004ee8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004ee6:	e007      	b.n	8004ef8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68ba      	ldr	r2, [r7, #8]
 8004eee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	60da      	str	r2, [r3, #12]
}
 8004ef8:	bf00      	nop
 8004efa:	3714      	adds	r7, #20
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b087      	sub	sp, #28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f12:	e17f      	b.n	8005214 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	2101      	movs	r1, #1
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f20:	4013      	ands	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	f000 8171 	beq.w	800520e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f003 0303 	and.w	r3, r3, #3
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d005      	beq.n	8004f44 <HAL_GPIO_Init+0x40>
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f003 0303 	and.w	r3, r3, #3
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d130      	bne.n	8004fa6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	005b      	lsls	r3, r3, #1
 8004f4e:	2203      	movs	r2, #3
 8004f50:	fa02 f303 	lsl.w	r3, r2, r3
 8004f54:	43db      	mvns	r3, r3
 8004f56:	693a      	ldr	r2, [r7, #16]
 8004f58:	4013      	ands	r3, r2
 8004f5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	68da      	ldr	r2, [r3, #12]
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	005b      	lsls	r3, r3, #1
 8004f64:	fa02 f303 	lsl.w	r3, r2, r3
 8004f68:	693a      	ldr	r2, [r7, #16]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	693a      	ldr	r2, [r7, #16]
 8004f72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f82:	43db      	mvns	r3, r3
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	4013      	ands	r3, r2
 8004f88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	091b      	lsrs	r3, r3, #4
 8004f90:	f003 0201 	and.w	r2, r3, #1
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	693a      	ldr	r2, [r7, #16]
 8004fa4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f003 0303 	and.w	r3, r3, #3
 8004fae:	2b03      	cmp	r3, #3
 8004fb0:	d118      	bne.n	8004fe4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004fb8:	2201      	movs	r2, #1
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc0:	43db      	mvns	r3, r3
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	08db      	lsrs	r3, r3, #3
 8004fce:	f003 0201 	and.w	r2, r3, #1
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd8:	693a      	ldr	r2, [r7, #16]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f003 0303 	and.w	r3, r3, #3
 8004fec:	2b03      	cmp	r3, #3
 8004fee:	d017      	beq.n	8005020 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	2203      	movs	r2, #3
 8004ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8005000:	43db      	mvns	r3, r3
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	4013      	ands	r3, r2
 8005006:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	005b      	lsls	r3, r3, #1
 8005010:	fa02 f303 	lsl.w	r3, r2, r3
 8005014:	693a      	ldr	r2, [r7, #16]
 8005016:	4313      	orrs	r3, r2
 8005018:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f003 0303 	and.w	r3, r3, #3
 8005028:	2b02      	cmp	r3, #2
 800502a:	d123      	bne.n	8005074 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	08da      	lsrs	r2, r3, #3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	3208      	adds	r2, #8
 8005034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005038:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	f003 0307 	and.w	r3, r3, #7
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	220f      	movs	r2, #15
 8005044:	fa02 f303 	lsl.w	r3, r2, r3
 8005048:	43db      	mvns	r3, r3
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	4013      	ands	r3, r2
 800504e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	691a      	ldr	r2, [r3, #16]
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	f003 0307 	and.w	r3, r3, #7
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	fa02 f303 	lsl.w	r3, r2, r3
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	4313      	orrs	r3, r2
 8005064:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	08da      	lsrs	r2, r3, #3
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	3208      	adds	r2, #8
 800506e:	6939      	ldr	r1, [r7, #16]
 8005070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	2203      	movs	r2, #3
 8005080:	fa02 f303 	lsl.w	r3, r2, r3
 8005084:	43db      	mvns	r3, r3
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	4013      	ands	r3, r2
 800508a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f003 0203 	and.w	r2, r3, #3
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	fa02 f303 	lsl.w	r3, r2, r3
 800509c:	693a      	ldr	r2, [r7, #16]
 800509e:	4313      	orrs	r3, r2
 80050a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	f000 80ac 	beq.w	800520e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050b6:	4b5f      	ldr	r3, [pc, #380]	; (8005234 <HAL_GPIO_Init+0x330>)
 80050b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050ba:	4a5e      	ldr	r2, [pc, #376]	; (8005234 <HAL_GPIO_Init+0x330>)
 80050bc:	f043 0301 	orr.w	r3, r3, #1
 80050c0:	6613      	str	r3, [r2, #96]	; 0x60
 80050c2:	4b5c      	ldr	r3, [pc, #368]	; (8005234 <HAL_GPIO_Init+0x330>)
 80050c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	60bb      	str	r3, [r7, #8]
 80050cc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80050ce:	4a5a      	ldr	r2, [pc, #360]	; (8005238 <HAL_GPIO_Init+0x334>)
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	089b      	lsrs	r3, r3, #2
 80050d4:	3302      	adds	r3, #2
 80050d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050da:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	f003 0303 	and.w	r3, r3, #3
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	220f      	movs	r2, #15
 80050e6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ea:	43db      	mvns	r3, r3
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	4013      	ands	r3, r2
 80050f0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80050f8:	d025      	beq.n	8005146 <HAL_GPIO_Init+0x242>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a4f      	ldr	r2, [pc, #316]	; (800523c <HAL_GPIO_Init+0x338>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d01f      	beq.n	8005142 <HAL_GPIO_Init+0x23e>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a4e      	ldr	r2, [pc, #312]	; (8005240 <HAL_GPIO_Init+0x33c>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d019      	beq.n	800513e <HAL_GPIO_Init+0x23a>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a4d      	ldr	r2, [pc, #308]	; (8005244 <HAL_GPIO_Init+0x340>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d013      	beq.n	800513a <HAL_GPIO_Init+0x236>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a4c      	ldr	r2, [pc, #304]	; (8005248 <HAL_GPIO_Init+0x344>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d00d      	beq.n	8005136 <HAL_GPIO_Init+0x232>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a4b      	ldr	r2, [pc, #300]	; (800524c <HAL_GPIO_Init+0x348>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d007      	beq.n	8005132 <HAL_GPIO_Init+0x22e>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a4a      	ldr	r2, [pc, #296]	; (8005250 <HAL_GPIO_Init+0x34c>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d101      	bne.n	800512e <HAL_GPIO_Init+0x22a>
 800512a:	2306      	movs	r3, #6
 800512c:	e00c      	b.n	8005148 <HAL_GPIO_Init+0x244>
 800512e:	2307      	movs	r3, #7
 8005130:	e00a      	b.n	8005148 <HAL_GPIO_Init+0x244>
 8005132:	2305      	movs	r3, #5
 8005134:	e008      	b.n	8005148 <HAL_GPIO_Init+0x244>
 8005136:	2304      	movs	r3, #4
 8005138:	e006      	b.n	8005148 <HAL_GPIO_Init+0x244>
 800513a:	2303      	movs	r3, #3
 800513c:	e004      	b.n	8005148 <HAL_GPIO_Init+0x244>
 800513e:	2302      	movs	r3, #2
 8005140:	e002      	b.n	8005148 <HAL_GPIO_Init+0x244>
 8005142:	2301      	movs	r3, #1
 8005144:	e000      	b.n	8005148 <HAL_GPIO_Init+0x244>
 8005146:	2300      	movs	r3, #0
 8005148:	697a      	ldr	r2, [r7, #20]
 800514a:	f002 0203 	and.w	r2, r2, #3
 800514e:	0092      	lsls	r2, r2, #2
 8005150:	4093      	lsls	r3, r2
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	4313      	orrs	r3, r2
 8005156:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005158:	4937      	ldr	r1, [pc, #220]	; (8005238 <HAL_GPIO_Init+0x334>)
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	089b      	lsrs	r3, r3, #2
 800515e:	3302      	adds	r3, #2
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005166:	4b3b      	ldr	r3, [pc, #236]	; (8005254 <HAL_GPIO_Init+0x350>)
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	43db      	mvns	r3, r3
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	4013      	ands	r3, r2
 8005174:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d003      	beq.n	800518a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	4313      	orrs	r3, r2
 8005188:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800518a:	4a32      	ldr	r2, [pc, #200]	; (8005254 <HAL_GPIO_Init+0x350>)
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005190:	4b30      	ldr	r3, [pc, #192]	; (8005254 <HAL_GPIO_Init+0x350>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	43db      	mvns	r3, r3
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	4013      	ands	r3, r2
 800519e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d003      	beq.n	80051b4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80051ac:	693a      	ldr	r2, [r7, #16]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80051b4:	4a27      	ldr	r2, [pc, #156]	; (8005254 <HAL_GPIO_Init+0x350>)
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80051ba:	4b26      	ldr	r3, [pc, #152]	; (8005254 <HAL_GPIO_Init+0x350>)
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	43db      	mvns	r3, r3
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	4013      	ands	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d003      	beq.n	80051de <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	4313      	orrs	r3, r2
 80051dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80051de:	4a1d      	ldr	r2, [pc, #116]	; (8005254 <HAL_GPIO_Init+0x350>)
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80051e4:	4b1b      	ldr	r3, [pc, #108]	; (8005254 <HAL_GPIO_Init+0x350>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	43db      	mvns	r3, r3
 80051ee:	693a      	ldr	r2, [r7, #16]
 80051f0:	4013      	ands	r3, r2
 80051f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d003      	beq.n	8005208 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	4313      	orrs	r3, r2
 8005206:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005208:	4a12      	ldr	r2, [pc, #72]	; (8005254 <HAL_GPIO_Init+0x350>)
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	3301      	adds	r3, #1
 8005212:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	fa22 f303 	lsr.w	r3, r2, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	f47f ae78 	bne.w	8004f14 <HAL_GPIO_Init+0x10>
  }
}
 8005224:	bf00      	nop
 8005226:	bf00      	nop
 8005228:	371c      	adds	r7, #28
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	40021000 	.word	0x40021000
 8005238:	40010000 	.word	0x40010000
 800523c:	48000400 	.word	0x48000400
 8005240:	48000800 	.word	0x48000800
 8005244:	48000c00 	.word	0x48000c00
 8005248:	48001000 	.word	0x48001000
 800524c:	48001400 	.word	0x48001400
 8005250:	48001800 	.word	0x48001800
 8005254:	40010400 	.word	0x40010400

08005258 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	460b      	mov	r3, r1
 8005262:	807b      	strh	r3, [r7, #2]
 8005264:	4613      	mov	r3, r2
 8005266:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005268:	787b      	ldrb	r3, [r7, #1]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d003      	beq.n	8005276 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800526e:	887a      	ldrh	r2, [r7, #2]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005274:	e002      	b.n	800527c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005276:	887a      	ldrh	r2, [r7, #2]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	4603      	mov	r3, r0
 8005290:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005292:	4b08      	ldr	r3, [pc, #32]	; (80052b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005294:	695a      	ldr	r2, [r3, #20]
 8005296:	88fb      	ldrh	r3, [r7, #6]
 8005298:	4013      	ands	r3, r2
 800529a:	2b00      	cmp	r3, #0
 800529c:	d006      	beq.n	80052ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800529e:	4a05      	ldr	r2, [pc, #20]	; (80052b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052a0:	88fb      	ldrh	r3, [r7, #6]
 80052a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80052a4:	88fb      	ldrh	r3, [r7, #6]
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7fd f892 	bl	80023d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80052ac:	bf00      	nop
 80052ae:	3708      	adds	r7, #8
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	40010400 	.word	0x40010400

080052b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e08d      	b.n	80053e6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d106      	bne.n	80052e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f7fd fa5c 	bl	800279c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2224      	movs	r2, #36	; 0x24
 80052e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f022 0201 	bic.w	r2, r2, #1
 80052fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005308:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	689a      	ldr	r2, [r3, #8]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005318:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	2b01      	cmp	r3, #1
 8005320:	d107      	bne.n	8005332 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689a      	ldr	r2, [r3, #8]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800532e:	609a      	str	r2, [r3, #8]
 8005330:	e006      	b.n	8005340 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	689a      	ldr	r2, [r3, #8]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800533e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	2b02      	cmp	r3, #2
 8005346:	d108      	bne.n	800535a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005356:	605a      	str	r2, [r3, #4]
 8005358:	e007      	b.n	800536a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005368:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	6812      	ldr	r2, [r2, #0]
 8005374:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005378:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800537c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68da      	ldr	r2, [r3, #12]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800538c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	691a      	ldr	r2, [r3, #16]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	430a      	orrs	r2, r1
 80053a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	69d9      	ldr	r1, [r3, #28]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a1a      	ldr	r2, [r3, #32]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	430a      	orrs	r2, r1
 80053b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f042 0201 	orr.w	r2, r2, #1
 80053c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2220      	movs	r2, #32
 80053d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3708      	adds	r7, #8
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
	...

080053f0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b088      	sub	sp, #32
 80053f4:	af02      	add	r7, sp, #8
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	607a      	str	r2, [r7, #4]
 80053fa:	461a      	mov	r2, r3
 80053fc:	460b      	mov	r3, r1
 80053fe:	817b      	strh	r3, [r7, #10]
 8005400:	4613      	mov	r3, r2
 8005402:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b20      	cmp	r3, #32
 800540e:	f040 80fd 	bne.w	800560c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005418:	2b01      	cmp	r3, #1
 800541a:	d101      	bne.n	8005420 <HAL_I2C_Master_Transmit+0x30>
 800541c:	2302      	movs	r3, #2
 800541e:	e0f6      	b.n	800560e <HAL_I2C_Master_Transmit+0x21e>
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005428:	f7fd fe24 	bl	8003074 <HAL_GetTick>
 800542c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	2319      	movs	r3, #25
 8005434:	2201      	movs	r2, #1
 8005436:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f000 fa0a 	bl	8005854 <I2C_WaitOnFlagUntilTimeout>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d001      	beq.n	800544a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e0e1      	b.n	800560e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2221      	movs	r2, #33	; 0x21
 800544e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2210      	movs	r2, #16
 8005456:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	893a      	ldrh	r2, [r7, #8]
 800546a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005476:	b29b      	uxth	r3, r3
 8005478:	2bff      	cmp	r3, #255	; 0xff
 800547a:	d906      	bls.n	800548a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	22ff      	movs	r2, #255	; 0xff
 8005480:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8005482:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005486:	617b      	str	r3, [r7, #20]
 8005488:	e007      	b.n	800549a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800548e:	b29a      	uxth	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005494:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005498:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d024      	beq.n	80054ec <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a6:	781a      	ldrb	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054bc:	b29b      	uxth	r3, r3
 80054be:	3b01      	subs	r3, #1
 80054c0:	b29a      	uxth	r2, r3
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054ca:	3b01      	subs	r3, #1
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	3301      	adds	r3, #1
 80054da:	b2da      	uxtb	r2, r3
 80054dc:	8979      	ldrh	r1, [r7, #10]
 80054de:	4b4e      	ldr	r3, [pc, #312]	; (8005618 <HAL_I2C_Master_Transmit+0x228>)
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f000 fc05 	bl	8005cf4 <I2C_TransferConfig>
 80054ea:	e066      	b.n	80055ba <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054f0:	b2da      	uxtb	r2, r3
 80054f2:	8979      	ldrh	r1, [r7, #10]
 80054f4:	4b48      	ldr	r3, [pc, #288]	; (8005618 <HAL_I2C_Master_Transmit+0x228>)
 80054f6:	9300      	str	r3, [sp, #0]
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f000 fbfa 	bl	8005cf4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005500:	e05b      	b.n	80055ba <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	6a39      	ldr	r1, [r7, #32]
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f000 f9fd 	bl	8005906 <I2C_WaitOnTXISFlagUntilTimeout>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d001      	beq.n	8005516 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e07b      	b.n	800560e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551a:	781a      	ldrb	r2, [r3, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	1c5a      	adds	r2, r3, #1
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005530:	b29b      	uxth	r3, r3
 8005532:	3b01      	subs	r3, #1
 8005534:	b29a      	uxth	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800553e:	3b01      	subs	r3, #1
 8005540:	b29a      	uxth	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800554a:	b29b      	uxth	r3, r3
 800554c:	2b00      	cmp	r3, #0
 800554e:	d034      	beq.n	80055ba <HAL_I2C_Master_Transmit+0x1ca>
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005554:	2b00      	cmp	r3, #0
 8005556:	d130      	bne.n	80055ba <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	9300      	str	r3, [sp, #0]
 800555c:	6a3b      	ldr	r3, [r7, #32]
 800555e:	2200      	movs	r2, #0
 8005560:	2180      	movs	r1, #128	; 0x80
 8005562:	68f8      	ldr	r0, [r7, #12]
 8005564:	f000 f976 	bl	8005854 <I2C_WaitOnFlagUntilTimeout>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d001      	beq.n	8005572 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e04d      	b.n	800560e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005576:	b29b      	uxth	r3, r3
 8005578:	2bff      	cmp	r3, #255	; 0xff
 800557a:	d90e      	bls.n	800559a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	22ff      	movs	r2, #255	; 0xff
 8005580:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005586:	b2da      	uxtb	r2, r3
 8005588:	8979      	ldrh	r1, [r7, #10]
 800558a:	2300      	movs	r3, #0
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f000 fbae 	bl	8005cf4 <I2C_TransferConfig>
 8005598:	e00f      	b.n	80055ba <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800559e:	b29a      	uxth	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	8979      	ldrh	r1, [r7, #10]
 80055ac:	2300      	movs	r3, #0
 80055ae:	9300      	str	r3, [sp, #0]
 80055b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f000 fb9d 	bl	8005cf4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055be:	b29b      	uxth	r3, r3
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d19e      	bne.n	8005502 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	6a39      	ldr	r1, [r7, #32]
 80055c8:	68f8      	ldr	r0, [r7, #12]
 80055ca:	f000 f9e3 	bl	8005994 <I2C_WaitOnSTOPFlagUntilTimeout>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d001      	beq.n	80055d8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e01a      	b.n	800560e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2220      	movs	r2, #32
 80055de:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	6859      	ldr	r1, [r3, #4]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	4b0c      	ldr	r3, [pc, #48]	; (800561c <HAL_I2C_Master_Transmit+0x22c>)
 80055ec:	400b      	ands	r3, r1
 80055ee:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2220      	movs	r2, #32
 80055f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005608:	2300      	movs	r3, #0
 800560a:	e000      	b.n	800560e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800560c:	2302      	movs	r3, #2
  }
}
 800560e:	4618      	mov	r0, r3
 8005610:	3718      	adds	r7, #24
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	80002000 	.word	0x80002000
 800561c:	fe00e800 	.word	0xfe00e800

08005620 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b088      	sub	sp, #32
 8005624:	af02      	add	r7, sp, #8
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	607a      	str	r2, [r7, #4]
 800562a:	461a      	mov	r2, r3
 800562c:	460b      	mov	r3, r1
 800562e:	817b      	strh	r3, [r7, #10]
 8005630:	4613      	mov	r3, r2
 8005632:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b20      	cmp	r3, #32
 800563e:	f040 80db 	bne.w	80057f8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005648:	2b01      	cmp	r3, #1
 800564a:	d101      	bne.n	8005650 <HAL_I2C_Master_Receive+0x30>
 800564c:	2302      	movs	r3, #2
 800564e:	e0d4      	b.n	80057fa <HAL_I2C_Master_Receive+0x1da>
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005658:	f7fd fd0c 	bl	8003074 <HAL_GetTick>
 800565c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	2319      	movs	r3, #25
 8005664:	2201      	movs	r2, #1
 8005666:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800566a:	68f8      	ldr	r0, [r7, #12]
 800566c:	f000 f8f2 	bl	8005854 <I2C_WaitOnFlagUntilTimeout>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e0bf      	b.n	80057fa <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2222      	movs	r2, #34	; 0x22
 800567e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2210      	movs	r2, #16
 8005686:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	893a      	ldrh	r2, [r7, #8]
 800569a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	2bff      	cmp	r3, #255	; 0xff
 80056aa:	d90e      	bls.n	80056ca <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2201      	movs	r2, #1
 80056b0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056b6:	b2da      	uxtb	r2, r3
 80056b8:	8979      	ldrh	r1, [r7, #10]
 80056ba:	4b52      	ldr	r3, [pc, #328]	; (8005804 <HAL_I2C_Master_Receive+0x1e4>)
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	f000 fb16 	bl	8005cf4 <I2C_TransferConfig>
 80056c8:	e06d      	b.n	80057a6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	8979      	ldrh	r1, [r7, #10]
 80056dc:	4b49      	ldr	r3, [pc, #292]	; (8005804 <HAL_I2C_Master_Receive+0x1e4>)
 80056de:	9300      	str	r3, [sp, #0]
 80056e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f000 fb05 	bl	8005cf4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80056ea:	e05c      	b.n	80057a6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	6a39      	ldr	r1, [r7, #32]
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f000 f993 	bl	8005a1c <I2C_WaitOnRXNEFlagUntilTimeout>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d001      	beq.n	8005700 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e07c      	b.n	80057fa <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570a:	b2d2      	uxtb	r2, r2
 800570c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005712:	1c5a      	adds	r2, r3, #1
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800571c:	3b01      	subs	r3, #1
 800571e:	b29a      	uxth	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005728:	b29b      	uxth	r3, r3
 800572a:	3b01      	subs	r3, #1
 800572c:	b29a      	uxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005736:	b29b      	uxth	r3, r3
 8005738:	2b00      	cmp	r3, #0
 800573a:	d034      	beq.n	80057a6 <HAL_I2C_Master_Receive+0x186>
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005740:	2b00      	cmp	r3, #0
 8005742:	d130      	bne.n	80057a6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	6a3b      	ldr	r3, [r7, #32]
 800574a:	2200      	movs	r2, #0
 800574c:	2180      	movs	r1, #128	; 0x80
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 f880 	bl	8005854 <I2C_WaitOnFlagUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e04d      	b.n	80057fa <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005762:	b29b      	uxth	r3, r3
 8005764:	2bff      	cmp	r3, #255	; 0xff
 8005766:	d90e      	bls.n	8005786 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	22ff      	movs	r2, #255	; 0xff
 800576c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005772:	b2da      	uxtb	r2, r3
 8005774:	8979      	ldrh	r1, [r7, #10]
 8005776:	2300      	movs	r3, #0
 8005778:	9300      	str	r3, [sp, #0]
 800577a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f000 fab8 	bl	8005cf4 <I2C_TransferConfig>
 8005784:	e00f      	b.n	80057a6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800578a:	b29a      	uxth	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005794:	b2da      	uxtb	r2, r3
 8005796:	8979      	ldrh	r1, [r7, #10]
 8005798:	2300      	movs	r3, #0
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80057a0:	68f8      	ldr	r0, [r7, #12]
 80057a2:	f000 faa7 	bl	8005cf4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d19d      	bne.n	80056ec <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057b0:	697a      	ldr	r2, [r7, #20]
 80057b2:	6a39      	ldr	r1, [r7, #32]
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f000 f8ed 	bl	8005994 <I2C_WaitOnSTOPFlagUntilTimeout>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d001      	beq.n	80057c4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	e01a      	b.n	80057fa <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2220      	movs	r2, #32
 80057ca:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6859      	ldr	r1, [r3, #4]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	4b0c      	ldr	r3, [pc, #48]	; (8005808 <HAL_I2C_Master_Receive+0x1e8>)
 80057d8:	400b      	ands	r3, r1
 80057da:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2220      	movs	r2, #32
 80057e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80057f4:	2300      	movs	r3, #0
 80057f6:	e000      	b.n	80057fa <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80057f8:	2302      	movs	r3, #2
  }
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3718      	adds	r7, #24
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	80002400 	.word	0x80002400
 8005808:	fe00e800 	.word	0xfe00e800

0800580c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	699b      	ldr	r3, [r3, #24]
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b02      	cmp	r3, #2
 8005820:	d103      	bne.n	800582a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2200      	movs	r2, #0
 8005828:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	f003 0301 	and.w	r3, r3, #1
 8005834:	2b01      	cmp	r3, #1
 8005836:	d007      	beq.n	8005848 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	699a      	ldr	r2, [r3, #24]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f042 0201 	orr.w	r2, r2, #1
 8005846:	619a      	str	r2, [r3, #24]
  }
}
 8005848:	bf00      	nop
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	603b      	str	r3, [r7, #0]
 8005860:	4613      	mov	r3, r2
 8005862:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005864:	e03b      	b.n	80058de <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005866:	69ba      	ldr	r2, [r7, #24]
 8005868:	6839      	ldr	r1, [r7, #0]
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f000 f962 	bl	8005b34 <I2C_IsErrorOccurred>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d001      	beq.n	800587a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e041      	b.n	80058fe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005880:	d02d      	beq.n	80058de <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005882:	f7fd fbf7 	bl	8003074 <HAL_GetTick>
 8005886:	4602      	mov	r2, r0
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	683a      	ldr	r2, [r7, #0]
 800588e:	429a      	cmp	r2, r3
 8005890:	d302      	bcc.n	8005898 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d122      	bne.n	80058de <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	699a      	ldr	r2, [r3, #24]
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	4013      	ands	r3, r2
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	bf0c      	ite	eq
 80058a8:	2301      	moveq	r3, #1
 80058aa:	2300      	movne	r3, #0
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	461a      	mov	r2, r3
 80058b0:	79fb      	ldrb	r3, [r7, #7]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d113      	bne.n	80058de <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058ba:	f043 0220 	orr.w	r2, r3, #32
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2220      	movs	r2, #32
 80058c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e00f      	b.n	80058fe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	699a      	ldr	r2, [r3, #24]
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	4013      	ands	r3, r2
 80058e8:	68ba      	ldr	r2, [r7, #8]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	bf0c      	ite	eq
 80058ee:	2301      	moveq	r3, #1
 80058f0:	2300      	movne	r3, #0
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	461a      	mov	r2, r3
 80058f6:	79fb      	ldrb	r3, [r7, #7]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d0b4      	beq.n	8005866 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3710      	adds	r7, #16
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b084      	sub	sp, #16
 800590a:	af00      	add	r7, sp, #0
 800590c:	60f8      	str	r0, [r7, #12]
 800590e:	60b9      	str	r1, [r7, #8]
 8005910:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005912:	e033      	b.n	800597c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	68b9      	ldr	r1, [r7, #8]
 8005918:	68f8      	ldr	r0, [r7, #12]
 800591a:	f000 f90b 	bl	8005b34 <I2C_IsErrorOccurred>
 800591e:	4603      	mov	r3, r0
 8005920:	2b00      	cmp	r3, #0
 8005922:	d001      	beq.n	8005928 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e031      	b.n	800598c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800592e:	d025      	beq.n	800597c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005930:	f7fd fba0 	bl	8003074 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	429a      	cmp	r2, r3
 800593e:	d302      	bcc.n	8005946 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d11a      	bne.n	800597c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	f003 0302 	and.w	r3, r3, #2
 8005950:	2b02      	cmp	r3, #2
 8005952:	d013      	beq.n	800597c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005958:	f043 0220 	orr.w	r2, r3, #32
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2220      	movs	r2, #32
 8005964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e007      	b.n	800598c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	f003 0302 	and.w	r3, r3, #2
 8005986:	2b02      	cmp	r3, #2
 8005988:	d1c4      	bne.n	8005914 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059a0:	e02f      	b.n	8005a02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	68b9      	ldr	r1, [r7, #8]
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	f000 f8c4 	bl	8005b34 <I2C_IsErrorOccurred>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d001      	beq.n	80059b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e02d      	b.n	8005a12 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059b6:	f7fd fb5d 	bl	8003074 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	68ba      	ldr	r2, [r7, #8]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d302      	bcc.n	80059cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d11a      	bne.n	8005a02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	f003 0320 	and.w	r3, r3, #32
 80059d6:	2b20      	cmp	r3, #32
 80059d8:	d013      	beq.n	8005a02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059de:	f043 0220 	orr.w	r2, r3, #32
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2220      	movs	r2, #32
 80059ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e007      	b.n	8005a12 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	699b      	ldr	r3, [r3, #24]
 8005a08:	f003 0320 	and.w	r3, r3, #32
 8005a0c:	2b20      	cmp	r3, #32
 8005a0e:	d1c8      	bne.n	80059a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
	...

08005a1c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b086      	sub	sp, #24
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005a2c:	e071      	b.n	8005b12 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	68b9      	ldr	r1, [r7, #8]
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	f000 f87e 	bl	8005b34 <I2C_IsErrorOccurred>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d001      	beq.n	8005a42 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	699b      	ldr	r3, [r3, #24]
 8005a48:	f003 0320 	and.w	r3, r3, #32
 8005a4c:	2b20      	cmp	r3, #32
 8005a4e:	d13b      	bne.n	8005ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8005a50:	7dfb      	ldrb	r3, [r7, #23]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d138      	bne.n	8005ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	2b04      	cmp	r3, #4
 8005a62:	d105      	bne.n	8005a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d001      	beq.n	8005a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	699b      	ldr	r3, [r3, #24]
 8005a76:	f003 0310 	and.w	r3, r3, #16
 8005a7a:	2b10      	cmp	r3, #16
 8005a7c:	d121      	bne.n	8005ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2210      	movs	r2, #16
 8005a84:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2204      	movs	r2, #4
 8005a8a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2220      	movs	r2, #32
 8005a92:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	6859      	ldr	r1, [r3, #4]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	4b24      	ldr	r3, [pc, #144]	; (8005b30 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8005aa0:	400b      	ands	r3, r1
 8005aa2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	75fb      	strb	r3, [r7, #23]
 8005ac0:	e002      	b.n	8005ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8005ac8:	f7fd fad4 	bl	8003074 <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	68ba      	ldr	r2, [r7, #8]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d302      	bcc.n	8005ade <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d119      	bne.n	8005b12 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8005ade:	7dfb      	ldrb	r3, [r7, #23]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d116      	bne.n	8005b12 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	699b      	ldr	r3, [r3, #24]
 8005aea:	f003 0304 	and.w	r3, r3, #4
 8005aee:	2b04      	cmp	r3, #4
 8005af0:	d00f      	beq.n	8005b12 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005af6:	f043 0220 	orr.w	r2, r3, #32
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2220      	movs	r2, #32
 8005b02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	f003 0304 	and.w	r3, r3, #4
 8005b1c:	2b04      	cmp	r3, #4
 8005b1e:	d002      	beq.n	8005b26 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8005b20:	7dfb      	ldrb	r3, [r7, #23]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d083      	beq.n	8005a2e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8005b26:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3718      	adds	r7, #24
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	fe00e800 	.word	0xfe00e800

08005b34 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b08a      	sub	sp, #40	; 0x28
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b40:	2300      	movs	r3, #0
 8005b42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	f003 0310 	and.w	r3, r3, #16
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d068      	beq.n	8005c32 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2210      	movs	r2, #16
 8005b66:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b68:	e049      	b.n	8005bfe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b70:	d045      	beq.n	8005bfe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005b72:	f7fd fa7f 	bl	8003074 <HAL_GetTick>
 8005b76:	4602      	mov	r2, r0
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	1ad3      	subs	r3, r2, r3
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d302      	bcc.n	8005b88 <I2C_IsErrorOccurred+0x54>
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d13a      	bne.n	8005bfe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b92:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b9a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	699b      	ldr	r3, [r3, #24]
 8005ba2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ba6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005baa:	d121      	bne.n	8005bf0 <I2C_IsErrorOccurred+0xbc>
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005bb2:	d01d      	beq.n	8005bf0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005bb4:	7cfb      	ldrb	r3, [r7, #19]
 8005bb6:	2b20      	cmp	r3, #32
 8005bb8:	d01a      	beq.n	8005bf0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005bc8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005bca:	f7fd fa53 	bl	8003074 <HAL_GetTick>
 8005bce:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bd0:	e00e      	b.n	8005bf0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005bd2:	f7fd fa4f 	bl	8003074 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	2b19      	cmp	r3, #25
 8005bde:	d907      	bls.n	8005bf0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005be0:	6a3b      	ldr	r3, [r7, #32]
 8005be2:	f043 0320 	orr.w	r3, r3, #32
 8005be6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8005bee:	e006      	b.n	8005bfe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	f003 0320 	and.w	r3, r3, #32
 8005bfa:	2b20      	cmp	r3, #32
 8005bfc:	d1e9      	bne.n	8005bd2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	f003 0320 	and.w	r3, r3, #32
 8005c08:	2b20      	cmp	r3, #32
 8005c0a:	d003      	beq.n	8005c14 <I2C_IsErrorOccurred+0xe0>
 8005c0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d0aa      	beq.n	8005b6a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005c14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d103      	bne.n	8005c24 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2220      	movs	r2, #32
 8005c22:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005c24:	6a3b      	ldr	r3, [r7, #32]
 8005c26:	f043 0304 	orr.w	r3, r3, #4
 8005c2a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00b      	beq.n	8005c5c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005c44:	6a3b      	ldr	r3, [r7, #32]
 8005c46:	f043 0301 	orr.w	r3, r3, #1
 8005c4a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00b      	beq.n	8005c7e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005c66:	6a3b      	ldr	r3, [r7, #32]
 8005c68:	f043 0308 	orr.w	r3, r3, #8
 8005c6c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005c76:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d00b      	beq.n	8005ca0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005c88:	6a3b      	ldr	r3, [r7, #32]
 8005c8a:	f043 0302 	orr.w	r3, r3, #2
 8005c8e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005ca0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d01c      	beq.n	8005ce2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005ca8:	68f8      	ldr	r0, [r7, #12]
 8005caa:	f7ff fdaf 	bl	800580c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	6859      	ldr	r1, [r3, #4]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	4b0d      	ldr	r3, [pc, #52]	; (8005cf0 <I2C_IsErrorOccurred+0x1bc>)
 8005cba:	400b      	ands	r3, r1
 8005cbc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cc2:	6a3b      	ldr	r3, [r7, #32]
 8005cc4:	431a      	orrs	r2, r3
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2220      	movs	r2, #32
 8005cce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005ce2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3728      	adds	r7, #40	; 0x28
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	fe00e800 	.word	0xfe00e800

08005cf4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b087      	sub	sp, #28
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	607b      	str	r3, [r7, #4]
 8005cfe:	460b      	mov	r3, r1
 8005d00:	817b      	strh	r3, [r7, #10]
 8005d02:	4613      	mov	r3, r2
 8005d04:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d06:	897b      	ldrh	r3, [r7, #10]
 8005d08:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d0c:	7a7b      	ldrb	r3, [r7, #9]
 8005d0e:	041b      	lsls	r3, r3, #16
 8005d10:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d14:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d1a:	6a3b      	ldr	r3, [r7, #32]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d22:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685a      	ldr	r2, [r3, #4]
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	0d5b      	lsrs	r3, r3, #21
 8005d2e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005d32:	4b08      	ldr	r3, [pc, #32]	; (8005d54 <I2C_TransferConfig+0x60>)
 8005d34:	430b      	orrs	r3, r1
 8005d36:	43db      	mvns	r3, r3
 8005d38:	ea02 0103 	and.w	r1, r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	697a      	ldr	r2, [r7, #20]
 8005d42:	430a      	orrs	r2, r1
 8005d44:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005d46:	bf00      	nop
 8005d48:	371c      	adds	r7, #28
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	03ff63ff 	.word	0x03ff63ff

08005d58 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b20      	cmp	r3, #32
 8005d6c:	d138      	bne.n	8005de0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d101      	bne.n	8005d7c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d78:	2302      	movs	r3, #2
 8005d7a:	e032      	b.n	8005de2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2224      	movs	r2, #36	; 0x24
 8005d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f022 0201 	bic.w	r2, r2, #1
 8005d9a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005daa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	6819      	ldr	r1, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	683a      	ldr	r2, [r7, #0]
 8005db8:	430a      	orrs	r2, r1
 8005dba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f042 0201 	orr.w	r2, r2, #1
 8005dca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2220      	movs	r2, #32
 8005dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	e000      	b.n	8005de2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005de0:	2302      	movs	r3, #2
  }
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	370c      	adds	r7, #12
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr

08005dee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005dee:	b480      	push	{r7}
 8005df0:	b085      	sub	sp, #20
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
 8005df6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	2b20      	cmp	r3, #32
 8005e02:	d139      	bne.n	8005e78 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d101      	bne.n	8005e12 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005e0e:	2302      	movs	r3, #2
 8005e10:	e033      	b.n	8005e7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2224      	movs	r2, #36	; 0x24
 8005e1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f022 0201 	bic.w	r2, r2, #1
 8005e30:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005e40:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	021b      	lsls	r3, r3, #8
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f042 0201 	orr.w	r2, r2, #1
 8005e62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2220      	movs	r2, #32
 8005e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005e74:	2300      	movs	r3, #0
 8005e76:	e000      	b.n	8005e7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005e78:	2302      	movs	r3, #2
  }
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3714      	adds	r7, #20
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
	...

08005e88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005e8c:	4b04      	ldr	r3, [pc, #16]	; (8005ea0 <HAL_PWREx_GetVoltageRange+0x18>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	40007000 	.word	0x40007000

08005ea4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b085      	sub	sp, #20
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005eb2:	d130      	bne.n	8005f16 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005eb4:	4b23      	ldr	r3, [pc, #140]	; (8005f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005ebc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ec0:	d038      	beq.n	8005f34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ec2:	4b20      	ldr	r3, [pc, #128]	; (8005f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005eca:	4a1e      	ldr	r2, [pc, #120]	; (8005f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ecc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ed0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ed2:	4b1d      	ldr	r3, [pc, #116]	; (8005f48 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2232      	movs	r2, #50	; 0x32
 8005ed8:	fb02 f303 	mul.w	r3, r2, r3
 8005edc:	4a1b      	ldr	r2, [pc, #108]	; (8005f4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005ede:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee2:	0c9b      	lsrs	r3, r3, #18
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ee8:	e002      	b.n	8005ef0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	3b01      	subs	r3, #1
 8005eee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ef0:	4b14      	ldr	r3, [pc, #80]	; (8005f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ef2:	695b      	ldr	r3, [r3, #20]
 8005ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ef8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005efc:	d102      	bne.n	8005f04 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1f2      	bne.n	8005eea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005f04:	4b0f      	ldr	r3, [pc, #60]	; (8005f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f10:	d110      	bne.n	8005f34 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005f12:	2303      	movs	r3, #3
 8005f14:	e00f      	b.n	8005f36 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005f16:	4b0b      	ldr	r3, [pc, #44]	; (8005f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005f1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f22:	d007      	beq.n	8005f34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005f24:	4b07      	ldr	r3, [pc, #28]	; (8005f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005f2c:	4a05      	ldr	r2, [pc, #20]	; (8005f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005f32:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3714      	adds	r7, #20
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	40007000 	.word	0x40007000
 8005f48:	20000034 	.word	0x20000034
 8005f4c:	431bde83 	.word	0x431bde83

08005f50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b088      	sub	sp, #32
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e3ca      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f62:	4b97      	ldr	r3, [pc, #604]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f003 030c 	and.w	r3, r3, #12
 8005f6a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f6c:	4b94      	ldr	r3, [pc, #592]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	f003 0303 	and.w	r3, r3, #3
 8005f74:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0310 	and.w	r3, r3, #16
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	f000 80e4 	beq.w	800614c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005f84:	69bb      	ldr	r3, [r7, #24]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d007      	beq.n	8005f9a <HAL_RCC_OscConfig+0x4a>
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	2b0c      	cmp	r3, #12
 8005f8e:	f040 808b 	bne.w	80060a8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	f040 8087 	bne.w	80060a8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005f9a:	4b89      	ldr	r3, [pc, #548]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0302 	and.w	r3, r3, #2
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d005      	beq.n	8005fb2 <HAL_RCC_OscConfig+0x62>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	699b      	ldr	r3, [r3, #24]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e3a2      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a1a      	ldr	r2, [r3, #32]
 8005fb6:	4b82      	ldr	r3, [pc, #520]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0308 	and.w	r3, r3, #8
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d004      	beq.n	8005fcc <HAL_RCC_OscConfig+0x7c>
 8005fc2:	4b7f      	ldr	r3, [pc, #508]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005fca:	e005      	b.n	8005fd8 <HAL_RCC_OscConfig+0x88>
 8005fcc:	4b7c      	ldr	r3, [pc, #496]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8005fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fd2:	091b      	lsrs	r3, r3, #4
 8005fd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d223      	bcs.n	8006024 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a1b      	ldr	r3, [r3, #32]
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f000 fd87 	bl	8006af4 <RCC_SetFlashLatencyFromMSIRange>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d001      	beq.n	8005ff0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	e383      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ff0:	4b73      	ldr	r3, [pc, #460]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a72      	ldr	r2, [pc, #456]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8005ff6:	f043 0308 	orr.w	r3, r3, #8
 8005ffa:	6013      	str	r3, [r2, #0]
 8005ffc:	4b70      	ldr	r3, [pc, #448]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	496d      	ldr	r1, [pc, #436]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 800600a:	4313      	orrs	r3, r2
 800600c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800600e:	4b6c      	ldr	r3, [pc, #432]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	021b      	lsls	r3, r3, #8
 800601c:	4968      	ldr	r1, [pc, #416]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 800601e:	4313      	orrs	r3, r2
 8006020:	604b      	str	r3, [r1, #4]
 8006022:	e025      	b.n	8006070 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006024:	4b66      	ldr	r3, [pc, #408]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a65      	ldr	r2, [pc, #404]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 800602a:	f043 0308 	orr.w	r3, r3, #8
 800602e:	6013      	str	r3, [r2, #0]
 8006030:	4b63      	ldr	r3, [pc, #396]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a1b      	ldr	r3, [r3, #32]
 800603c:	4960      	ldr	r1, [pc, #384]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 800603e:	4313      	orrs	r3, r2
 8006040:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006042:	4b5f      	ldr	r3, [pc, #380]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	69db      	ldr	r3, [r3, #28]
 800604e:	021b      	lsls	r3, r3, #8
 8006050:	495b      	ldr	r1, [pc, #364]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006052:	4313      	orrs	r3, r2
 8006054:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d109      	bne.n	8006070 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a1b      	ldr	r3, [r3, #32]
 8006060:	4618      	mov	r0, r3
 8006062:	f000 fd47 	bl	8006af4 <RCC_SetFlashLatencyFromMSIRange>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d001      	beq.n	8006070 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e343      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006070:	f000 fc4a 	bl	8006908 <HAL_RCC_GetSysClockFreq>
 8006074:	4602      	mov	r2, r0
 8006076:	4b52      	ldr	r3, [pc, #328]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	091b      	lsrs	r3, r3, #4
 800607c:	f003 030f 	and.w	r3, r3, #15
 8006080:	4950      	ldr	r1, [pc, #320]	; (80061c4 <HAL_RCC_OscConfig+0x274>)
 8006082:	5ccb      	ldrb	r3, [r1, r3]
 8006084:	f003 031f 	and.w	r3, r3, #31
 8006088:	fa22 f303 	lsr.w	r3, r2, r3
 800608c:	4a4e      	ldr	r2, [pc, #312]	; (80061c8 <HAL_RCC_OscConfig+0x278>)
 800608e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006090:	4b4e      	ldr	r3, [pc, #312]	; (80061cc <HAL_RCC_OscConfig+0x27c>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4618      	mov	r0, r3
 8006096:	f7fc fe01 	bl	8002c9c <HAL_InitTick>
 800609a:	4603      	mov	r3, r0
 800609c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800609e:	7bfb      	ldrb	r3, [r7, #15]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d052      	beq.n	800614a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80060a4:	7bfb      	ldrb	r3, [r7, #15]
 80060a6:	e327      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	699b      	ldr	r3, [r3, #24]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d032      	beq.n	8006116 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80060b0:	4b43      	ldr	r3, [pc, #268]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a42      	ldr	r2, [pc, #264]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80060b6:	f043 0301 	orr.w	r3, r3, #1
 80060ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80060bc:	f7fc ffda 	bl	8003074 <HAL_GetTick>
 80060c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80060c2:	e008      	b.n	80060d6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80060c4:	f7fc ffd6 	bl	8003074 <HAL_GetTick>
 80060c8:	4602      	mov	r2, r0
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	1ad3      	subs	r3, r2, r3
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d901      	bls.n	80060d6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80060d2:	2303      	movs	r3, #3
 80060d4:	e310      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80060d6:	4b3a      	ldr	r3, [pc, #232]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 0302 	and.w	r3, r3, #2
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d0f0      	beq.n	80060c4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80060e2:	4b37      	ldr	r3, [pc, #220]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a36      	ldr	r2, [pc, #216]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80060e8:	f043 0308 	orr.w	r3, r3, #8
 80060ec:	6013      	str	r3, [r2, #0]
 80060ee:	4b34      	ldr	r3, [pc, #208]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	4931      	ldr	r1, [pc, #196]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80060fc:	4313      	orrs	r3, r2
 80060fe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006100:	4b2f      	ldr	r3, [pc, #188]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	69db      	ldr	r3, [r3, #28]
 800610c:	021b      	lsls	r3, r3, #8
 800610e:	492c      	ldr	r1, [pc, #176]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006110:	4313      	orrs	r3, r2
 8006112:	604b      	str	r3, [r1, #4]
 8006114:	e01a      	b.n	800614c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006116:	4b2a      	ldr	r3, [pc, #168]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a29      	ldr	r2, [pc, #164]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 800611c:	f023 0301 	bic.w	r3, r3, #1
 8006120:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006122:	f7fc ffa7 	bl	8003074 <HAL_GetTick>
 8006126:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006128:	e008      	b.n	800613c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800612a:	f7fc ffa3 	bl	8003074 <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	2b02      	cmp	r3, #2
 8006136:	d901      	bls.n	800613c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006138:	2303      	movs	r3, #3
 800613a:	e2dd      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800613c:	4b20      	ldr	r3, [pc, #128]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0302 	and.w	r3, r3, #2
 8006144:	2b00      	cmp	r3, #0
 8006146:	d1f0      	bne.n	800612a <HAL_RCC_OscConfig+0x1da>
 8006148:	e000      	b.n	800614c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800614a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b00      	cmp	r3, #0
 8006156:	d074      	beq.n	8006242 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	2b08      	cmp	r3, #8
 800615c:	d005      	beq.n	800616a <HAL_RCC_OscConfig+0x21a>
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	2b0c      	cmp	r3, #12
 8006162:	d10e      	bne.n	8006182 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	2b03      	cmp	r3, #3
 8006168:	d10b      	bne.n	8006182 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800616a:	4b15      	ldr	r3, [pc, #84]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006172:	2b00      	cmp	r3, #0
 8006174:	d064      	beq.n	8006240 <HAL_RCC_OscConfig+0x2f0>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d160      	bne.n	8006240 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e2ba      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800618a:	d106      	bne.n	800619a <HAL_RCC_OscConfig+0x24a>
 800618c:	4b0c      	ldr	r3, [pc, #48]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a0b      	ldr	r2, [pc, #44]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 8006192:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006196:	6013      	str	r3, [r2, #0]
 8006198:	e026      	b.n	80061e8 <HAL_RCC_OscConfig+0x298>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80061a2:	d115      	bne.n	80061d0 <HAL_RCC_OscConfig+0x280>
 80061a4:	4b06      	ldr	r3, [pc, #24]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a05      	ldr	r2, [pc, #20]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80061aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061ae:	6013      	str	r3, [r2, #0]
 80061b0:	4b03      	ldr	r3, [pc, #12]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a02      	ldr	r2, [pc, #8]	; (80061c0 <HAL_RCC_OscConfig+0x270>)
 80061b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061ba:	6013      	str	r3, [r2, #0]
 80061bc:	e014      	b.n	80061e8 <HAL_RCC_OscConfig+0x298>
 80061be:	bf00      	nop
 80061c0:	40021000 	.word	0x40021000
 80061c4:	08012740 	.word	0x08012740
 80061c8:	20000034 	.word	0x20000034
 80061cc:	20000038 	.word	0x20000038
 80061d0:	4ba0      	ldr	r3, [pc, #640]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a9f      	ldr	r2, [pc, #636]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80061d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061da:	6013      	str	r3, [r2, #0]
 80061dc:	4b9d      	ldr	r3, [pc, #628]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a9c      	ldr	r2, [pc, #624]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80061e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d013      	beq.n	8006218 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061f0:	f7fc ff40 	bl	8003074 <HAL_GetTick>
 80061f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061f6:	e008      	b.n	800620a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061f8:	f7fc ff3c 	bl	8003074 <HAL_GetTick>
 80061fc:	4602      	mov	r2, r0
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	2b64      	cmp	r3, #100	; 0x64
 8006204:	d901      	bls.n	800620a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006206:	2303      	movs	r3, #3
 8006208:	e276      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800620a:	4b92      	ldr	r3, [pc, #584]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d0f0      	beq.n	80061f8 <HAL_RCC_OscConfig+0x2a8>
 8006216:	e014      	b.n	8006242 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006218:	f7fc ff2c 	bl	8003074 <HAL_GetTick>
 800621c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800621e:	e008      	b.n	8006232 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006220:	f7fc ff28 	bl	8003074 <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	2b64      	cmp	r3, #100	; 0x64
 800622c:	d901      	bls.n	8006232 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e262      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006232:	4b88      	ldr	r3, [pc, #544]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1f0      	bne.n	8006220 <HAL_RCC_OscConfig+0x2d0>
 800623e:	e000      	b.n	8006242 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0302 	and.w	r3, r3, #2
 800624a:	2b00      	cmp	r3, #0
 800624c:	d060      	beq.n	8006310 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	2b04      	cmp	r3, #4
 8006252:	d005      	beq.n	8006260 <HAL_RCC_OscConfig+0x310>
 8006254:	69bb      	ldr	r3, [r7, #24]
 8006256:	2b0c      	cmp	r3, #12
 8006258:	d119      	bne.n	800628e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	2b02      	cmp	r3, #2
 800625e:	d116      	bne.n	800628e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006260:	4b7c      	ldr	r3, [pc, #496]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006268:	2b00      	cmp	r3, #0
 800626a:	d005      	beq.n	8006278 <HAL_RCC_OscConfig+0x328>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d101      	bne.n	8006278 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	e23f      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006278:	4b76      	ldr	r3, [pc, #472]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	061b      	lsls	r3, r3, #24
 8006286:	4973      	ldr	r1, [pc, #460]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006288:	4313      	orrs	r3, r2
 800628a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800628c:	e040      	b.n	8006310 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d023      	beq.n	80062de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006296:	4b6f      	ldr	r3, [pc, #444]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a6e      	ldr	r2, [pc, #440]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 800629c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062a2:	f7fc fee7 	bl	8003074 <HAL_GetTick>
 80062a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062a8:	e008      	b.n	80062bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062aa:	f7fc fee3 	bl	8003074 <HAL_GetTick>
 80062ae:	4602      	mov	r2, r0
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d901      	bls.n	80062bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80062b8:	2303      	movs	r3, #3
 80062ba:	e21d      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062bc:	4b65      	ldr	r3, [pc, #404]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d0f0      	beq.n	80062aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062c8:	4b62      	ldr	r3, [pc, #392]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	061b      	lsls	r3, r3, #24
 80062d6:	495f      	ldr	r1, [pc, #380]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	604b      	str	r3, [r1, #4]
 80062dc:	e018      	b.n	8006310 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062de:	4b5d      	ldr	r3, [pc, #372]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a5c      	ldr	r2, [pc, #368]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80062e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80062e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ea:	f7fc fec3 	bl	8003074 <HAL_GetTick>
 80062ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80062f0:	e008      	b.n	8006304 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062f2:	f7fc febf 	bl	8003074 <HAL_GetTick>
 80062f6:	4602      	mov	r2, r0
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	1ad3      	subs	r3, r2, r3
 80062fc:	2b02      	cmp	r3, #2
 80062fe:	d901      	bls.n	8006304 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e1f9      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006304:	4b53      	ldr	r3, [pc, #332]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800630c:	2b00      	cmp	r3, #0
 800630e:	d1f0      	bne.n	80062f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0308 	and.w	r3, r3, #8
 8006318:	2b00      	cmp	r3, #0
 800631a:	d03c      	beq.n	8006396 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	695b      	ldr	r3, [r3, #20]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d01c      	beq.n	800635e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006324:	4b4b      	ldr	r3, [pc, #300]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006326:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800632a:	4a4a      	ldr	r2, [pc, #296]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 800632c:	f043 0301 	orr.w	r3, r3, #1
 8006330:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006334:	f7fc fe9e 	bl	8003074 <HAL_GetTick>
 8006338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800633a:	e008      	b.n	800634e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800633c:	f7fc fe9a 	bl	8003074 <HAL_GetTick>
 8006340:	4602      	mov	r2, r0
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	1ad3      	subs	r3, r2, r3
 8006346:	2b02      	cmp	r3, #2
 8006348:	d901      	bls.n	800634e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800634a:	2303      	movs	r3, #3
 800634c:	e1d4      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800634e:	4b41      	ldr	r3, [pc, #260]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006350:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006354:	f003 0302 	and.w	r3, r3, #2
 8006358:	2b00      	cmp	r3, #0
 800635a:	d0ef      	beq.n	800633c <HAL_RCC_OscConfig+0x3ec>
 800635c:	e01b      	b.n	8006396 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800635e:	4b3d      	ldr	r3, [pc, #244]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006360:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006364:	4a3b      	ldr	r2, [pc, #236]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006366:	f023 0301 	bic.w	r3, r3, #1
 800636a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800636e:	f7fc fe81 	bl	8003074 <HAL_GetTick>
 8006372:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006374:	e008      	b.n	8006388 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006376:	f7fc fe7d 	bl	8003074 <HAL_GetTick>
 800637a:	4602      	mov	r2, r0
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	2b02      	cmp	r3, #2
 8006382:	d901      	bls.n	8006388 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e1b7      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006388:	4b32      	ldr	r3, [pc, #200]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 800638a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800638e:	f003 0302 	and.w	r3, r3, #2
 8006392:	2b00      	cmp	r3, #0
 8006394:	d1ef      	bne.n	8006376 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0304 	and.w	r3, r3, #4
 800639e:	2b00      	cmp	r3, #0
 80063a0:	f000 80a6 	beq.w	80064f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063a4:	2300      	movs	r3, #0
 80063a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80063a8:	4b2a      	ldr	r3, [pc, #168]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80063aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d10d      	bne.n	80063d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063b4:	4b27      	ldr	r3, [pc, #156]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80063b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063b8:	4a26      	ldr	r2, [pc, #152]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80063ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063be:	6593      	str	r3, [r2, #88]	; 0x58
 80063c0:	4b24      	ldr	r3, [pc, #144]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 80063c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063c8:	60bb      	str	r3, [r7, #8]
 80063ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063cc:	2301      	movs	r3, #1
 80063ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80063d0:	4b21      	ldr	r3, [pc, #132]	; (8006458 <HAL_RCC_OscConfig+0x508>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d118      	bne.n	800640e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80063dc:	4b1e      	ldr	r3, [pc, #120]	; (8006458 <HAL_RCC_OscConfig+0x508>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a1d      	ldr	r2, [pc, #116]	; (8006458 <HAL_RCC_OscConfig+0x508>)
 80063e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063e8:	f7fc fe44 	bl	8003074 <HAL_GetTick>
 80063ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80063ee:	e008      	b.n	8006402 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063f0:	f7fc fe40 	bl	8003074 <HAL_GetTick>
 80063f4:	4602      	mov	r2, r0
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d901      	bls.n	8006402 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e17a      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006402:	4b15      	ldr	r3, [pc, #84]	; (8006458 <HAL_RCC_OscConfig+0x508>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800640a:	2b00      	cmp	r3, #0
 800640c:	d0f0      	beq.n	80063f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	2b01      	cmp	r3, #1
 8006414:	d108      	bne.n	8006428 <HAL_RCC_OscConfig+0x4d8>
 8006416:	4b0f      	ldr	r3, [pc, #60]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006418:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800641c:	4a0d      	ldr	r2, [pc, #52]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 800641e:	f043 0301 	orr.w	r3, r3, #1
 8006422:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006426:	e029      	b.n	800647c <HAL_RCC_OscConfig+0x52c>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	2b05      	cmp	r3, #5
 800642e:	d115      	bne.n	800645c <HAL_RCC_OscConfig+0x50c>
 8006430:	4b08      	ldr	r3, [pc, #32]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006436:	4a07      	ldr	r2, [pc, #28]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006438:	f043 0304 	orr.w	r3, r3, #4
 800643c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006440:	4b04      	ldr	r3, [pc, #16]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006446:	4a03      	ldr	r2, [pc, #12]	; (8006454 <HAL_RCC_OscConfig+0x504>)
 8006448:	f043 0301 	orr.w	r3, r3, #1
 800644c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006450:	e014      	b.n	800647c <HAL_RCC_OscConfig+0x52c>
 8006452:	bf00      	nop
 8006454:	40021000 	.word	0x40021000
 8006458:	40007000 	.word	0x40007000
 800645c:	4b9c      	ldr	r3, [pc, #624]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 800645e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006462:	4a9b      	ldr	r2, [pc, #620]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006464:	f023 0301 	bic.w	r3, r3, #1
 8006468:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800646c:	4b98      	ldr	r3, [pc, #608]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 800646e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006472:	4a97      	ldr	r2, [pc, #604]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006474:	f023 0304 	bic.w	r3, r3, #4
 8006478:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d016      	beq.n	80064b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006484:	f7fc fdf6 	bl	8003074 <HAL_GetTick>
 8006488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800648a:	e00a      	b.n	80064a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800648c:	f7fc fdf2 	bl	8003074 <HAL_GetTick>
 8006490:	4602      	mov	r2, r0
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	f241 3288 	movw	r2, #5000	; 0x1388
 800649a:	4293      	cmp	r3, r2
 800649c:	d901      	bls.n	80064a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800649e:	2303      	movs	r3, #3
 80064a0:	e12a      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064a2:	4b8b      	ldr	r3, [pc, #556]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 80064a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064a8:	f003 0302 	and.w	r3, r3, #2
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0ed      	beq.n	800648c <HAL_RCC_OscConfig+0x53c>
 80064b0:	e015      	b.n	80064de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b2:	f7fc fddf 	bl	8003074 <HAL_GetTick>
 80064b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80064b8:	e00a      	b.n	80064d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064ba:	f7fc fddb 	bl	8003074 <HAL_GetTick>
 80064be:	4602      	mov	r2, r0
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	1ad3      	subs	r3, r2, r3
 80064c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d901      	bls.n	80064d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e113      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80064d0:	4b7f      	ldr	r3, [pc, #508]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 80064d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064d6:	f003 0302 	and.w	r3, r3, #2
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1ed      	bne.n	80064ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80064de:	7ffb      	ldrb	r3, [r7, #31]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d105      	bne.n	80064f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064e4:	4b7a      	ldr	r3, [pc, #488]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 80064e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064e8:	4a79      	ldr	r2, [pc, #484]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 80064ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064ee:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f000 80fe 	beq.w	80066f6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064fe:	2b02      	cmp	r3, #2
 8006500:	f040 80d0 	bne.w	80066a4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006504:	4b72      	ldr	r3, [pc, #456]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006506:	68db      	ldr	r3, [r3, #12]
 8006508:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	f003 0203 	and.w	r2, r3, #3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006514:	429a      	cmp	r2, r3
 8006516:	d130      	bne.n	800657a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006522:	3b01      	subs	r3, #1
 8006524:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006526:	429a      	cmp	r2, r3
 8006528:	d127      	bne.n	800657a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006534:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006536:	429a      	cmp	r2, r3
 8006538:	d11f      	bne.n	800657a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006544:	2a07      	cmp	r2, #7
 8006546:	bf14      	ite	ne
 8006548:	2201      	movne	r2, #1
 800654a:	2200      	moveq	r2, #0
 800654c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800654e:	4293      	cmp	r3, r2
 8006550:	d113      	bne.n	800657a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800655c:	085b      	lsrs	r3, r3, #1
 800655e:	3b01      	subs	r3, #1
 8006560:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006562:	429a      	cmp	r2, r3
 8006564:	d109      	bne.n	800657a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006570:	085b      	lsrs	r3, r3, #1
 8006572:	3b01      	subs	r3, #1
 8006574:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006576:	429a      	cmp	r2, r3
 8006578:	d06e      	beq.n	8006658 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	2b0c      	cmp	r3, #12
 800657e:	d069      	beq.n	8006654 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006580:	4b53      	ldr	r3, [pc, #332]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d105      	bne.n	8006598 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800658c:	4b50      	ldr	r3, [pc, #320]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006594:	2b00      	cmp	r3, #0
 8006596:	d001      	beq.n	800659c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006598:	2301      	movs	r3, #1
 800659a:	e0ad      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800659c:	4b4c      	ldr	r3, [pc, #304]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a4b      	ldr	r2, [pc, #300]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 80065a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80065a6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80065a8:	f7fc fd64 	bl	8003074 <HAL_GetTick>
 80065ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065ae:	e008      	b.n	80065c2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065b0:	f7fc fd60 	bl	8003074 <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	2b02      	cmp	r3, #2
 80065bc:	d901      	bls.n	80065c2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e09a      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065c2:	4b43      	ldr	r3, [pc, #268]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1f0      	bne.n	80065b0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065ce:	4b40      	ldr	r3, [pc, #256]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 80065d0:	68da      	ldr	r2, [r3, #12]
 80065d2:	4b40      	ldr	r3, [pc, #256]	; (80066d4 <HAL_RCC_OscConfig+0x784>)
 80065d4:	4013      	ands	r3, r2
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80065de:	3a01      	subs	r2, #1
 80065e0:	0112      	lsls	r2, r2, #4
 80065e2:	4311      	orrs	r1, r2
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80065e8:	0212      	lsls	r2, r2, #8
 80065ea:	4311      	orrs	r1, r2
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80065f0:	0852      	lsrs	r2, r2, #1
 80065f2:	3a01      	subs	r2, #1
 80065f4:	0552      	lsls	r2, r2, #21
 80065f6:	4311      	orrs	r1, r2
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80065fc:	0852      	lsrs	r2, r2, #1
 80065fe:	3a01      	subs	r2, #1
 8006600:	0652      	lsls	r2, r2, #25
 8006602:	4311      	orrs	r1, r2
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006608:	0912      	lsrs	r2, r2, #4
 800660a:	0452      	lsls	r2, r2, #17
 800660c:	430a      	orrs	r2, r1
 800660e:	4930      	ldr	r1, [pc, #192]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006610:	4313      	orrs	r3, r2
 8006612:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006614:	4b2e      	ldr	r3, [pc, #184]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a2d      	ldr	r2, [pc, #180]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 800661a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800661e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006620:	4b2b      	ldr	r3, [pc, #172]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	4a2a      	ldr	r2, [pc, #168]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006626:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800662a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800662c:	f7fc fd22 	bl	8003074 <HAL_GetTick>
 8006630:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006632:	e008      	b.n	8006646 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006634:	f7fc fd1e 	bl	8003074 <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	2b02      	cmp	r3, #2
 8006640:	d901      	bls.n	8006646 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e058      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006646:	4b22      	ldr	r3, [pc, #136]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800664e:	2b00      	cmp	r3, #0
 8006650:	d0f0      	beq.n	8006634 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006652:	e050      	b.n	80066f6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e04f      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006658:	4b1d      	ldr	r3, [pc, #116]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006660:	2b00      	cmp	r3, #0
 8006662:	d148      	bne.n	80066f6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006664:	4b1a      	ldr	r3, [pc, #104]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a19      	ldr	r2, [pc, #100]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 800666a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800666e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006670:	4b17      	ldr	r3, [pc, #92]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	4a16      	ldr	r2, [pc, #88]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006676:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800667a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800667c:	f7fc fcfa 	bl	8003074 <HAL_GetTick>
 8006680:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006682:	e008      	b.n	8006696 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006684:	f7fc fcf6 	bl	8003074 <HAL_GetTick>
 8006688:	4602      	mov	r2, r0
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	1ad3      	subs	r3, r2, r3
 800668e:	2b02      	cmp	r3, #2
 8006690:	d901      	bls.n	8006696 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006692:	2303      	movs	r3, #3
 8006694:	e030      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006696:	4b0e      	ldr	r3, [pc, #56]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d0f0      	beq.n	8006684 <HAL_RCC_OscConfig+0x734>
 80066a2:	e028      	b.n	80066f6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	2b0c      	cmp	r3, #12
 80066a8:	d023      	beq.n	80066f2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066aa:	4b09      	ldr	r3, [pc, #36]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a08      	ldr	r2, [pc, #32]	; (80066d0 <HAL_RCC_OscConfig+0x780>)
 80066b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066b6:	f7fc fcdd 	bl	8003074 <HAL_GetTick>
 80066ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066bc:	e00c      	b.n	80066d8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066be:	f7fc fcd9 	bl	8003074 <HAL_GetTick>
 80066c2:	4602      	mov	r2, r0
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	1ad3      	subs	r3, r2, r3
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d905      	bls.n	80066d8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80066cc:	2303      	movs	r3, #3
 80066ce:	e013      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
 80066d0:	40021000 	.word	0x40021000
 80066d4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066d8:	4b09      	ldr	r3, [pc, #36]	; (8006700 <HAL_RCC_OscConfig+0x7b0>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1ec      	bne.n	80066be <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80066e4:	4b06      	ldr	r3, [pc, #24]	; (8006700 <HAL_RCC_OscConfig+0x7b0>)
 80066e6:	68da      	ldr	r2, [r3, #12]
 80066e8:	4905      	ldr	r1, [pc, #20]	; (8006700 <HAL_RCC_OscConfig+0x7b0>)
 80066ea:	4b06      	ldr	r3, [pc, #24]	; (8006704 <HAL_RCC_OscConfig+0x7b4>)
 80066ec:	4013      	ands	r3, r2
 80066ee:	60cb      	str	r3, [r1, #12]
 80066f0:	e001      	b.n	80066f6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e000      	b.n	80066f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80066f6:	2300      	movs	r3, #0
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3720      	adds	r7, #32
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	40021000 	.word	0x40021000
 8006704:	feeefffc 	.word	0xfeeefffc

08006708 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d101      	bne.n	800671c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	e0e7      	b.n	80068ec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800671c:	4b75      	ldr	r3, [pc, #468]	; (80068f4 <HAL_RCC_ClockConfig+0x1ec>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 0307 	and.w	r3, r3, #7
 8006724:	683a      	ldr	r2, [r7, #0]
 8006726:	429a      	cmp	r2, r3
 8006728:	d910      	bls.n	800674c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800672a:	4b72      	ldr	r3, [pc, #456]	; (80068f4 <HAL_RCC_ClockConfig+0x1ec>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f023 0207 	bic.w	r2, r3, #7
 8006732:	4970      	ldr	r1, [pc, #448]	; (80068f4 <HAL_RCC_ClockConfig+0x1ec>)
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	4313      	orrs	r3, r2
 8006738:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800673a:	4b6e      	ldr	r3, [pc, #440]	; (80068f4 <HAL_RCC_ClockConfig+0x1ec>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f003 0307 	and.w	r3, r3, #7
 8006742:	683a      	ldr	r2, [r7, #0]
 8006744:	429a      	cmp	r2, r3
 8006746:	d001      	beq.n	800674c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e0cf      	b.n	80068ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 0302 	and.w	r3, r3, #2
 8006754:	2b00      	cmp	r3, #0
 8006756:	d010      	beq.n	800677a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689a      	ldr	r2, [r3, #8]
 800675c:	4b66      	ldr	r3, [pc, #408]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006764:	429a      	cmp	r2, r3
 8006766:	d908      	bls.n	800677a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006768:	4b63      	ldr	r3, [pc, #396]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	4960      	ldr	r1, [pc, #384]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 8006776:	4313      	orrs	r3, r2
 8006778:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 0301 	and.w	r3, r3, #1
 8006782:	2b00      	cmp	r3, #0
 8006784:	d04c      	beq.n	8006820 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	2b03      	cmp	r3, #3
 800678c:	d107      	bne.n	800679e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800678e:	4b5a      	ldr	r3, [pc, #360]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006796:	2b00      	cmp	r3, #0
 8006798:	d121      	bne.n	80067de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e0a6      	b.n	80068ec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d107      	bne.n	80067b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067a6:	4b54      	ldr	r3, [pc, #336]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d115      	bne.n	80067de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	e09a      	b.n	80068ec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d107      	bne.n	80067ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80067be:	4b4e      	ldr	r3, [pc, #312]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0302 	and.w	r3, r3, #2
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d109      	bne.n	80067de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e08e      	b.n	80068ec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80067ce:	4b4a      	ldr	r3, [pc, #296]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d101      	bne.n	80067de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e086      	b.n	80068ec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80067de:	4b46      	ldr	r3, [pc, #280]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	f023 0203 	bic.w	r2, r3, #3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	4943      	ldr	r1, [pc, #268]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 80067ec:	4313      	orrs	r3, r2
 80067ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067f0:	f7fc fc40 	bl	8003074 <HAL_GetTick>
 80067f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067f6:	e00a      	b.n	800680e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067f8:	f7fc fc3c 	bl	8003074 <HAL_GetTick>
 80067fc:	4602      	mov	r2, r0
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	f241 3288 	movw	r2, #5000	; 0x1388
 8006806:	4293      	cmp	r3, r2
 8006808:	d901      	bls.n	800680e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e06e      	b.n	80068ec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800680e:	4b3a      	ldr	r3, [pc, #232]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	f003 020c 	and.w	r2, r3, #12
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	429a      	cmp	r2, r3
 800681e:	d1eb      	bne.n	80067f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0302 	and.w	r3, r3, #2
 8006828:	2b00      	cmp	r3, #0
 800682a:	d010      	beq.n	800684e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	689a      	ldr	r2, [r3, #8]
 8006830:	4b31      	ldr	r3, [pc, #196]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006838:	429a      	cmp	r2, r3
 800683a:	d208      	bcs.n	800684e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800683c:	4b2e      	ldr	r3, [pc, #184]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	492b      	ldr	r1, [pc, #172]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 800684a:	4313      	orrs	r3, r2
 800684c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800684e:	4b29      	ldr	r3, [pc, #164]	; (80068f4 <HAL_RCC_ClockConfig+0x1ec>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f003 0307 	and.w	r3, r3, #7
 8006856:	683a      	ldr	r2, [r7, #0]
 8006858:	429a      	cmp	r2, r3
 800685a:	d210      	bcs.n	800687e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800685c:	4b25      	ldr	r3, [pc, #148]	; (80068f4 <HAL_RCC_ClockConfig+0x1ec>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f023 0207 	bic.w	r2, r3, #7
 8006864:	4923      	ldr	r1, [pc, #140]	; (80068f4 <HAL_RCC_ClockConfig+0x1ec>)
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	4313      	orrs	r3, r2
 800686a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800686c:	4b21      	ldr	r3, [pc, #132]	; (80068f4 <HAL_RCC_ClockConfig+0x1ec>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f003 0307 	and.w	r3, r3, #7
 8006874:	683a      	ldr	r2, [r7, #0]
 8006876:	429a      	cmp	r2, r3
 8006878:	d001      	beq.n	800687e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e036      	b.n	80068ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0304 	and.w	r3, r3, #4
 8006886:	2b00      	cmp	r3, #0
 8006888:	d008      	beq.n	800689c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800688a:	4b1b      	ldr	r3, [pc, #108]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	68db      	ldr	r3, [r3, #12]
 8006896:	4918      	ldr	r1, [pc, #96]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 8006898:	4313      	orrs	r3, r2
 800689a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0308 	and.w	r3, r3, #8
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d009      	beq.n	80068bc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068a8:	4b13      	ldr	r3, [pc, #76]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	691b      	ldr	r3, [r3, #16]
 80068b4:	00db      	lsls	r3, r3, #3
 80068b6:	4910      	ldr	r1, [pc, #64]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 80068b8:	4313      	orrs	r3, r2
 80068ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80068bc:	f000 f824 	bl	8006908 <HAL_RCC_GetSysClockFreq>
 80068c0:	4602      	mov	r2, r0
 80068c2:	4b0d      	ldr	r3, [pc, #52]	; (80068f8 <HAL_RCC_ClockConfig+0x1f0>)
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	091b      	lsrs	r3, r3, #4
 80068c8:	f003 030f 	and.w	r3, r3, #15
 80068cc:	490b      	ldr	r1, [pc, #44]	; (80068fc <HAL_RCC_ClockConfig+0x1f4>)
 80068ce:	5ccb      	ldrb	r3, [r1, r3]
 80068d0:	f003 031f 	and.w	r3, r3, #31
 80068d4:	fa22 f303 	lsr.w	r3, r2, r3
 80068d8:	4a09      	ldr	r2, [pc, #36]	; (8006900 <HAL_RCC_ClockConfig+0x1f8>)
 80068da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80068dc:	4b09      	ldr	r3, [pc, #36]	; (8006904 <HAL_RCC_ClockConfig+0x1fc>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7fc f9db 	bl	8002c9c <HAL_InitTick>
 80068e6:	4603      	mov	r3, r0
 80068e8:	72fb      	strb	r3, [r7, #11]

  return status;
 80068ea:	7afb      	ldrb	r3, [r7, #11]
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3710      	adds	r7, #16
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	40022000 	.word	0x40022000
 80068f8:	40021000 	.word	0x40021000
 80068fc:	08012740 	.word	0x08012740
 8006900:	20000034 	.word	0x20000034
 8006904:	20000038 	.word	0x20000038

08006908 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006908:	b480      	push	{r7}
 800690a:	b089      	sub	sp, #36	; 0x24
 800690c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800690e:	2300      	movs	r3, #0
 8006910:	61fb      	str	r3, [r7, #28]
 8006912:	2300      	movs	r3, #0
 8006914:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006916:	4b3e      	ldr	r3, [pc, #248]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f003 030c 	and.w	r3, r3, #12
 800691e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006920:	4b3b      	ldr	r3, [pc, #236]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	f003 0303 	and.w	r3, r3, #3
 8006928:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d005      	beq.n	800693c <HAL_RCC_GetSysClockFreq+0x34>
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	2b0c      	cmp	r3, #12
 8006934:	d121      	bne.n	800697a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d11e      	bne.n	800697a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800693c:	4b34      	ldr	r3, [pc, #208]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x108>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0308 	and.w	r3, r3, #8
 8006944:	2b00      	cmp	r3, #0
 8006946:	d107      	bne.n	8006958 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006948:	4b31      	ldr	r3, [pc, #196]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x108>)
 800694a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800694e:	0a1b      	lsrs	r3, r3, #8
 8006950:	f003 030f 	and.w	r3, r3, #15
 8006954:	61fb      	str	r3, [r7, #28]
 8006956:	e005      	b.n	8006964 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006958:	4b2d      	ldr	r3, [pc, #180]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x108>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	091b      	lsrs	r3, r3, #4
 800695e:	f003 030f 	and.w	r3, r3, #15
 8006962:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006964:	4a2b      	ldr	r2, [pc, #172]	; (8006a14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800696c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d10d      	bne.n	8006990 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006978:	e00a      	b.n	8006990 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	2b04      	cmp	r3, #4
 800697e:	d102      	bne.n	8006986 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006980:	4b25      	ldr	r3, [pc, #148]	; (8006a18 <HAL_RCC_GetSysClockFreq+0x110>)
 8006982:	61bb      	str	r3, [r7, #24]
 8006984:	e004      	b.n	8006990 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	2b08      	cmp	r3, #8
 800698a:	d101      	bne.n	8006990 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800698c:	4b23      	ldr	r3, [pc, #140]	; (8006a1c <HAL_RCC_GetSysClockFreq+0x114>)
 800698e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	2b0c      	cmp	r3, #12
 8006994:	d134      	bne.n	8006a00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006996:	4b1e      	ldr	r3, [pc, #120]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x108>)
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	f003 0303 	and.w	r3, r3, #3
 800699e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d003      	beq.n	80069ae <HAL_RCC_GetSysClockFreq+0xa6>
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	2b03      	cmp	r3, #3
 80069aa:	d003      	beq.n	80069b4 <HAL_RCC_GetSysClockFreq+0xac>
 80069ac:	e005      	b.n	80069ba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80069ae:	4b1a      	ldr	r3, [pc, #104]	; (8006a18 <HAL_RCC_GetSysClockFreq+0x110>)
 80069b0:	617b      	str	r3, [r7, #20]
      break;
 80069b2:	e005      	b.n	80069c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80069b4:	4b19      	ldr	r3, [pc, #100]	; (8006a1c <HAL_RCC_GetSysClockFreq+0x114>)
 80069b6:	617b      	str	r3, [r7, #20]
      break;
 80069b8:	e002      	b.n	80069c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80069ba:	69fb      	ldr	r3, [r7, #28]
 80069bc:	617b      	str	r3, [r7, #20]
      break;
 80069be:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80069c0:	4b13      	ldr	r3, [pc, #76]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x108>)
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	091b      	lsrs	r3, r3, #4
 80069c6:	f003 0307 	and.w	r3, r3, #7
 80069ca:	3301      	adds	r3, #1
 80069cc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80069ce:	4b10      	ldr	r3, [pc, #64]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x108>)
 80069d0:	68db      	ldr	r3, [r3, #12]
 80069d2:	0a1b      	lsrs	r3, r3, #8
 80069d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	fb03 f202 	mul.w	r2, r3, r2
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069e4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80069e6:	4b0a      	ldr	r3, [pc, #40]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x108>)
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	0e5b      	lsrs	r3, r3, #25
 80069ec:	f003 0303 	and.w	r3, r3, #3
 80069f0:	3301      	adds	r3, #1
 80069f2:	005b      	lsls	r3, r3, #1
 80069f4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80069f6:	697a      	ldr	r2, [r7, #20]
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80069fe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006a00:	69bb      	ldr	r3, [r7, #24]
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3724      	adds	r7, #36	; 0x24
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	40021000 	.word	0x40021000
 8006a14:	08012758 	.word	0x08012758
 8006a18:	00f42400 	.word	0x00f42400
 8006a1c:	007a1200 	.word	0x007a1200

08006a20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a20:	b480      	push	{r7}
 8006a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a24:	4b03      	ldr	r3, [pc, #12]	; (8006a34 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a26:	681b      	ldr	r3, [r3, #0]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	20000034 	.word	0x20000034

08006a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006a3c:	f7ff fff0 	bl	8006a20 <HAL_RCC_GetHCLKFreq>
 8006a40:	4602      	mov	r2, r0
 8006a42:	4b06      	ldr	r3, [pc, #24]	; (8006a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	0a1b      	lsrs	r3, r3, #8
 8006a48:	f003 0307 	and.w	r3, r3, #7
 8006a4c:	4904      	ldr	r1, [pc, #16]	; (8006a60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006a4e:	5ccb      	ldrb	r3, [r1, r3]
 8006a50:	f003 031f 	and.w	r3, r3, #31
 8006a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	40021000 	.word	0x40021000
 8006a60:	08012750 	.word	0x08012750

08006a64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006a68:	f7ff ffda 	bl	8006a20 <HAL_RCC_GetHCLKFreq>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	4b06      	ldr	r3, [pc, #24]	; (8006a88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	0adb      	lsrs	r3, r3, #11
 8006a74:	f003 0307 	and.w	r3, r3, #7
 8006a78:	4904      	ldr	r1, [pc, #16]	; (8006a8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8006a7a:	5ccb      	ldrb	r3, [r1, r3]
 8006a7c:	f003 031f 	and.w	r3, r3, #31
 8006a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	40021000 	.word	0x40021000
 8006a8c:	08012750 	.word	0x08012750

08006a90 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	220f      	movs	r2, #15
 8006a9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006aa0:	4b12      	ldr	r3, [pc, #72]	; (8006aec <HAL_RCC_GetClockConfig+0x5c>)
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	f003 0203 	and.w	r2, r3, #3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006aac:	4b0f      	ldr	r3, [pc, #60]	; (8006aec <HAL_RCC_GetClockConfig+0x5c>)
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006ab8:	4b0c      	ldr	r3, [pc, #48]	; (8006aec <HAL_RCC_GetClockConfig+0x5c>)
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006ac4:	4b09      	ldr	r3, [pc, #36]	; (8006aec <HAL_RCC_GetClockConfig+0x5c>)
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	08db      	lsrs	r3, r3, #3
 8006aca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006ad2:	4b07      	ldr	r3, [pc, #28]	; (8006af0 <HAL_RCC_GetClockConfig+0x60>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f003 0207 	and.w	r2, r3, #7
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	601a      	str	r2, [r3, #0]
}
 8006ade:	bf00      	nop
 8006ae0:	370c      	adds	r7, #12
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	40021000 	.word	0x40021000
 8006af0:	40022000 	.word	0x40022000

08006af4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b086      	sub	sp, #24
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006afc:	2300      	movs	r3, #0
 8006afe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006b00:	4b2a      	ldr	r3, [pc, #168]	; (8006bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d003      	beq.n	8006b14 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006b0c:	f7ff f9bc 	bl	8005e88 <HAL_PWREx_GetVoltageRange>
 8006b10:	6178      	str	r0, [r7, #20]
 8006b12:	e014      	b.n	8006b3e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b14:	4b25      	ldr	r3, [pc, #148]	; (8006bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b18:	4a24      	ldr	r2, [pc, #144]	; (8006bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b1e:	6593      	str	r3, [r2, #88]	; 0x58
 8006b20:	4b22      	ldr	r3, [pc, #136]	; (8006bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b28:	60fb      	str	r3, [r7, #12]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006b2c:	f7ff f9ac 	bl	8005e88 <HAL_PWREx_GetVoltageRange>
 8006b30:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006b32:	4b1e      	ldr	r3, [pc, #120]	; (8006bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b36:	4a1d      	ldr	r2, [pc, #116]	; (8006bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b3c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b44:	d10b      	bne.n	8006b5e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b80      	cmp	r3, #128	; 0x80
 8006b4a:	d919      	bls.n	8006b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2ba0      	cmp	r3, #160	; 0xa0
 8006b50:	d902      	bls.n	8006b58 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006b52:	2302      	movs	r3, #2
 8006b54:	613b      	str	r3, [r7, #16]
 8006b56:	e013      	b.n	8006b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006b58:	2301      	movs	r3, #1
 8006b5a:	613b      	str	r3, [r7, #16]
 8006b5c:	e010      	b.n	8006b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2b80      	cmp	r3, #128	; 0x80
 8006b62:	d902      	bls.n	8006b6a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006b64:	2303      	movs	r3, #3
 8006b66:	613b      	str	r3, [r7, #16]
 8006b68:	e00a      	b.n	8006b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2b80      	cmp	r3, #128	; 0x80
 8006b6e:	d102      	bne.n	8006b76 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006b70:	2302      	movs	r3, #2
 8006b72:	613b      	str	r3, [r7, #16]
 8006b74:	e004      	b.n	8006b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2b70      	cmp	r3, #112	; 0x70
 8006b7a:	d101      	bne.n	8006b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006b80:	4b0b      	ldr	r3, [pc, #44]	; (8006bb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f023 0207 	bic.w	r2, r3, #7
 8006b88:	4909      	ldr	r1, [pc, #36]	; (8006bb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006b90:	4b07      	ldr	r3, [pc, #28]	; (8006bb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0307 	and.w	r3, r3, #7
 8006b98:	693a      	ldr	r2, [r7, #16]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d001      	beq.n	8006ba2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e000      	b.n	8006ba4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3718      	adds	r7, #24
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	40021000 	.word	0x40021000
 8006bb0:	40022000 	.word	0x40022000

08006bb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b086      	sub	sp, #24
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d041      	beq.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bd4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006bd8:	d02a      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006bda:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006bde:	d824      	bhi.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006be0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006be4:	d008      	beq.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006be6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006bea:	d81e      	bhi.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d00a      	beq.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006bf0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006bf4:	d010      	beq.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006bf6:	e018      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006bf8:	4b86      	ldr	r3, [pc, #536]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	4a85      	ldr	r2, [pc, #532]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c02:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c04:	e015      	b.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	3304      	adds	r3, #4
 8006c0a:	2100      	movs	r1, #0
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f000 fabb 	bl	8007188 <RCCEx_PLLSAI1_Config>
 8006c12:	4603      	mov	r3, r0
 8006c14:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c16:	e00c      	b.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	3320      	adds	r3, #32
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f000 fba6 	bl	8007370 <RCCEx_PLLSAI2_Config>
 8006c24:	4603      	mov	r3, r0
 8006c26:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c28:	e003      	b.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	74fb      	strb	r3, [r7, #19]
      break;
 8006c2e:	e000      	b.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006c30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c32:	7cfb      	ldrb	r3, [r7, #19]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d10b      	bne.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c38:	4b76      	ldr	r3, [pc, #472]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c3e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c46:	4973      	ldr	r1, [pc, #460]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006c4e:	e001      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c50:	7cfb      	ldrb	r3, [r7, #19]
 8006c52:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d041      	beq.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006c64:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006c68:	d02a      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006c6a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006c6e:	d824      	bhi.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006c70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006c74:	d008      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006c76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006c7a:	d81e      	bhi.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d00a      	beq.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006c80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c84:	d010      	beq.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006c86:	e018      	b.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006c88:	4b62      	ldr	r3, [pc, #392]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	4a61      	ldr	r2, [pc, #388]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c92:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006c94:	e015      	b.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	3304      	adds	r3, #4
 8006c9a:	2100      	movs	r1, #0
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f000 fa73 	bl	8007188 <RCCEx_PLLSAI1_Config>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006ca6:	e00c      	b.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	3320      	adds	r3, #32
 8006cac:	2100      	movs	r1, #0
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f000 fb5e 	bl	8007370 <RCCEx_PLLSAI2_Config>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006cb8:	e003      	b.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	74fb      	strb	r3, [r7, #19]
      break;
 8006cbe:	e000      	b.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006cc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cc2:	7cfb      	ldrb	r3, [r7, #19]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d10b      	bne.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006cc8:	4b52      	ldr	r3, [pc, #328]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cd6:	494f      	ldr	r1, [pc, #316]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006cde:	e001      	b.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce0:	7cfb      	ldrb	r3, [r7, #19]
 8006ce2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	f000 80a0 	beq.w	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006cf6:	4b47      	ldr	r3, [pc, #284]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006cf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d101      	bne.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006d02:	2301      	movs	r3, #1
 8006d04:	e000      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006d06:	2300      	movs	r3, #0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d00d      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d0c:	4b41      	ldr	r3, [pc, #260]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d10:	4a40      	ldr	r2, [pc, #256]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d16:	6593      	str	r3, [r2, #88]	; 0x58
 8006d18:	4b3e      	ldr	r3, [pc, #248]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d20:	60bb      	str	r3, [r7, #8]
 8006d22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d24:	2301      	movs	r3, #1
 8006d26:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d28:	4b3b      	ldr	r3, [pc, #236]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a3a      	ldr	r2, [pc, #232]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d34:	f7fc f99e 	bl	8003074 <HAL_GetTick>
 8006d38:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d3a:	e009      	b.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d3c:	f7fc f99a 	bl	8003074 <HAL_GetTick>
 8006d40:	4602      	mov	r2, r0
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	1ad3      	subs	r3, r2, r3
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	d902      	bls.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8006d4a:	2303      	movs	r3, #3
 8006d4c:	74fb      	strb	r3, [r7, #19]
        break;
 8006d4e:	e005      	b.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d50:	4b31      	ldr	r3, [pc, #196]	; (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d0ef      	beq.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006d5c:	7cfb      	ldrb	r3, [r7, #19]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d15c      	bne.n	8006e1c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006d62:	4b2c      	ldr	r3, [pc, #176]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d6c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d01f      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d019      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006d80:	4b24      	ldr	r3, [pc, #144]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d8a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006d8c:	4b21      	ldr	r3, [pc, #132]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d92:	4a20      	ldr	r2, [pc, #128]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006d9c:	4b1d      	ldr	r3, [pc, #116]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006da2:	4a1c      	ldr	r2, [pc, #112]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006da4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006dac:	4a19      	ldr	r2, [pc, #100]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	f003 0301 	and.w	r3, r3, #1
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d016      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dbe:	f7fc f959 	bl	8003074 <HAL_GetTick>
 8006dc2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006dc4:	e00b      	b.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dc6:	f7fc f955 	bl	8003074 <HAL_GetTick>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	1ad3      	subs	r3, r2, r3
 8006dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d902      	bls.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006dd8:	2303      	movs	r3, #3
 8006dda:	74fb      	strb	r3, [r7, #19]
            break;
 8006ddc:	e006      	b.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006dde:	4b0d      	ldr	r3, [pc, #52]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006de4:	f003 0302 	and.w	r3, r3, #2
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d0ec      	beq.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006dec:	7cfb      	ldrb	r3, [r7, #19]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d10c      	bne.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006df2:	4b08      	ldr	r3, [pc, #32]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006df8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e02:	4904      	ldr	r1, [pc, #16]	; (8006e14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e04:	4313      	orrs	r3, r2
 8006e06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006e0a:	e009      	b.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e0c:	7cfb      	ldrb	r3, [r7, #19]
 8006e0e:	74bb      	strb	r3, [r7, #18]
 8006e10:	e006      	b.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006e12:	bf00      	nop
 8006e14:	40021000 	.word	0x40021000
 8006e18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e1c:	7cfb      	ldrb	r3, [r7, #19]
 8006e1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e20:	7c7b      	ldrb	r3, [r7, #17]
 8006e22:	2b01      	cmp	r3, #1
 8006e24:	d105      	bne.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e26:	4b9e      	ldr	r3, [pc, #632]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e2a:	4a9d      	ldr	r2, [pc, #628]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e30:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00a      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e3e:	4b98      	ldr	r3, [pc, #608]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e44:	f023 0203 	bic.w	r2, r3, #3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e4c:	4994      	ldr	r1, [pc, #592]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 0302 	and.w	r3, r3, #2
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00a      	beq.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006e60:	4b8f      	ldr	r3, [pc, #572]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e66:	f023 020c 	bic.w	r2, r3, #12
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e6e:	498c      	ldr	r1, [pc, #560]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e70:	4313      	orrs	r3, r2
 8006e72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 0304 	and.w	r3, r3, #4
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00a      	beq.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006e82:	4b87      	ldr	r3, [pc, #540]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e88:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e90:	4983      	ldr	r1, [pc, #524]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e92:	4313      	orrs	r3, r2
 8006e94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 0308 	and.w	r3, r3, #8
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00a      	beq.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006ea4:	4b7e      	ldr	r3, [pc, #504]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eaa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eb2:	497b      	ldr	r1, [pc, #492]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 0310 	and.w	r3, r3, #16
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00a      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006ec6:	4b76      	ldr	r3, [pc, #472]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ecc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ed4:	4972      	ldr	r1, [pc, #456]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 0320 	and.w	r3, r3, #32
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00a      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006ee8:	4b6d      	ldr	r3, [pc, #436]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ef6:	496a      	ldr	r1, [pc, #424]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00a      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f0a:	4b65      	ldr	r3, [pc, #404]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f10:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f18:	4961      	ldr	r1, [pc, #388]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d00a      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f2c:	4b5c      	ldr	r3, [pc, #368]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f32:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f3a:	4959      	ldr	r1, [pc, #356]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00a      	beq.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f4e:	4b54      	ldr	r3, [pc, #336]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f54:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f5c:	4950      	ldr	r1, [pc, #320]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d00a      	beq.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006f70:	4b4b      	ldr	r3, [pc, #300]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f76:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f7e:	4948      	ldr	r1, [pc, #288]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f80:	4313      	orrs	r3, r2
 8006f82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00a      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f92:	4b43      	ldr	r3, [pc, #268]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fa0:	493f      	ldr	r1, [pc, #252]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d028      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006fb4:	4b3a      	ldr	r3, [pc, #232]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fc2:	4937      	ldr	r1, [pc, #220]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fd2:	d106      	bne.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fd4:	4b32      	ldr	r3, [pc, #200]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	4a31      	ldr	r2, [pc, #196]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006fda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fde:	60d3      	str	r3, [r2, #12]
 8006fe0:	e011      	b.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fe6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006fea:	d10c      	bne.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	3304      	adds	r3, #4
 8006ff0:	2101      	movs	r1, #1
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f000 f8c8 	bl	8007188 <RCCEx_PLLSAI1_Config>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006ffc:	7cfb      	ldrb	r3, [r7, #19]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d001      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007002:	7cfb      	ldrb	r3, [r7, #19]
 8007004:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d028      	beq.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007012:	4b23      	ldr	r3, [pc, #140]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007018:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007020:	491f      	ldr	r1, [pc, #124]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007022:	4313      	orrs	r3, r2
 8007024:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800702c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007030:	d106      	bne.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007032:	4b1b      	ldr	r3, [pc, #108]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	4a1a      	ldr	r2, [pc, #104]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007038:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800703c:	60d3      	str	r3, [r2, #12]
 800703e:	e011      	b.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007044:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007048:	d10c      	bne.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	3304      	adds	r3, #4
 800704e:	2101      	movs	r1, #1
 8007050:	4618      	mov	r0, r3
 8007052:	f000 f899 	bl	8007188 <RCCEx_PLLSAI1_Config>
 8007056:	4603      	mov	r3, r0
 8007058:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800705a:	7cfb      	ldrb	r3, [r7, #19]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d001      	beq.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007060:	7cfb      	ldrb	r3, [r7, #19]
 8007062:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800706c:	2b00      	cmp	r3, #0
 800706e:	d02b      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007070:	4b0b      	ldr	r3, [pc, #44]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007076:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800707e:	4908      	ldr	r1, [pc, #32]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007080:	4313      	orrs	r3, r2
 8007082:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800708a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800708e:	d109      	bne.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007090:	4b03      	ldr	r3, [pc, #12]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	4a02      	ldr	r2, [pc, #8]	; (80070a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007096:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800709a:	60d3      	str	r3, [r2, #12]
 800709c:	e014      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800709e:	bf00      	nop
 80070a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80070ac:	d10c      	bne.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	3304      	adds	r3, #4
 80070b2:	2101      	movs	r1, #1
 80070b4:	4618      	mov	r0, r3
 80070b6:	f000 f867 	bl	8007188 <RCCEx_PLLSAI1_Config>
 80070ba:	4603      	mov	r3, r0
 80070bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80070be:	7cfb      	ldrb	r3, [r7, #19]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d001      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80070c4:	7cfb      	ldrb	r3, [r7, #19]
 80070c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d02f      	beq.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80070d4:	4b2b      	ldr	r3, [pc, #172]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80070d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070da:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070e2:	4928      	ldr	r1, [pc, #160]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80070e4:	4313      	orrs	r3, r2
 80070e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80070f2:	d10d      	bne.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	3304      	adds	r3, #4
 80070f8:	2102      	movs	r1, #2
 80070fa:	4618      	mov	r0, r3
 80070fc:	f000 f844 	bl	8007188 <RCCEx_PLLSAI1_Config>
 8007100:	4603      	mov	r3, r0
 8007102:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007104:	7cfb      	ldrb	r3, [r7, #19]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d014      	beq.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800710a:	7cfb      	ldrb	r3, [r7, #19]
 800710c:	74bb      	strb	r3, [r7, #18]
 800710e:	e011      	b.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007114:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007118:	d10c      	bne.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	3320      	adds	r3, #32
 800711e:	2102      	movs	r1, #2
 8007120:	4618      	mov	r0, r3
 8007122:	f000 f925 	bl	8007370 <RCCEx_PLLSAI2_Config>
 8007126:	4603      	mov	r3, r0
 8007128:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800712a:	7cfb      	ldrb	r3, [r7, #19]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d001      	beq.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007130:	7cfb      	ldrb	r3, [r7, #19]
 8007132:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800713c:	2b00      	cmp	r3, #0
 800713e:	d00a      	beq.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007140:	4b10      	ldr	r3, [pc, #64]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007146:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800714e:	490d      	ldr	r1, [pc, #52]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007150:	4313      	orrs	r3, r2
 8007152:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00b      	beq.n	800717a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007162:	4b08      	ldr	r3, [pc, #32]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007168:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007172:	4904      	ldr	r1, [pc, #16]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007174:	4313      	orrs	r3, r2
 8007176:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800717a:	7cbb      	ldrb	r3, [r7, #18]
}
 800717c:	4618      	mov	r0, r3
 800717e:	3718      	adds	r7, #24
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	40021000 	.word	0x40021000

08007188 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
 8007190:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007192:	2300      	movs	r3, #0
 8007194:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007196:	4b75      	ldr	r3, [pc, #468]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	f003 0303 	and.w	r3, r3, #3
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d018      	beq.n	80071d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80071a2:	4b72      	ldr	r3, [pc, #456]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	f003 0203 	and.w	r2, r3, #3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d10d      	bne.n	80071ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
       ||
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d009      	beq.n	80071ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80071ba:	4b6c      	ldr	r3, [pc, #432]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	091b      	lsrs	r3, r3, #4
 80071c0:	f003 0307 	and.w	r3, r3, #7
 80071c4:	1c5a      	adds	r2, r3, #1
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685b      	ldr	r3, [r3, #4]
       ||
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d047      	beq.n	800725e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	73fb      	strb	r3, [r7, #15]
 80071d2:	e044      	b.n	800725e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2b03      	cmp	r3, #3
 80071da:	d018      	beq.n	800720e <RCCEx_PLLSAI1_Config+0x86>
 80071dc:	2b03      	cmp	r3, #3
 80071de:	d825      	bhi.n	800722c <RCCEx_PLLSAI1_Config+0xa4>
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d002      	beq.n	80071ea <RCCEx_PLLSAI1_Config+0x62>
 80071e4:	2b02      	cmp	r3, #2
 80071e6:	d009      	beq.n	80071fc <RCCEx_PLLSAI1_Config+0x74>
 80071e8:	e020      	b.n	800722c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80071ea:	4b60      	ldr	r3, [pc, #384]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f003 0302 	and.w	r3, r3, #2
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d11d      	bne.n	8007232 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80071fa:	e01a      	b.n	8007232 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80071fc:	4b5b      	ldr	r3, [pc, #364]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007204:	2b00      	cmp	r3, #0
 8007206:	d116      	bne.n	8007236 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800720c:	e013      	b.n	8007236 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800720e:	4b57      	ldr	r3, [pc, #348]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007216:	2b00      	cmp	r3, #0
 8007218:	d10f      	bne.n	800723a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800721a:	4b54      	ldr	r3, [pc, #336]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007222:	2b00      	cmp	r3, #0
 8007224:	d109      	bne.n	800723a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800722a:	e006      	b.n	800723a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	73fb      	strb	r3, [r7, #15]
      break;
 8007230:	e004      	b.n	800723c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007232:	bf00      	nop
 8007234:	e002      	b.n	800723c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007236:	bf00      	nop
 8007238:	e000      	b.n	800723c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800723a:	bf00      	nop
    }

    if(status == HAL_OK)
 800723c:	7bfb      	ldrb	r3, [r7, #15]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d10d      	bne.n	800725e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007242:	4b4a      	ldr	r3, [pc, #296]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6819      	ldr	r1, [r3, #0]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	3b01      	subs	r3, #1
 8007254:	011b      	lsls	r3, r3, #4
 8007256:	430b      	orrs	r3, r1
 8007258:	4944      	ldr	r1, [pc, #272]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 800725a:	4313      	orrs	r3, r2
 800725c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800725e:	7bfb      	ldrb	r3, [r7, #15]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d17d      	bne.n	8007360 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007264:	4b41      	ldr	r3, [pc, #260]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a40      	ldr	r2, [pc, #256]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 800726a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800726e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007270:	f7fb ff00 	bl	8003074 <HAL_GetTick>
 8007274:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007276:	e009      	b.n	800728c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007278:	f7fb fefc 	bl	8003074 <HAL_GetTick>
 800727c:	4602      	mov	r2, r0
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	1ad3      	subs	r3, r2, r3
 8007282:	2b02      	cmp	r3, #2
 8007284:	d902      	bls.n	800728c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007286:	2303      	movs	r3, #3
 8007288:	73fb      	strb	r3, [r7, #15]
        break;
 800728a:	e005      	b.n	8007298 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800728c:	4b37      	ldr	r3, [pc, #220]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1ef      	bne.n	8007278 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007298:	7bfb      	ldrb	r3, [r7, #15]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d160      	bne.n	8007360 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d111      	bne.n	80072c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80072a4:	4b31      	ldr	r3, [pc, #196]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 80072a6:	691b      	ldr	r3, [r3, #16]
 80072a8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80072ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	6892      	ldr	r2, [r2, #8]
 80072b4:	0211      	lsls	r1, r2, #8
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	68d2      	ldr	r2, [r2, #12]
 80072ba:	0912      	lsrs	r2, r2, #4
 80072bc:	0452      	lsls	r2, r2, #17
 80072be:	430a      	orrs	r2, r1
 80072c0:	492a      	ldr	r1, [pc, #168]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 80072c2:	4313      	orrs	r3, r2
 80072c4:	610b      	str	r3, [r1, #16]
 80072c6:	e027      	b.n	8007318 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d112      	bne.n	80072f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80072ce:	4b27      	ldr	r3, [pc, #156]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80072d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	6892      	ldr	r2, [r2, #8]
 80072de:	0211      	lsls	r1, r2, #8
 80072e0:	687a      	ldr	r2, [r7, #4]
 80072e2:	6912      	ldr	r2, [r2, #16]
 80072e4:	0852      	lsrs	r2, r2, #1
 80072e6:	3a01      	subs	r2, #1
 80072e8:	0552      	lsls	r2, r2, #21
 80072ea:	430a      	orrs	r2, r1
 80072ec:	491f      	ldr	r1, [pc, #124]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 80072ee:	4313      	orrs	r3, r2
 80072f0:	610b      	str	r3, [r1, #16]
 80072f2:	e011      	b.n	8007318 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80072f4:	4b1d      	ldr	r3, [pc, #116]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 80072f6:	691b      	ldr	r3, [r3, #16]
 80072f8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80072fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	6892      	ldr	r2, [r2, #8]
 8007304:	0211      	lsls	r1, r2, #8
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	6952      	ldr	r2, [r2, #20]
 800730a:	0852      	lsrs	r2, r2, #1
 800730c:	3a01      	subs	r2, #1
 800730e:	0652      	lsls	r2, r2, #25
 8007310:	430a      	orrs	r2, r1
 8007312:	4916      	ldr	r1, [pc, #88]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007314:	4313      	orrs	r3, r2
 8007316:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007318:	4b14      	ldr	r3, [pc, #80]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a13      	ldr	r2, [pc, #76]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 800731e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007322:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007324:	f7fb fea6 	bl	8003074 <HAL_GetTick>
 8007328:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800732a:	e009      	b.n	8007340 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800732c:	f7fb fea2 	bl	8003074 <HAL_GetTick>
 8007330:	4602      	mov	r2, r0
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	1ad3      	subs	r3, r2, r3
 8007336:	2b02      	cmp	r3, #2
 8007338:	d902      	bls.n	8007340 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800733a:	2303      	movs	r3, #3
 800733c:	73fb      	strb	r3, [r7, #15]
          break;
 800733e:	e005      	b.n	800734c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007340:	4b0a      	ldr	r3, [pc, #40]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d0ef      	beq.n	800732c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800734c:	7bfb      	ldrb	r3, [r7, #15]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d106      	bne.n	8007360 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007352:	4b06      	ldr	r3, [pc, #24]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 8007354:	691a      	ldr	r2, [r3, #16]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	699b      	ldr	r3, [r3, #24]
 800735a:	4904      	ldr	r1, [pc, #16]	; (800736c <RCCEx_PLLSAI1_Config+0x1e4>)
 800735c:	4313      	orrs	r3, r2
 800735e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007360:	7bfb      	ldrb	r3, [r7, #15]
}
 8007362:	4618      	mov	r0, r3
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	40021000 	.word	0x40021000

08007370 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800737a:	2300      	movs	r3, #0
 800737c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800737e:	4b6a      	ldr	r3, [pc, #424]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	f003 0303 	and.w	r3, r3, #3
 8007386:	2b00      	cmp	r3, #0
 8007388:	d018      	beq.n	80073bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800738a:	4b67      	ldr	r3, [pc, #412]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	f003 0203 	and.w	r2, r3, #3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	429a      	cmp	r2, r3
 8007398:	d10d      	bne.n	80073b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
       ||
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d009      	beq.n	80073b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80073a2:	4b61      	ldr	r3, [pc, #388]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80073a4:	68db      	ldr	r3, [r3, #12]
 80073a6:	091b      	lsrs	r3, r3, #4
 80073a8:	f003 0307 	and.w	r3, r3, #7
 80073ac:	1c5a      	adds	r2, r3, #1
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	685b      	ldr	r3, [r3, #4]
       ||
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d047      	beq.n	8007446 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	73fb      	strb	r3, [r7, #15]
 80073ba:	e044      	b.n	8007446 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2b03      	cmp	r3, #3
 80073c2:	d018      	beq.n	80073f6 <RCCEx_PLLSAI2_Config+0x86>
 80073c4:	2b03      	cmp	r3, #3
 80073c6:	d825      	bhi.n	8007414 <RCCEx_PLLSAI2_Config+0xa4>
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d002      	beq.n	80073d2 <RCCEx_PLLSAI2_Config+0x62>
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d009      	beq.n	80073e4 <RCCEx_PLLSAI2_Config+0x74>
 80073d0:	e020      	b.n	8007414 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80073d2:	4b55      	ldr	r3, [pc, #340]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 0302 	and.w	r3, r3, #2
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d11d      	bne.n	800741a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073e2:	e01a      	b.n	800741a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80073e4:	4b50      	ldr	r3, [pc, #320]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d116      	bne.n	800741e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073f4:	e013      	b.n	800741e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80073f6:	4b4c      	ldr	r3, [pc, #304]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d10f      	bne.n	8007422 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007402:	4b49      	ldr	r3, [pc, #292]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800740a:	2b00      	cmp	r3, #0
 800740c:	d109      	bne.n	8007422 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007412:	e006      	b.n	8007422 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	73fb      	strb	r3, [r7, #15]
      break;
 8007418:	e004      	b.n	8007424 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800741a:	bf00      	nop
 800741c:	e002      	b.n	8007424 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800741e:	bf00      	nop
 8007420:	e000      	b.n	8007424 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007422:	bf00      	nop
    }

    if(status == HAL_OK)
 8007424:	7bfb      	ldrb	r3, [r7, #15]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d10d      	bne.n	8007446 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800742a:	4b3f      	ldr	r3, [pc, #252]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6819      	ldr	r1, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	3b01      	subs	r3, #1
 800743c:	011b      	lsls	r3, r3, #4
 800743e:	430b      	orrs	r3, r1
 8007440:	4939      	ldr	r1, [pc, #228]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007442:	4313      	orrs	r3, r2
 8007444:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007446:	7bfb      	ldrb	r3, [r7, #15]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d167      	bne.n	800751c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800744c:	4b36      	ldr	r3, [pc, #216]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a35      	ldr	r2, [pc, #212]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007452:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007456:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007458:	f7fb fe0c 	bl	8003074 <HAL_GetTick>
 800745c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800745e:	e009      	b.n	8007474 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007460:	f7fb fe08 	bl	8003074 <HAL_GetTick>
 8007464:	4602      	mov	r2, r0
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	2b02      	cmp	r3, #2
 800746c:	d902      	bls.n	8007474 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800746e:	2303      	movs	r3, #3
 8007470:	73fb      	strb	r3, [r7, #15]
        break;
 8007472:	e005      	b.n	8007480 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007474:	4b2c      	ldr	r3, [pc, #176]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d1ef      	bne.n	8007460 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007480:	7bfb      	ldrb	r3, [r7, #15]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d14a      	bne.n	800751c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d111      	bne.n	80074b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800748c:	4b26      	ldr	r3, [pc, #152]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800748e:	695b      	ldr	r3, [r3, #20]
 8007490:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007494:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	6892      	ldr	r2, [r2, #8]
 800749c:	0211      	lsls	r1, r2, #8
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	68d2      	ldr	r2, [r2, #12]
 80074a2:	0912      	lsrs	r2, r2, #4
 80074a4:	0452      	lsls	r2, r2, #17
 80074a6:	430a      	orrs	r2, r1
 80074a8:	491f      	ldr	r1, [pc, #124]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80074aa:	4313      	orrs	r3, r2
 80074ac:	614b      	str	r3, [r1, #20]
 80074ae:	e011      	b.n	80074d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80074b0:	4b1d      	ldr	r3, [pc, #116]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80074b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	6892      	ldr	r2, [r2, #8]
 80074c0:	0211      	lsls	r1, r2, #8
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	6912      	ldr	r2, [r2, #16]
 80074c6:	0852      	lsrs	r2, r2, #1
 80074c8:	3a01      	subs	r2, #1
 80074ca:	0652      	lsls	r2, r2, #25
 80074cc:	430a      	orrs	r2, r1
 80074ce:	4916      	ldr	r1, [pc, #88]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80074d0:	4313      	orrs	r3, r2
 80074d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80074d4:	4b14      	ldr	r3, [pc, #80]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a13      	ldr	r2, [pc, #76]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80074da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074e0:	f7fb fdc8 	bl	8003074 <HAL_GetTick>
 80074e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80074e6:	e009      	b.n	80074fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80074e8:	f7fb fdc4 	bl	8003074 <HAL_GetTick>
 80074ec:	4602      	mov	r2, r0
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	2b02      	cmp	r3, #2
 80074f4:	d902      	bls.n	80074fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	73fb      	strb	r3, [r7, #15]
          break;
 80074fa:	e005      	b.n	8007508 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80074fc:	4b0a      	ldr	r3, [pc, #40]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007504:	2b00      	cmp	r3, #0
 8007506:	d0ef      	beq.n	80074e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007508:	7bfb      	ldrb	r3, [r7, #15]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d106      	bne.n	800751c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800750e:	4b06      	ldr	r3, [pc, #24]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007510:	695a      	ldr	r2, [r3, #20]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	4904      	ldr	r1, [pc, #16]	; (8007528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007518:	4313      	orrs	r3, r2
 800751a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800751c:	7bfb      	ldrb	r3, [r7, #15]
}
 800751e:	4618      	mov	r0, r3
 8007520:	3710      	adds	r7, #16
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	40021000 	.word	0x40021000

0800752c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d101      	bne.n	800753e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800753a:	2301      	movs	r3, #1
 800753c:	e049      	b.n	80075d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007544:	b2db      	uxtb	r3, r3
 8007546:	2b00      	cmp	r3, #0
 8007548:	d106      	bne.n	8007558 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 f841 	bl	80075da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2202      	movs	r2, #2
 800755c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	3304      	adds	r3, #4
 8007568:	4619      	mov	r1, r3
 800756a:	4610      	mov	r0, r2
 800756c:	f000 fb4a 	bl	8007c04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2201      	movs	r2, #1
 8007584:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2201      	movs	r2, #1
 800758c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2201      	movs	r2, #1
 80075c4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3708      	adds	r7, #8
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}

080075da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80075da:	b480      	push	{r7}
 80075dc:	b083      	sub	sp, #12
 80075de:	af00      	add	r7, sp, #0
 80075e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80075e2:	bf00      	nop
 80075e4:	370c      	adds	r7, #12
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr
	...

080075f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b085      	sub	sp, #20
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	2b01      	cmp	r3, #1
 8007602:	d001      	beq.n	8007608 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	e04f      	b.n	80076a8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2202      	movs	r2, #2
 800760c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	68da      	ldr	r2, [r3, #12]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f042 0201 	orr.w	r2, r2, #1
 800761e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a23      	ldr	r2, [pc, #140]	; (80076b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d01d      	beq.n	8007666 <HAL_TIM_Base_Start_IT+0x76>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007632:	d018      	beq.n	8007666 <HAL_TIM_Base_Start_IT+0x76>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a1f      	ldr	r2, [pc, #124]	; (80076b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d013      	beq.n	8007666 <HAL_TIM_Base_Start_IT+0x76>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a1e      	ldr	r2, [pc, #120]	; (80076bc <HAL_TIM_Base_Start_IT+0xcc>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d00e      	beq.n	8007666 <HAL_TIM_Base_Start_IT+0x76>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a1c      	ldr	r2, [pc, #112]	; (80076c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d009      	beq.n	8007666 <HAL_TIM_Base_Start_IT+0x76>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a1b      	ldr	r2, [pc, #108]	; (80076c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d004      	beq.n	8007666 <HAL_TIM_Base_Start_IT+0x76>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a19      	ldr	r2, [pc, #100]	; (80076c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d115      	bne.n	8007692 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	689a      	ldr	r2, [r3, #8]
 800766c:	4b17      	ldr	r3, [pc, #92]	; (80076cc <HAL_TIM_Base_Start_IT+0xdc>)
 800766e:	4013      	ands	r3, r2
 8007670:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2b06      	cmp	r3, #6
 8007676:	d015      	beq.n	80076a4 <HAL_TIM_Base_Start_IT+0xb4>
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800767e:	d011      	beq.n	80076a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681a      	ldr	r2, [r3, #0]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f042 0201 	orr.w	r2, r2, #1
 800768e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007690:	e008      	b.n	80076a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f042 0201 	orr.w	r2, r2, #1
 80076a0:	601a      	str	r2, [r3, #0]
 80076a2:	e000      	b.n	80076a6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80076a6:	2300      	movs	r3, #0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3714      	adds	r7, #20
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr
 80076b4:	40012c00 	.word	0x40012c00
 80076b8:	40000400 	.word	0x40000400
 80076bc:	40000800 	.word	0x40000800
 80076c0:	40000c00 	.word	0x40000c00
 80076c4:	40013400 	.word	0x40013400
 80076c8:	40014000 	.word	0x40014000
 80076cc:	00010007 	.word	0x00010007

080076d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d101      	bne.n	80076e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80076de:	2301      	movs	r3, #1
 80076e0:	e049      	b.n	8007776 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d106      	bne.n	80076fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f7fb f8f4 	bl	80028e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2202      	movs	r2, #2
 8007700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	3304      	adds	r3, #4
 800770c:	4619      	mov	r1, r3
 800770e:	4610      	mov	r0, r2
 8007710:	f000 fa78 	bl	8007c04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2201      	movs	r2, #1
 8007770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3708      	adds	r7, #8
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}

0800777e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b084      	sub	sp, #16
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	68db      	ldr	r3, [r3, #12]
 800778c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	f003 0302 	and.w	r3, r3, #2
 800779c:	2b00      	cmp	r3, #0
 800779e:	d020      	beq.n	80077e2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f003 0302 	and.w	r3, r3, #2
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d01b      	beq.n	80077e2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f06f 0202 	mvn.w	r2, #2
 80077b2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2201      	movs	r2, #1
 80077b8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	699b      	ldr	r3, [r3, #24]
 80077c0:	f003 0303 	and.w	r3, r3, #3
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d003      	beq.n	80077d0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 f9fd 	bl	8007bc8 <HAL_TIM_IC_CaptureCallback>
 80077ce:	e005      	b.n	80077dc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f000 f9ef 	bl	8007bb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 fa00 	bl	8007bdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	f003 0304 	and.w	r3, r3, #4
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d020      	beq.n	800782e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f003 0304 	and.w	r3, r3, #4
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d01b      	beq.n	800782e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f06f 0204 	mvn.w	r2, #4
 80077fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2202      	movs	r2, #2
 8007804:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	699b      	ldr	r3, [r3, #24]
 800780c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007810:	2b00      	cmp	r3, #0
 8007812:	d003      	beq.n	800781c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f000 f9d7 	bl	8007bc8 <HAL_TIM_IC_CaptureCallback>
 800781a:	e005      	b.n	8007828 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f000 f9c9 	bl	8007bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 f9da 	bl	8007bdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2200      	movs	r2, #0
 800782c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	f003 0308 	and.w	r3, r3, #8
 8007834:	2b00      	cmp	r3, #0
 8007836:	d020      	beq.n	800787a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f003 0308 	and.w	r3, r3, #8
 800783e:	2b00      	cmp	r3, #0
 8007840:	d01b      	beq.n	800787a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f06f 0208 	mvn.w	r2, #8
 800784a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2204      	movs	r2, #4
 8007850:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	69db      	ldr	r3, [r3, #28]
 8007858:	f003 0303 	and.w	r3, r3, #3
 800785c:	2b00      	cmp	r3, #0
 800785e:	d003      	beq.n	8007868 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 f9b1 	bl	8007bc8 <HAL_TIM_IC_CaptureCallback>
 8007866:	e005      	b.n	8007874 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f000 f9a3 	bl	8007bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 f9b4 	bl	8007bdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	f003 0310 	and.w	r3, r3, #16
 8007880:	2b00      	cmp	r3, #0
 8007882:	d020      	beq.n	80078c6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f003 0310 	and.w	r3, r3, #16
 800788a:	2b00      	cmp	r3, #0
 800788c:	d01b      	beq.n	80078c6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f06f 0210 	mvn.w	r2, #16
 8007896:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2208      	movs	r2, #8
 800789c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	69db      	ldr	r3, [r3, #28]
 80078a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d003      	beq.n	80078b4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 f98b 	bl	8007bc8 <HAL_TIM_IC_CaptureCallback>
 80078b2:	e005      	b.n	80078c0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 f97d 	bl	8007bb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 f98e 	bl	8007bdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	f003 0301 	and.w	r3, r3, #1
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d00c      	beq.n	80078ea <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f003 0301 	and.w	r3, r3, #1
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d007      	beq.n	80078ea <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f06f 0201 	mvn.w	r2, #1
 80078e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f7fa fdad 	bl	8002444 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d104      	bne.n	80078fe <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00c      	beq.n	8007918 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007904:	2b00      	cmp	r3, #0
 8007906:	d007      	beq.n	8007918 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8007910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 febc 	bl	8008690 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800791e:	2b00      	cmp	r3, #0
 8007920:	d00c      	beq.n	800793c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007928:	2b00      	cmp	r3, #0
 800792a:	d007      	beq.n	800793c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f000 feb4 	bl	80086a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00c      	beq.n	8007960 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800794c:	2b00      	cmp	r3, #0
 800794e:	d007      	beq.n	8007960 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 f948 	bl	8007bf0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	f003 0320 	and.w	r3, r3, #32
 8007966:	2b00      	cmp	r3, #0
 8007968:	d00c      	beq.n	8007984 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f003 0320 	and.w	r3, r3, #32
 8007970:	2b00      	cmp	r3, #0
 8007972:	d007      	beq.n	8007984 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f06f 0220 	mvn.w	r2, #32
 800797c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 fe7c 	bl	800867c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007984:	bf00      	nop
 8007986:	3710      	adds	r7, #16
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b086      	sub	sp, #24
 8007990:	af00      	add	r7, sp, #0
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	60b9      	str	r1, [r7, #8]
 8007996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007998:	2300      	movs	r3, #0
 800799a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d101      	bne.n	80079aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80079a6:	2302      	movs	r3, #2
 80079a8:	e0ff      	b.n	8007baa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2b14      	cmp	r3, #20
 80079b6:	f200 80f0 	bhi.w	8007b9a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80079ba:	a201      	add	r2, pc, #4	; (adr r2, 80079c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80079bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c0:	08007a15 	.word	0x08007a15
 80079c4:	08007b9b 	.word	0x08007b9b
 80079c8:	08007b9b 	.word	0x08007b9b
 80079cc:	08007b9b 	.word	0x08007b9b
 80079d0:	08007a55 	.word	0x08007a55
 80079d4:	08007b9b 	.word	0x08007b9b
 80079d8:	08007b9b 	.word	0x08007b9b
 80079dc:	08007b9b 	.word	0x08007b9b
 80079e0:	08007a97 	.word	0x08007a97
 80079e4:	08007b9b 	.word	0x08007b9b
 80079e8:	08007b9b 	.word	0x08007b9b
 80079ec:	08007b9b 	.word	0x08007b9b
 80079f0:	08007ad7 	.word	0x08007ad7
 80079f4:	08007b9b 	.word	0x08007b9b
 80079f8:	08007b9b 	.word	0x08007b9b
 80079fc:	08007b9b 	.word	0x08007b9b
 8007a00:	08007b19 	.word	0x08007b19
 8007a04:	08007b9b 	.word	0x08007b9b
 8007a08:	08007b9b 	.word	0x08007b9b
 8007a0c:	08007b9b 	.word	0x08007b9b
 8007a10:	08007b59 	.word	0x08007b59
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	68b9      	ldr	r1, [r7, #8]
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f000 f998 	bl	8007d50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	699a      	ldr	r2, [r3, #24]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f042 0208 	orr.w	r2, r2, #8
 8007a2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	699a      	ldr	r2, [r3, #24]
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f022 0204 	bic.w	r2, r2, #4
 8007a3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	6999      	ldr	r1, [r3, #24]
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	691a      	ldr	r2, [r3, #16]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	619a      	str	r2, [r3, #24]
      break;
 8007a52:	e0a5      	b.n	8007ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68b9      	ldr	r1, [r7, #8]
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f000 fa08 	bl	8007e70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	699a      	ldr	r2, [r3, #24]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	699a      	ldr	r2, [r3, #24]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	6999      	ldr	r1, [r3, #24]
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	021a      	lsls	r2, r3, #8
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	430a      	orrs	r2, r1
 8007a92:	619a      	str	r2, [r3, #24]
      break;
 8007a94:	e084      	b.n	8007ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	68b9      	ldr	r1, [r7, #8]
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f000 fa71 	bl	8007f84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	69da      	ldr	r2, [r3, #28]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f042 0208 	orr.w	r2, r2, #8
 8007ab0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	69da      	ldr	r2, [r3, #28]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f022 0204 	bic.w	r2, r2, #4
 8007ac0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	69d9      	ldr	r1, [r3, #28]
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	691a      	ldr	r2, [r3, #16]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	430a      	orrs	r2, r1
 8007ad2:	61da      	str	r2, [r3, #28]
      break;
 8007ad4:	e064      	b.n	8007ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68b9      	ldr	r1, [r7, #8]
 8007adc:	4618      	mov	r0, r3
 8007ade:	f000 fad9 	bl	8008094 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	69da      	ldr	r2, [r3, #28]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007af0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	69da      	ldr	r2, [r3, #28]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	69d9      	ldr	r1, [r3, #28]
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	021a      	lsls	r2, r3, #8
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	430a      	orrs	r2, r1
 8007b14:	61da      	str	r2, [r3, #28]
      break;
 8007b16:	e043      	b.n	8007ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	68b9      	ldr	r1, [r7, #8]
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f000 fb22 	bl	8008168 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f042 0208 	orr.w	r2, r2, #8
 8007b32:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f022 0204 	bic.w	r2, r2, #4
 8007b42:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	691a      	ldr	r2, [r3, #16]
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	430a      	orrs	r2, r1
 8007b54:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007b56:	e023      	b.n	8007ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	68b9      	ldr	r1, [r7, #8]
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f000 fb66 	bl	8008230 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b72:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b82:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	021a      	lsls	r2, r3, #8
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	430a      	orrs	r2, r1
 8007b96:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007b98:	e002      	b.n	8007ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	75fb      	strb	r3, [r7, #23]
      break;
 8007b9e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007ba8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3718      	adds	r7, #24
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop

08007bb4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007bbc:	bf00      	nop
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007bd0:	bf00      	nop
 8007bd2:	370c      	adds	r7, #12
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007bf8:	bf00      	nop
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr

08007c04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b085      	sub	sp, #20
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	4a46      	ldr	r2, [pc, #280]	; (8007d30 <TIM_Base_SetConfig+0x12c>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d013      	beq.n	8007c44 <TIM_Base_SetConfig+0x40>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c22:	d00f      	beq.n	8007c44 <TIM_Base_SetConfig+0x40>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	4a43      	ldr	r2, [pc, #268]	; (8007d34 <TIM_Base_SetConfig+0x130>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d00b      	beq.n	8007c44 <TIM_Base_SetConfig+0x40>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	4a42      	ldr	r2, [pc, #264]	; (8007d38 <TIM_Base_SetConfig+0x134>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d007      	beq.n	8007c44 <TIM_Base_SetConfig+0x40>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	4a41      	ldr	r2, [pc, #260]	; (8007d3c <TIM_Base_SetConfig+0x138>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d003      	beq.n	8007c44 <TIM_Base_SetConfig+0x40>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	4a40      	ldr	r2, [pc, #256]	; (8007d40 <TIM_Base_SetConfig+0x13c>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d108      	bne.n	8007c56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	68fa      	ldr	r2, [r7, #12]
 8007c52:	4313      	orrs	r3, r2
 8007c54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	4a35      	ldr	r2, [pc, #212]	; (8007d30 <TIM_Base_SetConfig+0x12c>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d01f      	beq.n	8007c9e <TIM_Base_SetConfig+0x9a>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c64:	d01b      	beq.n	8007c9e <TIM_Base_SetConfig+0x9a>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	4a32      	ldr	r2, [pc, #200]	; (8007d34 <TIM_Base_SetConfig+0x130>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d017      	beq.n	8007c9e <TIM_Base_SetConfig+0x9a>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4a31      	ldr	r2, [pc, #196]	; (8007d38 <TIM_Base_SetConfig+0x134>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d013      	beq.n	8007c9e <TIM_Base_SetConfig+0x9a>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a30      	ldr	r2, [pc, #192]	; (8007d3c <TIM_Base_SetConfig+0x138>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d00f      	beq.n	8007c9e <TIM_Base_SetConfig+0x9a>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	4a2f      	ldr	r2, [pc, #188]	; (8007d40 <TIM_Base_SetConfig+0x13c>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d00b      	beq.n	8007c9e <TIM_Base_SetConfig+0x9a>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	4a2e      	ldr	r2, [pc, #184]	; (8007d44 <TIM_Base_SetConfig+0x140>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d007      	beq.n	8007c9e <TIM_Base_SetConfig+0x9a>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	4a2d      	ldr	r2, [pc, #180]	; (8007d48 <TIM_Base_SetConfig+0x144>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d003      	beq.n	8007c9e <TIM_Base_SetConfig+0x9a>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	4a2c      	ldr	r2, [pc, #176]	; (8007d4c <TIM_Base_SetConfig+0x148>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d108      	bne.n	8007cb0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	68fa      	ldr	r2, [r7, #12]
 8007cac:	4313      	orrs	r3, r2
 8007cae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	695b      	ldr	r3, [r3, #20]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	68fa      	ldr	r2, [r7, #12]
 8007cc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	689a      	ldr	r2, [r3, #8]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	4a16      	ldr	r2, [pc, #88]	; (8007d30 <TIM_Base_SetConfig+0x12c>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d00f      	beq.n	8007cfc <TIM_Base_SetConfig+0xf8>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	4a18      	ldr	r2, [pc, #96]	; (8007d40 <TIM_Base_SetConfig+0x13c>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d00b      	beq.n	8007cfc <TIM_Base_SetConfig+0xf8>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	4a17      	ldr	r2, [pc, #92]	; (8007d44 <TIM_Base_SetConfig+0x140>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d007      	beq.n	8007cfc <TIM_Base_SetConfig+0xf8>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	4a16      	ldr	r2, [pc, #88]	; (8007d48 <TIM_Base_SetConfig+0x144>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d003      	beq.n	8007cfc <TIM_Base_SetConfig+0xf8>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	4a15      	ldr	r2, [pc, #84]	; (8007d4c <TIM_Base_SetConfig+0x148>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d103      	bne.n	8007d04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	691a      	ldr	r2, [r3, #16]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2201      	movs	r2, #1
 8007d08:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	f003 0301 	and.w	r3, r3, #1
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d105      	bne.n	8007d22 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	f023 0201 	bic.w	r2, r3, #1
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	611a      	str	r2, [r3, #16]
  }
}
 8007d22:	bf00      	nop
 8007d24:	3714      	adds	r7, #20
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop
 8007d30:	40012c00 	.word	0x40012c00
 8007d34:	40000400 	.word	0x40000400
 8007d38:	40000800 	.word	0x40000800
 8007d3c:	40000c00 	.word	0x40000c00
 8007d40:	40013400 	.word	0x40013400
 8007d44:	40014000 	.word	0x40014000
 8007d48:	40014400 	.word	0x40014400
 8007d4c:	40014800 	.word	0x40014800

08007d50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b087      	sub	sp, #28
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6a1b      	ldr	r3, [r3, #32]
 8007d5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6a1b      	ldr	r3, [r3, #32]
 8007d64:	f023 0201 	bic.w	r2, r3, #1
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f023 0303 	bic.w	r3, r3, #3
 8007d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	f023 0302 	bic.w	r3, r3, #2
 8007d9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	697a      	ldr	r2, [r7, #20]
 8007da4:	4313      	orrs	r3, r2
 8007da6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a2c      	ldr	r2, [pc, #176]	; (8007e5c <TIM_OC1_SetConfig+0x10c>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d00f      	beq.n	8007dd0 <TIM_OC1_SetConfig+0x80>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a2b      	ldr	r2, [pc, #172]	; (8007e60 <TIM_OC1_SetConfig+0x110>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d00b      	beq.n	8007dd0 <TIM_OC1_SetConfig+0x80>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	4a2a      	ldr	r2, [pc, #168]	; (8007e64 <TIM_OC1_SetConfig+0x114>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d007      	beq.n	8007dd0 <TIM_OC1_SetConfig+0x80>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a29      	ldr	r2, [pc, #164]	; (8007e68 <TIM_OC1_SetConfig+0x118>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d003      	beq.n	8007dd0 <TIM_OC1_SetConfig+0x80>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4a28      	ldr	r2, [pc, #160]	; (8007e6c <TIM_OC1_SetConfig+0x11c>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d10c      	bne.n	8007dea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	f023 0308 	bic.w	r3, r3, #8
 8007dd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	697a      	ldr	r2, [r7, #20]
 8007dde:	4313      	orrs	r3, r2
 8007de0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	f023 0304 	bic.w	r3, r3, #4
 8007de8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a1b      	ldr	r2, [pc, #108]	; (8007e5c <TIM_OC1_SetConfig+0x10c>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d00f      	beq.n	8007e12 <TIM_OC1_SetConfig+0xc2>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a1a      	ldr	r2, [pc, #104]	; (8007e60 <TIM_OC1_SetConfig+0x110>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d00b      	beq.n	8007e12 <TIM_OC1_SetConfig+0xc2>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a19      	ldr	r2, [pc, #100]	; (8007e64 <TIM_OC1_SetConfig+0x114>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d007      	beq.n	8007e12 <TIM_OC1_SetConfig+0xc2>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4a18      	ldr	r2, [pc, #96]	; (8007e68 <TIM_OC1_SetConfig+0x118>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d003      	beq.n	8007e12 <TIM_OC1_SetConfig+0xc2>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a17      	ldr	r2, [pc, #92]	; (8007e6c <TIM_OC1_SetConfig+0x11c>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d111      	bne.n	8007e36 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	695b      	ldr	r3, [r3, #20]
 8007e26:	693a      	ldr	r2, [r7, #16]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	699b      	ldr	r3, [r3, #24]
 8007e30:	693a      	ldr	r2, [r7, #16]
 8007e32:	4313      	orrs	r3, r2
 8007e34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	693a      	ldr	r2, [r7, #16]
 8007e3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	685a      	ldr	r2, [r3, #4]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	697a      	ldr	r2, [r7, #20]
 8007e4e:	621a      	str	r2, [r3, #32]
}
 8007e50:	bf00      	nop
 8007e52:	371c      	adds	r7, #28
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr
 8007e5c:	40012c00 	.word	0x40012c00
 8007e60:	40013400 	.word	0x40013400
 8007e64:	40014000 	.word	0x40014000
 8007e68:	40014400 	.word	0x40014400
 8007e6c:	40014800 	.word	0x40014800

08007e70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b087      	sub	sp, #28
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a1b      	ldr	r3, [r3, #32]
 8007e7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6a1b      	ldr	r3, [r3, #32]
 8007e84:	f023 0210 	bic.w	r2, r3, #16
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	699b      	ldr	r3, [r3, #24]
 8007e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ea2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	021b      	lsls	r3, r3, #8
 8007eb2:	68fa      	ldr	r2, [r7, #12]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	f023 0320 	bic.w	r3, r3, #32
 8007ebe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	011b      	lsls	r3, r3, #4
 8007ec6:	697a      	ldr	r2, [r7, #20]
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	4a28      	ldr	r2, [pc, #160]	; (8007f70 <TIM_OC2_SetConfig+0x100>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d003      	beq.n	8007edc <TIM_OC2_SetConfig+0x6c>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	4a27      	ldr	r2, [pc, #156]	; (8007f74 <TIM_OC2_SetConfig+0x104>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d10d      	bne.n	8007ef8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ee2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	011b      	lsls	r3, r3, #4
 8007eea:	697a      	ldr	r2, [r7, #20]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ef6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	4a1d      	ldr	r2, [pc, #116]	; (8007f70 <TIM_OC2_SetConfig+0x100>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d00f      	beq.n	8007f20 <TIM_OC2_SetConfig+0xb0>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	4a1c      	ldr	r2, [pc, #112]	; (8007f74 <TIM_OC2_SetConfig+0x104>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d00b      	beq.n	8007f20 <TIM_OC2_SetConfig+0xb0>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	4a1b      	ldr	r2, [pc, #108]	; (8007f78 <TIM_OC2_SetConfig+0x108>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d007      	beq.n	8007f20 <TIM_OC2_SetConfig+0xb0>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4a1a      	ldr	r2, [pc, #104]	; (8007f7c <TIM_OC2_SetConfig+0x10c>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d003      	beq.n	8007f20 <TIM_OC2_SetConfig+0xb0>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	4a19      	ldr	r2, [pc, #100]	; (8007f80 <TIM_OC2_SetConfig+0x110>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d113      	bne.n	8007f48 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007f26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007f2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	695b      	ldr	r3, [r3, #20]
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	693a      	ldr	r2, [r7, #16]
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	699b      	ldr	r3, [r3, #24]
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	693a      	ldr	r2, [r7, #16]
 8007f44:	4313      	orrs	r3, r2
 8007f46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	68fa      	ldr	r2, [r7, #12]
 8007f52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	685a      	ldr	r2, [r3, #4]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	697a      	ldr	r2, [r7, #20]
 8007f60:	621a      	str	r2, [r3, #32]
}
 8007f62:	bf00      	nop
 8007f64:	371c      	adds	r7, #28
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr
 8007f6e:	bf00      	nop
 8007f70:	40012c00 	.word	0x40012c00
 8007f74:	40013400 	.word	0x40013400
 8007f78:	40014000 	.word	0x40014000
 8007f7c:	40014400 	.word	0x40014400
 8007f80:	40014800 	.word	0x40014800

08007f84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b087      	sub	sp, #28
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6a1b      	ldr	r3, [r3, #32]
 8007f92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6a1b      	ldr	r3, [r3, #32]
 8007f98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	69db      	ldr	r3, [r3, #28]
 8007faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f023 0303 	bic.w	r3, r3, #3
 8007fbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	68fa      	ldr	r2, [r7, #12]
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007fd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	021b      	lsls	r3, r3, #8
 8007fd8:	697a      	ldr	r2, [r7, #20]
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4a27      	ldr	r2, [pc, #156]	; (8008080 <TIM_OC3_SetConfig+0xfc>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d003      	beq.n	8007fee <TIM_OC3_SetConfig+0x6a>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	4a26      	ldr	r2, [pc, #152]	; (8008084 <TIM_OC3_SetConfig+0x100>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d10d      	bne.n	800800a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ff4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	68db      	ldr	r3, [r3, #12]
 8007ffa:	021b      	lsls	r3, r3, #8
 8007ffc:	697a      	ldr	r2, [r7, #20]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008008:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	4a1c      	ldr	r2, [pc, #112]	; (8008080 <TIM_OC3_SetConfig+0xfc>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d00f      	beq.n	8008032 <TIM_OC3_SetConfig+0xae>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	4a1b      	ldr	r2, [pc, #108]	; (8008084 <TIM_OC3_SetConfig+0x100>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d00b      	beq.n	8008032 <TIM_OC3_SetConfig+0xae>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	4a1a      	ldr	r2, [pc, #104]	; (8008088 <TIM_OC3_SetConfig+0x104>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d007      	beq.n	8008032 <TIM_OC3_SetConfig+0xae>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	4a19      	ldr	r2, [pc, #100]	; (800808c <TIM_OC3_SetConfig+0x108>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d003      	beq.n	8008032 <TIM_OC3_SetConfig+0xae>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	4a18      	ldr	r2, [pc, #96]	; (8008090 <TIM_OC3_SetConfig+0x10c>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d113      	bne.n	800805a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008038:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008040:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	695b      	ldr	r3, [r3, #20]
 8008046:	011b      	lsls	r3, r3, #4
 8008048:	693a      	ldr	r2, [r7, #16]
 800804a:	4313      	orrs	r3, r2
 800804c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	699b      	ldr	r3, [r3, #24]
 8008052:	011b      	lsls	r3, r3, #4
 8008054:	693a      	ldr	r2, [r7, #16]
 8008056:	4313      	orrs	r3, r2
 8008058:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	68fa      	ldr	r2, [r7, #12]
 8008064:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	685a      	ldr	r2, [r3, #4]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	697a      	ldr	r2, [r7, #20]
 8008072:	621a      	str	r2, [r3, #32]
}
 8008074:	bf00      	nop
 8008076:	371c      	adds	r7, #28
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr
 8008080:	40012c00 	.word	0x40012c00
 8008084:	40013400 	.word	0x40013400
 8008088:	40014000 	.word	0x40014000
 800808c:	40014400 	.word	0x40014400
 8008090:	40014800 	.word	0x40014800

08008094 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008094:	b480      	push	{r7}
 8008096:	b087      	sub	sp, #28
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6a1b      	ldr	r3, [r3, #32]
 80080a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6a1b      	ldr	r3, [r3, #32]
 80080a8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	69db      	ldr	r3, [r3, #28]
 80080ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80080c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	021b      	lsls	r3, r3, #8
 80080d6:	68fa      	ldr	r2, [r7, #12]
 80080d8:	4313      	orrs	r3, r2
 80080da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	031b      	lsls	r3, r3, #12
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4a18      	ldr	r2, [pc, #96]	; (8008154 <TIM_OC4_SetConfig+0xc0>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d00f      	beq.n	8008118 <TIM_OC4_SetConfig+0x84>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	4a17      	ldr	r2, [pc, #92]	; (8008158 <TIM_OC4_SetConfig+0xc4>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d00b      	beq.n	8008118 <TIM_OC4_SetConfig+0x84>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4a16      	ldr	r2, [pc, #88]	; (800815c <TIM_OC4_SetConfig+0xc8>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d007      	beq.n	8008118 <TIM_OC4_SetConfig+0x84>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a15      	ldr	r2, [pc, #84]	; (8008160 <TIM_OC4_SetConfig+0xcc>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d003      	beq.n	8008118 <TIM_OC4_SetConfig+0x84>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	4a14      	ldr	r2, [pc, #80]	; (8008164 <TIM_OC4_SetConfig+0xd0>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d109      	bne.n	800812c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800811e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	695b      	ldr	r3, [r3, #20]
 8008124:	019b      	lsls	r3, r3, #6
 8008126:	697a      	ldr	r2, [r7, #20]
 8008128:	4313      	orrs	r3, r2
 800812a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	697a      	ldr	r2, [r7, #20]
 8008130:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	68fa      	ldr	r2, [r7, #12]
 8008136:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	685a      	ldr	r2, [r3, #4]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	693a      	ldr	r2, [r7, #16]
 8008144:	621a      	str	r2, [r3, #32]
}
 8008146:	bf00      	nop
 8008148:	371c      	adds	r7, #28
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	40012c00 	.word	0x40012c00
 8008158:	40013400 	.word	0x40013400
 800815c:	40014000 	.word	0x40014000
 8008160:	40014400 	.word	0x40014400
 8008164:	40014800 	.word	0x40014800

08008168 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008168:	b480      	push	{r7}
 800816a:	b087      	sub	sp, #28
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6a1b      	ldr	r3, [r3, #32]
 8008176:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6a1b      	ldr	r3, [r3, #32]
 800817c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800818e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800819a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80081ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	041b      	lsls	r3, r3, #16
 80081b4:	693a      	ldr	r2, [r7, #16]
 80081b6:	4313      	orrs	r3, r2
 80081b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	4a17      	ldr	r2, [pc, #92]	; (800821c <TIM_OC5_SetConfig+0xb4>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d00f      	beq.n	80081e2 <TIM_OC5_SetConfig+0x7a>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	4a16      	ldr	r2, [pc, #88]	; (8008220 <TIM_OC5_SetConfig+0xb8>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d00b      	beq.n	80081e2 <TIM_OC5_SetConfig+0x7a>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	4a15      	ldr	r2, [pc, #84]	; (8008224 <TIM_OC5_SetConfig+0xbc>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d007      	beq.n	80081e2 <TIM_OC5_SetConfig+0x7a>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	4a14      	ldr	r2, [pc, #80]	; (8008228 <TIM_OC5_SetConfig+0xc0>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d003      	beq.n	80081e2 <TIM_OC5_SetConfig+0x7a>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	4a13      	ldr	r2, [pc, #76]	; (800822c <TIM_OC5_SetConfig+0xc4>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d109      	bne.n	80081f6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	695b      	ldr	r3, [r3, #20]
 80081ee:	021b      	lsls	r3, r3, #8
 80081f0:	697a      	ldr	r2, [r7, #20]
 80081f2:	4313      	orrs	r3, r2
 80081f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	697a      	ldr	r2, [r7, #20]
 80081fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	68fa      	ldr	r2, [r7, #12]
 8008200:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	685a      	ldr	r2, [r3, #4]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	693a      	ldr	r2, [r7, #16]
 800820e:	621a      	str	r2, [r3, #32]
}
 8008210:	bf00      	nop
 8008212:	371c      	adds	r7, #28
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr
 800821c:	40012c00 	.word	0x40012c00
 8008220:	40013400 	.word	0x40013400
 8008224:	40014000 	.word	0x40014000
 8008228:	40014400 	.word	0x40014400
 800822c:	40014800 	.word	0x40014800

08008230 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008230:	b480      	push	{r7}
 8008232:	b087      	sub	sp, #28
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a1b      	ldr	r3, [r3, #32]
 800823e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a1b      	ldr	r3, [r3, #32]
 8008244:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800825e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008262:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	021b      	lsls	r3, r3, #8
 800826a:	68fa      	ldr	r2, [r7, #12]
 800826c:	4313      	orrs	r3, r2
 800826e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008276:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	051b      	lsls	r3, r3, #20
 800827e:	693a      	ldr	r2, [r7, #16]
 8008280:	4313      	orrs	r3, r2
 8008282:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	4a18      	ldr	r2, [pc, #96]	; (80082e8 <TIM_OC6_SetConfig+0xb8>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d00f      	beq.n	80082ac <TIM_OC6_SetConfig+0x7c>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	4a17      	ldr	r2, [pc, #92]	; (80082ec <TIM_OC6_SetConfig+0xbc>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d00b      	beq.n	80082ac <TIM_OC6_SetConfig+0x7c>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a16      	ldr	r2, [pc, #88]	; (80082f0 <TIM_OC6_SetConfig+0xc0>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d007      	beq.n	80082ac <TIM_OC6_SetConfig+0x7c>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	4a15      	ldr	r2, [pc, #84]	; (80082f4 <TIM_OC6_SetConfig+0xc4>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d003      	beq.n	80082ac <TIM_OC6_SetConfig+0x7c>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a14      	ldr	r2, [pc, #80]	; (80082f8 <TIM_OC6_SetConfig+0xc8>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d109      	bne.n	80082c0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80082b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	695b      	ldr	r3, [r3, #20]
 80082b8:	029b      	lsls	r3, r3, #10
 80082ba:	697a      	ldr	r2, [r7, #20]
 80082bc:	4313      	orrs	r3, r2
 80082be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	697a      	ldr	r2, [r7, #20]
 80082c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	68fa      	ldr	r2, [r7, #12]
 80082ca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	685a      	ldr	r2, [r3, #4]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	693a      	ldr	r2, [r7, #16]
 80082d8:	621a      	str	r2, [r3, #32]
}
 80082da:	bf00      	nop
 80082dc:	371c      	adds	r7, #28
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr
 80082e6:	bf00      	nop
 80082e8:	40012c00 	.word	0x40012c00
 80082ec:	40013400 	.word	0x40013400
 80082f0:	40014000 	.word	0x40014000
 80082f4:	40014400 	.word	0x40014400
 80082f8:	40014800 	.word	0x40014800

080082fc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d109      	bne.n	8008320 <HAL_TIMEx_PWMN_Start+0x24>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008312:	b2db      	uxtb	r3, r3
 8008314:	2b01      	cmp	r3, #1
 8008316:	bf14      	ite	ne
 8008318:	2301      	movne	r3, #1
 800831a:	2300      	moveq	r3, #0
 800831c:	b2db      	uxtb	r3, r3
 800831e:	e022      	b.n	8008366 <HAL_TIMEx_PWMN_Start+0x6a>
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	2b04      	cmp	r3, #4
 8008324:	d109      	bne.n	800833a <HAL_TIMEx_PWMN_Start+0x3e>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800832c:	b2db      	uxtb	r3, r3
 800832e:	2b01      	cmp	r3, #1
 8008330:	bf14      	ite	ne
 8008332:	2301      	movne	r3, #1
 8008334:	2300      	moveq	r3, #0
 8008336:	b2db      	uxtb	r3, r3
 8008338:	e015      	b.n	8008366 <HAL_TIMEx_PWMN_Start+0x6a>
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	2b08      	cmp	r3, #8
 800833e:	d109      	bne.n	8008354 <HAL_TIMEx_PWMN_Start+0x58>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008346:	b2db      	uxtb	r3, r3
 8008348:	2b01      	cmp	r3, #1
 800834a:	bf14      	ite	ne
 800834c:	2301      	movne	r3, #1
 800834e:	2300      	moveq	r3, #0
 8008350:	b2db      	uxtb	r3, r3
 8008352:	e008      	b.n	8008366 <HAL_TIMEx_PWMN_Start+0x6a>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800835a:	b2db      	uxtb	r3, r3
 800835c:	2b01      	cmp	r3, #1
 800835e:	bf14      	ite	ne
 8008360:	2301      	movne	r3, #1
 8008362:	2300      	moveq	r3, #0
 8008364:	b2db      	uxtb	r3, r3
 8008366:	2b00      	cmp	r3, #0
 8008368:	d001      	beq.n	800836e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	e06e      	b.n	800844c <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d104      	bne.n	800837e <HAL_TIMEx_PWMN_Start+0x82>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2202      	movs	r2, #2
 8008378:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800837c:	e013      	b.n	80083a6 <HAL_TIMEx_PWMN_Start+0xaa>
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	2b04      	cmp	r3, #4
 8008382:	d104      	bne.n	800838e <HAL_TIMEx_PWMN_Start+0x92>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2202      	movs	r2, #2
 8008388:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800838c:	e00b      	b.n	80083a6 <HAL_TIMEx_PWMN_Start+0xaa>
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	2b08      	cmp	r3, #8
 8008392:	d104      	bne.n	800839e <HAL_TIMEx_PWMN_Start+0xa2>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2202      	movs	r2, #2
 8008398:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800839c:	e003      	b.n	80083a6 <HAL_TIMEx_PWMN_Start+0xaa>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2202      	movs	r2, #2
 80083a2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2204      	movs	r2, #4
 80083ac:	6839      	ldr	r1, [r7, #0]
 80083ae:	4618      	mov	r0, r3
 80083b0:	f000 f982 	bl	80086b8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80083c2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a22      	ldr	r2, [pc, #136]	; (8008454 <HAL_TIMEx_PWMN_Start+0x158>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d01d      	beq.n	800840a <HAL_TIMEx_PWMN_Start+0x10e>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083d6:	d018      	beq.n	800840a <HAL_TIMEx_PWMN_Start+0x10e>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a1e      	ldr	r2, [pc, #120]	; (8008458 <HAL_TIMEx_PWMN_Start+0x15c>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d013      	beq.n	800840a <HAL_TIMEx_PWMN_Start+0x10e>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a1d      	ldr	r2, [pc, #116]	; (800845c <HAL_TIMEx_PWMN_Start+0x160>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d00e      	beq.n	800840a <HAL_TIMEx_PWMN_Start+0x10e>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a1b      	ldr	r2, [pc, #108]	; (8008460 <HAL_TIMEx_PWMN_Start+0x164>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d009      	beq.n	800840a <HAL_TIMEx_PWMN_Start+0x10e>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a1a      	ldr	r2, [pc, #104]	; (8008464 <HAL_TIMEx_PWMN_Start+0x168>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d004      	beq.n	800840a <HAL_TIMEx_PWMN_Start+0x10e>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a18      	ldr	r2, [pc, #96]	; (8008468 <HAL_TIMEx_PWMN_Start+0x16c>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d115      	bne.n	8008436 <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	689a      	ldr	r2, [r3, #8]
 8008410:	4b16      	ldr	r3, [pc, #88]	; (800846c <HAL_TIMEx_PWMN_Start+0x170>)
 8008412:	4013      	ands	r3, r2
 8008414:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2b06      	cmp	r3, #6
 800841a:	d015      	beq.n	8008448 <HAL_TIMEx_PWMN_Start+0x14c>
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008422:	d011      	beq.n	8008448 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f042 0201 	orr.w	r2, r2, #1
 8008432:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008434:	e008      	b.n	8008448 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f042 0201 	orr.w	r2, r2, #1
 8008444:	601a      	str	r2, [r3, #0]
 8008446:	e000      	b.n	800844a <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008448:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3710      	adds	r7, #16
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}
 8008454:	40012c00 	.word	0x40012c00
 8008458:	40000400 	.word	0x40000400
 800845c:	40000800 	.word	0x40000800
 8008460:	40000c00 	.word	0x40000c00
 8008464:	40013400 	.word	0x40013400
 8008468:	40014000 	.word	0x40014000
 800846c:	00010007 	.word	0x00010007

08008470 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008470:	b480      	push	{r7}
 8008472:	b085      	sub	sp, #20
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008480:	2b01      	cmp	r3, #1
 8008482:	d101      	bne.n	8008488 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008484:	2302      	movs	r3, #2
 8008486:	e068      	b.n	800855a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2202      	movs	r2, #2
 8008494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	689b      	ldr	r3, [r3, #8]
 80084a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a2e      	ldr	r2, [pc, #184]	; (8008568 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d004      	beq.n	80084bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a2d      	ldr	r2, [pc, #180]	; (800856c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d108      	bne.n	80084ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80084c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	68fa      	ldr	r2, [r7, #12]
 80084dc:	4313      	orrs	r3, r2
 80084de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	68fa      	ldr	r2, [r7, #12]
 80084e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a1e      	ldr	r2, [pc, #120]	; (8008568 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d01d      	beq.n	800852e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084fa:	d018      	beq.n	800852e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a1b      	ldr	r2, [pc, #108]	; (8008570 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d013      	beq.n	800852e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a1a      	ldr	r2, [pc, #104]	; (8008574 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d00e      	beq.n	800852e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a18      	ldr	r2, [pc, #96]	; (8008578 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d009      	beq.n	800852e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a13      	ldr	r2, [pc, #76]	; (800856c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d004      	beq.n	800852e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a14      	ldr	r2, [pc, #80]	; (800857c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d10c      	bne.n	8008548 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008534:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	4313      	orrs	r3, r2
 800853e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	68ba      	ldr	r2, [r7, #8]
 8008546:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2201      	movs	r2, #1
 800854c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008558:	2300      	movs	r3, #0
}
 800855a:	4618      	mov	r0, r3
 800855c:	3714      	adds	r7, #20
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr
 8008566:	bf00      	nop
 8008568:	40012c00 	.word	0x40012c00
 800856c:	40013400 	.word	0x40013400
 8008570:	40000400 	.word	0x40000400
 8008574:	40000800 	.word	0x40000800
 8008578:	40000c00 	.word	0x40000c00
 800857c:	40014000 	.word	0x40014000

08008580 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008580:	b480      	push	{r7}
 8008582:	b085      	sub	sp, #20
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800858a:	2300      	movs	r3, #0
 800858c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008594:	2b01      	cmp	r3, #1
 8008596:	d101      	bne.n	800859c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008598:	2302      	movs	r3, #2
 800859a:	e065      	b.n	8008668 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	68db      	ldr	r3, [r3, #12]
 80085ae:	4313      	orrs	r3, r2
 80085b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	4313      	orrs	r3, r2
 80085be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	4313      	orrs	r3, r2
 80085cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4313      	orrs	r3, r2
 80085da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	691b      	ldr	r3, [r3, #16]
 80085e6:	4313      	orrs	r3, r2
 80085e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	695b      	ldr	r3, [r3, #20]
 80085f4:	4313      	orrs	r3, r2
 80085f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008602:	4313      	orrs	r3, r2
 8008604:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	699b      	ldr	r3, [r3, #24]
 8008610:	041b      	lsls	r3, r3, #16
 8008612:	4313      	orrs	r3, r2
 8008614:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a16      	ldr	r2, [pc, #88]	; (8008674 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d004      	beq.n	800862a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a14      	ldr	r2, [pc, #80]	; (8008678 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d115      	bne.n	8008656 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008634:	051b      	lsls	r3, r3, #20
 8008636:	4313      	orrs	r3, r2
 8008638:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	69db      	ldr	r3, [r3, #28]
 8008644:	4313      	orrs	r3, r2
 8008646:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	6a1b      	ldr	r3, [r3, #32]
 8008652:	4313      	orrs	r3, r2
 8008654:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68fa      	ldr	r2, [r7, #12]
 800865c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2200      	movs	r2, #0
 8008662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008666:	2300      	movs	r3, #0
}
 8008668:	4618      	mov	r0, r3
 800866a:	3714      	adds	r7, #20
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr
 8008674:	40012c00 	.word	0x40012c00
 8008678:	40013400 	.word	0x40013400

0800867c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800867c:	b480      	push	{r7}
 800867e:	b083      	sub	sp, #12
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008684:	bf00      	nop
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008698:	bf00      	nop
 800869a:	370c      	adds	r7, #12
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr

080086a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b083      	sub	sp, #12
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80086ac:	bf00      	nop
 80086ae:	370c      	adds	r7, #12
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b087      	sub	sp, #28
 80086bc:	af00      	add	r7, sp, #0
 80086be:	60f8      	str	r0, [r7, #12]
 80086c0:	60b9      	str	r1, [r7, #8]
 80086c2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	f003 030f 	and.w	r3, r3, #15
 80086ca:	2204      	movs	r2, #4
 80086cc:	fa02 f303 	lsl.w	r3, r2, r3
 80086d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	6a1a      	ldr	r2, [r3, #32]
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	43db      	mvns	r3, r3
 80086da:	401a      	ands	r2, r3
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6a1a      	ldr	r2, [r3, #32]
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	f003 030f 	and.w	r3, r3, #15
 80086ea:	6879      	ldr	r1, [r7, #4]
 80086ec:	fa01 f303 	lsl.w	r3, r1, r3
 80086f0:	431a      	orrs	r2, r3
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	621a      	str	r2, [r3, #32]
}
 80086f6:	bf00      	nop
 80086f8:	371c      	adds	r7, #28
 80086fa:	46bd      	mov	sp, r7
 80086fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008700:	4770      	bx	lr

08008702 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008702:	b580      	push	{r7, lr}
 8008704:	b082      	sub	sp, #8
 8008706:	af00      	add	r7, sp, #0
 8008708:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d101      	bne.n	8008714 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008710:	2301      	movs	r3, #1
 8008712:	e040      	b.n	8008796 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008718:	2b00      	cmp	r3, #0
 800871a:	d106      	bne.n	800872a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f7fa f935 	bl	8002994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2224      	movs	r2, #36	; 0x24
 800872e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	681a      	ldr	r2, [r3, #0]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f022 0201 	bic.w	r2, r2, #1
 800873e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008744:	2b00      	cmp	r3, #0
 8008746:	d002      	beq.n	800874e <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 fee7 	bl	800951c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f000 fc2c 	bl	8008fac <UART_SetConfig>
 8008754:	4603      	mov	r3, r0
 8008756:	2b01      	cmp	r3, #1
 8008758:	d101      	bne.n	800875e <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800875a:	2301      	movs	r3, #1
 800875c:	e01b      	b.n	8008796 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	685a      	ldr	r2, [r3, #4]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800876c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	689a      	ldr	r2, [r3, #8]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800877c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f042 0201 	orr.w	r2, r2, #1
 800878c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 ff66 	bl	8009660 <UART_CheckIdleState>
 8008794:	4603      	mov	r3, r0
}
 8008796:	4618      	mov	r0, r3
 8008798:	3708      	adds	r7, #8
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}

0800879e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800879e:	b580      	push	{r7, lr}
 80087a0:	b08a      	sub	sp, #40	; 0x28
 80087a2:	af02      	add	r7, sp, #8
 80087a4:	60f8      	str	r0, [r7, #12]
 80087a6:	60b9      	str	r1, [r7, #8]
 80087a8:	603b      	str	r3, [r7, #0]
 80087aa:	4613      	mov	r3, r2
 80087ac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087b2:	2b20      	cmp	r3, #32
 80087b4:	d178      	bne.n	80088a8 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d002      	beq.n	80087c2 <HAL_UART_Transmit+0x24>
 80087bc:	88fb      	ldrh	r3, [r7, #6]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d101      	bne.n	80087c6 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80087c2:	2301      	movs	r3, #1
 80087c4:	e071      	b.n	80088aa <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2200      	movs	r2, #0
 80087ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2221      	movs	r2, #33	; 0x21
 80087d2:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80087d4:	f7fa fc4e 	bl	8003074 <HAL_GetTick>
 80087d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	88fa      	ldrh	r2, [r7, #6]
 80087de:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	88fa      	ldrh	r2, [r7, #6]
 80087e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	689b      	ldr	r3, [r3, #8]
 80087ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087f2:	d108      	bne.n	8008806 <HAL_UART_Transmit+0x68>
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	691b      	ldr	r3, [r3, #16]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d104      	bne.n	8008806 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80087fc:	2300      	movs	r3, #0
 80087fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	61bb      	str	r3, [r7, #24]
 8008804:	e003      	b.n	800880e <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800880a:	2300      	movs	r3, #0
 800880c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800880e:	e030      	b.n	8008872 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	9300      	str	r3, [sp, #0]
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	2200      	movs	r2, #0
 8008818:	2180      	movs	r1, #128	; 0x80
 800881a:	68f8      	ldr	r0, [r7, #12]
 800881c:	f000 ffc8 	bl	80097b0 <UART_WaitOnFlagUntilTimeout>
 8008820:	4603      	mov	r3, r0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d004      	beq.n	8008830 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2220      	movs	r2, #32
 800882a:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800882c:	2303      	movs	r3, #3
 800882e:	e03c      	b.n	80088aa <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8008830:	69fb      	ldr	r3, [r7, #28]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d10b      	bne.n	800884e <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008836:	69bb      	ldr	r3, [r7, #24]
 8008838:	881a      	ldrh	r2, [r3, #0]
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008842:	b292      	uxth	r2, r2
 8008844:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	3302      	adds	r3, #2
 800884a:	61bb      	str	r3, [r7, #24]
 800884c:	e008      	b.n	8008860 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800884e:	69fb      	ldr	r3, [r7, #28]
 8008850:	781a      	ldrb	r2, [r3, #0]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	b292      	uxth	r2, r2
 8008858:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800885a:	69fb      	ldr	r3, [r7, #28]
 800885c:	3301      	adds	r3, #1
 800885e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008866:	b29b      	uxth	r3, r3
 8008868:	3b01      	subs	r3, #1
 800886a:	b29a      	uxth	r2, r3
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008878:	b29b      	uxth	r3, r3
 800887a:	2b00      	cmp	r3, #0
 800887c:	d1c8      	bne.n	8008810 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	9300      	str	r3, [sp, #0]
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	2200      	movs	r2, #0
 8008886:	2140      	movs	r1, #64	; 0x40
 8008888:	68f8      	ldr	r0, [r7, #12]
 800888a:	f000 ff91 	bl	80097b0 <UART_WaitOnFlagUntilTimeout>
 800888e:	4603      	mov	r3, r0
 8008890:	2b00      	cmp	r3, #0
 8008892:	d004      	beq.n	800889e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	2220      	movs	r2, #32
 8008898:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800889a:	2303      	movs	r3, #3
 800889c:	e005      	b.n	80088aa <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2220      	movs	r2, #32
 80088a2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80088a4:	2300      	movs	r3, #0
 80088a6:	e000      	b.n	80088aa <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80088a8:	2302      	movs	r3, #2
  }
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3720      	adds	r7, #32
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
	...

080088b4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b08a      	sub	sp, #40	; 0x28
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	60f8      	str	r0, [r7, #12]
 80088bc:	60b9      	str	r1, [r7, #8]
 80088be:	4613      	mov	r3, r2
 80088c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80088c8:	2b20      	cmp	r3, #32
 80088ca:	d137      	bne.n	800893c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d002      	beq.n	80088d8 <HAL_UART_Receive_DMA+0x24>
 80088d2:	88fb      	ldrh	r3, [r7, #6]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d101      	bne.n	80088dc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	e030      	b.n	800893e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2200      	movs	r2, #0
 80088e0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a18      	ldr	r2, [pc, #96]	; (8008948 <HAL_UART_Receive_DMA+0x94>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d01f      	beq.n	800892c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d018      	beq.n	800892c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	e853 3f00 	ldrex	r3, [r3]
 8008906:	613b      	str	r3, [r7, #16]
   return(result);
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800890e:	627b      	str	r3, [r7, #36]	; 0x24
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	461a      	mov	r2, r3
 8008916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008918:	623b      	str	r3, [r7, #32]
 800891a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800891c:	69f9      	ldr	r1, [r7, #28]
 800891e:	6a3a      	ldr	r2, [r7, #32]
 8008920:	e841 2300 	strex	r3, r2, [r1]
 8008924:	61bb      	str	r3, [r7, #24]
   return(result);
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d1e6      	bne.n	80088fa <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800892c:	88fb      	ldrh	r3, [r7, #6]
 800892e:	461a      	mov	r2, r3
 8008930:	68b9      	ldr	r1, [r7, #8]
 8008932:	68f8      	ldr	r0, [r7, #12]
 8008934:	f000 ffaa 	bl	800988c <UART_Start_Receive_DMA>
 8008938:	4603      	mov	r3, r0
 800893a:	e000      	b.n	800893e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800893c:	2302      	movs	r3, #2
  }
}
 800893e:	4618      	mov	r0, r3
 8008940:	3728      	adds	r7, #40	; 0x28
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	40008000 	.word	0x40008000

0800894c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b0ba      	sub	sp, #232	; 0xe8
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	69db      	ldr	r3, [r3, #28]
 800895a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008972:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8008976:	f640 030f 	movw	r3, #2063	; 0x80f
 800897a:	4013      	ands	r3, r2
 800897c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008980:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008984:	2b00      	cmp	r3, #0
 8008986:	d115      	bne.n	80089b4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800898c:	f003 0320 	and.w	r3, r3, #32
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00f      	beq.n	80089b4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008998:	f003 0320 	and.w	r3, r3, #32
 800899c:	2b00      	cmp	r3, #0
 800899e:	d009      	beq.n	80089b4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	f000 82ca 	beq.w	8008f3e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	4798      	blx	r3
      }
      return;
 80089b2:	e2c4      	b.n	8008f3e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80089b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	f000 8117 	beq.w	8008bec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80089be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d106      	bne.n	80089d8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80089ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80089ce:	4b85      	ldr	r3, [pc, #532]	; (8008be4 <HAL_UART_IRQHandler+0x298>)
 80089d0:	4013      	ands	r3, r2
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	f000 810a 	beq.w	8008bec <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80089d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089dc:	f003 0301 	and.w	r3, r3, #1
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d011      	beq.n	8008a08 <HAL_UART_IRQHandler+0xbc>
 80089e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d00b      	beq.n	8008a08 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2201      	movs	r2, #1
 80089f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80089fe:	f043 0201 	orr.w	r2, r3, #1
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a0c:	f003 0302 	and.w	r3, r3, #2
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d011      	beq.n	8008a38 <HAL_UART_IRQHandler+0xec>
 8008a14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a18:	f003 0301 	and.w	r3, r3, #1
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d00b      	beq.n	8008a38 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	2202      	movs	r2, #2
 8008a26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a2e:	f043 0204 	orr.w	r2, r3, #4
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a3c:	f003 0304 	and.w	r3, r3, #4
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d011      	beq.n	8008a68 <HAL_UART_IRQHandler+0x11c>
 8008a44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a48:	f003 0301 	and.w	r3, r3, #1
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00b      	beq.n	8008a68 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	2204      	movs	r2, #4
 8008a56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a5e:	f043 0202 	orr.w	r2, r3, #2
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008a68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a6c:	f003 0308 	and.w	r3, r3, #8
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d017      	beq.n	8008aa4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a78:	f003 0320 	and.w	r3, r3, #32
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d105      	bne.n	8008a8c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008a80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a84:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d00b      	beq.n	8008aa4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	2208      	movs	r2, #8
 8008a92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a9a:	f043 0208 	orr.w	r2, r3, #8
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008aa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008aa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d012      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x18a>
 8008ab0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ab4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d00c      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008ac4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008acc:	f043 0220 	orr.w	r2, r3, #32
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	f000 8230 	beq.w	8008f42 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ae6:	f003 0320 	and.w	r3, r3, #32
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d00d      	beq.n	8008b0a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008aee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008af2:	f003 0320 	and.w	r3, r3, #32
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d007      	beq.n	8008b0a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d003      	beq.n	8008b0a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b10:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b1e:	2b40      	cmp	r3, #64	; 0x40
 8008b20:	d005      	beq.n	8008b2e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008b22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008b26:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d04f      	beq.n	8008bce <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 ff72 	bl	8009a18 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	689b      	ldr	r3, [r3, #8]
 8008b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b3e:	2b40      	cmp	r3, #64	; 0x40
 8008b40:	d141      	bne.n	8008bc6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	3308      	adds	r3, #8
 8008b48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008b50:	e853 3f00 	ldrex	r3, [r3]
 8008b54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008b58:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008b5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	3308      	adds	r3, #8
 8008b6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008b6e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008b72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008b7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008b7e:	e841 2300 	strex	r3, r2, [r1]
 8008b82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008b86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d1d9      	bne.n	8008b42 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d013      	beq.n	8008bbe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b9a:	4a13      	ldr	r2, [pc, #76]	; (8008be8 <HAL_UART_IRQHandler+0x29c>)
 8008b9c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f7fc f88e 	bl	8004cc4 <HAL_DMA_Abort_IT>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d017      	beq.n	8008bde <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bb4:	687a      	ldr	r2, [r7, #4]
 8008bb6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008bb8:	4610      	mov	r0, r2
 8008bba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bbc:	e00f      	b.n	8008bde <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 f9de 	bl	8008f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bc4:	e00b      	b.n	8008bde <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f000 f9da 	bl	8008f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bcc:	e007      	b.n	8008bde <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 f9d6 	bl	8008f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8008bdc:	e1b1      	b.n	8008f42 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bde:	bf00      	nop
    return;
 8008be0:	e1af      	b.n	8008f42 <HAL_UART_IRQHandler+0x5f6>
 8008be2:	bf00      	nop
 8008be4:	04000120 	.word	0x04000120
 8008be8:	08009cc9 	.word	0x08009cc9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	f040 816a 	bne.w	8008eca <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bfa:	f003 0310 	and.w	r3, r3, #16
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	f000 8163 	beq.w	8008eca <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c08:	f003 0310 	and.w	r3, r3, #16
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	f000 815c 	beq.w	8008eca <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	2210      	movs	r2, #16
 8008c18:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	689b      	ldr	r3, [r3, #8]
 8008c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c24:	2b40      	cmp	r3, #64	; 0x40
 8008c26:	f040 80d4 	bne.w	8008dd2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008c36:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	f000 80ad 	beq.w	8008d9a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008c46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	f080 80a5 	bcs.w	8008d9a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008c56:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f003 0320 	and.w	r3, r3, #32
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	f040 8086 	bne.w	8008d78 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008c78:	e853 3f00 	ldrex	r3, [r3]
 8008c7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008c80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	461a      	mov	r2, r3
 8008c92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008c96:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008c9a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008ca2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008ca6:	e841 2300 	strex	r3, r2, [r1]
 8008caa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008cae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d1da      	bne.n	8008c6c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	3308      	adds	r3, #8
 8008cbc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008cc0:	e853 3f00 	ldrex	r3, [r3]
 8008cc4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008cc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008cc8:	f023 0301 	bic.w	r3, r3, #1
 8008ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	3308      	adds	r3, #8
 8008cd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008cda:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008cde:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008ce2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008ce6:	e841 2300 	strex	r3, r2, [r1]
 8008cea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008cec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d1e1      	bne.n	8008cb6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	3308      	adds	r3, #8
 8008cf8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008cfc:	e853 3f00 	ldrex	r3, [r3]
 8008d00:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008d02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	3308      	adds	r3, #8
 8008d12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008d16:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008d18:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008d1c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008d1e:	e841 2300 	strex	r3, r2, [r1]
 8008d22:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008d24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1e3      	bne.n	8008cf2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2220      	movs	r2, #32
 8008d2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d40:	e853 3f00 	ldrex	r3, [r3]
 8008d44:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008d46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d48:	f023 0310 	bic.w	r3, r3, #16
 8008d4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	461a      	mov	r2, r3
 8008d56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008d5a:	65bb      	str	r3, [r7, #88]	; 0x58
 8008d5c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d5e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008d60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008d62:	e841 2300 	strex	r3, r2, [r1]
 8008d66:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008d68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d1e4      	bne.n	8008d38 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d72:	4618      	mov	r0, r3
 8008d74:	f7fb ff68 	bl	8004c48 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2202      	movs	r2, #2
 8008d7c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	1ad3      	subs	r3, r2, r3
 8008d8e:	b29b      	uxth	r3, r3
 8008d90:	4619      	mov	r1, r3
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 f8fe 	bl	8008f94 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008d98:	e0d5      	b.n	8008f46 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008da0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008da4:	429a      	cmp	r2, r3
 8008da6:	f040 80ce 	bne.w	8008f46 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 0320 	and.w	r3, r3, #32
 8008db6:	2b20      	cmp	r3, #32
 8008db8:	f040 80c5 	bne.w	8008f46 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	665a      	str	r2, [r3, #100]	; 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008dc8:	4619      	mov	r1, r3
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 f8e2 	bl	8008f94 <HAL_UARTEx_RxEventCallback>
      return;
 8008dd0:	e0b9      	b.n	8008f46 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	1ad3      	subs	r3, r2, r3
 8008de2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	f000 80ab 	beq.w	8008f4a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8008df4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	f000 80a6 	beq.w	8008f4a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e06:	e853 3f00 	ldrex	r3, [r3]
 8008e0a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e12:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008e20:	647b      	str	r3, [r7, #68]	; 0x44
 8008e22:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e24:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008e26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008e28:	e841 2300 	strex	r3, r2, [r1]
 8008e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008e2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d1e4      	bne.n	8008dfe <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	3308      	adds	r3, #8
 8008e3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e3e:	e853 3f00 	ldrex	r3, [r3]
 8008e42:	623b      	str	r3, [r7, #32]
   return(result);
 8008e44:	6a3b      	ldr	r3, [r7, #32]
 8008e46:	f023 0301 	bic.w	r3, r3, #1
 8008e4a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	3308      	adds	r3, #8
 8008e54:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008e58:	633a      	str	r2, [r7, #48]	; 0x30
 8008e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e5c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008e5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e60:	e841 2300 	strex	r3, r2, [r1]
 8008e64:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d1e3      	bne.n	8008e34 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2220      	movs	r2, #32
 8008e70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2200      	movs	r2, #0
 8008e78:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	e853 3f00 	ldrex	r3, [r3]
 8008e8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f023 0310 	bic.w	r3, r3, #16
 8008e94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	461a      	mov	r2, r3
 8008e9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008ea2:	61fb      	str	r3, [r7, #28]
 8008ea4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea6:	69b9      	ldr	r1, [r7, #24]
 8008ea8:	69fa      	ldr	r2, [r7, #28]
 8008eaa:	e841 2300 	strex	r3, r2, [r1]
 8008eae:	617b      	str	r3, [r7, #20]
   return(result);
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d1e4      	bne.n	8008e80 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2202      	movs	r2, #2
 8008eba:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ebc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008ec0:	4619      	mov	r1, r3
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 f866 	bl	8008f94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008ec8:	e03f      	b.n	8008f4a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ece:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d00e      	beq.n	8008ef4 <HAL_UART_IRQHandler+0x5a8>
 8008ed6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d008      	beq.n	8008ef4 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008eea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 ff2b 	bl	8009d48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ef2:	e02d      	b.n	8008f50 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008ef4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d00e      	beq.n	8008f1e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d008      	beq.n	8008f1e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d01c      	beq.n	8008f4e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	4798      	blx	r3
    }
    return;
 8008f1c:	e017      	b.n	8008f4e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d012      	beq.n	8008f50 <HAL_UART_IRQHandler+0x604>
 8008f2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d00c      	beq.n	8008f50 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 fedc 	bl	8009cf4 <UART_EndTransmit_IT>
    return;
 8008f3c:	e008      	b.n	8008f50 <HAL_UART_IRQHandler+0x604>
      return;
 8008f3e:	bf00      	nop
 8008f40:	e006      	b.n	8008f50 <HAL_UART_IRQHandler+0x604>
    return;
 8008f42:	bf00      	nop
 8008f44:	e004      	b.n	8008f50 <HAL_UART_IRQHandler+0x604>
      return;
 8008f46:	bf00      	nop
 8008f48:	e002      	b.n	8008f50 <HAL_UART_IRQHandler+0x604>
      return;
 8008f4a:	bf00      	nop
 8008f4c:	e000      	b.n	8008f50 <HAL_UART_IRQHandler+0x604>
    return;
 8008f4e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008f50:	37e8      	adds	r7, #232	; 0xe8
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}
 8008f56:	bf00      	nop

08008f58 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008f60:	bf00      	nop
 8008f62:	370c      	adds	r7, #12
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr

08008f6c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b083      	sub	sp, #12
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008f74:	bf00      	nop
 8008f76:	370c      	adds	r7, #12
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7e:	4770      	bx	lr

08008f80 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008fa0:	bf00      	nop
 8008fa2:	370c      	adds	r7, #12
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fb0:	b08a      	sub	sp, #40	; 0x28
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	689a      	ldr	r2, [r3, #8]
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	691b      	ldr	r3, [r3, #16]
 8008fc4:	431a      	orrs	r2, r3
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	695b      	ldr	r3, [r3, #20]
 8008fca:	431a      	orrs	r2, r3
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	69db      	ldr	r3, [r3, #28]
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	4ba4      	ldr	r3, [pc, #656]	; (800926c <UART_SetConfig+0x2c0>)
 8008fdc:	4013      	ands	r3, r2
 8008fde:	68fa      	ldr	r2, [r7, #12]
 8008fe0:	6812      	ldr	r2, [r2, #0]
 8008fe2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008fe4:	430b      	orrs	r3, r1
 8008fe6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	685b      	ldr	r3, [r3, #4]
 8008fee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	68da      	ldr	r2, [r3, #12]
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	430a      	orrs	r2, r1
 8008ffc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	699b      	ldr	r3, [r3, #24]
 8009002:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a99      	ldr	r2, [pc, #612]	; (8009270 <UART_SetConfig+0x2c4>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d004      	beq.n	8009018 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	6a1b      	ldr	r3, [r3, #32]
 8009012:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009014:	4313      	orrs	r3, r2
 8009016:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009028:	430a      	orrs	r2, r1
 800902a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a90      	ldr	r2, [pc, #576]	; (8009274 <UART_SetConfig+0x2c8>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d126      	bne.n	8009084 <UART_SetConfig+0xd8>
 8009036:	4b90      	ldr	r3, [pc, #576]	; (8009278 <UART_SetConfig+0x2cc>)
 8009038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800903c:	f003 0303 	and.w	r3, r3, #3
 8009040:	2b03      	cmp	r3, #3
 8009042:	d81b      	bhi.n	800907c <UART_SetConfig+0xd0>
 8009044:	a201      	add	r2, pc, #4	; (adr r2, 800904c <UART_SetConfig+0xa0>)
 8009046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800904a:	bf00      	nop
 800904c:	0800905d 	.word	0x0800905d
 8009050:	0800906d 	.word	0x0800906d
 8009054:	08009065 	.word	0x08009065
 8009058:	08009075 	.word	0x08009075
 800905c:	2301      	movs	r3, #1
 800905e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009062:	e116      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009064:	2302      	movs	r3, #2
 8009066:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800906a:	e112      	b.n	8009292 <UART_SetConfig+0x2e6>
 800906c:	2304      	movs	r3, #4
 800906e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009072:	e10e      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009074:	2308      	movs	r3, #8
 8009076:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800907a:	e10a      	b.n	8009292 <UART_SetConfig+0x2e6>
 800907c:	2310      	movs	r3, #16
 800907e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009082:	e106      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a7c      	ldr	r2, [pc, #496]	; (800927c <UART_SetConfig+0x2d0>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d138      	bne.n	8009100 <UART_SetConfig+0x154>
 800908e:	4b7a      	ldr	r3, [pc, #488]	; (8009278 <UART_SetConfig+0x2cc>)
 8009090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009094:	f003 030c 	and.w	r3, r3, #12
 8009098:	2b0c      	cmp	r3, #12
 800909a:	d82d      	bhi.n	80090f8 <UART_SetConfig+0x14c>
 800909c:	a201      	add	r2, pc, #4	; (adr r2, 80090a4 <UART_SetConfig+0xf8>)
 800909e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a2:	bf00      	nop
 80090a4:	080090d9 	.word	0x080090d9
 80090a8:	080090f9 	.word	0x080090f9
 80090ac:	080090f9 	.word	0x080090f9
 80090b0:	080090f9 	.word	0x080090f9
 80090b4:	080090e9 	.word	0x080090e9
 80090b8:	080090f9 	.word	0x080090f9
 80090bc:	080090f9 	.word	0x080090f9
 80090c0:	080090f9 	.word	0x080090f9
 80090c4:	080090e1 	.word	0x080090e1
 80090c8:	080090f9 	.word	0x080090f9
 80090cc:	080090f9 	.word	0x080090f9
 80090d0:	080090f9 	.word	0x080090f9
 80090d4:	080090f1 	.word	0x080090f1
 80090d8:	2300      	movs	r3, #0
 80090da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80090de:	e0d8      	b.n	8009292 <UART_SetConfig+0x2e6>
 80090e0:	2302      	movs	r3, #2
 80090e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80090e6:	e0d4      	b.n	8009292 <UART_SetConfig+0x2e6>
 80090e8:	2304      	movs	r3, #4
 80090ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80090ee:	e0d0      	b.n	8009292 <UART_SetConfig+0x2e6>
 80090f0:	2308      	movs	r3, #8
 80090f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80090f6:	e0cc      	b.n	8009292 <UART_SetConfig+0x2e6>
 80090f8:	2310      	movs	r3, #16
 80090fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80090fe:	e0c8      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a5e      	ldr	r2, [pc, #376]	; (8009280 <UART_SetConfig+0x2d4>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d125      	bne.n	8009156 <UART_SetConfig+0x1aa>
 800910a:	4b5b      	ldr	r3, [pc, #364]	; (8009278 <UART_SetConfig+0x2cc>)
 800910c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009110:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009114:	2b30      	cmp	r3, #48	; 0x30
 8009116:	d016      	beq.n	8009146 <UART_SetConfig+0x19a>
 8009118:	2b30      	cmp	r3, #48	; 0x30
 800911a:	d818      	bhi.n	800914e <UART_SetConfig+0x1a2>
 800911c:	2b20      	cmp	r3, #32
 800911e:	d00a      	beq.n	8009136 <UART_SetConfig+0x18a>
 8009120:	2b20      	cmp	r3, #32
 8009122:	d814      	bhi.n	800914e <UART_SetConfig+0x1a2>
 8009124:	2b00      	cmp	r3, #0
 8009126:	d002      	beq.n	800912e <UART_SetConfig+0x182>
 8009128:	2b10      	cmp	r3, #16
 800912a:	d008      	beq.n	800913e <UART_SetConfig+0x192>
 800912c:	e00f      	b.n	800914e <UART_SetConfig+0x1a2>
 800912e:	2300      	movs	r3, #0
 8009130:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009134:	e0ad      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009136:	2302      	movs	r3, #2
 8009138:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800913c:	e0a9      	b.n	8009292 <UART_SetConfig+0x2e6>
 800913e:	2304      	movs	r3, #4
 8009140:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009144:	e0a5      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009146:	2308      	movs	r3, #8
 8009148:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800914c:	e0a1      	b.n	8009292 <UART_SetConfig+0x2e6>
 800914e:	2310      	movs	r3, #16
 8009150:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009154:	e09d      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a4a      	ldr	r2, [pc, #296]	; (8009284 <UART_SetConfig+0x2d8>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d125      	bne.n	80091ac <UART_SetConfig+0x200>
 8009160:	4b45      	ldr	r3, [pc, #276]	; (8009278 <UART_SetConfig+0x2cc>)
 8009162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009166:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800916a:	2bc0      	cmp	r3, #192	; 0xc0
 800916c:	d016      	beq.n	800919c <UART_SetConfig+0x1f0>
 800916e:	2bc0      	cmp	r3, #192	; 0xc0
 8009170:	d818      	bhi.n	80091a4 <UART_SetConfig+0x1f8>
 8009172:	2b80      	cmp	r3, #128	; 0x80
 8009174:	d00a      	beq.n	800918c <UART_SetConfig+0x1e0>
 8009176:	2b80      	cmp	r3, #128	; 0x80
 8009178:	d814      	bhi.n	80091a4 <UART_SetConfig+0x1f8>
 800917a:	2b00      	cmp	r3, #0
 800917c:	d002      	beq.n	8009184 <UART_SetConfig+0x1d8>
 800917e:	2b40      	cmp	r3, #64	; 0x40
 8009180:	d008      	beq.n	8009194 <UART_SetConfig+0x1e8>
 8009182:	e00f      	b.n	80091a4 <UART_SetConfig+0x1f8>
 8009184:	2300      	movs	r3, #0
 8009186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800918a:	e082      	b.n	8009292 <UART_SetConfig+0x2e6>
 800918c:	2302      	movs	r3, #2
 800918e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009192:	e07e      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009194:	2304      	movs	r3, #4
 8009196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800919a:	e07a      	b.n	8009292 <UART_SetConfig+0x2e6>
 800919c:	2308      	movs	r3, #8
 800919e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80091a2:	e076      	b.n	8009292 <UART_SetConfig+0x2e6>
 80091a4:	2310      	movs	r3, #16
 80091a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80091aa:	e072      	b.n	8009292 <UART_SetConfig+0x2e6>
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a35      	ldr	r2, [pc, #212]	; (8009288 <UART_SetConfig+0x2dc>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d12a      	bne.n	800920c <UART_SetConfig+0x260>
 80091b6:	4b30      	ldr	r3, [pc, #192]	; (8009278 <UART_SetConfig+0x2cc>)
 80091b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80091c4:	d01a      	beq.n	80091fc <UART_SetConfig+0x250>
 80091c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80091ca:	d81b      	bhi.n	8009204 <UART_SetConfig+0x258>
 80091cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091d0:	d00c      	beq.n	80091ec <UART_SetConfig+0x240>
 80091d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091d6:	d815      	bhi.n	8009204 <UART_SetConfig+0x258>
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d003      	beq.n	80091e4 <UART_SetConfig+0x238>
 80091dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80091e0:	d008      	beq.n	80091f4 <UART_SetConfig+0x248>
 80091e2:	e00f      	b.n	8009204 <UART_SetConfig+0x258>
 80091e4:	2300      	movs	r3, #0
 80091e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80091ea:	e052      	b.n	8009292 <UART_SetConfig+0x2e6>
 80091ec:	2302      	movs	r3, #2
 80091ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80091f2:	e04e      	b.n	8009292 <UART_SetConfig+0x2e6>
 80091f4:	2304      	movs	r3, #4
 80091f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80091fa:	e04a      	b.n	8009292 <UART_SetConfig+0x2e6>
 80091fc:	2308      	movs	r3, #8
 80091fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009202:	e046      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009204:	2310      	movs	r3, #16
 8009206:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800920a:	e042      	b.n	8009292 <UART_SetConfig+0x2e6>
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4a17      	ldr	r2, [pc, #92]	; (8009270 <UART_SetConfig+0x2c4>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d13a      	bne.n	800928c <UART_SetConfig+0x2e0>
 8009216:	4b18      	ldr	r3, [pc, #96]	; (8009278 <UART_SetConfig+0x2cc>)
 8009218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800921c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009220:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009224:	d01a      	beq.n	800925c <UART_SetConfig+0x2b0>
 8009226:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800922a:	d81b      	bhi.n	8009264 <UART_SetConfig+0x2b8>
 800922c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009230:	d00c      	beq.n	800924c <UART_SetConfig+0x2a0>
 8009232:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009236:	d815      	bhi.n	8009264 <UART_SetConfig+0x2b8>
 8009238:	2b00      	cmp	r3, #0
 800923a:	d003      	beq.n	8009244 <UART_SetConfig+0x298>
 800923c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009240:	d008      	beq.n	8009254 <UART_SetConfig+0x2a8>
 8009242:	e00f      	b.n	8009264 <UART_SetConfig+0x2b8>
 8009244:	2300      	movs	r3, #0
 8009246:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800924a:	e022      	b.n	8009292 <UART_SetConfig+0x2e6>
 800924c:	2302      	movs	r3, #2
 800924e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009252:	e01e      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009254:	2304      	movs	r3, #4
 8009256:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800925a:	e01a      	b.n	8009292 <UART_SetConfig+0x2e6>
 800925c:	2308      	movs	r3, #8
 800925e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009262:	e016      	b.n	8009292 <UART_SetConfig+0x2e6>
 8009264:	2310      	movs	r3, #16
 8009266:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800926a:	e012      	b.n	8009292 <UART_SetConfig+0x2e6>
 800926c:	efff69f3 	.word	0xefff69f3
 8009270:	40008000 	.word	0x40008000
 8009274:	40013800 	.word	0x40013800
 8009278:	40021000 	.word	0x40021000
 800927c:	40004400 	.word	0x40004400
 8009280:	40004800 	.word	0x40004800
 8009284:	40004c00 	.word	0x40004c00
 8009288:	40005000 	.word	0x40005000
 800928c:	2310      	movs	r3, #16
 800928e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a9f      	ldr	r2, [pc, #636]	; (8009514 <UART_SetConfig+0x568>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d17a      	bne.n	8009392 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800929c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80092a0:	2b08      	cmp	r3, #8
 80092a2:	d824      	bhi.n	80092ee <UART_SetConfig+0x342>
 80092a4:	a201      	add	r2, pc, #4	; (adr r2, 80092ac <UART_SetConfig+0x300>)
 80092a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092aa:	bf00      	nop
 80092ac:	080092d1 	.word	0x080092d1
 80092b0:	080092ef 	.word	0x080092ef
 80092b4:	080092d9 	.word	0x080092d9
 80092b8:	080092ef 	.word	0x080092ef
 80092bc:	080092df 	.word	0x080092df
 80092c0:	080092ef 	.word	0x080092ef
 80092c4:	080092ef 	.word	0x080092ef
 80092c8:	080092ef 	.word	0x080092ef
 80092cc:	080092e7 	.word	0x080092e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092d0:	f7fd fbb2 	bl	8006a38 <HAL_RCC_GetPCLK1Freq>
 80092d4:	61f8      	str	r0, [r7, #28]
        break;
 80092d6:	e010      	b.n	80092fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092d8:	4b8f      	ldr	r3, [pc, #572]	; (8009518 <UART_SetConfig+0x56c>)
 80092da:	61fb      	str	r3, [r7, #28]
        break;
 80092dc:	e00d      	b.n	80092fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092de:	f7fd fb13 	bl	8006908 <HAL_RCC_GetSysClockFreq>
 80092e2:	61f8      	str	r0, [r7, #28]
        break;
 80092e4:	e009      	b.n	80092fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80092ea:	61fb      	str	r3, [r7, #28]
        break;
 80092ec:	e005      	b.n	80092fa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80092ee:	2300      	movs	r3, #0
 80092f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80092f2:	2301      	movs	r3, #1
 80092f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80092f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80092fa:	69fb      	ldr	r3, [r7, #28]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	f000 80fb 	beq.w	80094f8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	685a      	ldr	r2, [r3, #4]
 8009306:	4613      	mov	r3, r2
 8009308:	005b      	lsls	r3, r3, #1
 800930a:	4413      	add	r3, r2
 800930c:	69fa      	ldr	r2, [r7, #28]
 800930e:	429a      	cmp	r2, r3
 8009310:	d305      	bcc.n	800931e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009318:	69fa      	ldr	r2, [r7, #28]
 800931a:	429a      	cmp	r2, r3
 800931c:	d903      	bls.n	8009326 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800931e:	2301      	movs	r3, #1
 8009320:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009324:	e0e8      	b.n	80094f8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009326:	69fb      	ldr	r3, [r7, #28]
 8009328:	2200      	movs	r2, #0
 800932a:	461c      	mov	r4, r3
 800932c:	4615      	mov	r5, r2
 800932e:	f04f 0200 	mov.w	r2, #0
 8009332:	f04f 0300 	mov.w	r3, #0
 8009336:	022b      	lsls	r3, r5, #8
 8009338:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800933c:	0222      	lsls	r2, r4, #8
 800933e:	68f9      	ldr	r1, [r7, #12]
 8009340:	6849      	ldr	r1, [r1, #4]
 8009342:	0849      	lsrs	r1, r1, #1
 8009344:	2000      	movs	r0, #0
 8009346:	4688      	mov	r8, r1
 8009348:	4681      	mov	r9, r0
 800934a:	eb12 0a08 	adds.w	sl, r2, r8
 800934e:	eb43 0b09 	adc.w	fp, r3, r9
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	603b      	str	r3, [r7, #0]
 800935a:	607a      	str	r2, [r7, #4]
 800935c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009360:	4650      	mov	r0, sl
 8009362:	4659      	mov	r1, fp
 8009364:	f7f7 fc90 	bl	8000c88 <__aeabi_uldivmod>
 8009368:	4602      	mov	r2, r0
 800936a:	460b      	mov	r3, r1
 800936c:	4613      	mov	r3, r2
 800936e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009370:	69bb      	ldr	r3, [r7, #24]
 8009372:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009376:	d308      	bcc.n	800938a <UART_SetConfig+0x3de>
 8009378:	69bb      	ldr	r3, [r7, #24]
 800937a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800937e:	d204      	bcs.n	800938a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	69ba      	ldr	r2, [r7, #24]
 8009386:	60da      	str	r2, [r3, #12]
 8009388:	e0b6      	b.n	80094f8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800938a:	2301      	movs	r3, #1
 800938c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009390:	e0b2      	b.n	80094f8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	69db      	ldr	r3, [r3, #28]
 8009396:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800939a:	d15e      	bne.n	800945a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800939c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80093a0:	2b08      	cmp	r3, #8
 80093a2:	d828      	bhi.n	80093f6 <UART_SetConfig+0x44a>
 80093a4:	a201      	add	r2, pc, #4	; (adr r2, 80093ac <UART_SetConfig+0x400>)
 80093a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093aa:	bf00      	nop
 80093ac:	080093d1 	.word	0x080093d1
 80093b0:	080093d9 	.word	0x080093d9
 80093b4:	080093e1 	.word	0x080093e1
 80093b8:	080093f7 	.word	0x080093f7
 80093bc:	080093e7 	.word	0x080093e7
 80093c0:	080093f7 	.word	0x080093f7
 80093c4:	080093f7 	.word	0x080093f7
 80093c8:	080093f7 	.word	0x080093f7
 80093cc:	080093ef 	.word	0x080093ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093d0:	f7fd fb32 	bl	8006a38 <HAL_RCC_GetPCLK1Freq>
 80093d4:	61f8      	str	r0, [r7, #28]
        break;
 80093d6:	e014      	b.n	8009402 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80093d8:	f7fd fb44 	bl	8006a64 <HAL_RCC_GetPCLK2Freq>
 80093dc:	61f8      	str	r0, [r7, #28]
        break;
 80093de:	e010      	b.n	8009402 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093e0:	4b4d      	ldr	r3, [pc, #308]	; (8009518 <UART_SetConfig+0x56c>)
 80093e2:	61fb      	str	r3, [r7, #28]
        break;
 80093e4:	e00d      	b.n	8009402 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093e6:	f7fd fa8f 	bl	8006908 <HAL_RCC_GetSysClockFreq>
 80093ea:	61f8      	str	r0, [r7, #28]
        break;
 80093ec:	e009      	b.n	8009402 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80093f2:	61fb      	str	r3, [r7, #28]
        break;
 80093f4:	e005      	b.n	8009402 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80093f6:	2300      	movs	r3, #0
 80093f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009400:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009402:	69fb      	ldr	r3, [r7, #28]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d077      	beq.n	80094f8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009408:	69fb      	ldr	r3, [r7, #28]
 800940a:	005a      	lsls	r2, r3, #1
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	085b      	lsrs	r3, r3, #1
 8009412:	441a      	add	r2, r3
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	fbb2 f3f3 	udiv	r3, r2, r3
 800941c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800941e:	69bb      	ldr	r3, [r7, #24]
 8009420:	2b0f      	cmp	r3, #15
 8009422:	d916      	bls.n	8009452 <UART_SetConfig+0x4a6>
 8009424:	69bb      	ldr	r3, [r7, #24]
 8009426:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800942a:	d212      	bcs.n	8009452 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800942c:	69bb      	ldr	r3, [r7, #24]
 800942e:	b29b      	uxth	r3, r3
 8009430:	f023 030f 	bic.w	r3, r3, #15
 8009434:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009436:	69bb      	ldr	r3, [r7, #24]
 8009438:	085b      	lsrs	r3, r3, #1
 800943a:	b29b      	uxth	r3, r3
 800943c:	f003 0307 	and.w	r3, r3, #7
 8009440:	b29a      	uxth	r2, r3
 8009442:	8afb      	ldrh	r3, [r7, #22]
 8009444:	4313      	orrs	r3, r2
 8009446:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	8afa      	ldrh	r2, [r7, #22]
 800944e:	60da      	str	r2, [r3, #12]
 8009450:	e052      	b.n	80094f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009452:	2301      	movs	r3, #1
 8009454:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009458:	e04e      	b.n	80094f8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800945a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800945e:	2b08      	cmp	r3, #8
 8009460:	d827      	bhi.n	80094b2 <UART_SetConfig+0x506>
 8009462:	a201      	add	r2, pc, #4	; (adr r2, 8009468 <UART_SetConfig+0x4bc>)
 8009464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009468:	0800948d 	.word	0x0800948d
 800946c:	08009495 	.word	0x08009495
 8009470:	0800949d 	.word	0x0800949d
 8009474:	080094b3 	.word	0x080094b3
 8009478:	080094a3 	.word	0x080094a3
 800947c:	080094b3 	.word	0x080094b3
 8009480:	080094b3 	.word	0x080094b3
 8009484:	080094b3 	.word	0x080094b3
 8009488:	080094ab 	.word	0x080094ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800948c:	f7fd fad4 	bl	8006a38 <HAL_RCC_GetPCLK1Freq>
 8009490:	61f8      	str	r0, [r7, #28]
        break;
 8009492:	e014      	b.n	80094be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009494:	f7fd fae6 	bl	8006a64 <HAL_RCC_GetPCLK2Freq>
 8009498:	61f8      	str	r0, [r7, #28]
        break;
 800949a:	e010      	b.n	80094be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800949c:	4b1e      	ldr	r3, [pc, #120]	; (8009518 <UART_SetConfig+0x56c>)
 800949e:	61fb      	str	r3, [r7, #28]
        break;
 80094a0:	e00d      	b.n	80094be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094a2:	f7fd fa31 	bl	8006908 <HAL_RCC_GetSysClockFreq>
 80094a6:	61f8      	str	r0, [r7, #28]
        break;
 80094a8:	e009      	b.n	80094be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094ae:	61fb      	str	r3, [r7, #28]
        break;
 80094b0:	e005      	b.n	80094be <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80094b2:	2300      	movs	r3, #0
 80094b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80094b6:	2301      	movs	r3, #1
 80094b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80094bc:	bf00      	nop
    }

    if (pclk != 0U)
 80094be:	69fb      	ldr	r3, [r7, #28]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d019      	beq.n	80094f8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	085a      	lsrs	r2, r3, #1
 80094ca:	69fb      	ldr	r3, [r7, #28]
 80094cc:	441a      	add	r2, r3
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80094d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094d8:	69bb      	ldr	r3, [r7, #24]
 80094da:	2b0f      	cmp	r3, #15
 80094dc:	d909      	bls.n	80094f2 <UART_SetConfig+0x546>
 80094de:	69bb      	ldr	r3, [r7, #24]
 80094e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80094e4:	d205      	bcs.n	80094f2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	b29a      	uxth	r2, r3
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	60da      	str	r2, [r3, #12]
 80094f0:	e002      	b.n	80094f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80094f2:	2301      	movs	r3, #1
 80094f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2200      	movs	r2, #0
 80094fc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2200      	movs	r2, #0
 8009502:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8009504:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009508:	4618      	mov	r0, r3
 800950a:	3728      	adds	r7, #40	; 0x28
 800950c:	46bd      	mov	sp, r7
 800950e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009512:	bf00      	nop
 8009514:	40008000 	.word	0x40008000
 8009518:	00f42400 	.word	0x00f42400

0800951c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800951c:	b480      	push	{r7}
 800951e:	b083      	sub	sp, #12
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009528:	f003 0308 	and.w	r3, r3, #8
 800952c:	2b00      	cmp	r3, #0
 800952e:	d00a      	beq.n	8009546 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	430a      	orrs	r2, r1
 8009544:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800954a:	f003 0301 	and.w	r3, r3, #1
 800954e:	2b00      	cmp	r3, #0
 8009550:	d00a      	beq.n	8009568 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	685b      	ldr	r3, [r3, #4]
 8009558:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	430a      	orrs	r2, r1
 8009566:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800956c:	f003 0302 	and.w	r3, r3, #2
 8009570:	2b00      	cmp	r3, #0
 8009572:	d00a      	beq.n	800958a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	430a      	orrs	r2, r1
 8009588:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800958e:	f003 0304 	and.w	r3, r3, #4
 8009592:	2b00      	cmp	r3, #0
 8009594:	d00a      	beq.n	80095ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	430a      	orrs	r2, r1
 80095aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095b0:	f003 0310 	and.w	r3, r3, #16
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d00a      	beq.n	80095ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	430a      	orrs	r2, r1
 80095cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d2:	f003 0320 	and.w	r3, r3, #32
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d00a      	beq.n	80095f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	689b      	ldr	r3, [r3, #8]
 80095e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	430a      	orrs	r2, r1
 80095ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d01a      	beq.n	8009632 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	430a      	orrs	r2, r1
 8009610:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009616:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800961a:	d10a      	bne.n	8009632 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	685b      	ldr	r3, [r3, #4]
 8009622:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	430a      	orrs	r2, r1
 8009630:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009636:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800963a:	2b00      	cmp	r3, #0
 800963c:	d00a      	beq.n	8009654 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	430a      	orrs	r2, r1
 8009652:	605a      	str	r2, [r3, #4]
  }
}
 8009654:	bf00      	nop
 8009656:	370c      	adds	r7, #12
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b098      	sub	sp, #96	; 0x60
 8009664:	af02      	add	r7, sp, #8
 8009666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009670:	f7f9 fd00 	bl	8003074 <HAL_GetTick>
 8009674:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f003 0308 	and.w	r3, r3, #8
 8009680:	2b08      	cmp	r3, #8
 8009682:	d12e      	bne.n	80096e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009684:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009688:	9300      	str	r3, [sp, #0]
 800968a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800968c:	2200      	movs	r2, #0
 800968e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 f88c 	bl	80097b0 <UART_WaitOnFlagUntilTimeout>
 8009698:	4603      	mov	r3, r0
 800969a:	2b00      	cmp	r3, #0
 800969c:	d021      	beq.n	80096e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096a6:	e853 3f00 	ldrex	r3, [r3]
 80096aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80096ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80096b2:	653b      	str	r3, [r7, #80]	; 0x50
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	461a      	mov	r2, r3
 80096ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096bc:	647b      	str	r3, [r7, #68]	; 0x44
 80096be:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80096c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80096c4:	e841 2300 	strex	r3, r2, [r1]
 80096c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80096ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d1e6      	bne.n	800969e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2220      	movs	r2, #32
 80096d4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096de:	2303      	movs	r3, #3
 80096e0:	e062      	b.n	80097a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f003 0304 	and.w	r3, r3, #4
 80096ec:	2b04      	cmp	r3, #4
 80096ee:	d149      	bne.n	8009784 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80096f4:	9300      	str	r3, [sp, #0]
 80096f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80096f8:	2200      	movs	r2, #0
 80096fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 f856 	bl	80097b0 <UART_WaitOnFlagUntilTimeout>
 8009704:	4603      	mov	r3, r0
 8009706:	2b00      	cmp	r3, #0
 8009708:	d03c      	beq.n	8009784 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009712:	e853 3f00 	ldrex	r3, [r3]
 8009716:	623b      	str	r3, [r7, #32]
   return(result);
 8009718:	6a3b      	ldr	r3, [r7, #32]
 800971a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800971e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	461a      	mov	r2, r3
 8009726:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009728:	633b      	str	r3, [r7, #48]	; 0x30
 800972a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800972c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800972e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009730:	e841 2300 	strex	r3, r2, [r1]
 8009734:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009738:	2b00      	cmp	r3, #0
 800973a:	d1e6      	bne.n	800970a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	3308      	adds	r3, #8
 8009742:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	e853 3f00 	ldrex	r3, [r3]
 800974a:	60fb      	str	r3, [r7, #12]
   return(result);
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f023 0301 	bic.w	r3, r3, #1
 8009752:	64bb      	str	r3, [r7, #72]	; 0x48
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	3308      	adds	r3, #8
 800975a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800975c:	61fa      	str	r2, [r7, #28]
 800975e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009760:	69b9      	ldr	r1, [r7, #24]
 8009762:	69fa      	ldr	r2, [r7, #28]
 8009764:	e841 2300 	strex	r3, r2, [r1]
 8009768:	617b      	str	r3, [r7, #20]
   return(result);
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d1e5      	bne.n	800973c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2220      	movs	r2, #32
 8009774:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009780:	2303      	movs	r3, #3
 8009782:	e011      	b.n	80097a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2220      	movs	r2, #32
 8009788:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2220      	movs	r2, #32
 800978e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2200      	movs	r2, #0
 8009796:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2200      	movs	r2, #0
 80097a2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3758      	adds	r7, #88	; 0x58
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}

080097b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b084      	sub	sp, #16
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	60f8      	str	r0, [r7, #12]
 80097b8:	60b9      	str	r1, [r7, #8]
 80097ba:	603b      	str	r3, [r7, #0]
 80097bc:	4613      	mov	r3, r2
 80097be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097c0:	e04f      	b.n	8009862 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097c2:	69bb      	ldr	r3, [r7, #24]
 80097c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097c8:	d04b      	beq.n	8009862 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097ca:	f7f9 fc53 	bl	8003074 <HAL_GetTick>
 80097ce:	4602      	mov	r2, r0
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	1ad3      	subs	r3, r2, r3
 80097d4:	69ba      	ldr	r2, [r7, #24]
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d302      	bcc.n	80097e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d101      	bne.n	80097e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80097e0:	2303      	movs	r3, #3
 80097e2:	e04e      	b.n	8009882 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f003 0304 	and.w	r3, r3, #4
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d037      	beq.n	8009862 <UART_WaitOnFlagUntilTimeout+0xb2>
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	2b80      	cmp	r3, #128	; 0x80
 80097f6:	d034      	beq.n	8009862 <UART_WaitOnFlagUntilTimeout+0xb2>
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	2b40      	cmp	r3, #64	; 0x40
 80097fc:	d031      	beq.n	8009862 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	69db      	ldr	r3, [r3, #28]
 8009804:	f003 0308 	and.w	r3, r3, #8
 8009808:	2b08      	cmp	r3, #8
 800980a:	d110      	bne.n	800982e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2208      	movs	r2, #8
 8009812:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009814:	68f8      	ldr	r0, [r7, #12]
 8009816:	f000 f8ff 	bl	8009a18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2208      	movs	r2, #8
 800981e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2200      	movs	r2, #0
 8009826:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800982a:	2301      	movs	r3, #1
 800982c:	e029      	b.n	8009882 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	69db      	ldr	r3, [r3, #28]
 8009834:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009838:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800983c:	d111      	bne.n	8009862 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009846:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009848:	68f8      	ldr	r0, [r7, #12]
 800984a:	f000 f8e5 	bl	8009a18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2220      	movs	r2, #32
 8009852:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2200      	movs	r2, #0
 800985a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800985e:	2303      	movs	r3, #3
 8009860:	e00f      	b.n	8009882 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	69da      	ldr	r2, [r3, #28]
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	4013      	ands	r3, r2
 800986c:	68ba      	ldr	r2, [r7, #8]
 800986e:	429a      	cmp	r2, r3
 8009870:	bf0c      	ite	eq
 8009872:	2301      	moveq	r3, #1
 8009874:	2300      	movne	r3, #0
 8009876:	b2db      	uxtb	r3, r3
 8009878:	461a      	mov	r2, r3
 800987a:	79fb      	ldrb	r3, [r7, #7]
 800987c:	429a      	cmp	r2, r3
 800987e:	d0a0      	beq.n	80097c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009880:	2300      	movs	r3, #0
}
 8009882:	4618      	mov	r0, r3
 8009884:	3710      	adds	r7, #16
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
	...

0800988c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b096      	sub	sp, #88	; 0x58
 8009890:	af00      	add	r7, sp, #0
 8009892:	60f8      	str	r0, [r7, #12]
 8009894:	60b9      	str	r1, [r7, #8]
 8009896:	4613      	mov	r3, r2
 8009898:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	68ba      	ldr	r2, [r7, #8]
 800989e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	88fa      	ldrh	r2, [r7, #6]
 80098a4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2200      	movs	r2, #0
 80098ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2222      	movs	r2, #34	; 0x22
 80098b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d028      	beq.n	8009912 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098c4:	4a3e      	ldr	r2, [pc, #248]	; (80099c0 <UART_Start_Receive_DMA+0x134>)
 80098c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098cc:	4a3d      	ldr	r2, [pc, #244]	; (80099c4 <UART_Start_Receive_DMA+0x138>)
 80098ce:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098d4:	4a3c      	ldr	r2, [pc, #240]	; (80099c8 <UART_Start_Receive_DMA+0x13c>)
 80098d6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098dc:	2200      	movs	r2, #0
 80098de:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	3324      	adds	r3, #36	; 0x24
 80098ea:	4619      	mov	r1, r3
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098f0:	461a      	mov	r2, r3
 80098f2:	88fb      	ldrh	r3, [r7, #6]
 80098f4:	f7fb f948 	bl	8004b88 <HAL_DMA_Start_IT>
 80098f8:	4603      	mov	r3, r0
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d009      	beq.n	8009912 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2210      	movs	r2, #16
 8009902:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2220      	movs	r2, #32
 800990a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 800990e:	2301      	movs	r3, #1
 8009910:	e051      	b.n	80099b6 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	691b      	ldr	r3, [r3, #16]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d018      	beq.n	800994c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009920:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009922:	e853 3f00 	ldrex	r3, [r3]
 8009926:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800992a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800992e:	657b      	str	r3, [r7, #84]	; 0x54
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	461a      	mov	r2, r3
 8009936:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009938:	64bb      	str	r3, [r7, #72]	; 0x48
 800993a:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800993c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800993e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009940:	e841 2300 	strex	r3, r2, [r1]
 8009944:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009946:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009948:	2b00      	cmp	r3, #0
 800994a:	d1e6      	bne.n	800991a <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	3308      	adds	r3, #8
 8009952:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009956:	e853 3f00 	ldrex	r3, [r3]
 800995a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800995c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800995e:	f043 0301 	orr.w	r3, r3, #1
 8009962:	653b      	str	r3, [r7, #80]	; 0x50
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	3308      	adds	r3, #8
 800996a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800996c:	637a      	str	r2, [r7, #52]	; 0x34
 800996e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009970:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009972:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009974:	e841 2300 	strex	r3, r2, [r1]
 8009978:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800997a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1e5      	bne.n	800994c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	3308      	adds	r3, #8
 8009986:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	e853 3f00 	ldrex	r3, [r3]
 800998e:	613b      	str	r3, [r7, #16]
   return(result);
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009996:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	3308      	adds	r3, #8
 800999e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80099a0:	623a      	str	r2, [r7, #32]
 80099a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a4:	69f9      	ldr	r1, [r7, #28]
 80099a6:	6a3a      	ldr	r2, [r7, #32]
 80099a8:	e841 2300 	strex	r3, r2, [r1]
 80099ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80099ae:	69bb      	ldr	r3, [r7, #24]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d1e5      	bne.n	8009980 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 80099b4:	2300      	movs	r3, #0
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	3758      	adds	r7, #88	; 0x58
 80099ba:	46bd      	mov	sp, r7
 80099bc:	bd80      	pop	{r7, pc}
 80099be:	bf00      	nop
 80099c0:	08009ae1 	.word	0x08009ae1
 80099c4:	08009c0d 	.word	0x08009c0d
 80099c8:	08009c4b 	.word	0x08009c4b

080099cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80099cc:	b480      	push	{r7}
 80099ce:	b089      	sub	sp, #36	; 0x24
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	e853 3f00 	ldrex	r3, [r3]
 80099e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80099e8:	61fb      	str	r3, [r7, #28]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	461a      	mov	r2, r3
 80099f0:	69fb      	ldr	r3, [r7, #28]
 80099f2:	61bb      	str	r3, [r7, #24]
 80099f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f6:	6979      	ldr	r1, [r7, #20]
 80099f8:	69ba      	ldr	r2, [r7, #24]
 80099fa:	e841 2300 	strex	r3, r2, [r1]
 80099fe:	613b      	str	r3, [r7, #16]
   return(result);
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d1e6      	bne.n	80099d4 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2220      	movs	r2, #32
 8009a0a:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8009a0c:	bf00      	nop
 8009a0e:	3724      	adds	r7, #36	; 0x24
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr

08009a18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b095      	sub	sp, #84	; 0x54
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a28:	e853 3f00 	ldrex	r3, [r3]
 8009a2c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009a34:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a3e:	643b      	str	r3, [r7, #64]	; 0x40
 8009a40:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a42:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009a44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a46:	e841 2300 	strex	r3, r2, [r1]
 8009a4a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d1e6      	bne.n	8009a20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	3308      	adds	r3, #8
 8009a58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a5a:	6a3b      	ldr	r3, [r7, #32]
 8009a5c:	e853 3f00 	ldrex	r3, [r3]
 8009a60:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a62:	69fb      	ldr	r3, [r7, #28]
 8009a64:	f023 0301 	bic.w	r3, r3, #1
 8009a68:	64bb      	str	r3, [r7, #72]	; 0x48
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	3308      	adds	r3, #8
 8009a70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009a74:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009a78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a7a:	e841 2300 	strex	r3, r2, [r1]
 8009a7e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d1e5      	bne.n	8009a52 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a8a:	2b01      	cmp	r3, #1
 8009a8c:	d118      	bne.n	8009ac0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	e853 3f00 	ldrex	r3, [r3]
 8009a9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	f023 0310 	bic.w	r3, r3, #16
 8009aa2:	647b      	str	r3, [r7, #68]	; 0x44
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009aac:	61bb      	str	r3, [r7, #24]
 8009aae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab0:	6979      	ldr	r1, [r7, #20]
 8009ab2:	69ba      	ldr	r2, [r7, #24]
 8009ab4:	e841 2300 	strex	r3, r2, [r1]
 8009ab8:	613b      	str	r3, [r7, #16]
   return(result);
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d1e6      	bne.n	8009a8e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2220      	movs	r2, #32
 8009ac4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009ad4:	bf00      	nop
 8009ad6:	3754      	adds	r7, #84	; 0x54
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr

08009ae0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b09c      	sub	sp, #112	; 0x70
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aec:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f003 0320 	and.w	r3, r3, #32
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d171      	bne.n	8009be0 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8009afc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009afe:	2200      	movs	r2, #0
 8009b00:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b0c:	e853 3f00 	ldrex	r3, [r3]
 8009b10:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009b12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b18:	66bb      	str	r3, [r7, #104]	; 0x68
 8009b1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	461a      	mov	r2, r3
 8009b20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009b22:	65bb      	str	r3, [r7, #88]	; 0x58
 8009b24:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b26:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009b28:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009b2a:	e841 2300 	strex	r3, r2, [r1]
 8009b2e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009b30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d1e6      	bne.n	8009b04 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	3308      	adds	r3, #8
 8009b3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b40:	e853 3f00 	ldrex	r3, [r3]
 8009b44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b48:	f023 0301 	bic.w	r3, r3, #1
 8009b4c:	667b      	str	r3, [r7, #100]	; 0x64
 8009b4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	3308      	adds	r3, #8
 8009b54:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009b56:	647a      	str	r2, [r7, #68]	; 0x44
 8009b58:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b5a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009b5c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009b5e:	e841 2300 	strex	r3, r2, [r1]
 8009b62:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009b64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d1e5      	bne.n	8009b36 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	3308      	adds	r3, #8
 8009b70:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b74:	e853 3f00 	ldrex	r3, [r3]
 8009b78:	623b      	str	r3, [r7, #32]
   return(result);
 8009b7a:	6a3b      	ldr	r3, [r7, #32]
 8009b7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b80:	663b      	str	r3, [r7, #96]	; 0x60
 8009b82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	3308      	adds	r3, #8
 8009b88:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009b8a:	633a      	str	r2, [r7, #48]	; 0x30
 8009b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009b90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b92:	e841 2300 	strex	r3, r2, [r1]
 8009b96:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d1e5      	bne.n	8009b6a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009b9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ba0:	2220      	movs	r2, #32
 8009ba2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ba6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ba8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009baa:	2b01      	cmp	r3, #1
 8009bac:	d118      	bne.n	8009be0 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	e853 3f00 	ldrex	r3, [r3]
 8009bba:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f023 0310 	bic.w	r3, r3, #16
 8009bc2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009bc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	461a      	mov	r2, r3
 8009bca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009bcc:	61fb      	str	r3, [r7, #28]
 8009bce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd0:	69b9      	ldr	r1, [r7, #24]
 8009bd2:	69fa      	ldr	r2, [r7, #28]
 8009bd4:	e841 2300 	strex	r3, r2, [r1]
 8009bd8:	617b      	str	r3, [r7, #20]
   return(result);
 8009bda:	697b      	ldr	r3, [r7, #20]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d1e6      	bne.n	8009bae <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009be0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009be2:	2200      	movs	r2, #0
 8009be4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009be6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009be8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bea:	2b01      	cmp	r3, #1
 8009bec:	d107      	bne.n	8009bfe <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009bee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bf0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009bf8:	f7ff f9cc 	bl	8008f94 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009bfc:	e002      	b.n	8009c04 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009bfe:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009c00:	f7f7 fb7e 	bl	8001300 <HAL_UART_RxCpltCallback>
}
 8009c04:	bf00      	nop
 8009c06:	3770      	adds	r7, #112	; 0x70
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c18:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d109      	bne.n	8009c3c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009c2e:	085b      	lsrs	r3, r3, #1
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	4619      	mov	r1, r3
 8009c34:	68f8      	ldr	r0, [r7, #12]
 8009c36:	f7ff f9ad 	bl	8008f94 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c3a:	e002      	b.n	8009c42 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009c3c:	68f8      	ldr	r0, [r7, #12]
 8009c3e:	f7ff f995 	bl	8008f6c <HAL_UART_RxHalfCpltCallback>
}
 8009c42:	bf00      	nop
 8009c44:	3710      	adds	r7, #16
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}

08009c4a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009c4a:	b580      	push	{r7, lr}
 8009c4c:	b086      	sub	sp, #24
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c56:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009c5c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009c5e:	697b      	ldr	r3, [r7, #20]
 8009c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c64:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c70:	2b80      	cmp	r3, #128	; 0x80
 8009c72:	d109      	bne.n	8009c88 <UART_DMAError+0x3e>
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	2b21      	cmp	r3, #33	; 0x21
 8009c78:	d106      	bne.n	8009c88 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8009c82:	6978      	ldr	r0, [r7, #20]
 8009c84:	f7ff fea2 	bl	80099cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	689b      	ldr	r3, [r3, #8]
 8009c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c92:	2b40      	cmp	r3, #64	; 0x40
 8009c94:	d109      	bne.n	8009caa <UART_DMAError+0x60>
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2b22      	cmp	r3, #34	; 0x22
 8009c9a:	d106      	bne.n	8009caa <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009c9c:	697b      	ldr	r3, [r7, #20]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8009ca4:	6978      	ldr	r0, [r7, #20]
 8009ca6:	f7ff feb7 	bl	8009a18 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009cb0:	f043 0210 	orr.w	r2, r3, #16
 8009cb4:	697b      	ldr	r3, [r7, #20]
 8009cb6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009cba:	6978      	ldr	r0, [r7, #20]
 8009cbc:	f7ff f960 	bl	8008f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cc0:	bf00      	nop
 8009cc2:	3718      	adds	r7, #24
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}

08009cc8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b084      	sub	sp, #16
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cd4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ce6:	68f8      	ldr	r0, [r7, #12]
 8009ce8:	f7ff f94a 	bl	8008f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cec:	bf00      	nop
 8009cee:	3710      	adds	r7, #16
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}

08009cf4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b088      	sub	sp, #32
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	e853 3f00 	ldrex	r3, [r3]
 8009d08:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d10:	61fb      	str	r3, [r7, #28]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	461a      	mov	r2, r3
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	61bb      	str	r3, [r7, #24]
 8009d1c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d1e:	6979      	ldr	r1, [r7, #20]
 8009d20:	69ba      	ldr	r2, [r7, #24]
 8009d22:	e841 2300 	strex	r3, r2, [r1]
 8009d26:	613b      	str	r3, [r7, #16]
   return(result);
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d1e6      	bne.n	8009cfc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2220      	movs	r2, #32
 8009d32:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2200      	movs	r2, #0
 8009d38:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f7ff f90c 	bl	8008f58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d40:	bf00      	nop
 8009d42:	3720      	adds	r7, #32
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b083      	sub	sp, #12
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009d50:	bf00      	nop
 8009d52:	370c      	adds	r7, #12
 8009d54:	46bd      	mov	sp, r7
 8009d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5a:	4770      	bx	lr

08009d5c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f103 0208 	add.w	r2, r3, #8
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f04f 32ff 	mov.w	r2, #4294967295
 8009d74:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f103 0208 	add.w	r2, r3, #8
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f103 0208 	add.w	r2, r3, #8
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009d90:	bf00      	nop
 8009d92:	370c      	adds	r7, #12
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2200      	movs	r2, #0
 8009da8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009daa:	bf00      	nop
 8009dac:	370c      	adds	r7, #12
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr

08009db6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009db6:	b480      	push	{r7}
 8009db8:	b085      	sub	sp, #20
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	6078      	str	r0, [r7, #4]
 8009dbe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	68fa      	ldr	r2, [r7, #12]
 8009dca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	689a      	ldr	r2, [r3, #8]
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	689b      	ldr	r3, [r3, #8]
 8009dd8:	683a      	ldr	r2, [r7, #0]
 8009dda:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	683a      	ldr	r2, [r7, #0]
 8009de0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	687a      	ldr	r2, [r7, #4]
 8009de6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	1c5a      	adds	r2, r3, #1
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	601a      	str	r2, [r3, #0]
}
 8009df2:	bf00      	nop
 8009df4:	3714      	adds	r7, #20
 8009df6:	46bd      	mov	sp, r7
 8009df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfc:	4770      	bx	lr

08009dfe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009dfe:	b480      	push	{r7}
 8009e00:	b085      	sub	sp, #20
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	6078      	str	r0, [r7, #4]
 8009e06:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e14:	d103      	bne.n	8009e1e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	691b      	ldr	r3, [r3, #16]
 8009e1a:	60fb      	str	r3, [r7, #12]
 8009e1c:	e00c      	b.n	8009e38 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	3308      	adds	r3, #8
 8009e22:	60fb      	str	r3, [r7, #12]
 8009e24:	e002      	b.n	8009e2c <vListInsert+0x2e>
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	685b      	ldr	r3, [r3, #4]
 8009e2a:	60fb      	str	r3, [r7, #12]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	68ba      	ldr	r2, [r7, #8]
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d2f6      	bcs.n	8009e26 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	685a      	ldr	r2, [r3, #4]
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	683a      	ldr	r2, [r7, #0]
 8009e46:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	68fa      	ldr	r2, [r7, #12]
 8009e4c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	683a      	ldr	r2, [r7, #0]
 8009e52:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	1c5a      	adds	r2, r3, #1
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	601a      	str	r2, [r3, #0]
}
 8009e64:	bf00      	nop
 8009e66:	3714      	adds	r7, #20
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr

08009e70 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009e70:	b480      	push	{r7}
 8009e72:	b085      	sub	sp, #20
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	691b      	ldr	r3, [r3, #16]
 8009e7c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	687a      	ldr	r2, [r7, #4]
 8009e84:	6892      	ldr	r2, [r2, #8]
 8009e86:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	689b      	ldr	r3, [r3, #8]
 8009e8c:	687a      	ldr	r2, [r7, #4]
 8009e8e:	6852      	ldr	r2, [r2, #4]
 8009e90:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	687a      	ldr	r2, [r7, #4]
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d103      	bne.n	8009ea4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	689a      	ldr	r2, [r3, #8]
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	1e5a      	subs	r2, r3, #1
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3714      	adds	r7, #20
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
 8009ecc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d10a      	bne.n	8009eee <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009edc:	f383 8811 	msr	BASEPRI, r3
 8009ee0:	f3bf 8f6f 	isb	sy
 8009ee4:	f3bf 8f4f 	dsb	sy
 8009ee8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009eea:	bf00      	nop
 8009eec:	e7fe      	b.n	8009eec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009eee:	f001 fed9 	bl	800bca4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681a      	ldr	r2, [r3, #0]
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009efa:	68f9      	ldr	r1, [r7, #12]
 8009efc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009efe:	fb01 f303 	mul.w	r3, r1, r3
 8009f02:	441a      	add	r2, r3
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681a      	ldr	r2, [r3, #0]
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681a      	ldr	r2, [r3, #0]
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f1e:	3b01      	subs	r3, #1
 8009f20:	68f9      	ldr	r1, [r7, #12]
 8009f22:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009f24:	fb01 f303 	mul.w	r3, r1, r3
 8009f28:	441a      	add	r2, r3
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	22ff      	movs	r2, #255	; 0xff
 8009f32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	22ff      	movs	r2, #255	; 0xff
 8009f3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d114      	bne.n	8009f6e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	691b      	ldr	r3, [r3, #16]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d01a      	beq.n	8009f82 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	3310      	adds	r3, #16
 8009f50:	4618      	mov	r0, r3
 8009f52:	f001 f961 	bl	800b218 <xTaskRemoveFromEventList>
 8009f56:	4603      	mov	r3, r0
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d012      	beq.n	8009f82 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009f5c:	4b0c      	ldr	r3, [pc, #48]	; (8009f90 <xQueueGenericReset+0xcc>)
 8009f5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f62:	601a      	str	r2, [r3, #0]
 8009f64:	f3bf 8f4f 	dsb	sy
 8009f68:	f3bf 8f6f 	isb	sy
 8009f6c:	e009      	b.n	8009f82 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	3310      	adds	r3, #16
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7ff fef2 	bl	8009d5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	3324      	adds	r3, #36	; 0x24
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f7ff feed 	bl	8009d5c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009f82:	f001 febf 	bl	800bd04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009f86:	2301      	movs	r3, #1
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3710      	adds	r7, #16
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}
 8009f90:	e000ed04 	.word	0xe000ed04

08009f94 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b08a      	sub	sp, #40	; 0x28
 8009f98:	af02      	add	r7, sp, #8
 8009f9a:	60f8      	str	r0, [r7, #12]
 8009f9c:	60b9      	str	r1, [r7, #8]
 8009f9e:	4613      	mov	r3, r2
 8009fa0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d10a      	bne.n	8009fbe <xQueueGenericCreate+0x2a>
	__asm volatile
 8009fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fac:	f383 8811 	msr	BASEPRI, r3
 8009fb0:	f3bf 8f6f 	isb	sy
 8009fb4:	f3bf 8f4f 	dsb	sy
 8009fb8:	613b      	str	r3, [r7, #16]
}
 8009fba:	bf00      	nop
 8009fbc:	e7fe      	b.n	8009fbc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	68ba      	ldr	r2, [r7, #8]
 8009fc2:	fb02 f303 	mul.w	r3, r2, r3
 8009fc6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009fc8:	69fb      	ldr	r3, [r7, #28]
 8009fca:	3348      	adds	r3, #72	; 0x48
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f001 ff8b 	bl	800bee8 <pvPortMalloc>
 8009fd2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009fd4:	69bb      	ldr	r3, [r7, #24]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d011      	beq.n	8009ffe <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009fda:	69bb      	ldr	r3, [r7, #24]
 8009fdc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	3348      	adds	r3, #72	; 0x48
 8009fe2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009fe4:	69bb      	ldr	r3, [r7, #24]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009fec:	79fa      	ldrb	r2, [r7, #7]
 8009fee:	69bb      	ldr	r3, [r7, #24]
 8009ff0:	9300      	str	r3, [sp, #0]
 8009ff2:	4613      	mov	r3, r2
 8009ff4:	697a      	ldr	r2, [r7, #20]
 8009ff6:	68b9      	ldr	r1, [r7, #8]
 8009ff8:	68f8      	ldr	r0, [r7, #12]
 8009ffa:	f000 f805 	bl	800a008 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009ffe:	69bb      	ldr	r3, [r7, #24]
	}
 800a000:	4618      	mov	r0, r3
 800a002:	3720      	adds	r7, #32
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b084      	sub	sp, #16
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	60f8      	str	r0, [r7, #12]
 800a010:	60b9      	str	r1, [r7, #8]
 800a012:	607a      	str	r2, [r7, #4]
 800a014:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d103      	bne.n	800a024 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a01c:	69bb      	ldr	r3, [r7, #24]
 800a01e:	69ba      	ldr	r2, [r7, #24]
 800a020:	601a      	str	r2, [r3, #0]
 800a022:	e002      	b.n	800a02a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a02a:	69bb      	ldr	r3, [r7, #24]
 800a02c:	68fa      	ldr	r2, [r7, #12]
 800a02e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a030:	69bb      	ldr	r3, [r7, #24]
 800a032:	68ba      	ldr	r2, [r7, #8]
 800a034:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a036:	2101      	movs	r1, #1
 800a038:	69b8      	ldr	r0, [r7, #24]
 800a03a:	f7ff ff43 	bl	8009ec4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a03e:	bf00      	nop
 800a040:	3710      	adds	r7, #16
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}
	...

0800a048 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b08e      	sub	sp, #56	; 0x38
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	60f8      	str	r0, [r7, #12]
 800a050:	60b9      	str	r1, [r7, #8]
 800a052:	607a      	str	r2, [r7, #4]
 800a054:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a056:	2300      	movs	r3, #0
 800a058:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a05e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a060:	2b00      	cmp	r3, #0
 800a062:	d10a      	bne.n	800a07a <xQueueGenericSend+0x32>
	__asm volatile
 800a064:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a068:	f383 8811 	msr	BASEPRI, r3
 800a06c:	f3bf 8f6f 	isb	sy
 800a070:	f3bf 8f4f 	dsb	sy
 800a074:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a076:	bf00      	nop
 800a078:	e7fe      	b.n	800a078 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d103      	bne.n	800a088 <xQueueGenericSend+0x40>
 800a080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a084:	2b00      	cmp	r3, #0
 800a086:	d101      	bne.n	800a08c <xQueueGenericSend+0x44>
 800a088:	2301      	movs	r3, #1
 800a08a:	e000      	b.n	800a08e <xQueueGenericSend+0x46>
 800a08c:	2300      	movs	r3, #0
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d10a      	bne.n	800a0a8 <xQueueGenericSend+0x60>
	__asm volatile
 800a092:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a096:	f383 8811 	msr	BASEPRI, r3
 800a09a:	f3bf 8f6f 	isb	sy
 800a09e:	f3bf 8f4f 	dsb	sy
 800a0a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a0a4:	bf00      	nop
 800a0a6:	e7fe      	b.n	800a0a6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	2b02      	cmp	r3, #2
 800a0ac:	d103      	bne.n	800a0b6 <xQueueGenericSend+0x6e>
 800a0ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	d101      	bne.n	800a0ba <xQueueGenericSend+0x72>
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e000      	b.n	800a0bc <xQueueGenericSend+0x74>
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d10a      	bne.n	800a0d6 <xQueueGenericSend+0x8e>
	__asm volatile
 800a0c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c4:	f383 8811 	msr	BASEPRI, r3
 800a0c8:	f3bf 8f6f 	isb	sy
 800a0cc:	f3bf 8f4f 	dsb	sy
 800a0d0:	623b      	str	r3, [r7, #32]
}
 800a0d2:	bf00      	nop
 800a0d4:	e7fe      	b.n	800a0d4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a0d6:	f001 fa97 	bl	800b608 <xTaskGetSchedulerState>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d102      	bne.n	800a0e6 <xQueueGenericSend+0x9e>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d101      	bne.n	800a0ea <xQueueGenericSend+0xa2>
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	e000      	b.n	800a0ec <xQueueGenericSend+0xa4>
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d10a      	bne.n	800a106 <xQueueGenericSend+0xbe>
	__asm volatile
 800a0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f4:	f383 8811 	msr	BASEPRI, r3
 800a0f8:	f3bf 8f6f 	isb	sy
 800a0fc:	f3bf 8f4f 	dsb	sy
 800a100:	61fb      	str	r3, [r7, #28]
}
 800a102:	bf00      	nop
 800a104:	e7fe      	b.n	800a104 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a106:	f001 fdcd 	bl	800bca4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a10c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a10e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a110:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a112:	429a      	cmp	r2, r3
 800a114:	d302      	bcc.n	800a11c <xQueueGenericSend+0xd4>
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	2b02      	cmp	r3, #2
 800a11a:	d129      	bne.n	800a170 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a11c:	683a      	ldr	r2, [r7, #0]
 800a11e:	68b9      	ldr	r1, [r7, #8]
 800a120:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a122:	f000 fb21 	bl	800a768 <prvCopyDataToQueue>
 800a126:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a12a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d010      	beq.n	800a152 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a132:	3324      	adds	r3, #36	; 0x24
 800a134:	4618      	mov	r0, r3
 800a136:	f001 f86f 	bl	800b218 <xTaskRemoveFromEventList>
 800a13a:	4603      	mov	r3, r0
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d013      	beq.n	800a168 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a140:	4b3f      	ldr	r3, [pc, #252]	; (800a240 <xQueueGenericSend+0x1f8>)
 800a142:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a146:	601a      	str	r2, [r3, #0]
 800a148:	f3bf 8f4f 	dsb	sy
 800a14c:	f3bf 8f6f 	isb	sy
 800a150:	e00a      	b.n	800a168 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a154:	2b00      	cmp	r3, #0
 800a156:	d007      	beq.n	800a168 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a158:	4b39      	ldr	r3, [pc, #228]	; (800a240 <xQueueGenericSend+0x1f8>)
 800a15a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a15e:	601a      	str	r2, [r3, #0]
 800a160:	f3bf 8f4f 	dsb	sy
 800a164:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a168:	f001 fdcc 	bl	800bd04 <vPortExitCritical>
				return pdPASS;
 800a16c:	2301      	movs	r3, #1
 800a16e:	e063      	b.n	800a238 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d103      	bne.n	800a17e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a176:	f001 fdc5 	bl	800bd04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a17a:	2300      	movs	r3, #0
 800a17c:	e05c      	b.n	800a238 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a17e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a180:	2b00      	cmp	r3, #0
 800a182:	d106      	bne.n	800a192 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a184:	f107 0314 	add.w	r3, r7, #20
 800a188:	4618      	mov	r0, r3
 800a18a:	f001 f8a7 	bl	800b2dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a18e:	2301      	movs	r3, #1
 800a190:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a192:	f001 fdb7 	bl	800bd04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a196:	f000 fe47 	bl	800ae28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a19a:	f001 fd83 	bl	800bca4 <vPortEnterCritical>
 800a19e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1a4:	b25b      	sxtb	r3, r3
 800a1a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1aa:	d103      	bne.n	800a1b4 <xQueueGenericSend+0x16c>
 800a1ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a1ba:	b25b      	sxtb	r3, r3
 800a1bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1c0:	d103      	bne.n	800a1ca <xQueueGenericSend+0x182>
 800a1c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a1ca:	f001 fd9b 	bl	800bd04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a1ce:	1d3a      	adds	r2, r7, #4
 800a1d0:	f107 0314 	add.w	r3, r7, #20
 800a1d4:	4611      	mov	r1, r2
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f001 f896 	bl	800b308 <xTaskCheckForTimeOut>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d124      	bne.n	800a22c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a1e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a1e4:	f000 fbb8 	bl	800a958 <prvIsQueueFull>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d018      	beq.n	800a220 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a1ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1f0:	3310      	adds	r3, #16
 800a1f2:	687a      	ldr	r2, [r7, #4]
 800a1f4:	4611      	mov	r1, r2
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f000 ffea 	bl	800b1d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a1fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a1fe:	f000 fb43 	bl	800a888 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a202:	f000 fe1f 	bl	800ae44 <xTaskResumeAll>
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	f47f af7c 	bne.w	800a106 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a20e:	4b0c      	ldr	r3, [pc, #48]	; (800a240 <xQueueGenericSend+0x1f8>)
 800a210:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a214:	601a      	str	r2, [r3, #0]
 800a216:	f3bf 8f4f 	dsb	sy
 800a21a:	f3bf 8f6f 	isb	sy
 800a21e:	e772      	b.n	800a106 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a220:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a222:	f000 fb31 	bl	800a888 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a226:	f000 fe0d 	bl	800ae44 <xTaskResumeAll>
 800a22a:	e76c      	b.n	800a106 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a22c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a22e:	f000 fb2b 	bl	800a888 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a232:	f000 fe07 	bl	800ae44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a236:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3738      	adds	r7, #56	; 0x38
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	e000ed04 	.word	0xe000ed04

0800a244 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b08e      	sub	sp, #56	; 0x38
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a254:	2b00      	cmp	r3, #0
 800a256:	d10a      	bne.n	800a26e <xQueueGiveFromISR+0x2a>
	__asm volatile
 800a258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a25c:	f383 8811 	msr	BASEPRI, r3
 800a260:	f3bf 8f6f 	isb	sy
 800a264:	f3bf 8f4f 	dsb	sy
 800a268:	623b      	str	r3, [r7, #32]
}
 800a26a:	bf00      	nop
 800a26c:	e7fe      	b.n	800a26c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a26e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a272:	2b00      	cmp	r3, #0
 800a274:	d00a      	beq.n	800a28c <xQueueGiveFromISR+0x48>
	__asm volatile
 800a276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a27a:	f383 8811 	msr	BASEPRI, r3
 800a27e:	f3bf 8f6f 	isb	sy
 800a282:	f3bf 8f4f 	dsb	sy
 800a286:	61fb      	str	r3, [r7, #28]
}
 800a288:	bf00      	nop
 800a28a:	e7fe      	b.n	800a28a <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a28c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d103      	bne.n	800a29c <xQueueGiveFromISR+0x58>
 800a294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d101      	bne.n	800a2a0 <xQueueGiveFromISR+0x5c>
 800a29c:	2301      	movs	r3, #1
 800a29e:	e000      	b.n	800a2a2 <xQueueGiveFromISR+0x5e>
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d10a      	bne.n	800a2bc <xQueueGiveFromISR+0x78>
	__asm volatile
 800a2a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2aa:	f383 8811 	msr	BASEPRI, r3
 800a2ae:	f3bf 8f6f 	isb	sy
 800a2b2:	f3bf 8f4f 	dsb	sy
 800a2b6:	61bb      	str	r3, [r7, #24]
}
 800a2b8:	bf00      	nop
 800a2ba:	e7fe      	b.n	800a2ba <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a2bc:	f001 fdd4 	bl	800be68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a2c0:	f3ef 8211 	mrs	r2, BASEPRI
 800a2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c8:	f383 8811 	msr	BASEPRI, r3
 800a2cc:	f3bf 8f6f 	isb	sy
 800a2d0:	f3bf 8f4f 	dsb	sy
 800a2d4:	617a      	str	r2, [r7, #20]
 800a2d6:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a2d8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a2da:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a2dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2e0:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a2e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d22b      	bcs.n	800a344 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a2ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a2f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a2f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2f8:	1c5a      	adds	r2, r3, #1
 800a2fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2fc:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a2fe:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a302:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a306:	d112      	bne.n	800a32e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a30a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d016      	beq.n	800a33e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a312:	3324      	adds	r3, #36	; 0x24
 800a314:	4618      	mov	r0, r3
 800a316:	f000 ff7f 	bl	800b218 <xTaskRemoveFromEventList>
 800a31a:	4603      	mov	r3, r0
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d00e      	beq.n	800a33e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d00b      	beq.n	800a33e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	2201      	movs	r2, #1
 800a32a:	601a      	str	r2, [r3, #0]
 800a32c:	e007      	b.n	800a33e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a32e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a332:	3301      	adds	r3, #1
 800a334:	b2db      	uxtb	r3, r3
 800a336:	b25a      	sxtb	r2, r3
 800a338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a33a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a33e:	2301      	movs	r3, #1
 800a340:	637b      	str	r3, [r7, #52]	; 0x34
 800a342:	e001      	b.n	800a348 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a344:	2300      	movs	r3, #0
 800a346:	637b      	str	r3, [r7, #52]	; 0x34
 800a348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a34a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a352:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a356:	4618      	mov	r0, r3
 800a358:	3738      	adds	r7, #56	; 0x38
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
	...

0800a360 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b08c      	sub	sp, #48	; 0x30
 800a364:	af00      	add	r7, sp, #0
 800a366:	60f8      	str	r0, [r7, #12]
 800a368:	60b9      	str	r1, [r7, #8]
 800a36a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a36c:	2300      	movs	r3, #0
 800a36e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a376:	2b00      	cmp	r3, #0
 800a378:	d10a      	bne.n	800a390 <xQueueReceive+0x30>
	__asm volatile
 800a37a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a37e:	f383 8811 	msr	BASEPRI, r3
 800a382:	f3bf 8f6f 	isb	sy
 800a386:	f3bf 8f4f 	dsb	sy
 800a38a:	623b      	str	r3, [r7, #32]
}
 800a38c:	bf00      	nop
 800a38e:	e7fe      	b.n	800a38e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d103      	bne.n	800a39e <xQueueReceive+0x3e>
 800a396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d101      	bne.n	800a3a2 <xQueueReceive+0x42>
 800a39e:	2301      	movs	r3, #1
 800a3a0:	e000      	b.n	800a3a4 <xQueueReceive+0x44>
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d10a      	bne.n	800a3be <xQueueReceive+0x5e>
	__asm volatile
 800a3a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ac:	f383 8811 	msr	BASEPRI, r3
 800a3b0:	f3bf 8f6f 	isb	sy
 800a3b4:	f3bf 8f4f 	dsb	sy
 800a3b8:	61fb      	str	r3, [r7, #28]
}
 800a3ba:	bf00      	nop
 800a3bc:	e7fe      	b.n	800a3bc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a3be:	f001 f923 	bl	800b608 <xTaskGetSchedulerState>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d102      	bne.n	800a3ce <xQueueReceive+0x6e>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d101      	bne.n	800a3d2 <xQueueReceive+0x72>
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	e000      	b.n	800a3d4 <xQueueReceive+0x74>
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d10a      	bne.n	800a3ee <xQueueReceive+0x8e>
	__asm volatile
 800a3d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3dc:	f383 8811 	msr	BASEPRI, r3
 800a3e0:	f3bf 8f6f 	isb	sy
 800a3e4:	f3bf 8f4f 	dsb	sy
 800a3e8:	61bb      	str	r3, [r7, #24]
}
 800a3ea:	bf00      	nop
 800a3ec:	e7fe      	b.n	800a3ec <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a3ee:	f001 fc59 	bl	800bca4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a3f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3f6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a3f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d01f      	beq.n	800a43e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a3fe:	68b9      	ldr	r1, [r7, #8]
 800a400:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a402:	f000 fa1b 	bl	800a83c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a408:	1e5a      	subs	r2, r3, #1
 800a40a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a40c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a40e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a410:	691b      	ldr	r3, [r3, #16]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d00f      	beq.n	800a436 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a418:	3310      	adds	r3, #16
 800a41a:	4618      	mov	r0, r3
 800a41c:	f000 fefc 	bl	800b218 <xTaskRemoveFromEventList>
 800a420:	4603      	mov	r3, r0
 800a422:	2b00      	cmp	r3, #0
 800a424:	d007      	beq.n	800a436 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a426:	4b3d      	ldr	r3, [pc, #244]	; (800a51c <xQueueReceive+0x1bc>)
 800a428:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a42c:	601a      	str	r2, [r3, #0]
 800a42e:	f3bf 8f4f 	dsb	sy
 800a432:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a436:	f001 fc65 	bl	800bd04 <vPortExitCritical>
				return pdPASS;
 800a43a:	2301      	movs	r3, #1
 800a43c:	e069      	b.n	800a512 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d103      	bne.n	800a44c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a444:	f001 fc5e 	bl	800bd04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a448:	2300      	movs	r3, #0
 800a44a:	e062      	b.n	800a512 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d106      	bne.n	800a460 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a452:	f107 0310 	add.w	r3, r7, #16
 800a456:	4618      	mov	r0, r3
 800a458:	f000 ff40 	bl	800b2dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a45c:	2301      	movs	r3, #1
 800a45e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a460:	f001 fc50 	bl	800bd04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a464:	f000 fce0 	bl	800ae28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a468:	f001 fc1c 	bl	800bca4 <vPortEnterCritical>
 800a46c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a46e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a472:	b25b      	sxtb	r3, r3
 800a474:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a478:	d103      	bne.n	800a482 <xQueueReceive+0x122>
 800a47a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a47c:	2200      	movs	r2, #0
 800a47e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a484:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a488:	b25b      	sxtb	r3, r3
 800a48a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a48e:	d103      	bne.n	800a498 <xQueueReceive+0x138>
 800a490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a492:	2200      	movs	r2, #0
 800a494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a498:	f001 fc34 	bl	800bd04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a49c:	1d3a      	adds	r2, r7, #4
 800a49e:	f107 0310 	add.w	r3, r7, #16
 800a4a2:	4611      	mov	r1, r2
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f000 ff2f 	bl	800b308 <xTaskCheckForTimeOut>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d123      	bne.n	800a4f8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a4b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a4b2:	f000 fa3b 	bl	800a92c <prvIsQueueEmpty>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d017      	beq.n	800a4ec <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a4bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4be:	3324      	adds	r3, #36	; 0x24
 800a4c0:	687a      	ldr	r2, [r7, #4]
 800a4c2:	4611      	mov	r1, r2
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f000 fe83 	bl	800b1d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a4ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a4cc:	f000 f9dc 	bl	800a888 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a4d0:	f000 fcb8 	bl	800ae44 <xTaskResumeAll>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d189      	bne.n	800a3ee <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a4da:	4b10      	ldr	r3, [pc, #64]	; (800a51c <xQueueReceive+0x1bc>)
 800a4dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4e0:	601a      	str	r2, [r3, #0]
 800a4e2:	f3bf 8f4f 	dsb	sy
 800a4e6:	f3bf 8f6f 	isb	sy
 800a4ea:	e780      	b.n	800a3ee <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a4ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a4ee:	f000 f9cb 	bl	800a888 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a4f2:	f000 fca7 	bl	800ae44 <xTaskResumeAll>
 800a4f6:	e77a      	b.n	800a3ee <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a4f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a4fa:	f000 f9c5 	bl	800a888 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a4fe:	f000 fca1 	bl	800ae44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a502:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a504:	f000 fa12 	bl	800a92c <prvIsQueueEmpty>
 800a508:	4603      	mov	r3, r0
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	f43f af6f 	beq.w	800a3ee <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a510:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a512:	4618      	mov	r0, r3
 800a514:	3730      	adds	r7, #48	; 0x30
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}
 800a51a:	bf00      	nop
 800a51c:	e000ed04 	.word	0xe000ed04

0800a520 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b08e      	sub	sp, #56	; 0x38
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a52a:	2300      	movs	r3, #0
 800a52c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a532:	2300      	movs	r3, #0
 800a534:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d10a      	bne.n	800a552 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a540:	f383 8811 	msr	BASEPRI, r3
 800a544:	f3bf 8f6f 	isb	sy
 800a548:	f3bf 8f4f 	dsb	sy
 800a54c:	623b      	str	r3, [r7, #32]
}
 800a54e:	bf00      	nop
 800a550:	e7fe      	b.n	800a550 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a556:	2b00      	cmp	r3, #0
 800a558:	d00a      	beq.n	800a570 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a55a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a55e:	f383 8811 	msr	BASEPRI, r3
 800a562:	f3bf 8f6f 	isb	sy
 800a566:	f3bf 8f4f 	dsb	sy
 800a56a:	61fb      	str	r3, [r7, #28]
}
 800a56c:	bf00      	nop
 800a56e:	e7fe      	b.n	800a56e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a570:	f001 f84a 	bl	800b608 <xTaskGetSchedulerState>
 800a574:	4603      	mov	r3, r0
 800a576:	2b00      	cmp	r3, #0
 800a578:	d102      	bne.n	800a580 <xQueueSemaphoreTake+0x60>
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d101      	bne.n	800a584 <xQueueSemaphoreTake+0x64>
 800a580:	2301      	movs	r3, #1
 800a582:	e000      	b.n	800a586 <xQueueSemaphoreTake+0x66>
 800a584:	2300      	movs	r3, #0
 800a586:	2b00      	cmp	r3, #0
 800a588:	d10a      	bne.n	800a5a0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a58e:	f383 8811 	msr	BASEPRI, r3
 800a592:	f3bf 8f6f 	isb	sy
 800a596:	f3bf 8f4f 	dsb	sy
 800a59a:	61bb      	str	r3, [r7, #24]
}
 800a59c:	bf00      	nop
 800a59e:	e7fe      	b.n	800a59e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a5a0:	f001 fb80 	bl	800bca4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a5a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5a8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a5aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d024      	beq.n	800a5fa <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a5b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5b2:	1e5a      	subs	r2, r3, #1
 800a5b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5b6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a5b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d104      	bne.n	800a5ca <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a5c0:	f001 f9ca 	bl	800b958 <pvTaskIncrementMutexHeldCount>
 800a5c4:	4602      	mov	r2, r0
 800a5c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5c8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5cc:	691b      	ldr	r3, [r3, #16]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d00f      	beq.n	800a5f2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5d4:	3310      	adds	r3, #16
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f000 fe1e 	bl	800b218 <xTaskRemoveFromEventList>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d007      	beq.n	800a5f2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a5e2:	4b54      	ldr	r3, [pc, #336]	; (800a734 <xQueueSemaphoreTake+0x214>)
 800a5e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5e8:	601a      	str	r2, [r3, #0]
 800a5ea:	f3bf 8f4f 	dsb	sy
 800a5ee:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a5f2:	f001 fb87 	bl	800bd04 <vPortExitCritical>
				return pdPASS;
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	e097      	b.n	800a72a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d111      	bne.n	800a624 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a602:	2b00      	cmp	r3, #0
 800a604:	d00a      	beq.n	800a61c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a60a:	f383 8811 	msr	BASEPRI, r3
 800a60e:	f3bf 8f6f 	isb	sy
 800a612:	f3bf 8f4f 	dsb	sy
 800a616:	617b      	str	r3, [r7, #20]
}
 800a618:	bf00      	nop
 800a61a:	e7fe      	b.n	800a61a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a61c:	f001 fb72 	bl	800bd04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a620:	2300      	movs	r3, #0
 800a622:	e082      	b.n	800a72a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a626:	2b00      	cmp	r3, #0
 800a628:	d106      	bne.n	800a638 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a62a:	f107 030c 	add.w	r3, r7, #12
 800a62e:	4618      	mov	r0, r3
 800a630:	f000 fe54 	bl	800b2dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a634:	2301      	movs	r3, #1
 800a636:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a638:	f001 fb64 	bl	800bd04 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a63c:	f000 fbf4 	bl	800ae28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a640:	f001 fb30 	bl	800bca4 <vPortEnterCritical>
 800a644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a646:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a64a:	b25b      	sxtb	r3, r3
 800a64c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a650:	d103      	bne.n	800a65a <xQueueSemaphoreTake+0x13a>
 800a652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a654:	2200      	movs	r2, #0
 800a656:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a65a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a65c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a660:	b25b      	sxtb	r3, r3
 800a662:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a666:	d103      	bne.n	800a670 <xQueueSemaphoreTake+0x150>
 800a668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a66a:	2200      	movs	r2, #0
 800a66c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a670:	f001 fb48 	bl	800bd04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a674:	463a      	mov	r2, r7
 800a676:	f107 030c 	add.w	r3, r7, #12
 800a67a:	4611      	mov	r1, r2
 800a67c:	4618      	mov	r0, r3
 800a67e:	f000 fe43 	bl	800b308 <xTaskCheckForTimeOut>
 800a682:	4603      	mov	r3, r0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d132      	bne.n	800a6ee <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a688:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a68a:	f000 f94f 	bl	800a92c <prvIsQueueEmpty>
 800a68e:	4603      	mov	r3, r0
 800a690:	2b00      	cmp	r3, #0
 800a692:	d026      	beq.n	800a6e2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d109      	bne.n	800a6b0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a69c:	f001 fb02 	bl	800bca4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a6a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f000 ffcd 	bl	800b644 <xTaskPriorityInherit>
 800a6aa:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a6ac:	f001 fb2a 	bl	800bd04 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a6b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6b2:	3324      	adds	r3, #36	; 0x24
 800a6b4:	683a      	ldr	r2, [r7, #0]
 800a6b6:	4611      	mov	r1, r2
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f000 fd89 	bl	800b1d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a6be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a6c0:	f000 f8e2 	bl	800a888 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a6c4:	f000 fbbe 	bl	800ae44 <xTaskResumeAll>
 800a6c8:	4603      	mov	r3, r0
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	f47f af68 	bne.w	800a5a0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a6d0:	4b18      	ldr	r3, [pc, #96]	; (800a734 <xQueueSemaphoreTake+0x214>)
 800a6d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6d6:	601a      	str	r2, [r3, #0]
 800a6d8:	f3bf 8f4f 	dsb	sy
 800a6dc:	f3bf 8f6f 	isb	sy
 800a6e0:	e75e      	b.n	800a5a0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a6e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a6e4:	f000 f8d0 	bl	800a888 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a6e8:	f000 fbac 	bl	800ae44 <xTaskResumeAll>
 800a6ec:	e758      	b.n	800a5a0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a6ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a6f0:	f000 f8ca 	bl	800a888 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a6f4:	f000 fba6 	bl	800ae44 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a6f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a6fa:	f000 f917 	bl	800a92c <prvIsQueueEmpty>
 800a6fe:	4603      	mov	r3, r0
 800a700:	2b00      	cmp	r3, #0
 800a702:	f43f af4d 	beq.w	800a5a0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d00d      	beq.n	800a728 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a70c:	f001 faca 	bl	800bca4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a710:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a712:	f000 f811 	bl	800a738 <prvGetDisinheritPriorityAfterTimeout>
 800a716:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a71a:	689b      	ldr	r3, [r3, #8]
 800a71c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a71e:	4618      	mov	r0, r3
 800a720:	f001 f88c 	bl	800b83c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a724:	f001 faee 	bl	800bd04 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a728:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	3738      	adds	r7, #56	; 0x38
 800a72e:	46bd      	mov	sp, r7
 800a730:	bd80      	pop	{r7, pc}
 800a732:	bf00      	nop
 800a734:	e000ed04 	.word	0xe000ed04

0800a738 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a738:	b480      	push	{r7}
 800a73a:	b085      	sub	sp, #20
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a744:	2b00      	cmp	r3, #0
 800a746:	d006      	beq.n	800a756 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f1c3 0307 	rsb	r3, r3, #7
 800a752:	60fb      	str	r3, [r7, #12]
 800a754:	e001      	b.n	800a75a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a756:	2300      	movs	r3, #0
 800a758:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a75a:	68fb      	ldr	r3, [r7, #12]
	}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3714      	adds	r7, #20
 800a760:	46bd      	mov	sp, r7
 800a762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a766:	4770      	bx	lr

0800a768 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b086      	sub	sp, #24
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	60f8      	str	r0, [r7, #12]
 800a770:	60b9      	str	r1, [r7, #8]
 800a772:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a774:	2300      	movs	r3, #0
 800a776:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a77c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a782:	2b00      	cmp	r3, #0
 800a784:	d10d      	bne.n	800a7a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d14d      	bne.n	800a82a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	689b      	ldr	r3, [r3, #8]
 800a792:	4618      	mov	r0, r3
 800a794:	f000 ffcc 	bl	800b730 <xTaskPriorityDisinherit>
 800a798:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	2200      	movs	r2, #0
 800a79e:	609a      	str	r2, [r3, #8]
 800a7a0:	e043      	b.n	800a82a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d119      	bne.n	800a7dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	6858      	ldr	r0, [r3, #4]
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7b0:	461a      	mov	r2, r3
 800a7b2:	68b9      	ldr	r1, [r7, #8]
 800a7b4:	f002 fe3f 	bl	800d436 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	685a      	ldr	r2, [r3, #4]
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7c0:	441a      	add	r2, r3
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	685a      	ldr	r2, [r3, #4]
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	689b      	ldr	r3, [r3, #8]
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d32b      	bcc.n	800a82a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	681a      	ldr	r2, [r3, #0]
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	605a      	str	r2, [r3, #4]
 800a7da:	e026      	b.n	800a82a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	68d8      	ldr	r0, [r3, #12]
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7e4:	461a      	mov	r2, r3
 800a7e6:	68b9      	ldr	r1, [r7, #8]
 800a7e8:	f002 fe25 	bl	800d436 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	68da      	ldr	r2, [r3, #12]
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7f4:	425b      	negs	r3, r3
 800a7f6:	441a      	add	r2, r3
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	68da      	ldr	r2, [r3, #12]
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	429a      	cmp	r2, r3
 800a806:	d207      	bcs.n	800a818 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	689a      	ldr	r2, [r3, #8]
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a810:	425b      	negs	r3, r3
 800a812:	441a      	add	r2, r3
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2b02      	cmp	r3, #2
 800a81c:	d105      	bne.n	800a82a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d002      	beq.n	800a82a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a824:	693b      	ldr	r3, [r7, #16]
 800a826:	3b01      	subs	r3, #1
 800a828:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	1c5a      	adds	r2, r3, #1
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a832:	697b      	ldr	r3, [r7, #20]
}
 800a834:	4618      	mov	r0, r3
 800a836:	3718      	adds	r7, #24
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}

0800a83c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b082      	sub	sp, #8
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
 800a844:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d018      	beq.n	800a880 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	68da      	ldr	r2, [r3, #12]
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a856:	441a      	add	r2, r3
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	68da      	ldr	r2, [r3, #12]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	429a      	cmp	r2, r3
 800a866:	d303      	bcc.n	800a870 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681a      	ldr	r2, [r3, #0]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	68d9      	ldr	r1, [r3, #12]
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a878:	461a      	mov	r2, r3
 800a87a:	6838      	ldr	r0, [r7, #0]
 800a87c:	f002 fddb 	bl	800d436 <memcpy>
	}
}
 800a880:	bf00      	nop
 800a882:	3708      	adds	r7, #8
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b084      	sub	sp, #16
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a890:	f001 fa08 	bl	800bca4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a89a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a89c:	e011      	b.n	800a8c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d012      	beq.n	800a8cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	3324      	adds	r3, #36	; 0x24
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	f000 fcb4 	bl	800b218 <xTaskRemoveFromEventList>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d001      	beq.n	800a8ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a8b6:	f000 fd89 	bl	800b3cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a8ba:	7bfb      	ldrb	r3, [r7, #15]
 800a8bc:	3b01      	subs	r3, #1
 800a8be:	b2db      	uxtb	r3, r3
 800a8c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a8c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	dce9      	bgt.n	800a89e <prvUnlockQueue+0x16>
 800a8ca:	e000      	b.n	800a8ce <prvUnlockQueue+0x46>
					break;
 800a8cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	22ff      	movs	r2, #255	; 0xff
 800a8d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a8d6:	f001 fa15 	bl	800bd04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a8da:	f001 f9e3 	bl	800bca4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a8e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a8e6:	e011      	b.n	800a90c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	691b      	ldr	r3, [r3, #16]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d012      	beq.n	800a916 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	3310      	adds	r3, #16
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f000 fc8f 	bl	800b218 <xTaskRemoveFromEventList>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d001      	beq.n	800a904 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a900:	f000 fd64 	bl	800b3cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a904:	7bbb      	ldrb	r3, [r7, #14]
 800a906:	3b01      	subs	r3, #1
 800a908:	b2db      	uxtb	r3, r3
 800a90a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a90c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a910:	2b00      	cmp	r3, #0
 800a912:	dce9      	bgt.n	800a8e8 <prvUnlockQueue+0x60>
 800a914:	e000      	b.n	800a918 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a916:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	22ff      	movs	r2, #255	; 0xff
 800a91c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a920:	f001 f9f0 	bl	800bd04 <vPortExitCritical>
}
 800a924:	bf00      	nop
 800a926:	3710      	adds	r7, #16
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b084      	sub	sp, #16
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a934:	f001 f9b6 	bl	800bca4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d102      	bne.n	800a946 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a940:	2301      	movs	r3, #1
 800a942:	60fb      	str	r3, [r7, #12]
 800a944:	e001      	b.n	800a94a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a946:	2300      	movs	r3, #0
 800a948:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a94a:	f001 f9db 	bl	800bd04 <vPortExitCritical>

	return xReturn;
 800a94e:	68fb      	ldr	r3, [r7, #12]
}
 800a950:	4618      	mov	r0, r3
 800a952:	3710      	adds	r7, #16
 800a954:	46bd      	mov	sp, r7
 800a956:	bd80      	pop	{r7, pc}

0800a958 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b084      	sub	sp, #16
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a960:	f001 f9a0 	bl	800bca4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a96c:	429a      	cmp	r2, r3
 800a96e:	d102      	bne.n	800a976 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a970:	2301      	movs	r3, #1
 800a972:	60fb      	str	r3, [r7, #12]
 800a974:	e001      	b.n	800a97a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a976:	2300      	movs	r3, #0
 800a978:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a97a:	f001 f9c3 	bl	800bd04 <vPortExitCritical>

	return xReturn;
 800a97e:	68fb      	ldr	r3, [r7, #12]
}
 800a980:	4618      	mov	r0, r3
 800a982:	3710      	adds	r7, #16
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}

0800a988 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b08e      	sub	sp, #56	; 0x38
 800a98c:	af04      	add	r7, sp, #16
 800a98e:	60f8      	str	r0, [r7, #12]
 800a990:	60b9      	str	r1, [r7, #8]
 800a992:	607a      	str	r2, [r7, #4]
 800a994:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d10a      	bne.n	800a9b2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a99c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9a0:	f383 8811 	msr	BASEPRI, r3
 800a9a4:	f3bf 8f6f 	isb	sy
 800a9a8:	f3bf 8f4f 	dsb	sy
 800a9ac:	623b      	str	r3, [r7, #32]
}
 800a9ae:	bf00      	nop
 800a9b0:	e7fe      	b.n	800a9b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a9b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d10a      	bne.n	800a9ce <xTaskCreateStatic+0x46>
	__asm volatile
 800a9b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9bc:	f383 8811 	msr	BASEPRI, r3
 800a9c0:	f3bf 8f6f 	isb	sy
 800a9c4:	f3bf 8f4f 	dsb	sy
 800a9c8:	61fb      	str	r3, [r7, #28]
}
 800a9ca:	bf00      	nop
 800a9cc:	e7fe      	b.n	800a9cc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a9ce:	23a0      	movs	r3, #160	; 0xa0
 800a9d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a9d2:	693b      	ldr	r3, [r7, #16]
 800a9d4:	2ba0      	cmp	r3, #160	; 0xa0
 800a9d6:	d00a      	beq.n	800a9ee <xTaskCreateStatic+0x66>
	__asm volatile
 800a9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9dc:	f383 8811 	msr	BASEPRI, r3
 800a9e0:	f3bf 8f6f 	isb	sy
 800a9e4:	f3bf 8f4f 	dsb	sy
 800a9e8:	61bb      	str	r3, [r7, #24]
}
 800a9ea:	bf00      	nop
 800a9ec:	e7fe      	b.n	800a9ec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a9ee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a9f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d01e      	beq.n	800aa34 <xTaskCreateStatic+0xac>
 800a9f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d01b      	beq.n	800aa34 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a9fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9fe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aa00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa04:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aa06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa08:	2202      	movs	r2, #2
 800aa0a:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aa0e:	2300      	movs	r3, #0
 800aa10:	9303      	str	r3, [sp, #12]
 800aa12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa14:	9302      	str	r3, [sp, #8]
 800aa16:	f107 0314 	add.w	r3, r7, #20
 800aa1a:	9301      	str	r3, [sp, #4]
 800aa1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa1e:	9300      	str	r3, [sp, #0]
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	68b9      	ldr	r1, [r7, #8]
 800aa26:	68f8      	ldr	r0, [r7, #12]
 800aa28:	f000 f850 	bl	800aacc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aa2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aa2e:	f000 f8f3 	bl	800ac18 <prvAddNewTaskToReadyList>
 800aa32:	e001      	b.n	800aa38 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800aa34:	2300      	movs	r3, #0
 800aa36:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aa38:	697b      	ldr	r3, [r7, #20]
	}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3728      	adds	r7, #40	; 0x28
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}

0800aa42 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aa42:	b580      	push	{r7, lr}
 800aa44:	b08c      	sub	sp, #48	; 0x30
 800aa46:	af04      	add	r7, sp, #16
 800aa48:	60f8      	str	r0, [r7, #12]
 800aa4a:	60b9      	str	r1, [r7, #8]
 800aa4c:	603b      	str	r3, [r7, #0]
 800aa4e:	4613      	mov	r3, r2
 800aa50:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aa52:	88fb      	ldrh	r3, [r7, #6]
 800aa54:	009b      	lsls	r3, r3, #2
 800aa56:	4618      	mov	r0, r3
 800aa58:	f001 fa46 	bl	800bee8 <pvPortMalloc>
 800aa5c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d00e      	beq.n	800aa82 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aa64:	20a0      	movs	r0, #160	; 0xa0
 800aa66:	f001 fa3f 	bl	800bee8 <pvPortMalloc>
 800aa6a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aa6c:	69fb      	ldr	r3, [r7, #28]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d003      	beq.n	800aa7a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aa72:	69fb      	ldr	r3, [r7, #28]
 800aa74:	697a      	ldr	r2, [r7, #20]
 800aa76:	631a      	str	r2, [r3, #48]	; 0x30
 800aa78:	e005      	b.n	800aa86 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aa7a:	6978      	ldr	r0, [r7, #20]
 800aa7c:	f001 fb00 	bl	800c080 <vPortFree>
 800aa80:	e001      	b.n	800aa86 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aa82:	2300      	movs	r3, #0
 800aa84:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aa86:	69fb      	ldr	r3, [r7, #28]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d017      	beq.n	800aabc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aa8c:	69fb      	ldr	r3, [r7, #28]
 800aa8e:	2200      	movs	r2, #0
 800aa90:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800aa94:	88fa      	ldrh	r2, [r7, #6]
 800aa96:	2300      	movs	r3, #0
 800aa98:	9303      	str	r3, [sp, #12]
 800aa9a:	69fb      	ldr	r3, [r7, #28]
 800aa9c:	9302      	str	r3, [sp, #8]
 800aa9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaa0:	9301      	str	r3, [sp, #4]
 800aaa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaa4:	9300      	str	r3, [sp, #0]
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	68b9      	ldr	r1, [r7, #8]
 800aaaa:	68f8      	ldr	r0, [r7, #12]
 800aaac:	f000 f80e 	bl	800aacc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aab0:	69f8      	ldr	r0, [r7, #28]
 800aab2:	f000 f8b1 	bl	800ac18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aab6:	2301      	movs	r3, #1
 800aab8:	61bb      	str	r3, [r7, #24]
 800aaba:	e002      	b.n	800aac2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aabc:	f04f 33ff 	mov.w	r3, #4294967295
 800aac0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800aac2:	69bb      	ldr	r3, [r7, #24]
	}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3720      	adds	r7, #32
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b088      	sub	sp, #32
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	60f8      	str	r0, [r7, #12]
 800aad4:	60b9      	str	r1, [r7, #8]
 800aad6:	607a      	str	r2, [r7, #4]
 800aad8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800aada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aadc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	461a      	mov	r2, r3
 800aae4:	21a5      	movs	r1, #165	; 0xa5
 800aae6:	f002 fbb2 	bl	800d24e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800aaea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800aaf4:	3b01      	subs	r3, #1
 800aaf6:	009b      	lsls	r3, r3, #2
 800aaf8:	4413      	add	r3, r2
 800aafa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800aafc:	69bb      	ldr	r3, [r7, #24]
 800aafe:	f023 0307 	bic.w	r3, r3, #7
 800ab02:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ab04:	69bb      	ldr	r3, [r7, #24]
 800ab06:	f003 0307 	and.w	r3, r3, #7
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d00a      	beq.n	800ab24 <prvInitialiseNewTask+0x58>
	__asm volatile
 800ab0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab12:	f383 8811 	msr	BASEPRI, r3
 800ab16:	f3bf 8f6f 	isb	sy
 800ab1a:	f3bf 8f4f 	dsb	sy
 800ab1e:	617b      	str	r3, [r7, #20]
}
 800ab20:	bf00      	nop
 800ab22:	e7fe      	b.n	800ab22 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d01f      	beq.n	800ab6a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	61fb      	str	r3, [r7, #28]
 800ab2e:	e012      	b.n	800ab56 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ab30:	68ba      	ldr	r2, [r7, #8]
 800ab32:	69fb      	ldr	r3, [r7, #28]
 800ab34:	4413      	add	r3, r2
 800ab36:	7819      	ldrb	r1, [r3, #0]
 800ab38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab3a:	69fb      	ldr	r3, [r7, #28]
 800ab3c:	4413      	add	r3, r2
 800ab3e:	3334      	adds	r3, #52	; 0x34
 800ab40:	460a      	mov	r2, r1
 800ab42:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ab44:	68ba      	ldr	r2, [r7, #8]
 800ab46:	69fb      	ldr	r3, [r7, #28]
 800ab48:	4413      	add	r3, r2
 800ab4a:	781b      	ldrb	r3, [r3, #0]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d006      	beq.n	800ab5e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ab50:	69fb      	ldr	r3, [r7, #28]
 800ab52:	3301      	adds	r3, #1
 800ab54:	61fb      	str	r3, [r7, #28]
 800ab56:	69fb      	ldr	r3, [r7, #28]
 800ab58:	2b0f      	cmp	r3, #15
 800ab5a:	d9e9      	bls.n	800ab30 <prvInitialiseNewTask+0x64>
 800ab5c:	e000      	b.n	800ab60 <prvInitialiseNewTask+0x94>
			{
				break;
 800ab5e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ab60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab62:	2200      	movs	r2, #0
 800ab64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ab68:	e003      	b.n	800ab72 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ab6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ab72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab74:	2b06      	cmp	r3, #6
 800ab76:	d901      	bls.n	800ab7c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ab78:	2306      	movs	r3, #6
 800ab7a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ab7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab80:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ab82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab86:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800ab88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ab8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab90:	3304      	adds	r3, #4
 800ab92:	4618      	mov	r0, r3
 800ab94:	f7ff f902 	bl	8009d9c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ab98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab9a:	3318      	adds	r3, #24
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f7ff f8fd 	bl	8009d9c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800aba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aba4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aba6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abaa:	f1c3 0207 	rsb	r2, r3, #7
 800abae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800abb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abb6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800abb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abba:	2200      	movs	r2, #0
 800abbc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800abc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abc2:	2200      	movs	r2, #0
 800abc4:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800abc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abca:	334c      	adds	r3, #76	; 0x4c
 800abcc:	224c      	movs	r2, #76	; 0x4c
 800abce:	2100      	movs	r1, #0
 800abd0:	4618      	mov	r0, r3
 800abd2:	f002 fb3c 	bl	800d24e <memset>
 800abd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abd8:	4a0c      	ldr	r2, [pc, #48]	; (800ac0c <prvInitialiseNewTask+0x140>)
 800abda:	651a      	str	r2, [r3, #80]	; 0x50
 800abdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abde:	4a0c      	ldr	r2, [pc, #48]	; (800ac10 <prvInitialiseNewTask+0x144>)
 800abe0:	655a      	str	r2, [r3, #84]	; 0x54
 800abe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe4:	4a0b      	ldr	r2, [pc, #44]	; (800ac14 <prvInitialiseNewTask+0x148>)
 800abe6:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800abe8:	683a      	ldr	r2, [r7, #0]
 800abea:	68f9      	ldr	r1, [r7, #12]
 800abec:	69b8      	ldr	r0, [r7, #24]
 800abee:	f000 ff2d 	bl	800ba4c <pxPortInitialiseStack>
 800abf2:	4602      	mov	r2, r0
 800abf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800abf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d002      	beq.n	800ac04 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800abfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ac02:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac04:	bf00      	nop
 800ac06:	3720      	adds	r7, #32
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}
 800ac0c:	20008a3c 	.word	0x20008a3c
 800ac10:	20008aa4 	.word	0x20008aa4
 800ac14:	20008b0c 	.word	0x20008b0c

0800ac18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ac20:	f001 f840 	bl	800bca4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ac24:	4b2a      	ldr	r3, [pc, #168]	; (800acd0 <prvAddNewTaskToReadyList+0xb8>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	3301      	adds	r3, #1
 800ac2a:	4a29      	ldr	r2, [pc, #164]	; (800acd0 <prvAddNewTaskToReadyList+0xb8>)
 800ac2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ac2e:	4b29      	ldr	r3, [pc, #164]	; (800acd4 <prvAddNewTaskToReadyList+0xbc>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d109      	bne.n	800ac4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ac36:	4a27      	ldr	r2, [pc, #156]	; (800acd4 <prvAddNewTaskToReadyList+0xbc>)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ac3c:	4b24      	ldr	r3, [pc, #144]	; (800acd0 <prvAddNewTaskToReadyList+0xb8>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	2b01      	cmp	r3, #1
 800ac42:	d110      	bne.n	800ac66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ac44:	f000 fbe6 	bl	800b414 <prvInitialiseTaskLists>
 800ac48:	e00d      	b.n	800ac66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ac4a:	4b23      	ldr	r3, [pc, #140]	; (800acd8 <prvAddNewTaskToReadyList+0xc0>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d109      	bne.n	800ac66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ac52:	4b20      	ldr	r3, [pc, #128]	; (800acd4 <prvAddNewTaskToReadyList+0xbc>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac5c:	429a      	cmp	r2, r3
 800ac5e:	d802      	bhi.n	800ac66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ac60:	4a1c      	ldr	r2, [pc, #112]	; (800acd4 <prvAddNewTaskToReadyList+0xbc>)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ac66:	4b1d      	ldr	r3, [pc, #116]	; (800acdc <prvAddNewTaskToReadyList+0xc4>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	4a1b      	ldr	r2, [pc, #108]	; (800acdc <prvAddNewTaskToReadyList+0xc4>)
 800ac6e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac74:	2201      	movs	r2, #1
 800ac76:	409a      	lsls	r2, r3
 800ac78:	4b19      	ldr	r3, [pc, #100]	; (800ace0 <prvAddNewTaskToReadyList+0xc8>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	4313      	orrs	r3, r2
 800ac7e:	4a18      	ldr	r2, [pc, #96]	; (800ace0 <prvAddNewTaskToReadyList+0xc8>)
 800ac80:	6013      	str	r3, [r2, #0]
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac86:	4613      	mov	r3, r2
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	4413      	add	r3, r2
 800ac8c:	009b      	lsls	r3, r3, #2
 800ac8e:	4a15      	ldr	r2, [pc, #84]	; (800ace4 <prvAddNewTaskToReadyList+0xcc>)
 800ac90:	441a      	add	r2, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	3304      	adds	r3, #4
 800ac96:	4619      	mov	r1, r3
 800ac98:	4610      	mov	r0, r2
 800ac9a:	f7ff f88c 	bl	8009db6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ac9e:	f001 f831 	bl	800bd04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aca2:	4b0d      	ldr	r3, [pc, #52]	; (800acd8 <prvAddNewTaskToReadyList+0xc0>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d00e      	beq.n	800acc8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800acaa:	4b0a      	ldr	r3, [pc, #40]	; (800acd4 <prvAddNewTaskToReadyList+0xbc>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d207      	bcs.n	800acc8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800acb8:	4b0b      	ldr	r3, [pc, #44]	; (800ace8 <prvAddNewTaskToReadyList+0xd0>)
 800acba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acbe:	601a      	str	r2, [r3, #0]
 800acc0:	f3bf 8f4f 	dsb	sy
 800acc4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800acc8:	bf00      	nop
 800acca:	3708      	adds	r7, #8
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}
 800acd0:	200014b8 	.word	0x200014b8
 800acd4:	200013b8 	.word	0x200013b8
 800acd8:	200014c4 	.word	0x200014c4
 800acdc:	200014d4 	.word	0x200014d4
 800ace0:	200014c0 	.word	0x200014c0
 800ace4:	200013bc 	.word	0x200013bc
 800ace8:	e000ed04 	.word	0xe000ed04

0800acec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800acec:	b580      	push	{r7, lr}
 800acee:	b084      	sub	sp, #16
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800acf4:	2300      	movs	r3, #0
 800acf6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d017      	beq.n	800ad2e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800acfe:	4b13      	ldr	r3, [pc, #76]	; (800ad4c <vTaskDelay+0x60>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d00a      	beq.n	800ad1c <vTaskDelay+0x30>
	__asm volatile
 800ad06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad0a:	f383 8811 	msr	BASEPRI, r3
 800ad0e:	f3bf 8f6f 	isb	sy
 800ad12:	f3bf 8f4f 	dsb	sy
 800ad16:	60bb      	str	r3, [r7, #8]
}
 800ad18:	bf00      	nop
 800ad1a:	e7fe      	b.n	800ad1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ad1c:	f000 f884 	bl	800ae28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ad20:	2100      	movs	r1, #0
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f000 fe2c 	bl	800b980 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ad28:	f000 f88c 	bl	800ae44 <xTaskResumeAll>
 800ad2c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d107      	bne.n	800ad44 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ad34:	4b06      	ldr	r3, [pc, #24]	; (800ad50 <vTaskDelay+0x64>)
 800ad36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad3a:	601a      	str	r2, [r3, #0]
 800ad3c:	f3bf 8f4f 	dsb	sy
 800ad40:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ad44:	bf00      	nop
 800ad46:	3710      	adds	r7, #16
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bd80      	pop	{r7, pc}
 800ad4c:	200014e0 	.word	0x200014e0
 800ad50:	e000ed04 	.word	0xe000ed04

0800ad54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b08a      	sub	sp, #40	; 0x28
 800ad58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ad62:	463a      	mov	r2, r7
 800ad64:	1d39      	adds	r1, r7, #4
 800ad66:	f107 0308 	add.w	r3, r7, #8
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f7f6 faae 	bl	80012cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ad70:	6839      	ldr	r1, [r7, #0]
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	68ba      	ldr	r2, [r7, #8]
 800ad76:	9202      	str	r2, [sp, #8]
 800ad78:	9301      	str	r3, [sp, #4]
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	9300      	str	r3, [sp, #0]
 800ad7e:	2300      	movs	r3, #0
 800ad80:	460a      	mov	r2, r1
 800ad82:	4921      	ldr	r1, [pc, #132]	; (800ae08 <vTaskStartScheduler+0xb4>)
 800ad84:	4821      	ldr	r0, [pc, #132]	; (800ae0c <vTaskStartScheduler+0xb8>)
 800ad86:	f7ff fdff 	bl	800a988 <xTaskCreateStatic>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	4a20      	ldr	r2, [pc, #128]	; (800ae10 <vTaskStartScheduler+0xbc>)
 800ad8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ad90:	4b1f      	ldr	r3, [pc, #124]	; (800ae10 <vTaskStartScheduler+0xbc>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d002      	beq.n	800ad9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ad98:	2301      	movs	r3, #1
 800ad9a:	617b      	str	r3, [r7, #20]
 800ad9c:	e001      	b.n	800ada2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	2b01      	cmp	r3, #1
 800ada6:	d11b      	bne.n	800ade0 <vTaskStartScheduler+0x8c>
	__asm volatile
 800ada8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adac:	f383 8811 	msr	BASEPRI, r3
 800adb0:	f3bf 8f6f 	isb	sy
 800adb4:	f3bf 8f4f 	dsb	sy
 800adb8:	613b      	str	r3, [r7, #16]
}
 800adba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800adbc:	4b15      	ldr	r3, [pc, #84]	; (800ae14 <vTaskStartScheduler+0xc0>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	334c      	adds	r3, #76	; 0x4c
 800adc2:	4a15      	ldr	r2, [pc, #84]	; (800ae18 <vTaskStartScheduler+0xc4>)
 800adc4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800adc6:	4b15      	ldr	r3, [pc, #84]	; (800ae1c <vTaskStartScheduler+0xc8>)
 800adc8:	f04f 32ff 	mov.w	r2, #4294967295
 800adcc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800adce:	4b14      	ldr	r3, [pc, #80]	; (800ae20 <vTaskStartScheduler+0xcc>)
 800add0:	2201      	movs	r2, #1
 800add2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800add4:	4b13      	ldr	r3, [pc, #76]	; (800ae24 <vTaskStartScheduler+0xd0>)
 800add6:	2200      	movs	r2, #0
 800add8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800adda:	f000 fec1 	bl	800bb60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800adde:	e00e      	b.n	800adfe <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ade6:	d10a      	bne.n	800adfe <vTaskStartScheduler+0xaa>
	__asm volatile
 800ade8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adec:	f383 8811 	msr	BASEPRI, r3
 800adf0:	f3bf 8f6f 	isb	sy
 800adf4:	f3bf 8f4f 	dsb	sy
 800adf8:	60fb      	str	r3, [r7, #12]
}
 800adfa:	bf00      	nop
 800adfc:	e7fe      	b.n	800adfc <vTaskStartScheduler+0xa8>
}
 800adfe:	bf00      	nop
 800ae00:	3718      	adds	r7, #24
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}
 800ae06:	bf00      	nop
 800ae08:	0801272c 	.word	0x0801272c
 800ae0c:	0800b3e5 	.word	0x0800b3e5
 800ae10:	200014dc 	.word	0x200014dc
 800ae14:	200013b8 	.word	0x200013b8
 800ae18:	2000009c 	.word	0x2000009c
 800ae1c:	200014d8 	.word	0x200014d8
 800ae20:	200014c4 	.word	0x200014c4
 800ae24:	200014bc 	.word	0x200014bc

0800ae28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ae28:	b480      	push	{r7}
 800ae2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ae2c:	4b04      	ldr	r3, [pc, #16]	; (800ae40 <vTaskSuspendAll+0x18>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	3301      	adds	r3, #1
 800ae32:	4a03      	ldr	r2, [pc, #12]	; (800ae40 <vTaskSuspendAll+0x18>)
 800ae34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ae36:	bf00      	nop
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3e:	4770      	bx	lr
 800ae40:	200014e0 	.word	0x200014e0

0800ae44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b084      	sub	sp, #16
 800ae48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ae52:	4b41      	ldr	r3, [pc, #260]	; (800af58 <xTaskResumeAll+0x114>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d10a      	bne.n	800ae70 <xTaskResumeAll+0x2c>
	__asm volatile
 800ae5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae5e:	f383 8811 	msr	BASEPRI, r3
 800ae62:	f3bf 8f6f 	isb	sy
 800ae66:	f3bf 8f4f 	dsb	sy
 800ae6a:	603b      	str	r3, [r7, #0]
}
 800ae6c:	bf00      	nop
 800ae6e:	e7fe      	b.n	800ae6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ae70:	f000 ff18 	bl	800bca4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ae74:	4b38      	ldr	r3, [pc, #224]	; (800af58 <xTaskResumeAll+0x114>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	3b01      	subs	r3, #1
 800ae7a:	4a37      	ldr	r2, [pc, #220]	; (800af58 <xTaskResumeAll+0x114>)
 800ae7c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae7e:	4b36      	ldr	r3, [pc, #216]	; (800af58 <xTaskResumeAll+0x114>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d161      	bne.n	800af4a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ae86:	4b35      	ldr	r3, [pc, #212]	; (800af5c <xTaskResumeAll+0x118>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d05d      	beq.n	800af4a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae8e:	e02e      	b.n	800aeee <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae90:	4b33      	ldr	r3, [pc, #204]	; (800af60 <xTaskResumeAll+0x11c>)
 800ae92:	68db      	ldr	r3, [r3, #12]
 800ae94:	68db      	ldr	r3, [r3, #12]
 800ae96:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	3318      	adds	r3, #24
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	f7fe ffe7 	bl	8009e70 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	3304      	adds	r3, #4
 800aea6:	4618      	mov	r0, r3
 800aea8:	f7fe ffe2 	bl	8009e70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb0:	2201      	movs	r2, #1
 800aeb2:	409a      	lsls	r2, r3
 800aeb4:	4b2b      	ldr	r3, [pc, #172]	; (800af64 <xTaskResumeAll+0x120>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	4a2a      	ldr	r2, [pc, #168]	; (800af64 <xTaskResumeAll+0x120>)
 800aebc:	6013      	str	r3, [r2, #0]
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aec2:	4613      	mov	r3, r2
 800aec4:	009b      	lsls	r3, r3, #2
 800aec6:	4413      	add	r3, r2
 800aec8:	009b      	lsls	r3, r3, #2
 800aeca:	4a27      	ldr	r2, [pc, #156]	; (800af68 <xTaskResumeAll+0x124>)
 800aecc:	441a      	add	r2, r3
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	3304      	adds	r3, #4
 800aed2:	4619      	mov	r1, r3
 800aed4:	4610      	mov	r0, r2
 800aed6:	f7fe ff6e 	bl	8009db6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aede:	4b23      	ldr	r3, [pc, #140]	; (800af6c <xTaskResumeAll+0x128>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aee4:	429a      	cmp	r2, r3
 800aee6:	d302      	bcc.n	800aeee <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800aee8:	4b21      	ldr	r3, [pc, #132]	; (800af70 <xTaskResumeAll+0x12c>)
 800aeea:	2201      	movs	r2, #1
 800aeec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aeee:	4b1c      	ldr	r3, [pc, #112]	; (800af60 <xTaskResumeAll+0x11c>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d1cc      	bne.n	800ae90 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d001      	beq.n	800af00 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aefc:	f000 fb64 	bl	800b5c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800af00:	4b1c      	ldr	r3, [pc, #112]	; (800af74 <xTaskResumeAll+0x130>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d010      	beq.n	800af2e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800af0c:	f000 f846 	bl	800af9c <xTaskIncrementTick>
 800af10:	4603      	mov	r3, r0
 800af12:	2b00      	cmp	r3, #0
 800af14:	d002      	beq.n	800af1c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800af16:	4b16      	ldr	r3, [pc, #88]	; (800af70 <xTaskResumeAll+0x12c>)
 800af18:	2201      	movs	r2, #1
 800af1a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	3b01      	subs	r3, #1
 800af20:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d1f1      	bne.n	800af0c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800af28:	4b12      	ldr	r3, [pc, #72]	; (800af74 <xTaskResumeAll+0x130>)
 800af2a:	2200      	movs	r2, #0
 800af2c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800af2e:	4b10      	ldr	r3, [pc, #64]	; (800af70 <xTaskResumeAll+0x12c>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d009      	beq.n	800af4a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800af36:	2301      	movs	r3, #1
 800af38:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800af3a:	4b0f      	ldr	r3, [pc, #60]	; (800af78 <xTaskResumeAll+0x134>)
 800af3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af40:	601a      	str	r2, [r3, #0]
 800af42:	f3bf 8f4f 	dsb	sy
 800af46:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af4a:	f000 fedb 	bl	800bd04 <vPortExitCritical>

	return xAlreadyYielded;
 800af4e:	68bb      	ldr	r3, [r7, #8]
}
 800af50:	4618      	mov	r0, r3
 800af52:	3710      	adds	r7, #16
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}
 800af58:	200014e0 	.word	0x200014e0
 800af5c:	200014b8 	.word	0x200014b8
 800af60:	20001478 	.word	0x20001478
 800af64:	200014c0 	.word	0x200014c0
 800af68:	200013bc 	.word	0x200013bc
 800af6c:	200013b8 	.word	0x200013b8
 800af70:	200014cc 	.word	0x200014cc
 800af74:	200014c8 	.word	0x200014c8
 800af78:	e000ed04 	.word	0xe000ed04

0800af7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800af7c:	b480      	push	{r7}
 800af7e:	b083      	sub	sp, #12
 800af80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800af82:	4b05      	ldr	r3, [pc, #20]	; (800af98 <xTaskGetTickCount+0x1c>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800af88:	687b      	ldr	r3, [r7, #4]
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	370c      	adds	r7, #12
 800af8e:	46bd      	mov	sp, r7
 800af90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af94:	4770      	bx	lr
 800af96:	bf00      	nop
 800af98:	200014bc 	.word	0x200014bc

0800af9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b086      	sub	sp, #24
 800afa0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800afa2:	2300      	movs	r3, #0
 800afa4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800afa6:	4b4e      	ldr	r3, [pc, #312]	; (800b0e0 <xTaskIncrementTick+0x144>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	f040 808e 	bne.w	800b0cc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800afb0:	4b4c      	ldr	r3, [pc, #304]	; (800b0e4 <xTaskIncrementTick+0x148>)
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	3301      	adds	r3, #1
 800afb6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800afb8:	4a4a      	ldr	r2, [pc, #296]	; (800b0e4 <xTaskIncrementTick+0x148>)
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800afbe:	693b      	ldr	r3, [r7, #16]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d120      	bne.n	800b006 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800afc4:	4b48      	ldr	r3, [pc, #288]	; (800b0e8 <xTaskIncrementTick+0x14c>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d00a      	beq.n	800afe4 <xTaskIncrementTick+0x48>
	__asm volatile
 800afce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd2:	f383 8811 	msr	BASEPRI, r3
 800afd6:	f3bf 8f6f 	isb	sy
 800afda:	f3bf 8f4f 	dsb	sy
 800afde:	603b      	str	r3, [r7, #0]
}
 800afe0:	bf00      	nop
 800afe2:	e7fe      	b.n	800afe2 <xTaskIncrementTick+0x46>
 800afe4:	4b40      	ldr	r3, [pc, #256]	; (800b0e8 <xTaskIncrementTick+0x14c>)
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	60fb      	str	r3, [r7, #12]
 800afea:	4b40      	ldr	r3, [pc, #256]	; (800b0ec <xTaskIncrementTick+0x150>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	4a3e      	ldr	r2, [pc, #248]	; (800b0e8 <xTaskIncrementTick+0x14c>)
 800aff0:	6013      	str	r3, [r2, #0]
 800aff2:	4a3e      	ldr	r2, [pc, #248]	; (800b0ec <xTaskIncrementTick+0x150>)
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	6013      	str	r3, [r2, #0]
 800aff8:	4b3d      	ldr	r3, [pc, #244]	; (800b0f0 <xTaskIncrementTick+0x154>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	3301      	adds	r3, #1
 800affe:	4a3c      	ldr	r2, [pc, #240]	; (800b0f0 <xTaskIncrementTick+0x154>)
 800b000:	6013      	str	r3, [r2, #0]
 800b002:	f000 fae1 	bl	800b5c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b006:	4b3b      	ldr	r3, [pc, #236]	; (800b0f4 <xTaskIncrementTick+0x158>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	693a      	ldr	r2, [r7, #16]
 800b00c:	429a      	cmp	r2, r3
 800b00e:	d348      	bcc.n	800b0a2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b010:	4b35      	ldr	r3, [pc, #212]	; (800b0e8 <xTaskIncrementTick+0x14c>)
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d104      	bne.n	800b024 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b01a:	4b36      	ldr	r3, [pc, #216]	; (800b0f4 <xTaskIncrementTick+0x158>)
 800b01c:	f04f 32ff 	mov.w	r2, #4294967295
 800b020:	601a      	str	r2, [r3, #0]
					break;
 800b022:	e03e      	b.n	800b0a2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b024:	4b30      	ldr	r3, [pc, #192]	; (800b0e8 <xTaskIncrementTick+0x14c>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	68db      	ldr	r3, [r3, #12]
 800b02a:	68db      	ldr	r3, [r3, #12]
 800b02c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	685b      	ldr	r3, [r3, #4]
 800b032:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b034:	693a      	ldr	r2, [r7, #16]
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	429a      	cmp	r2, r3
 800b03a:	d203      	bcs.n	800b044 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b03c:	4a2d      	ldr	r2, [pc, #180]	; (800b0f4 <xTaskIncrementTick+0x158>)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b042:	e02e      	b.n	800b0a2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	3304      	adds	r3, #4
 800b048:	4618      	mov	r0, r3
 800b04a:	f7fe ff11 	bl	8009e70 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b052:	2b00      	cmp	r3, #0
 800b054:	d004      	beq.n	800b060 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	3318      	adds	r3, #24
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fe ff08 	bl	8009e70 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b064:	2201      	movs	r2, #1
 800b066:	409a      	lsls	r2, r3
 800b068:	4b23      	ldr	r3, [pc, #140]	; (800b0f8 <xTaskIncrementTick+0x15c>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4313      	orrs	r3, r2
 800b06e:	4a22      	ldr	r2, [pc, #136]	; (800b0f8 <xTaskIncrementTick+0x15c>)
 800b070:	6013      	str	r3, [r2, #0]
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b076:	4613      	mov	r3, r2
 800b078:	009b      	lsls	r3, r3, #2
 800b07a:	4413      	add	r3, r2
 800b07c:	009b      	lsls	r3, r3, #2
 800b07e:	4a1f      	ldr	r2, [pc, #124]	; (800b0fc <xTaskIncrementTick+0x160>)
 800b080:	441a      	add	r2, r3
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	3304      	adds	r3, #4
 800b086:	4619      	mov	r1, r3
 800b088:	4610      	mov	r0, r2
 800b08a:	f7fe fe94 	bl	8009db6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b092:	4b1b      	ldr	r3, [pc, #108]	; (800b100 <xTaskIncrementTick+0x164>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b098:	429a      	cmp	r2, r3
 800b09a:	d3b9      	bcc.n	800b010 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b09c:	2301      	movs	r3, #1
 800b09e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b0a0:	e7b6      	b.n	800b010 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b0a2:	4b17      	ldr	r3, [pc, #92]	; (800b100 <xTaskIncrementTick+0x164>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0a8:	4914      	ldr	r1, [pc, #80]	; (800b0fc <xTaskIncrementTick+0x160>)
 800b0aa:	4613      	mov	r3, r2
 800b0ac:	009b      	lsls	r3, r3, #2
 800b0ae:	4413      	add	r3, r2
 800b0b0:	009b      	lsls	r3, r3, #2
 800b0b2:	440b      	add	r3, r1
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	2b01      	cmp	r3, #1
 800b0b8:	d901      	bls.n	800b0be <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b0be:	4b11      	ldr	r3, [pc, #68]	; (800b104 <xTaskIncrementTick+0x168>)
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d007      	beq.n	800b0d6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	617b      	str	r3, [r7, #20]
 800b0ca:	e004      	b.n	800b0d6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b0cc:	4b0e      	ldr	r3, [pc, #56]	; (800b108 <xTaskIncrementTick+0x16c>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	3301      	adds	r3, #1
 800b0d2:	4a0d      	ldr	r2, [pc, #52]	; (800b108 <xTaskIncrementTick+0x16c>)
 800b0d4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b0d6:	697b      	ldr	r3, [r7, #20]
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	3718      	adds	r7, #24
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd80      	pop	{r7, pc}
 800b0e0:	200014e0 	.word	0x200014e0
 800b0e4:	200014bc 	.word	0x200014bc
 800b0e8:	20001470 	.word	0x20001470
 800b0ec:	20001474 	.word	0x20001474
 800b0f0:	200014d0 	.word	0x200014d0
 800b0f4:	200014d8 	.word	0x200014d8
 800b0f8:	200014c0 	.word	0x200014c0
 800b0fc:	200013bc 	.word	0x200013bc
 800b100:	200013b8 	.word	0x200013b8
 800b104:	200014cc 	.word	0x200014cc
 800b108:	200014c8 	.word	0x200014c8

0800b10c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b10c:	b480      	push	{r7}
 800b10e:	b087      	sub	sp, #28
 800b110:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b112:	4b29      	ldr	r3, [pc, #164]	; (800b1b8 <vTaskSwitchContext+0xac>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d003      	beq.n	800b122 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b11a:	4b28      	ldr	r3, [pc, #160]	; (800b1bc <vTaskSwitchContext+0xb0>)
 800b11c:	2201      	movs	r2, #1
 800b11e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b120:	e044      	b.n	800b1ac <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800b122:	4b26      	ldr	r3, [pc, #152]	; (800b1bc <vTaskSwitchContext+0xb0>)
 800b124:	2200      	movs	r2, #0
 800b126:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b128:	4b25      	ldr	r3, [pc, #148]	; (800b1c0 <vTaskSwitchContext+0xb4>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	fab3 f383 	clz	r3, r3
 800b134:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b136:	7afb      	ldrb	r3, [r7, #11]
 800b138:	f1c3 031f 	rsb	r3, r3, #31
 800b13c:	617b      	str	r3, [r7, #20]
 800b13e:	4921      	ldr	r1, [pc, #132]	; (800b1c4 <vTaskSwitchContext+0xb8>)
 800b140:	697a      	ldr	r2, [r7, #20]
 800b142:	4613      	mov	r3, r2
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	4413      	add	r3, r2
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	440b      	add	r3, r1
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d10a      	bne.n	800b168 <vTaskSwitchContext+0x5c>
	__asm volatile
 800b152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b156:	f383 8811 	msr	BASEPRI, r3
 800b15a:	f3bf 8f6f 	isb	sy
 800b15e:	f3bf 8f4f 	dsb	sy
 800b162:	607b      	str	r3, [r7, #4]
}
 800b164:	bf00      	nop
 800b166:	e7fe      	b.n	800b166 <vTaskSwitchContext+0x5a>
 800b168:	697a      	ldr	r2, [r7, #20]
 800b16a:	4613      	mov	r3, r2
 800b16c:	009b      	lsls	r3, r3, #2
 800b16e:	4413      	add	r3, r2
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	4a14      	ldr	r2, [pc, #80]	; (800b1c4 <vTaskSwitchContext+0xb8>)
 800b174:	4413      	add	r3, r2
 800b176:	613b      	str	r3, [r7, #16]
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	685b      	ldr	r3, [r3, #4]
 800b17c:	685a      	ldr	r2, [r3, #4]
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	605a      	str	r2, [r3, #4]
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	685a      	ldr	r2, [r3, #4]
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	3308      	adds	r3, #8
 800b18a:	429a      	cmp	r2, r3
 800b18c:	d104      	bne.n	800b198 <vTaskSwitchContext+0x8c>
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	685b      	ldr	r3, [r3, #4]
 800b192:	685a      	ldr	r2, [r3, #4]
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	605a      	str	r2, [r3, #4]
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	68db      	ldr	r3, [r3, #12]
 800b19e:	4a0a      	ldr	r2, [pc, #40]	; (800b1c8 <vTaskSwitchContext+0xbc>)
 800b1a0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b1a2:	4b09      	ldr	r3, [pc, #36]	; (800b1c8 <vTaskSwitchContext+0xbc>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	334c      	adds	r3, #76	; 0x4c
 800b1a8:	4a08      	ldr	r2, [pc, #32]	; (800b1cc <vTaskSwitchContext+0xc0>)
 800b1aa:	6013      	str	r3, [r2, #0]
}
 800b1ac:	bf00      	nop
 800b1ae:	371c      	adds	r7, #28
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b6:	4770      	bx	lr
 800b1b8:	200014e0 	.word	0x200014e0
 800b1bc:	200014cc 	.word	0x200014cc
 800b1c0:	200014c0 	.word	0x200014c0
 800b1c4:	200013bc 	.word	0x200013bc
 800b1c8:	200013b8 	.word	0x200013b8
 800b1cc:	2000009c 	.word	0x2000009c

0800b1d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b084      	sub	sp, #16
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d10a      	bne.n	800b1f6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1e4:	f383 8811 	msr	BASEPRI, r3
 800b1e8:	f3bf 8f6f 	isb	sy
 800b1ec:	f3bf 8f4f 	dsb	sy
 800b1f0:	60fb      	str	r3, [r7, #12]
}
 800b1f2:	bf00      	nop
 800b1f4:	e7fe      	b.n	800b1f4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b1f6:	4b07      	ldr	r3, [pc, #28]	; (800b214 <vTaskPlaceOnEventList+0x44>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	3318      	adds	r3, #24
 800b1fc:	4619      	mov	r1, r3
 800b1fe:	6878      	ldr	r0, [r7, #4]
 800b200:	f7fe fdfd 	bl	8009dfe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b204:	2101      	movs	r1, #1
 800b206:	6838      	ldr	r0, [r7, #0]
 800b208:	f000 fbba 	bl	800b980 <prvAddCurrentTaskToDelayedList>
}
 800b20c:	bf00      	nop
 800b20e:	3710      	adds	r7, #16
 800b210:	46bd      	mov	sp, r7
 800b212:	bd80      	pop	{r7, pc}
 800b214:	200013b8 	.word	0x200013b8

0800b218 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b086      	sub	sp, #24
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	68db      	ldr	r3, [r3, #12]
 800b224:	68db      	ldr	r3, [r3, #12]
 800b226:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b228:	693b      	ldr	r3, [r7, #16]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d10a      	bne.n	800b244 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b232:	f383 8811 	msr	BASEPRI, r3
 800b236:	f3bf 8f6f 	isb	sy
 800b23a:	f3bf 8f4f 	dsb	sy
 800b23e:	60fb      	str	r3, [r7, #12]
}
 800b240:	bf00      	nop
 800b242:	e7fe      	b.n	800b242 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b244:	693b      	ldr	r3, [r7, #16]
 800b246:	3318      	adds	r3, #24
 800b248:	4618      	mov	r0, r3
 800b24a:	f7fe fe11 	bl	8009e70 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b24e:	4b1d      	ldr	r3, [pc, #116]	; (800b2c4 <xTaskRemoveFromEventList+0xac>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d11c      	bne.n	800b290 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b256:	693b      	ldr	r3, [r7, #16]
 800b258:	3304      	adds	r3, #4
 800b25a:	4618      	mov	r0, r3
 800b25c:	f7fe fe08 	bl	8009e70 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b260:	693b      	ldr	r3, [r7, #16]
 800b262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b264:	2201      	movs	r2, #1
 800b266:	409a      	lsls	r2, r3
 800b268:	4b17      	ldr	r3, [pc, #92]	; (800b2c8 <xTaskRemoveFromEventList+0xb0>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	4313      	orrs	r3, r2
 800b26e:	4a16      	ldr	r2, [pc, #88]	; (800b2c8 <xTaskRemoveFromEventList+0xb0>)
 800b270:	6013      	str	r3, [r2, #0]
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b276:	4613      	mov	r3, r2
 800b278:	009b      	lsls	r3, r3, #2
 800b27a:	4413      	add	r3, r2
 800b27c:	009b      	lsls	r3, r3, #2
 800b27e:	4a13      	ldr	r2, [pc, #76]	; (800b2cc <xTaskRemoveFromEventList+0xb4>)
 800b280:	441a      	add	r2, r3
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	3304      	adds	r3, #4
 800b286:	4619      	mov	r1, r3
 800b288:	4610      	mov	r0, r2
 800b28a:	f7fe fd94 	bl	8009db6 <vListInsertEnd>
 800b28e:	e005      	b.n	800b29c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	3318      	adds	r3, #24
 800b294:	4619      	mov	r1, r3
 800b296:	480e      	ldr	r0, [pc, #56]	; (800b2d0 <xTaskRemoveFromEventList+0xb8>)
 800b298:	f7fe fd8d 	bl	8009db6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2a0:	4b0c      	ldr	r3, [pc, #48]	; (800b2d4 <xTaskRemoveFromEventList+0xbc>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d905      	bls.n	800b2b6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b2ae:	4b0a      	ldr	r3, [pc, #40]	; (800b2d8 <xTaskRemoveFromEventList+0xc0>)
 800b2b0:	2201      	movs	r2, #1
 800b2b2:	601a      	str	r2, [r3, #0]
 800b2b4:	e001      	b.n	800b2ba <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b2ba:	697b      	ldr	r3, [r7, #20]
}
 800b2bc:	4618      	mov	r0, r3
 800b2be:	3718      	adds	r7, #24
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}
 800b2c4:	200014e0 	.word	0x200014e0
 800b2c8:	200014c0 	.word	0x200014c0
 800b2cc:	200013bc 	.word	0x200013bc
 800b2d0:	20001478 	.word	0x20001478
 800b2d4:	200013b8 	.word	0x200013b8
 800b2d8:	200014cc 	.word	0x200014cc

0800b2dc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b083      	sub	sp, #12
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b2e4:	4b06      	ldr	r3, [pc, #24]	; (800b300 <vTaskInternalSetTimeOutState+0x24>)
 800b2e6:	681a      	ldr	r2, [r3, #0]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b2ec:	4b05      	ldr	r3, [pc, #20]	; (800b304 <vTaskInternalSetTimeOutState+0x28>)
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	605a      	str	r2, [r3, #4]
}
 800b2f4:	bf00      	nop
 800b2f6:	370c      	adds	r7, #12
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fe:	4770      	bx	lr
 800b300:	200014d0 	.word	0x200014d0
 800b304:	200014bc 	.word	0x200014bc

0800b308 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b088      	sub	sp, #32
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
 800b310:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d10a      	bne.n	800b32e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b31c:	f383 8811 	msr	BASEPRI, r3
 800b320:	f3bf 8f6f 	isb	sy
 800b324:	f3bf 8f4f 	dsb	sy
 800b328:	613b      	str	r3, [r7, #16]
}
 800b32a:	bf00      	nop
 800b32c:	e7fe      	b.n	800b32c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d10a      	bne.n	800b34a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b338:	f383 8811 	msr	BASEPRI, r3
 800b33c:	f3bf 8f6f 	isb	sy
 800b340:	f3bf 8f4f 	dsb	sy
 800b344:	60fb      	str	r3, [r7, #12]
}
 800b346:	bf00      	nop
 800b348:	e7fe      	b.n	800b348 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b34a:	f000 fcab 	bl	800bca4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b34e:	4b1d      	ldr	r3, [pc, #116]	; (800b3c4 <xTaskCheckForTimeOut+0xbc>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	685b      	ldr	r3, [r3, #4]
 800b358:	69ba      	ldr	r2, [r7, #24]
 800b35a:	1ad3      	subs	r3, r2, r3
 800b35c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b366:	d102      	bne.n	800b36e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b368:	2300      	movs	r3, #0
 800b36a:	61fb      	str	r3, [r7, #28]
 800b36c:	e023      	b.n	800b3b6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681a      	ldr	r2, [r3, #0]
 800b372:	4b15      	ldr	r3, [pc, #84]	; (800b3c8 <xTaskCheckForTimeOut+0xc0>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	429a      	cmp	r2, r3
 800b378:	d007      	beq.n	800b38a <xTaskCheckForTimeOut+0x82>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	685b      	ldr	r3, [r3, #4]
 800b37e:	69ba      	ldr	r2, [r7, #24]
 800b380:	429a      	cmp	r2, r3
 800b382:	d302      	bcc.n	800b38a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b384:	2301      	movs	r3, #1
 800b386:	61fb      	str	r3, [r7, #28]
 800b388:	e015      	b.n	800b3b6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	697a      	ldr	r2, [r7, #20]
 800b390:	429a      	cmp	r2, r3
 800b392:	d20b      	bcs.n	800b3ac <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	681a      	ldr	r2, [r3, #0]
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	1ad2      	subs	r2, r2, r3
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f7ff ff9b 	bl	800b2dc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	61fb      	str	r3, [r7, #28]
 800b3aa:	e004      	b.n	800b3b6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b3b6:	f000 fca5 	bl	800bd04 <vPortExitCritical>

	return xReturn;
 800b3ba:	69fb      	ldr	r3, [r7, #28]
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3720      	adds	r7, #32
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}
 800b3c4:	200014bc 	.word	0x200014bc
 800b3c8:	200014d0 	.word	0x200014d0

0800b3cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b3d0:	4b03      	ldr	r3, [pc, #12]	; (800b3e0 <vTaskMissedYield+0x14>)
 800b3d2:	2201      	movs	r2, #1
 800b3d4:	601a      	str	r2, [r3, #0]
}
 800b3d6:	bf00      	nop
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3de:	4770      	bx	lr
 800b3e0:	200014cc 	.word	0x200014cc

0800b3e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b082      	sub	sp, #8
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b3ec:	f000 f852 	bl	800b494 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b3f0:	4b06      	ldr	r3, [pc, #24]	; (800b40c <prvIdleTask+0x28>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	2b01      	cmp	r3, #1
 800b3f6:	d9f9      	bls.n	800b3ec <prvIdleTask+0x8>
			{
				taskYIELD();
 800b3f8:	4b05      	ldr	r3, [pc, #20]	; (800b410 <prvIdleTask+0x2c>)
 800b3fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3fe:	601a      	str	r2, [r3, #0]
 800b400:	f3bf 8f4f 	dsb	sy
 800b404:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b408:	e7f0      	b.n	800b3ec <prvIdleTask+0x8>
 800b40a:	bf00      	nop
 800b40c:	200013bc 	.word	0x200013bc
 800b410:	e000ed04 	.word	0xe000ed04

0800b414 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b082      	sub	sp, #8
 800b418:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b41a:	2300      	movs	r3, #0
 800b41c:	607b      	str	r3, [r7, #4]
 800b41e:	e00c      	b.n	800b43a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	4613      	mov	r3, r2
 800b424:	009b      	lsls	r3, r3, #2
 800b426:	4413      	add	r3, r2
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	4a12      	ldr	r2, [pc, #72]	; (800b474 <prvInitialiseTaskLists+0x60>)
 800b42c:	4413      	add	r3, r2
 800b42e:	4618      	mov	r0, r3
 800b430:	f7fe fc94 	bl	8009d5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	3301      	adds	r3, #1
 800b438:	607b      	str	r3, [r7, #4]
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2b06      	cmp	r3, #6
 800b43e:	d9ef      	bls.n	800b420 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b440:	480d      	ldr	r0, [pc, #52]	; (800b478 <prvInitialiseTaskLists+0x64>)
 800b442:	f7fe fc8b 	bl	8009d5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b446:	480d      	ldr	r0, [pc, #52]	; (800b47c <prvInitialiseTaskLists+0x68>)
 800b448:	f7fe fc88 	bl	8009d5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b44c:	480c      	ldr	r0, [pc, #48]	; (800b480 <prvInitialiseTaskLists+0x6c>)
 800b44e:	f7fe fc85 	bl	8009d5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b452:	480c      	ldr	r0, [pc, #48]	; (800b484 <prvInitialiseTaskLists+0x70>)
 800b454:	f7fe fc82 	bl	8009d5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b458:	480b      	ldr	r0, [pc, #44]	; (800b488 <prvInitialiseTaskLists+0x74>)
 800b45a:	f7fe fc7f 	bl	8009d5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b45e:	4b0b      	ldr	r3, [pc, #44]	; (800b48c <prvInitialiseTaskLists+0x78>)
 800b460:	4a05      	ldr	r2, [pc, #20]	; (800b478 <prvInitialiseTaskLists+0x64>)
 800b462:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b464:	4b0a      	ldr	r3, [pc, #40]	; (800b490 <prvInitialiseTaskLists+0x7c>)
 800b466:	4a05      	ldr	r2, [pc, #20]	; (800b47c <prvInitialiseTaskLists+0x68>)
 800b468:	601a      	str	r2, [r3, #0]
}
 800b46a:	bf00      	nop
 800b46c:	3708      	adds	r7, #8
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}
 800b472:	bf00      	nop
 800b474:	200013bc 	.word	0x200013bc
 800b478:	20001448 	.word	0x20001448
 800b47c:	2000145c 	.word	0x2000145c
 800b480:	20001478 	.word	0x20001478
 800b484:	2000148c 	.word	0x2000148c
 800b488:	200014a4 	.word	0x200014a4
 800b48c:	20001470 	.word	0x20001470
 800b490:	20001474 	.word	0x20001474

0800b494 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b082      	sub	sp, #8
 800b498:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b49a:	e019      	b.n	800b4d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b49c:	f000 fc02 	bl	800bca4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4a0:	4b10      	ldr	r3, [pc, #64]	; (800b4e4 <prvCheckTasksWaitingTermination+0x50>)
 800b4a2:	68db      	ldr	r3, [r3, #12]
 800b4a4:	68db      	ldr	r3, [r3, #12]
 800b4a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	3304      	adds	r3, #4
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f7fe fcdf 	bl	8009e70 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b4b2:	4b0d      	ldr	r3, [pc, #52]	; (800b4e8 <prvCheckTasksWaitingTermination+0x54>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	4a0b      	ldr	r2, [pc, #44]	; (800b4e8 <prvCheckTasksWaitingTermination+0x54>)
 800b4ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b4bc:	4b0b      	ldr	r3, [pc, #44]	; (800b4ec <prvCheckTasksWaitingTermination+0x58>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	3b01      	subs	r3, #1
 800b4c2:	4a0a      	ldr	r2, [pc, #40]	; (800b4ec <prvCheckTasksWaitingTermination+0x58>)
 800b4c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b4c6:	f000 fc1d 	bl	800bd04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f000 f848 	bl	800b560 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b4d0:	4b06      	ldr	r3, [pc, #24]	; (800b4ec <prvCheckTasksWaitingTermination+0x58>)
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d1e1      	bne.n	800b49c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b4d8:	bf00      	nop
 800b4da:	bf00      	nop
 800b4dc:	3708      	adds	r7, #8
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}
 800b4e2:	bf00      	nop
 800b4e4:	2000148c 	.word	0x2000148c
 800b4e8:	200014b8 	.word	0x200014b8
 800b4ec:	200014a0 	.word	0x200014a0

0800b4f0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b085      	sub	sp, #20
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b4fc:	e005      	b.n	800b50a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	3301      	adds	r3, #1
 800b502:	607b      	str	r3, [r7, #4]
			ulCount++;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	3301      	adds	r3, #1
 800b508:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	781b      	ldrb	r3, [r3, #0]
 800b50e:	2ba5      	cmp	r3, #165	; 0xa5
 800b510:	d0f5      	beq.n	800b4fe <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	089b      	lsrs	r3, r3, #2
 800b516:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	b29b      	uxth	r3, r3
	}
 800b51c:	4618      	mov	r0, r3
 800b51e:	3714      	adds	r7, #20
 800b520:	46bd      	mov	sp, r7
 800b522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b526:	4770      	bx	lr

0800b528 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b086      	sub	sp, #24
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d102      	bne.n	800b53c <uxTaskGetStackHighWaterMark+0x14>
 800b536:	4b09      	ldr	r3, [pc, #36]	; (800b55c <uxTaskGetStackHighWaterMark+0x34>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	e000      	b.n	800b53e <uxTaskGetStackHighWaterMark+0x16>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800b540:	697b      	ldr	r3, [r7, #20]
 800b542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b544:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800b546:	6938      	ldr	r0, [r7, #16]
 800b548:	f7ff ffd2 	bl	800b4f0 <prvTaskCheckFreeStackSpace>
 800b54c:	4603      	mov	r3, r0
 800b54e:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800b550:	68fb      	ldr	r3, [r7, #12]
	}
 800b552:	4618      	mov	r0, r3
 800b554:	3718      	adds	r7, #24
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}
 800b55a:	bf00      	nop
 800b55c:	200013b8 	.word	0x200013b8

0800b560 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b560:	b580      	push	{r7, lr}
 800b562:	b084      	sub	sp, #16
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	334c      	adds	r3, #76	; 0x4c
 800b56c:	4618      	mov	r0, r3
 800b56e:	f001 fea1 	bl	800d2b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d108      	bne.n	800b58e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b580:	4618      	mov	r0, r3
 800b582:	f000 fd7d 	bl	800c080 <vPortFree>
				vPortFree( pxTCB );
 800b586:	6878      	ldr	r0, [r7, #4]
 800b588:	f000 fd7a 	bl	800c080 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b58c:	e018      	b.n	800b5c0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800b594:	2b01      	cmp	r3, #1
 800b596:	d103      	bne.n	800b5a0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 fd71 	bl	800c080 <vPortFree>
	}
 800b59e:	e00f      	b.n	800b5c0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800b5a6:	2b02      	cmp	r3, #2
 800b5a8:	d00a      	beq.n	800b5c0 <prvDeleteTCB+0x60>
	__asm volatile
 800b5aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ae:	f383 8811 	msr	BASEPRI, r3
 800b5b2:	f3bf 8f6f 	isb	sy
 800b5b6:	f3bf 8f4f 	dsb	sy
 800b5ba:	60fb      	str	r3, [r7, #12]
}
 800b5bc:	bf00      	nop
 800b5be:	e7fe      	b.n	800b5be <prvDeleteTCB+0x5e>
	}
 800b5c0:	bf00      	nop
 800b5c2:	3710      	adds	r7, #16
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}

0800b5c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b083      	sub	sp, #12
 800b5cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b5ce:	4b0c      	ldr	r3, [pc, #48]	; (800b600 <prvResetNextTaskUnblockTime+0x38>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d104      	bne.n	800b5e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b5d8:	4b0a      	ldr	r3, [pc, #40]	; (800b604 <prvResetNextTaskUnblockTime+0x3c>)
 800b5da:	f04f 32ff 	mov.w	r2, #4294967295
 800b5de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b5e0:	e008      	b.n	800b5f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5e2:	4b07      	ldr	r3, [pc, #28]	; (800b600 <prvResetNextTaskUnblockTime+0x38>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	68db      	ldr	r3, [r3, #12]
 800b5e8:	68db      	ldr	r3, [r3, #12]
 800b5ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	4a04      	ldr	r2, [pc, #16]	; (800b604 <prvResetNextTaskUnblockTime+0x3c>)
 800b5f2:	6013      	str	r3, [r2, #0]
}
 800b5f4:	bf00      	nop
 800b5f6:	370c      	adds	r7, #12
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fe:	4770      	bx	lr
 800b600:	20001470 	.word	0x20001470
 800b604:	200014d8 	.word	0x200014d8

0800b608 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b608:	b480      	push	{r7}
 800b60a:	b083      	sub	sp, #12
 800b60c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b60e:	4b0b      	ldr	r3, [pc, #44]	; (800b63c <xTaskGetSchedulerState+0x34>)
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d102      	bne.n	800b61c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b616:	2301      	movs	r3, #1
 800b618:	607b      	str	r3, [r7, #4]
 800b61a:	e008      	b.n	800b62e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b61c:	4b08      	ldr	r3, [pc, #32]	; (800b640 <xTaskGetSchedulerState+0x38>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d102      	bne.n	800b62a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b624:	2302      	movs	r3, #2
 800b626:	607b      	str	r3, [r7, #4]
 800b628:	e001      	b.n	800b62e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b62a:	2300      	movs	r3, #0
 800b62c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b62e:	687b      	ldr	r3, [r7, #4]
	}
 800b630:	4618      	mov	r0, r3
 800b632:	370c      	adds	r7, #12
 800b634:	46bd      	mov	sp, r7
 800b636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b63a:	4770      	bx	lr
 800b63c:	200014c4 	.word	0x200014c4
 800b640:	200014e0 	.word	0x200014e0

0800b644 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b644:	b580      	push	{r7, lr}
 800b646:	b084      	sub	sp, #16
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b650:	2300      	movs	r3, #0
 800b652:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d05e      	beq.n	800b718 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b65a:	68bb      	ldr	r3, [r7, #8]
 800b65c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b65e:	4b31      	ldr	r3, [pc, #196]	; (800b724 <xTaskPriorityInherit+0xe0>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b664:	429a      	cmp	r2, r3
 800b666:	d24e      	bcs.n	800b706 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	699b      	ldr	r3, [r3, #24]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	db06      	blt.n	800b67e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b670:	4b2c      	ldr	r3, [pc, #176]	; (800b724 <xTaskPriorityInherit+0xe0>)
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b676:	f1c3 0207 	rsb	r2, r3, #7
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	6959      	ldr	r1, [r3, #20]
 800b682:	68bb      	ldr	r3, [r7, #8]
 800b684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b686:	4613      	mov	r3, r2
 800b688:	009b      	lsls	r3, r3, #2
 800b68a:	4413      	add	r3, r2
 800b68c:	009b      	lsls	r3, r3, #2
 800b68e:	4a26      	ldr	r2, [pc, #152]	; (800b728 <xTaskPriorityInherit+0xe4>)
 800b690:	4413      	add	r3, r2
 800b692:	4299      	cmp	r1, r3
 800b694:	d12f      	bne.n	800b6f6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	3304      	adds	r3, #4
 800b69a:	4618      	mov	r0, r3
 800b69c:	f7fe fbe8 	bl	8009e70 <uxListRemove>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d10a      	bne.n	800b6bc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	fa02 f303 	lsl.w	r3, r2, r3
 800b6b0:	43da      	mvns	r2, r3
 800b6b2:	4b1e      	ldr	r3, [pc, #120]	; (800b72c <xTaskPriorityInherit+0xe8>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	4013      	ands	r3, r2
 800b6b8:	4a1c      	ldr	r2, [pc, #112]	; (800b72c <xTaskPriorityInherit+0xe8>)
 800b6ba:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b6bc:	4b19      	ldr	r3, [pc, #100]	; (800b724 <xTaskPriorityInherit+0xe0>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6c2:	68bb      	ldr	r3, [r7, #8]
 800b6c4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b6c6:	68bb      	ldr	r3, [r7, #8]
 800b6c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	409a      	lsls	r2, r3
 800b6ce:	4b17      	ldr	r3, [pc, #92]	; (800b72c <xTaskPriorityInherit+0xe8>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	4a15      	ldr	r2, [pc, #84]	; (800b72c <xTaskPriorityInherit+0xe8>)
 800b6d6:	6013      	str	r3, [r2, #0]
 800b6d8:	68bb      	ldr	r3, [r7, #8]
 800b6da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6dc:	4613      	mov	r3, r2
 800b6de:	009b      	lsls	r3, r3, #2
 800b6e0:	4413      	add	r3, r2
 800b6e2:	009b      	lsls	r3, r3, #2
 800b6e4:	4a10      	ldr	r2, [pc, #64]	; (800b728 <xTaskPriorityInherit+0xe4>)
 800b6e6:	441a      	add	r2, r3
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	3304      	adds	r3, #4
 800b6ec:	4619      	mov	r1, r3
 800b6ee:	4610      	mov	r0, r2
 800b6f0:	f7fe fb61 	bl	8009db6 <vListInsertEnd>
 800b6f4:	e004      	b.n	800b700 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b6f6:	4b0b      	ldr	r3, [pc, #44]	; (800b724 <xTaskPriorityInherit+0xe0>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6fc:	68bb      	ldr	r3, [r7, #8]
 800b6fe:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b700:	2301      	movs	r3, #1
 800b702:	60fb      	str	r3, [r7, #12]
 800b704:	e008      	b.n	800b718 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b70a:	4b06      	ldr	r3, [pc, #24]	; (800b724 <xTaskPriorityInherit+0xe0>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b710:	429a      	cmp	r2, r3
 800b712:	d201      	bcs.n	800b718 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b714:	2301      	movs	r3, #1
 800b716:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b718:	68fb      	ldr	r3, [r7, #12]
	}
 800b71a:	4618      	mov	r0, r3
 800b71c:	3710      	adds	r7, #16
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}
 800b722:	bf00      	nop
 800b724:	200013b8 	.word	0x200013b8
 800b728:	200013bc 	.word	0x200013bc
 800b72c:	200014c0 	.word	0x200014c0

0800b730 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b730:	b580      	push	{r7, lr}
 800b732:	b086      	sub	sp, #24
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b73c:	2300      	movs	r3, #0
 800b73e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d06e      	beq.n	800b824 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b746:	4b3a      	ldr	r3, [pc, #232]	; (800b830 <xTaskPriorityDisinherit+0x100>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	693a      	ldr	r2, [r7, #16]
 800b74c:	429a      	cmp	r2, r3
 800b74e:	d00a      	beq.n	800b766 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b754:	f383 8811 	msr	BASEPRI, r3
 800b758:	f3bf 8f6f 	isb	sy
 800b75c:	f3bf 8f4f 	dsb	sy
 800b760:	60fb      	str	r3, [r7, #12]
}
 800b762:	bf00      	nop
 800b764:	e7fe      	b.n	800b764 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b766:	693b      	ldr	r3, [r7, #16]
 800b768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d10a      	bne.n	800b784 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b772:	f383 8811 	msr	BASEPRI, r3
 800b776:	f3bf 8f6f 	isb	sy
 800b77a:	f3bf 8f4f 	dsb	sy
 800b77e:	60bb      	str	r3, [r7, #8]
}
 800b780:	bf00      	nop
 800b782:	e7fe      	b.n	800b782 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b784:	693b      	ldr	r3, [r7, #16]
 800b786:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b788:	1e5a      	subs	r2, r3, #1
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b796:	429a      	cmp	r2, r3
 800b798:	d044      	beq.n	800b824 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d140      	bne.n	800b824 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	3304      	adds	r3, #4
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f7fe fb62 	bl	8009e70 <uxListRemove>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d115      	bne.n	800b7de <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b7b2:	693b      	ldr	r3, [r7, #16]
 800b7b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7b6:	491f      	ldr	r1, [pc, #124]	; (800b834 <xTaskPriorityDisinherit+0x104>)
 800b7b8:	4613      	mov	r3, r2
 800b7ba:	009b      	lsls	r3, r3, #2
 800b7bc:	4413      	add	r3, r2
 800b7be:	009b      	lsls	r3, r3, #2
 800b7c0:	440b      	add	r3, r1
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d10a      	bne.n	800b7de <xTaskPriorityDisinherit+0xae>
 800b7c8:	693b      	ldr	r3, [r7, #16]
 800b7ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7cc:	2201      	movs	r2, #1
 800b7ce:	fa02 f303 	lsl.w	r3, r2, r3
 800b7d2:	43da      	mvns	r2, r3
 800b7d4:	4b18      	ldr	r3, [pc, #96]	; (800b838 <xTaskPriorityDisinherit+0x108>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	4013      	ands	r3, r2
 800b7da:	4a17      	ldr	r2, [pc, #92]	; (800b838 <xTaskPriorityDisinherit+0x108>)
 800b7dc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b7de:	693b      	ldr	r3, [r7, #16]
 800b7e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b7e2:	693b      	ldr	r3, [r7, #16]
 800b7e4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7ea:	f1c3 0207 	rsb	r2, r3, #7
 800b7ee:	693b      	ldr	r3, [r7, #16]
 800b7f0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b7f2:	693b      	ldr	r3, [r7, #16]
 800b7f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	409a      	lsls	r2, r3
 800b7fa:	4b0f      	ldr	r3, [pc, #60]	; (800b838 <xTaskPriorityDisinherit+0x108>)
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	4313      	orrs	r3, r2
 800b800:	4a0d      	ldr	r2, [pc, #52]	; (800b838 <xTaskPriorityDisinherit+0x108>)
 800b802:	6013      	str	r3, [r2, #0]
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b808:	4613      	mov	r3, r2
 800b80a:	009b      	lsls	r3, r3, #2
 800b80c:	4413      	add	r3, r2
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	4a08      	ldr	r2, [pc, #32]	; (800b834 <xTaskPriorityDisinherit+0x104>)
 800b812:	441a      	add	r2, r3
 800b814:	693b      	ldr	r3, [r7, #16]
 800b816:	3304      	adds	r3, #4
 800b818:	4619      	mov	r1, r3
 800b81a:	4610      	mov	r0, r2
 800b81c:	f7fe facb 	bl	8009db6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b820:	2301      	movs	r3, #1
 800b822:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b824:	697b      	ldr	r3, [r7, #20]
	}
 800b826:	4618      	mov	r0, r3
 800b828:	3718      	adds	r7, #24
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}
 800b82e:	bf00      	nop
 800b830:	200013b8 	.word	0x200013b8
 800b834:	200013bc 	.word	0x200013bc
 800b838:	200014c0 	.word	0x200014c0

0800b83c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b088      	sub	sp, #32
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
 800b844:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b84a:	2301      	movs	r3, #1
 800b84c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d077      	beq.n	800b944 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b854:	69bb      	ldr	r3, [r7, #24]
 800b856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d10a      	bne.n	800b872 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800b85c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b860:	f383 8811 	msr	BASEPRI, r3
 800b864:	f3bf 8f6f 	isb	sy
 800b868:	f3bf 8f4f 	dsb	sy
 800b86c:	60fb      	str	r3, [r7, #12]
}
 800b86e:	bf00      	nop
 800b870:	e7fe      	b.n	800b870 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b872:	69bb      	ldr	r3, [r7, #24]
 800b874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b876:	683a      	ldr	r2, [r7, #0]
 800b878:	429a      	cmp	r2, r3
 800b87a:	d902      	bls.n	800b882 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	61fb      	str	r3, [r7, #28]
 800b880:	e002      	b.n	800b888 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b882:	69bb      	ldr	r3, [r7, #24]
 800b884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b886:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b888:	69bb      	ldr	r3, [r7, #24]
 800b88a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b88c:	69fa      	ldr	r2, [r7, #28]
 800b88e:	429a      	cmp	r2, r3
 800b890:	d058      	beq.n	800b944 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b892:	69bb      	ldr	r3, [r7, #24]
 800b894:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b896:	697a      	ldr	r2, [r7, #20]
 800b898:	429a      	cmp	r2, r3
 800b89a:	d153      	bne.n	800b944 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b89c:	4b2b      	ldr	r3, [pc, #172]	; (800b94c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	69ba      	ldr	r2, [r7, #24]
 800b8a2:	429a      	cmp	r2, r3
 800b8a4:	d10a      	bne.n	800b8bc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800b8a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8aa:	f383 8811 	msr	BASEPRI, r3
 800b8ae:	f3bf 8f6f 	isb	sy
 800b8b2:	f3bf 8f4f 	dsb	sy
 800b8b6:	60bb      	str	r3, [r7, #8]
}
 800b8b8:	bf00      	nop
 800b8ba:	e7fe      	b.n	800b8ba <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b8bc:	69bb      	ldr	r3, [r7, #24]
 800b8be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8c0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b8c2:	69bb      	ldr	r3, [r7, #24]
 800b8c4:	69fa      	ldr	r2, [r7, #28]
 800b8c6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b8c8:	69bb      	ldr	r3, [r7, #24]
 800b8ca:	699b      	ldr	r3, [r3, #24]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	db04      	blt.n	800b8da <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8d0:	69fb      	ldr	r3, [r7, #28]
 800b8d2:	f1c3 0207 	rsb	r2, r3, #7
 800b8d6:	69bb      	ldr	r3, [r7, #24]
 800b8d8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b8da:	69bb      	ldr	r3, [r7, #24]
 800b8dc:	6959      	ldr	r1, [r3, #20]
 800b8de:	693a      	ldr	r2, [r7, #16]
 800b8e0:	4613      	mov	r3, r2
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	4413      	add	r3, r2
 800b8e6:	009b      	lsls	r3, r3, #2
 800b8e8:	4a19      	ldr	r2, [pc, #100]	; (800b950 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b8ea:	4413      	add	r3, r2
 800b8ec:	4299      	cmp	r1, r3
 800b8ee:	d129      	bne.n	800b944 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8f0:	69bb      	ldr	r3, [r7, #24]
 800b8f2:	3304      	adds	r3, #4
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	f7fe fabb 	bl	8009e70 <uxListRemove>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d10a      	bne.n	800b916 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b900:	69bb      	ldr	r3, [r7, #24]
 800b902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b904:	2201      	movs	r2, #1
 800b906:	fa02 f303 	lsl.w	r3, r2, r3
 800b90a:	43da      	mvns	r2, r3
 800b90c:	4b11      	ldr	r3, [pc, #68]	; (800b954 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	4013      	ands	r3, r2
 800b912:	4a10      	ldr	r2, [pc, #64]	; (800b954 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b914:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b916:	69bb      	ldr	r3, [r7, #24]
 800b918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b91a:	2201      	movs	r2, #1
 800b91c:	409a      	lsls	r2, r3
 800b91e:	4b0d      	ldr	r3, [pc, #52]	; (800b954 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	4313      	orrs	r3, r2
 800b924:	4a0b      	ldr	r2, [pc, #44]	; (800b954 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b926:	6013      	str	r3, [r2, #0]
 800b928:	69bb      	ldr	r3, [r7, #24]
 800b92a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b92c:	4613      	mov	r3, r2
 800b92e:	009b      	lsls	r3, r3, #2
 800b930:	4413      	add	r3, r2
 800b932:	009b      	lsls	r3, r3, #2
 800b934:	4a06      	ldr	r2, [pc, #24]	; (800b950 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b936:	441a      	add	r2, r3
 800b938:	69bb      	ldr	r3, [r7, #24]
 800b93a:	3304      	adds	r3, #4
 800b93c:	4619      	mov	r1, r3
 800b93e:	4610      	mov	r0, r2
 800b940:	f7fe fa39 	bl	8009db6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b944:	bf00      	nop
 800b946:	3720      	adds	r7, #32
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}
 800b94c:	200013b8 	.word	0x200013b8
 800b950:	200013bc 	.word	0x200013bc
 800b954:	200014c0 	.word	0x200014c0

0800b958 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b958:	b480      	push	{r7}
 800b95a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b95c:	4b07      	ldr	r3, [pc, #28]	; (800b97c <pvTaskIncrementMutexHeldCount+0x24>)
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d004      	beq.n	800b96e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b964:	4b05      	ldr	r3, [pc, #20]	; (800b97c <pvTaskIncrementMutexHeldCount+0x24>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b96a:	3201      	adds	r2, #1
 800b96c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800b96e:	4b03      	ldr	r3, [pc, #12]	; (800b97c <pvTaskIncrementMutexHeldCount+0x24>)
 800b970:	681b      	ldr	r3, [r3, #0]
	}
 800b972:	4618      	mov	r0, r3
 800b974:	46bd      	mov	sp, r7
 800b976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97a:	4770      	bx	lr
 800b97c:	200013b8 	.word	0x200013b8

0800b980 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b084      	sub	sp, #16
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
 800b988:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b98a:	4b29      	ldr	r3, [pc, #164]	; (800ba30 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b990:	4b28      	ldr	r3, [pc, #160]	; (800ba34 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	3304      	adds	r3, #4
 800b996:	4618      	mov	r0, r3
 800b998:	f7fe fa6a 	bl	8009e70 <uxListRemove>
 800b99c:	4603      	mov	r3, r0
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d10b      	bne.n	800b9ba <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b9a2:	4b24      	ldr	r3, [pc, #144]	; (800ba34 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9a8:	2201      	movs	r2, #1
 800b9aa:	fa02 f303 	lsl.w	r3, r2, r3
 800b9ae:	43da      	mvns	r2, r3
 800b9b0:	4b21      	ldr	r3, [pc, #132]	; (800ba38 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4013      	ands	r3, r2
 800b9b6:	4a20      	ldr	r2, [pc, #128]	; (800ba38 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b9b8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9c0:	d10a      	bne.n	800b9d8 <prvAddCurrentTaskToDelayedList+0x58>
 800b9c2:	683b      	ldr	r3, [r7, #0]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d007      	beq.n	800b9d8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b9c8:	4b1a      	ldr	r3, [pc, #104]	; (800ba34 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	3304      	adds	r3, #4
 800b9ce:	4619      	mov	r1, r3
 800b9d0:	481a      	ldr	r0, [pc, #104]	; (800ba3c <prvAddCurrentTaskToDelayedList+0xbc>)
 800b9d2:	f7fe f9f0 	bl	8009db6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b9d6:	e026      	b.n	800ba26 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b9d8:	68fa      	ldr	r2, [r7, #12]
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	4413      	add	r3, r2
 800b9de:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b9e0:	4b14      	ldr	r3, [pc, #80]	; (800ba34 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	68ba      	ldr	r2, [r7, #8]
 800b9e6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b9e8:	68ba      	ldr	r2, [r7, #8]
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	429a      	cmp	r2, r3
 800b9ee:	d209      	bcs.n	800ba04 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b9f0:	4b13      	ldr	r3, [pc, #76]	; (800ba40 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b9f2:	681a      	ldr	r2, [r3, #0]
 800b9f4:	4b0f      	ldr	r3, [pc, #60]	; (800ba34 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	3304      	adds	r3, #4
 800b9fa:	4619      	mov	r1, r3
 800b9fc:	4610      	mov	r0, r2
 800b9fe:	f7fe f9fe 	bl	8009dfe <vListInsert>
}
 800ba02:	e010      	b.n	800ba26 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba04:	4b0f      	ldr	r3, [pc, #60]	; (800ba44 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ba06:	681a      	ldr	r2, [r3, #0]
 800ba08:	4b0a      	ldr	r3, [pc, #40]	; (800ba34 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	3304      	adds	r3, #4
 800ba0e:	4619      	mov	r1, r3
 800ba10:	4610      	mov	r0, r2
 800ba12:	f7fe f9f4 	bl	8009dfe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ba16:	4b0c      	ldr	r3, [pc, #48]	; (800ba48 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	68ba      	ldr	r2, [r7, #8]
 800ba1c:	429a      	cmp	r2, r3
 800ba1e:	d202      	bcs.n	800ba26 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ba20:	4a09      	ldr	r2, [pc, #36]	; (800ba48 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ba22:	68bb      	ldr	r3, [r7, #8]
 800ba24:	6013      	str	r3, [r2, #0]
}
 800ba26:	bf00      	nop
 800ba28:	3710      	adds	r7, #16
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd80      	pop	{r7, pc}
 800ba2e:	bf00      	nop
 800ba30:	200014bc 	.word	0x200014bc
 800ba34:	200013b8 	.word	0x200013b8
 800ba38:	200014c0 	.word	0x200014c0
 800ba3c:	200014a4 	.word	0x200014a4
 800ba40:	20001474 	.word	0x20001474
 800ba44:	20001470 	.word	0x20001470
 800ba48:	200014d8 	.word	0x200014d8

0800ba4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	b085      	sub	sp, #20
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	60f8      	str	r0, [r7, #12]
 800ba54:	60b9      	str	r1, [r7, #8]
 800ba56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	3b04      	subs	r3, #4
 800ba5c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ba64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	3b04      	subs	r3, #4
 800ba6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	f023 0201 	bic.w	r2, r3, #1
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	3b04      	subs	r3, #4
 800ba7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ba7c:	4a0c      	ldr	r2, [pc, #48]	; (800bab0 <pxPortInitialiseStack+0x64>)
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	3b14      	subs	r3, #20
 800ba86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ba88:	687a      	ldr	r2, [r7, #4]
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	3b04      	subs	r3, #4
 800ba92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	f06f 0202 	mvn.w	r2, #2
 800ba9a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	3b20      	subs	r3, #32
 800baa0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800baa2:	68fb      	ldr	r3, [r7, #12]
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	3714      	adds	r7, #20
 800baa8:	46bd      	mov	sp, r7
 800baaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baae:	4770      	bx	lr
 800bab0:	0800bab5 	.word	0x0800bab5

0800bab4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bab4:	b480      	push	{r7}
 800bab6:	b085      	sub	sp, #20
 800bab8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800baba:	2300      	movs	r3, #0
 800babc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800babe:	4b12      	ldr	r3, [pc, #72]	; (800bb08 <prvTaskExitError+0x54>)
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bac6:	d00a      	beq.n	800bade <prvTaskExitError+0x2a>
	__asm volatile
 800bac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bacc:	f383 8811 	msr	BASEPRI, r3
 800bad0:	f3bf 8f6f 	isb	sy
 800bad4:	f3bf 8f4f 	dsb	sy
 800bad8:	60fb      	str	r3, [r7, #12]
}
 800bada:	bf00      	nop
 800badc:	e7fe      	b.n	800badc <prvTaskExitError+0x28>
	__asm volatile
 800bade:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bae2:	f383 8811 	msr	BASEPRI, r3
 800bae6:	f3bf 8f6f 	isb	sy
 800baea:	f3bf 8f4f 	dsb	sy
 800baee:	60bb      	str	r3, [r7, #8]
}
 800baf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800baf2:	bf00      	nop
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d0fc      	beq.n	800baf4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bafa:	bf00      	nop
 800bafc:	bf00      	nop
 800bafe:	3714      	adds	r7, #20
 800bb00:	46bd      	mov	sp, r7
 800bb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb06:	4770      	bx	lr
 800bb08:	20000040 	.word	0x20000040
 800bb0c:	00000000 	.word	0x00000000

0800bb10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bb10:	4b07      	ldr	r3, [pc, #28]	; (800bb30 <pxCurrentTCBConst2>)
 800bb12:	6819      	ldr	r1, [r3, #0]
 800bb14:	6808      	ldr	r0, [r1, #0]
 800bb16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb1a:	f380 8809 	msr	PSP, r0
 800bb1e:	f3bf 8f6f 	isb	sy
 800bb22:	f04f 0000 	mov.w	r0, #0
 800bb26:	f380 8811 	msr	BASEPRI, r0
 800bb2a:	4770      	bx	lr
 800bb2c:	f3af 8000 	nop.w

0800bb30 <pxCurrentTCBConst2>:
 800bb30:	200013b8 	.word	0x200013b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bb34:	bf00      	nop
 800bb36:	bf00      	nop

0800bb38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bb38:	4808      	ldr	r0, [pc, #32]	; (800bb5c <prvPortStartFirstTask+0x24>)
 800bb3a:	6800      	ldr	r0, [r0, #0]
 800bb3c:	6800      	ldr	r0, [r0, #0]
 800bb3e:	f380 8808 	msr	MSP, r0
 800bb42:	f04f 0000 	mov.w	r0, #0
 800bb46:	f380 8814 	msr	CONTROL, r0
 800bb4a:	b662      	cpsie	i
 800bb4c:	b661      	cpsie	f
 800bb4e:	f3bf 8f4f 	dsb	sy
 800bb52:	f3bf 8f6f 	isb	sy
 800bb56:	df00      	svc	0
 800bb58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bb5a:	bf00      	nop
 800bb5c:	e000ed08 	.word	0xe000ed08

0800bb60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b086      	sub	sp, #24
 800bb64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bb66:	4b46      	ldr	r3, [pc, #280]	; (800bc80 <xPortStartScheduler+0x120>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	4a46      	ldr	r2, [pc, #280]	; (800bc84 <xPortStartScheduler+0x124>)
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	d10a      	bne.n	800bb86 <xPortStartScheduler+0x26>
	__asm volatile
 800bb70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb74:	f383 8811 	msr	BASEPRI, r3
 800bb78:	f3bf 8f6f 	isb	sy
 800bb7c:	f3bf 8f4f 	dsb	sy
 800bb80:	613b      	str	r3, [r7, #16]
}
 800bb82:	bf00      	nop
 800bb84:	e7fe      	b.n	800bb84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bb86:	4b3e      	ldr	r3, [pc, #248]	; (800bc80 <xPortStartScheduler+0x120>)
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	4a3f      	ldr	r2, [pc, #252]	; (800bc88 <xPortStartScheduler+0x128>)
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	d10a      	bne.n	800bba6 <xPortStartScheduler+0x46>
	__asm volatile
 800bb90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb94:	f383 8811 	msr	BASEPRI, r3
 800bb98:	f3bf 8f6f 	isb	sy
 800bb9c:	f3bf 8f4f 	dsb	sy
 800bba0:	60fb      	str	r3, [r7, #12]
}
 800bba2:	bf00      	nop
 800bba4:	e7fe      	b.n	800bba4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bba6:	4b39      	ldr	r3, [pc, #228]	; (800bc8c <xPortStartScheduler+0x12c>)
 800bba8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bbaa:	697b      	ldr	r3, [r7, #20]
 800bbac:	781b      	ldrb	r3, [r3, #0]
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bbb2:	697b      	ldr	r3, [r7, #20]
 800bbb4:	22ff      	movs	r2, #255	; 0xff
 800bbb6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	781b      	ldrb	r3, [r3, #0]
 800bbbc:	b2db      	uxtb	r3, r3
 800bbbe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bbc0:	78fb      	ldrb	r3, [r7, #3]
 800bbc2:	b2db      	uxtb	r3, r3
 800bbc4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bbc8:	b2da      	uxtb	r2, r3
 800bbca:	4b31      	ldr	r3, [pc, #196]	; (800bc90 <xPortStartScheduler+0x130>)
 800bbcc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bbce:	4b31      	ldr	r3, [pc, #196]	; (800bc94 <xPortStartScheduler+0x134>)
 800bbd0:	2207      	movs	r2, #7
 800bbd2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bbd4:	e009      	b.n	800bbea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bbd6:	4b2f      	ldr	r3, [pc, #188]	; (800bc94 <xPortStartScheduler+0x134>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	3b01      	subs	r3, #1
 800bbdc:	4a2d      	ldr	r2, [pc, #180]	; (800bc94 <xPortStartScheduler+0x134>)
 800bbde:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bbe0:	78fb      	ldrb	r3, [r7, #3]
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	005b      	lsls	r3, r3, #1
 800bbe6:	b2db      	uxtb	r3, r3
 800bbe8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bbea:	78fb      	ldrb	r3, [r7, #3]
 800bbec:	b2db      	uxtb	r3, r3
 800bbee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbf2:	2b80      	cmp	r3, #128	; 0x80
 800bbf4:	d0ef      	beq.n	800bbd6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bbf6:	4b27      	ldr	r3, [pc, #156]	; (800bc94 <xPortStartScheduler+0x134>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	f1c3 0307 	rsb	r3, r3, #7
 800bbfe:	2b04      	cmp	r3, #4
 800bc00:	d00a      	beq.n	800bc18 <xPortStartScheduler+0xb8>
	__asm volatile
 800bc02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc06:	f383 8811 	msr	BASEPRI, r3
 800bc0a:	f3bf 8f6f 	isb	sy
 800bc0e:	f3bf 8f4f 	dsb	sy
 800bc12:	60bb      	str	r3, [r7, #8]
}
 800bc14:	bf00      	nop
 800bc16:	e7fe      	b.n	800bc16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bc18:	4b1e      	ldr	r3, [pc, #120]	; (800bc94 <xPortStartScheduler+0x134>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	021b      	lsls	r3, r3, #8
 800bc1e:	4a1d      	ldr	r2, [pc, #116]	; (800bc94 <xPortStartScheduler+0x134>)
 800bc20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bc22:	4b1c      	ldr	r3, [pc, #112]	; (800bc94 <xPortStartScheduler+0x134>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bc2a:	4a1a      	ldr	r2, [pc, #104]	; (800bc94 <xPortStartScheduler+0x134>)
 800bc2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	b2da      	uxtb	r2, r3
 800bc32:	697b      	ldr	r3, [r7, #20]
 800bc34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bc36:	4b18      	ldr	r3, [pc, #96]	; (800bc98 <xPortStartScheduler+0x138>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	4a17      	ldr	r2, [pc, #92]	; (800bc98 <xPortStartScheduler+0x138>)
 800bc3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bc40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bc42:	4b15      	ldr	r3, [pc, #84]	; (800bc98 <xPortStartScheduler+0x138>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	4a14      	ldr	r2, [pc, #80]	; (800bc98 <xPortStartScheduler+0x138>)
 800bc48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bc4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bc4e:	f000 f8dd 	bl	800be0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bc52:	4b12      	ldr	r3, [pc, #72]	; (800bc9c <xPortStartScheduler+0x13c>)
 800bc54:	2200      	movs	r2, #0
 800bc56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bc58:	f000 f8fc 	bl	800be54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bc5c:	4b10      	ldr	r3, [pc, #64]	; (800bca0 <xPortStartScheduler+0x140>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	4a0f      	ldr	r2, [pc, #60]	; (800bca0 <xPortStartScheduler+0x140>)
 800bc62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bc66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bc68:	f7ff ff66 	bl	800bb38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bc6c:	f7ff fa4e 	bl	800b10c <vTaskSwitchContext>
	prvTaskExitError();
 800bc70:	f7ff ff20 	bl	800bab4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bc74:	2300      	movs	r3, #0
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	3718      	adds	r7, #24
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	bd80      	pop	{r7, pc}
 800bc7e:	bf00      	nop
 800bc80:	e000ed00 	.word	0xe000ed00
 800bc84:	410fc271 	.word	0x410fc271
 800bc88:	410fc270 	.word	0x410fc270
 800bc8c:	e000e400 	.word	0xe000e400
 800bc90:	200014e4 	.word	0x200014e4
 800bc94:	200014e8 	.word	0x200014e8
 800bc98:	e000ed20 	.word	0xe000ed20
 800bc9c:	20000040 	.word	0x20000040
 800bca0:	e000ef34 	.word	0xe000ef34

0800bca4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bca4:	b480      	push	{r7}
 800bca6:	b083      	sub	sp, #12
 800bca8:	af00      	add	r7, sp, #0
	__asm volatile
 800bcaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcae:	f383 8811 	msr	BASEPRI, r3
 800bcb2:	f3bf 8f6f 	isb	sy
 800bcb6:	f3bf 8f4f 	dsb	sy
 800bcba:	607b      	str	r3, [r7, #4]
}
 800bcbc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bcbe:	4b0f      	ldr	r3, [pc, #60]	; (800bcfc <vPortEnterCritical+0x58>)
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	3301      	adds	r3, #1
 800bcc4:	4a0d      	ldr	r2, [pc, #52]	; (800bcfc <vPortEnterCritical+0x58>)
 800bcc6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bcc8:	4b0c      	ldr	r3, [pc, #48]	; (800bcfc <vPortEnterCritical+0x58>)
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	2b01      	cmp	r3, #1
 800bcce:	d10f      	bne.n	800bcf0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bcd0:	4b0b      	ldr	r3, [pc, #44]	; (800bd00 <vPortEnterCritical+0x5c>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	b2db      	uxtb	r3, r3
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d00a      	beq.n	800bcf0 <vPortEnterCritical+0x4c>
	__asm volatile
 800bcda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcde:	f383 8811 	msr	BASEPRI, r3
 800bce2:	f3bf 8f6f 	isb	sy
 800bce6:	f3bf 8f4f 	dsb	sy
 800bcea:	603b      	str	r3, [r7, #0]
}
 800bcec:	bf00      	nop
 800bcee:	e7fe      	b.n	800bcee <vPortEnterCritical+0x4a>
	}
}
 800bcf0:	bf00      	nop
 800bcf2:	370c      	adds	r7, #12
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfa:	4770      	bx	lr
 800bcfc:	20000040 	.word	0x20000040
 800bd00:	e000ed04 	.word	0xe000ed04

0800bd04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bd04:	b480      	push	{r7}
 800bd06:	b083      	sub	sp, #12
 800bd08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bd0a:	4b12      	ldr	r3, [pc, #72]	; (800bd54 <vPortExitCritical+0x50>)
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d10a      	bne.n	800bd28 <vPortExitCritical+0x24>
	__asm volatile
 800bd12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd16:	f383 8811 	msr	BASEPRI, r3
 800bd1a:	f3bf 8f6f 	isb	sy
 800bd1e:	f3bf 8f4f 	dsb	sy
 800bd22:	607b      	str	r3, [r7, #4]
}
 800bd24:	bf00      	nop
 800bd26:	e7fe      	b.n	800bd26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bd28:	4b0a      	ldr	r3, [pc, #40]	; (800bd54 <vPortExitCritical+0x50>)
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	3b01      	subs	r3, #1
 800bd2e:	4a09      	ldr	r2, [pc, #36]	; (800bd54 <vPortExitCritical+0x50>)
 800bd30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bd32:	4b08      	ldr	r3, [pc, #32]	; (800bd54 <vPortExitCritical+0x50>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d105      	bne.n	800bd46 <vPortExitCritical+0x42>
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	f383 8811 	msr	BASEPRI, r3
}
 800bd44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bd46:	bf00      	nop
 800bd48:	370c      	adds	r7, #12
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd50:	4770      	bx	lr
 800bd52:	bf00      	nop
 800bd54:	20000040 	.word	0x20000040
	...

0800bd60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bd60:	f3ef 8009 	mrs	r0, PSP
 800bd64:	f3bf 8f6f 	isb	sy
 800bd68:	4b15      	ldr	r3, [pc, #84]	; (800bdc0 <pxCurrentTCBConst>)
 800bd6a:	681a      	ldr	r2, [r3, #0]
 800bd6c:	f01e 0f10 	tst.w	lr, #16
 800bd70:	bf08      	it	eq
 800bd72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bd76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd7a:	6010      	str	r0, [r2, #0]
 800bd7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bd80:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bd84:	f380 8811 	msr	BASEPRI, r0
 800bd88:	f3bf 8f4f 	dsb	sy
 800bd8c:	f3bf 8f6f 	isb	sy
 800bd90:	f7ff f9bc 	bl	800b10c <vTaskSwitchContext>
 800bd94:	f04f 0000 	mov.w	r0, #0
 800bd98:	f380 8811 	msr	BASEPRI, r0
 800bd9c:	bc09      	pop	{r0, r3}
 800bd9e:	6819      	ldr	r1, [r3, #0]
 800bda0:	6808      	ldr	r0, [r1, #0]
 800bda2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bda6:	f01e 0f10 	tst.w	lr, #16
 800bdaa:	bf08      	it	eq
 800bdac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bdb0:	f380 8809 	msr	PSP, r0
 800bdb4:	f3bf 8f6f 	isb	sy
 800bdb8:	4770      	bx	lr
 800bdba:	bf00      	nop
 800bdbc:	f3af 8000 	nop.w

0800bdc0 <pxCurrentTCBConst>:
 800bdc0:	200013b8 	.word	0x200013b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bdc4:	bf00      	nop
 800bdc6:	bf00      	nop

0800bdc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b082      	sub	sp, #8
 800bdcc:	af00      	add	r7, sp, #0
	__asm volatile
 800bdce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd2:	f383 8811 	msr	BASEPRI, r3
 800bdd6:	f3bf 8f6f 	isb	sy
 800bdda:	f3bf 8f4f 	dsb	sy
 800bdde:	607b      	str	r3, [r7, #4]
}
 800bde0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bde2:	f7ff f8db 	bl	800af9c <xTaskIncrementTick>
 800bde6:	4603      	mov	r3, r0
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d003      	beq.n	800bdf4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bdec:	4b06      	ldr	r3, [pc, #24]	; (800be08 <SysTick_Handler+0x40>)
 800bdee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdf2:	601a      	str	r2, [r3, #0]
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	f383 8811 	msr	BASEPRI, r3
}
 800bdfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800be00:	bf00      	nop
 800be02:	3708      	adds	r7, #8
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}
 800be08:	e000ed04 	.word	0xe000ed04

0800be0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800be0c:	b480      	push	{r7}
 800be0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800be10:	4b0b      	ldr	r3, [pc, #44]	; (800be40 <vPortSetupTimerInterrupt+0x34>)
 800be12:	2200      	movs	r2, #0
 800be14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800be16:	4b0b      	ldr	r3, [pc, #44]	; (800be44 <vPortSetupTimerInterrupt+0x38>)
 800be18:	2200      	movs	r2, #0
 800be1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800be1c:	4b0a      	ldr	r3, [pc, #40]	; (800be48 <vPortSetupTimerInterrupt+0x3c>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4a0a      	ldr	r2, [pc, #40]	; (800be4c <vPortSetupTimerInterrupt+0x40>)
 800be22:	fba2 2303 	umull	r2, r3, r2, r3
 800be26:	099b      	lsrs	r3, r3, #6
 800be28:	4a09      	ldr	r2, [pc, #36]	; (800be50 <vPortSetupTimerInterrupt+0x44>)
 800be2a:	3b01      	subs	r3, #1
 800be2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800be2e:	4b04      	ldr	r3, [pc, #16]	; (800be40 <vPortSetupTimerInterrupt+0x34>)
 800be30:	2207      	movs	r2, #7
 800be32:	601a      	str	r2, [r3, #0]
}
 800be34:	bf00      	nop
 800be36:	46bd      	mov	sp, r7
 800be38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3c:	4770      	bx	lr
 800be3e:	bf00      	nop
 800be40:	e000e010 	.word	0xe000e010
 800be44:	e000e018 	.word	0xe000e018
 800be48:	20000034 	.word	0x20000034
 800be4c:	10624dd3 	.word	0x10624dd3
 800be50:	e000e014 	.word	0xe000e014

0800be54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800be54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800be64 <vPortEnableVFP+0x10>
 800be58:	6801      	ldr	r1, [r0, #0]
 800be5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800be5e:	6001      	str	r1, [r0, #0]
 800be60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800be62:	bf00      	nop
 800be64:	e000ed88 	.word	0xe000ed88

0800be68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800be68:	b480      	push	{r7}
 800be6a:	b085      	sub	sp, #20
 800be6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800be6e:	f3ef 8305 	mrs	r3, IPSR
 800be72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	2b0f      	cmp	r3, #15
 800be78:	d914      	bls.n	800bea4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800be7a:	4a17      	ldr	r2, [pc, #92]	; (800bed8 <vPortValidateInterruptPriority+0x70>)
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	4413      	add	r3, r2
 800be80:	781b      	ldrb	r3, [r3, #0]
 800be82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800be84:	4b15      	ldr	r3, [pc, #84]	; (800bedc <vPortValidateInterruptPriority+0x74>)
 800be86:	781b      	ldrb	r3, [r3, #0]
 800be88:	7afa      	ldrb	r2, [r7, #11]
 800be8a:	429a      	cmp	r2, r3
 800be8c:	d20a      	bcs.n	800bea4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800be8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be92:	f383 8811 	msr	BASEPRI, r3
 800be96:	f3bf 8f6f 	isb	sy
 800be9a:	f3bf 8f4f 	dsb	sy
 800be9e:	607b      	str	r3, [r7, #4]
}
 800bea0:	bf00      	nop
 800bea2:	e7fe      	b.n	800bea2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bea4:	4b0e      	ldr	r3, [pc, #56]	; (800bee0 <vPortValidateInterruptPriority+0x78>)
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800beac:	4b0d      	ldr	r3, [pc, #52]	; (800bee4 <vPortValidateInterruptPriority+0x7c>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	429a      	cmp	r2, r3
 800beb2:	d90a      	bls.n	800beca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800beb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb8:	f383 8811 	msr	BASEPRI, r3
 800bebc:	f3bf 8f6f 	isb	sy
 800bec0:	f3bf 8f4f 	dsb	sy
 800bec4:	603b      	str	r3, [r7, #0]
}
 800bec6:	bf00      	nop
 800bec8:	e7fe      	b.n	800bec8 <vPortValidateInterruptPriority+0x60>
	}
 800beca:	bf00      	nop
 800becc:	3714      	adds	r7, #20
 800bece:	46bd      	mov	sp, r7
 800bed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed4:	4770      	bx	lr
 800bed6:	bf00      	nop
 800bed8:	e000e3f0 	.word	0xe000e3f0
 800bedc:	200014e4 	.word	0x200014e4
 800bee0:	e000ed0c 	.word	0xe000ed0c
 800bee4:	200014e8 	.word	0x200014e8

0800bee8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b08a      	sub	sp, #40	; 0x28
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bef0:	2300      	movs	r3, #0
 800bef2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bef4:	f7fe ff98 	bl	800ae28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bef8:	4b5b      	ldr	r3, [pc, #364]	; (800c068 <pvPortMalloc+0x180>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d101      	bne.n	800bf04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bf00:	f000 f920 	bl	800c144 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bf04:	4b59      	ldr	r3, [pc, #356]	; (800c06c <pvPortMalloc+0x184>)
 800bf06:	681a      	ldr	r2, [r3, #0]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	4013      	ands	r3, r2
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	f040 8093 	bne.w	800c038 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d01d      	beq.n	800bf54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bf18:	2208      	movs	r2, #8
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	4413      	add	r3, r2
 800bf1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f003 0307 	and.w	r3, r3, #7
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d014      	beq.n	800bf54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	f023 0307 	bic.w	r3, r3, #7
 800bf30:	3308      	adds	r3, #8
 800bf32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f003 0307 	and.w	r3, r3, #7
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d00a      	beq.n	800bf54 <pvPortMalloc+0x6c>
	__asm volatile
 800bf3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf42:	f383 8811 	msr	BASEPRI, r3
 800bf46:	f3bf 8f6f 	isb	sy
 800bf4a:	f3bf 8f4f 	dsb	sy
 800bf4e:	617b      	str	r3, [r7, #20]
}
 800bf50:	bf00      	nop
 800bf52:	e7fe      	b.n	800bf52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d06e      	beq.n	800c038 <pvPortMalloc+0x150>
 800bf5a:	4b45      	ldr	r3, [pc, #276]	; (800c070 <pvPortMalloc+0x188>)
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	687a      	ldr	r2, [r7, #4]
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d869      	bhi.n	800c038 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bf64:	4b43      	ldr	r3, [pc, #268]	; (800c074 <pvPortMalloc+0x18c>)
 800bf66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bf68:	4b42      	ldr	r3, [pc, #264]	; (800c074 <pvPortMalloc+0x18c>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bf6e:	e004      	b.n	800bf7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bf70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bf74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bf7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf7c:	685b      	ldr	r3, [r3, #4]
 800bf7e:	687a      	ldr	r2, [r7, #4]
 800bf80:	429a      	cmp	r2, r3
 800bf82:	d903      	bls.n	800bf8c <pvPortMalloc+0xa4>
 800bf84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d1f1      	bne.n	800bf70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bf8c:	4b36      	ldr	r3, [pc, #216]	; (800c068 <pvPortMalloc+0x180>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf92:	429a      	cmp	r2, r3
 800bf94:	d050      	beq.n	800c038 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bf96:	6a3b      	ldr	r3, [r7, #32]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	2208      	movs	r2, #8
 800bf9c:	4413      	add	r3, r2
 800bf9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bfa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfa2:	681a      	ldr	r2, [r3, #0]
 800bfa4:	6a3b      	ldr	r3, [r7, #32]
 800bfa6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bfa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfaa:	685a      	ldr	r2, [r3, #4]
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	1ad2      	subs	r2, r2, r3
 800bfb0:	2308      	movs	r3, #8
 800bfb2:	005b      	lsls	r3, r3, #1
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d91f      	bls.n	800bff8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bfb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	4413      	add	r3, r2
 800bfbe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bfc0:	69bb      	ldr	r3, [r7, #24]
 800bfc2:	f003 0307 	and.w	r3, r3, #7
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d00a      	beq.n	800bfe0 <pvPortMalloc+0xf8>
	__asm volatile
 800bfca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfce:	f383 8811 	msr	BASEPRI, r3
 800bfd2:	f3bf 8f6f 	isb	sy
 800bfd6:	f3bf 8f4f 	dsb	sy
 800bfda:	613b      	str	r3, [r7, #16]
}
 800bfdc:	bf00      	nop
 800bfde:	e7fe      	b.n	800bfde <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bfe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfe2:	685a      	ldr	r2, [r3, #4]
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	1ad2      	subs	r2, r2, r3
 800bfe8:	69bb      	ldr	r3, [r7, #24]
 800bfea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bfec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfee:	687a      	ldr	r2, [r7, #4]
 800bff0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bff2:	69b8      	ldr	r0, [r7, #24]
 800bff4:	f000 f908 	bl	800c208 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bff8:	4b1d      	ldr	r3, [pc, #116]	; (800c070 <pvPortMalloc+0x188>)
 800bffa:	681a      	ldr	r2, [r3, #0]
 800bffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bffe:	685b      	ldr	r3, [r3, #4]
 800c000:	1ad3      	subs	r3, r2, r3
 800c002:	4a1b      	ldr	r2, [pc, #108]	; (800c070 <pvPortMalloc+0x188>)
 800c004:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c006:	4b1a      	ldr	r3, [pc, #104]	; (800c070 <pvPortMalloc+0x188>)
 800c008:	681a      	ldr	r2, [r3, #0]
 800c00a:	4b1b      	ldr	r3, [pc, #108]	; (800c078 <pvPortMalloc+0x190>)
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	429a      	cmp	r2, r3
 800c010:	d203      	bcs.n	800c01a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c012:	4b17      	ldr	r3, [pc, #92]	; (800c070 <pvPortMalloc+0x188>)
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	4a18      	ldr	r2, [pc, #96]	; (800c078 <pvPortMalloc+0x190>)
 800c018:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c01a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c01c:	685a      	ldr	r2, [r3, #4]
 800c01e:	4b13      	ldr	r3, [pc, #76]	; (800c06c <pvPortMalloc+0x184>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	431a      	orrs	r2, r3
 800c024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c026:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c02a:	2200      	movs	r2, #0
 800c02c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c02e:	4b13      	ldr	r3, [pc, #76]	; (800c07c <pvPortMalloc+0x194>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	3301      	adds	r3, #1
 800c034:	4a11      	ldr	r2, [pc, #68]	; (800c07c <pvPortMalloc+0x194>)
 800c036:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c038:	f7fe ff04 	bl	800ae44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c03c:	69fb      	ldr	r3, [r7, #28]
 800c03e:	f003 0307 	and.w	r3, r3, #7
 800c042:	2b00      	cmp	r3, #0
 800c044:	d00a      	beq.n	800c05c <pvPortMalloc+0x174>
	__asm volatile
 800c046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c04a:	f383 8811 	msr	BASEPRI, r3
 800c04e:	f3bf 8f6f 	isb	sy
 800c052:	f3bf 8f4f 	dsb	sy
 800c056:	60fb      	str	r3, [r7, #12]
}
 800c058:	bf00      	nop
 800c05a:	e7fe      	b.n	800c05a <pvPortMalloc+0x172>
	return pvReturn;
 800c05c:	69fb      	ldr	r3, [r7, #28]
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3728      	adds	r7, #40	; 0x28
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}
 800c066:	bf00      	nop
 800c068:	20008a24 	.word	0x20008a24
 800c06c:	20008a38 	.word	0x20008a38
 800c070:	20008a28 	.word	0x20008a28
 800c074:	20008a1c 	.word	0x20008a1c
 800c078:	20008a2c 	.word	0x20008a2c
 800c07c:	20008a30 	.word	0x20008a30

0800c080 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b086      	sub	sp, #24
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d04d      	beq.n	800c12e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c092:	2308      	movs	r3, #8
 800c094:	425b      	negs	r3, r3
 800c096:	697a      	ldr	r2, [r7, #20]
 800c098:	4413      	add	r3, r2
 800c09a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	685a      	ldr	r2, [r3, #4]
 800c0a4:	4b24      	ldr	r3, [pc, #144]	; (800c138 <vPortFree+0xb8>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	4013      	ands	r3, r2
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d10a      	bne.n	800c0c4 <vPortFree+0x44>
	__asm volatile
 800c0ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0b2:	f383 8811 	msr	BASEPRI, r3
 800c0b6:	f3bf 8f6f 	isb	sy
 800c0ba:	f3bf 8f4f 	dsb	sy
 800c0be:	60fb      	str	r3, [r7, #12]
}
 800c0c0:	bf00      	nop
 800c0c2:	e7fe      	b.n	800c0c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c0c4:	693b      	ldr	r3, [r7, #16]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d00a      	beq.n	800c0e2 <vPortFree+0x62>
	__asm volatile
 800c0cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0d0:	f383 8811 	msr	BASEPRI, r3
 800c0d4:	f3bf 8f6f 	isb	sy
 800c0d8:	f3bf 8f4f 	dsb	sy
 800c0dc:	60bb      	str	r3, [r7, #8]
}
 800c0de:	bf00      	nop
 800c0e0:	e7fe      	b.n	800c0e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c0e2:	693b      	ldr	r3, [r7, #16]
 800c0e4:	685a      	ldr	r2, [r3, #4]
 800c0e6:	4b14      	ldr	r3, [pc, #80]	; (800c138 <vPortFree+0xb8>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	4013      	ands	r3, r2
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d01e      	beq.n	800c12e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c0f0:	693b      	ldr	r3, [r7, #16]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d11a      	bne.n	800c12e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c0f8:	693b      	ldr	r3, [r7, #16]
 800c0fa:	685a      	ldr	r2, [r3, #4]
 800c0fc:	4b0e      	ldr	r3, [pc, #56]	; (800c138 <vPortFree+0xb8>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	43db      	mvns	r3, r3
 800c102:	401a      	ands	r2, r3
 800c104:	693b      	ldr	r3, [r7, #16]
 800c106:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c108:	f7fe fe8e 	bl	800ae28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c10c:	693b      	ldr	r3, [r7, #16]
 800c10e:	685a      	ldr	r2, [r3, #4]
 800c110:	4b0a      	ldr	r3, [pc, #40]	; (800c13c <vPortFree+0xbc>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	4413      	add	r3, r2
 800c116:	4a09      	ldr	r2, [pc, #36]	; (800c13c <vPortFree+0xbc>)
 800c118:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c11a:	6938      	ldr	r0, [r7, #16]
 800c11c:	f000 f874 	bl	800c208 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c120:	4b07      	ldr	r3, [pc, #28]	; (800c140 <vPortFree+0xc0>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	3301      	adds	r3, #1
 800c126:	4a06      	ldr	r2, [pc, #24]	; (800c140 <vPortFree+0xc0>)
 800c128:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c12a:	f7fe fe8b 	bl	800ae44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c12e:	bf00      	nop
 800c130:	3718      	adds	r7, #24
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}
 800c136:	bf00      	nop
 800c138:	20008a38 	.word	0x20008a38
 800c13c:	20008a28 	.word	0x20008a28
 800c140:	20008a34 	.word	0x20008a34

0800c144 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c144:	b480      	push	{r7}
 800c146:	b085      	sub	sp, #20
 800c148:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c14a:	f247 5330 	movw	r3, #30000	; 0x7530
 800c14e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c150:	4b27      	ldr	r3, [pc, #156]	; (800c1f0 <prvHeapInit+0xac>)
 800c152:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	f003 0307 	and.w	r3, r3, #7
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d00c      	beq.n	800c178 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	3307      	adds	r3, #7
 800c162:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	f023 0307 	bic.w	r3, r3, #7
 800c16a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c16c:	68ba      	ldr	r2, [r7, #8]
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	1ad3      	subs	r3, r2, r3
 800c172:	4a1f      	ldr	r2, [pc, #124]	; (800c1f0 <prvHeapInit+0xac>)
 800c174:	4413      	add	r3, r2
 800c176:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c17c:	4a1d      	ldr	r2, [pc, #116]	; (800c1f4 <prvHeapInit+0xb0>)
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c182:	4b1c      	ldr	r3, [pc, #112]	; (800c1f4 <prvHeapInit+0xb0>)
 800c184:	2200      	movs	r2, #0
 800c186:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	68ba      	ldr	r2, [r7, #8]
 800c18c:	4413      	add	r3, r2
 800c18e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c190:	2208      	movs	r2, #8
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	1a9b      	subs	r3, r3, r2
 800c196:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	f023 0307 	bic.w	r3, r3, #7
 800c19e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	4a15      	ldr	r2, [pc, #84]	; (800c1f8 <prvHeapInit+0xb4>)
 800c1a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c1a6:	4b14      	ldr	r3, [pc, #80]	; (800c1f8 <prvHeapInit+0xb4>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c1ae:	4b12      	ldr	r3, [pc, #72]	; (800c1f8 <prvHeapInit+0xb4>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	68fa      	ldr	r2, [r7, #12]
 800c1be:	1ad2      	subs	r2, r2, r3
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c1c4:	4b0c      	ldr	r3, [pc, #48]	; (800c1f8 <prvHeapInit+0xb4>)
 800c1c6:	681a      	ldr	r2, [r3, #0]
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	685b      	ldr	r3, [r3, #4]
 800c1d0:	4a0a      	ldr	r2, [pc, #40]	; (800c1fc <prvHeapInit+0xb8>)
 800c1d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	685b      	ldr	r3, [r3, #4]
 800c1d8:	4a09      	ldr	r2, [pc, #36]	; (800c200 <prvHeapInit+0xbc>)
 800c1da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c1dc:	4b09      	ldr	r3, [pc, #36]	; (800c204 <prvHeapInit+0xc0>)
 800c1de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c1e2:	601a      	str	r2, [r3, #0]
}
 800c1e4:	bf00      	nop
 800c1e6:	3714      	adds	r7, #20
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ee:	4770      	bx	lr
 800c1f0:	200014ec 	.word	0x200014ec
 800c1f4:	20008a1c 	.word	0x20008a1c
 800c1f8:	20008a24 	.word	0x20008a24
 800c1fc:	20008a2c 	.word	0x20008a2c
 800c200:	20008a28 	.word	0x20008a28
 800c204:	20008a38 	.word	0x20008a38

0800c208 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c208:	b480      	push	{r7}
 800c20a:	b085      	sub	sp, #20
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c210:	4b28      	ldr	r3, [pc, #160]	; (800c2b4 <prvInsertBlockIntoFreeList+0xac>)
 800c212:	60fb      	str	r3, [r7, #12]
 800c214:	e002      	b.n	800c21c <prvInsertBlockIntoFreeList+0x14>
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	60fb      	str	r3, [r7, #12]
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	687a      	ldr	r2, [r7, #4]
 800c222:	429a      	cmp	r2, r3
 800c224:	d8f7      	bhi.n	800c216 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	685b      	ldr	r3, [r3, #4]
 800c22e:	68ba      	ldr	r2, [r7, #8]
 800c230:	4413      	add	r3, r2
 800c232:	687a      	ldr	r2, [r7, #4]
 800c234:	429a      	cmp	r2, r3
 800c236:	d108      	bne.n	800c24a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	685a      	ldr	r2, [r3, #4]
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	685b      	ldr	r3, [r3, #4]
 800c240:	441a      	add	r2, r3
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	685b      	ldr	r3, [r3, #4]
 800c252:	68ba      	ldr	r2, [r7, #8]
 800c254:	441a      	add	r2, r3
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	429a      	cmp	r2, r3
 800c25c:	d118      	bne.n	800c290 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	681a      	ldr	r2, [r3, #0]
 800c262:	4b15      	ldr	r3, [pc, #84]	; (800c2b8 <prvInsertBlockIntoFreeList+0xb0>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	429a      	cmp	r2, r3
 800c268:	d00d      	beq.n	800c286 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	685a      	ldr	r2, [r3, #4]
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	685b      	ldr	r3, [r3, #4]
 800c274:	441a      	add	r2, r3
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	681a      	ldr	r2, [r3, #0]
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	601a      	str	r2, [r3, #0]
 800c284:	e008      	b.n	800c298 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c286:	4b0c      	ldr	r3, [pc, #48]	; (800c2b8 <prvInsertBlockIntoFreeList+0xb0>)
 800c288:	681a      	ldr	r2, [r3, #0]
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	601a      	str	r2, [r3, #0]
 800c28e:	e003      	b.n	800c298 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	681a      	ldr	r2, [r3, #0]
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c298:	68fa      	ldr	r2, [r7, #12]
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	429a      	cmp	r2, r3
 800c29e:	d002      	beq.n	800c2a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	687a      	ldr	r2, [r7, #4]
 800c2a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c2a6:	bf00      	nop
 800c2a8:	3714      	adds	r7, #20
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b0:	4770      	bx	lr
 800c2b2:	bf00      	nop
 800c2b4:	20008a1c 	.word	0x20008a1c
 800c2b8:	20008a24 	.word	0x20008a24

0800c2bc <__cvt>:
 800c2bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2c0:	ec55 4b10 	vmov	r4, r5, d0
 800c2c4:	2d00      	cmp	r5, #0
 800c2c6:	460e      	mov	r6, r1
 800c2c8:	4619      	mov	r1, r3
 800c2ca:	462b      	mov	r3, r5
 800c2cc:	bfbb      	ittet	lt
 800c2ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c2d2:	461d      	movlt	r5, r3
 800c2d4:	2300      	movge	r3, #0
 800c2d6:	232d      	movlt	r3, #45	; 0x2d
 800c2d8:	700b      	strb	r3, [r1, #0]
 800c2da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c2e0:	4691      	mov	r9, r2
 800c2e2:	f023 0820 	bic.w	r8, r3, #32
 800c2e6:	bfbc      	itt	lt
 800c2e8:	4622      	movlt	r2, r4
 800c2ea:	4614      	movlt	r4, r2
 800c2ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c2f0:	d005      	beq.n	800c2fe <__cvt+0x42>
 800c2f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c2f6:	d100      	bne.n	800c2fa <__cvt+0x3e>
 800c2f8:	3601      	adds	r6, #1
 800c2fa:	2102      	movs	r1, #2
 800c2fc:	e000      	b.n	800c300 <__cvt+0x44>
 800c2fe:	2103      	movs	r1, #3
 800c300:	ab03      	add	r3, sp, #12
 800c302:	9301      	str	r3, [sp, #4]
 800c304:	ab02      	add	r3, sp, #8
 800c306:	9300      	str	r3, [sp, #0]
 800c308:	ec45 4b10 	vmov	d0, r4, r5
 800c30c:	4653      	mov	r3, sl
 800c30e:	4632      	mov	r2, r6
 800c310:	f001 f92e 	bl	800d570 <_dtoa_r>
 800c314:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c318:	4607      	mov	r7, r0
 800c31a:	d102      	bne.n	800c322 <__cvt+0x66>
 800c31c:	f019 0f01 	tst.w	r9, #1
 800c320:	d022      	beq.n	800c368 <__cvt+0xac>
 800c322:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c326:	eb07 0906 	add.w	r9, r7, r6
 800c32a:	d110      	bne.n	800c34e <__cvt+0x92>
 800c32c:	783b      	ldrb	r3, [r7, #0]
 800c32e:	2b30      	cmp	r3, #48	; 0x30
 800c330:	d10a      	bne.n	800c348 <__cvt+0x8c>
 800c332:	2200      	movs	r2, #0
 800c334:	2300      	movs	r3, #0
 800c336:	4620      	mov	r0, r4
 800c338:	4629      	mov	r1, r5
 800c33a:	f7f4 fbc5 	bl	8000ac8 <__aeabi_dcmpeq>
 800c33e:	b918      	cbnz	r0, 800c348 <__cvt+0x8c>
 800c340:	f1c6 0601 	rsb	r6, r6, #1
 800c344:	f8ca 6000 	str.w	r6, [sl]
 800c348:	f8da 3000 	ldr.w	r3, [sl]
 800c34c:	4499      	add	r9, r3
 800c34e:	2200      	movs	r2, #0
 800c350:	2300      	movs	r3, #0
 800c352:	4620      	mov	r0, r4
 800c354:	4629      	mov	r1, r5
 800c356:	f7f4 fbb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c35a:	b108      	cbz	r0, 800c360 <__cvt+0xa4>
 800c35c:	f8cd 900c 	str.w	r9, [sp, #12]
 800c360:	2230      	movs	r2, #48	; 0x30
 800c362:	9b03      	ldr	r3, [sp, #12]
 800c364:	454b      	cmp	r3, r9
 800c366:	d307      	bcc.n	800c378 <__cvt+0xbc>
 800c368:	9b03      	ldr	r3, [sp, #12]
 800c36a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c36c:	1bdb      	subs	r3, r3, r7
 800c36e:	4638      	mov	r0, r7
 800c370:	6013      	str	r3, [r2, #0]
 800c372:	b004      	add	sp, #16
 800c374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c378:	1c59      	adds	r1, r3, #1
 800c37a:	9103      	str	r1, [sp, #12]
 800c37c:	701a      	strb	r2, [r3, #0]
 800c37e:	e7f0      	b.n	800c362 <__cvt+0xa6>

0800c380 <__exponent>:
 800c380:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c382:	4603      	mov	r3, r0
 800c384:	2900      	cmp	r1, #0
 800c386:	bfb8      	it	lt
 800c388:	4249      	neglt	r1, r1
 800c38a:	f803 2b02 	strb.w	r2, [r3], #2
 800c38e:	bfb4      	ite	lt
 800c390:	222d      	movlt	r2, #45	; 0x2d
 800c392:	222b      	movge	r2, #43	; 0x2b
 800c394:	2909      	cmp	r1, #9
 800c396:	7042      	strb	r2, [r0, #1]
 800c398:	dd2a      	ble.n	800c3f0 <__exponent+0x70>
 800c39a:	f10d 0207 	add.w	r2, sp, #7
 800c39e:	4617      	mov	r7, r2
 800c3a0:	260a      	movs	r6, #10
 800c3a2:	4694      	mov	ip, r2
 800c3a4:	fb91 f5f6 	sdiv	r5, r1, r6
 800c3a8:	fb06 1415 	mls	r4, r6, r5, r1
 800c3ac:	3430      	adds	r4, #48	; 0x30
 800c3ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800c3b2:	460c      	mov	r4, r1
 800c3b4:	2c63      	cmp	r4, #99	; 0x63
 800c3b6:	f102 32ff 	add.w	r2, r2, #4294967295
 800c3ba:	4629      	mov	r1, r5
 800c3bc:	dcf1      	bgt.n	800c3a2 <__exponent+0x22>
 800c3be:	3130      	adds	r1, #48	; 0x30
 800c3c0:	f1ac 0402 	sub.w	r4, ip, #2
 800c3c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c3c8:	1c41      	adds	r1, r0, #1
 800c3ca:	4622      	mov	r2, r4
 800c3cc:	42ba      	cmp	r2, r7
 800c3ce:	d30a      	bcc.n	800c3e6 <__exponent+0x66>
 800c3d0:	f10d 0209 	add.w	r2, sp, #9
 800c3d4:	eba2 020c 	sub.w	r2, r2, ip
 800c3d8:	42bc      	cmp	r4, r7
 800c3da:	bf88      	it	hi
 800c3dc:	2200      	movhi	r2, #0
 800c3de:	4413      	add	r3, r2
 800c3e0:	1a18      	subs	r0, r3, r0
 800c3e2:	b003      	add	sp, #12
 800c3e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c3e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c3ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 800c3ee:	e7ed      	b.n	800c3cc <__exponent+0x4c>
 800c3f0:	2330      	movs	r3, #48	; 0x30
 800c3f2:	3130      	adds	r1, #48	; 0x30
 800c3f4:	7083      	strb	r3, [r0, #2]
 800c3f6:	70c1      	strb	r1, [r0, #3]
 800c3f8:	1d03      	adds	r3, r0, #4
 800c3fa:	e7f1      	b.n	800c3e0 <__exponent+0x60>

0800c3fc <_printf_float>:
 800c3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c400:	ed2d 8b02 	vpush	{d8}
 800c404:	b08d      	sub	sp, #52	; 0x34
 800c406:	460c      	mov	r4, r1
 800c408:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c40c:	4616      	mov	r6, r2
 800c40e:	461f      	mov	r7, r3
 800c410:	4605      	mov	r5, r0
 800c412:	f000 ff3b 	bl	800d28c <_localeconv_r>
 800c416:	f8d0 a000 	ldr.w	sl, [r0]
 800c41a:	4650      	mov	r0, sl
 800c41c:	f7f3 ff28 	bl	8000270 <strlen>
 800c420:	2300      	movs	r3, #0
 800c422:	930a      	str	r3, [sp, #40]	; 0x28
 800c424:	6823      	ldr	r3, [r4, #0]
 800c426:	9305      	str	r3, [sp, #20]
 800c428:	f8d8 3000 	ldr.w	r3, [r8]
 800c42c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c430:	3307      	adds	r3, #7
 800c432:	f023 0307 	bic.w	r3, r3, #7
 800c436:	f103 0208 	add.w	r2, r3, #8
 800c43a:	f8c8 2000 	str.w	r2, [r8]
 800c43e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c442:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c446:	9307      	str	r3, [sp, #28]
 800c448:	f8cd 8018 	str.w	r8, [sp, #24]
 800c44c:	ee08 0a10 	vmov	s16, r0
 800c450:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800c454:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c458:	4b9e      	ldr	r3, [pc, #632]	; (800c6d4 <_printf_float+0x2d8>)
 800c45a:	f04f 32ff 	mov.w	r2, #4294967295
 800c45e:	f7f4 fb65 	bl	8000b2c <__aeabi_dcmpun>
 800c462:	bb88      	cbnz	r0, 800c4c8 <_printf_float+0xcc>
 800c464:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c468:	4b9a      	ldr	r3, [pc, #616]	; (800c6d4 <_printf_float+0x2d8>)
 800c46a:	f04f 32ff 	mov.w	r2, #4294967295
 800c46e:	f7f4 fb3f 	bl	8000af0 <__aeabi_dcmple>
 800c472:	bb48      	cbnz	r0, 800c4c8 <_printf_float+0xcc>
 800c474:	2200      	movs	r2, #0
 800c476:	2300      	movs	r3, #0
 800c478:	4640      	mov	r0, r8
 800c47a:	4649      	mov	r1, r9
 800c47c:	f7f4 fb2e 	bl	8000adc <__aeabi_dcmplt>
 800c480:	b110      	cbz	r0, 800c488 <_printf_float+0x8c>
 800c482:	232d      	movs	r3, #45	; 0x2d
 800c484:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c488:	4a93      	ldr	r2, [pc, #588]	; (800c6d8 <_printf_float+0x2dc>)
 800c48a:	4b94      	ldr	r3, [pc, #592]	; (800c6dc <_printf_float+0x2e0>)
 800c48c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c490:	bf94      	ite	ls
 800c492:	4690      	movls	r8, r2
 800c494:	4698      	movhi	r8, r3
 800c496:	2303      	movs	r3, #3
 800c498:	6123      	str	r3, [r4, #16]
 800c49a:	9b05      	ldr	r3, [sp, #20]
 800c49c:	f023 0304 	bic.w	r3, r3, #4
 800c4a0:	6023      	str	r3, [r4, #0]
 800c4a2:	f04f 0900 	mov.w	r9, #0
 800c4a6:	9700      	str	r7, [sp, #0]
 800c4a8:	4633      	mov	r3, r6
 800c4aa:	aa0b      	add	r2, sp, #44	; 0x2c
 800c4ac:	4621      	mov	r1, r4
 800c4ae:	4628      	mov	r0, r5
 800c4b0:	f000 f9da 	bl	800c868 <_printf_common>
 800c4b4:	3001      	adds	r0, #1
 800c4b6:	f040 8090 	bne.w	800c5da <_printf_float+0x1de>
 800c4ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c4be:	b00d      	add	sp, #52	; 0x34
 800c4c0:	ecbd 8b02 	vpop	{d8}
 800c4c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4c8:	4642      	mov	r2, r8
 800c4ca:	464b      	mov	r3, r9
 800c4cc:	4640      	mov	r0, r8
 800c4ce:	4649      	mov	r1, r9
 800c4d0:	f7f4 fb2c 	bl	8000b2c <__aeabi_dcmpun>
 800c4d4:	b140      	cbz	r0, 800c4e8 <_printf_float+0xec>
 800c4d6:	464b      	mov	r3, r9
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	bfbc      	itt	lt
 800c4dc:	232d      	movlt	r3, #45	; 0x2d
 800c4de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c4e2:	4a7f      	ldr	r2, [pc, #508]	; (800c6e0 <_printf_float+0x2e4>)
 800c4e4:	4b7f      	ldr	r3, [pc, #508]	; (800c6e4 <_printf_float+0x2e8>)
 800c4e6:	e7d1      	b.n	800c48c <_printf_float+0x90>
 800c4e8:	6863      	ldr	r3, [r4, #4]
 800c4ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c4ee:	9206      	str	r2, [sp, #24]
 800c4f0:	1c5a      	adds	r2, r3, #1
 800c4f2:	d13f      	bne.n	800c574 <_printf_float+0x178>
 800c4f4:	2306      	movs	r3, #6
 800c4f6:	6063      	str	r3, [r4, #4]
 800c4f8:	9b05      	ldr	r3, [sp, #20]
 800c4fa:	6861      	ldr	r1, [r4, #4]
 800c4fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c500:	2300      	movs	r3, #0
 800c502:	9303      	str	r3, [sp, #12]
 800c504:	ab0a      	add	r3, sp, #40	; 0x28
 800c506:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c50a:	ab09      	add	r3, sp, #36	; 0x24
 800c50c:	ec49 8b10 	vmov	d0, r8, r9
 800c510:	9300      	str	r3, [sp, #0]
 800c512:	6022      	str	r2, [r4, #0]
 800c514:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c518:	4628      	mov	r0, r5
 800c51a:	f7ff fecf 	bl	800c2bc <__cvt>
 800c51e:	9b06      	ldr	r3, [sp, #24]
 800c520:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c522:	2b47      	cmp	r3, #71	; 0x47
 800c524:	4680      	mov	r8, r0
 800c526:	d108      	bne.n	800c53a <_printf_float+0x13e>
 800c528:	1cc8      	adds	r0, r1, #3
 800c52a:	db02      	blt.n	800c532 <_printf_float+0x136>
 800c52c:	6863      	ldr	r3, [r4, #4]
 800c52e:	4299      	cmp	r1, r3
 800c530:	dd41      	ble.n	800c5b6 <_printf_float+0x1ba>
 800c532:	f1ab 0302 	sub.w	r3, fp, #2
 800c536:	fa5f fb83 	uxtb.w	fp, r3
 800c53a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c53e:	d820      	bhi.n	800c582 <_printf_float+0x186>
 800c540:	3901      	subs	r1, #1
 800c542:	465a      	mov	r2, fp
 800c544:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c548:	9109      	str	r1, [sp, #36]	; 0x24
 800c54a:	f7ff ff19 	bl	800c380 <__exponent>
 800c54e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c550:	1813      	adds	r3, r2, r0
 800c552:	2a01      	cmp	r2, #1
 800c554:	4681      	mov	r9, r0
 800c556:	6123      	str	r3, [r4, #16]
 800c558:	dc02      	bgt.n	800c560 <_printf_float+0x164>
 800c55a:	6822      	ldr	r2, [r4, #0]
 800c55c:	07d2      	lsls	r2, r2, #31
 800c55e:	d501      	bpl.n	800c564 <_printf_float+0x168>
 800c560:	3301      	adds	r3, #1
 800c562:	6123      	str	r3, [r4, #16]
 800c564:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d09c      	beq.n	800c4a6 <_printf_float+0xaa>
 800c56c:	232d      	movs	r3, #45	; 0x2d
 800c56e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c572:	e798      	b.n	800c4a6 <_printf_float+0xaa>
 800c574:	9a06      	ldr	r2, [sp, #24]
 800c576:	2a47      	cmp	r2, #71	; 0x47
 800c578:	d1be      	bne.n	800c4f8 <_printf_float+0xfc>
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d1bc      	bne.n	800c4f8 <_printf_float+0xfc>
 800c57e:	2301      	movs	r3, #1
 800c580:	e7b9      	b.n	800c4f6 <_printf_float+0xfa>
 800c582:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c586:	d118      	bne.n	800c5ba <_printf_float+0x1be>
 800c588:	2900      	cmp	r1, #0
 800c58a:	6863      	ldr	r3, [r4, #4]
 800c58c:	dd0b      	ble.n	800c5a6 <_printf_float+0x1aa>
 800c58e:	6121      	str	r1, [r4, #16]
 800c590:	b913      	cbnz	r3, 800c598 <_printf_float+0x19c>
 800c592:	6822      	ldr	r2, [r4, #0]
 800c594:	07d0      	lsls	r0, r2, #31
 800c596:	d502      	bpl.n	800c59e <_printf_float+0x1a2>
 800c598:	3301      	adds	r3, #1
 800c59a:	440b      	add	r3, r1
 800c59c:	6123      	str	r3, [r4, #16]
 800c59e:	65a1      	str	r1, [r4, #88]	; 0x58
 800c5a0:	f04f 0900 	mov.w	r9, #0
 800c5a4:	e7de      	b.n	800c564 <_printf_float+0x168>
 800c5a6:	b913      	cbnz	r3, 800c5ae <_printf_float+0x1b2>
 800c5a8:	6822      	ldr	r2, [r4, #0]
 800c5aa:	07d2      	lsls	r2, r2, #31
 800c5ac:	d501      	bpl.n	800c5b2 <_printf_float+0x1b6>
 800c5ae:	3302      	adds	r3, #2
 800c5b0:	e7f4      	b.n	800c59c <_printf_float+0x1a0>
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	e7f2      	b.n	800c59c <_printf_float+0x1a0>
 800c5b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c5ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5bc:	4299      	cmp	r1, r3
 800c5be:	db05      	blt.n	800c5cc <_printf_float+0x1d0>
 800c5c0:	6823      	ldr	r3, [r4, #0]
 800c5c2:	6121      	str	r1, [r4, #16]
 800c5c4:	07d8      	lsls	r0, r3, #31
 800c5c6:	d5ea      	bpl.n	800c59e <_printf_float+0x1a2>
 800c5c8:	1c4b      	adds	r3, r1, #1
 800c5ca:	e7e7      	b.n	800c59c <_printf_float+0x1a0>
 800c5cc:	2900      	cmp	r1, #0
 800c5ce:	bfd4      	ite	le
 800c5d0:	f1c1 0202 	rsble	r2, r1, #2
 800c5d4:	2201      	movgt	r2, #1
 800c5d6:	4413      	add	r3, r2
 800c5d8:	e7e0      	b.n	800c59c <_printf_float+0x1a0>
 800c5da:	6823      	ldr	r3, [r4, #0]
 800c5dc:	055a      	lsls	r2, r3, #21
 800c5de:	d407      	bmi.n	800c5f0 <_printf_float+0x1f4>
 800c5e0:	6923      	ldr	r3, [r4, #16]
 800c5e2:	4642      	mov	r2, r8
 800c5e4:	4631      	mov	r1, r6
 800c5e6:	4628      	mov	r0, r5
 800c5e8:	47b8      	blx	r7
 800c5ea:	3001      	adds	r0, #1
 800c5ec:	d12c      	bne.n	800c648 <_printf_float+0x24c>
 800c5ee:	e764      	b.n	800c4ba <_printf_float+0xbe>
 800c5f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c5f4:	f240 80e0 	bls.w	800c7b8 <_printf_float+0x3bc>
 800c5f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	2300      	movs	r3, #0
 800c600:	f7f4 fa62 	bl	8000ac8 <__aeabi_dcmpeq>
 800c604:	2800      	cmp	r0, #0
 800c606:	d034      	beq.n	800c672 <_printf_float+0x276>
 800c608:	4a37      	ldr	r2, [pc, #220]	; (800c6e8 <_printf_float+0x2ec>)
 800c60a:	2301      	movs	r3, #1
 800c60c:	4631      	mov	r1, r6
 800c60e:	4628      	mov	r0, r5
 800c610:	47b8      	blx	r7
 800c612:	3001      	adds	r0, #1
 800c614:	f43f af51 	beq.w	800c4ba <_printf_float+0xbe>
 800c618:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c61c:	429a      	cmp	r2, r3
 800c61e:	db02      	blt.n	800c626 <_printf_float+0x22a>
 800c620:	6823      	ldr	r3, [r4, #0]
 800c622:	07d8      	lsls	r0, r3, #31
 800c624:	d510      	bpl.n	800c648 <_printf_float+0x24c>
 800c626:	ee18 3a10 	vmov	r3, s16
 800c62a:	4652      	mov	r2, sl
 800c62c:	4631      	mov	r1, r6
 800c62e:	4628      	mov	r0, r5
 800c630:	47b8      	blx	r7
 800c632:	3001      	adds	r0, #1
 800c634:	f43f af41 	beq.w	800c4ba <_printf_float+0xbe>
 800c638:	f04f 0800 	mov.w	r8, #0
 800c63c:	f104 091a 	add.w	r9, r4, #26
 800c640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c642:	3b01      	subs	r3, #1
 800c644:	4543      	cmp	r3, r8
 800c646:	dc09      	bgt.n	800c65c <_printf_float+0x260>
 800c648:	6823      	ldr	r3, [r4, #0]
 800c64a:	079b      	lsls	r3, r3, #30
 800c64c:	f100 8107 	bmi.w	800c85e <_printf_float+0x462>
 800c650:	68e0      	ldr	r0, [r4, #12]
 800c652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c654:	4298      	cmp	r0, r3
 800c656:	bfb8      	it	lt
 800c658:	4618      	movlt	r0, r3
 800c65a:	e730      	b.n	800c4be <_printf_float+0xc2>
 800c65c:	2301      	movs	r3, #1
 800c65e:	464a      	mov	r2, r9
 800c660:	4631      	mov	r1, r6
 800c662:	4628      	mov	r0, r5
 800c664:	47b8      	blx	r7
 800c666:	3001      	adds	r0, #1
 800c668:	f43f af27 	beq.w	800c4ba <_printf_float+0xbe>
 800c66c:	f108 0801 	add.w	r8, r8, #1
 800c670:	e7e6      	b.n	800c640 <_printf_float+0x244>
 800c672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c674:	2b00      	cmp	r3, #0
 800c676:	dc39      	bgt.n	800c6ec <_printf_float+0x2f0>
 800c678:	4a1b      	ldr	r2, [pc, #108]	; (800c6e8 <_printf_float+0x2ec>)
 800c67a:	2301      	movs	r3, #1
 800c67c:	4631      	mov	r1, r6
 800c67e:	4628      	mov	r0, r5
 800c680:	47b8      	blx	r7
 800c682:	3001      	adds	r0, #1
 800c684:	f43f af19 	beq.w	800c4ba <_printf_float+0xbe>
 800c688:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c68c:	4313      	orrs	r3, r2
 800c68e:	d102      	bne.n	800c696 <_printf_float+0x29a>
 800c690:	6823      	ldr	r3, [r4, #0]
 800c692:	07d9      	lsls	r1, r3, #31
 800c694:	d5d8      	bpl.n	800c648 <_printf_float+0x24c>
 800c696:	ee18 3a10 	vmov	r3, s16
 800c69a:	4652      	mov	r2, sl
 800c69c:	4631      	mov	r1, r6
 800c69e:	4628      	mov	r0, r5
 800c6a0:	47b8      	blx	r7
 800c6a2:	3001      	adds	r0, #1
 800c6a4:	f43f af09 	beq.w	800c4ba <_printf_float+0xbe>
 800c6a8:	f04f 0900 	mov.w	r9, #0
 800c6ac:	f104 0a1a 	add.w	sl, r4, #26
 800c6b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6b2:	425b      	negs	r3, r3
 800c6b4:	454b      	cmp	r3, r9
 800c6b6:	dc01      	bgt.n	800c6bc <_printf_float+0x2c0>
 800c6b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6ba:	e792      	b.n	800c5e2 <_printf_float+0x1e6>
 800c6bc:	2301      	movs	r3, #1
 800c6be:	4652      	mov	r2, sl
 800c6c0:	4631      	mov	r1, r6
 800c6c2:	4628      	mov	r0, r5
 800c6c4:	47b8      	blx	r7
 800c6c6:	3001      	adds	r0, #1
 800c6c8:	f43f aef7 	beq.w	800c4ba <_printf_float+0xbe>
 800c6cc:	f109 0901 	add.w	r9, r9, #1
 800c6d0:	e7ee      	b.n	800c6b0 <_printf_float+0x2b4>
 800c6d2:	bf00      	nop
 800c6d4:	7fefffff 	.word	0x7fefffff
 800c6d8:	08012788 	.word	0x08012788
 800c6dc:	0801278c 	.word	0x0801278c
 800c6e0:	08012790 	.word	0x08012790
 800c6e4:	08012794 	.word	0x08012794
 800c6e8:	08012b20 	.word	0x08012b20
 800c6ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c6ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	bfa8      	it	ge
 800c6f4:	461a      	movge	r2, r3
 800c6f6:	2a00      	cmp	r2, #0
 800c6f8:	4691      	mov	r9, r2
 800c6fa:	dc37      	bgt.n	800c76c <_printf_float+0x370>
 800c6fc:	f04f 0b00 	mov.w	fp, #0
 800c700:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c704:	f104 021a 	add.w	r2, r4, #26
 800c708:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c70a:	9305      	str	r3, [sp, #20]
 800c70c:	eba3 0309 	sub.w	r3, r3, r9
 800c710:	455b      	cmp	r3, fp
 800c712:	dc33      	bgt.n	800c77c <_printf_float+0x380>
 800c714:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c718:	429a      	cmp	r2, r3
 800c71a:	db3b      	blt.n	800c794 <_printf_float+0x398>
 800c71c:	6823      	ldr	r3, [r4, #0]
 800c71e:	07da      	lsls	r2, r3, #31
 800c720:	d438      	bmi.n	800c794 <_printf_float+0x398>
 800c722:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c726:	eba2 0903 	sub.w	r9, r2, r3
 800c72a:	9b05      	ldr	r3, [sp, #20]
 800c72c:	1ad2      	subs	r2, r2, r3
 800c72e:	4591      	cmp	r9, r2
 800c730:	bfa8      	it	ge
 800c732:	4691      	movge	r9, r2
 800c734:	f1b9 0f00 	cmp.w	r9, #0
 800c738:	dc35      	bgt.n	800c7a6 <_printf_float+0x3aa>
 800c73a:	f04f 0800 	mov.w	r8, #0
 800c73e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c742:	f104 0a1a 	add.w	sl, r4, #26
 800c746:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c74a:	1a9b      	subs	r3, r3, r2
 800c74c:	eba3 0309 	sub.w	r3, r3, r9
 800c750:	4543      	cmp	r3, r8
 800c752:	f77f af79 	ble.w	800c648 <_printf_float+0x24c>
 800c756:	2301      	movs	r3, #1
 800c758:	4652      	mov	r2, sl
 800c75a:	4631      	mov	r1, r6
 800c75c:	4628      	mov	r0, r5
 800c75e:	47b8      	blx	r7
 800c760:	3001      	adds	r0, #1
 800c762:	f43f aeaa 	beq.w	800c4ba <_printf_float+0xbe>
 800c766:	f108 0801 	add.w	r8, r8, #1
 800c76a:	e7ec      	b.n	800c746 <_printf_float+0x34a>
 800c76c:	4613      	mov	r3, r2
 800c76e:	4631      	mov	r1, r6
 800c770:	4642      	mov	r2, r8
 800c772:	4628      	mov	r0, r5
 800c774:	47b8      	blx	r7
 800c776:	3001      	adds	r0, #1
 800c778:	d1c0      	bne.n	800c6fc <_printf_float+0x300>
 800c77a:	e69e      	b.n	800c4ba <_printf_float+0xbe>
 800c77c:	2301      	movs	r3, #1
 800c77e:	4631      	mov	r1, r6
 800c780:	4628      	mov	r0, r5
 800c782:	9205      	str	r2, [sp, #20]
 800c784:	47b8      	blx	r7
 800c786:	3001      	adds	r0, #1
 800c788:	f43f ae97 	beq.w	800c4ba <_printf_float+0xbe>
 800c78c:	9a05      	ldr	r2, [sp, #20]
 800c78e:	f10b 0b01 	add.w	fp, fp, #1
 800c792:	e7b9      	b.n	800c708 <_printf_float+0x30c>
 800c794:	ee18 3a10 	vmov	r3, s16
 800c798:	4652      	mov	r2, sl
 800c79a:	4631      	mov	r1, r6
 800c79c:	4628      	mov	r0, r5
 800c79e:	47b8      	blx	r7
 800c7a0:	3001      	adds	r0, #1
 800c7a2:	d1be      	bne.n	800c722 <_printf_float+0x326>
 800c7a4:	e689      	b.n	800c4ba <_printf_float+0xbe>
 800c7a6:	9a05      	ldr	r2, [sp, #20]
 800c7a8:	464b      	mov	r3, r9
 800c7aa:	4442      	add	r2, r8
 800c7ac:	4631      	mov	r1, r6
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	47b8      	blx	r7
 800c7b2:	3001      	adds	r0, #1
 800c7b4:	d1c1      	bne.n	800c73a <_printf_float+0x33e>
 800c7b6:	e680      	b.n	800c4ba <_printf_float+0xbe>
 800c7b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c7ba:	2a01      	cmp	r2, #1
 800c7bc:	dc01      	bgt.n	800c7c2 <_printf_float+0x3c6>
 800c7be:	07db      	lsls	r3, r3, #31
 800c7c0:	d53a      	bpl.n	800c838 <_printf_float+0x43c>
 800c7c2:	2301      	movs	r3, #1
 800c7c4:	4642      	mov	r2, r8
 800c7c6:	4631      	mov	r1, r6
 800c7c8:	4628      	mov	r0, r5
 800c7ca:	47b8      	blx	r7
 800c7cc:	3001      	adds	r0, #1
 800c7ce:	f43f ae74 	beq.w	800c4ba <_printf_float+0xbe>
 800c7d2:	ee18 3a10 	vmov	r3, s16
 800c7d6:	4652      	mov	r2, sl
 800c7d8:	4631      	mov	r1, r6
 800c7da:	4628      	mov	r0, r5
 800c7dc:	47b8      	blx	r7
 800c7de:	3001      	adds	r0, #1
 800c7e0:	f43f ae6b 	beq.w	800c4ba <_printf_float+0xbe>
 800c7e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800c7f0:	f7f4 f96a 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7f4:	b9d8      	cbnz	r0, 800c82e <_printf_float+0x432>
 800c7f6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c7fa:	f108 0201 	add.w	r2, r8, #1
 800c7fe:	4631      	mov	r1, r6
 800c800:	4628      	mov	r0, r5
 800c802:	47b8      	blx	r7
 800c804:	3001      	adds	r0, #1
 800c806:	d10e      	bne.n	800c826 <_printf_float+0x42a>
 800c808:	e657      	b.n	800c4ba <_printf_float+0xbe>
 800c80a:	2301      	movs	r3, #1
 800c80c:	4652      	mov	r2, sl
 800c80e:	4631      	mov	r1, r6
 800c810:	4628      	mov	r0, r5
 800c812:	47b8      	blx	r7
 800c814:	3001      	adds	r0, #1
 800c816:	f43f ae50 	beq.w	800c4ba <_printf_float+0xbe>
 800c81a:	f108 0801 	add.w	r8, r8, #1
 800c81e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c820:	3b01      	subs	r3, #1
 800c822:	4543      	cmp	r3, r8
 800c824:	dcf1      	bgt.n	800c80a <_printf_float+0x40e>
 800c826:	464b      	mov	r3, r9
 800c828:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c82c:	e6da      	b.n	800c5e4 <_printf_float+0x1e8>
 800c82e:	f04f 0800 	mov.w	r8, #0
 800c832:	f104 0a1a 	add.w	sl, r4, #26
 800c836:	e7f2      	b.n	800c81e <_printf_float+0x422>
 800c838:	2301      	movs	r3, #1
 800c83a:	4642      	mov	r2, r8
 800c83c:	e7df      	b.n	800c7fe <_printf_float+0x402>
 800c83e:	2301      	movs	r3, #1
 800c840:	464a      	mov	r2, r9
 800c842:	4631      	mov	r1, r6
 800c844:	4628      	mov	r0, r5
 800c846:	47b8      	blx	r7
 800c848:	3001      	adds	r0, #1
 800c84a:	f43f ae36 	beq.w	800c4ba <_printf_float+0xbe>
 800c84e:	f108 0801 	add.w	r8, r8, #1
 800c852:	68e3      	ldr	r3, [r4, #12]
 800c854:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c856:	1a5b      	subs	r3, r3, r1
 800c858:	4543      	cmp	r3, r8
 800c85a:	dcf0      	bgt.n	800c83e <_printf_float+0x442>
 800c85c:	e6f8      	b.n	800c650 <_printf_float+0x254>
 800c85e:	f04f 0800 	mov.w	r8, #0
 800c862:	f104 0919 	add.w	r9, r4, #25
 800c866:	e7f4      	b.n	800c852 <_printf_float+0x456>

0800c868 <_printf_common>:
 800c868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c86c:	4616      	mov	r6, r2
 800c86e:	4699      	mov	r9, r3
 800c870:	688a      	ldr	r2, [r1, #8]
 800c872:	690b      	ldr	r3, [r1, #16]
 800c874:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c878:	4293      	cmp	r3, r2
 800c87a:	bfb8      	it	lt
 800c87c:	4613      	movlt	r3, r2
 800c87e:	6033      	str	r3, [r6, #0]
 800c880:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c884:	4607      	mov	r7, r0
 800c886:	460c      	mov	r4, r1
 800c888:	b10a      	cbz	r2, 800c88e <_printf_common+0x26>
 800c88a:	3301      	adds	r3, #1
 800c88c:	6033      	str	r3, [r6, #0]
 800c88e:	6823      	ldr	r3, [r4, #0]
 800c890:	0699      	lsls	r1, r3, #26
 800c892:	bf42      	ittt	mi
 800c894:	6833      	ldrmi	r3, [r6, #0]
 800c896:	3302      	addmi	r3, #2
 800c898:	6033      	strmi	r3, [r6, #0]
 800c89a:	6825      	ldr	r5, [r4, #0]
 800c89c:	f015 0506 	ands.w	r5, r5, #6
 800c8a0:	d106      	bne.n	800c8b0 <_printf_common+0x48>
 800c8a2:	f104 0a19 	add.w	sl, r4, #25
 800c8a6:	68e3      	ldr	r3, [r4, #12]
 800c8a8:	6832      	ldr	r2, [r6, #0]
 800c8aa:	1a9b      	subs	r3, r3, r2
 800c8ac:	42ab      	cmp	r3, r5
 800c8ae:	dc26      	bgt.n	800c8fe <_printf_common+0x96>
 800c8b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c8b4:	1e13      	subs	r3, r2, #0
 800c8b6:	6822      	ldr	r2, [r4, #0]
 800c8b8:	bf18      	it	ne
 800c8ba:	2301      	movne	r3, #1
 800c8bc:	0692      	lsls	r2, r2, #26
 800c8be:	d42b      	bmi.n	800c918 <_printf_common+0xb0>
 800c8c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c8c4:	4649      	mov	r1, r9
 800c8c6:	4638      	mov	r0, r7
 800c8c8:	47c0      	blx	r8
 800c8ca:	3001      	adds	r0, #1
 800c8cc:	d01e      	beq.n	800c90c <_printf_common+0xa4>
 800c8ce:	6823      	ldr	r3, [r4, #0]
 800c8d0:	6922      	ldr	r2, [r4, #16]
 800c8d2:	f003 0306 	and.w	r3, r3, #6
 800c8d6:	2b04      	cmp	r3, #4
 800c8d8:	bf02      	ittt	eq
 800c8da:	68e5      	ldreq	r5, [r4, #12]
 800c8dc:	6833      	ldreq	r3, [r6, #0]
 800c8de:	1aed      	subeq	r5, r5, r3
 800c8e0:	68a3      	ldr	r3, [r4, #8]
 800c8e2:	bf0c      	ite	eq
 800c8e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c8e8:	2500      	movne	r5, #0
 800c8ea:	4293      	cmp	r3, r2
 800c8ec:	bfc4      	itt	gt
 800c8ee:	1a9b      	subgt	r3, r3, r2
 800c8f0:	18ed      	addgt	r5, r5, r3
 800c8f2:	2600      	movs	r6, #0
 800c8f4:	341a      	adds	r4, #26
 800c8f6:	42b5      	cmp	r5, r6
 800c8f8:	d11a      	bne.n	800c930 <_printf_common+0xc8>
 800c8fa:	2000      	movs	r0, #0
 800c8fc:	e008      	b.n	800c910 <_printf_common+0xa8>
 800c8fe:	2301      	movs	r3, #1
 800c900:	4652      	mov	r2, sl
 800c902:	4649      	mov	r1, r9
 800c904:	4638      	mov	r0, r7
 800c906:	47c0      	blx	r8
 800c908:	3001      	adds	r0, #1
 800c90a:	d103      	bne.n	800c914 <_printf_common+0xac>
 800c90c:	f04f 30ff 	mov.w	r0, #4294967295
 800c910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c914:	3501      	adds	r5, #1
 800c916:	e7c6      	b.n	800c8a6 <_printf_common+0x3e>
 800c918:	18e1      	adds	r1, r4, r3
 800c91a:	1c5a      	adds	r2, r3, #1
 800c91c:	2030      	movs	r0, #48	; 0x30
 800c91e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c922:	4422      	add	r2, r4
 800c924:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c928:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c92c:	3302      	adds	r3, #2
 800c92e:	e7c7      	b.n	800c8c0 <_printf_common+0x58>
 800c930:	2301      	movs	r3, #1
 800c932:	4622      	mov	r2, r4
 800c934:	4649      	mov	r1, r9
 800c936:	4638      	mov	r0, r7
 800c938:	47c0      	blx	r8
 800c93a:	3001      	adds	r0, #1
 800c93c:	d0e6      	beq.n	800c90c <_printf_common+0xa4>
 800c93e:	3601      	adds	r6, #1
 800c940:	e7d9      	b.n	800c8f6 <_printf_common+0x8e>
	...

0800c944 <_printf_i>:
 800c944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c948:	7e0f      	ldrb	r7, [r1, #24]
 800c94a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c94c:	2f78      	cmp	r7, #120	; 0x78
 800c94e:	4691      	mov	r9, r2
 800c950:	4680      	mov	r8, r0
 800c952:	460c      	mov	r4, r1
 800c954:	469a      	mov	sl, r3
 800c956:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c95a:	d807      	bhi.n	800c96c <_printf_i+0x28>
 800c95c:	2f62      	cmp	r7, #98	; 0x62
 800c95e:	d80a      	bhi.n	800c976 <_printf_i+0x32>
 800c960:	2f00      	cmp	r7, #0
 800c962:	f000 80d4 	beq.w	800cb0e <_printf_i+0x1ca>
 800c966:	2f58      	cmp	r7, #88	; 0x58
 800c968:	f000 80c0 	beq.w	800caec <_printf_i+0x1a8>
 800c96c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c970:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c974:	e03a      	b.n	800c9ec <_printf_i+0xa8>
 800c976:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c97a:	2b15      	cmp	r3, #21
 800c97c:	d8f6      	bhi.n	800c96c <_printf_i+0x28>
 800c97e:	a101      	add	r1, pc, #4	; (adr r1, 800c984 <_printf_i+0x40>)
 800c980:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c984:	0800c9dd 	.word	0x0800c9dd
 800c988:	0800c9f1 	.word	0x0800c9f1
 800c98c:	0800c96d 	.word	0x0800c96d
 800c990:	0800c96d 	.word	0x0800c96d
 800c994:	0800c96d 	.word	0x0800c96d
 800c998:	0800c96d 	.word	0x0800c96d
 800c99c:	0800c9f1 	.word	0x0800c9f1
 800c9a0:	0800c96d 	.word	0x0800c96d
 800c9a4:	0800c96d 	.word	0x0800c96d
 800c9a8:	0800c96d 	.word	0x0800c96d
 800c9ac:	0800c96d 	.word	0x0800c96d
 800c9b0:	0800caf5 	.word	0x0800caf5
 800c9b4:	0800ca1d 	.word	0x0800ca1d
 800c9b8:	0800caaf 	.word	0x0800caaf
 800c9bc:	0800c96d 	.word	0x0800c96d
 800c9c0:	0800c96d 	.word	0x0800c96d
 800c9c4:	0800cb17 	.word	0x0800cb17
 800c9c8:	0800c96d 	.word	0x0800c96d
 800c9cc:	0800ca1d 	.word	0x0800ca1d
 800c9d0:	0800c96d 	.word	0x0800c96d
 800c9d4:	0800c96d 	.word	0x0800c96d
 800c9d8:	0800cab7 	.word	0x0800cab7
 800c9dc:	682b      	ldr	r3, [r5, #0]
 800c9de:	1d1a      	adds	r2, r3, #4
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	602a      	str	r2, [r5, #0]
 800c9e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c9e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c9ec:	2301      	movs	r3, #1
 800c9ee:	e09f      	b.n	800cb30 <_printf_i+0x1ec>
 800c9f0:	6820      	ldr	r0, [r4, #0]
 800c9f2:	682b      	ldr	r3, [r5, #0]
 800c9f4:	0607      	lsls	r7, r0, #24
 800c9f6:	f103 0104 	add.w	r1, r3, #4
 800c9fa:	6029      	str	r1, [r5, #0]
 800c9fc:	d501      	bpl.n	800ca02 <_printf_i+0xbe>
 800c9fe:	681e      	ldr	r6, [r3, #0]
 800ca00:	e003      	b.n	800ca0a <_printf_i+0xc6>
 800ca02:	0646      	lsls	r6, r0, #25
 800ca04:	d5fb      	bpl.n	800c9fe <_printf_i+0xba>
 800ca06:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ca0a:	2e00      	cmp	r6, #0
 800ca0c:	da03      	bge.n	800ca16 <_printf_i+0xd2>
 800ca0e:	232d      	movs	r3, #45	; 0x2d
 800ca10:	4276      	negs	r6, r6
 800ca12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ca16:	485a      	ldr	r0, [pc, #360]	; (800cb80 <_printf_i+0x23c>)
 800ca18:	230a      	movs	r3, #10
 800ca1a:	e012      	b.n	800ca42 <_printf_i+0xfe>
 800ca1c:	682b      	ldr	r3, [r5, #0]
 800ca1e:	6820      	ldr	r0, [r4, #0]
 800ca20:	1d19      	adds	r1, r3, #4
 800ca22:	6029      	str	r1, [r5, #0]
 800ca24:	0605      	lsls	r5, r0, #24
 800ca26:	d501      	bpl.n	800ca2c <_printf_i+0xe8>
 800ca28:	681e      	ldr	r6, [r3, #0]
 800ca2a:	e002      	b.n	800ca32 <_printf_i+0xee>
 800ca2c:	0641      	lsls	r1, r0, #25
 800ca2e:	d5fb      	bpl.n	800ca28 <_printf_i+0xe4>
 800ca30:	881e      	ldrh	r6, [r3, #0]
 800ca32:	4853      	ldr	r0, [pc, #332]	; (800cb80 <_printf_i+0x23c>)
 800ca34:	2f6f      	cmp	r7, #111	; 0x6f
 800ca36:	bf0c      	ite	eq
 800ca38:	2308      	moveq	r3, #8
 800ca3a:	230a      	movne	r3, #10
 800ca3c:	2100      	movs	r1, #0
 800ca3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ca42:	6865      	ldr	r5, [r4, #4]
 800ca44:	60a5      	str	r5, [r4, #8]
 800ca46:	2d00      	cmp	r5, #0
 800ca48:	bfa2      	ittt	ge
 800ca4a:	6821      	ldrge	r1, [r4, #0]
 800ca4c:	f021 0104 	bicge.w	r1, r1, #4
 800ca50:	6021      	strge	r1, [r4, #0]
 800ca52:	b90e      	cbnz	r6, 800ca58 <_printf_i+0x114>
 800ca54:	2d00      	cmp	r5, #0
 800ca56:	d04b      	beq.n	800caf0 <_printf_i+0x1ac>
 800ca58:	4615      	mov	r5, r2
 800ca5a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ca5e:	fb03 6711 	mls	r7, r3, r1, r6
 800ca62:	5dc7      	ldrb	r7, [r0, r7]
 800ca64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ca68:	4637      	mov	r7, r6
 800ca6a:	42bb      	cmp	r3, r7
 800ca6c:	460e      	mov	r6, r1
 800ca6e:	d9f4      	bls.n	800ca5a <_printf_i+0x116>
 800ca70:	2b08      	cmp	r3, #8
 800ca72:	d10b      	bne.n	800ca8c <_printf_i+0x148>
 800ca74:	6823      	ldr	r3, [r4, #0]
 800ca76:	07de      	lsls	r6, r3, #31
 800ca78:	d508      	bpl.n	800ca8c <_printf_i+0x148>
 800ca7a:	6923      	ldr	r3, [r4, #16]
 800ca7c:	6861      	ldr	r1, [r4, #4]
 800ca7e:	4299      	cmp	r1, r3
 800ca80:	bfde      	ittt	le
 800ca82:	2330      	movle	r3, #48	; 0x30
 800ca84:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ca88:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ca8c:	1b52      	subs	r2, r2, r5
 800ca8e:	6122      	str	r2, [r4, #16]
 800ca90:	f8cd a000 	str.w	sl, [sp]
 800ca94:	464b      	mov	r3, r9
 800ca96:	aa03      	add	r2, sp, #12
 800ca98:	4621      	mov	r1, r4
 800ca9a:	4640      	mov	r0, r8
 800ca9c:	f7ff fee4 	bl	800c868 <_printf_common>
 800caa0:	3001      	adds	r0, #1
 800caa2:	d14a      	bne.n	800cb3a <_printf_i+0x1f6>
 800caa4:	f04f 30ff 	mov.w	r0, #4294967295
 800caa8:	b004      	add	sp, #16
 800caaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caae:	6823      	ldr	r3, [r4, #0]
 800cab0:	f043 0320 	orr.w	r3, r3, #32
 800cab4:	6023      	str	r3, [r4, #0]
 800cab6:	4833      	ldr	r0, [pc, #204]	; (800cb84 <_printf_i+0x240>)
 800cab8:	2778      	movs	r7, #120	; 0x78
 800caba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cabe:	6823      	ldr	r3, [r4, #0]
 800cac0:	6829      	ldr	r1, [r5, #0]
 800cac2:	061f      	lsls	r7, r3, #24
 800cac4:	f851 6b04 	ldr.w	r6, [r1], #4
 800cac8:	d402      	bmi.n	800cad0 <_printf_i+0x18c>
 800caca:	065f      	lsls	r7, r3, #25
 800cacc:	bf48      	it	mi
 800cace:	b2b6      	uxthmi	r6, r6
 800cad0:	07df      	lsls	r7, r3, #31
 800cad2:	bf48      	it	mi
 800cad4:	f043 0320 	orrmi.w	r3, r3, #32
 800cad8:	6029      	str	r1, [r5, #0]
 800cada:	bf48      	it	mi
 800cadc:	6023      	strmi	r3, [r4, #0]
 800cade:	b91e      	cbnz	r6, 800cae8 <_printf_i+0x1a4>
 800cae0:	6823      	ldr	r3, [r4, #0]
 800cae2:	f023 0320 	bic.w	r3, r3, #32
 800cae6:	6023      	str	r3, [r4, #0]
 800cae8:	2310      	movs	r3, #16
 800caea:	e7a7      	b.n	800ca3c <_printf_i+0xf8>
 800caec:	4824      	ldr	r0, [pc, #144]	; (800cb80 <_printf_i+0x23c>)
 800caee:	e7e4      	b.n	800caba <_printf_i+0x176>
 800caf0:	4615      	mov	r5, r2
 800caf2:	e7bd      	b.n	800ca70 <_printf_i+0x12c>
 800caf4:	682b      	ldr	r3, [r5, #0]
 800caf6:	6826      	ldr	r6, [r4, #0]
 800caf8:	6961      	ldr	r1, [r4, #20]
 800cafa:	1d18      	adds	r0, r3, #4
 800cafc:	6028      	str	r0, [r5, #0]
 800cafe:	0635      	lsls	r5, r6, #24
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	d501      	bpl.n	800cb08 <_printf_i+0x1c4>
 800cb04:	6019      	str	r1, [r3, #0]
 800cb06:	e002      	b.n	800cb0e <_printf_i+0x1ca>
 800cb08:	0670      	lsls	r0, r6, #25
 800cb0a:	d5fb      	bpl.n	800cb04 <_printf_i+0x1c0>
 800cb0c:	8019      	strh	r1, [r3, #0]
 800cb0e:	2300      	movs	r3, #0
 800cb10:	6123      	str	r3, [r4, #16]
 800cb12:	4615      	mov	r5, r2
 800cb14:	e7bc      	b.n	800ca90 <_printf_i+0x14c>
 800cb16:	682b      	ldr	r3, [r5, #0]
 800cb18:	1d1a      	adds	r2, r3, #4
 800cb1a:	602a      	str	r2, [r5, #0]
 800cb1c:	681d      	ldr	r5, [r3, #0]
 800cb1e:	6862      	ldr	r2, [r4, #4]
 800cb20:	2100      	movs	r1, #0
 800cb22:	4628      	mov	r0, r5
 800cb24:	f7f3 fb54 	bl	80001d0 <memchr>
 800cb28:	b108      	cbz	r0, 800cb2e <_printf_i+0x1ea>
 800cb2a:	1b40      	subs	r0, r0, r5
 800cb2c:	6060      	str	r0, [r4, #4]
 800cb2e:	6863      	ldr	r3, [r4, #4]
 800cb30:	6123      	str	r3, [r4, #16]
 800cb32:	2300      	movs	r3, #0
 800cb34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb38:	e7aa      	b.n	800ca90 <_printf_i+0x14c>
 800cb3a:	6923      	ldr	r3, [r4, #16]
 800cb3c:	462a      	mov	r2, r5
 800cb3e:	4649      	mov	r1, r9
 800cb40:	4640      	mov	r0, r8
 800cb42:	47d0      	blx	sl
 800cb44:	3001      	adds	r0, #1
 800cb46:	d0ad      	beq.n	800caa4 <_printf_i+0x160>
 800cb48:	6823      	ldr	r3, [r4, #0]
 800cb4a:	079b      	lsls	r3, r3, #30
 800cb4c:	d413      	bmi.n	800cb76 <_printf_i+0x232>
 800cb4e:	68e0      	ldr	r0, [r4, #12]
 800cb50:	9b03      	ldr	r3, [sp, #12]
 800cb52:	4298      	cmp	r0, r3
 800cb54:	bfb8      	it	lt
 800cb56:	4618      	movlt	r0, r3
 800cb58:	e7a6      	b.n	800caa8 <_printf_i+0x164>
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	4632      	mov	r2, r6
 800cb5e:	4649      	mov	r1, r9
 800cb60:	4640      	mov	r0, r8
 800cb62:	47d0      	blx	sl
 800cb64:	3001      	adds	r0, #1
 800cb66:	d09d      	beq.n	800caa4 <_printf_i+0x160>
 800cb68:	3501      	adds	r5, #1
 800cb6a:	68e3      	ldr	r3, [r4, #12]
 800cb6c:	9903      	ldr	r1, [sp, #12]
 800cb6e:	1a5b      	subs	r3, r3, r1
 800cb70:	42ab      	cmp	r3, r5
 800cb72:	dcf2      	bgt.n	800cb5a <_printf_i+0x216>
 800cb74:	e7eb      	b.n	800cb4e <_printf_i+0x20a>
 800cb76:	2500      	movs	r5, #0
 800cb78:	f104 0619 	add.w	r6, r4, #25
 800cb7c:	e7f5      	b.n	800cb6a <_printf_i+0x226>
 800cb7e:	bf00      	nop
 800cb80:	08012798 	.word	0x08012798
 800cb84:	080127a9 	.word	0x080127a9

0800cb88 <_scanf_float>:
 800cb88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb8c:	b087      	sub	sp, #28
 800cb8e:	4617      	mov	r7, r2
 800cb90:	9303      	str	r3, [sp, #12]
 800cb92:	688b      	ldr	r3, [r1, #8]
 800cb94:	1e5a      	subs	r2, r3, #1
 800cb96:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800cb9a:	bf83      	ittte	hi
 800cb9c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800cba0:	195b      	addhi	r3, r3, r5
 800cba2:	9302      	strhi	r3, [sp, #8]
 800cba4:	2300      	movls	r3, #0
 800cba6:	bf86      	itte	hi
 800cba8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800cbac:	608b      	strhi	r3, [r1, #8]
 800cbae:	9302      	strls	r3, [sp, #8]
 800cbb0:	680b      	ldr	r3, [r1, #0]
 800cbb2:	468b      	mov	fp, r1
 800cbb4:	2500      	movs	r5, #0
 800cbb6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800cbba:	f84b 3b1c 	str.w	r3, [fp], #28
 800cbbe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800cbc2:	4680      	mov	r8, r0
 800cbc4:	460c      	mov	r4, r1
 800cbc6:	465e      	mov	r6, fp
 800cbc8:	46aa      	mov	sl, r5
 800cbca:	46a9      	mov	r9, r5
 800cbcc:	9501      	str	r5, [sp, #4]
 800cbce:	68a2      	ldr	r2, [r4, #8]
 800cbd0:	b152      	cbz	r2, 800cbe8 <_scanf_float+0x60>
 800cbd2:	683b      	ldr	r3, [r7, #0]
 800cbd4:	781b      	ldrb	r3, [r3, #0]
 800cbd6:	2b4e      	cmp	r3, #78	; 0x4e
 800cbd8:	d864      	bhi.n	800cca4 <_scanf_float+0x11c>
 800cbda:	2b40      	cmp	r3, #64	; 0x40
 800cbdc:	d83c      	bhi.n	800cc58 <_scanf_float+0xd0>
 800cbde:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800cbe2:	b2c8      	uxtb	r0, r1
 800cbe4:	280e      	cmp	r0, #14
 800cbe6:	d93a      	bls.n	800cc5e <_scanf_float+0xd6>
 800cbe8:	f1b9 0f00 	cmp.w	r9, #0
 800cbec:	d003      	beq.n	800cbf6 <_scanf_float+0x6e>
 800cbee:	6823      	ldr	r3, [r4, #0]
 800cbf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cbf4:	6023      	str	r3, [r4, #0]
 800cbf6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cbfa:	f1ba 0f01 	cmp.w	sl, #1
 800cbfe:	f200 8113 	bhi.w	800ce28 <_scanf_float+0x2a0>
 800cc02:	455e      	cmp	r6, fp
 800cc04:	f200 8105 	bhi.w	800ce12 <_scanf_float+0x28a>
 800cc08:	2501      	movs	r5, #1
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	b007      	add	sp, #28
 800cc0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc12:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800cc16:	2a0d      	cmp	r2, #13
 800cc18:	d8e6      	bhi.n	800cbe8 <_scanf_float+0x60>
 800cc1a:	a101      	add	r1, pc, #4	; (adr r1, 800cc20 <_scanf_float+0x98>)
 800cc1c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cc20:	0800cd5f 	.word	0x0800cd5f
 800cc24:	0800cbe9 	.word	0x0800cbe9
 800cc28:	0800cbe9 	.word	0x0800cbe9
 800cc2c:	0800cbe9 	.word	0x0800cbe9
 800cc30:	0800cdbf 	.word	0x0800cdbf
 800cc34:	0800cd97 	.word	0x0800cd97
 800cc38:	0800cbe9 	.word	0x0800cbe9
 800cc3c:	0800cbe9 	.word	0x0800cbe9
 800cc40:	0800cd6d 	.word	0x0800cd6d
 800cc44:	0800cbe9 	.word	0x0800cbe9
 800cc48:	0800cbe9 	.word	0x0800cbe9
 800cc4c:	0800cbe9 	.word	0x0800cbe9
 800cc50:	0800cbe9 	.word	0x0800cbe9
 800cc54:	0800cd25 	.word	0x0800cd25
 800cc58:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800cc5c:	e7db      	b.n	800cc16 <_scanf_float+0x8e>
 800cc5e:	290e      	cmp	r1, #14
 800cc60:	d8c2      	bhi.n	800cbe8 <_scanf_float+0x60>
 800cc62:	a001      	add	r0, pc, #4	; (adr r0, 800cc68 <_scanf_float+0xe0>)
 800cc64:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800cc68:	0800cd17 	.word	0x0800cd17
 800cc6c:	0800cbe9 	.word	0x0800cbe9
 800cc70:	0800cd17 	.word	0x0800cd17
 800cc74:	0800cdab 	.word	0x0800cdab
 800cc78:	0800cbe9 	.word	0x0800cbe9
 800cc7c:	0800ccc5 	.word	0x0800ccc5
 800cc80:	0800cd01 	.word	0x0800cd01
 800cc84:	0800cd01 	.word	0x0800cd01
 800cc88:	0800cd01 	.word	0x0800cd01
 800cc8c:	0800cd01 	.word	0x0800cd01
 800cc90:	0800cd01 	.word	0x0800cd01
 800cc94:	0800cd01 	.word	0x0800cd01
 800cc98:	0800cd01 	.word	0x0800cd01
 800cc9c:	0800cd01 	.word	0x0800cd01
 800cca0:	0800cd01 	.word	0x0800cd01
 800cca4:	2b6e      	cmp	r3, #110	; 0x6e
 800cca6:	d809      	bhi.n	800ccbc <_scanf_float+0x134>
 800cca8:	2b60      	cmp	r3, #96	; 0x60
 800ccaa:	d8b2      	bhi.n	800cc12 <_scanf_float+0x8a>
 800ccac:	2b54      	cmp	r3, #84	; 0x54
 800ccae:	d077      	beq.n	800cda0 <_scanf_float+0x218>
 800ccb0:	2b59      	cmp	r3, #89	; 0x59
 800ccb2:	d199      	bne.n	800cbe8 <_scanf_float+0x60>
 800ccb4:	2d07      	cmp	r5, #7
 800ccb6:	d197      	bne.n	800cbe8 <_scanf_float+0x60>
 800ccb8:	2508      	movs	r5, #8
 800ccba:	e029      	b.n	800cd10 <_scanf_float+0x188>
 800ccbc:	2b74      	cmp	r3, #116	; 0x74
 800ccbe:	d06f      	beq.n	800cda0 <_scanf_float+0x218>
 800ccc0:	2b79      	cmp	r3, #121	; 0x79
 800ccc2:	e7f6      	b.n	800ccb2 <_scanf_float+0x12a>
 800ccc4:	6821      	ldr	r1, [r4, #0]
 800ccc6:	05c8      	lsls	r0, r1, #23
 800ccc8:	d51a      	bpl.n	800cd00 <_scanf_float+0x178>
 800ccca:	9b02      	ldr	r3, [sp, #8]
 800cccc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ccd0:	6021      	str	r1, [r4, #0]
 800ccd2:	f109 0901 	add.w	r9, r9, #1
 800ccd6:	b11b      	cbz	r3, 800cce0 <_scanf_float+0x158>
 800ccd8:	3b01      	subs	r3, #1
 800ccda:	3201      	adds	r2, #1
 800ccdc:	9302      	str	r3, [sp, #8]
 800ccde:	60a2      	str	r2, [r4, #8]
 800cce0:	68a3      	ldr	r3, [r4, #8]
 800cce2:	3b01      	subs	r3, #1
 800cce4:	60a3      	str	r3, [r4, #8]
 800cce6:	6923      	ldr	r3, [r4, #16]
 800cce8:	3301      	adds	r3, #1
 800ccea:	6123      	str	r3, [r4, #16]
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	3b01      	subs	r3, #1
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	607b      	str	r3, [r7, #4]
 800ccf4:	f340 8084 	ble.w	800ce00 <_scanf_float+0x278>
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	3301      	adds	r3, #1
 800ccfc:	603b      	str	r3, [r7, #0]
 800ccfe:	e766      	b.n	800cbce <_scanf_float+0x46>
 800cd00:	eb1a 0f05 	cmn.w	sl, r5
 800cd04:	f47f af70 	bne.w	800cbe8 <_scanf_float+0x60>
 800cd08:	6822      	ldr	r2, [r4, #0]
 800cd0a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800cd0e:	6022      	str	r2, [r4, #0]
 800cd10:	f806 3b01 	strb.w	r3, [r6], #1
 800cd14:	e7e4      	b.n	800cce0 <_scanf_float+0x158>
 800cd16:	6822      	ldr	r2, [r4, #0]
 800cd18:	0610      	lsls	r0, r2, #24
 800cd1a:	f57f af65 	bpl.w	800cbe8 <_scanf_float+0x60>
 800cd1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cd22:	e7f4      	b.n	800cd0e <_scanf_float+0x186>
 800cd24:	f1ba 0f00 	cmp.w	sl, #0
 800cd28:	d10e      	bne.n	800cd48 <_scanf_float+0x1c0>
 800cd2a:	f1b9 0f00 	cmp.w	r9, #0
 800cd2e:	d10e      	bne.n	800cd4e <_scanf_float+0x1c6>
 800cd30:	6822      	ldr	r2, [r4, #0]
 800cd32:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800cd36:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800cd3a:	d108      	bne.n	800cd4e <_scanf_float+0x1c6>
 800cd3c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800cd40:	6022      	str	r2, [r4, #0]
 800cd42:	f04f 0a01 	mov.w	sl, #1
 800cd46:	e7e3      	b.n	800cd10 <_scanf_float+0x188>
 800cd48:	f1ba 0f02 	cmp.w	sl, #2
 800cd4c:	d055      	beq.n	800cdfa <_scanf_float+0x272>
 800cd4e:	2d01      	cmp	r5, #1
 800cd50:	d002      	beq.n	800cd58 <_scanf_float+0x1d0>
 800cd52:	2d04      	cmp	r5, #4
 800cd54:	f47f af48 	bne.w	800cbe8 <_scanf_float+0x60>
 800cd58:	3501      	adds	r5, #1
 800cd5a:	b2ed      	uxtb	r5, r5
 800cd5c:	e7d8      	b.n	800cd10 <_scanf_float+0x188>
 800cd5e:	f1ba 0f01 	cmp.w	sl, #1
 800cd62:	f47f af41 	bne.w	800cbe8 <_scanf_float+0x60>
 800cd66:	f04f 0a02 	mov.w	sl, #2
 800cd6a:	e7d1      	b.n	800cd10 <_scanf_float+0x188>
 800cd6c:	b97d      	cbnz	r5, 800cd8e <_scanf_float+0x206>
 800cd6e:	f1b9 0f00 	cmp.w	r9, #0
 800cd72:	f47f af3c 	bne.w	800cbee <_scanf_float+0x66>
 800cd76:	6822      	ldr	r2, [r4, #0]
 800cd78:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800cd7c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800cd80:	f47f af39 	bne.w	800cbf6 <_scanf_float+0x6e>
 800cd84:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800cd88:	6022      	str	r2, [r4, #0]
 800cd8a:	2501      	movs	r5, #1
 800cd8c:	e7c0      	b.n	800cd10 <_scanf_float+0x188>
 800cd8e:	2d03      	cmp	r5, #3
 800cd90:	d0e2      	beq.n	800cd58 <_scanf_float+0x1d0>
 800cd92:	2d05      	cmp	r5, #5
 800cd94:	e7de      	b.n	800cd54 <_scanf_float+0x1cc>
 800cd96:	2d02      	cmp	r5, #2
 800cd98:	f47f af26 	bne.w	800cbe8 <_scanf_float+0x60>
 800cd9c:	2503      	movs	r5, #3
 800cd9e:	e7b7      	b.n	800cd10 <_scanf_float+0x188>
 800cda0:	2d06      	cmp	r5, #6
 800cda2:	f47f af21 	bne.w	800cbe8 <_scanf_float+0x60>
 800cda6:	2507      	movs	r5, #7
 800cda8:	e7b2      	b.n	800cd10 <_scanf_float+0x188>
 800cdaa:	6822      	ldr	r2, [r4, #0]
 800cdac:	0591      	lsls	r1, r2, #22
 800cdae:	f57f af1b 	bpl.w	800cbe8 <_scanf_float+0x60>
 800cdb2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800cdb6:	6022      	str	r2, [r4, #0]
 800cdb8:	f8cd 9004 	str.w	r9, [sp, #4]
 800cdbc:	e7a8      	b.n	800cd10 <_scanf_float+0x188>
 800cdbe:	6822      	ldr	r2, [r4, #0]
 800cdc0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800cdc4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800cdc8:	d006      	beq.n	800cdd8 <_scanf_float+0x250>
 800cdca:	0550      	lsls	r0, r2, #21
 800cdcc:	f57f af0c 	bpl.w	800cbe8 <_scanf_float+0x60>
 800cdd0:	f1b9 0f00 	cmp.w	r9, #0
 800cdd4:	f43f af0f 	beq.w	800cbf6 <_scanf_float+0x6e>
 800cdd8:	0591      	lsls	r1, r2, #22
 800cdda:	bf58      	it	pl
 800cddc:	9901      	ldrpl	r1, [sp, #4]
 800cdde:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800cde2:	bf58      	it	pl
 800cde4:	eba9 0101 	subpl.w	r1, r9, r1
 800cde8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800cdec:	bf58      	it	pl
 800cdee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800cdf2:	6022      	str	r2, [r4, #0]
 800cdf4:	f04f 0900 	mov.w	r9, #0
 800cdf8:	e78a      	b.n	800cd10 <_scanf_float+0x188>
 800cdfa:	f04f 0a03 	mov.w	sl, #3
 800cdfe:	e787      	b.n	800cd10 <_scanf_float+0x188>
 800ce00:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ce04:	4639      	mov	r1, r7
 800ce06:	4640      	mov	r0, r8
 800ce08:	4798      	blx	r3
 800ce0a:	2800      	cmp	r0, #0
 800ce0c:	f43f aedf 	beq.w	800cbce <_scanf_float+0x46>
 800ce10:	e6ea      	b.n	800cbe8 <_scanf_float+0x60>
 800ce12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ce16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ce1a:	463a      	mov	r2, r7
 800ce1c:	4640      	mov	r0, r8
 800ce1e:	4798      	blx	r3
 800ce20:	6923      	ldr	r3, [r4, #16]
 800ce22:	3b01      	subs	r3, #1
 800ce24:	6123      	str	r3, [r4, #16]
 800ce26:	e6ec      	b.n	800cc02 <_scanf_float+0x7a>
 800ce28:	1e6b      	subs	r3, r5, #1
 800ce2a:	2b06      	cmp	r3, #6
 800ce2c:	d825      	bhi.n	800ce7a <_scanf_float+0x2f2>
 800ce2e:	2d02      	cmp	r5, #2
 800ce30:	d836      	bhi.n	800cea0 <_scanf_float+0x318>
 800ce32:	455e      	cmp	r6, fp
 800ce34:	f67f aee8 	bls.w	800cc08 <_scanf_float+0x80>
 800ce38:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ce3c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ce40:	463a      	mov	r2, r7
 800ce42:	4640      	mov	r0, r8
 800ce44:	4798      	blx	r3
 800ce46:	6923      	ldr	r3, [r4, #16]
 800ce48:	3b01      	subs	r3, #1
 800ce4a:	6123      	str	r3, [r4, #16]
 800ce4c:	e7f1      	b.n	800ce32 <_scanf_float+0x2aa>
 800ce4e:	9802      	ldr	r0, [sp, #8]
 800ce50:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ce54:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800ce58:	9002      	str	r0, [sp, #8]
 800ce5a:	463a      	mov	r2, r7
 800ce5c:	4640      	mov	r0, r8
 800ce5e:	4798      	blx	r3
 800ce60:	6923      	ldr	r3, [r4, #16]
 800ce62:	3b01      	subs	r3, #1
 800ce64:	6123      	str	r3, [r4, #16]
 800ce66:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce6a:	fa5f fa8a 	uxtb.w	sl, sl
 800ce6e:	f1ba 0f02 	cmp.w	sl, #2
 800ce72:	d1ec      	bne.n	800ce4e <_scanf_float+0x2c6>
 800ce74:	3d03      	subs	r5, #3
 800ce76:	b2ed      	uxtb	r5, r5
 800ce78:	1b76      	subs	r6, r6, r5
 800ce7a:	6823      	ldr	r3, [r4, #0]
 800ce7c:	05da      	lsls	r2, r3, #23
 800ce7e:	d52f      	bpl.n	800cee0 <_scanf_float+0x358>
 800ce80:	055b      	lsls	r3, r3, #21
 800ce82:	d510      	bpl.n	800cea6 <_scanf_float+0x31e>
 800ce84:	455e      	cmp	r6, fp
 800ce86:	f67f aebf 	bls.w	800cc08 <_scanf_float+0x80>
 800ce8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ce8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ce92:	463a      	mov	r2, r7
 800ce94:	4640      	mov	r0, r8
 800ce96:	4798      	blx	r3
 800ce98:	6923      	ldr	r3, [r4, #16]
 800ce9a:	3b01      	subs	r3, #1
 800ce9c:	6123      	str	r3, [r4, #16]
 800ce9e:	e7f1      	b.n	800ce84 <_scanf_float+0x2fc>
 800cea0:	46aa      	mov	sl, r5
 800cea2:	9602      	str	r6, [sp, #8]
 800cea4:	e7df      	b.n	800ce66 <_scanf_float+0x2de>
 800cea6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ceaa:	6923      	ldr	r3, [r4, #16]
 800ceac:	2965      	cmp	r1, #101	; 0x65
 800ceae:	f103 33ff 	add.w	r3, r3, #4294967295
 800ceb2:	f106 35ff 	add.w	r5, r6, #4294967295
 800ceb6:	6123      	str	r3, [r4, #16]
 800ceb8:	d00c      	beq.n	800ced4 <_scanf_float+0x34c>
 800ceba:	2945      	cmp	r1, #69	; 0x45
 800cebc:	d00a      	beq.n	800ced4 <_scanf_float+0x34c>
 800cebe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cec2:	463a      	mov	r2, r7
 800cec4:	4640      	mov	r0, r8
 800cec6:	4798      	blx	r3
 800cec8:	6923      	ldr	r3, [r4, #16]
 800ceca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800cece:	3b01      	subs	r3, #1
 800ced0:	1eb5      	subs	r5, r6, #2
 800ced2:	6123      	str	r3, [r4, #16]
 800ced4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ced8:	463a      	mov	r2, r7
 800ceda:	4640      	mov	r0, r8
 800cedc:	4798      	blx	r3
 800cede:	462e      	mov	r6, r5
 800cee0:	6825      	ldr	r5, [r4, #0]
 800cee2:	f015 0510 	ands.w	r5, r5, #16
 800cee6:	d158      	bne.n	800cf9a <_scanf_float+0x412>
 800cee8:	7035      	strb	r5, [r6, #0]
 800ceea:	6823      	ldr	r3, [r4, #0]
 800ceec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cef4:	d11c      	bne.n	800cf30 <_scanf_float+0x3a8>
 800cef6:	9b01      	ldr	r3, [sp, #4]
 800cef8:	454b      	cmp	r3, r9
 800cefa:	eba3 0209 	sub.w	r2, r3, r9
 800cefe:	d124      	bne.n	800cf4a <_scanf_float+0x3c2>
 800cf00:	2200      	movs	r2, #0
 800cf02:	4659      	mov	r1, fp
 800cf04:	4640      	mov	r0, r8
 800cf06:	f002 fcdf 	bl	800f8c8 <_strtod_r>
 800cf0a:	9b03      	ldr	r3, [sp, #12]
 800cf0c:	6821      	ldr	r1, [r4, #0]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	f011 0f02 	tst.w	r1, #2
 800cf14:	ec57 6b10 	vmov	r6, r7, d0
 800cf18:	f103 0204 	add.w	r2, r3, #4
 800cf1c:	d020      	beq.n	800cf60 <_scanf_float+0x3d8>
 800cf1e:	9903      	ldr	r1, [sp, #12]
 800cf20:	600a      	str	r2, [r1, #0]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	e9c3 6700 	strd	r6, r7, [r3]
 800cf28:	68e3      	ldr	r3, [r4, #12]
 800cf2a:	3301      	adds	r3, #1
 800cf2c:	60e3      	str	r3, [r4, #12]
 800cf2e:	e66c      	b.n	800cc0a <_scanf_float+0x82>
 800cf30:	9b04      	ldr	r3, [sp, #16]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d0e4      	beq.n	800cf00 <_scanf_float+0x378>
 800cf36:	9905      	ldr	r1, [sp, #20]
 800cf38:	230a      	movs	r3, #10
 800cf3a:	462a      	mov	r2, r5
 800cf3c:	3101      	adds	r1, #1
 800cf3e:	4640      	mov	r0, r8
 800cf40:	f002 fd4a 	bl	800f9d8 <_strtol_r>
 800cf44:	9b04      	ldr	r3, [sp, #16]
 800cf46:	9e05      	ldr	r6, [sp, #20]
 800cf48:	1ac2      	subs	r2, r0, r3
 800cf4a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800cf4e:	429e      	cmp	r6, r3
 800cf50:	bf28      	it	cs
 800cf52:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800cf56:	4912      	ldr	r1, [pc, #72]	; (800cfa0 <_scanf_float+0x418>)
 800cf58:	4630      	mov	r0, r6
 800cf5a:	f000 f8e7 	bl	800d12c <siprintf>
 800cf5e:	e7cf      	b.n	800cf00 <_scanf_float+0x378>
 800cf60:	f011 0f04 	tst.w	r1, #4
 800cf64:	9903      	ldr	r1, [sp, #12]
 800cf66:	600a      	str	r2, [r1, #0]
 800cf68:	d1db      	bne.n	800cf22 <_scanf_float+0x39a>
 800cf6a:	f8d3 8000 	ldr.w	r8, [r3]
 800cf6e:	ee10 2a10 	vmov	r2, s0
 800cf72:	ee10 0a10 	vmov	r0, s0
 800cf76:	463b      	mov	r3, r7
 800cf78:	4639      	mov	r1, r7
 800cf7a:	f7f3 fdd7 	bl	8000b2c <__aeabi_dcmpun>
 800cf7e:	b128      	cbz	r0, 800cf8c <_scanf_float+0x404>
 800cf80:	4808      	ldr	r0, [pc, #32]	; (800cfa4 <_scanf_float+0x41c>)
 800cf82:	f000 fa67 	bl	800d454 <nanf>
 800cf86:	ed88 0a00 	vstr	s0, [r8]
 800cf8a:	e7cd      	b.n	800cf28 <_scanf_float+0x3a0>
 800cf8c:	4630      	mov	r0, r6
 800cf8e:	4639      	mov	r1, r7
 800cf90:	f7f3 fe2a 	bl	8000be8 <__aeabi_d2f>
 800cf94:	f8c8 0000 	str.w	r0, [r8]
 800cf98:	e7c6      	b.n	800cf28 <_scanf_float+0x3a0>
 800cf9a:	2500      	movs	r5, #0
 800cf9c:	e635      	b.n	800cc0a <_scanf_float+0x82>
 800cf9e:	bf00      	nop
 800cfa0:	080127ba 	.word	0x080127ba
 800cfa4:	08012b68 	.word	0x08012b68

0800cfa8 <std>:
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	b510      	push	{r4, lr}
 800cfac:	4604      	mov	r4, r0
 800cfae:	e9c0 3300 	strd	r3, r3, [r0]
 800cfb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cfb6:	6083      	str	r3, [r0, #8]
 800cfb8:	8181      	strh	r1, [r0, #12]
 800cfba:	6643      	str	r3, [r0, #100]	; 0x64
 800cfbc:	81c2      	strh	r2, [r0, #14]
 800cfbe:	6183      	str	r3, [r0, #24]
 800cfc0:	4619      	mov	r1, r3
 800cfc2:	2208      	movs	r2, #8
 800cfc4:	305c      	adds	r0, #92	; 0x5c
 800cfc6:	f000 f942 	bl	800d24e <memset>
 800cfca:	4b0d      	ldr	r3, [pc, #52]	; (800d000 <std+0x58>)
 800cfcc:	6263      	str	r3, [r4, #36]	; 0x24
 800cfce:	4b0d      	ldr	r3, [pc, #52]	; (800d004 <std+0x5c>)
 800cfd0:	62a3      	str	r3, [r4, #40]	; 0x28
 800cfd2:	4b0d      	ldr	r3, [pc, #52]	; (800d008 <std+0x60>)
 800cfd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cfd6:	4b0d      	ldr	r3, [pc, #52]	; (800d00c <std+0x64>)
 800cfd8:	6323      	str	r3, [r4, #48]	; 0x30
 800cfda:	4b0d      	ldr	r3, [pc, #52]	; (800d010 <std+0x68>)
 800cfdc:	6224      	str	r4, [r4, #32]
 800cfde:	429c      	cmp	r4, r3
 800cfe0:	d006      	beq.n	800cff0 <std+0x48>
 800cfe2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800cfe6:	4294      	cmp	r4, r2
 800cfe8:	d002      	beq.n	800cff0 <std+0x48>
 800cfea:	33d0      	adds	r3, #208	; 0xd0
 800cfec:	429c      	cmp	r4, r3
 800cfee:	d105      	bne.n	800cffc <std+0x54>
 800cff0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cff8:	f000 ba12 	b.w	800d420 <__retarget_lock_init_recursive>
 800cffc:	bd10      	pop	{r4, pc}
 800cffe:	bf00      	nop
 800d000:	0800d1c5 	.word	0x0800d1c5
 800d004:	0800d1eb 	.word	0x0800d1eb
 800d008:	0800d223 	.word	0x0800d223
 800d00c:	0800d247 	.word	0x0800d247
 800d010:	20008a3c 	.word	0x20008a3c

0800d014 <stdio_exit_handler>:
 800d014:	4a02      	ldr	r2, [pc, #8]	; (800d020 <stdio_exit_handler+0xc>)
 800d016:	4903      	ldr	r1, [pc, #12]	; (800d024 <stdio_exit_handler+0x10>)
 800d018:	4803      	ldr	r0, [pc, #12]	; (800d028 <stdio_exit_handler+0x14>)
 800d01a:	f000 b869 	b.w	800d0f0 <_fwalk_sglue>
 800d01e:	bf00      	nop
 800d020:	20000044 	.word	0x20000044
 800d024:	080103d9 	.word	0x080103d9
 800d028:	20000050 	.word	0x20000050

0800d02c <cleanup_stdio>:
 800d02c:	6841      	ldr	r1, [r0, #4]
 800d02e:	4b0c      	ldr	r3, [pc, #48]	; (800d060 <cleanup_stdio+0x34>)
 800d030:	4299      	cmp	r1, r3
 800d032:	b510      	push	{r4, lr}
 800d034:	4604      	mov	r4, r0
 800d036:	d001      	beq.n	800d03c <cleanup_stdio+0x10>
 800d038:	f003 f9ce 	bl	80103d8 <_fflush_r>
 800d03c:	68a1      	ldr	r1, [r4, #8]
 800d03e:	4b09      	ldr	r3, [pc, #36]	; (800d064 <cleanup_stdio+0x38>)
 800d040:	4299      	cmp	r1, r3
 800d042:	d002      	beq.n	800d04a <cleanup_stdio+0x1e>
 800d044:	4620      	mov	r0, r4
 800d046:	f003 f9c7 	bl	80103d8 <_fflush_r>
 800d04a:	68e1      	ldr	r1, [r4, #12]
 800d04c:	4b06      	ldr	r3, [pc, #24]	; (800d068 <cleanup_stdio+0x3c>)
 800d04e:	4299      	cmp	r1, r3
 800d050:	d004      	beq.n	800d05c <cleanup_stdio+0x30>
 800d052:	4620      	mov	r0, r4
 800d054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d058:	f003 b9be 	b.w	80103d8 <_fflush_r>
 800d05c:	bd10      	pop	{r4, pc}
 800d05e:	bf00      	nop
 800d060:	20008a3c 	.word	0x20008a3c
 800d064:	20008aa4 	.word	0x20008aa4
 800d068:	20008b0c 	.word	0x20008b0c

0800d06c <global_stdio_init.part.0>:
 800d06c:	b510      	push	{r4, lr}
 800d06e:	4b0b      	ldr	r3, [pc, #44]	; (800d09c <global_stdio_init.part.0+0x30>)
 800d070:	4c0b      	ldr	r4, [pc, #44]	; (800d0a0 <global_stdio_init.part.0+0x34>)
 800d072:	4a0c      	ldr	r2, [pc, #48]	; (800d0a4 <global_stdio_init.part.0+0x38>)
 800d074:	601a      	str	r2, [r3, #0]
 800d076:	4620      	mov	r0, r4
 800d078:	2200      	movs	r2, #0
 800d07a:	2104      	movs	r1, #4
 800d07c:	f7ff ff94 	bl	800cfa8 <std>
 800d080:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800d084:	2201      	movs	r2, #1
 800d086:	2109      	movs	r1, #9
 800d088:	f7ff ff8e 	bl	800cfa8 <std>
 800d08c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800d090:	2202      	movs	r2, #2
 800d092:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d096:	2112      	movs	r1, #18
 800d098:	f7ff bf86 	b.w	800cfa8 <std>
 800d09c:	20008b74 	.word	0x20008b74
 800d0a0:	20008a3c 	.word	0x20008a3c
 800d0a4:	0800d015 	.word	0x0800d015

0800d0a8 <__sfp_lock_acquire>:
 800d0a8:	4801      	ldr	r0, [pc, #4]	; (800d0b0 <__sfp_lock_acquire+0x8>)
 800d0aa:	f000 b9ba 	b.w	800d422 <__retarget_lock_acquire_recursive>
 800d0ae:	bf00      	nop
 800d0b0:	20008b7d 	.word	0x20008b7d

0800d0b4 <__sfp_lock_release>:
 800d0b4:	4801      	ldr	r0, [pc, #4]	; (800d0bc <__sfp_lock_release+0x8>)
 800d0b6:	f000 b9b5 	b.w	800d424 <__retarget_lock_release_recursive>
 800d0ba:	bf00      	nop
 800d0bc:	20008b7d 	.word	0x20008b7d

0800d0c0 <__sinit>:
 800d0c0:	b510      	push	{r4, lr}
 800d0c2:	4604      	mov	r4, r0
 800d0c4:	f7ff fff0 	bl	800d0a8 <__sfp_lock_acquire>
 800d0c8:	6a23      	ldr	r3, [r4, #32]
 800d0ca:	b11b      	cbz	r3, 800d0d4 <__sinit+0x14>
 800d0cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0d0:	f7ff bff0 	b.w	800d0b4 <__sfp_lock_release>
 800d0d4:	4b04      	ldr	r3, [pc, #16]	; (800d0e8 <__sinit+0x28>)
 800d0d6:	6223      	str	r3, [r4, #32]
 800d0d8:	4b04      	ldr	r3, [pc, #16]	; (800d0ec <__sinit+0x2c>)
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d1f5      	bne.n	800d0cc <__sinit+0xc>
 800d0e0:	f7ff ffc4 	bl	800d06c <global_stdio_init.part.0>
 800d0e4:	e7f2      	b.n	800d0cc <__sinit+0xc>
 800d0e6:	bf00      	nop
 800d0e8:	0800d02d 	.word	0x0800d02d
 800d0ec:	20008b74 	.word	0x20008b74

0800d0f0 <_fwalk_sglue>:
 800d0f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0f4:	4607      	mov	r7, r0
 800d0f6:	4688      	mov	r8, r1
 800d0f8:	4614      	mov	r4, r2
 800d0fa:	2600      	movs	r6, #0
 800d0fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d100:	f1b9 0901 	subs.w	r9, r9, #1
 800d104:	d505      	bpl.n	800d112 <_fwalk_sglue+0x22>
 800d106:	6824      	ldr	r4, [r4, #0]
 800d108:	2c00      	cmp	r4, #0
 800d10a:	d1f7      	bne.n	800d0fc <_fwalk_sglue+0xc>
 800d10c:	4630      	mov	r0, r6
 800d10e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d112:	89ab      	ldrh	r3, [r5, #12]
 800d114:	2b01      	cmp	r3, #1
 800d116:	d907      	bls.n	800d128 <_fwalk_sglue+0x38>
 800d118:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d11c:	3301      	adds	r3, #1
 800d11e:	d003      	beq.n	800d128 <_fwalk_sglue+0x38>
 800d120:	4629      	mov	r1, r5
 800d122:	4638      	mov	r0, r7
 800d124:	47c0      	blx	r8
 800d126:	4306      	orrs	r6, r0
 800d128:	3568      	adds	r5, #104	; 0x68
 800d12a:	e7e9      	b.n	800d100 <_fwalk_sglue+0x10>

0800d12c <siprintf>:
 800d12c:	b40e      	push	{r1, r2, r3}
 800d12e:	b500      	push	{lr}
 800d130:	b09c      	sub	sp, #112	; 0x70
 800d132:	ab1d      	add	r3, sp, #116	; 0x74
 800d134:	9002      	str	r0, [sp, #8]
 800d136:	9006      	str	r0, [sp, #24]
 800d138:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d13c:	4809      	ldr	r0, [pc, #36]	; (800d164 <siprintf+0x38>)
 800d13e:	9107      	str	r1, [sp, #28]
 800d140:	9104      	str	r1, [sp, #16]
 800d142:	4909      	ldr	r1, [pc, #36]	; (800d168 <siprintf+0x3c>)
 800d144:	f853 2b04 	ldr.w	r2, [r3], #4
 800d148:	9105      	str	r1, [sp, #20]
 800d14a:	6800      	ldr	r0, [r0, #0]
 800d14c:	9301      	str	r3, [sp, #4]
 800d14e:	a902      	add	r1, sp, #8
 800d150:	f002 fc9e 	bl	800fa90 <_svfiprintf_r>
 800d154:	9b02      	ldr	r3, [sp, #8]
 800d156:	2200      	movs	r2, #0
 800d158:	701a      	strb	r2, [r3, #0]
 800d15a:	b01c      	add	sp, #112	; 0x70
 800d15c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d160:	b003      	add	sp, #12
 800d162:	4770      	bx	lr
 800d164:	2000009c 	.word	0x2000009c
 800d168:	ffff0208 	.word	0xffff0208

0800d16c <siscanf>:
 800d16c:	b40e      	push	{r1, r2, r3}
 800d16e:	b510      	push	{r4, lr}
 800d170:	b09f      	sub	sp, #124	; 0x7c
 800d172:	ac21      	add	r4, sp, #132	; 0x84
 800d174:	f44f 7101 	mov.w	r1, #516	; 0x204
 800d178:	f854 2b04 	ldr.w	r2, [r4], #4
 800d17c:	9201      	str	r2, [sp, #4]
 800d17e:	f8ad 101c 	strh.w	r1, [sp, #28]
 800d182:	9004      	str	r0, [sp, #16]
 800d184:	9008      	str	r0, [sp, #32]
 800d186:	f7f3 f873 	bl	8000270 <strlen>
 800d18a:	4b0c      	ldr	r3, [pc, #48]	; (800d1bc <siscanf+0x50>)
 800d18c:	9005      	str	r0, [sp, #20]
 800d18e:	9009      	str	r0, [sp, #36]	; 0x24
 800d190:	930d      	str	r3, [sp, #52]	; 0x34
 800d192:	480b      	ldr	r0, [pc, #44]	; (800d1c0 <siscanf+0x54>)
 800d194:	9a01      	ldr	r2, [sp, #4]
 800d196:	6800      	ldr	r0, [r0, #0]
 800d198:	9403      	str	r4, [sp, #12]
 800d19a:	2300      	movs	r3, #0
 800d19c:	9311      	str	r3, [sp, #68]	; 0x44
 800d19e:	9316      	str	r3, [sp, #88]	; 0x58
 800d1a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d1a4:	f8ad 301e 	strh.w	r3, [sp, #30]
 800d1a8:	a904      	add	r1, sp, #16
 800d1aa:	4623      	mov	r3, r4
 800d1ac:	f002 fdc8 	bl	800fd40 <__ssvfiscanf_r>
 800d1b0:	b01f      	add	sp, #124	; 0x7c
 800d1b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d1b6:	b003      	add	sp, #12
 800d1b8:	4770      	bx	lr
 800d1ba:	bf00      	nop
 800d1bc:	0800d1e7 	.word	0x0800d1e7
 800d1c0:	2000009c 	.word	0x2000009c

0800d1c4 <__sread>:
 800d1c4:	b510      	push	{r4, lr}
 800d1c6:	460c      	mov	r4, r1
 800d1c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1cc:	f000 f8da 	bl	800d384 <_read_r>
 800d1d0:	2800      	cmp	r0, #0
 800d1d2:	bfab      	itete	ge
 800d1d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d1d6:	89a3      	ldrhlt	r3, [r4, #12]
 800d1d8:	181b      	addge	r3, r3, r0
 800d1da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d1de:	bfac      	ite	ge
 800d1e0:	6563      	strge	r3, [r4, #84]	; 0x54
 800d1e2:	81a3      	strhlt	r3, [r4, #12]
 800d1e4:	bd10      	pop	{r4, pc}

0800d1e6 <__seofread>:
 800d1e6:	2000      	movs	r0, #0
 800d1e8:	4770      	bx	lr

0800d1ea <__swrite>:
 800d1ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1ee:	461f      	mov	r7, r3
 800d1f0:	898b      	ldrh	r3, [r1, #12]
 800d1f2:	05db      	lsls	r3, r3, #23
 800d1f4:	4605      	mov	r5, r0
 800d1f6:	460c      	mov	r4, r1
 800d1f8:	4616      	mov	r6, r2
 800d1fa:	d505      	bpl.n	800d208 <__swrite+0x1e>
 800d1fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d200:	2302      	movs	r3, #2
 800d202:	2200      	movs	r2, #0
 800d204:	f000 f8ac 	bl	800d360 <_lseek_r>
 800d208:	89a3      	ldrh	r3, [r4, #12]
 800d20a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d20e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d212:	81a3      	strh	r3, [r4, #12]
 800d214:	4632      	mov	r2, r6
 800d216:	463b      	mov	r3, r7
 800d218:	4628      	mov	r0, r5
 800d21a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d21e:	f000 b8c3 	b.w	800d3a8 <_write_r>

0800d222 <__sseek>:
 800d222:	b510      	push	{r4, lr}
 800d224:	460c      	mov	r4, r1
 800d226:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d22a:	f000 f899 	bl	800d360 <_lseek_r>
 800d22e:	1c43      	adds	r3, r0, #1
 800d230:	89a3      	ldrh	r3, [r4, #12]
 800d232:	bf15      	itete	ne
 800d234:	6560      	strne	r0, [r4, #84]	; 0x54
 800d236:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d23a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d23e:	81a3      	strheq	r3, [r4, #12]
 800d240:	bf18      	it	ne
 800d242:	81a3      	strhne	r3, [r4, #12]
 800d244:	bd10      	pop	{r4, pc}

0800d246 <__sclose>:
 800d246:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d24a:	f000 b823 	b.w	800d294 <_close_r>

0800d24e <memset>:
 800d24e:	4402      	add	r2, r0
 800d250:	4603      	mov	r3, r0
 800d252:	4293      	cmp	r3, r2
 800d254:	d100      	bne.n	800d258 <memset+0xa>
 800d256:	4770      	bx	lr
 800d258:	f803 1b01 	strb.w	r1, [r3], #1
 800d25c:	e7f9      	b.n	800d252 <memset+0x4>

0800d25e <strstr>:
 800d25e:	780a      	ldrb	r2, [r1, #0]
 800d260:	b570      	push	{r4, r5, r6, lr}
 800d262:	b96a      	cbnz	r2, 800d280 <strstr+0x22>
 800d264:	bd70      	pop	{r4, r5, r6, pc}
 800d266:	429a      	cmp	r2, r3
 800d268:	d109      	bne.n	800d27e <strstr+0x20>
 800d26a:	460c      	mov	r4, r1
 800d26c:	4605      	mov	r5, r0
 800d26e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800d272:	2b00      	cmp	r3, #0
 800d274:	d0f6      	beq.n	800d264 <strstr+0x6>
 800d276:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800d27a:	429e      	cmp	r6, r3
 800d27c:	d0f7      	beq.n	800d26e <strstr+0x10>
 800d27e:	3001      	adds	r0, #1
 800d280:	7803      	ldrb	r3, [r0, #0]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d1ef      	bne.n	800d266 <strstr+0x8>
 800d286:	4618      	mov	r0, r3
 800d288:	e7ec      	b.n	800d264 <strstr+0x6>
	...

0800d28c <_localeconv_r>:
 800d28c:	4800      	ldr	r0, [pc, #0]	; (800d290 <_localeconv_r+0x4>)
 800d28e:	4770      	bx	lr
 800d290:	20000190 	.word	0x20000190

0800d294 <_close_r>:
 800d294:	b538      	push	{r3, r4, r5, lr}
 800d296:	4d06      	ldr	r5, [pc, #24]	; (800d2b0 <_close_r+0x1c>)
 800d298:	2300      	movs	r3, #0
 800d29a:	4604      	mov	r4, r0
 800d29c:	4608      	mov	r0, r1
 800d29e:	602b      	str	r3, [r5, #0]
 800d2a0:	f7f5 fe0d 	bl	8002ebe <_close>
 800d2a4:	1c43      	adds	r3, r0, #1
 800d2a6:	d102      	bne.n	800d2ae <_close_r+0x1a>
 800d2a8:	682b      	ldr	r3, [r5, #0]
 800d2aa:	b103      	cbz	r3, 800d2ae <_close_r+0x1a>
 800d2ac:	6023      	str	r3, [r4, #0]
 800d2ae:	bd38      	pop	{r3, r4, r5, pc}
 800d2b0:	20008b78 	.word	0x20008b78

0800d2b4 <_reclaim_reent>:
 800d2b4:	4b29      	ldr	r3, [pc, #164]	; (800d35c <_reclaim_reent+0xa8>)
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	4283      	cmp	r3, r0
 800d2ba:	b570      	push	{r4, r5, r6, lr}
 800d2bc:	4604      	mov	r4, r0
 800d2be:	d04b      	beq.n	800d358 <_reclaim_reent+0xa4>
 800d2c0:	69c3      	ldr	r3, [r0, #28]
 800d2c2:	b143      	cbz	r3, 800d2d6 <_reclaim_reent+0x22>
 800d2c4:	68db      	ldr	r3, [r3, #12]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d144      	bne.n	800d354 <_reclaim_reent+0xa0>
 800d2ca:	69e3      	ldr	r3, [r4, #28]
 800d2cc:	6819      	ldr	r1, [r3, #0]
 800d2ce:	b111      	cbz	r1, 800d2d6 <_reclaim_reent+0x22>
 800d2d0:	4620      	mov	r0, r4
 800d2d2:	f000 ff3f 	bl	800e154 <_free_r>
 800d2d6:	6961      	ldr	r1, [r4, #20]
 800d2d8:	b111      	cbz	r1, 800d2e0 <_reclaim_reent+0x2c>
 800d2da:	4620      	mov	r0, r4
 800d2dc:	f000 ff3a 	bl	800e154 <_free_r>
 800d2e0:	69e1      	ldr	r1, [r4, #28]
 800d2e2:	b111      	cbz	r1, 800d2ea <_reclaim_reent+0x36>
 800d2e4:	4620      	mov	r0, r4
 800d2e6:	f000 ff35 	bl	800e154 <_free_r>
 800d2ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d2ec:	b111      	cbz	r1, 800d2f4 <_reclaim_reent+0x40>
 800d2ee:	4620      	mov	r0, r4
 800d2f0:	f000 ff30 	bl	800e154 <_free_r>
 800d2f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d2f6:	b111      	cbz	r1, 800d2fe <_reclaim_reent+0x4a>
 800d2f8:	4620      	mov	r0, r4
 800d2fa:	f000 ff2b 	bl	800e154 <_free_r>
 800d2fe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d300:	b111      	cbz	r1, 800d308 <_reclaim_reent+0x54>
 800d302:	4620      	mov	r0, r4
 800d304:	f000 ff26 	bl	800e154 <_free_r>
 800d308:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d30a:	b111      	cbz	r1, 800d312 <_reclaim_reent+0x5e>
 800d30c:	4620      	mov	r0, r4
 800d30e:	f000 ff21 	bl	800e154 <_free_r>
 800d312:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800d314:	b111      	cbz	r1, 800d31c <_reclaim_reent+0x68>
 800d316:	4620      	mov	r0, r4
 800d318:	f000 ff1c 	bl	800e154 <_free_r>
 800d31c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800d31e:	b111      	cbz	r1, 800d326 <_reclaim_reent+0x72>
 800d320:	4620      	mov	r0, r4
 800d322:	f000 ff17 	bl	800e154 <_free_r>
 800d326:	6a23      	ldr	r3, [r4, #32]
 800d328:	b1b3      	cbz	r3, 800d358 <_reclaim_reent+0xa4>
 800d32a:	4620      	mov	r0, r4
 800d32c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d330:	4718      	bx	r3
 800d332:	5949      	ldr	r1, [r1, r5]
 800d334:	b941      	cbnz	r1, 800d348 <_reclaim_reent+0x94>
 800d336:	3504      	adds	r5, #4
 800d338:	69e3      	ldr	r3, [r4, #28]
 800d33a:	2d80      	cmp	r5, #128	; 0x80
 800d33c:	68d9      	ldr	r1, [r3, #12]
 800d33e:	d1f8      	bne.n	800d332 <_reclaim_reent+0x7e>
 800d340:	4620      	mov	r0, r4
 800d342:	f000 ff07 	bl	800e154 <_free_r>
 800d346:	e7c0      	b.n	800d2ca <_reclaim_reent+0x16>
 800d348:	680e      	ldr	r6, [r1, #0]
 800d34a:	4620      	mov	r0, r4
 800d34c:	f000 ff02 	bl	800e154 <_free_r>
 800d350:	4631      	mov	r1, r6
 800d352:	e7ef      	b.n	800d334 <_reclaim_reent+0x80>
 800d354:	2500      	movs	r5, #0
 800d356:	e7ef      	b.n	800d338 <_reclaim_reent+0x84>
 800d358:	bd70      	pop	{r4, r5, r6, pc}
 800d35a:	bf00      	nop
 800d35c:	2000009c 	.word	0x2000009c

0800d360 <_lseek_r>:
 800d360:	b538      	push	{r3, r4, r5, lr}
 800d362:	4d07      	ldr	r5, [pc, #28]	; (800d380 <_lseek_r+0x20>)
 800d364:	4604      	mov	r4, r0
 800d366:	4608      	mov	r0, r1
 800d368:	4611      	mov	r1, r2
 800d36a:	2200      	movs	r2, #0
 800d36c:	602a      	str	r2, [r5, #0]
 800d36e:	461a      	mov	r2, r3
 800d370:	f7f5 fdcc 	bl	8002f0c <_lseek>
 800d374:	1c43      	adds	r3, r0, #1
 800d376:	d102      	bne.n	800d37e <_lseek_r+0x1e>
 800d378:	682b      	ldr	r3, [r5, #0]
 800d37a:	b103      	cbz	r3, 800d37e <_lseek_r+0x1e>
 800d37c:	6023      	str	r3, [r4, #0]
 800d37e:	bd38      	pop	{r3, r4, r5, pc}
 800d380:	20008b78 	.word	0x20008b78

0800d384 <_read_r>:
 800d384:	b538      	push	{r3, r4, r5, lr}
 800d386:	4d07      	ldr	r5, [pc, #28]	; (800d3a4 <_read_r+0x20>)
 800d388:	4604      	mov	r4, r0
 800d38a:	4608      	mov	r0, r1
 800d38c:	4611      	mov	r1, r2
 800d38e:	2200      	movs	r2, #0
 800d390:	602a      	str	r2, [r5, #0]
 800d392:	461a      	mov	r2, r3
 800d394:	f7f5 fd5a 	bl	8002e4c <_read>
 800d398:	1c43      	adds	r3, r0, #1
 800d39a:	d102      	bne.n	800d3a2 <_read_r+0x1e>
 800d39c:	682b      	ldr	r3, [r5, #0]
 800d39e:	b103      	cbz	r3, 800d3a2 <_read_r+0x1e>
 800d3a0:	6023      	str	r3, [r4, #0]
 800d3a2:	bd38      	pop	{r3, r4, r5, pc}
 800d3a4:	20008b78 	.word	0x20008b78

0800d3a8 <_write_r>:
 800d3a8:	b538      	push	{r3, r4, r5, lr}
 800d3aa:	4d07      	ldr	r5, [pc, #28]	; (800d3c8 <_write_r+0x20>)
 800d3ac:	4604      	mov	r4, r0
 800d3ae:	4608      	mov	r0, r1
 800d3b0:	4611      	mov	r1, r2
 800d3b2:	2200      	movs	r2, #0
 800d3b4:	602a      	str	r2, [r5, #0]
 800d3b6:	461a      	mov	r2, r3
 800d3b8:	f7f5 fd65 	bl	8002e86 <_write>
 800d3bc:	1c43      	adds	r3, r0, #1
 800d3be:	d102      	bne.n	800d3c6 <_write_r+0x1e>
 800d3c0:	682b      	ldr	r3, [r5, #0]
 800d3c2:	b103      	cbz	r3, 800d3c6 <_write_r+0x1e>
 800d3c4:	6023      	str	r3, [r4, #0]
 800d3c6:	bd38      	pop	{r3, r4, r5, pc}
 800d3c8:	20008b78 	.word	0x20008b78

0800d3cc <__errno>:
 800d3cc:	4b01      	ldr	r3, [pc, #4]	; (800d3d4 <__errno+0x8>)
 800d3ce:	6818      	ldr	r0, [r3, #0]
 800d3d0:	4770      	bx	lr
 800d3d2:	bf00      	nop
 800d3d4:	2000009c 	.word	0x2000009c

0800d3d8 <__libc_init_array>:
 800d3d8:	b570      	push	{r4, r5, r6, lr}
 800d3da:	4d0d      	ldr	r5, [pc, #52]	; (800d410 <__libc_init_array+0x38>)
 800d3dc:	4c0d      	ldr	r4, [pc, #52]	; (800d414 <__libc_init_array+0x3c>)
 800d3de:	1b64      	subs	r4, r4, r5
 800d3e0:	10a4      	asrs	r4, r4, #2
 800d3e2:	2600      	movs	r6, #0
 800d3e4:	42a6      	cmp	r6, r4
 800d3e6:	d109      	bne.n	800d3fc <__libc_init_array+0x24>
 800d3e8:	4d0b      	ldr	r5, [pc, #44]	; (800d418 <__libc_init_array+0x40>)
 800d3ea:	4c0c      	ldr	r4, [pc, #48]	; (800d41c <__libc_init_array+0x44>)
 800d3ec:	f005 f942 	bl	8012674 <_init>
 800d3f0:	1b64      	subs	r4, r4, r5
 800d3f2:	10a4      	asrs	r4, r4, #2
 800d3f4:	2600      	movs	r6, #0
 800d3f6:	42a6      	cmp	r6, r4
 800d3f8:	d105      	bne.n	800d406 <__libc_init_array+0x2e>
 800d3fa:	bd70      	pop	{r4, r5, r6, pc}
 800d3fc:	f855 3b04 	ldr.w	r3, [r5], #4
 800d400:	4798      	blx	r3
 800d402:	3601      	adds	r6, #1
 800d404:	e7ee      	b.n	800d3e4 <__libc_init_array+0xc>
 800d406:	f855 3b04 	ldr.w	r3, [r5], #4
 800d40a:	4798      	blx	r3
 800d40c:	3601      	adds	r6, #1
 800d40e:	e7f2      	b.n	800d3f6 <__libc_init_array+0x1e>
 800d410:	08012c08 	.word	0x08012c08
 800d414:	08012c08 	.word	0x08012c08
 800d418:	08012c08 	.word	0x08012c08
 800d41c:	08012c0c 	.word	0x08012c0c

0800d420 <__retarget_lock_init_recursive>:
 800d420:	4770      	bx	lr

0800d422 <__retarget_lock_acquire_recursive>:
 800d422:	4770      	bx	lr

0800d424 <__retarget_lock_release_recursive>:
 800d424:	4770      	bx	lr

0800d426 <strcpy>:
 800d426:	4603      	mov	r3, r0
 800d428:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d42c:	f803 2b01 	strb.w	r2, [r3], #1
 800d430:	2a00      	cmp	r2, #0
 800d432:	d1f9      	bne.n	800d428 <strcpy+0x2>
 800d434:	4770      	bx	lr

0800d436 <memcpy>:
 800d436:	440a      	add	r2, r1
 800d438:	4291      	cmp	r1, r2
 800d43a:	f100 33ff 	add.w	r3, r0, #4294967295
 800d43e:	d100      	bne.n	800d442 <memcpy+0xc>
 800d440:	4770      	bx	lr
 800d442:	b510      	push	{r4, lr}
 800d444:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d448:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d44c:	4291      	cmp	r1, r2
 800d44e:	d1f9      	bne.n	800d444 <memcpy+0xe>
 800d450:	bd10      	pop	{r4, pc}
	...

0800d454 <nanf>:
 800d454:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d45c <nanf+0x8>
 800d458:	4770      	bx	lr
 800d45a:	bf00      	nop
 800d45c:	7fc00000 	.word	0x7fc00000

0800d460 <quorem>:
 800d460:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d464:	6903      	ldr	r3, [r0, #16]
 800d466:	690c      	ldr	r4, [r1, #16]
 800d468:	42a3      	cmp	r3, r4
 800d46a:	4607      	mov	r7, r0
 800d46c:	db7e      	blt.n	800d56c <quorem+0x10c>
 800d46e:	3c01      	subs	r4, #1
 800d470:	f101 0814 	add.w	r8, r1, #20
 800d474:	f100 0514 	add.w	r5, r0, #20
 800d478:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d47c:	9301      	str	r3, [sp, #4]
 800d47e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d482:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d486:	3301      	adds	r3, #1
 800d488:	429a      	cmp	r2, r3
 800d48a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d48e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d492:	fbb2 f6f3 	udiv	r6, r2, r3
 800d496:	d331      	bcc.n	800d4fc <quorem+0x9c>
 800d498:	f04f 0e00 	mov.w	lr, #0
 800d49c:	4640      	mov	r0, r8
 800d49e:	46ac      	mov	ip, r5
 800d4a0:	46f2      	mov	sl, lr
 800d4a2:	f850 2b04 	ldr.w	r2, [r0], #4
 800d4a6:	b293      	uxth	r3, r2
 800d4a8:	fb06 e303 	mla	r3, r6, r3, lr
 800d4ac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d4b0:	0c1a      	lsrs	r2, r3, #16
 800d4b2:	b29b      	uxth	r3, r3
 800d4b4:	ebaa 0303 	sub.w	r3, sl, r3
 800d4b8:	f8dc a000 	ldr.w	sl, [ip]
 800d4bc:	fa13 f38a 	uxtah	r3, r3, sl
 800d4c0:	fb06 220e 	mla	r2, r6, lr, r2
 800d4c4:	9300      	str	r3, [sp, #0]
 800d4c6:	9b00      	ldr	r3, [sp, #0]
 800d4c8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d4cc:	b292      	uxth	r2, r2
 800d4ce:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d4d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d4d6:	f8bd 3000 	ldrh.w	r3, [sp]
 800d4da:	4581      	cmp	r9, r0
 800d4dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4e0:	f84c 3b04 	str.w	r3, [ip], #4
 800d4e4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d4e8:	d2db      	bcs.n	800d4a2 <quorem+0x42>
 800d4ea:	f855 300b 	ldr.w	r3, [r5, fp]
 800d4ee:	b92b      	cbnz	r3, 800d4fc <quorem+0x9c>
 800d4f0:	9b01      	ldr	r3, [sp, #4]
 800d4f2:	3b04      	subs	r3, #4
 800d4f4:	429d      	cmp	r5, r3
 800d4f6:	461a      	mov	r2, r3
 800d4f8:	d32c      	bcc.n	800d554 <quorem+0xf4>
 800d4fa:	613c      	str	r4, [r7, #16]
 800d4fc:	4638      	mov	r0, r7
 800d4fe:	f001 f9ef 	bl	800e8e0 <__mcmp>
 800d502:	2800      	cmp	r0, #0
 800d504:	db22      	blt.n	800d54c <quorem+0xec>
 800d506:	3601      	adds	r6, #1
 800d508:	4629      	mov	r1, r5
 800d50a:	2000      	movs	r0, #0
 800d50c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d510:	f8d1 c000 	ldr.w	ip, [r1]
 800d514:	b293      	uxth	r3, r2
 800d516:	1ac3      	subs	r3, r0, r3
 800d518:	0c12      	lsrs	r2, r2, #16
 800d51a:	fa13 f38c 	uxtah	r3, r3, ip
 800d51e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800d522:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d526:	b29b      	uxth	r3, r3
 800d528:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d52c:	45c1      	cmp	r9, r8
 800d52e:	f841 3b04 	str.w	r3, [r1], #4
 800d532:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d536:	d2e9      	bcs.n	800d50c <quorem+0xac>
 800d538:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d53c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d540:	b922      	cbnz	r2, 800d54c <quorem+0xec>
 800d542:	3b04      	subs	r3, #4
 800d544:	429d      	cmp	r5, r3
 800d546:	461a      	mov	r2, r3
 800d548:	d30a      	bcc.n	800d560 <quorem+0x100>
 800d54a:	613c      	str	r4, [r7, #16]
 800d54c:	4630      	mov	r0, r6
 800d54e:	b003      	add	sp, #12
 800d550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d554:	6812      	ldr	r2, [r2, #0]
 800d556:	3b04      	subs	r3, #4
 800d558:	2a00      	cmp	r2, #0
 800d55a:	d1ce      	bne.n	800d4fa <quorem+0x9a>
 800d55c:	3c01      	subs	r4, #1
 800d55e:	e7c9      	b.n	800d4f4 <quorem+0x94>
 800d560:	6812      	ldr	r2, [r2, #0]
 800d562:	3b04      	subs	r3, #4
 800d564:	2a00      	cmp	r2, #0
 800d566:	d1f0      	bne.n	800d54a <quorem+0xea>
 800d568:	3c01      	subs	r4, #1
 800d56a:	e7eb      	b.n	800d544 <quorem+0xe4>
 800d56c:	2000      	movs	r0, #0
 800d56e:	e7ee      	b.n	800d54e <quorem+0xee>

0800d570 <_dtoa_r>:
 800d570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d574:	ed2d 8b04 	vpush	{d8-d9}
 800d578:	69c5      	ldr	r5, [r0, #28]
 800d57a:	b093      	sub	sp, #76	; 0x4c
 800d57c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d580:	ec57 6b10 	vmov	r6, r7, d0
 800d584:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d588:	9107      	str	r1, [sp, #28]
 800d58a:	4604      	mov	r4, r0
 800d58c:	920a      	str	r2, [sp, #40]	; 0x28
 800d58e:	930d      	str	r3, [sp, #52]	; 0x34
 800d590:	b975      	cbnz	r5, 800d5b0 <_dtoa_r+0x40>
 800d592:	2010      	movs	r0, #16
 800d594:	f000 fe2a 	bl	800e1ec <malloc>
 800d598:	4602      	mov	r2, r0
 800d59a:	61e0      	str	r0, [r4, #28]
 800d59c:	b920      	cbnz	r0, 800d5a8 <_dtoa_r+0x38>
 800d59e:	4bae      	ldr	r3, [pc, #696]	; (800d858 <_dtoa_r+0x2e8>)
 800d5a0:	21ef      	movs	r1, #239	; 0xef
 800d5a2:	48ae      	ldr	r0, [pc, #696]	; (800d85c <_dtoa_r+0x2ec>)
 800d5a4:	f002 fff8 	bl	8010598 <__assert_func>
 800d5a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d5ac:	6005      	str	r5, [r0, #0]
 800d5ae:	60c5      	str	r5, [r0, #12]
 800d5b0:	69e3      	ldr	r3, [r4, #28]
 800d5b2:	6819      	ldr	r1, [r3, #0]
 800d5b4:	b151      	cbz	r1, 800d5cc <_dtoa_r+0x5c>
 800d5b6:	685a      	ldr	r2, [r3, #4]
 800d5b8:	604a      	str	r2, [r1, #4]
 800d5ba:	2301      	movs	r3, #1
 800d5bc:	4093      	lsls	r3, r2
 800d5be:	608b      	str	r3, [r1, #8]
 800d5c0:	4620      	mov	r0, r4
 800d5c2:	f000 ff07 	bl	800e3d4 <_Bfree>
 800d5c6:	69e3      	ldr	r3, [r4, #28]
 800d5c8:	2200      	movs	r2, #0
 800d5ca:	601a      	str	r2, [r3, #0]
 800d5cc:	1e3b      	subs	r3, r7, #0
 800d5ce:	bfbb      	ittet	lt
 800d5d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d5d4:	9303      	strlt	r3, [sp, #12]
 800d5d6:	2300      	movge	r3, #0
 800d5d8:	2201      	movlt	r2, #1
 800d5da:	bfac      	ite	ge
 800d5dc:	f8c8 3000 	strge.w	r3, [r8]
 800d5e0:	f8c8 2000 	strlt.w	r2, [r8]
 800d5e4:	4b9e      	ldr	r3, [pc, #632]	; (800d860 <_dtoa_r+0x2f0>)
 800d5e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d5ea:	ea33 0308 	bics.w	r3, r3, r8
 800d5ee:	d11b      	bne.n	800d628 <_dtoa_r+0xb8>
 800d5f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d5f2:	f242 730f 	movw	r3, #9999	; 0x270f
 800d5f6:	6013      	str	r3, [r2, #0]
 800d5f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800d5fc:	4333      	orrs	r3, r6
 800d5fe:	f000 8593 	beq.w	800e128 <_dtoa_r+0xbb8>
 800d602:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d604:	b963      	cbnz	r3, 800d620 <_dtoa_r+0xb0>
 800d606:	4b97      	ldr	r3, [pc, #604]	; (800d864 <_dtoa_r+0x2f4>)
 800d608:	e027      	b.n	800d65a <_dtoa_r+0xea>
 800d60a:	4b97      	ldr	r3, [pc, #604]	; (800d868 <_dtoa_r+0x2f8>)
 800d60c:	9300      	str	r3, [sp, #0]
 800d60e:	3308      	adds	r3, #8
 800d610:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d612:	6013      	str	r3, [r2, #0]
 800d614:	9800      	ldr	r0, [sp, #0]
 800d616:	b013      	add	sp, #76	; 0x4c
 800d618:	ecbd 8b04 	vpop	{d8-d9}
 800d61c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d620:	4b90      	ldr	r3, [pc, #576]	; (800d864 <_dtoa_r+0x2f4>)
 800d622:	9300      	str	r3, [sp, #0]
 800d624:	3303      	adds	r3, #3
 800d626:	e7f3      	b.n	800d610 <_dtoa_r+0xa0>
 800d628:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d62c:	2200      	movs	r2, #0
 800d62e:	ec51 0b17 	vmov	r0, r1, d7
 800d632:	eeb0 8a47 	vmov.f32	s16, s14
 800d636:	eef0 8a67 	vmov.f32	s17, s15
 800d63a:	2300      	movs	r3, #0
 800d63c:	f7f3 fa44 	bl	8000ac8 <__aeabi_dcmpeq>
 800d640:	4681      	mov	r9, r0
 800d642:	b160      	cbz	r0, 800d65e <_dtoa_r+0xee>
 800d644:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d646:	2301      	movs	r3, #1
 800d648:	6013      	str	r3, [r2, #0]
 800d64a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	f000 8568 	beq.w	800e122 <_dtoa_r+0xbb2>
 800d652:	4b86      	ldr	r3, [pc, #536]	; (800d86c <_dtoa_r+0x2fc>)
 800d654:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d656:	6013      	str	r3, [r2, #0]
 800d658:	3b01      	subs	r3, #1
 800d65a:	9300      	str	r3, [sp, #0]
 800d65c:	e7da      	b.n	800d614 <_dtoa_r+0xa4>
 800d65e:	aa10      	add	r2, sp, #64	; 0x40
 800d660:	a911      	add	r1, sp, #68	; 0x44
 800d662:	4620      	mov	r0, r4
 800d664:	eeb0 0a48 	vmov.f32	s0, s16
 800d668:	eef0 0a68 	vmov.f32	s1, s17
 800d66c:	f001 fa4e 	bl	800eb0c <__d2b>
 800d670:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d674:	4682      	mov	sl, r0
 800d676:	2d00      	cmp	r5, #0
 800d678:	d07f      	beq.n	800d77a <_dtoa_r+0x20a>
 800d67a:	ee18 3a90 	vmov	r3, s17
 800d67e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d682:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800d686:	ec51 0b18 	vmov	r0, r1, d8
 800d68a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d68e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d692:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800d696:	4619      	mov	r1, r3
 800d698:	2200      	movs	r2, #0
 800d69a:	4b75      	ldr	r3, [pc, #468]	; (800d870 <_dtoa_r+0x300>)
 800d69c:	f7f2 fdf4 	bl	8000288 <__aeabi_dsub>
 800d6a0:	a367      	add	r3, pc, #412	; (adr r3, 800d840 <_dtoa_r+0x2d0>)
 800d6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a6:	f7f2 ffa7 	bl	80005f8 <__aeabi_dmul>
 800d6aa:	a367      	add	r3, pc, #412	; (adr r3, 800d848 <_dtoa_r+0x2d8>)
 800d6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b0:	f7f2 fdec 	bl	800028c <__adddf3>
 800d6b4:	4606      	mov	r6, r0
 800d6b6:	4628      	mov	r0, r5
 800d6b8:	460f      	mov	r7, r1
 800d6ba:	f7f2 ff33 	bl	8000524 <__aeabi_i2d>
 800d6be:	a364      	add	r3, pc, #400	; (adr r3, 800d850 <_dtoa_r+0x2e0>)
 800d6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c4:	f7f2 ff98 	bl	80005f8 <__aeabi_dmul>
 800d6c8:	4602      	mov	r2, r0
 800d6ca:	460b      	mov	r3, r1
 800d6cc:	4630      	mov	r0, r6
 800d6ce:	4639      	mov	r1, r7
 800d6d0:	f7f2 fddc 	bl	800028c <__adddf3>
 800d6d4:	4606      	mov	r6, r0
 800d6d6:	460f      	mov	r7, r1
 800d6d8:	f7f3 fa3e 	bl	8000b58 <__aeabi_d2iz>
 800d6dc:	2200      	movs	r2, #0
 800d6de:	4683      	mov	fp, r0
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	4630      	mov	r0, r6
 800d6e4:	4639      	mov	r1, r7
 800d6e6:	f7f3 f9f9 	bl	8000adc <__aeabi_dcmplt>
 800d6ea:	b148      	cbz	r0, 800d700 <_dtoa_r+0x190>
 800d6ec:	4658      	mov	r0, fp
 800d6ee:	f7f2 ff19 	bl	8000524 <__aeabi_i2d>
 800d6f2:	4632      	mov	r2, r6
 800d6f4:	463b      	mov	r3, r7
 800d6f6:	f7f3 f9e7 	bl	8000ac8 <__aeabi_dcmpeq>
 800d6fa:	b908      	cbnz	r0, 800d700 <_dtoa_r+0x190>
 800d6fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d700:	f1bb 0f16 	cmp.w	fp, #22
 800d704:	d857      	bhi.n	800d7b6 <_dtoa_r+0x246>
 800d706:	4b5b      	ldr	r3, [pc, #364]	; (800d874 <_dtoa_r+0x304>)
 800d708:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d710:	ec51 0b18 	vmov	r0, r1, d8
 800d714:	f7f3 f9e2 	bl	8000adc <__aeabi_dcmplt>
 800d718:	2800      	cmp	r0, #0
 800d71a:	d04e      	beq.n	800d7ba <_dtoa_r+0x24a>
 800d71c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d720:	2300      	movs	r3, #0
 800d722:	930c      	str	r3, [sp, #48]	; 0x30
 800d724:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d726:	1b5b      	subs	r3, r3, r5
 800d728:	1e5a      	subs	r2, r3, #1
 800d72a:	bf45      	ittet	mi
 800d72c:	f1c3 0301 	rsbmi	r3, r3, #1
 800d730:	9305      	strmi	r3, [sp, #20]
 800d732:	2300      	movpl	r3, #0
 800d734:	2300      	movmi	r3, #0
 800d736:	9206      	str	r2, [sp, #24]
 800d738:	bf54      	ite	pl
 800d73a:	9305      	strpl	r3, [sp, #20]
 800d73c:	9306      	strmi	r3, [sp, #24]
 800d73e:	f1bb 0f00 	cmp.w	fp, #0
 800d742:	db3c      	blt.n	800d7be <_dtoa_r+0x24e>
 800d744:	9b06      	ldr	r3, [sp, #24]
 800d746:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800d74a:	445b      	add	r3, fp
 800d74c:	9306      	str	r3, [sp, #24]
 800d74e:	2300      	movs	r3, #0
 800d750:	9308      	str	r3, [sp, #32]
 800d752:	9b07      	ldr	r3, [sp, #28]
 800d754:	2b09      	cmp	r3, #9
 800d756:	d868      	bhi.n	800d82a <_dtoa_r+0x2ba>
 800d758:	2b05      	cmp	r3, #5
 800d75a:	bfc4      	itt	gt
 800d75c:	3b04      	subgt	r3, #4
 800d75e:	9307      	strgt	r3, [sp, #28]
 800d760:	9b07      	ldr	r3, [sp, #28]
 800d762:	f1a3 0302 	sub.w	r3, r3, #2
 800d766:	bfcc      	ite	gt
 800d768:	2500      	movgt	r5, #0
 800d76a:	2501      	movle	r5, #1
 800d76c:	2b03      	cmp	r3, #3
 800d76e:	f200 8085 	bhi.w	800d87c <_dtoa_r+0x30c>
 800d772:	e8df f003 	tbb	[pc, r3]
 800d776:	3b2e      	.short	0x3b2e
 800d778:	5839      	.short	0x5839
 800d77a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d77e:	441d      	add	r5, r3
 800d780:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d784:	2b20      	cmp	r3, #32
 800d786:	bfc1      	itttt	gt
 800d788:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d78c:	fa08 f803 	lslgt.w	r8, r8, r3
 800d790:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800d794:	fa26 f303 	lsrgt.w	r3, r6, r3
 800d798:	bfd6      	itet	le
 800d79a:	f1c3 0320 	rsble	r3, r3, #32
 800d79e:	ea48 0003 	orrgt.w	r0, r8, r3
 800d7a2:	fa06 f003 	lslle.w	r0, r6, r3
 800d7a6:	f7f2 fead 	bl	8000504 <__aeabi_ui2d>
 800d7aa:	2201      	movs	r2, #1
 800d7ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800d7b0:	3d01      	subs	r5, #1
 800d7b2:	920e      	str	r2, [sp, #56]	; 0x38
 800d7b4:	e76f      	b.n	800d696 <_dtoa_r+0x126>
 800d7b6:	2301      	movs	r3, #1
 800d7b8:	e7b3      	b.n	800d722 <_dtoa_r+0x1b2>
 800d7ba:	900c      	str	r0, [sp, #48]	; 0x30
 800d7bc:	e7b2      	b.n	800d724 <_dtoa_r+0x1b4>
 800d7be:	9b05      	ldr	r3, [sp, #20]
 800d7c0:	eba3 030b 	sub.w	r3, r3, fp
 800d7c4:	9305      	str	r3, [sp, #20]
 800d7c6:	f1cb 0300 	rsb	r3, fp, #0
 800d7ca:	9308      	str	r3, [sp, #32]
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7d0:	e7bf      	b.n	800d752 <_dtoa_r+0x1e2>
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	9309      	str	r3, [sp, #36]	; 0x24
 800d7d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	dc52      	bgt.n	800d882 <_dtoa_r+0x312>
 800d7dc:	2301      	movs	r3, #1
 800d7de:	9301      	str	r3, [sp, #4]
 800d7e0:	9304      	str	r3, [sp, #16]
 800d7e2:	461a      	mov	r2, r3
 800d7e4:	920a      	str	r2, [sp, #40]	; 0x28
 800d7e6:	e00b      	b.n	800d800 <_dtoa_r+0x290>
 800d7e8:	2301      	movs	r3, #1
 800d7ea:	e7f3      	b.n	800d7d4 <_dtoa_r+0x264>
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	9309      	str	r3, [sp, #36]	; 0x24
 800d7f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d7f2:	445b      	add	r3, fp
 800d7f4:	9301      	str	r3, [sp, #4]
 800d7f6:	3301      	adds	r3, #1
 800d7f8:	2b01      	cmp	r3, #1
 800d7fa:	9304      	str	r3, [sp, #16]
 800d7fc:	bfb8      	it	lt
 800d7fe:	2301      	movlt	r3, #1
 800d800:	69e0      	ldr	r0, [r4, #28]
 800d802:	2100      	movs	r1, #0
 800d804:	2204      	movs	r2, #4
 800d806:	f102 0614 	add.w	r6, r2, #20
 800d80a:	429e      	cmp	r6, r3
 800d80c:	d93d      	bls.n	800d88a <_dtoa_r+0x31a>
 800d80e:	6041      	str	r1, [r0, #4]
 800d810:	4620      	mov	r0, r4
 800d812:	f000 fd9f 	bl	800e354 <_Balloc>
 800d816:	9000      	str	r0, [sp, #0]
 800d818:	2800      	cmp	r0, #0
 800d81a:	d139      	bne.n	800d890 <_dtoa_r+0x320>
 800d81c:	4b16      	ldr	r3, [pc, #88]	; (800d878 <_dtoa_r+0x308>)
 800d81e:	4602      	mov	r2, r0
 800d820:	f240 11af 	movw	r1, #431	; 0x1af
 800d824:	e6bd      	b.n	800d5a2 <_dtoa_r+0x32>
 800d826:	2301      	movs	r3, #1
 800d828:	e7e1      	b.n	800d7ee <_dtoa_r+0x27e>
 800d82a:	2501      	movs	r5, #1
 800d82c:	2300      	movs	r3, #0
 800d82e:	9307      	str	r3, [sp, #28]
 800d830:	9509      	str	r5, [sp, #36]	; 0x24
 800d832:	f04f 33ff 	mov.w	r3, #4294967295
 800d836:	9301      	str	r3, [sp, #4]
 800d838:	9304      	str	r3, [sp, #16]
 800d83a:	2200      	movs	r2, #0
 800d83c:	2312      	movs	r3, #18
 800d83e:	e7d1      	b.n	800d7e4 <_dtoa_r+0x274>
 800d840:	636f4361 	.word	0x636f4361
 800d844:	3fd287a7 	.word	0x3fd287a7
 800d848:	8b60c8b3 	.word	0x8b60c8b3
 800d84c:	3fc68a28 	.word	0x3fc68a28
 800d850:	509f79fb 	.word	0x509f79fb
 800d854:	3fd34413 	.word	0x3fd34413
 800d858:	080127cc 	.word	0x080127cc
 800d85c:	080127e3 	.word	0x080127e3
 800d860:	7ff00000 	.word	0x7ff00000
 800d864:	080127c8 	.word	0x080127c8
 800d868:	080127bf 	.word	0x080127bf
 800d86c:	08012b21 	.word	0x08012b21
 800d870:	3ff80000 	.word	0x3ff80000
 800d874:	080128d0 	.word	0x080128d0
 800d878:	0801283b 	.word	0x0801283b
 800d87c:	2301      	movs	r3, #1
 800d87e:	9309      	str	r3, [sp, #36]	; 0x24
 800d880:	e7d7      	b.n	800d832 <_dtoa_r+0x2c2>
 800d882:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d884:	9301      	str	r3, [sp, #4]
 800d886:	9304      	str	r3, [sp, #16]
 800d888:	e7ba      	b.n	800d800 <_dtoa_r+0x290>
 800d88a:	3101      	adds	r1, #1
 800d88c:	0052      	lsls	r2, r2, #1
 800d88e:	e7ba      	b.n	800d806 <_dtoa_r+0x296>
 800d890:	69e3      	ldr	r3, [r4, #28]
 800d892:	9a00      	ldr	r2, [sp, #0]
 800d894:	601a      	str	r2, [r3, #0]
 800d896:	9b04      	ldr	r3, [sp, #16]
 800d898:	2b0e      	cmp	r3, #14
 800d89a:	f200 80a8 	bhi.w	800d9ee <_dtoa_r+0x47e>
 800d89e:	2d00      	cmp	r5, #0
 800d8a0:	f000 80a5 	beq.w	800d9ee <_dtoa_r+0x47e>
 800d8a4:	f1bb 0f00 	cmp.w	fp, #0
 800d8a8:	dd38      	ble.n	800d91c <_dtoa_r+0x3ac>
 800d8aa:	4bc0      	ldr	r3, [pc, #768]	; (800dbac <_dtoa_r+0x63c>)
 800d8ac:	f00b 020f 	and.w	r2, fp, #15
 800d8b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d8b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800d8b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800d8bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 800d8c0:	d019      	beq.n	800d8f6 <_dtoa_r+0x386>
 800d8c2:	4bbb      	ldr	r3, [pc, #748]	; (800dbb0 <_dtoa_r+0x640>)
 800d8c4:	ec51 0b18 	vmov	r0, r1, d8
 800d8c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d8cc:	f7f2 ffbe 	bl	800084c <__aeabi_ddiv>
 800d8d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8d4:	f008 080f 	and.w	r8, r8, #15
 800d8d8:	2503      	movs	r5, #3
 800d8da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800dbb0 <_dtoa_r+0x640>
 800d8de:	f1b8 0f00 	cmp.w	r8, #0
 800d8e2:	d10a      	bne.n	800d8fa <_dtoa_r+0x38a>
 800d8e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8e8:	4632      	mov	r2, r6
 800d8ea:	463b      	mov	r3, r7
 800d8ec:	f7f2 ffae 	bl	800084c <__aeabi_ddiv>
 800d8f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8f4:	e02b      	b.n	800d94e <_dtoa_r+0x3de>
 800d8f6:	2502      	movs	r5, #2
 800d8f8:	e7ef      	b.n	800d8da <_dtoa_r+0x36a>
 800d8fa:	f018 0f01 	tst.w	r8, #1
 800d8fe:	d008      	beq.n	800d912 <_dtoa_r+0x3a2>
 800d900:	4630      	mov	r0, r6
 800d902:	4639      	mov	r1, r7
 800d904:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d908:	f7f2 fe76 	bl	80005f8 <__aeabi_dmul>
 800d90c:	3501      	adds	r5, #1
 800d90e:	4606      	mov	r6, r0
 800d910:	460f      	mov	r7, r1
 800d912:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d916:	f109 0908 	add.w	r9, r9, #8
 800d91a:	e7e0      	b.n	800d8de <_dtoa_r+0x36e>
 800d91c:	f000 809f 	beq.w	800da5e <_dtoa_r+0x4ee>
 800d920:	f1cb 0600 	rsb	r6, fp, #0
 800d924:	4ba1      	ldr	r3, [pc, #644]	; (800dbac <_dtoa_r+0x63c>)
 800d926:	4fa2      	ldr	r7, [pc, #648]	; (800dbb0 <_dtoa_r+0x640>)
 800d928:	f006 020f 	and.w	r2, r6, #15
 800d92c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d934:	ec51 0b18 	vmov	r0, r1, d8
 800d938:	f7f2 fe5e 	bl	80005f8 <__aeabi_dmul>
 800d93c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d940:	1136      	asrs	r6, r6, #4
 800d942:	2300      	movs	r3, #0
 800d944:	2502      	movs	r5, #2
 800d946:	2e00      	cmp	r6, #0
 800d948:	d17e      	bne.n	800da48 <_dtoa_r+0x4d8>
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d1d0      	bne.n	800d8f0 <_dtoa_r+0x380>
 800d94e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d950:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d954:	2b00      	cmp	r3, #0
 800d956:	f000 8084 	beq.w	800da62 <_dtoa_r+0x4f2>
 800d95a:	4b96      	ldr	r3, [pc, #600]	; (800dbb4 <_dtoa_r+0x644>)
 800d95c:	2200      	movs	r2, #0
 800d95e:	4640      	mov	r0, r8
 800d960:	4649      	mov	r1, r9
 800d962:	f7f3 f8bb 	bl	8000adc <__aeabi_dcmplt>
 800d966:	2800      	cmp	r0, #0
 800d968:	d07b      	beq.n	800da62 <_dtoa_r+0x4f2>
 800d96a:	9b04      	ldr	r3, [sp, #16]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d078      	beq.n	800da62 <_dtoa_r+0x4f2>
 800d970:	9b01      	ldr	r3, [sp, #4]
 800d972:	2b00      	cmp	r3, #0
 800d974:	dd39      	ble.n	800d9ea <_dtoa_r+0x47a>
 800d976:	4b90      	ldr	r3, [pc, #576]	; (800dbb8 <_dtoa_r+0x648>)
 800d978:	2200      	movs	r2, #0
 800d97a:	4640      	mov	r0, r8
 800d97c:	4649      	mov	r1, r9
 800d97e:	f7f2 fe3b 	bl	80005f8 <__aeabi_dmul>
 800d982:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d986:	9e01      	ldr	r6, [sp, #4]
 800d988:	f10b 37ff 	add.w	r7, fp, #4294967295
 800d98c:	3501      	adds	r5, #1
 800d98e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d992:	4628      	mov	r0, r5
 800d994:	f7f2 fdc6 	bl	8000524 <__aeabi_i2d>
 800d998:	4642      	mov	r2, r8
 800d99a:	464b      	mov	r3, r9
 800d99c:	f7f2 fe2c 	bl	80005f8 <__aeabi_dmul>
 800d9a0:	4b86      	ldr	r3, [pc, #536]	; (800dbbc <_dtoa_r+0x64c>)
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	f7f2 fc72 	bl	800028c <__adddf3>
 800d9a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d9ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9b0:	9303      	str	r3, [sp, #12]
 800d9b2:	2e00      	cmp	r6, #0
 800d9b4:	d158      	bne.n	800da68 <_dtoa_r+0x4f8>
 800d9b6:	4b82      	ldr	r3, [pc, #520]	; (800dbc0 <_dtoa_r+0x650>)
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	4640      	mov	r0, r8
 800d9bc:	4649      	mov	r1, r9
 800d9be:	f7f2 fc63 	bl	8000288 <__aeabi_dsub>
 800d9c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d9c6:	4680      	mov	r8, r0
 800d9c8:	4689      	mov	r9, r1
 800d9ca:	f7f3 f8a5 	bl	8000b18 <__aeabi_dcmpgt>
 800d9ce:	2800      	cmp	r0, #0
 800d9d0:	f040 8296 	bne.w	800df00 <_dtoa_r+0x990>
 800d9d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d9d8:	4640      	mov	r0, r8
 800d9da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d9de:	4649      	mov	r1, r9
 800d9e0:	f7f3 f87c 	bl	8000adc <__aeabi_dcmplt>
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	f040 8289 	bne.w	800defc <_dtoa_r+0x98c>
 800d9ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d9ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	f2c0 814e 	blt.w	800dc92 <_dtoa_r+0x722>
 800d9f6:	f1bb 0f0e 	cmp.w	fp, #14
 800d9fa:	f300 814a 	bgt.w	800dc92 <_dtoa_r+0x722>
 800d9fe:	4b6b      	ldr	r3, [pc, #428]	; (800dbac <_dtoa_r+0x63c>)
 800da00:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800da04:	e9d3 8900 	ldrd	r8, r9, [r3]
 800da08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	f280 80dc 	bge.w	800dbc8 <_dtoa_r+0x658>
 800da10:	9b04      	ldr	r3, [sp, #16]
 800da12:	2b00      	cmp	r3, #0
 800da14:	f300 80d8 	bgt.w	800dbc8 <_dtoa_r+0x658>
 800da18:	f040 826f 	bne.w	800defa <_dtoa_r+0x98a>
 800da1c:	4b68      	ldr	r3, [pc, #416]	; (800dbc0 <_dtoa_r+0x650>)
 800da1e:	2200      	movs	r2, #0
 800da20:	4640      	mov	r0, r8
 800da22:	4649      	mov	r1, r9
 800da24:	f7f2 fde8 	bl	80005f8 <__aeabi_dmul>
 800da28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800da2c:	f7f3 f86a 	bl	8000b04 <__aeabi_dcmpge>
 800da30:	9e04      	ldr	r6, [sp, #16]
 800da32:	4637      	mov	r7, r6
 800da34:	2800      	cmp	r0, #0
 800da36:	f040 8245 	bne.w	800dec4 <_dtoa_r+0x954>
 800da3a:	9d00      	ldr	r5, [sp, #0]
 800da3c:	2331      	movs	r3, #49	; 0x31
 800da3e:	f805 3b01 	strb.w	r3, [r5], #1
 800da42:	f10b 0b01 	add.w	fp, fp, #1
 800da46:	e241      	b.n	800decc <_dtoa_r+0x95c>
 800da48:	07f2      	lsls	r2, r6, #31
 800da4a:	d505      	bpl.n	800da58 <_dtoa_r+0x4e8>
 800da4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da50:	f7f2 fdd2 	bl	80005f8 <__aeabi_dmul>
 800da54:	3501      	adds	r5, #1
 800da56:	2301      	movs	r3, #1
 800da58:	1076      	asrs	r6, r6, #1
 800da5a:	3708      	adds	r7, #8
 800da5c:	e773      	b.n	800d946 <_dtoa_r+0x3d6>
 800da5e:	2502      	movs	r5, #2
 800da60:	e775      	b.n	800d94e <_dtoa_r+0x3de>
 800da62:	9e04      	ldr	r6, [sp, #16]
 800da64:	465f      	mov	r7, fp
 800da66:	e792      	b.n	800d98e <_dtoa_r+0x41e>
 800da68:	9900      	ldr	r1, [sp, #0]
 800da6a:	4b50      	ldr	r3, [pc, #320]	; (800dbac <_dtoa_r+0x63c>)
 800da6c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800da70:	4431      	add	r1, r6
 800da72:	9102      	str	r1, [sp, #8]
 800da74:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da76:	eeb0 9a47 	vmov.f32	s18, s14
 800da7a:	eef0 9a67 	vmov.f32	s19, s15
 800da7e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800da82:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800da86:	2900      	cmp	r1, #0
 800da88:	d044      	beq.n	800db14 <_dtoa_r+0x5a4>
 800da8a:	494e      	ldr	r1, [pc, #312]	; (800dbc4 <_dtoa_r+0x654>)
 800da8c:	2000      	movs	r0, #0
 800da8e:	f7f2 fedd 	bl	800084c <__aeabi_ddiv>
 800da92:	ec53 2b19 	vmov	r2, r3, d9
 800da96:	f7f2 fbf7 	bl	8000288 <__aeabi_dsub>
 800da9a:	9d00      	ldr	r5, [sp, #0]
 800da9c:	ec41 0b19 	vmov	d9, r0, r1
 800daa0:	4649      	mov	r1, r9
 800daa2:	4640      	mov	r0, r8
 800daa4:	f7f3 f858 	bl	8000b58 <__aeabi_d2iz>
 800daa8:	4606      	mov	r6, r0
 800daaa:	f7f2 fd3b 	bl	8000524 <__aeabi_i2d>
 800daae:	4602      	mov	r2, r0
 800dab0:	460b      	mov	r3, r1
 800dab2:	4640      	mov	r0, r8
 800dab4:	4649      	mov	r1, r9
 800dab6:	f7f2 fbe7 	bl	8000288 <__aeabi_dsub>
 800daba:	3630      	adds	r6, #48	; 0x30
 800dabc:	f805 6b01 	strb.w	r6, [r5], #1
 800dac0:	ec53 2b19 	vmov	r2, r3, d9
 800dac4:	4680      	mov	r8, r0
 800dac6:	4689      	mov	r9, r1
 800dac8:	f7f3 f808 	bl	8000adc <__aeabi_dcmplt>
 800dacc:	2800      	cmp	r0, #0
 800dace:	d164      	bne.n	800db9a <_dtoa_r+0x62a>
 800dad0:	4642      	mov	r2, r8
 800dad2:	464b      	mov	r3, r9
 800dad4:	4937      	ldr	r1, [pc, #220]	; (800dbb4 <_dtoa_r+0x644>)
 800dad6:	2000      	movs	r0, #0
 800dad8:	f7f2 fbd6 	bl	8000288 <__aeabi_dsub>
 800dadc:	ec53 2b19 	vmov	r2, r3, d9
 800dae0:	f7f2 fffc 	bl	8000adc <__aeabi_dcmplt>
 800dae4:	2800      	cmp	r0, #0
 800dae6:	f040 80b6 	bne.w	800dc56 <_dtoa_r+0x6e6>
 800daea:	9b02      	ldr	r3, [sp, #8]
 800daec:	429d      	cmp	r5, r3
 800daee:	f43f af7c 	beq.w	800d9ea <_dtoa_r+0x47a>
 800daf2:	4b31      	ldr	r3, [pc, #196]	; (800dbb8 <_dtoa_r+0x648>)
 800daf4:	ec51 0b19 	vmov	r0, r1, d9
 800daf8:	2200      	movs	r2, #0
 800dafa:	f7f2 fd7d 	bl	80005f8 <__aeabi_dmul>
 800dafe:	4b2e      	ldr	r3, [pc, #184]	; (800dbb8 <_dtoa_r+0x648>)
 800db00:	ec41 0b19 	vmov	d9, r0, r1
 800db04:	2200      	movs	r2, #0
 800db06:	4640      	mov	r0, r8
 800db08:	4649      	mov	r1, r9
 800db0a:	f7f2 fd75 	bl	80005f8 <__aeabi_dmul>
 800db0e:	4680      	mov	r8, r0
 800db10:	4689      	mov	r9, r1
 800db12:	e7c5      	b.n	800daa0 <_dtoa_r+0x530>
 800db14:	ec51 0b17 	vmov	r0, r1, d7
 800db18:	f7f2 fd6e 	bl	80005f8 <__aeabi_dmul>
 800db1c:	9b02      	ldr	r3, [sp, #8]
 800db1e:	9d00      	ldr	r5, [sp, #0]
 800db20:	930f      	str	r3, [sp, #60]	; 0x3c
 800db22:	ec41 0b19 	vmov	d9, r0, r1
 800db26:	4649      	mov	r1, r9
 800db28:	4640      	mov	r0, r8
 800db2a:	f7f3 f815 	bl	8000b58 <__aeabi_d2iz>
 800db2e:	4606      	mov	r6, r0
 800db30:	f7f2 fcf8 	bl	8000524 <__aeabi_i2d>
 800db34:	3630      	adds	r6, #48	; 0x30
 800db36:	4602      	mov	r2, r0
 800db38:	460b      	mov	r3, r1
 800db3a:	4640      	mov	r0, r8
 800db3c:	4649      	mov	r1, r9
 800db3e:	f7f2 fba3 	bl	8000288 <__aeabi_dsub>
 800db42:	f805 6b01 	strb.w	r6, [r5], #1
 800db46:	9b02      	ldr	r3, [sp, #8]
 800db48:	429d      	cmp	r5, r3
 800db4a:	4680      	mov	r8, r0
 800db4c:	4689      	mov	r9, r1
 800db4e:	f04f 0200 	mov.w	r2, #0
 800db52:	d124      	bne.n	800db9e <_dtoa_r+0x62e>
 800db54:	4b1b      	ldr	r3, [pc, #108]	; (800dbc4 <_dtoa_r+0x654>)
 800db56:	ec51 0b19 	vmov	r0, r1, d9
 800db5a:	f7f2 fb97 	bl	800028c <__adddf3>
 800db5e:	4602      	mov	r2, r0
 800db60:	460b      	mov	r3, r1
 800db62:	4640      	mov	r0, r8
 800db64:	4649      	mov	r1, r9
 800db66:	f7f2 ffd7 	bl	8000b18 <__aeabi_dcmpgt>
 800db6a:	2800      	cmp	r0, #0
 800db6c:	d173      	bne.n	800dc56 <_dtoa_r+0x6e6>
 800db6e:	ec53 2b19 	vmov	r2, r3, d9
 800db72:	4914      	ldr	r1, [pc, #80]	; (800dbc4 <_dtoa_r+0x654>)
 800db74:	2000      	movs	r0, #0
 800db76:	f7f2 fb87 	bl	8000288 <__aeabi_dsub>
 800db7a:	4602      	mov	r2, r0
 800db7c:	460b      	mov	r3, r1
 800db7e:	4640      	mov	r0, r8
 800db80:	4649      	mov	r1, r9
 800db82:	f7f2 ffab 	bl	8000adc <__aeabi_dcmplt>
 800db86:	2800      	cmp	r0, #0
 800db88:	f43f af2f 	beq.w	800d9ea <_dtoa_r+0x47a>
 800db8c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800db8e:	1e6b      	subs	r3, r5, #1
 800db90:	930f      	str	r3, [sp, #60]	; 0x3c
 800db92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800db96:	2b30      	cmp	r3, #48	; 0x30
 800db98:	d0f8      	beq.n	800db8c <_dtoa_r+0x61c>
 800db9a:	46bb      	mov	fp, r7
 800db9c:	e04a      	b.n	800dc34 <_dtoa_r+0x6c4>
 800db9e:	4b06      	ldr	r3, [pc, #24]	; (800dbb8 <_dtoa_r+0x648>)
 800dba0:	f7f2 fd2a 	bl	80005f8 <__aeabi_dmul>
 800dba4:	4680      	mov	r8, r0
 800dba6:	4689      	mov	r9, r1
 800dba8:	e7bd      	b.n	800db26 <_dtoa_r+0x5b6>
 800dbaa:	bf00      	nop
 800dbac:	080128d0 	.word	0x080128d0
 800dbb0:	080128a8 	.word	0x080128a8
 800dbb4:	3ff00000 	.word	0x3ff00000
 800dbb8:	40240000 	.word	0x40240000
 800dbbc:	401c0000 	.word	0x401c0000
 800dbc0:	40140000 	.word	0x40140000
 800dbc4:	3fe00000 	.word	0x3fe00000
 800dbc8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dbcc:	9d00      	ldr	r5, [sp, #0]
 800dbce:	4642      	mov	r2, r8
 800dbd0:	464b      	mov	r3, r9
 800dbd2:	4630      	mov	r0, r6
 800dbd4:	4639      	mov	r1, r7
 800dbd6:	f7f2 fe39 	bl	800084c <__aeabi_ddiv>
 800dbda:	f7f2 ffbd 	bl	8000b58 <__aeabi_d2iz>
 800dbde:	9001      	str	r0, [sp, #4]
 800dbe0:	f7f2 fca0 	bl	8000524 <__aeabi_i2d>
 800dbe4:	4642      	mov	r2, r8
 800dbe6:	464b      	mov	r3, r9
 800dbe8:	f7f2 fd06 	bl	80005f8 <__aeabi_dmul>
 800dbec:	4602      	mov	r2, r0
 800dbee:	460b      	mov	r3, r1
 800dbf0:	4630      	mov	r0, r6
 800dbf2:	4639      	mov	r1, r7
 800dbf4:	f7f2 fb48 	bl	8000288 <__aeabi_dsub>
 800dbf8:	9e01      	ldr	r6, [sp, #4]
 800dbfa:	9f04      	ldr	r7, [sp, #16]
 800dbfc:	3630      	adds	r6, #48	; 0x30
 800dbfe:	f805 6b01 	strb.w	r6, [r5], #1
 800dc02:	9e00      	ldr	r6, [sp, #0]
 800dc04:	1bae      	subs	r6, r5, r6
 800dc06:	42b7      	cmp	r7, r6
 800dc08:	4602      	mov	r2, r0
 800dc0a:	460b      	mov	r3, r1
 800dc0c:	d134      	bne.n	800dc78 <_dtoa_r+0x708>
 800dc0e:	f7f2 fb3d 	bl	800028c <__adddf3>
 800dc12:	4642      	mov	r2, r8
 800dc14:	464b      	mov	r3, r9
 800dc16:	4606      	mov	r6, r0
 800dc18:	460f      	mov	r7, r1
 800dc1a:	f7f2 ff7d 	bl	8000b18 <__aeabi_dcmpgt>
 800dc1e:	b9c8      	cbnz	r0, 800dc54 <_dtoa_r+0x6e4>
 800dc20:	4642      	mov	r2, r8
 800dc22:	464b      	mov	r3, r9
 800dc24:	4630      	mov	r0, r6
 800dc26:	4639      	mov	r1, r7
 800dc28:	f7f2 ff4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc2c:	b110      	cbz	r0, 800dc34 <_dtoa_r+0x6c4>
 800dc2e:	9b01      	ldr	r3, [sp, #4]
 800dc30:	07db      	lsls	r3, r3, #31
 800dc32:	d40f      	bmi.n	800dc54 <_dtoa_r+0x6e4>
 800dc34:	4651      	mov	r1, sl
 800dc36:	4620      	mov	r0, r4
 800dc38:	f000 fbcc 	bl	800e3d4 <_Bfree>
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dc40:	702b      	strb	r3, [r5, #0]
 800dc42:	f10b 0301 	add.w	r3, fp, #1
 800dc46:	6013      	str	r3, [r2, #0]
 800dc48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	f43f ace2 	beq.w	800d614 <_dtoa_r+0xa4>
 800dc50:	601d      	str	r5, [r3, #0]
 800dc52:	e4df      	b.n	800d614 <_dtoa_r+0xa4>
 800dc54:	465f      	mov	r7, fp
 800dc56:	462b      	mov	r3, r5
 800dc58:	461d      	mov	r5, r3
 800dc5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc5e:	2a39      	cmp	r2, #57	; 0x39
 800dc60:	d106      	bne.n	800dc70 <_dtoa_r+0x700>
 800dc62:	9a00      	ldr	r2, [sp, #0]
 800dc64:	429a      	cmp	r2, r3
 800dc66:	d1f7      	bne.n	800dc58 <_dtoa_r+0x6e8>
 800dc68:	9900      	ldr	r1, [sp, #0]
 800dc6a:	2230      	movs	r2, #48	; 0x30
 800dc6c:	3701      	adds	r7, #1
 800dc6e:	700a      	strb	r2, [r1, #0]
 800dc70:	781a      	ldrb	r2, [r3, #0]
 800dc72:	3201      	adds	r2, #1
 800dc74:	701a      	strb	r2, [r3, #0]
 800dc76:	e790      	b.n	800db9a <_dtoa_r+0x62a>
 800dc78:	4ba3      	ldr	r3, [pc, #652]	; (800df08 <_dtoa_r+0x998>)
 800dc7a:	2200      	movs	r2, #0
 800dc7c:	f7f2 fcbc 	bl	80005f8 <__aeabi_dmul>
 800dc80:	2200      	movs	r2, #0
 800dc82:	2300      	movs	r3, #0
 800dc84:	4606      	mov	r6, r0
 800dc86:	460f      	mov	r7, r1
 800dc88:	f7f2 ff1e 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc8c:	2800      	cmp	r0, #0
 800dc8e:	d09e      	beq.n	800dbce <_dtoa_r+0x65e>
 800dc90:	e7d0      	b.n	800dc34 <_dtoa_r+0x6c4>
 800dc92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc94:	2a00      	cmp	r2, #0
 800dc96:	f000 80ca 	beq.w	800de2e <_dtoa_r+0x8be>
 800dc9a:	9a07      	ldr	r2, [sp, #28]
 800dc9c:	2a01      	cmp	r2, #1
 800dc9e:	f300 80ad 	bgt.w	800ddfc <_dtoa_r+0x88c>
 800dca2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dca4:	2a00      	cmp	r2, #0
 800dca6:	f000 80a5 	beq.w	800ddf4 <_dtoa_r+0x884>
 800dcaa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dcae:	9e08      	ldr	r6, [sp, #32]
 800dcb0:	9d05      	ldr	r5, [sp, #20]
 800dcb2:	9a05      	ldr	r2, [sp, #20]
 800dcb4:	441a      	add	r2, r3
 800dcb6:	9205      	str	r2, [sp, #20]
 800dcb8:	9a06      	ldr	r2, [sp, #24]
 800dcba:	2101      	movs	r1, #1
 800dcbc:	441a      	add	r2, r3
 800dcbe:	4620      	mov	r0, r4
 800dcc0:	9206      	str	r2, [sp, #24]
 800dcc2:	f000 fc87 	bl	800e5d4 <__i2b>
 800dcc6:	4607      	mov	r7, r0
 800dcc8:	b165      	cbz	r5, 800dce4 <_dtoa_r+0x774>
 800dcca:	9b06      	ldr	r3, [sp, #24]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	dd09      	ble.n	800dce4 <_dtoa_r+0x774>
 800dcd0:	42ab      	cmp	r3, r5
 800dcd2:	9a05      	ldr	r2, [sp, #20]
 800dcd4:	bfa8      	it	ge
 800dcd6:	462b      	movge	r3, r5
 800dcd8:	1ad2      	subs	r2, r2, r3
 800dcda:	9205      	str	r2, [sp, #20]
 800dcdc:	9a06      	ldr	r2, [sp, #24]
 800dcde:	1aed      	subs	r5, r5, r3
 800dce0:	1ad3      	subs	r3, r2, r3
 800dce2:	9306      	str	r3, [sp, #24]
 800dce4:	9b08      	ldr	r3, [sp, #32]
 800dce6:	b1f3      	cbz	r3, 800dd26 <_dtoa_r+0x7b6>
 800dce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	f000 80a3 	beq.w	800de36 <_dtoa_r+0x8c6>
 800dcf0:	2e00      	cmp	r6, #0
 800dcf2:	dd10      	ble.n	800dd16 <_dtoa_r+0x7a6>
 800dcf4:	4639      	mov	r1, r7
 800dcf6:	4632      	mov	r2, r6
 800dcf8:	4620      	mov	r0, r4
 800dcfa:	f000 fd2b 	bl	800e754 <__pow5mult>
 800dcfe:	4652      	mov	r2, sl
 800dd00:	4601      	mov	r1, r0
 800dd02:	4607      	mov	r7, r0
 800dd04:	4620      	mov	r0, r4
 800dd06:	f000 fc7b 	bl	800e600 <__multiply>
 800dd0a:	4651      	mov	r1, sl
 800dd0c:	4680      	mov	r8, r0
 800dd0e:	4620      	mov	r0, r4
 800dd10:	f000 fb60 	bl	800e3d4 <_Bfree>
 800dd14:	46c2      	mov	sl, r8
 800dd16:	9b08      	ldr	r3, [sp, #32]
 800dd18:	1b9a      	subs	r2, r3, r6
 800dd1a:	d004      	beq.n	800dd26 <_dtoa_r+0x7b6>
 800dd1c:	4651      	mov	r1, sl
 800dd1e:	4620      	mov	r0, r4
 800dd20:	f000 fd18 	bl	800e754 <__pow5mult>
 800dd24:	4682      	mov	sl, r0
 800dd26:	2101      	movs	r1, #1
 800dd28:	4620      	mov	r0, r4
 800dd2a:	f000 fc53 	bl	800e5d4 <__i2b>
 800dd2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	4606      	mov	r6, r0
 800dd34:	f340 8081 	ble.w	800de3a <_dtoa_r+0x8ca>
 800dd38:	461a      	mov	r2, r3
 800dd3a:	4601      	mov	r1, r0
 800dd3c:	4620      	mov	r0, r4
 800dd3e:	f000 fd09 	bl	800e754 <__pow5mult>
 800dd42:	9b07      	ldr	r3, [sp, #28]
 800dd44:	2b01      	cmp	r3, #1
 800dd46:	4606      	mov	r6, r0
 800dd48:	dd7a      	ble.n	800de40 <_dtoa_r+0x8d0>
 800dd4a:	f04f 0800 	mov.w	r8, #0
 800dd4e:	6933      	ldr	r3, [r6, #16]
 800dd50:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800dd54:	6918      	ldr	r0, [r3, #16]
 800dd56:	f000 fbef 	bl	800e538 <__hi0bits>
 800dd5a:	f1c0 0020 	rsb	r0, r0, #32
 800dd5e:	9b06      	ldr	r3, [sp, #24]
 800dd60:	4418      	add	r0, r3
 800dd62:	f010 001f 	ands.w	r0, r0, #31
 800dd66:	f000 8094 	beq.w	800de92 <_dtoa_r+0x922>
 800dd6a:	f1c0 0320 	rsb	r3, r0, #32
 800dd6e:	2b04      	cmp	r3, #4
 800dd70:	f340 8085 	ble.w	800de7e <_dtoa_r+0x90e>
 800dd74:	9b05      	ldr	r3, [sp, #20]
 800dd76:	f1c0 001c 	rsb	r0, r0, #28
 800dd7a:	4403      	add	r3, r0
 800dd7c:	9305      	str	r3, [sp, #20]
 800dd7e:	9b06      	ldr	r3, [sp, #24]
 800dd80:	4403      	add	r3, r0
 800dd82:	4405      	add	r5, r0
 800dd84:	9306      	str	r3, [sp, #24]
 800dd86:	9b05      	ldr	r3, [sp, #20]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	dd05      	ble.n	800dd98 <_dtoa_r+0x828>
 800dd8c:	4651      	mov	r1, sl
 800dd8e:	461a      	mov	r2, r3
 800dd90:	4620      	mov	r0, r4
 800dd92:	f000 fd39 	bl	800e808 <__lshift>
 800dd96:	4682      	mov	sl, r0
 800dd98:	9b06      	ldr	r3, [sp, #24]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	dd05      	ble.n	800ddaa <_dtoa_r+0x83a>
 800dd9e:	4631      	mov	r1, r6
 800dda0:	461a      	mov	r2, r3
 800dda2:	4620      	mov	r0, r4
 800dda4:	f000 fd30 	bl	800e808 <__lshift>
 800dda8:	4606      	mov	r6, r0
 800ddaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d072      	beq.n	800de96 <_dtoa_r+0x926>
 800ddb0:	4631      	mov	r1, r6
 800ddb2:	4650      	mov	r0, sl
 800ddb4:	f000 fd94 	bl	800e8e0 <__mcmp>
 800ddb8:	2800      	cmp	r0, #0
 800ddba:	da6c      	bge.n	800de96 <_dtoa_r+0x926>
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	4651      	mov	r1, sl
 800ddc0:	220a      	movs	r2, #10
 800ddc2:	4620      	mov	r0, r4
 800ddc4:	f000 fb28 	bl	800e418 <__multadd>
 800ddc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddca:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ddce:	4682      	mov	sl, r0
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	f000 81b0 	beq.w	800e136 <_dtoa_r+0xbc6>
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	4639      	mov	r1, r7
 800ddda:	220a      	movs	r2, #10
 800dddc:	4620      	mov	r0, r4
 800ddde:	f000 fb1b 	bl	800e418 <__multadd>
 800dde2:	9b01      	ldr	r3, [sp, #4]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	4607      	mov	r7, r0
 800dde8:	f300 8096 	bgt.w	800df18 <_dtoa_r+0x9a8>
 800ddec:	9b07      	ldr	r3, [sp, #28]
 800ddee:	2b02      	cmp	r3, #2
 800ddf0:	dc59      	bgt.n	800dea6 <_dtoa_r+0x936>
 800ddf2:	e091      	b.n	800df18 <_dtoa_r+0x9a8>
 800ddf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ddf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ddfa:	e758      	b.n	800dcae <_dtoa_r+0x73e>
 800ddfc:	9b04      	ldr	r3, [sp, #16]
 800ddfe:	1e5e      	subs	r6, r3, #1
 800de00:	9b08      	ldr	r3, [sp, #32]
 800de02:	42b3      	cmp	r3, r6
 800de04:	bfbf      	itttt	lt
 800de06:	9b08      	ldrlt	r3, [sp, #32]
 800de08:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800de0a:	9608      	strlt	r6, [sp, #32]
 800de0c:	1af3      	sublt	r3, r6, r3
 800de0e:	bfb4      	ite	lt
 800de10:	18d2      	addlt	r2, r2, r3
 800de12:	1b9e      	subge	r6, r3, r6
 800de14:	9b04      	ldr	r3, [sp, #16]
 800de16:	bfbc      	itt	lt
 800de18:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800de1a:	2600      	movlt	r6, #0
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	bfb7      	itett	lt
 800de20:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800de24:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800de28:	1a9d      	sublt	r5, r3, r2
 800de2a:	2300      	movlt	r3, #0
 800de2c:	e741      	b.n	800dcb2 <_dtoa_r+0x742>
 800de2e:	9e08      	ldr	r6, [sp, #32]
 800de30:	9d05      	ldr	r5, [sp, #20]
 800de32:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800de34:	e748      	b.n	800dcc8 <_dtoa_r+0x758>
 800de36:	9a08      	ldr	r2, [sp, #32]
 800de38:	e770      	b.n	800dd1c <_dtoa_r+0x7ac>
 800de3a:	9b07      	ldr	r3, [sp, #28]
 800de3c:	2b01      	cmp	r3, #1
 800de3e:	dc19      	bgt.n	800de74 <_dtoa_r+0x904>
 800de40:	9b02      	ldr	r3, [sp, #8]
 800de42:	b9bb      	cbnz	r3, 800de74 <_dtoa_r+0x904>
 800de44:	9b03      	ldr	r3, [sp, #12]
 800de46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de4a:	b99b      	cbnz	r3, 800de74 <_dtoa_r+0x904>
 800de4c:	9b03      	ldr	r3, [sp, #12]
 800de4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800de52:	0d1b      	lsrs	r3, r3, #20
 800de54:	051b      	lsls	r3, r3, #20
 800de56:	b183      	cbz	r3, 800de7a <_dtoa_r+0x90a>
 800de58:	9b05      	ldr	r3, [sp, #20]
 800de5a:	3301      	adds	r3, #1
 800de5c:	9305      	str	r3, [sp, #20]
 800de5e:	9b06      	ldr	r3, [sp, #24]
 800de60:	3301      	adds	r3, #1
 800de62:	9306      	str	r3, [sp, #24]
 800de64:	f04f 0801 	mov.w	r8, #1
 800de68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	f47f af6f 	bne.w	800dd4e <_dtoa_r+0x7de>
 800de70:	2001      	movs	r0, #1
 800de72:	e774      	b.n	800dd5e <_dtoa_r+0x7ee>
 800de74:	f04f 0800 	mov.w	r8, #0
 800de78:	e7f6      	b.n	800de68 <_dtoa_r+0x8f8>
 800de7a:	4698      	mov	r8, r3
 800de7c:	e7f4      	b.n	800de68 <_dtoa_r+0x8f8>
 800de7e:	d082      	beq.n	800dd86 <_dtoa_r+0x816>
 800de80:	9a05      	ldr	r2, [sp, #20]
 800de82:	331c      	adds	r3, #28
 800de84:	441a      	add	r2, r3
 800de86:	9205      	str	r2, [sp, #20]
 800de88:	9a06      	ldr	r2, [sp, #24]
 800de8a:	441a      	add	r2, r3
 800de8c:	441d      	add	r5, r3
 800de8e:	9206      	str	r2, [sp, #24]
 800de90:	e779      	b.n	800dd86 <_dtoa_r+0x816>
 800de92:	4603      	mov	r3, r0
 800de94:	e7f4      	b.n	800de80 <_dtoa_r+0x910>
 800de96:	9b04      	ldr	r3, [sp, #16]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	dc37      	bgt.n	800df0c <_dtoa_r+0x99c>
 800de9c:	9b07      	ldr	r3, [sp, #28]
 800de9e:	2b02      	cmp	r3, #2
 800dea0:	dd34      	ble.n	800df0c <_dtoa_r+0x99c>
 800dea2:	9b04      	ldr	r3, [sp, #16]
 800dea4:	9301      	str	r3, [sp, #4]
 800dea6:	9b01      	ldr	r3, [sp, #4]
 800dea8:	b963      	cbnz	r3, 800dec4 <_dtoa_r+0x954>
 800deaa:	4631      	mov	r1, r6
 800deac:	2205      	movs	r2, #5
 800deae:	4620      	mov	r0, r4
 800deb0:	f000 fab2 	bl	800e418 <__multadd>
 800deb4:	4601      	mov	r1, r0
 800deb6:	4606      	mov	r6, r0
 800deb8:	4650      	mov	r0, sl
 800deba:	f000 fd11 	bl	800e8e0 <__mcmp>
 800debe:	2800      	cmp	r0, #0
 800dec0:	f73f adbb 	bgt.w	800da3a <_dtoa_r+0x4ca>
 800dec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dec6:	9d00      	ldr	r5, [sp, #0]
 800dec8:	ea6f 0b03 	mvn.w	fp, r3
 800decc:	f04f 0800 	mov.w	r8, #0
 800ded0:	4631      	mov	r1, r6
 800ded2:	4620      	mov	r0, r4
 800ded4:	f000 fa7e 	bl	800e3d4 <_Bfree>
 800ded8:	2f00      	cmp	r7, #0
 800deda:	f43f aeab 	beq.w	800dc34 <_dtoa_r+0x6c4>
 800dede:	f1b8 0f00 	cmp.w	r8, #0
 800dee2:	d005      	beq.n	800def0 <_dtoa_r+0x980>
 800dee4:	45b8      	cmp	r8, r7
 800dee6:	d003      	beq.n	800def0 <_dtoa_r+0x980>
 800dee8:	4641      	mov	r1, r8
 800deea:	4620      	mov	r0, r4
 800deec:	f000 fa72 	bl	800e3d4 <_Bfree>
 800def0:	4639      	mov	r1, r7
 800def2:	4620      	mov	r0, r4
 800def4:	f000 fa6e 	bl	800e3d4 <_Bfree>
 800def8:	e69c      	b.n	800dc34 <_dtoa_r+0x6c4>
 800defa:	2600      	movs	r6, #0
 800defc:	4637      	mov	r7, r6
 800defe:	e7e1      	b.n	800dec4 <_dtoa_r+0x954>
 800df00:	46bb      	mov	fp, r7
 800df02:	4637      	mov	r7, r6
 800df04:	e599      	b.n	800da3a <_dtoa_r+0x4ca>
 800df06:	bf00      	nop
 800df08:	40240000 	.word	0x40240000
 800df0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df0e:	2b00      	cmp	r3, #0
 800df10:	f000 80c8 	beq.w	800e0a4 <_dtoa_r+0xb34>
 800df14:	9b04      	ldr	r3, [sp, #16]
 800df16:	9301      	str	r3, [sp, #4]
 800df18:	2d00      	cmp	r5, #0
 800df1a:	dd05      	ble.n	800df28 <_dtoa_r+0x9b8>
 800df1c:	4639      	mov	r1, r7
 800df1e:	462a      	mov	r2, r5
 800df20:	4620      	mov	r0, r4
 800df22:	f000 fc71 	bl	800e808 <__lshift>
 800df26:	4607      	mov	r7, r0
 800df28:	f1b8 0f00 	cmp.w	r8, #0
 800df2c:	d05b      	beq.n	800dfe6 <_dtoa_r+0xa76>
 800df2e:	6879      	ldr	r1, [r7, #4]
 800df30:	4620      	mov	r0, r4
 800df32:	f000 fa0f 	bl	800e354 <_Balloc>
 800df36:	4605      	mov	r5, r0
 800df38:	b928      	cbnz	r0, 800df46 <_dtoa_r+0x9d6>
 800df3a:	4b83      	ldr	r3, [pc, #524]	; (800e148 <_dtoa_r+0xbd8>)
 800df3c:	4602      	mov	r2, r0
 800df3e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800df42:	f7ff bb2e 	b.w	800d5a2 <_dtoa_r+0x32>
 800df46:	693a      	ldr	r2, [r7, #16]
 800df48:	3202      	adds	r2, #2
 800df4a:	0092      	lsls	r2, r2, #2
 800df4c:	f107 010c 	add.w	r1, r7, #12
 800df50:	300c      	adds	r0, #12
 800df52:	f7ff fa70 	bl	800d436 <memcpy>
 800df56:	2201      	movs	r2, #1
 800df58:	4629      	mov	r1, r5
 800df5a:	4620      	mov	r0, r4
 800df5c:	f000 fc54 	bl	800e808 <__lshift>
 800df60:	9b00      	ldr	r3, [sp, #0]
 800df62:	3301      	adds	r3, #1
 800df64:	9304      	str	r3, [sp, #16]
 800df66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df6a:	4413      	add	r3, r2
 800df6c:	9308      	str	r3, [sp, #32]
 800df6e:	9b02      	ldr	r3, [sp, #8]
 800df70:	f003 0301 	and.w	r3, r3, #1
 800df74:	46b8      	mov	r8, r7
 800df76:	9306      	str	r3, [sp, #24]
 800df78:	4607      	mov	r7, r0
 800df7a:	9b04      	ldr	r3, [sp, #16]
 800df7c:	4631      	mov	r1, r6
 800df7e:	3b01      	subs	r3, #1
 800df80:	4650      	mov	r0, sl
 800df82:	9301      	str	r3, [sp, #4]
 800df84:	f7ff fa6c 	bl	800d460 <quorem>
 800df88:	4641      	mov	r1, r8
 800df8a:	9002      	str	r0, [sp, #8]
 800df8c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800df90:	4650      	mov	r0, sl
 800df92:	f000 fca5 	bl	800e8e0 <__mcmp>
 800df96:	463a      	mov	r2, r7
 800df98:	9005      	str	r0, [sp, #20]
 800df9a:	4631      	mov	r1, r6
 800df9c:	4620      	mov	r0, r4
 800df9e:	f000 fcbb 	bl	800e918 <__mdiff>
 800dfa2:	68c2      	ldr	r2, [r0, #12]
 800dfa4:	4605      	mov	r5, r0
 800dfa6:	bb02      	cbnz	r2, 800dfea <_dtoa_r+0xa7a>
 800dfa8:	4601      	mov	r1, r0
 800dfaa:	4650      	mov	r0, sl
 800dfac:	f000 fc98 	bl	800e8e0 <__mcmp>
 800dfb0:	4602      	mov	r2, r0
 800dfb2:	4629      	mov	r1, r5
 800dfb4:	4620      	mov	r0, r4
 800dfb6:	9209      	str	r2, [sp, #36]	; 0x24
 800dfb8:	f000 fa0c 	bl	800e3d4 <_Bfree>
 800dfbc:	9b07      	ldr	r3, [sp, #28]
 800dfbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfc0:	9d04      	ldr	r5, [sp, #16]
 800dfc2:	ea43 0102 	orr.w	r1, r3, r2
 800dfc6:	9b06      	ldr	r3, [sp, #24]
 800dfc8:	4319      	orrs	r1, r3
 800dfca:	d110      	bne.n	800dfee <_dtoa_r+0xa7e>
 800dfcc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800dfd0:	d029      	beq.n	800e026 <_dtoa_r+0xab6>
 800dfd2:	9b05      	ldr	r3, [sp, #20]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	dd02      	ble.n	800dfde <_dtoa_r+0xa6e>
 800dfd8:	9b02      	ldr	r3, [sp, #8]
 800dfda:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800dfde:	9b01      	ldr	r3, [sp, #4]
 800dfe0:	f883 9000 	strb.w	r9, [r3]
 800dfe4:	e774      	b.n	800ded0 <_dtoa_r+0x960>
 800dfe6:	4638      	mov	r0, r7
 800dfe8:	e7ba      	b.n	800df60 <_dtoa_r+0x9f0>
 800dfea:	2201      	movs	r2, #1
 800dfec:	e7e1      	b.n	800dfb2 <_dtoa_r+0xa42>
 800dfee:	9b05      	ldr	r3, [sp, #20]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	db04      	blt.n	800dffe <_dtoa_r+0xa8e>
 800dff4:	9907      	ldr	r1, [sp, #28]
 800dff6:	430b      	orrs	r3, r1
 800dff8:	9906      	ldr	r1, [sp, #24]
 800dffa:	430b      	orrs	r3, r1
 800dffc:	d120      	bne.n	800e040 <_dtoa_r+0xad0>
 800dffe:	2a00      	cmp	r2, #0
 800e000:	dded      	ble.n	800dfde <_dtoa_r+0xa6e>
 800e002:	4651      	mov	r1, sl
 800e004:	2201      	movs	r2, #1
 800e006:	4620      	mov	r0, r4
 800e008:	f000 fbfe 	bl	800e808 <__lshift>
 800e00c:	4631      	mov	r1, r6
 800e00e:	4682      	mov	sl, r0
 800e010:	f000 fc66 	bl	800e8e0 <__mcmp>
 800e014:	2800      	cmp	r0, #0
 800e016:	dc03      	bgt.n	800e020 <_dtoa_r+0xab0>
 800e018:	d1e1      	bne.n	800dfde <_dtoa_r+0xa6e>
 800e01a:	f019 0f01 	tst.w	r9, #1
 800e01e:	d0de      	beq.n	800dfde <_dtoa_r+0xa6e>
 800e020:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e024:	d1d8      	bne.n	800dfd8 <_dtoa_r+0xa68>
 800e026:	9a01      	ldr	r2, [sp, #4]
 800e028:	2339      	movs	r3, #57	; 0x39
 800e02a:	7013      	strb	r3, [r2, #0]
 800e02c:	462b      	mov	r3, r5
 800e02e:	461d      	mov	r5, r3
 800e030:	3b01      	subs	r3, #1
 800e032:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e036:	2a39      	cmp	r2, #57	; 0x39
 800e038:	d06c      	beq.n	800e114 <_dtoa_r+0xba4>
 800e03a:	3201      	adds	r2, #1
 800e03c:	701a      	strb	r2, [r3, #0]
 800e03e:	e747      	b.n	800ded0 <_dtoa_r+0x960>
 800e040:	2a00      	cmp	r2, #0
 800e042:	dd07      	ble.n	800e054 <_dtoa_r+0xae4>
 800e044:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e048:	d0ed      	beq.n	800e026 <_dtoa_r+0xab6>
 800e04a:	9a01      	ldr	r2, [sp, #4]
 800e04c:	f109 0301 	add.w	r3, r9, #1
 800e050:	7013      	strb	r3, [r2, #0]
 800e052:	e73d      	b.n	800ded0 <_dtoa_r+0x960>
 800e054:	9b04      	ldr	r3, [sp, #16]
 800e056:	9a08      	ldr	r2, [sp, #32]
 800e058:	f803 9c01 	strb.w	r9, [r3, #-1]
 800e05c:	4293      	cmp	r3, r2
 800e05e:	d043      	beq.n	800e0e8 <_dtoa_r+0xb78>
 800e060:	4651      	mov	r1, sl
 800e062:	2300      	movs	r3, #0
 800e064:	220a      	movs	r2, #10
 800e066:	4620      	mov	r0, r4
 800e068:	f000 f9d6 	bl	800e418 <__multadd>
 800e06c:	45b8      	cmp	r8, r7
 800e06e:	4682      	mov	sl, r0
 800e070:	f04f 0300 	mov.w	r3, #0
 800e074:	f04f 020a 	mov.w	r2, #10
 800e078:	4641      	mov	r1, r8
 800e07a:	4620      	mov	r0, r4
 800e07c:	d107      	bne.n	800e08e <_dtoa_r+0xb1e>
 800e07e:	f000 f9cb 	bl	800e418 <__multadd>
 800e082:	4680      	mov	r8, r0
 800e084:	4607      	mov	r7, r0
 800e086:	9b04      	ldr	r3, [sp, #16]
 800e088:	3301      	adds	r3, #1
 800e08a:	9304      	str	r3, [sp, #16]
 800e08c:	e775      	b.n	800df7a <_dtoa_r+0xa0a>
 800e08e:	f000 f9c3 	bl	800e418 <__multadd>
 800e092:	4639      	mov	r1, r7
 800e094:	4680      	mov	r8, r0
 800e096:	2300      	movs	r3, #0
 800e098:	220a      	movs	r2, #10
 800e09a:	4620      	mov	r0, r4
 800e09c:	f000 f9bc 	bl	800e418 <__multadd>
 800e0a0:	4607      	mov	r7, r0
 800e0a2:	e7f0      	b.n	800e086 <_dtoa_r+0xb16>
 800e0a4:	9b04      	ldr	r3, [sp, #16]
 800e0a6:	9301      	str	r3, [sp, #4]
 800e0a8:	9d00      	ldr	r5, [sp, #0]
 800e0aa:	4631      	mov	r1, r6
 800e0ac:	4650      	mov	r0, sl
 800e0ae:	f7ff f9d7 	bl	800d460 <quorem>
 800e0b2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800e0b6:	9b00      	ldr	r3, [sp, #0]
 800e0b8:	f805 9b01 	strb.w	r9, [r5], #1
 800e0bc:	1aea      	subs	r2, r5, r3
 800e0be:	9b01      	ldr	r3, [sp, #4]
 800e0c0:	4293      	cmp	r3, r2
 800e0c2:	dd07      	ble.n	800e0d4 <_dtoa_r+0xb64>
 800e0c4:	4651      	mov	r1, sl
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	220a      	movs	r2, #10
 800e0ca:	4620      	mov	r0, r4
 800e0cc:	f000 f9a4 	bl	800e418 <__multadd>
 800e0d0:	4682      	mov	sl, r0
 800e0d2:	e7ea      	b.n	800e0aa <_dtoa_r+0xb3a>
 800e0d4:	9b01      	ldr	r3, [sp, #4]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	bfc8      	it	gt
 800e0da:	461d      	movgt	r5, r3
 800e0dc:	9b00      	ldr	r3, [sp, #0]
 800e0de:	bfd8      	it	le
 800e0e0:	2501      	movle	r5, #1
 800e0e2:	441d      	add	r5, r3
 800e0e4:	f04f 0800 	mov.w	r8, #0
 800e0e8:	4651      	mov	r1, sl
 800e0ea:	2201      	movs	r2, #1
 800e0ec:	4620      	mov	r0, r4
 800e0ee:	f000 fb8b 	bl	800e808 <__lshift>
 800e0f2:	4631      	mov	r1, r6
 800e0f4:	4682      	mov	sl, r0
 800e0f6:	f000 fbf3 	bl	800e8e0 <__mcmp>
 800e0fa:	2800      	cmp	r0, #0
 800e0fc:	dc96      	bgt.n	800e02c <_dtoa_r+0xabc>
 800e0fe:	d102      	bne.n	800e106 <_dtoa_r+0xb96>
 800e100:	f019 0f01 	tst.w	r9, #1
 800e104:	d192      	bne.n	800e02c <_dtoa_r+0xabc>
 800e106:	462b      	mov	r3, r5
 800e108:	461d      	mov	r5, r3
 800e10a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e10e:	2a30      	cmp	r2, #48	; 0x30
 800e110:	d0fa      	beq.n	800e108 <_dtoa_r+0xb98>
 800e112:	e6dd      	b.n	800ded0 <_dtoa_r+0x960>
 800e114:	9a00      	ldr	r2, [sp, #0]
 800e116:	429a      	cmp	r2, r3
 800e118:	d189      	bne.n	800e02e <_dtoa_r+0xabe>
 800e11a:	f10b 0b01 	add.w	fp, fp, #1
 800e11e:	2331      	movs	r3, #49	; 0x31
 800e120:	e796      	b.n	800e050 <_dtoa_r+0xae0>
 800e122:	4b0a      	ldr	r3, [pc, #40]	; (800e14c <_dtoa_r+0xbdc>)
 800e124:	f7ff ba99 	b.w	800d65a <_dtoa_r+0xea>
 800e128:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	f47f aa6d 	bne.w	800d60a <_dtoa_r+0x9a>
 800e130:	4b07      	ldr	r3, [pc, #28]	; (800e150 <_dtoa_r+0xbe0>)
 800e132:	f7ff ba92 	b.w	800d65a <_dtoa_r+0xea>
 800e136:	9b01      	ldr	r3, [sp, #4]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	dcb5      	bgt.n	800e0a8 <_dtoa_r+0xb38>
 800e13c:	9b07      	ldr	r3, [sp, #28]
 800e13e:	2b02      	cmp	r3, #2
 800e140:	f73f aeb1 	bgt.w	800dea6 <_dtoa_r+0x936>
 800e144:	e7b0      	b.n	800e0a8 <_dtoa_r+0xb38>
 800e146:	bf00      	nop
 800e148:	0801283b 	.word	0x0801283b
 800e14c:	08012b20 	.word	0x08012b20
 800e150:	080127bf 	.word	0x080127bf

0800e154 <_free_r>:
 800e154:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e156:	2900      	cmp	r1, #0
 800e158:	d044      	beq.n	800e1e4 <_free_r+0x90>
 800e15a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e15e:	9001      	str	r0, [sp, #4]
 800e160:	2b00      	cmp	r3, #0
 800e162:	f1a1 0404 	sub.w	r4, r1, #4
 800e166:	bfb8      	it	lt
 800e168:	18e4      	addlt	r4, r4, r3
 800e16a:	f000 f8e7 	bl	800e33c <__malloc_lock>
 800e16e:	4a1e      	ldr	r2, [pc, #120]	; (800e1e8 <_free_r+0x94>)
 800e170:	9801      	ldr	r0, [sp, #4]
 800e172:	6813      	ldr	r3, [r2, #0]
 800e174:	b933      	cbnz	r3, 800e184 <_free_r+0x30>
 800e176:	6063      	str	r3, [r4, #4]
 800e178:	6014      	str	r4, [r2, #0]
 800e17a:	b003      	add	sp, #12
 800e17c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e180:	f000 b8e2 	b.w	800e348 <__malloc_unlock>
 800e184:	42a3      	cmp	r3, r4
 800e186:	d908      	bls.n	800e19a <_free_r+0x46>
 800e188:	6825      	ldr	r5, [r4, #0]
 800e18a:	1961      	adds	r1, r4, r5
 800e18c:	428b      	cmp	r3, r1
 800e18e:	bf01      	itttt	eq
 800e190:	6819      	ldreq	r1, [r3, #0]
 800e192:	685b      	ldreq	r3, [r3, #4]
 800e194:	1949      	addeq	r1, r1, r5
 800e196:	6021      	streq	r1, [r4, #0]
 800e198:	e7ed      	b.n	800e176 <_free_r+0x22>
 800e19a:	461a      	mov	r2, r3
 800e19c:	685b      	ldr	r3, [r3, #4]
 800e19e:	b10b      	cbz	r3, 800e1a4 <_free_r+0x50>
 800e1a0:	42a3      	cmp	r3, r4
 800e1a2:	d9fa      	bls.n	800e19a <_free_r+0x46>
 800e1a4:	6811      	ldr	r1, [r2, #0]
 800e1a6:	1855      	adds	r5, r2, r1
 800e1a8:	42a5      	cmp	r5, r4
 800e1aa:	d10b      	bne.n	800e1c4 <_free_r+0x70>
 800e1ac:	6824      	ldr	r4, [r4, #0]
 800e1ae:	4421      	add	r1, r4
 800e1b0:	1854      	adds	r4, r2, r1
 800e1b2:	42a3      	cmp	r3, r4
 800e1b4:	6011      	str	r1, [r2, #0]
 800e1b6:	d1e0      	bne.n	800e17a <_free_r+0x26>
 800e1b8:	681c      	ldr	r4, [r3, #0]
 800e1ba:	685b      	ldr	r3, [r3, #4]
 800e1bc:	6053      	str	r3, [r2, #4]
 800e1be:	440c      	add	r4, r1
 800e1c0:	6014      	str	r4, [r2, #0]
 800e1c2:	e7da      	b.n	800e17a <_free_r+0x26>
 800e1c4:	d902      	bls.n	800e1cc <_free_r+0x78>
 800e1c6:	230c      	movs	r3, #12
 800e1c8:	6003      	str	r3, [r0, #0]
 800e1ca:	e7d6      	b.n	800e17a <_free_r+0x26>
 800e1cc:	6825      	ldr	r5, [r4, #0]
 800e1ce:	1961      	adds	r1, r4, r5
 800e1d0:	428b      	cmp	r3, r1
 800e1d2:	bf04      	itt	eq
 800e1d4:	6819      	ldreq	r1, [r3, #0]
 800e1d6:	685b      	ldreq	r3, [r3, #4]
 800e1d8:	6063      	str	r3, [r4, #4]
 800e1da:	bf04      	itt	eq
 800e1dc:	1949      	addeq	r1, r1, r5
 800e1de:	6021      	streq	r1, [r4, #0]
 800e1e0:	6054      	str	r4, [r2, #4]
 800e1e2:	e7ca      	b.n	800e17a <_free_r+0x26>
 800e1e4:	b003      	add	sp, #12
 800e1e6:	bd30      	pop	{r4, r5, pc}
 800e1e8:	20008b80 	.word	0x20008b80

0800e1ec <malloc>:
 800e1ec:	4b02      	ldr	r3, [pc, #8]	; (800e1f8 <malloc+0xc>)
 800e1ee:	4601      	mov	r1, r0
 800e1f0:	6818      	ldr	r0, [r3, #0]
 800e1f2:	f000 b823 	b.w	800e23c <_malloc_r>
 800e1f6:	bf00      	nop
 800e1f8:	2000009c 	.word	0x2000009c

0800e1fc <sbrk_aligned>:
 800e1fc:	b570      	push	{r4, r5, r6, lr}
 800e1fe:	4e0e      	ldr	r6, [pc, #56]	; (800e238 <sbrk_aligned+0x3c>)
 800e200:	460c      	mov	r4, r1
 800e202:	6831      	ldr	r1, [r6, #0]
 800e204:	4605      	mov	r5, r0
 800e206:	b911      	cbnz	r1, 800e20e <sbrk_aligned+0x12>
 800e208:	f002 f9ae 	bl	8010568 <_sbrk_r>
 800e20c:	6030      	str	r0, [r6, #0]
 800e20e:	4621      	mov	r1, r4
 800e210:	4628      	mov	r0, r5
 800e212:	f002 f9a9 	bl	8010568 <_sbrk_r>
 800e216:	1c43      	adds	r3, r0, #1
 800e218:	d00a      	beq.n	800e230 <sbrk_aligned+0x34>
 800e21a:	1cc4      	adds	r4, r0, #3
 800e21c:	f024 0403 	bic.w	r4, r4, #3
 800e220:	42a0      	cmp	r0, r4
 800e222:	d007      	beq.n	800e234 <sbrk_aligned+0x38>
 800e224:	1a21      	subs	r1, r4, r0
 800e226:	4628      	mov	r0, r5
 800e228:	f002 f99e 	bl	8010568 <_sbrk_r>
 800e22c:	3001      	adds	r0, #1
 800e22e:	d101      	bne.n	800e234 <sbrk_aligned+0x38>
 800e230:	f04f 34ff 	mov.w	r4, #4294967295
 800e234:	4620      	mov	r0, r4
 800e236:	bd70      	pop	{r4, r5, r6, pc}
 800e238:	20008b84 	.word	0x20008b84

0800e23c <_malloc_r>:
 800e23c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e240:	1ccd      	adds	r5, r1, #3
 800e242:	f025 0503 	bic.w	r5, r5, #3
 800e246:	3508      	adds	r5, #8
 800e248:	2d0c      	cmp	r5, #12
 800e24a:	bf38      	it	cc
 800e24c:	250c      	movcc	r5, #12
 800e24e:	2d00      	cmp	r5, #0
 800e250:	4607      	mov	r7, r0
 800e252:	db01      	blt.n	800e258 <_malloc_r+0x1c>
 800e254:	42a9      	cmp	r1, r5
 800e256:	d905      	bls.n	800e264 <_malloc_r+0x28>
 800e258:	230c      	movs	r3, #12
 800e25a:	603b      	str	r3, [r7, #0]
 800e25c:	2600      	movs	r6, #0
 800e25e:	4630      	mov	r0, r6
 800e260:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e264:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800e338 <_malloc_r+0xfc>
 800e268:	f000 f868 	bl	800e33c <__malloc_lock>
 800e26c:	f8d8 3000 	ldr.w	r3, [r8]
 800e270:	461c      	mov	r4, r3
 800e272:	bb5c      	cbnz	r4, 800e2cc <_malloc_r+0x90>
 800e274:	4629      	mov	r1, r5
 800e276:	4638      	mov	r0, r7
 800e278:	f7ff ffc0 	bl	800e1fc <sbrk_aligned>
 800e27c:	1c43      	adds	r3, r0, #1
 800e27e:	4604      	mov	r4, r0
 800e280:	d155      	bne.n	800e32e <_malloc_r+0xf2>
 800e282:	f8d8 4000 	ldr.w	r4, [r8]
 800e286:	4626      	mov	r6, r4
 800e288:	2e00      	cmp	r6, #0
 800e28a:	d145      	bne.n	800e318 <_malloc_r+0xdc>
 800e28c:	2c00      	cmp	r4, #0
 800e28e:	d048      	beq.n	800e322 <_malloc_r+0xe6>
 800e290:	6823      	ldr	r3, [r4, #0]
 800e292:	4631      	mov	r1, r6
 800e294:	4638      	mov	r0, r7
 800e296:	eb04 0903 	add.w	r9, r4, r3
 800e29a:	f002 f965 	bl	8010568 <_sbrk_r>
 800e29e:	4581      	cmp	r9, r0
 800e2a0:	d13f      	bne.n	800e322 <_malloc_r+0xe6>
 800e2a2:	6821      	ldr	r1, [r4, #0]
 800e2a4:	1a6d      	subs	r5, r5, r1
 800e2a6:	4629      	mov	r1, r5
 800e2a8:	4638      	mov	r0, r7
 800e2aa:	f7ff ffa7 	bl	800e1fc <sbrk_aligned>
 800e2ae:	3001      	adds	r0, #1
 800e2b0:	d037      	beq.n	800e322 <_malloc_r+0xe6>
 800e2b2:	6823      	ldr	r3, [r4, #0]
 800e2b4:	442b      	add	r3, r5
 800e2b6:	6023      	str	r3, [r4, #0]
 800e2b8:	f8d8 3000 	ldr.w	r3, [r8]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d038      	beq.n	800e332 <_malloc_r+0xf6>
 800e2c0:	685a      	ldr	r2, [r3, #4]
 800e2c2:	42a2      	cmp	r2, r4
 800e2c4:	d12b      	bne.n	800e31e <_malloc_r+0xe2>
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	605a      	str	r2, [r3, #4]
 800e2ca:	e00f      	b.n	800e2ec <_malloc_r+0xb0>
 800e2cc:	6822      	ldr	r2, [r4, #0]
 800e2ce:	1b52      	subs	r2, r2, r5
 800e2d0:	d41f      	bmi.n	800e312 <_malloc_r+0xd6>
 800e2d2:	2a0b      	cmp	r2, #11
 800e2d4:	d917      	bls.n	800e306 <_malloc_r+0xca>
 800e2d6:	1961      	adds	r1, r4, r5
 800e2d8:	42a3      	cmp	r3, r4
 800e2da:	6025      	str	r5, [r4, #0]
 800e2dc:	bf18      	it	ne
 800e2de:	6059      	strne	r1, [r3, #4]
 800e2e0:	6863      	ldr	r3, [r4, #4]
 800e2e2:	bf08      	it	eq
 800e2e4:	f8c8 1000 	streq.w	r1, [r8]
 800e2e8:	5162      	str	r2, [r4, r5]
 800e2ea:	604b      	str	r3, [r1, #4]
 800e2ec:	4638      	mov	r0, r7
 800e2ee:	f104 060b 	add.w	r6, r4, #11
 800e2f2:	f000 f829 	bl	800e348 <__malloc_unlock>
 800e2f6:	f026 0607 	bic.w	r6, r6, #7
 800e2fa:	1d23      	adds	r3, r4, #4
 800e2fc:	1af2      	subs	r2, r6, r3
 800e2fe:	d0ae      	beq.n	800e25e <_malloc_r+0x22>
 800e300:	1b9b      	subs	r3, r3, r6
 800e302:	50a3      	str	r3, [r4, r2]
 800e304:	e7ab      	b.n	800e25e <_malloc_r+0x22>
 800e306:	42a3      	cmp	r3, r4
 800e308:	6862      	ldr	r2, [r4, #4]
 800e30a:	d1dd      	bne.n	800e2c8 <_malloc_r+0x8c>
 800e30c:	f8c8 2000 	str.w	r2, [r8]
 800e310:	e7ec      	b.n	800e2ec <_malloc_r+0xb0>
 800e312:	4623      	mov	r3, r4
 800e314:	6864      	ldr	r4, [r4, #4]
 800e316:	e7ac      	b.n	800e272 <_malloc_r+0x36>
 800e318:	4634      	mov	r4, r6
 800e31a:	6876      	ldr	r6, [r6, #4]
 800e31c:	e7b4      	b.n	800e288 <_malloc_r+0x4c>
 800e31e:	4613      	mov	r3, r2
 800e320:	e7cc      	b.n	800e2bc <_malloc_r+0x80>
 800e322:	230c      	movs	r3, #12
 800e324:	603b      	str	r3, [r7, #0]
 800e326:	4638      	mov	r0, r7
 800e328:	f000 f80e 	bl	800e348 <__malloc_unlock>
 800e32c:	e797      	b.n	800e25e <_malloc_r+0x22>
 800e32e:	6025      	str	r5, [r4, #0]
 800e330:	e7dc      	b.n	800e2ec <_malloc_r+0xb0>
 800e332:	605b      	str	r3, [r3, #4]
 800e334:	deff      	udf	#255	; 0xff
 800e336:	bf00      	nop
 800e338:	20008b80 	.word	0x20008b80

0800e33c <__malloc_lock>:
 800e33c:	4801      	ldr	r0, [pc, #4]	; (800e344 <__malloc_lock+0x8>)
 800e33e:	f7ff b870 	b.w	800d422 <__retarget_lock_acquire_recursive>
 800e342:	bf00      	nop
 800e344:	20008b7c 	.word	0x20008b7c

0800e348 <__malloc_unlock>:
 800e348:	4801      	ldr	r0, [pc, #4]	; (800e350 <__malloc_unlock+0x8>)
 800e34a:	f7ff b86b 	b.w	800d424 <__retarget_lock_release_recursive>
 800e34e:	bf00      	nop
 800e350:	20008b7c 	.word	0x20008b7c

0800e354 <_Balloc>:
 800e354:	b570      	push	{r4, r5, r6, lr}
 800e356:	69c6      	ldr	r6, [r0, #28]
 800e358:	4604      	mov	r4, r0
 800e35a:	460d      	mov	r5, r1
 800e35c:	b976      	cbnz	r6, 800e37c <_Balloc+0x28>
 800e35e:	2010      	movs	r0, #16
 800e360:	f7ff ff44 	bl	800e1ec <malloc>
 800e364:	4602      	mov	r2, r0
 800e366:	61e0      	str	r0, [r4, #28]
 800e368:	b920      	cbnz	r0, 800e374 <_Balloc+0x20>
 800e36a:	4b18      	ldr	r3, [pc, #96]	; (800e3cc <_Balloc+0x78>)
 800e36c:	4818      	ldr	r0, [pc, #96]	; (800e3d0 <_Balloc+0x7c>)
 800e36e:	216b      	movs	r1, #107	; 0x6b
 800e370:	f002 f912 	bl	8010598 <__assert_func>
 800e374:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e378:	6006      	str	r6, [r0, #0]
 800e37a:	60c6      	str	r6, [r0, #12]
 800e37c:	69e6      	ldr	r6, [r4, #28]
 800e37e:	68f3      	ldr	r3, [r6, #12]
 800e380:	b183      	cbz	r3, 800e3a4 <_Balloc+0x50>
 800e382:	69e3      	ldr	r3, [r4, #28]
 800e384:	68db      	ldr	r3, [r3, #12]
 800e386:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e38a:	b9b8      	cbnz	r0, 800e3bc <_Balloc+0x68>
 800e38c:	2101      	movs	r1, #1
 800e38e:	fa01 f605 	lsl.w	r6, r1, r5
 800e392:	1d72      	adds	r2, r6, #5
 800e394:	0092      	lsls	r2, r2, #2
 800e396:	4620      	mov	r0, r4
 800e398:	f002 f91c 	bl	80105d4 <_calloc_r>
 800e39c:	b160      	cbz	r0, 800e3b8 <_Balloc+0x64>
 800e39e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e3a2:	e00e      	b.n	800e3c2 <_Balloc+0x6e>
 800e3a4:	2221      	movs	r2, #33	; 0x21
 800e3a6:	2104      	movs	r1, #4
 800e3a8:	4620      	mov	r0, r4
 800e3aa:	f002 f913 	bl	80105d4 <_calloc_r>
 800e3ae:	69e3      	ldr	r3, [r4, #28]
 800e3b0:	60f0      	str	r0, [r6, #12]
 800e3b2:	68db      	ldr	r3, [r3, #12]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d1e4      	bne.n	800e382 <_Balloc+0x2e>
 800e3b8:	2000      	movs	r0, #0
 800e3ba:	bd70      	pop	{r4, r5, r6, pc}
 800e3bc:	6802      	ldr	r2, [r0, #0]
 800e3be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e3c8:	e7f7      	b.n	800e3ba <_Balloc+0x66>
 800e3ca:	bf00      	nop
 800e3cc:	080127cc 	.word	0x080127cc
 800e3d0:	0801284c 	.word	0x0801284c

0800e3d4 <_Bfree>:
 800e3d4:	b570      	push	{r4, r5, r6, lr}
 800e3d6:	69c6      	ldr	r6, [r0, #28]
 800e3d8:	4605      	mov	r5, r0
 800e3da:	460c      	mov	r4, r1
 800e3dc:	b976      	cbnz	r6, 800e3fc <_Bfree+0x28>
 800e3de:	2010      	movs	r0, #16
 800e3e0:	f7ff ff04 	bl	800e1ec <malloc>
 800e3e4:	4602      	mov	r2, r0
 800e3e6:	61e8      	str	r0, [r5, #28]
 800e3e8:	b920      	cbnz	r0, 800e3f4 <_Bfree+0x20>
 800e3ea:	4b09      	ldr	r3, [pc, #36]	; (800e410 <_Bfree+0x3c>)
 800e3ec:	4809      	ldr	r0, [pc, #36]	; (800e414 <_Bfree+0x40>)
 800e3ee:	218f      	movs	r1, #143	; 0x8f
 800e3f0:	f002 f8d2 	bl	8010598 <__assert_func>
 800e3f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3f8:	6006      	str	r6, [r0, #0]
 800e3fa:	60c6      	str	r6, [r0, #12]
 800e3fc:	b13c      	cbz	r4, 800e40e <_Bfree+0x3a>
 800e3fe:	69eb      	ldr	r3, [r5, #28]
 800e400:	6862      	ldr	r2, [r4, #4]
 800e402:	68db      	ldr	r3, [r3, #12]
 800e404:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e408:	6021      	str	r1, [r4, #0]
 800e40a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e40e:	bd70      	pop	{r4, r5, r6, pc}
 800e410:	080127cc 	.word	0x080127cc
 800e414:	0801284c 	.word	0x0801284c

0800e418 <__multadd>:
 800e418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e41c:	690d      	ldr	r5, [r1, #16]
 800e41e:	4607      	mov	r7, r0
 800e420:	460c      	mov	r4, r1
 800e422:	461e      	mov	r6, r3
 800e424:	f101 0c14 	add.w	ip, r1, #20
 800e428:	2000      	movs	r0, #0
 800e42a:	f8dc 3000 	ldr.w	r3, [ip]
 800e42e:	b299      	uxth	r1, r3
 800e430:	fb02 6101 	mla	r1, r2, r1, r6
 800e434:	0c1e      	lsrs	r6, r3, #16
 800e436:	0c0b      	lsrs	r3, r1, #16
 800e438:	fb02 3306 	mla	r3, r2, r6, r3
 800e43c:	b289      	uxth	r1, r1
 800e43e:	3001      	adds	r0, #1
 800e440:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e444:	4285      	cmp	r5, r0
 800e446:	f84c 1b04 	str.w	r1, [ip], #4
 800e44a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e44e:	dcec      	bgt.n	800e42a <__multadd+0x12>
 800e450:	b30e      	cbz	r6, 800e496 <__multadd+0x7e>
 800e452:	68a3      	ldr	r3, [r4, #8]
 800e454:	42ab      	cmp	r3, r5
 800e456:	dc19      	bgt.n	800e48c <__multadd+0x74>
 800e458:	6861      	ldr	r1, [r4, #4]
 800e45a:	4638      	mov	r0, r7
 800e45c:	3101      	adds	r1, #1
 800e45e:	f7ff ff79 	bl	800e354 <_Balloc>
 800e462:	4680      	mov	r8, r0
 800e464:	b928      	cbnz	r0, 800e472 <__multadd+0x5a>
 800e466:	4602      	mov	r2, r0
 800e468:	4b0c      	ldr	r3, [pc, #48]	; (800e49c <__multadd+0x84>)
 800e46a:	480d      	ldr	r0, [pc, #52]	; (800e4a0 <__multadd+0x88>)
 800e46c:	21ba      	movs	r1, #186	; 0xba
 800e46e:	f002 f893 	bl	8010598 <__assert_func>
 800e472:	6922      	ldr	r2, [r4, #16]
 800e474:	3202      	adds	r2, #2
 800e476:	f104 010c 	add.w	r1, r4, #12
 800e47a:	0092      	lsls	r2, r2, #2
 800e47c:	300c      	adds	r0, #12
 800e47e:	f7fe ffda 	bl	800d436 <memcpy>
 800e482:	4621      	mov	r1, r4
 800e484:	4638      	mov	r0, r7
 800e486:	f7ff ffa5 	bl	800e3d4 <_Bfree>
 800e48a:	4644      	mov	r4, r8
 800e48c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e490:	3501      	adds	r5, #1
 800e492:	615e      	str	r6, [r3, #20]
 800e494:	6125      	str	r5, [r4, #16]
 800e496:	4620      	mov	r0, r4
 800e498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e49c:	0801283b 	.word	0x0801283b
 800e4a0:	0801284c 	.word	0x0801284c

0800e4a4 <__s2b>:
 800e4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e4a8:	460c      	mov	r4, r1
 800e4aa:	4615      	mov	r5, r2
 800e4ac:	461f      	mov	r7, r3
 800e4ae:	2209      	movs	r2, #9
 800e4b0:	3308      	adds	r3, #8
 800e4b2:	4606      	mov	r6, r0
 800e4b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800e4b8:	2100      	movs	r1, #0
 800e4ba:	2201      	movs	r2, #1
 800e4bc:	429a      	cmp	r2, r3
 800e4be:	db09      	blt.n	800e4d4 <__s2b+0x30>
 800e4c0:	4630      	mov	r0, r6
 800e4c2:	f7ff ff47 	bl	800e354 <_Balloc>
 800e4c6:	b940      	cbnz	r0, 800e4da <__s2b+0x36>
 800e4c8:	4602      	mov	r2, r0
 800e4ca:	4b19      	ldr	r3, [pc, #100]	; (800e530 <__s2b+0x8c>)
 800e4cc:	4819      	ldr	r0, [pc, #100]	; (800e534 <__s2b+0x90>)
 800e4ce:	21d3      	movs	r1, #211	; 0xd3
 800e4d0:	f002 f862 	bl	8010598 <__assert_func>
 800e4d4:	0052      	lsls	r2, r2, #1
 800e4d6:	3101      	adds	r1, #1
 800e4d8:	e7f0      	b.n	800e4bc <__s2b+0x18>
 800e4da:	9b08      	ldr	r3, [sp, #32]
 800e4dc:	6143      	str	r3, [r0, #20]
 800e4de:	2d09      	cmp	r5, #9
 800e4e0:	f04f 0301 	mov.w	r3, #1
 800e4e4:	6103      	str	r3, [r0, #16]
 800e4e6:	dd16      	ble.n	800e516 <__s2b+0x72>
 800e4e8:	f104 0909 	add.w	r9, r4, #9
 800e4ec:	46c8      	mov	r8, r9
 800e4ee:	442c      	add	r4, r5
 800e4f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e4f4:	4601      	mov	r1, r0
 800e4f6:	3b30      	subs	r3, #48	; 0x30
 800e4f8:	220a      	movs	r2, #10
 800e4fa:	4630      	mov	r0, r6
 800e4fc:	f7ff ff8c 	bl	800e418 <__multadd>
 800e500:	45a0      	cmp	r8, r4
 800e502:	d1f5      	bne.n	800e4f0 <__s2b+0x4c>
 800e504:	f1a5 0408 	sub.w	r4, r5, #8
 800e508:	444c      	add	r4, r9
 800e50a:	1b2d      	subs	r5, r5, r4
 800e50c:	1963      	adds	r3, r4, r5
 800e50e:	42bb      	cmp	r3, r7
 800e510:	db04      	blt.n	800e51c <__s2b+0x78>
 800e512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e516:	340a      	adds	r4, #10
 800e518:	2509      	movs	r5, #9
 800e51a:	e7f6      	b.n	800e50a <__s2b+0x66>
 800e51c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e520:	4601      	mov	r1, r0
 800e522:	3b30      	subs	r3, #48	; 0x30
 800e524:	220a      	movs	r2, #10
 800e526:	4630      	mov	r0, r6
 800e528:	f7ff ff76 	bl	800e418 <__multadd>
 800e52c:	e7ee      	b.n	800e50c <__s2b+0x68>
 800e52e:	bf00      	nop
 800e530:	0801283b 	.word	0x0801283b
 800e534:	0801284c 	.word	0x0801284c

0800e538 <__hi0bits>:
 800e538:	0c03      	lsrs	r3, r0, #16
 800e53a:	041b      	lsls	r3, r3, #16
 800e53c:	b9d3      	cbnz	r3, 800e574 <__hi0bits+0x3c>
 800e53e:	0400      	lsls	r0, r0, #16
 800e540:	2310      	movs	r3, #16
 800e542:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e546:	bf04      	itt	eq
 800e548:	0200      	lsleq	r0, r0, #8
 800e54a:	3308      	addeq	r3, #8
 800e54c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e550:	bf04      	itt	eq
 800e552:	0100      	lsleq	r0, r0, #4
 800e554:	3304      	addeq	r3, #4
 800e556:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e55a:	bf04      	itt	eq
 800e55c:	0080      	lsleq	r0, r0, #2
 800e55e:	3302      	addeq	r3, #2
 800e560:	2800      	cmp	r0, #0
 800e562:	db05      	blt.n	800e570 <__hi0bits+0x38>
 800e564:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e568:	f103 0301 	add.w	r3, r3, #1
 800e56c:	bf08      	it	eq
 800e56e:	2320      	moveq	r3, #32
 800e570:	4618      	mov	r0, r3
 800e572:	4770      	bx	lr
 800e574:	2300      	movs	r3, #0
 800e576:	e7e4      	b.n	800e542 <__hi0bits+0xa>

0800e578 <__lo0bits>:
 800e578:	6803      	ldr	r3, [r0, #0]
 800e57a:	f013 0207 	ands.w	r2, r3, #7
 800e57e:	d00c      	beq.n	800e59a <__lo0bits+0x22>
 800e580:	07d9      	lsls	r1, r3, #31
 800e582:	d422      	bmi.n	800e5ca <__lo0bits+0x52>
 800e584:	079a      	lsls	r2, r3, #30
 800e586:	bf49      	itett	mi
 800e588:	085b      	lsrmi	r3, r3, #1
 800e58a:	089b      	lsrpl	r3, r3, #2
 800e58c:	6003      	strmi	r3, [r0, #0]
 800e58e:	2201      	movmi	r2, #1
 800e590:	bf5c      	itt	pl
 800e592:	6003      	strpl	r3, [r0, #0]
 800e594:	2202      	movpl	r2, #2
 800e596:	4610      	mov	r0, r2
 800e598:	4770      	bx	lr
 800e59a:	b299      	uxth	r1, r3
 800e59c:	b909      	cbnz	r1, 800e5a2 <__lo0bits+0x2a>
 800e59e:	0c1b      	lsrs	r3, r3, #16
 800e5a0:	2210      	movs	r2, #16
 800e5a2:	b2d9      	uxtb	r1, r3
 800e5a4:	b909      	cbnz	r1, 800e5aa <__lo0bits+0x32>
 800e5a6:	3208      	adds	r2, #8
 800e5a8:	0a1b      	lsrs	r3, r3, #8
 800e5aa:	0719      	lsls	r1, r3, #28
 800e5ac:	bf04      	itt	eq
 800e5ae:	091b      	lsreq	r3, r3, #4
 800e5b0:	3204      	addeq	r2, #4
 800e5b2:	0799      	lsls	r1, r3, #30
 800e5b4:	bf04      	itt	eq
 800e5b6:	089b      	lsreq	r3, r3, #2
 800e5b8:	3202      	addeq	r2, #2
 800e5ba:	07d9      	lsls	r1, r3, #31
 800e5bc:	d403      	bmi.n	800e5c6 <__lo0bits+0x4e>
 800e5be:	085b      	lsrs	r3, r3, #1
 800e5c0:	f102 0201 	add.w	r2, r2, #1
 800e5c4:	d003      	beq.n	800e5ce <__lo0bits+0x56>
 800e5c6:	6003      	str	r3, [r0, #0]
 800e5c8:	e7e5      	b.n	800e596 <__lo0bits+0x1e>
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	e7e3      	b.n	800e596 <__lo0bits+0x1e>
 800e5ce:	2220      	movs	r2, #32
 800e5d0:	e7e1      	b.n	800e596 <__lo0bits+0x1e>
	...

0800e5d4 <__i2b>:
 800e5d4:	b510      	push	{r4, lr}
 800e5d6:	460c      	mov	r4, r1
 800e5d8:	2101      	movs	r1, #1
 800e5da:	f7ff febb 	bl	800e354 <_Balloc>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	b928      	cbnz	r0, 800e5ee <__i2b+0x1a>
 800e5e2:	4b05      	ldr	r3, [pc, #20]	; (800e5f8 <__i2b+0x24>)
 800e5e4:	4805      	ldr	r0, [pc, #20]	; (800e5fc <__i2b+0x28>)
 800e5e6:	f240 1145 	movw	r1, #325	; 0x145
 800e5ea:	f001 ffd5 	bl	8010598 <__assert_func>
 800e5ee:	2301      	movs	r3, #1
 800e5f0:	6144      	str	r4, [r0, #20]
 800e5f2:	6103      	str	r3, [r0, #16]
 800e5f4:	bd10      	pop	{r4, pc}
 800e5f6:	bf00      	nop
 800e5f8:	0801283b 	.word	0x0801283b
 800e5fc:	0801284c 	.word	0x0801284c

0800e600 <__multiply>:
 800e600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e604:	4691      	mov	r9, r2
 800e606:	690a      	ldr	r2, [r1, #16]
 800e608:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e60c:	429a      	cmp	r2, r3
 800e60e:	bfb8      	it	lt
 800e610:	460b      	movlt	r3, r1
 800e612:	460c      	mov	r4, r1
 800e614:	bfbc      	itt	lt
 800e616:	464c      	movlt	r4, r9
 800e618:	4699      	movlt	r9, r3
 800e61a:	6927      	ldr	r7, [r4, #16]
 800e61c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e620:	68a3      	ldr	r3, [r4, #8]
 800e622:	6861      	ldr	r1, [r4, #4]
 800e624:	eb07 060a 	add.w	r6, r7, sl
 800e628:	42b3      	cmp	r3, r6
 800e62a:	b085      	sub	sp, #20
 800e62c:	bfb8      	it	lt
 800e62e:	3101      	addlt	r1, #1
 800e630:	f7ff fe90 	bl	800e354 <_Balloc>
 800e634:	b930      	cbnz	r0, 800e644 <__multiply+0x44>
 800e636:	4602      	mov	r2, r0
 800e638:	4b44      	ldr	r3, [pc, #272]	; (800e74c <__multiply+0x14c>)
 800e63a:	4845      	ldr	r0, [pc, #276]	; (800e750 <__multiply+0x150>)
 800e63c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800e640:	f001 ffaa 	bl	8010598 <__assert_func>
 800e644:	f100 0514 	add.w	r5, r0, #20
 800e648:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e64c:	462b      	mov	r3, r5
 800e64e:	2200      	movs	r2, #0
 800e650:	4543      	cmp	r3, r8
 800e652:	d321      	bcc.n	800e698 <__multiply+0x98>
 800e654:	f104 0314 	add.w	r3, r4, #20
 800e658:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e65c:	f109 0314 	add.w	r3, r9, #20
 800e660:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e664:	9202      	str	r2, [sp, #8]
 800e666:	1b3a      	subs	r2, r7, r4
 800e668:	3a15      	subs	r2, #21
 800e66a:	f022 0203 	bic.w	r2, r2, #3
 800e66e:	3204      	adds	r2, #4
 800e670:	f104 0115 	add.w	r1, r4, #21
 800e674:	428f      	cmp	r7, r1
 800e676:	bf38      	it	cc
 800e678:	2204      	movcc	r2, #4
 800e67a:	9201      	str	r2, [sp, #4]
 800e67c:	9a02      	ldr	r2, [sp, #8]
 800e67e:	9303      	str	r3, [sp, #12]
 800e680:	429a      	cmp	r2, r3
 800e682:	d80c      	bhi.n	800e69e <__multiply+0x9e>
 800e684:	2e00      	cmp	r6, #0
 800e686:	dd03      	ble.n	800e690 <__multiply+0x90>
 800e688:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d05b      	beq.n	800e748 <__multiply+0x148>
 800e690:	6106      	str	r6, [r0, #16]
 800e692:	b005      	add	sp, #20
 800e694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e698:	f843 2b04 	str.w	r2, [r3], #4
 800e69c:	e7d8      	b.n	800e650 <__multiply+0x50>
 800e69e:	f8b3 a000 	ldrh.w	sl, [r3]
 800e6a2:	f1ba 0f00 	cmp.w	sl, #0
 800e6a6:	d024      	beq.n	800e6f2 <__multiply+0xf2>
 800e6a8:	f104 0e14 	add.w	lr, r4, #20
 800e6ac:	46a9      	mov	r9, r5
 800e6ae:	f04f 0c00 	mov.w	ip, #0
 800e6b2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e6b6:	f8d9 1000 	ldr.w	r1, [r9]
 800e6ba:	fa1f fb82 	uxth.w	fp, r2
 800e6be:	b289      	uxth	r1, r1
 800e6c0:	fb0a 110b 	mla	r1, sl, fp, r1
 800e6c4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e6c8:	f8d9 2000 	ldr.w	r2, [r9]
 800e6cc:	4461      	add	r1, ip
 800e6ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e6d2:	fb0a c20b 	mla	r2, sl, fp, ip
 800e6d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e6da:	b289      	uxth	r1, r1
 800e6dc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e6e0:	4577      	cmp	r7, lr
 800e6e2:	f849 1b04 	str.w	r1, [r9], #4
 800e6e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e6ea:	d8e2      	bhi.n	800e6b2 <__multiply+0xb2>
 800e6ec:	9a01      	ldr	r2, [sp, #4]
 800e6ee:	f845 c002 	str.w	ip, [r5, r2]
 800e6f2:	9a03      	ldr	r2, [sp, #12]
 800e6f4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e6f8:	3304      	adds	r3, #4
 800e6fa:	f1b9 0f00 	cmp.w	r9, #0
 800e6fe:	d021      	beq.n	800e744 <__multiply+0x144>
 800e700:	6829      	ldr	r1, [r5, #0]
 800e702:	f104 0c14 	add.w	ip, r4, #20
 800e706:	46ae      	mov	lr, r5
 800e708:	f04f 0a00 	mov.w	sl, #0
 800e70c:	f8bc b000 	ldrh.w	fp, [ip]
 800e710:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e714:	fb09 220b 	mla	r2, r9, fp, r2
 800e718:	4452      	add	r2, sl
 800e71a:	b289      	uxth	r1, r1
 800e71c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e720:	f84e 1b04 	str.w	r1, [lr], #4
 800e724:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e728:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e72c:	f8be 1000 	ldrh.w	r1, [lr]
 800e730:	fb09 110a 	mla	r1, r9, sl, r1
 800e734:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800e738:	4567      	cmp	r7, ip
 800e73a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e73e:	d8e5      	bhi.n	800e70c <__multiply+0x10c>
 800e740:	9a01      	ldr	r2, [sp, #4]
 800e742:	50a9      	str	r1, [r5, r2]
 800e744:	3504      	adds	r5, #4
 800e746:	e799      	b.n	800e67c <__multiply+0x7c>
 800e748:	3e01      	subs	r6, #1
 800e74a:	e79b      	b.n	800e684 <__multiply+0x84>
 800e74c:	0801283b 	.word	0x0801283b
 800e750:	0801284c 	.word	0x0801284c

0800e754 <__pow5mult>:
 800e754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e758:	4615      	mov	r5, r2
 800e75a:	f012 0203 	ands.w	r2, r2, #3
 800e75e:	4606      	mov	r6, r0
 800e760:	460f      	mov	r7, r1
 800e762:	d007      	beq.n	800e774 <__pow5mult+0x20>
 800e764:	4c25      	ldr	r4, [pc, #148]	; (800e7fc <__pow5mult+0xa8>)
 800e766:	3a01      	subs	r2, #1
 800e768:	2300      	movs	r3, #0
 800e76a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e76e:	f7ff fe53 	bl	800e418 <__multadd>
 800e772:	4607      	mov	r7, r0
 800e774:	10ad      	asrs	r5, r5, #2
 800e776:	d03d      	beq.n	800e7f4 <__pow5mult+0xa0>
 800e778:	69f4      	ldr	r4, [r6, #28]
 800e77a:	b97c      	cbnz	r4, 800e79c <__pow5mult+0x48>
 800e77c:	2010      	movs	r0, #16
 800e77e:	f7ff fd35 	bl	800e1ec <malloc>
 800e782:	4602      	mov	r2, r0
 800e784:	61f0      	str	r0, [r6, #28]
 800e786:	b928      	cbnz	r0, 800e794 <__pow5mult+0x40>
 800e788:	4b1d      	ldr	r3, [pc, #116]	; (800e800 <__pow5mult+0xac>)
 800e78a:	481e      	ldr	r0, [pc, #120]	; (800e804 <__pow5mult+0xb0>)
 800e78c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800e790:	f001 ff02 	bl	8010598 <__assert_func>
 800e794:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e798:	6004      	str	r4, [r0, #0]
 800e79a:	60c4      	str	r4, [r0, #12]
 800e79c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800e7a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e7a4:	b94c      	cbnz	r4, 800e7ba <__pow5mult+0x66>
 800e7a6:	f240 2171 	movw	r1, #625	; 0x271
 800e7aa:	4630      	mov	r0, r6
 800e7ac:	f7ff ff12 	bl	800e5d4 <__i2b>
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800e7b6:	4604      	mov	r4, r0
 800e7b8:	6003      	str	r3, [r0, #0]
 800e7ba:	f04f 0900 	mov.w	r9, #0
 800e7be:	07eb      	lsls	r3, r5, #31
 800e7c0:	d50a      	bpl.n	800e7d8 <__pow5mult+0x84>
 800e7c2:	4639      	mov	r1, r7
 800e7c4:	4622      	mov	r2, r4
 800e7c6:	4630      	mov	r0, r6
 800e7c8:	f7ff ff1a 	bl	800e600 <__multiply>
 800e7cc:	4639      	mov	r1, r7
 800e7ce:	4680      	mov	r8, r0
 800e7d0:	4630      	mov	r0, r6
 800e7d2:	f7ff fdff 	bl	800e3d4 <_Bfree>
 800e7d6:	4647      	mov	r7, r8
 800e7d8:	106d      	asrs	r5, r5, #1
 800e7da:	d00b      	beq.n	800e7f4 <__pow5mult+0xa0>
 800e7dc:	6820      	ldr	r0, [r4, #0]
 800e7de:	b938      	cbnz	r0, 800e7f0 <__pow5mult+0x9c>
 800e7e0:	4622      	mov	r2, r4
 800e7e2:	4621      	mov	r1, r4
 800e7e4:	4630      	mov	r0, r6
 800e7e6:	f7ff ff0b 	bl	800e600 <__multiply>
 800e7ea:	6020      	str	r0, [r4, #0]
 800e7ec:	f8c0 9000 	str.w	r9, [r0]
 800e7f0:	4604      	mov	r4, r0
 800e7f2:	e7e4      	b.n	800e7be <__pow5mult+0x6a>
 800e7f4:	4638      	mov	r0, r7
 800e7f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7fa:	bf00      	nop
 800e7fc:	08012998 	.word	0x08012998
 800e800:	080127cc 	.word	0x080127cc
 800e804:	0801284c 	.word	0x0801284c

0800e808 <__lshift>:
 800e808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e80c:	460c      	mov	r4, r1
 800e80e:	6849      	ldr	r1, [r1, #4]
 800e810:	6923      	ldr	r3, [r4, #16]
 800e812:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e816:	68a3      	ldr	r3, [r4, #8]
 800e818:	4607      	mov	r7, r0
 800e81a:	4691      	mov	r9, r2
 800e81c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e820:	f108 0601 	add.w	r6, r8, #1
 800e824:	42b3      	cmp	r3, r6
 800e826:	db0b      	blt.n	800e840 <__lshift+0x38>
 800e828:	4638      	mov	r0, r7
 800e82a:	f7ff fd93 	bl	800e354 <_Balloc>
 800e82e:	4605      	mov	r5, r0
 800e830:	b948      	cbnz	r0, 800e846 <__lshift+0x3e>
 800e832:	4602      	mov	r2, r0
 800e834:	4b28      	ldr	r3, [pc, #160]	; (800e8d8 <__lshift+0xd0>)
 800e836:	4829      	ldr	r0, [pc, #164]	; (800e8dc <__lshift+0xd4>)
 800e838:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800e83c:	f001 feac 	bl	8010598 <__assert_func>
 800e840:	3101      	adds	r1, #1
 800e842:	005b      	lsls	r3, r3, #1
 800e844:	e7ee      	b.n	800e824 <__lshift+0x1c>
 800e846:	2300      	movs	r3, #0
 800e848:	f100 0114 	add.w	r1, r0, #20
 800e84c:	f100 0210 	add.w	r2, r0, #16
 800e850:	4618      	mov	r0, r3
 800e852:	4553      	cmp	r3, sl
 800e854:	db33      	blt.n	800e8be <__lshift+0xb6>
 800e856:	6920      	ldr	r0, [r4, #16]
 800e858:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e85c:	f104 0314 	add.w	r3, r4, #20
 800e860:	f019 091f 	ands.w	r9, r9, #31
 800e864:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e868:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e86c:	d02b      	beq.n	800e8c6 <__lshift+0xbe>
 800e86e:	f1c9 0e20 	rsb	lr, r9, #32
 800e872:	468a      	mov	sl, r1
 800e874:	2200      	movs	r2, #0
 800e876:	6818      	ldr	r0, [r3, #0]
 800e878:	fa00 f009 	lsl.w	r0, r0, r9
 800e87c:	4310      	orrs	r0, r2
 800e87e:	f84a 0b04 	str.w	r0, [sl], #4
 800e882:	f853 2b04 	ldr.w	r2, [r3], #4
 800e886:	459c      	cmp	ip, r3
 800e888:	fa22 f20e 	lsr.w	r2, r2, lr
 800e88c:	d8f3      	bhi.n	800e876 <__lshift+0x6e>
 800e88e:	ebac 0304 	sub.w	r3, ip, r4
 800e892:	3b15      	subs	r3, #21
 800e894:	f023 0303 	bic.w	r3, r3, #3
 800e898:	3304      	adds	r3, #4
 800e89a:	f104 0015 	add.w	r0, r4, #21
 800e89e:	4584      	cmp	ip, r0
 800e8a0:	bf38      	it	cc
 800e8a2:	2304      	movcc	r3, #4
 800e8a4:	50ca      	str	r2, [r1, r3]
 800e8a6:	b10a      	cbz	r2, 800e8ac <__lshift+0xa4>
 800e8a8:	f108 0602 	add.w	r6, r8, #2
 800e8ac:	3e01      	subs	r6, #1
 800e8ae:	4638      	mov	r0, r7
 800e8b0:	612e      	str	r6, [r5, #16]
 800e8b2:	4621      	mov	r1, r4
 800e8b4:	f7ff fd8e 	bl	800e3d4 <_Bfree>
 800e8b8:	4628      	mov	r0, r5
 800e8ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8be:	f842 0f04 	str.w	r0, [r2, #4]!
 800e8c2:	3301      	adds	r3, #1
 800e8c4:	e7c5      	b.n	800e852 <__lshift+0x4a>
 800e8c6:	3904      	subs	r1, #4
 800e8c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800e8d0:	459c      	cmp	ip, r3
 800e8d2:	d8f9      	bhi.n	800e8c8 <__lshift+0xc0>
 800e8d4:	e7ea      	b.n	800e8ac <__lshift+0xa4>
 800e8d6:	bf00      	nop
 800e8d8:	0801283b 	.word	0x0801283b
 800e8dc:	0801284c 	.word	0x0801284c

0800e8e0 <__mcmp>:
 800e8e0:	b530      	push	{r4, r5, lr}
 800e8e2:	6902      	ldr	r2, [r0, #16]
 800e8e4:	690c      	ldr	r4, [r1, #16]
 800e8e6:	1b12      	subs	r2, r2, r4
 800e8e8:	d10e      	bne.n	800e908 <__mcmp+0x28>
 800e8ea:	f100 0314 	add.w	r3, r0, #20
 800e8ee:	3114      	adds	r1, #20
 800e8f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e8f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e8f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e8fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e900:	42a5      	cmp	r5, r4
 800e902:	d003      	beq.n	800e90c <__mcmp+0x2c>
 800e904:	d305      	bcc.n	800e912 <__mcmp+0x32>
 800e906:	2201      	movs	r2, #1
 800e908:	4610      	mov	r0, r2
 800e90a:	bd30      	pop	{r4, r5, pc}
 800e90c:	4283      	cmp	r3, r0
 800e90e:	d3f3      	bcc.n	800e8f8 <__mcmp+0x18>
 800e910:	e7fa      	b.n	800e908 <__mcmp+0x28>
 800e912:	f04f 32ff 	mov.w	r2, #4294967295
 800e916:	e7f7      	b.n	800e908 <__mcmp+0x28>

0800e918 <__mdiff>:
 800e918:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e91c:	460c      	mov	r4, r1
 800e91e:	4606      	mov	r6, r0
 800e920:	4611      	mov	r1, r2
 800e922:	4620      	mov	r0, r4
 800e924:	4690      	mov	r8, r2
 800e926:	f7ff ffdb 	bl	800e8e0 <__mcmp>
 800e92a:	1e05      	subs	r5, r0, #0
 800e92c:	d110      	bne.n	800e950 <__mdiff+0x38>
 800e92e:	4629      	mov	r1, r5
 800e930:	4630      	mov	r0, r6
 800e932:	f7ff fd0f 	bl	800e354 <_Balloc>
 800e936:	b930      	cbnz	r0, 800e946 <__mdiff+0x2e>
 800e938:	4b3a      	ldr	r3, [pc, #232]	; (800ea24 <__mdiff+0x10c>)
 800e93a:	4602      	mov	r2, r0
 800e93c:	f240 2137 	movw	r1, #567	; 0x237
 800e940:	4839      	ldr	r0, [pc, #228]	; (800ea28 <__mdiff+0x110>)
 800e942:	f001 fe29 	bl	8010598 <__assert_func>
 800e946:	2301      	movs	r3, #1
 800e948:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e94c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e950:	bfa4      	itt	ge
 800e952:	4643      	movge	r3, r8
 800e954:	46a0      	movge	r8, r4
 800e956:	4630      	mov	r0, r6
 800e958:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e95c:	bfa6      	itte	ge
 800e95e:	461c      	movge	r4, r3
 800e960:	2500      	movge	r5, #0
 800e962:	2501      	movlt	r5, #1
 800e964:	f7ff fcf6 	bl	800e354 <_Balloc>
 800e968:	b920      	cbnz	r0, 800e974 <__mdiff+0x5c>
 800e96a:	4b2e      	ldr	r3, [pc, #184]	; (800ea24 <__mdiff+0x10c>)
 800e96c:	4602      	mov	r2, r0
 800e96e:	f240 2145 	movw	r1, #581	; 0x245
 800e972:	e7e5      	b.n	800e940 <__mdiff+0x28>
 800e974:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e978:	6926      	ldr	r6, [r4, #16]
 800e97a:	60c5      	str	r5, [r0, #12]
 800e97c:	f104 0914 	add.w	r9, r4, #20
 800e980:	f108 0514 	add.w	r5, r8, #20
 800e984:	f100 0e14 	add.w	lr, r0, #20
 800e988:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e98c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e990:	f108 0210 	add.w	r2, r8, #16
 800e994:	46f2      	mov	sl, lr
 800e996:	2100      	movs	r1, #0
 800e998:	f859 3b04 	ldr.w	r3, [r9], #4
 800e99c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e9a0:	fa11 f88b 	uxtah	r8, r1, fp
 800e9a4:	b299      	uxth	r1, r3
 800e9a6:	0c1b      	lsrs	r3, r3, #16
 800e9a8:	eba8 0801 	sub.w	r8, r8, r1
 800e9ac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e9b0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e9b4:	fa1f f888 	uxth.w	r8, r8
 800e9b8:	1419      	asrs	r1, r3, #16
 800e9ba:	454e      	cmp	r6, r9
 800e9bc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e9c0:	f84a 3b04 	str.w	r3, [sl], #4
 800e9c4:	d8e8      	bhi.n	800e998 <__mdiff+0x80>
 800e9c6:	1b33      	subs	r3, r6, r4
 800e9c8:	3b15      	subs	r3, #21
 800e9ca:	f023 0303 	bic.w	r3, r3, #3
 800e9ce:	3304      	adds	r3, #4
 800e9d0:	3415      	adds	r4, #21
 800e9d2:	42a6      	cmp	r6, r4
 800e9d4:	bf38      	it	cc
 800e9d6:	2304      	movcc	r3, #4
 800e9d8:	441d      	add	r5, r3
 800e9da:	4473      	add	r3, lr
 800e9dc:	469e      	mov	lr, r3
 800e9de:	462e      	mov	r6, r5
 800e9e0:	4566      	cmp	r6, ip
 800e9e2:	d30e      	bcc.n	800ea02 <__mdiff+0xea>
 800e9e4:	f10c 0203 	add.w	r2, ip, #3
 800e9e8:	1b52      	subs	r2, r2, r5
 800e9ea:	f022 0203 	bic.w	r2, r2, #3
 800e9ee:	3d03      	subs	r5, #3
 800e9f0:	45ac      	cmp	ip, r5
 800e9f2:	bf38      	it	cc
 800e9f4:	2200      	movcc	r2, #0
 800e9f6:	4413      	add	r3, r2
 800e9f8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800e9fc:	b17a      	cbz	r2, 800ea1e <__mdiff+0x106>
 800e9fe:	6107      	str	r7, [r0, #16]
 800ea00:	e7a4      	b.n	800e94c <__mdiff+0x34>
 800ea02:	f856 8b04 	ldr.w	r8, [r6], #4
 800ea06:	fa11 f288 	uxtah	r2, r1, r8
 800ea0a:	1414      	asrs	r4, r2, #16
 800ea0c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ea10:	b292      	uxth	r2, r2
 800ea12:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ea16:	f84e 2b04 	str.w	r2, [lr], #4
 800ea1a:	1421      	asrs	r1, r4, #16
 800ea1c:	e7e0      	b.n	800e9e0 <__mdiff+0xc8>
 800ea1e:	3f01      	subs	r7, #1
 800ea20:	e7ea      	b.n	800e9f8 <__mdiff+0xe0>
 800ea22:	bf00      	nop
 800ea24:	0801283b 	.word	0x0801283b
 800ea28:	0801284c 	.word	0x0801284c

0800ea2c <__ulp>:
 800ea2c:	b082      	sub	sp, #8
 800ea2e:	ed8d 0b00 	vstr	d0, [sp]
 800ea32:	9a01      	ldr	r2, [sp, #4]
 800ea34:	4b0f      	ldr	r3, [pc, #60]	; (800ea74 <__ulp+0x48>)
 800ea36:	4013      	ands	r3, r2
 800ea38:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	dc08      	bgt.n	800ea52 <__ulp+0x26>
 800ea40:	425b      	negs	r3, r3
 800ea42:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ea46:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ea4a:	da04      	bge.n	800ea56 <__ulp+0x2a>
 800ea4c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ea50:	4113      	asrs	r3, r2
 800ea52:	2200      	movs	r2, #0
 800ea54:	e008      	b.n	800ea68 <__ulp+0x3c>
 800ea56:	f1a2 0314 	sub.w	r3, r2, #20
 800ea5a:	2b1e      	cmp	r3, #30
 800ea5c:	bfda      	itte	le
 800ea5e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ea62:	40da      	lsrle	r2, r3
 800ea64:	2201      	movgt	r2, #1
 800ea66:	2300      	movs	r3, #0
 800ea68:	4619      	mov	r1, r3
 800ea6a:	4610      	mov	r0, r2
 800ea6c:	ec41 0b10 	vmov	d0, r0, r1
 800ea70:	b002      	add	sp, #8
 800ea72:	4770      	bx	lr
 800ea74:	7ff00000 	.word	0x7ff00000

0800ea78 <__b2d>:
 800ea78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea7c:	6906      	ldr	r6, [r0, #16]
 800ea7e:	f100 0814 	add.w	r8, r0, #20
 800ea82:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ea86:	1f37      	subs	r7, r6, #4
 800ea88:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ea8c:	4610      	mov	r0, r2
 800ea8e:	f7ff fd53 	bl	800e538 <__hi0bits>
 800ea92:	f1c0 0320 	rsb	r3, r0, #32
 800ea96:	280a      	cmp	r0, #10
 800ea98:	600b      	str	r3, [r1, #0]
 800ea9a:	491b      	ldr	r1, [pc, #108]	; (800eb08 <__b2d+0x90>)
 800ea9c:	dc15      	bgt.n	800eaca <__b2d+0x52>
 800ea9e:	f1c0 0c0b 	rsb	ip, r0, #11
 800eaa2:	fa22 f30c 	lsr.w	r3, r2, ip
 800eaa6:	45b8      	cmp	r8, r7
 800eaa8:	ea43 0501 	orr.w	r5, r3, r1
 800eaac:	bf34      	ite	cc
 800eaae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800eab2:	2300      	movcs	r3, #0
 800eab4:	3015      	adds	r0, #21
 800eab6:	fa02 f000 	lsl.w	r0, r2, r0
 800eaba:	fa23 f30c 	lsr.w	r3, r3, ip
 800eabe:	4303      	orrs	r3, r0
 800eac0:	461c      	mov	r4, r3
 800eac2:	ec45 4b10 	vmov	d0, r4, r5
 800eac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaca:	45b8      	cmp	r8, r7
 800eacc:	bf3a      	itte	cc
 800eace:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ead2:	f1a6 0708 	subcc.w	r7, r6, #8
 800ead6:	2300      	movcs	r3, #0
 800ead8:	380b      	subs	r0, #11
 800eada:	d012      	beq.n	800eb02 <__b2d+0x8a>
 800eadc:	f1c0 0120 	rsb	r1, r0, #32
 800eae0:	fa23 f401 	lsr.w	r4, r3, r1
 800eae4:	4082      	lsls	r2, r0
 800eae6:	4322      	orrs	r2, r4
 800eae8:	4547      	cmp	r7, r8
 800eaea:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800eaee:	bf8c      	ite	hi
 800eaf0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800eaf4:	2200      	movls	r2, #0
 800eaf6:	4083      	lsls	r3, r0
 800eaf8:	40ca      	lsrs	r2, r1
 800eafa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800eafe:	4313      	orrs	r3, r2
 800eb00:	e7de      	b.n	800eac0 <__b2d+0x48>
 800eb02:	ea42 0501 	orr.w	r5, r2, r1
 800eb06:	e7db      	b.n	800eac0 <__b2d+0x48>
 800eb08:	3ff00000 	.word	0x3ff00000

0800eb0c <__d2b>:
 800eb0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eb10:	460f      	mov	r7, r1
 800eb12:	2101      	movs	r1, #1
 800eb14:	ec59 8b10 	vmov	r8, r9, d0
 800eb18:	4616      	mov	r6, r2
 800eb1a:	f7ff fc1b 	bl	800e354 <_Balloc>
 800eb1e:	4604      	mov	r4, r0
 800eb20:	b930      	cbnz	r0, 800eb30 <__d2b+0x24>
 800eb22:	4602      	mov	r2, r0
 800eb24:	4b24      	ldr	r3, [pc, #144]	; (800ebb8 <__d2b+0xac>)
 800eb26:	4825      	ldr	r0, [pc, #148]	; (800ebbc <__d2b+0xb0>)
 800eb28:	f240 310f 	movw	r1, #783	; 0x30f
 800eb2c:	f001 fd34 	bl	8010598 <__assert_func>
 800eb30:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eb34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eb38:	bb2d      	cbnz	r5, 800eb86 <__d2b+0x7a>
 800eb3a:	9301      	str	r3, [sp, #4]
 800eb3c:	f1b8 0300 	subs.w	r3, r8, #0
 800eb40:	d026      	beq.n	800eb90 <__d2b+0x84>
 800eb42:	4668      	mov	r0, sp
 800eb44:	9300      	str	r3, [sp, #0]
 800eb46:	f7ff fd17 	bl	800e578 <__lo0bits>
 800eb4a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eb4e:	b1e8      	cbz	r0, 800eb8c <__d2b+0x80>
 800eb50:	f1c0 0320 	rsb	r3, r0, #32
 800eb54:	fa02 f303 	lsl.w	r3, r2, r3
 800eb58:	430b      	orrs	r3, r1
 800eb5a:	40c2      	lsrs	r2, r0
 800eb5c:	6163      	str	r3, [r4, #20]
 800eb5e:	9201      	str	r2, [sp, #4]
 800eb60:	9b01      	ldr	r3, [sp, #4]
 800eb62:	61a3      	str	r3, [r4, #24]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	bf14      	ite	ne
 800eb68:	2202      	movne	r2, #2
 800eb6a:	2201      	moveq	r2, #1
 800eb6c:	6122      	str	r2, [r4, #16]
 800eb6e:	b1bd      	cbz	r5, 800eba0 <__d2b+0x94>
 800eb70:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800eb74:	4405      	add	r5, r0
 800eb76:	603d      	str	r5, [r7, #0]
 800eb78:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800eb7c:	6030      	str	r0, [r6, #0]
 800eb7e:	4620      	mov	r0, r4
 800eb80:	b003      	add	sp, #12
 800eb82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800eb8a:	e7d6      	b.n	800eb3a <__d2b+0x2e>
 800eb8c:	6161      	str	r1, [r4, #20]
 800eb8e:	e7e7      	b.n	800eb60 <__d2b+0x54>
 800eb90:	a801      	add	r0, sp, #4
 800eb92:	f7ff fcf1 	bl	800e578 <__lo0bits>
 800eb96:	9b01      	ldr	r3, [sp, #4]
 800eb98:	6163      	str	r3, [r4, #20]
 800eb9a:	3020      	adds	r0, #32
 800eb9c:	2201      	movs	r2, #1
 800eb9e:	e7e5      	b.n	800eb6c <__d2b+0x60>
 800eba0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eba4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eba8:	6038      	str	r0, [r7, #0]
 800ebaa:	6918      	ldr	r0, [r3, #16]
 800ebac:	f7ff fcc4 	bl	800e538 <__hi0bits>
 800ebb0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ebb4:	e7e2      	b.n	800eb7c <__d2b+0x70>
 800ebb6:	bf00      	nop
 800ebb8:	0801283b 	.word	0x0801283b
 800ebbc:	0801284c 	.word	0x0801284c

0800ebc0 <__ratio>:
 800ebc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebc4:	4688      	mov	r8, r1
 800ebc6:	4669      	mov	r1, sp
 800ebc8:	4681      	mov	r9, r0
 800ebca:	f7ff ff55 	bl	800ea78 <__b2d>
 800ebce:	a901      	add	r1, sp, #4
 800ebd0:	4640      	mov	r0, r8
 800ebd2:	ec55 4b10 	vmov	r4, r5, d0
 800ebd6:	f7ff ff4f 	bl	800ea78 <__b2d>
 800ebda:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ebde:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ebe2:	eba3 0c02 	sub.w	ip, r3, r2
 800ebe6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ebea:	1a9b      	subs	r3, r3, r2
 800ebec:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ebf0:	ec51 0b10 	vmov	r0, r1, d0
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	bfd6      	itet	le
 800ebf8:	460a      	movle	r2, r1
 800ebfa:	462a      	movgt	r2, r5
 800ebfc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ec00:	468b      	mov	fp, r1
 800ec02:	462f      	mov	r7, r5
 800ec04:	bfd4      	ite	le
 800ec06:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ec0a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ec0e:	4620      	mov	r0, r4
 800ec10:	ee10 2a10 	vmov	r2, s0
 800ec14:	465b      	mov	r3, fp
 800ec16:	4639      	mov	r1, r7
 800ec18:	f7f1 fe18 	bl	800084c <__aeabi_ddiv>
 800ec1c:	ec41 0b10 	vmov	d0, r0, r1
 800ec20:	b003      	add	sp, #12
 800ec22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ec26 <__copybits>:
 800ec26:	3901      	subs	r1, #1
 800ec28:	b570      	push	{r4, r5, r6, lr}
 800ec2a:	1149      	asrs	r1, r1, #5
 800ec2c:	6914      	ldr	r4, [r2, #16]
 800ec2e:	3101      	adds	r1, #1
 800ec30:	f102 0314 	add.w	r3, r2, #20
 800ec34:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ec38:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ec3c:	1f05      	subs	r5, r0, #4
 800ec3e:	42a3      	cmp	r3, r4
 800ec40:	d30c      	bcc.n	800ec5c <__copybits+0x36>
 800ec42:	1aa3      	subs	r3, r4, r2
 800ec44:	3b11      	subs	r3, #17
 800ec46:	f023 0303 	bic.w	r3, r3, #3
 800ec4a:	3211      	adds	r2, #17
 800ec4c:	42a2      	cmp	r2, r4
 800ec4e:	bf88      	it	hi
 800ec50:	2300      	movhi	r3, #0
 800ec52:	4418      	add	r0, r3
 800ec54:	2300      	movs	r3, #0
 800ec56:	4288      	cmp	r0, r1
 800ec58:	d305      	bcc.n	800ec66 <__copybits+0x40>
 800ec5a:	bd70      	pop	{r4, r5, r6, pc}
 800ec5c:	f853 6b04 	ldr.w	r6, [r3], #4
 800ec60:	f845 6f04 	str.w	r6, [r5, #4]!
 800ec64:	e7eb      	b.n	800ec3e <__copybits+0x18>
 800ec66:	f840 3b04 	str.w	r3, [r0], #4
 800ec6a:	e7f4      	b.n	800ec56 <__copybits+0x30>

0800ec6c <__any_on>:
 800ec6c:	f100 0214 	add.w	r2, r0, #20
 800ec70:	6900      	ldr	r0, [r0, #16]
 800ec72:	114b      	asrs	r3, r1, #5
 800ec74:	4298      	cmp	r0, r3
 800ec76:	b510      	push	{r4, lr}
 800ec78:	db11      	blt.n	800ec9e <__any_on+0x32>
 800ec7a:	dd0a      	ble.n	800ec92 <__any_on+0x26>
 800ec7c:	f011 011f 	ands.w	r1, r1, #31
 800ec80:	d007      	beq.n	800ec92 <__any_on+0x26>
 800ec82:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ec86:	fa24 f001 	lsr.w	r0, r4, r1
 800ec8a:	fa00 f101 	lsl.w	r1, r0, r1
 800ec8e:	428c      	cmp	r4, r1
 800ec90:	d10b      	bne.n	800ecaa <__any_on+0x3e>
 800ec92:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ec96:	4293      	cmp	r3, r2
 800ec98:	d803      	bhi.n	800eca2 <__any_on+0x36>
 800ec9a:	2000      	movs	r0, #0
 800ec9c:	bd10      	pop	{r4, pc}
 800ec9e:	4603      	mov	r3, r0
 800eca0:	e7f7      	b.n	800ec92 <__any_on+0x26>
 800eca2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800eca6:	2900      	cmp	r1, #0
 800eca8:	d0f5      	beq.n	800ec96 <__any_on+0x2a>
 800ecaa:	2001      	movs	r0, #1
 800ecac:	e7f6      	b.n	800ec9c <__any_on+0x30>

0800ecae <sulp>:
 800ecae:	b570      	push	{r4, r5, r6, lr}
 800ecb0:	4604      	mov	r4, r0
 800ecb2:	460d      	mov	r5, r1
 800ecb4:	ec45 4b10 	vmov	d0, r4, r5
 800ecb8:	4616      	mov	r6, r2
 800ecba:	f7ff feb7 	bl	800ea2c <__ulp>
 800ecbe:	ec51 0b10 	vmov	r0, r1, d0
 800ecc2:	b17e      	cbz	r6, 800ece4 <sulp+0x36>
 800ecc4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ecc8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	dd09      	ble.n	800ece4 <sulp+0x36>
 800ecd0:	051b      	lsls	r3, r3, #20
 800ecd2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ecd6:	2400      	movs	r4, #0
 800ecd8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ecdc:	4622      	mov	r2, r4
 800ecde:	462b      	mov	r3, r5
 800ece0:	f7f1 fc8a 	bl	80005f8 <__aeabi_dmul>
 800ece4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ece8 <_strtod_l>:
 800ece8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecec:	ed2d 8b02 	vpush	{d8}
 800ecf0:	b09b      	sub	sp, #108	; 0x6c
 800ecf2:	4604      	mov	r4, r0
 800ecf4:	9213      	str	r2, [sp, #76]	; 0x4c
 800ecf6:	2200      	movs	r2, #0
 800ecf8:	9216      	str	r2, [sp, #88]	; 0x58
 800ecfa:	460d      	mov	r5, r1
 800ecfc:	f04f 0800 	mov.w	r8, #0
 800ed00:	f04f 0900 	mov.w	r9, #0
 800ed04:	460a      	mov	r2, r1
 800ed06:	9215      	str	r2, [sp, #84]	; 0x54
 800ed08:	7811      	ldrb	r1, [r2, #0]
 800ed0a:	292b      	cmp	r1, #43	; 0x2b
 800ed0c:	d04c      	beq.n	800eda8 <_strtod_l+0xc0>
 800ed0e:	d83a      	bhi.n	800ed86 <_strtod_l+0x9e>
 800ed10:	290d      	cmp	r1, #13
 800ed12:	d834      	bhi.n	800ed7e <_strtod_l+0x96>
 800ed14:	2908      	cmp	r1, #8
 800ed16:	d834      	bhi.n	800ed82 <_strtod_l+0x9a>
 800ed18:	2900      	cmp	r1, #0
 800ed1a:	d03d      	beq.n	800ed98 <_strtod_l+0xb0>
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	920a      	str	r2, [sp, #40]	; 0x28
 800ed20:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800ed22:	7832      	ldrb	r2, [r6, #0]
 800ed24:	2a30      	cmp	r2, #48	; 0x30
 800ed26:	f040 80b4 	bne.w	800ee92 <_strtod_l+0x1aa>
 800ed2a:	7872      	ldrb	r2, [r6, #1]
 800ed2c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800ed30:	2a58      	cmp	r2, #88	; 0x58
 800ed32:	d170      	bne.n	800ee16 <_strtod_l+0x12e>
 800ed34:	9302      	str	r3, [sp, #8]
 800ed36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed38:	9301      	str	r3, [sp, #4]
 800ed3a:	ab16      	add	r3, sp, #88	; 0x58
 800ed3c:	9300      	str	r3, [sp, #0]
 800ed3e:	4a8e      	ldr	r2, [pc, #568]	; (800ef78 <_strtod_l+0x290>)
 800ed40:	ab17      	add	r3, sp, #92	; 0x5c
 800ed42:	a915      	add	r1, sp, #84	; 0x54
 800ed44:	4620      	mov	r0, r4
 800ed46:	f001 fcc3 	bl	80106d0 <__gethex>
 800ed4a:	f010 070f 	ands.w	r7, r0, #15
 800ed4e:	4605      	mov	r5, r0
 800ed50:	d005      	beq.n	800ed5e <_strtod_l+0x76>
 800ed52:	2f06      	cmp	r7, #6
 800ed54:	d12a      	bne.n	800edac <_strtod_l+0xc4>
 800ed56:	3601      	adds	r6, #1
 800ed58:	2300      	movs	r3, #0
 800ed5a:	9615      	str	r6, [sp, #84]	; 0x54
 800ed5c:	930a      	str	r3, [sp, #40]	; 0x28
 800ed5e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	f040 857f 	bne.w	800f864 <_strtod_l+0xb7c>
 800ed66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed68:	b1db      	cbz	r3, 800eda2 <_strtod_l+0xba>
 800ed6a:	4642      	mov	r2, r8
 800ed6c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ed70:	ec43 2b10 	vmov	d0, r2, r3
 800ed74:	b01b      	add	sp, #108	; 0x6c
 800ed76:	ecbd 8b02 	vpop	{d8}
 800ed7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed7e:	2920      	cmp	r1, #32
 800ed80:	d1cc      	bne.n	800ed1c <_strtod_l+0x34>
 800ed82:	3201      	adds	r2, #1
 800ed84:	e7bf      	b.n	800ed06 <_strtod_l+0x1e>
 800ed86:	292d      	cmp	r1, #45	; 0x2d
 800ed88:	d1c8      	bne.n	800ed1c <_strtod_l+0x34>
 800ed8a:	2101      	movs	r1, #1
 800ed8c:	910a      	str	r1, [sp, #40]	; 0x28
 800ed8e:	1c51      	adds	r1, r2, #1
 800ed90:	9115      	str	r1, [sp, #84]	; 0x54
 800ed92:	7852      	ldrb	r2, [r2, #1]
 800ed94:	2a00      	cmp	r2, #0
 800ed96:	d1c3      	bne.n	800ed20 <_strtod_l+0x38>
 800ed98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ed9a:	9515      	str	r5, [sp, #84]	; 0x54
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	f040 855f 	bne.w	800f860 <_strtod_l+0xb78>
 800eda2:	4642      	mov	r2, r8
 800eda4:	464b      	mov	r3, r9
 800eda6:	e7e3      	b.n	800ed70 <_strtod_l+0x88>
 800eda8:	2100      	movs	r1, #0
 800edaa:	e7ef      	b.n	800ed8c <_strtod_l+0xa4>
 800edac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800edae:	b13a      	cbz	r2, 800edc0 <_strtod_l+0xd8>
 800edb0:	2135      	movs	r1, #53	; 0x35
 800edb2:	a818      	add	r0, sp, #96	; 0x60
 800edb4:	f7ff ff37 	bl	800ec26 <__copybits>
 800edb8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800edba:	4620      	mov	r0, r4
 800edbc:	f7ff fb0a 	bl	800e3d4 <_Bfree>
 800edc0:	3f01      	subs	r7, #1
 800edc2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800edc4:	2f04      	cmp	r7, #4
 800edc6:	d806      	bhi.n	800edd6 <_strtod_l+0xee>
 800edc8:	e8df f007 	tbb	[pc, r7]
 800edcc:	201d0314 	.word	0x201d0314
 800edd0:	14          	.byte	0x14
 800edd1:	00          	.byte	0x00
 800edd2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800edd6:	05e9      	lsls	r1, r5, #23
 800edd8:	bf48      	it	mi
 800edda:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800edde:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ede2:	0d1b      	lsrs	r3, r3, #20
 800ede4:	051b      	lsls	r3, r3, #20
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d1b9      	bne.n	800ed5e <_strtod_l+0x76>
 800edea:	f7fe faef 	bl	800d3cc <__errno>
 800edee:	2322      	movs	r3, #34	; 0x22
 800edf0:	6003      	str	r3, [r0, #0]
 800edf2:	e7b4      	b.n	800ed5e <_strtod_l+0x76>
 800edf4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800edf8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800edfc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ee00:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800ee04:	e7e7      	b.n	800edd6 <_strtod_l+0xee>
 800ee06:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ef80 <_strtod_l+0x298>
 800ee0a:	e7e4      	b.n	800edd6 <_strtod_l+0xee>
 800ee0c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800ee10:	f04f 38ff 	mov.w	r8, #4294967295
 800ee14:	e7df      	b.n	800edd6 <_strtod_l+0xee>
 800ee16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ee18:	1c5a      	adds	r2, r3, #1
 800ee1a:	9215      	str	r2, [sp, #84]	; 0x54
 800ee1c:	785b      	ldrb	r3, [r3, #1]
 800ee1e:	2b30      	cmp	r3, #48	; 0x30
 800ee20:	d0f9      	beq.n	800ee16 <_strtod_l+0x12e>
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d09b      	beq.n	800ed5e <_strtod_l+0x76>
 800ee26:	2301      	movs	r3, #1
 800ee28:	f04f 0a00 	mov.w	sl, #0
 800ee2c:	9304      	str	r3, [sp, #16]
 800ee2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ee30:	930b      	str	r3, [sp, #44]	; 0x2c
 800ee32:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ee36:	46d3      	mov	fp, sl
 800ee38:	220a      	movs	r2, #10
 800ee3a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800ee3c:	7806      	ldrb	r6, [r0, #0]
 800ee3e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ee42:	b2d9      	uxtb	r1, r3
 800ee44:	2909      	cmp	r1, #9
 800ee46:	d926      	bls.n	800ee96 <_strtod_l+0x1ae>
 800ee48:	494c      	ldr	r1, [pc, #304]	; (800ef7c <_strtod_l+0x294>)
 800ee4a:	2201      	movs	r2, #1
 800ee4c:	f001 fb79 	bl	8010542 <strncmp>
 800ee50:	2800      	cmp	r0, #0
 800ee52:	d030      	beq.n	800eeb6 <_strtod_l+0x1ce>
 800ee54:	2000      	movs	r0, #0
 800ee56:	4632      	mov	r2, r6
 800ee58:	9005      	str	r0, [sp, #20]
 800ee5a:	465e      	mov	r6, fp
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	2a65      	cmp	r2, #101	; 0x65
 800ee60:	d001      	beq.n	800ee66 <_strtod_l+0x17e>
 800ee62:	2a45      	cmp	r2, #69	; 0x45
 800ee64:	d113      	bne.n	800ee8e <_strtod_l+0x1a6>
 800ee66:	b91e      	cbnz	r6, 800ee70 <_strtod_l+0x188>
 800ee68:	9a04      	ldr	r2, [sp, #16]
 800ee6a:	4302      	orrs	r2, r0
 800ee6c:	d094      	beq.n	800ed98 <_strtod_l+0xb0>
 800ee6e:	2600      	movs	r6, #0
 800ee70:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800ee72:	1c6a      	adds	r2, r5, #1
 800ee74:	9215      	str	r2, [sp, #84]	; 0x54
 800ee76:	786a      	ldrb	r2, [r5, #1]
 800ee78:	2a2b      	cmp	r2, #43	; 0x2b
 800ee7a:	d074      	beq.n	800ef66 <_strtod_l+0x27e>
 800ee7c:	2a2d      	cmp	r2, #45	; 0x2d
 800ee7e:	d078      	beq.n	800ef72 <_strtod_l+0x28a>
 800ee80:	f04f 0c00 	mov.w	ip, #0
 800ee84:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ee88:	2909      	cmp	r1, #9
 800ee8a:	d97f      	bls.n	800ef8c <_strtod_l+0x2a4>
 800ee8c:	9515      	str	r5, [sp, #84]	; 0x54
 800ee8e:	2700      	movs	r7, #0
 800ee90:	e09e      	b.n	800efd0 <_strtod_l+0x2e8>
 800ee92:	2300      	movs	r3, #0
 800ee94:	e7c8      	b.n	800ee28 <_strtod_l+0x140>
 800ee96:	f1bb 0f08 	cmp.w	fp, #8
 800ee9a:	bfd8      	it	le
 800ee9c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800ee9e:	f100 0001 	add.w	r0, r0, #1
 800eea2:	bfda      	itte	le
 800eea4:	fb02 3301 	mlale	r3, r2, r1, r3
 800eea8:	9309      	strle	r3, [sp, #36]	; 0x24
 800eeaa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800eeae:	f10b 0b01 	add.w	fp, fp, #1
 800eeb2:	9015      	str	r0, [sp, #84]	; 0x54
 800eeb4:	e7c1      	b.n	800ee3a <_strtod_l+0x152>
 800eeb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eeb8:	1c5a      	adds	r2, r3, #1
 800eeba:	9215      	str	r2, [sp, #84]	; 0x54
 800eebc:	785a      	ldrb	r2, [r3, #1]
 800eebe:	f1bb 0f00 	cmp.w	fp, #0
 800eec2:	d037      	beq.n	800ef34 <_strtod_l+0x24c>
 800eec4:	9005      	str	r0, [sp, #20]
 800eec6:	465e      	mov	r6, fp
 800eec8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800eecc:	2b09      	cmp	r3, #9
 800eece:	d912      	bls.n	800eef6 <_strtod_l+0x20e>
 800eed0:	2301      	movs	r3, #1
 800eed2:	e7c4      	b.n	800ee5e <_strtod_l+0x176>
 800eed4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eed6:	1c5a      	adds	r2, r3, #1
 800eed8:	9215      	str	r2, [sp, #84]	; 0x54
 800eeda:	785a      	ldrb	r2, [r3, #1]
 800eedc:	3001      	adds	r0, #1
 800eede:	2a30      	cmp	r2, #48	; 0x30
 800eee0:	d0f8      	beq.n	800eed4 <_strtod_l+0x1ec>
 800eee2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800eee6:	2b08      	cmp	r3, #8
 800eee8:	f200 84c1 	bhi.w	800f86e <_strtod_l+0xb86>
 800eeec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eeee:	9005      	str	r0, [sp, #20]
 800eef0:	2000      	movs	r0, #0
 800eef2:	930b      	str	r3, [sp, #44]	; 0x2c
 800eef4:	4606      	mov	r6, r0
 800eef6:	3a30      	subs	r2, #48	; 0x30
 800eef8:	f100 0301 	add.w	r3, r0, #1
 800eefc:	d014      	beq.n	800ef28 <_strtod_l+0x240>
 800eefe:	9905      	ldr	r1, [sp, #20]
 800ef00:	4419      	add	r1, r3
 800ef02:	9105      	str	r1, [sp, #20]
 800ef04:	4633      	mov	r3, r6
 800ef06:	eb00 0c06 	add.w	ip, r0, r6
 800ef0a:	210a      	movs	r1, #10
 800ef0c:	4563      	cmp	r3, ip
 800ef0e:	d113      	bne.n	800ef38 <_strtod_l+0x250>
 800ef10:	1833      	adds	r3, r6, r0
 800ef12:	2b08      	cmp	r3, #8
 800ef14:	f106 0601 	add.w	r6, r6, #1
 800ef18:	4406      	add	r6, r0
 800ef1a:	dc1a      	bgt.n	800ef52 <_strtod_l+0x26a>
 800ef1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef1e:	230a      	movs	r3, #10
 800ef20:	fb03 2301 	mla	r3, r3, r1, r2
 800ef24:	9309      	str	r3, [sp, #36]	; 0x24
 800ef26:	2300      	movs	r3, #0
 800ef28:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ef2a:	1c51      	adds	r1, r2, #1
 800ef2c:	9115      	str	r1, [sp, #84]	; 0x54
 800ef2e:	7852      	ldrb	r2, [r2, #1]
 800ef30:	4618      	mov	r0, r3
 800ef32:	e7c9      	b.n	800eec8 <_strtod_l+0x1e0>
 800ef34:	4658      	mov	r0, fp
 800ef36:	e7d2      	b.n	800eede <_strtod_l+0x1f6>
 800ef38:	2b08      	cmp	r3, #8
 800ef3a:	f103 0301 	add.w	r3, r3, #1
 800ef3e:	dc03      	bgt.n	800ef48 <_strtod_l+0x260>
 800ef40:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ef42:	434f      	muls	r7, r1
 800ef44:	9709      	str	r7, [sp, #36]	; 0x24
 800ef46:	e7e1      	b.n	800ef0c <_strtod_l+0x224>
 800ef48:	2b10      	cmp	r3, #16
 800ef4a:	bfd8      	it	le
 800ef4c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800ef50:	e7dc      	b.n	800ef0c <_strtod_l+0x224>
 800ef52:	2e10      	cmp	r6, #16
 800ef54:	bfdc      	itt	le
 800ef56:	230a      	movle	r3, #10
 800ef58:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800ef5c:	e7e3      	b.n	800ef26 <_strtod_l+0x23e>
 800ef5e:	2300      	movs	r3, #0
 800ef60:	9305      	str	r3, [sp, #20]
 800ef62:	2301      	movs	r3, #1
 800ef64:	e780      	b.n	800ee68 <_strtod_l+0x180>
 800ef66:	f04f 0c00 	mov.w	ip, #0
 800ef6a:	1caa      	adds	r2, r5, #2
 800ef6c:	9215      	str	r2, [sp, #84]	; 0x54
 800ef6e:	78aa      	ldrb	r2, [r5, #2]
 800ef70:	e788      	b.n	800ee84 <_strtod_l+0x19c>
 800ef72:	f04f 0c01 	mov.w	ip, #1
 800ef76:	e7f8      	b.n	800ef6a <_strtod_l+0x282>
 800ef78:	080129a8 	.word	0x080129a8
 800ef7c:	080129a4 	.word	0x080129a4
 800ef80:	7ff00000 	.word	0x7ff00000
 800ef84:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ef86:	1c51      	adds	r1, r2, #1
 800ef88:	9115      	str	r1, [sp, #84]	; 0x54
 800ef8a:	7852      	ldrb	r2, [r2, #1]
 800ef8c:	2a30      	cmp	r2, #48	; 0x30
 800ef8e:	d0f9      	beq.n	800ef84 <_strtod_l+0x29c>
 800ef90:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ef94:	2908      	cmp	r1, #8
 800ef96:	f63f af7a 	bhi.w	800ee8e <_strtod_l+0x1a6>
 800ef9a:	3a30      	subs	r2, #48	; 0x30
 800ef9c:	9208      	str	r2, [sp, #32]
 800ef9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800efa0:	920c      	str	r2, [sp, #48]	; 0x30
 800efa2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800efa4:	1c57      	adds	r7, r2, #1
 800efa6:	9715      	str	r7, [sp, #84]	; 0x54
 800efa8:	7852      	ldrb	r2, [r2, #1]
 800efaa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800efae:	f1be 0f09 	cmp.w	lr, #9
 800efb2:	d938      	bls.n	800f026 <_strtod_l+0x33e>
 800efb4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800efb6:	1a7f      	subs	r7, r7, r1
 800efb8:	2f08      	cmp	r7, #8
 800efba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800efbe:	dc03      	bgt.n	800efc8 <_strtod_l+0x2e0>
 800efc0:	9908      	ldr	r1, [sp, #32]
 800efc2:	428f      	cmp	r7, r1
 800efc4:	bfa8      	it	ge
 800efc6:	460f      	movge	r7, r1
 800efc8:	f1bc 0f00 	cmp.w	ip, #0
 800efcc:	d000      	beq.n	800efd0 <_strtod_l+0x2e8>
 800efce:	427f      	negs	r7, r7
 800efd0:	2e00      	cmp	r6, #0
 800efd2:	d14f      	bne.n	800f074 <_strtod_l+0x38c>
 800efd4:	9904      	ldr	r1, [sp, #16]
 800efd6:	4301      	orrs	r1, r0
 800efd8:	f47f aec1 	bne.w	800ed5e <_strtod_l+0x76>
 800efdc:	2b00      	cmp	r3, #0
 800efde:	f47f aedb 	bne.w	800ed98 <_strtod_l+0xb0>
 800efe2:	2a69      	cmp	r2, #105	; 0x69
 800efe4:	d029      	beq.n	800f03a <_strtod_l+0x352>
 800efe6:	dc26      	bgt.n	800f036 <_strtod_l+0x34e>
 800efe8:	2a49      	cmp	r2, #73	; 0x49
 800efea:	d026      	beq.n	800f03a <_strtod_l+0x352>
 800efec:	2a4e      	cmp	r2, #78	; 0x4e
 800efee:	f47f aed3 	bne.w	800ed98 <_strtod_l+0xb0>
 800eff2:	499b      	ldr	r1, [pc, #620]	; (800f260 <_strtod_l+0x578>)
 800eff4:	a815      	add	r0, sp, #84	; 0x54
 800eff6:	f001 fdab 	bl	8010b50 <__match>
 800effa:	2800      	cmp	r0, #0
 800effc:	f43f aecc 	beq.w	800ed98 <_strtod_l+0xb0>
 800f000:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f002:	781b      	ldrb	r3, [r3, #0]
 800f004:	2b28      	cmp	r3, #40	; 0x28
 800f006:	d12f      	bne.n	800f068 <_strtod_l+0x380>
 800f008:	4996      	ldr	r1, [pc, #600]	; (800f264 <_strtod_l+0x57c>)
 800f00a:	aa18      	add	r2, sp, #96	; 0x60
 800f00c:	a815      	add	r0, sp, #84	; 0x54
 800f00e:	f001 fdb3 	bl	8010b78 <__hexnan>
 800f012:	2805      	cmp	r0, #5
 800f014:	d128      	bne.n	800f068 <_strtod_l+0x380>
 800f016:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f018:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f01c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800f020:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800f024:	e69b      	b.n	800ed5e <_strtod_l+0x76>
 800f026:	9f08      	ldr	r7, [sp, #32]
 800f028:	210a      	movs	r1, #10
 800f02a:	fb01 2107 	mla	r1, r1, r7, r2
 800f02e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800f032:	9208      	str	r2, [sp, #32]
 800f034:	e7b5      	b.n	800efa2 <_strtod_l+0x2ba>
 800f036:	2a6e      	cmp	r2, #110	; 0x6e
 800f038:	e7d9      	b.n	800efee <_strtod_l+0x306>
 800f03a:	498b      	ldr	r1, [pc, #556]	; (800f268 <_strtod_l+0x580>)
 800f03c:	a815      	add	r0, sp, #84	; 0x54
 800f03e:	f001 fd87 	bl	8010b50 <__match>
 800f042:	2800      	cmp	r0, #0
 800f044:	f43f aea8 	beq.w	800ed98 <_strtod_l+0xb0>
 800f048:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f04a:	4988      	ldr	r1, [pc, #544]	; (800f26c <_strtod_l+0x584>)
 800f04c:	3b01      	subs	r3, #1
 800f04e:	a815      	add	r0, sp, #84	; 0x54
 800f050:	9315      	str	r3, [sp, #84]	; 0x54
 800f052:	f001 fd7d 	bl	8010b50 <__match>
 800f056:	b910      	cbnz	r0, 800f05e <_strtod_l+0x376>
 800f058:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f05a:	3301      	adds	r3, #1
 800f05c:	9315      	str	r3, [sp, #84]	; 0x54
 800f05e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800f27c <_strtod_l+0x594>
 800f062:	f04f 0800 	mov.w	r8, #0
 800f066:	e67a      	b.n	800ed5e <_strtod_l+0x76>
 800f068:	4881      	ldr	r0, [pc, #516]	; (800f270 <_strtod_l+0x588>)
 800f06a:	f001 fa8d 	bl	8010588 <nan>
 800f06e:	ec59 8b10 	vmov	r8, r9, d0
 800f072:	e674      	b.n	800ed5e <_strtod_l+0x76>
 800f074:	9b05      	ldr	r3, [sp, #20]
 800f076:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f078:	1afb      	subs	r3, r7, r3
 800f07a:	f1bb 0f00 	cmp.w	fp, #0
 800f07e:	bf08      	it	eq
 800f080:	46b3      	moveq	fp, r6
 800f082:	2e10      	cmp	r6, #16
 800f084:	9308      	str	r3, [sp, #32]
 800f086:	4635      	mov	r5, r6
 800f088:	bfa8      	it	ge
 800f08a:	2510      	movge	r5, #16
 800f08c:	f7f1 fa3a 	bl	8000504 <__aeabi_ui2d>
 800f090:	2e09      	cmp	r6, #9
 800f092:	4680      	mov	r8, r0
 800f094:	4689      	mov	r9, r1
 800f096:	dd13      	ble.n	800f0c0 <_strtod_l+0x3d8>
 800f098:	4b76      	ldr	r3, [pc, #472]	; (800f274 <_strtod_l+0x58c>)
 800f09a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f09e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800f0a2:	f7f1 faa9 	bl	80005f8 <__aeabi_dmul>
 800f0a6:	4680      	mov	r8, r0
 800f0a8:	4650      	mov	r0, sl
 800f0aa:	4689      	mov	r9, r1
 800f0ac:	f7f1 fa2a 	bl	8000504 <__aeabi_ui2d>
 800f0b0:	4602      	mov	r2, r0
 800f0b2:	460b      	mov	r3, r1
 800f0b4:	4640      	mov	r0, r8
 800f0b6:	4649      	mov	r1, r9
 800f0b8:	f7f1 f8e8 	bl	800028c <__adddf3>
 800f0bc:	4680      	mov	r8, r0
 800f0be:	4689      	mov	r9, r1
 800f0c0:	2e0f      	cmp	r6, #15
 800f0c2:	dc38      	bgt.n	800f136 <_strtod_l+0x44e>
 800f0c4:	9b08      	ldr	r3, [sp, #32]
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	f43f ae49 	beq.w	800ed5e <_strtod_l+0x76>
 800f0cc:	dd24      	ble.n	800f118 <_strtod_l+0x430>
 800f0ce:	2b16      	cmp	r3, #22
 800f0d0:	dc0b      	bgt.n	800f0ea <_strtod_l+0x402>
 800f0d2:	4968      	ldr	r1, [pc, #416]	; (800f274 <_strtod_l+0x58c>)
 800f0d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f0d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f0dc:	4642      	mov	r2, r8
 800f0de:	464b      	mov	r3, r9
 800f0e0:	f7f1 fa8a 	bl	80005f8 <__aeabi_dmul>
 800f0e4:	4680      	mov	r8, r0
 800f0e6:	4689      	mov	r9, r1
 800f0e8:	e639      	b.n	800ed5e <_strtod_l+0x76>
 800f0ea:	9a08      	ldr	r2, [sp, #32]
 800f0ec:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800f0f0:	4293      	cmp	r3, r2
 800f0f2:	db20      	blt.n	800f136 <_strtod_l+0x44e>
 800f0f4:	4c5f      	ldr	r4, [pc, #380]	; (800f274 <_strtod_l+0x58c>)
 800f0f6:	f1c6 060f 	rsb	r6, r6, #15
 800f0fa:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800f0fe:	4642      	mov	r2, r8
 800f100:	464b      	mov	r3, r9
 800f102:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f106:	f7f1 fa77 	bl	80005f8 <__aeabi_dmul>
 800f10a:	9b08      	ldr	r3, [sp, #32]
 800f10c:	1b9e      	subs	r6, r3, r6
 800f10e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800f112:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f116:	e7e3      	b.n	800f0e0 <_strtod_l+0x3f8>
 800f118:	9b08      	ldr	r3, [sp, #32]
 800f11a:	3316      	adds	r3, #22
 800f11c:	db0b      	blt.n	800f136 <_strtod_l+0x44e>
 800f11e:	9b05      	ldr	r3, [sp, #20]
 800f120:	1bdf      	subs	r7, r3, r7
 800f122:	4b54      	ldr	r3, [pc, #336]	; (800f274 <_strtod_l+0x58c>)
 800f124:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800f128:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f12c:	4640      	mov	r0, r8
 800f12e:	4649      	mov	r1, r9
 800f130:	f7f1 fb8c 	bl	800084c <__aeabi_ddiv>
 800f134:	e7d6      	b.n	800f0e4 <_strtod_l+0x3fc>
 800f136:	9b08      	ldr	r3, [sp, #32]
 800f138:	1b75      	subs	r5, r6, r5
 800f13a:	441d      	add	r5, r3
 800f13c:	2d00      	cmp	r5, #0
 800f13e:	dd70      	ble.n	800f222 <_strtod_l+0x53a>
 800f140:	f015 030f 	ands.w	r3, r5, #15
 800f144:	d00a      	beq.n	800f15c <_strtod_l+0x474>
 800f146:	494b      	ldr	r1, [pc, #300]	; (800f274 <_strtod_l+0x58c>)
 800f148:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f14c:	4642      	mov	r2, r8
 800f14e:	464b      	mov	r3, r9
 800f150:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f154:	f7f1 fa50 	bl	80005f8 <__aeabi_dmul>
 800f158:	4680      	mov	r8, r0
 800f15a:	4689      	mov	r9, r1
 800f15c:	f035 050f 	bics.w	r5, r5, #15
 800f160:	d04d      	beq.n	800f1fe <_strtod_l+0x516>
 800f162:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800f166:	dd22      	ble.n	800f1ae <_strtod_l+0x4c6>
 800f168:	2500      	movs	r5, #0
 800f16a:	46ab      	mov	fp, r5
 800f16c:	9509      	str	r5, [sp, #36]	; 0x24
 800f16e:	9505      	str	r5, [sp, #20]
 800f170:	2322      	movs	r3, #34	; 0x22
 800f172:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800f27c <_strtod_l+0x594>
 800f176:	6023      	str	r3, [r4, #0]
 800f178:	f04f 0800 	mov.w	r8, #0
 800f17c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f17e:	2b00      	cmp	r3, #0
 800f180:	f43f aded 	beq.w	800ed5e <_strtod_l+0x76>
 800f184:	9916      	ldr	r1, [sp, #88]	; 0x58
 800f186:	4620      	mov	r0, r4
 800f188:	f7ff f924 	bl	800e3d4 <_Bfree>
 800f18c:	9905      	ldr	r1, [sp, #20]
 800f18e:	4620      	mov	r0, r4
 800f190:	f7ff f920 	bl	800e3d4 <_Bfree>
 800f194:	4659      	mov	r1, fp
 800f196:	4620      	mov	r0, r4
 800f198:	f7ff f91c 	bl	800e3d4 <_Bfree>
 800f19c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f19e:	4620      	mov	r0, r4
 800f1a0:	f7ff f918 	bl	800e3d4 <_Bfree>
 800f1a4:	4629      	mov	r1, r5
 800f1a6:	4620      	mov	r0, r4
 800f1a8:	f7ff f914 	bl	800e3d4 <_Bfree>
 800f1ac:	e5d7      	b.n	800ed5e <_strtod_l+0x76>
 800f1ae:	4b32      	ldr	r3, [pc, #200]	; (800f278 <_strtod_l+0x590>)
 800f1b0:	9304      	str	r3, [sp, #16]
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	112d      	asrs	r5, r5, #4
 800f1b6:	4640      	mov	r0, r8
 800f1b8:	4649      	mov	r1, r9
 800f1ba:	469a      	mov	sl, r3
 800f1bc:	2d01      	cmp	r5, #1
 800f1be:	dc21      	bgt.n	800f204 <_strtod_l+0x51c>
 800f1c0:	b10b      	cbz	r3, 800f1c6 <_strtod_l+0x4de>
 800f1c2:	4680      	mov	r8, r0
 800f1c4:	4689      	mov	r9, r1
 800f1c6:	492c      	ldr	r1, [pc, #176]	; (800f278 <_strtod_l+0x590>)
 800f1c8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800f1cc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800f1d0:	4642      	mov	r2, r8
 800f1d2:	464b      	mov	r3, r9
 800f1d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1d8:	f7f1 fa0e 	bl	80005f8 <__aeabi_dmul>
 800f1dc:	4b27      	ldr	r3, [pc, #156]	; (800f27c <_strtod_l+0x594>)
 800f1de:	460a      	mov	r2, r1
 800f1e0:	400b      	ands	r3, r1
 800f1e2:	4927      	ldr	r1, [pc, #156]	; (800f280 <_strtod_l+0x598>)
 800f1e4:	428b      	cmp	r3, r1
 800f1e6:	4680      	mov	r8, r0
 800f1e8:	d8be      	bhi.n	800f168 <_strtod_l+0x480>
 800f1ea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f1ee:	428b      	cmp	r3, r1
 800f1f0:	bf86      	itte	hi
 800f1f2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800f284 <_strtod_l+0x59c>
 800f1f6:	f04f 38ff 	movhi.w	r8, #4294967295
 800f1fa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800f1fe:	2300      	movs	r3, #0
 800f200:	9304      	str	r3, [sp, #16]
 800f202:	e07b      	b.n	800f2fc <_strtod_l+0x614>
 800f204:	07ea      	lsls	r2, r5, #31
 800f206:	d505      	bpl.n	800f214 <_strtod_l+0x52c>
 800f208:	9b04      	ldr	r3, [sp, #16]
 800f20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f20e:	f7f1 f9f3 	bl	80005f8 <__aeabi_dmul>
 800f212:	2301      	movs	r3, #1
 800f214:	9a04      	ldr	r2, [sp, #16]
 800f216:	3208      	adds	r2, #8
 800f218:	f10a 0a01 	add.w	sl, sl, #1
 800f21c:	106d      	asrs	r5, r5, #1
 800f21e:	9204      	str	r2, [sp, #16]
 800f220:	e7cc      	b.n	800f1bc <_strtod_l+0x4d4>
 800f222:	d0ec      	beq.n	800f1fe <_strtod_l+0x516>
 800f224:	426d      	negs	r5, r5
 800f226:	f015 020f 	ands.w	r2, r5, #15
 800f22a:	d00a      	beq.n	800f242 <_strtod_l+0x55a>
 800f22c:	4b11      	ldr	r3, [pc, #68]	; (800f274 <_strtod_l+0x58c>)
 800f22e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f232:	4640      	mov	r0, r8
 800f234:	4649      	mov	r1, r9
 800f236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f23a:	f7f1 fb07 	bl	800084c <__aeabi_ddiv>
 800f23e:	4680      	mov	r8, r0
 800f240:	4689      	mov	r9, r1
 800f242:	112d      	asrs	r5, r5, #4
 800f244:	d0db      	beq.n	800f1fe <_strtod_l+0x516>
 800f246:	2d1f      	cmp	r5, #31
 800f248:	dd1e      	ble.n	800f288 <_strtod_l+0x5a0>
 800f24a:	2500      	movs	r5, #0
 800f24c:	46ab      	mov	fp, r5
 800f24e:	9509      	str	r5, [sp, #36]	; 0x24
 800f250:	9505      	str	r5, [sp, #20]
 800f252:	2322      	movs	r3, #34	; 0x22
 800f254:	f04f 0800 	mov.w	r8, #0
 800f258:	f04f 0900 	mov.w	r9, #0
 800f25c:	6023      	str	r3, [r4, #0]
 800f25e:	e78d      	b.n	800f17c <_strtod_l+0x494>
 800f260:	08012795 	.word	0x08012795
 800f264:	080129bc 	.word	0x080129bc
 800f268:	0801278d 	.word	0x0801278d
 800f26c:	080127c2 	.word	0x080127c2
 800f270:	08012b68 	.word	0x08012b68
 800f274:	080128d0 	.word	0x080128d0
 800f278:	080128a8 	.word	0x080128a8
 800f27c:	7ff00000 	.word	0x7ff00000
 800f280:	7ca00000 	.word	0x7ca00000
 800f284:	7fefffff 	.word	0x7fefffff
 800f288:	f015 0310 	ands.w	r3, r5, #16
 800f28c:	bf18      	it	ne
 800f28e:	236a      	movne	r3, #106	; 0x6a
 800f290:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800f634 <_strtod_l+0x94c>
 800f294:	9304      	str	r3, [sp, #16]
 800f296:	4640      	mov	r0, r8
 800f298:	4649      	mov	r1, r9
 800f29a:	2300      	movs	r3, #0
 800f29c:	07ea      	lsls	r2, r5, #31
 800f29e:	d504      	bpl.n	800f2aa <_strtod_l+0x5c2>
 800f2a0:	e9da 2300 	ldrd	r2, r3, [sl]
 800f2a4:	f7f1 f9a8 	bl	80005f8 <__aeabi_dmul>
 800f2a8:	2301      	movs	r3, #1
 800f2aa:	106d      	asrs	r5, r5, #1
 800f2ac:	f10a 0a08 	add.w	sl, sl, #8
 800f2b0:	d1f4      	bne.n	800f29c <_strtod_l+0x5b4>
 800f2b2:	b10b      	cbz	r3, 800f2b8 <_strtod_l+0x5d0>
 800f2b4:	4680      	mov	r8, r0
 800f2b6:	4689      	mov	r9, r1
 800f2b8:	9b04      	ldr	r3, [sp, #16]
 800f2ba:	b1bb      	cbz	r3, 800f2ec <_strtod_l+0x604>
 800f2bc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800f2c0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	4649      	mov	r1, r9
 800f2c8:	dd10      	ble.n	800f2ec <_strtod_l+0x604>
 800f2ca:	2b1f      	cmp	r3, #31
 800f2cc:	f340 811e 	ble.w	800f50c <_strtod_l+0x824>
 800f2d0:	2b34      	cmp	r3, #52	; 0x34
 800f2d2:	bfde      	ittt	le
 800f2d4:	f04f 33ff 	movle.w	r3, #4294967295
 800f2d8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800f2dc:	4093      	lslle	r3, r2
 800f2de:	f04f 0800 	mov.w	r8, #0
 800f2e2:	bfcc      	ite	gt
 800f2e4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800f2e8:	ea03 0901 	andle.w	r9, r3, r1
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	4640      	mov	r0, r8
 800f2f2:	4649      	mov	r1, r9
 800f2f4:	f7f1 fbe8 	bl	8000ac8 <__aeabi_dcmpeq>
 800f2f8:	2800      	cmp	r0, #0
 800f2fa:	d1a6      	bne.n	800f24a <_strtod_l+0x562>
 800f2fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2fe:	9300      	str	r3, [sp, #0]
 800f300:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f302:	4633      	mov	r3, r6
 800f304:	465a      	mov	r2, fp
 800f306:	4620      	mov	r0, r4
 800f308:	f7ff f8cc 	bl	800e4a4 <__s2b>
 800f30c:	9009      	str	r0, [sp, #36]	; 0x24
 800f30e:	2800      	cmp	r0, #0
 800f310:	f43f af2a 	beq.w	800f168 <_strtod_l+0x480>
 800f314:	9a08      	ldr	r2, [sp, #32]
 800f316:	9b05      	ldr	r3, [sp, #20]
 800f318:	2a00      	cmp	r2, #0
 800f31a:	eba3 0307 	sub.w	r3, r3, r7
 800f31e:	bfa8      	it	ge
 800f320:	2300      	movge	r3, #0
 800f322:	930c      	str	r3, [sp, #48]	; 0x30
 800f324:	2500      	movs	r5, #0
 800f326:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f32a:	9312      	str	r3, [sp, #72]	; 0x48
 800f32c:	46ab      	mov	fp, r5
 800f32e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f330:	4620      	mov	r0, r4
 800f332:	6859      	ldr	r1, [r3, #4]
 800f334:	f7ff f80e 	bl	800e354 <_Balloc>
 800f338:	9005      	str	r0, [sp, #20]
 800f33a:	2800      	cmp	r0, #0
 800f33c:	f43f af18 	beq.w	800f170 <_strtod_l+0x488>
 800f340:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f342:	691a      	ldr	r2, [r3, #16]
 800f344:	3202      	adds	r2, #2
 800f346:	f103 010c 	add.w	r1, r3, #12
 800f34a:	0092      	lsls	r2, r2, #2
 800f34c:	300c      	adds	r0, #12
 800f34e:	f7fe f872 	bl	800d436 <memcpy>
 800f352:	ec49 8b10 	vmov	d0, r8, r9
 800f356:	aa18      	add	r2, sp, #96	; 0x60
 800f358:	a917      	add	r1, sp, #92	; 0x5c
 800f35a:	4620      	mov	r0, r4
 800f35c:	f7ff fbd6 	bl	800eb0c <__d2b>
 800f360:	ec49 8b18 	vmov	d8, r8, r9
 800f364:	9016      	str	r0, [sp, #88]	; 0x58
 800f366:	2800      	cmp	r0, #0
 800f368:	f43f af02 	beq.w	800f170 <_strtod_l+0x488>
 800f36c:	2101      	movs	r1, #1
 800f36e:	4620      	mov	r0, r4
 800f370:	f7ff f930 	bl	800e5d4 <__i2b>
 800f374:	4683      	mov	fp, r0
 800f376:	2800      	cmp	r0, #0
 800f378:	f43f aefa 	beq.w	800f170 <_strtod_l+0x488>
 800f37c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800f37e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f380:	2e00      	cmp	r6, #0
 800f382:	bfab      	itete	ge
 800f384:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800f386:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800f388:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800f38a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800f38e:	bfac      	ite	ge
 800f390:	eb06 0a03 	addge.w	sl, r6, r3
 800f394:	1b9f      	sublt	r7, r3, r6
 800f396:	9b04      	ldr	r3, [sp, #16]
 800f398:	1af6      	subs	r6, r6, r3
 800f39a:	4416      	add	r6, r2
 800f39c:	4ba0      	ldr	r3, [pc, #640]	; (800f620 <_strtod_l+0x938>)
 800f39e:	3e01      	subs	r6, #1
 800f3a0:	429e      	cmp	r6, r3
 800f3a2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f3a6:	f280 80c4 	bge.w	800f532 <_strtod_l+0x84a>
 800f3aa:	1b9b      	subs	r3, r3, r6
 800f3ac:	2b1f      	cmp	r3, #31
 800f3ae:	eba2 0203 	sub.w	r2, r2, r3
 800f3b2:	f04f 0101 	mov.w	r1, #1
 800f3b6:	f300 80b0 	bgt.w	800f51a <_strtod_l+0x832>
 800f3ba:	fa01 f303 	lsl.w	r3, r1, r3
 800f3be:	930e      	str	r3, [sp, #56]	; 0x38
 800f3c0:	2300      	movs	r3, #0
 800f3c2:	930d      	str	r3, [sp, #52]	; 0x34
 800f3c4:	eb0a 0602 	add.w	r6, sl, r2
 800f3c8:	9b04      	ldr	r3, [sp, #16]
 800f3ca:	45b2      	cmp	sl, r6
 800f3cc:	4417      	add	r7, r2
 800f3ce:	441f      	add	r7, r3
 800f3d0:	4653      	mov	r3, sl
 800f3d2:	bfa8      	it	ge
 800f3d4:	4633      	movge	r3, r6
 800f3d6:	42bb      	cmp	r3, r7
 800f3d8:	bfa8      	it	ge
 800f3da:	463b      	movge	r3, r7
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	bfc2      	ittt	gt
 800f3e0:	1af6      	subgt	r6, r6, r3
 800f3e2:	1aff      	subgt	r7, r7, r3
 800f3e4:	ebaa 0a03 	subgt.w	sl, sl, r3
 800f3e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	dd17      	ble.n	800f41e <_strtod_l+0x736>
 800f3ee:	4659      	mov	r1, fp
 800f3f0:	461a      	mov	r2, r3
 800f3f2:	4620      	mov	r0, r4
 800f3f4:	f7ff f9ae 	bl	800e754 <__pow5mult>
 800f3f8:	4683      	mov	fp, r0
 800f3fa:	2800      	cmp	r0, #0
 800f3fc:	f43f aeb8 	beq.w	800f170 <_strtod_l+0x488>
 800f400:	4601      	mov	r1, r0
 800f402:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f404:	4620      	mov	r0, r4
 800f406:	f7ff f8fb 	bl	800e600 <__multiply>
 800f40a:	900b      	str	r0, [sp, #44]	; 0x2c
 800f40c:	2800      	cmp	r0, #0
 800f40e:	f43f aeaf 	beq.w	800f170 <_strtod_l+0x488>
 800f412:	9916      	ldr	r1, [sp, #88]	; 0x58
 800f414:	4620      	mov	r0, r4
 800f416:	f7fe ffdd 	bl	800e3d4 <_Bfree>
 800f41a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f41c:	9316      	str	r3, [sp, #88]	; 0x58
 800f41e:	2e00      	cmp	r6, #0
 800f420:	f300 808c 	bgt.w	800f53c <_strtod_l+0x854>
 800f424:	9b08      	ldr	r3, [sp, #32]
 800f426:	2b00      	cmp	r3, #0
 800f428:	dd08      	ble.n	800f43c <_strtod_l+0x754>
 800f42a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f42c:	9905      	ldr	r1, [sp, #20]
 800f42e:	4620      	mov	r0, r4
 800f430:	f7ff f990 	bl	800e754 <__pow5mult>
 800f434:	9005      	str	r0, [sp, #20]
 800f436:	2800      	cmp	r0, #0
 800f438:	f43f ae9a 	beq.w	800f170 <_strtod_l+0x488>
 800f43c:	2f00      	cmp	r7, #0
 800f43e:	dd08      	ble.n	800f452 <_strtod_l+0x76a>
 800f440:	9905      	ldr	r1, [sp, #20]
 800f442:	463a      	mov	r2, r7
 800f444:	4620      	mov	r0, r4
 800f446:	f7ff f9df 	bl	800e808 <__lshift>
 800f44a:	9005      	str	r0, [sp, #20]
 800f44c:	2800      	cmp	r0, #0
 800f44e:	f43f ae8f 	beq.w	800f170 <_strtod_l+0x488>
 800f452:	f1ba 0f00 	cmp.w	sl, #0
 800f456:	dd08      	ble.n	800f46a <_strtod_l+0x782>
 800f458:	4659      	mov	r1, fp
 800f45a:	4652      	mov	r2, sl
 800f45c:	4620      	mov	r0, r4
 800f45e:	f7ff f9d3 	bl	800e808 <__lshift>
 800f462:	4683      	mov	fp, r0
 800f464:	2800      	cmp	r0, #0
 800f466:	f43f ae83 	beq.w	800f170 <_strtod_l+0x488>
 800f46a:	9a05      	ldr	r2, [sp, #20]
 800f46c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800f46e:	4620      	mov	r0, r4
 800f470:	f7ff fa52 	bl	800e918 <__mdiff>
 800f474:	4605      	mov	r5, r0
 800f476:	2800      	cmp	r0, #0
 800f478:	f43f ae7a 	beq.w	800f170 <_strtod_l+0x488>
 800f47c:	68c3      	ldr	r3, [r0, #12]
 800f47e:	930b      	str	r3, [sp, #44]	; 0x2c
 800f480:	2300      	movs	r3, #0
 800f482:	60c3      	str	r3, [r0, #12]
 800f484:	4659      	mov	r1, fp
 800f486:	f7ff fa2b 	bl	800e8e0 <__mcmp>
 800f48a:	2800      	cmp	r0, #0
 800f48c:	da60      	bge.n	800f550 <_strtod_l+0x868>
 800f48e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f490:	ea53 0308 	orrs.w	r3, r3, r8
 800f494:	f040 8084 	bne.w	800f5a0 <_strtod_l+0x8b8>
 800f498:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d17f      	bne.n	800f5a0 <_strtod_l+0x8b8>
 800f4a0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f4a4:	0d1b      	lsrs	r3, r3, #20
 800f4a6:	051b      	lsls	r3, r3, #20
 800f4a8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f4ac:	d978      	bls.n	800f5a0 <_strtod_l+0x8b8>
 800f4ae:	696b      	ldr	r3, [r5, #20]
 800f4b0:	b913      	cbnz	r3, 800f4b8 <_strtod_l+0x7d0>
 800f4b2:	692b      	ldr	r3, [r5, #16]
 800f4b4:	2b01      	cmp	r3, #1
 800f4b6:	dd73      	ble.n	800f5a0 <_strtod_l+0x8b8>
 800f4b8:	4629      	mov	r1, r5
 800f4ba:	2201      	movs	r2, #1
 800f4bc:	4620      	mov	r0, r4
 800f4be:	f7ff f9a3 	bl	800e808 <__lshift>
 800f4c2:	4659      	mov	r1, fp
 800f4c4:	4605      	mov	r5, r0
 800f4c6:	f7ff fa0b 	bl	800e8e0 <__mcmp>
 800f4ca:	2800      	cmp	r0, #0
 800f4cc:	dd68      	ble.n	800f5a0 <_strtod_l+0x8b8>
 800f4ce:	9904      	ldr	r1, [sp, #16]
 800f4d0:	4a54      	ldr	r2, [pc, #336]	; (800f624 <_strtod_l+0x93c>)
 800f4d2:	464b      	mov	r3, r9
 800f4d4:	2900      	cmp	r1, #0
 800f4d6:	f000 8084 	beq.w	800f5e2 <_strtod_l+0x8fa>
 800f4da:	ea02 0109 	and.w	r1, r2, r9
 800f4de:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f4e2:	dc7e      	bgt.n	800f5e2 <_strtod_l+0x8fa>
 800f4e4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f4e8:	f77f aeb3 	ble.w	800f252 <_strtod_l+0x56a>
 800f4ec:	4b4e      	ldr	r3, [pc, #312]	; (800f628 <_strtod_l+0x940>)
 800f4ee:	4640      	mov	r0, r8
 800f4f0:	4649      	mov	r1, r9
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	f7f1 f880 	bl	80005f8 <__aeabi_dmul>
 800f4f8:	4b4a      	ldr	r3, [pc, #296]	; (800f624 <_strtod_l+0x93c>)
 800f4fa:	400b      	ands	r3, r1
 800f4fc:	4680      	mov	r8, r0
 800f4fe:	4689      	mov	r9, r1
 800f500:	2b00      	cmp	r3, #0
 800f502:	f47f ae3f 	bne.w	800f184 <_strtod_l+0x49c>
 800f506:	2322      	movs	r3, #34	; 0x22
 800f508:	6023      	str	r3, [r4, #0]
 800f50a:	e63b      	b.n	800f184 <_strtod_l+0x49c>
 800f50c:	f04f 32ff 	mov.w	r2, #4294967295
 800f510:	fa02 f303 	lsl.w	r3, r2, r3
 800f514:	ea03 0808 	and.w	r8, r3, r8
 800f518:	e6e8      	b.n	800f2ec <_strtod_l+0x604>
 800f51a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800f51e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800f522:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800f526:	36e2      	adds	r6, #226	; 0xe2
 800f528:	fa01 f306 	lsl.w	r3, r1, r6
 800f52c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800f530:	e748      	b.n	800f3c4 <_strtod_l+0x6dc>
 800f532:	2100      	movs	r1, #0
 800f534:	2301      	movs	r3, #1
 800f536:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800f53a:	e743      	b.n	800f3c4 <_strtod_l+0x6dc>
 800f53c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800f53e:	4632      	mov	r2, r6
 800f540:	4620      	mov	r0, r4
 800f542:	f7ff f961 	bl	800e808 <__lshift>
 800f546:	9016      	str	r0, [sp, #88]	; 0x58
 800f548:	2800      	cmp	r0, #0
 800f54a:	f47f af6b 	bne.w	800f424 <_strtod_l+0x73c>
 800f54e:	e60f      	b.n	800f170 <_strtod_l+0x488>
 800f550:	46ca      	mov	sl, r9
 800f552:	d171      	bne.n	800f638 <_strtod_l+0x950>
 800f554:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f556:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f55a:	b352      	cbz	r2, 800f5b2 <_strtod_l+0x8ca>
 800f55c:	4a33      	ldr	r2, [pc, #204]	; (800f62c <_strtod_l+0x944>)
 800f55e:	4293      	cmp	r3, r2
 800f560:	d12a      	bne.n	800f5b8 <_strtod_l+0x8d0>
 800f562:	9b04      	ldr	r3, [sp, #16]
 800f564:	4641      	mov	r1, r8
 800f566:	b1fb      	cbz	r3, 800f5a8 <_strtod_l+0x8c0>
 800f568:	4b2e      	ldr	r3, [pc, #184]	; (800f624 <_strtod_l+0x93c>)
 800f56a:	ea09 0303 	and.w	r3, r9, r3
 800f56e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f572:	f04f 32ff 	mov.w	r2, #4294967295
 800f576:	d81a      	bhi.n	800f5ae <_strtod_l+0x8c6>
 800f578:	0d1b      	lsrs	r3, r3, #20
 800f57a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f57e:	fa02 f303 	lsl.w	r3, r2, r3
 800f582:	4299      	cmp	r1, r3
 800f584:	d118      	bne.n	800f5b8 <_strtod_l+0x8d0>
 800f586:	4b2a      	ldr	r3, [pc, #168]	; (800f630 <_strtod_l+0x948>)
 800f588:	459a      	cmp	sl, r3
 800f58a:	d102      	bne.n	800f592 <_strtod_l+0x8aa>
 800f58c:	3101      	adds	r1, #1
 800f58e:	f43f adef 	beq.w	800f170 <_strtod_l+0x488>
 800f592:	4b24      	ldr	r3, [pc, #144]	; (800f624 <_strtod_l+0x93c>)
 800f594:	ea0a 0303 	and.w	r3, sl, r3
 800f598:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800f59c:	f04f 0800 	mov.w	r8, #0
 800f5a0:	9b04      	ldr	r3, [sp, #16]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d1a2      	bne.n	800f4ec <_strtod_l+0x804>
 800f5a6:	e5ed      	b.n	800f184 <_strtod_l+0x49c>
 800f5a8:	f04f 33ff 	mov.w	r3, #4294967295
 800f5ac:	e7e9      	b.n	800f582 <_strtod_l+0x89a>
 800f5ae:	4613      	mov	r3, r2
 800f5b0:	e7e7      	b.n	800f582 <_strtod_l+0x89a>
 800f5b2:	ea53 0308 	orrs.w	r3, r3, r8
 800f5b6:	d08a      	beq.n	800f4ce <_strtod_l+0x7e6>
 800f5b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f5ba:	b1e3      	cbz	r3, 800f5f6 <_strtod_l+0x90e>
 800f5bc:	ea13 0f0a 	tst.w	r3, sl
 800f5c0:	d0ee      	beq.n	800f5a0 <_strtod_l+0x8b8>
 800f5c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f5c4:	9a04      	ldr	r2, [sp, #16]
 800f5c6:	4640      	mov	r0, r8
 800f5c8:	4649      	mov	r1, r9
 800f5ca:	b1c3      	cbz	r3, 800f5fe <_strtod_l+0x916>
 800f5cc:	f7ff fb6f 	bl	800ecae <sulp>
 800f5d0:	4602      	mov	r2, r0
 800f5d2:	460b      	mov	r3, r1
 800f5d4:	ec51 0b18 	vmov	r0, r1, d8
 800f5d8:	f7f0 fe58 	bl	800028c <__adddf3>
 800f5dc:	4680      	mov	r8, r0
 800f5de:	4689      	mov	r9, r1
 800f5e0:	e7de      	b.n	800f5a0 <_strtod_l+0x8b8>
 800f5e2:	4013      	ands	r3, r2
 800f5e4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f5e8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800f5ec:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800f5f0:	f04f 38ff 	mov.w	r8, #4294967295
 800f5f4:	e7d4      	b.n	800f5a0 <_strtod_l+0x8b8>
 800f5f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f5f8:	ea13 0f08 	tst.w	r3, r8
 800f5fc:	e7e0      	b.n	800f5c0 <_strtod_l+0x8d8>
 800f5fe:	f7ff fb56 	bl	800ecae <sulp>
 800f602:	4602      	mov	r2, r0
 800f604:	460b      	mov	r3, r1
 800f606:	ec51 0b18 	vmov	r0, r1, d8
 800f60a:	f7f0 fe3d 	bl	8000288 <__aeabi_dsub>
 800f60e:	2200      	movs	r2, #0
 800f610:	2300      	movs	r3, #0
 800f612:	4680      	mov	r8, r0
 800f614:	4689      	mov	r9, r1
 800f616:	f7f1 fa57 	bl	8000ac8 <__aeabi_dcmpeq>
 800f61a:	2800      	cmp	r0, #0
 800f61c:	d0c0      	beq.n	800f5a0 <_strtod_l+0x8b8>
 800f61e:	e618      	b.n	800f252 <_strtod_l+0x56a>
 800f620:	fffffc02 	.word	0xfffffc02
 800f624:	7ff00000 	.word	0x7ff00000
 800f628:	39500000 	.word	0x39500000
 800f62c:	000fffff 	.word	0x000fffff
 800f630:	7fefffff 	.word	0x7fefffff
 800f634:	080129d0 	.word	0x080129d0
 800f638:	4659      	mov	r1, fp
 800f63a:	4628      	mov	r0, r5
 800f63c:	f7ff fac0 	bl	800ebc0 <__ratio>
 800f640:	ec57 6b10 	vmov	r6, r7, d0
 800f644:	ee10 0a10 	vmov	r0, s0
 800f648:	2200      	movs	r2, #0
 800f64a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f64e:	4639      	mov	r1, r7
 800f650:	f7f1 fa4e 	bl	8000af0 <__aeabi_dcmple>
 800f654:	2800      	cmp	r0, #0
 800f656:	d071      	beq.n	800f73c <_strtod_l+0xa54>
 800f658:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d17c      	bne.n	800f758 <_strtod_l+0xa70>
 800f65e:	f1b8 0f00 	cmp.w	r8, #0
 800f662:	d15a      	bne.n	800f71a <_strtod_l+0xa32>
 800f664:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d15d      	bne.n	800f728 <_strtod_l+0xa40>
 800f66c:	4b90      	ldr	r3, [pc, #576]	; (800f8b0 <_strtod_l+0xbc8>)
 800f66e:	2200      	movs	r2, #0
 800f670:	4630      	mov	r0, r6
 800f672:	4639      	mov	r1, r7
 800f674:	f7f1 fa32 	bl	8000adc <__aeabi_dcmplt>
 800f678:	2800      	cmp	r0, #0
 800f67a:	d15c      	bne.n	800f736 <_strtod_l+0xa4e>
 800f67c:	4630      	mov	r0, r6
 800f67e:	4639      	mov	r1, r7
 800f680:	4b8c      	ldr	r3, [pc, #560]	; (800f8b4 <_strtod_l+0xbcc>)
 800f682:	2200      	movs	r2, #0
 800f684:	f7f0 ffb8 	bl	80005f8 <__aeabi_dmul>
 800f688:	4606      	mov	r6, r0
 800f68a:	460f      	mov	r7, r1
 800f68c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800f690:	9606      	str	r6, [sp, #24]
 800f692:	9307      	str	r3, [sp, #28]
 800f694:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f698:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800f69c:	4b86      	ldr	r3, [pc, #536]	; (800f8b8 <_strtod_l+0xbd0>)
 800f69e:	ea0a 0303 	and.w	r3, sl, r3
 800f6a2:	930d      	str	r3, [sp, #52]	; 0x34
 800f6a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f6a6:	4b85      	ldr	r3, [pc, #532]	; (800f8bc <_strtod_l+0xbd4>)
 800f6a8:	429a      	cmp	r2, r3
 800f6aa:	f040 8090 	bne.w	800f7ce <_strtod_l+0xae6>
 800f6ae:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800f6b2:	ec49 8b10 	vmov	d0, r8, r9
 800f6b6:	f7ff f9b9 	bl	800ea2c <__ulp>
 800f6ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f6be:	ec51 0b10 	vmov	r0, r1, d0
 800f6c2:	f7f0 ff99 	bl	80005f8 <__aeabi_dmul>
 800f6c6:	4642      	mov	r2, r8
 800f6c8:	464b      	mov	r3, r9
 800f6ca:	f7f0 fddf 	bl	800028c <__adddf3>
 800f6ce:	460b      	mov	r3, r1
 800f6d0:	4979      	ldr	r1, [pc, #484]	; (800f8b8 <_strtod_l+0xbd0>)
 800f6d2:	4a7b      	ldr	r2, [pc, #492]	; (800f8c0 <_strtod_l+0xbd8>)
 800f6d4:	4019      	ands	r1, r3
 800f6d6:	4291      	cmp	r1, r2
 800f6d8:	4680      	mov	r8, r0
 800f6da:	d944      	bls.n	800f766 <_strtod_l+0xa7e>
 800f6dc:	ee18 2a90 	vmov	r2, s17
 800f6e0:	4b78      	ldr	r3, [pc, #480]	; (800f8c4 <_strtod_l+0xbdc>)
 800f6e2:	429a      	cmp	r2, r3
 800f6e4:	d104      	bne.n	800f6f0 <_strtod_l+0xa08>
 800f6e6:	ee18 3a10 	vmov	r3, s16
 800f6ea:	3301      	adds	r3, #1
 800f6ec:	f43f ad40 	beq.w	800f170 <_strtod_l+0x488>
 800f6f0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800f8c4 <_strtod_l+0xbdc>
 800f6f4:	f04f 38ff 	mov.w	r8, #4294967295
 800f6f8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800f6fa:	4620      	mov	r0, r4
 800f6fc:	f7fe fe6a 	bl	800e3d4 <_Bfree>
 800f700:	9905      	ldr	r1, [sp, #20]
 800f702:	4620      	mov	r0, r4
 800f704:	f7fe fe66 	bl	800e3d4 <_Bfree>
 800f708:	4659      	mov	r1, fp
 800f70a:	4620      	mov	r0, r4
 800f70c:	f7fe fe62 	bl	800e3d4 <_Bfree>
 800f710:	4629      	mov	r1, r5
 800f712:	4620      	mov	r0, r4
 800f714:	f7fe fe5e 	bl	800e3d4 <_Bfree>
 800f718:	e609      	b.n	800f32e <_strtod_l+0x646>
 800f71a:	f1b8 0f01 	cmp.w	r8, #1
 800f71e:	d103      	bne.n	800f728 <_strtod_l+0xa40>
 800f720:	f1b9 0f00 	cmp.w	r9, #0
 800f724:	f43f ad95 	beq.w	800f252 <_strtod_l+0x56a>
 800f728:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800f880 <_strtod_l+0xb98>
 800f72c:	4f60      	ldr	r7, [pc, #384]	; (800f8b0 <_strtod_l+0xbc8>)
 800f72e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f732:	2600      	movs	r6, #0
 800f734:	e7ae      	b.n	800f694 <_strtod_l+0x9ac>
 800f736:	4f5f      	ldr	r7, [pc, #380]	; (800f8b4 <_strtod_l+0xbcc>)
 800f738:	2600      	movs	r6, #0
 800f73a:	e7a7      	b.n	800f68c <_strtod_l+0x9a4>
 800f73c:	4b5d      	ldr	r3, [pc, #372]	; (800f8b4 <_strtod_l+0xbcc>)
 800f73e:	4630      	mov	r0, r6
 800f740:	4639      	mov	r1, r7
 800f742:	2200      	movs	r2, #0
 800f744:	f7f0 ff58 	bl	80005f8 <__aeabi_dmul>
 800f748:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f74a:	4606      	mov	r6, r0
 800f74c:	460f      	mov	r7, r1
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d09c      	beq.n	800f68c <_strtod_l+0x9a4>
 800f752:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f756:	e79d      	b.n	800f694 <_strtod_l+0x9ac>
 800f758:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800f888 <_strtod_l+0xba0>
 800f75c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f760:	ec57 6b17 	vmov	r6, r7, d7
 800f764:	e796      	b.n	800f694 <_strtod_l+0x9ac>
 800f766:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800f76a:	9b04      	ldr	r3, [sp, #16]
 800f76c:	46ca      	mov	sl, r9
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d1c2      	bne.n	800f6f8 <_strtod_l+0xa10>
 800f772:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f776:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f778:	0d1b      	lsrs	r3, r3, #20
 800f77a:	051b      	lsls	r3, r3, #20
 800f77c:	429a      	cmp	r2, r3
 800f77e:	d1bb      	bne.n	800f6f8 <_strtod_l+0xa10>
 800f780:	4630      	mov	r0, r6
 800f782:	4639      	mov	r1, r7
 800f784:	f7f1 fa98 	bl	8000cb8 <__aeabi_d2lz>
 800f788:	f7f0 ff08 	bl	800059c <__aeabi_l2d>
 800f78c:	4602      	mov	r2, r0
 800f78e:	460b      	mov	r3, r1
 800f790:	4630      	mov	r0, r6
 800f792:	4639      	mov	r1, r7
 800f794:	f7f0 fd78 	bl	8000288 <__aeabi_dsub>
 800f798:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f79a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f79e:	ea43 0308 	orr.w	r3, r3, r8
 800f7a2:	4313      	orrs	r3, r2
 800f7a4:	4606      	mov	r6, r0
 800f7a6:	460f      	mov	r7, r1
 800f7a8:	d054      	beq.n	800f854 <_strtod_l+0xb6c>
 800f7aa:	a339      	add	r3, pc, #228	; (adr r3, 800f890 <_strtod_l+0xba8>)
 800f7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7b0:	f7f1 f994 	bl	8000adc <__aeabi_dcmplt>
 800f7b4:	2800      	cmp	r0, #0
 800f7b6:	f47f ace5 	bne.w	800f184 <_strtod_l+0x49c>
 800f7ba:	a337      	add	r3, pc, #220	; (adr r3, 800f898 <_strtod_l+0xbb0>)
 800f7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c0:	4630      	mov	r0, r6
 800f7c2:	4639      	mov	r1, r7
 800f7c4:	f7f1 f9a8 	bl	8000b18 <__aeabi_dcmpgt>
 800f7c8:	2800      	cmp	r0, #0
 800f7ca:	d095      	beq.n	800f6f8 <_strtod_l+0xa10>
 800f7cc:	e4da      	b.n	800f184 <_strtod_l+0x49c>
 800f7ce:	9b04      	ldr	r3, [sp, #16]
 800f7d0:	b333      	cbz	r3, 800f820 <_strtod_l+0xb38>
 800f7d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f7d4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f7d8:	d822      	bhi.n	800f820 <_strtod_l+0xb38>
 800f7da:	a331      	add	r3, pc, #196	; (adr r3, 800f8a0 <_strtod_l+0xbb8>)
 800f7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7e0:	4630      	mov	r0, r6
 800f7e2:	4639      	mov	r1, r7
 800f7e4:	f7f1 f984 	bl	8000af0 <__aeabi_dcmple>
 800f7e8:	b1a0      	cbz	r0, 800f814 <_strtod_l+0xb2c>
 800f7ea:	4639      	mov	r1, r7
 800f7ec:	4630      	mov	r0, r6
 800f7ee:	f7f1 f9db 	bl	8000ba8 <__aeabi_d2uiz>
 800f7f2:	2801      	cmp	r0, #1
 800f7f4:	bf38      	it	cc
 800f7f6:	2001      	movcc	r0, #1
 800f7f8:	f7f0 fe84 	bl	8000504 <__aeabi_ui2d>
 800f7fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f7fe:	4606      	mov	r6, r0
 800f800:	460f      	mov	r7, r1
 800f802:	bb23      	cbnz	r3, 800f84e <_strtod_l+0xb66>
 800f804:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f808:	9010      	str	r0, [sp, #64]	; 0x40
 800f80a:	9311      	str	r3, [sp, #68]	; 0x44
 800f80c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f810:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800f814:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f816:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f818:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f81c:	1a9b      	subs	r3, r3, r2
 800f81e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f820:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f824:	eeb0 0a48 	vmov.f32	s0, s16
 800f828:	eef0 0a68 	vmov.f32	s1, s17
 800f82c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800f830:	f7ff f8fc 	bl	800ea2c <__ulp>
 800f834:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f838:	ec53 2b10 	vmov	r2, r3, d0
 800f83c:	f7f0 fedc 	bl	80005f8 <__aeabi_dmul>
 800f840:	ec53 2b18 	vmov	r2, r3, d8
 800f844:	f7f0 fd22 	bl	800028c <__adddf3>
 800f848:	4680      	mov	r8, r0
 800f84a:	4689      	mov	r9, r1
 800f84c:	e78d      	b.n	800f76a <_strtod_l+0xa82>
 800f84e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800f852:	e7db      	b.n	800f80c <_strtod_l+0xb24>
 800f854:	a314      	add	r3, pc, #80	; (adr r3, 800f8a8 <_strtod_l+0xbc0>)
 800f856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f85a:	f7f1 f93f 	bl	8000adc <__aeabi_dcmplt>
 800f85e:	e7b3      	b.n	800f7c8 <_strtod_l+0xae0>
 800f860:	2300      	movs	r3, #0
 800f862:	930a      	str	r3, [sp, #40]	; 0x28
 800f864:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f866:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f868:	6013      	str	r3, [r2, #0]
 800f86a:	f7ff ba7c 	b.w	800ed66 <_strtod_l+0x7e>
 800f86e:	2a65      	cmp	r2, #101	; 0x65
 800f870:	f43f ab75 	beq.w	800ef5e <_strtod_l+0x276>
 800f874:	2a45      	cmp	r2, #69	; 0x45
 800f876:	f43f ab72 	beq.w	800ef5e <_strtod_l+0x276>
 800f87a:	2301      	movs	r3, #1
 800f87c:	f7ff bbaa 	b.w	800efd4 <_strtod_l+0x2ec>
 800f880:	00000000 	.word	0x00000000
 800f884:	bff00000 	.word	0xbff00000
 800f888:	00000000 	.word	0x00000000
 800f88c:	3ff00000 	.word	0x3ff00000
 800f890:	94a03595 	.word	0x94a03595
 800f894:	3fdfffff 	.word	0x3fdfffff
 800f898:	35afe535 	.word	0x35afe535
 800f89c:	3fe00000 	.word	0x3fe00000
 800f8a0:	ffc00000 	.word	0xffc00000
 800f8a4:	41dfffff 	.word	0x41dfffff
 800f8a8:	94a03595 	.word	0x94a03595
 800f8ac:	3fcfffff 	.word	0x3fcfffff
 800f8b0:	3ff00000 	.word	0x3ff00000
 800f8b4:	3fe00000 	.word	0x3fe00000
 800f8b8:	7ff00000 	.word	0x7ff00000
 800f8bc:	7fe00000 	.word	0x7fe00000
 800f8c0:	7c9fffff 	.word	0x7c9fffff
 800f8c4:	7fefffff 	.word	0x7fefffff

0800f8c8 <_strtod_r>:
 800f8c8:	4b01      	ldr	r3, [pc, #4]	; (800f8d0 <_strtod_r+0x8>)
 800f8ca:	f7ff ba0d 	b.w	800ece8 <_strtod_l>
 800f8ce:	bf00      	nop
 800f8d0:	200000a0 	.word	0x200000a0

0800f8d4 <_strtol_l.constprop.0>:
 800f8d4:	2b01      	cmp	r3, #1
 800f8d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8da:	d001      	beq.n	800f8e0 <_strtol_l.constprop.0+0xc>
 800f8dc:	2b24      	cmp	r3, #36	; 0x24
 800f8de:	d906      	bls.n	800f8ee <_strtol_l.constprop.0+0x1a>
 800f8e0:	f7fd fd74 	bl	800d3cc <__errno>
 800f8e4:	2316      	movs	r3, #22
 800f8e6:	6003      	str	r3, [r0, #0]
 800f8e8:	2000      	movs	r0, #0
 800f8ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8ee:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f9d4 <_strtol_l.constprop.0+0x100>
 800f8f2:	460d      	mov	r5, r1
 800f8f4:	462e      	mov	r6, r5
 800f8f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f8fa:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800f8fe:	f017 0708 	ands.w	r7, r7, #8
 800f902:	d1f7      	bne.n	800f8f4 <_strtol_l.constprop.0+0x20>
 800f904:	2c2d      	cmp	r4, #45	; 0x2d
 800f906:	d132      	bne.n	800f96e <_strtol_l.constprop.0+0x9a>
 800f908:	782c      	ldrb	r4, [r5, #0]
 800f90a:	2701      	movs	r7, #1
 800f90c:	1cb5      	adds	r5, r6, #2
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d05b      	beq.n	800f9ca <_strtol_l.constprop.0+0xf6>
 800f912:	2b10      	cmp	r3, #16
 800f914:	d109      	bne.n	800f92a <_strtol_l.constprop.0+0x56>
 800f916:	2c30      	cmp	r4, #48	; 0x30
 800f918:	d107      	bne.n	800f92a <_strtol_l.constprop.0+0x56>
 800f91a:	782c      	ldrb	r4, [r5, #0]
 800f91c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f920:	2c58      	cmp	r4, #88	; 0x58
 800f922:	d14d      	bne.n	800f9c0 <_strtol_l.constprop.0+0xec>
 800f924:	786c      	ldrb	r4, [r5, #1]
 800f926:	2310      	movs	r3, #16
 800f928:	3502      	adds	r5, #2
 800f92a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f92e:	f108 38ff 	add.w	r8, r8, #4294967295
 800f932:	f04f 0e00 	mov.w	lr, #0
 800f936:	fbb8 f9f3 	udiv	r9, r8, r3
 800f93a:	4676      	mov	r6, lr
 800f93c:	fb03 8a19 	mls	sl, r3, r9, r8
 800f940:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800f944:	f1bc 0f09 	cmp.w	ip, #9
 800f948:	d816      	bhi.n	800f978 <_strtol_l.constprop.0+0xa4>
 800f94a:	4664      	mov	r4, ip
 800f94c:	42a3      	cmp	r3, r4
 800f94e:	dd24      	ble.n	800f99a <_strtol_l.constprop.0+0xc6>
 800f950:	f1be 3fff 	cmp.w	lr, #4294967295
 800f954:	d008      	beq.n	800f968 <_strtol_l.constprop.0+0x94>
 800f956:	45b1      	cmp	r9, r6
 800f958:	d31c      	bcc.n	800f994 <_strtol_l.constprop.0+0xc0>
 800f95a:	d101      	bne.n	800f960 <_strtol_l.constprop.0+0x8c>
 800f95c:	45a2      	cmp	sl, r4
 800f95e:	db19      	blt.n	800f994 <_strtol_l.constprop.0+0xc0>
 800f960:	fb06 4603 	mla	r6, r6, r3, r4
 800f964:	f04f 0e01 	mov.w	lr, #1
 800f968:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f96c:	e7e8      	b.n	800f940 <_strtol_l.constprop.0+0x6c>
 800f96e:	2c2b      	cmp	r4, #43	; 0x2b
 800f970:	bf04      	itt	eq
 800f972:	782c      	ldrbeq	r4, [r5, #0]
 800f974:	1cb5      	addeq	r5, r6, #2
 800f976:	e7ca      	b.n	800f90e <_strtol_l.constprop.0+0x3a>
 800f978:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800f97c:	f1bc 0f19 	cmp.w	ip, #25
 800f980:	d801      	bhi.n	800f986 <_strtol_l.constprop.0+0xb2>
 800f982:	3c37      	subs	r4, #55	; 0x37
 800f984:	e7e2      	b.n	800f94c <_strtol_l.constprop.0+0x78>
 800f986:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800f98a:	f1bc 0f19 	cmp.w	ip, #25
 800f98e:	d804      	bhi.n	800f99a <_strtol_l.constprop.0+0xc6>
 800f990:	3c57      	subs	r4, #87	; 0x57
 800f992:	e7db      	b.n	800f94c <_strtol_l.constprop.0+0x78>
 800f994:	f04f 3eff 	mov.w	lr, #4294967295
 800f998:	e7e6      	b.n	800f968 <_strtol_l.constprop.0+0x94>
 800f99a:	f1be 3fff 	cmp.w	lr, #4294967295
 800f99e:	d105      	bne.n	800f9ac <_strtol_l.constprop.0+0xd8>
 800f9a0:	2322      	movs	r3, #34	; 0x22
 800f9a2:	6003      	str	r3, [r0, #0]
 800f9a4:	4646      	mov	r6, r8
 800f9a6:	b942      	cbnz	r2, 800f9ba <_strtol_l.constprop.0+0xe6>
 800f9a8:	4630      	mov	r0, r6
 800f9aa:	e79e      	b.n	800f8ea <_strtol_l.constprop.0+0x16>
 800f9ac:	b107      	cbz	r7, 800f9b0 <_strtol_l.constprop.0+0xdc>
 800f9ae:	4276      	negs	r6, r6
 800f9b0:	2a00      	cmp	r2, #0
 800f9b2:	d0f9      	beq.n	800f9a8 <_strtol_l.constprop.0+0xd4>
 800f9b4:	f1be 0f00 	cmp.w	lr, #0
 800f9b8:	d000      	beq.n	800f9bc <_strtol_l.constprop.0+0xe8>
 800f9ba:	1e69      	subs	r1, r5, #1
 800f9bc:	6011      	str	r1, [r2, #0]
 800f9be:	e7f3      	b.n	800f9a8 <_strtol_l.constprop.0+0xd4>
 800f9c0:	2430      	movs	r4, #48	; 0x30
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d1b1      	bne.n	800f92a <_strtol_l.constprop.0+0x56>
 800f9c6:	2308      	movs	r3, #8
 800f9c8:	e7af      	b.n	800f92a <_strtol_l.constprop.0+0x56>
 800f9ca:	2c30      	cmp	r4, #48	; 0x30
 800f9cc:	d0a5      	beq.n	800f91a <_strtol_l.constprop.0+0x46>
 800f9ce:	230a      	movs	r3, #10
 800f9d0:	e7ab      	b.n	800f92a <_strtol_l.constprop.0+0x56>
 800f9d2:	bf00      	nop
 800f9d4:	080129f9 	.word	0x080129f9

0800f9d8 <_strtol_r>:
 800f9d8:	f7ff bf7c 	b.w	800f8d4 <_strtol_l.constprop.0>

0800f9dc <__ssputs_r>:
 800f9dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9e0:	688e      	ldr	r6, [r1, #8]
 800f9e2:	461f      	mov	r7, r3
 800f9e4:	42be      	cmp	r6, r7
 800f9e6:	680b      	ldr	r3, [r1, #0]
 800f9e8:	4682      	mov	sl, r0
 800f9ea:	460c      	mov	r4, r1
 800f9ec:	4690      	mov	r8, r2
 800f9ee:	d82c      	bhi.n	800fa4a <__ssputs_r+0x6e>
 800f9f0:	898a      	ldrh	r2, [r1, #12]
 800f9f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f9f6:	d026      	beq.n	800fa46 <__ssputs_r+0x6a>
 800f9f8:	6965      	ldr	r5, [r4, #20]
 800f9fa:	6909      	ldr	r1, [r1, #16]
 800f9fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fa00:	eba3 0901 	sub.w	r9, r3, r1
 800fa04:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fa08:	1c7b      	adds	r3, r7, #1
 800fa0a:	444b      	add	r3, r9
 800fa0c:	106d      	asrs	r5, r5, #1
 800fa0e:	429d      	cmp	r5, r3
 800fa10:	bf38      	it	cc
 800fa12:	461d      	movcc	r5, r3
 800fa14:	0553      	lsls	r3, r2, #21
 800fa16:	d527      	bpl.n	800fa68 <__ssputs_r+0x8c>
 800fa18:	4629      	mov	r1, r5
 800fa1a:	f7fe fc0f 	bl	800e23c <_malloc_r>
 800fa1e:	4606      	mov	r6, r0
 800fa20:	b360      	cbz	r0, 800fa7c <__ssputs_r+0xa0>
 800fa22:	6921      	ldr	r1, [r4, #16]
 800fa24:	464a      	mov	r2, r9
 800fa26:	f7fd fd06 	bl	800d436 <memcpy>
 800fa2a:	89a3      	ldrh	r3, [r4, #12]
 800fa2c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fa30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fa34:	81a3      	strh	r3, [r4, #12]
 800fa36:	6126      	str	r6, [r4, #16]
 800fa38:	6165      	str	r5, [r4, #20]
 800fa3a:	444e      	add	r6, r9
 800fa3c:	eba5 0509 	sub.w	r5, r5, r9
 800fa40:	6026      	str	r6, [r4, #0]
 800fa42:	60a5      	str	r5, [r4, #8]
 800fa44:	463e      	mov	r6, r7
 800fa46:	42be      	cmp	r6, r7
 800fa48:	d900      	bls.n	800fa4c <__ssputs_r+0x70>
 800fa4a:	463e      	mov	r6, r7
 800fa4c:	6820      	ldr	r0, [r4, #0]
 800fa4e:	4632      	mov	r2, r6
 800fa50:	4641      	mov	r1, r8
 800fa52:	f000 fd5c 	bl	801050e <memmove>
 800fa56:	68a3      	ldr	r3, [r4, #8]
 800fa58:	1b9b      	subs	r3, r3, r6
 800fa5a:	60a3      	str	r3, [r4, #8]
 800fa5c:	6823      	ldr	r3, [r4, #0]
 800fa5e:	4433      	add	r3, r6
 800fa60:	6023      	str	r3, [r4, #0]
 800fa62:	2000      	movs	r0, #0
 800fa64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa68:	462a      	mov	r2, r5
 800fa6a:	f001 f932 	bl	8010cd2 <_realloc_r>
 800fa6e:	4606      	mov	r6, r0
 800fa70:	2800      	cmp	r0, #0
 800fa72:	d1e0      	bne.n	800fa36 <__ssputs_r+0x5a>
 800fa74:	6921      	ldr	r1, [r4, #16]
 800fa76:	4650      	mov	r0, sl
 800fa78:	f7fe fb6c 	bl	800e154 <_free_r>
 800fa7c:	230c      	movs	r3, #12
 800fa7e:	f8ca 3000 	str.w	r3, [sl]
 800fa82:	89a3      	ldrh	r3, [r4, #12]
 800fa84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa88:	81a3      	strh	r3, [r4, #12]
 800fa8a:	f04f 30ff 	mov.w	r0, #4294967295
 800fa8e:	e7e9      	b.n	800fa64 <__ssputs_r+0x88>

0800fa90 <_svfiprintf_r>:
 800fa90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa94:	4698      	mov	r8, r3
 800fa96:	898b      	ldrh	r3, [r1, #12]
 800fa98:	061b      	lsls	r3, r3, #24
 800fa9a:	b09d      	sub	sp, #116	; 0x74
 800fa9c:	4607      	mov	r7, r0
 800fa9e:	460d      	mov	r5, r1
 800faa0:	4614      	mov	r4, r2
 800faa2:	d50e      	bpl.n	800fac2 <_svfiprintf_r+0x32>
 800faa4:	690b      	ldr	r3, [r1, #16]
 800faa6:	b963      	cbnz	r3, 800fac2 <_svfiprintf_r+0x32>
 800faa8:	2140      	movs	r1, #64	; 0x40
 800faaa:	f7fe fbc7 	bl	800e23c <_malloc_r>
 800faae:	6028      	str	r0, [r5, #0]
 800fab0:	6128      	str	r0, [r5, #16]
 800fab2:	b920      	cbnz	r0, 800fabe <_svfiprintf_r+0x2e>
 800fab4:	230c      	movs	r3, #12
 800fab6:	603b      	str	r3, [r7, #0]
 800fab8:	f04f 30ff 	mov.w	r0, #4294967295
 800fabc:	e0d0      	b.n	800fc60 <_svfiprintf_r+0x1d0>
 800fabe:	2340      	movs	r3, #64	; 0x40
 800fac0:	616b      	str	r3, [r5, #20]
 800fac2:	2300      	movs	r3, #0
 800fac4:	9309      	str	r3, [sp, #36]	; 0x24
 800fac6:	2320      	movs	r3, #32
 800fac8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800facc:	f8cd 800c 	str.w	r8, [sp, #12]
 800fad0:	2330      	movs	r3, #48	; 0x30
 800fad2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800fc78 <_svfiprintf_r+0x1e8>
 800fad6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fada:	f04f 0901 	mov.w	r9, #1
 800fade:	4623      	mov	r3, r4
 800fae0:	469a      	mov	sl, r3
 800fae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fae6:	b10a      	cbz	r2, 800faec <_svfiprintf_r+0x5c>
 800fae8:	2a25      	cmp	r2, #37	; 0x25
 800faea:	d1f9      	bne.n	800fae0 <_svfiprintf_r+0x50>
 800faec:	ebba 0b04 	subs.w	fp, sl, r4
 800faf0:	d00b      	beq.n	800fb0a <_svfiprintf_r+0x7a>
 800faf2:	465b      	mov	r3, fp
 800faf4:	4622      	mov	r2, r4
 800faf6:	4629      	mov	r1, r5
 800faf8:	4638      	mov	r0, r7
 800fafa:	f7ff ff6f 	bl	800f9dc <__ssputs_r>
 800fafe:	3001      	adds	r0, #1
 800fb00:	f000 80a9 	beq.w	800fc56 <_svfiprintf_r+0x1c6>
 800fb04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fb06:	445a      	add	r2, fp
 800fb08:	9209      	str	r2, [sp, #36]	; 0x24
 800fb0a:	f89a 3000 	ldrb.w	r3, [sl]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	f000 80a1 	beq.w	800fc56 <_svfiprintf_r+0x1c6>
 800fb14:	2300      	movs	r3, #0
 800fb16:	f04f 32ff 	mov.w	r2, #4294967295
 800fb1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fb1e:	f10a 0a01 	add.w	sl, sl, #1
 800fb22:	9304      	str	r3, [sp, #16]
 800fb24:	9307      	str	r3, [sp, #28]
 800fb26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fb2a:	931a      	str	r3, [sp, #104]	; 0x68
 800fb2c:	4654      	mov	r4, sl
 800fb2e:	2205      	movs	r2, #5
 800fb30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb34:	4850      	ldr	r0, [pc, #320]	; (800fc78 <_svfiprintf_r+0x1e8>)
 800fb36:	f7f0 fb4b 	bl	80001d0 <memchr>
 800fb3a:	9a04      	ldr	r2, [sp, #16]
 800fb3c:	b9d8      	cbnz	r0, 800fb76 <_svfiprintf_r+0xe6>
 800fb3e:	06d0      	lsls	r0, r2, #27
 800fb40:	bf44      	itt	mi
 800fb42:	2320      	movmi	r3, #32
 800fb44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fb48:	0711      	lsls	r1, r2, #28
 800fb4a:	bf44      	itt	mi
 800fb4c:	232b      	movmi	r3, #43	; 0x2b
 800fb4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fb52:	f89a 3000 	ldrb.w	r3, [sl]
 800fb56:	2b2a      	cmp	r3, #42	; 0x2a
 800fb58:	d015      	beq.n	800fb86 <_svfiprintf_r+0xf6>
 800fb5a:	9a07      	ldr	r2, [sp, #28]
 800fb5c:	4654      	mov	r4, sl
 800fb5e:	2000      	movs	r0, #0
 800fb60:	f04f 0c0a 	mov.w	ip, #10
 800fb64:	4621      	mov	r1, r4
 800fb66:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb6a:	3b30      	subs	r3, #48	; 0x30
 800fb6c:	2b09      	cmp	r3, #9
 800fb6e:	d94d      	bls.n	800fc0c <_svfiprintf_r+0x17c>
 800fb70:	b1b0      	cbz	r0, 800fba0 <_svfiprintf_r+0x110>
 800fb72:	9207      	str	r2, [sp, #28]
 800fb74:	e014      	b.n	800fba0 <_svfiprintf_r+0x110>
 800fb76:	eba0 0308 	sub.w	r3, r0, r8
 800fb7a:	fa09 f303 	lsl.w	r3, r9, r3
 800fb7e:	4313      	orrs	r3, r2
 800fb80:	9304      	str	r3, [sp, #16]
 800fb82:	46a2      	mov	sl, r4
 800fb84:	e7d2      	b.n	800fb2c <_svfiprintf_r+0x9c>
 800fb86:	9b03      	ldr	r3, [sp, #12]
 800fb88:	1d19      	adds	r1, r3, #4
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	9103      	str	r1, [sp, #12]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	bfbb      	ittet	lt
 800fb92:	425b      	neglt	r3, r3
 800fb94:	f042 0202 	orrlt.w	r2, r2, #2
 800fb98:	9307      	strge	r3, [sp, #28]
 800fb9a:	9307      	strlt	r3, [sp, #28]
 800fb9c:	bfb8      	it	lt
 800fb9e:	9204      	strlt	r2, [sp, #16]
 800fba0:	7823      	ldrb	r3, [r4, #0]
 800fba2:	2b2e      	cmp	r3, #46	; 0x2e
 800fba4:	d10c      	bne.n	800fbc0 <_svfiprintf_r+0x130>
 800fba6:	7863      	ldrb	r3, [r4, #1]
 800fba8:	2b2a      	cmp	r3, #42	; 0x2a
 800fbaa:	d134      	bne.n	800fc16 <_svfiprintf_r+0x186>
 800fbac:	9b03      	ldr	r3, [sp, #12]
 800fbae:	1d1a      	adds	r2, r3, #4
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	9203      	str	r2, [sp, #12]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	bfb8      	it	lt
 800fbb8:	f04f 33ff 	movlt.w	r3, #4294967295
 800fbbc:	3402      	adds	r4, #2
 800fbbe:	9305      	str	r3, [sp, #20]
 800fbc0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800fc88 <_svfiprintf_r+0x1f8>
 800fbc4:	7821      	ldrb	r1, [r4, #0]
 800fbc6:	2203      	movs	r2, #3
 800fbc8:	4650      	mov	r0, sl
 800fbca:	f7f0 fb01 	bl	80001d0 <memchr>
 800fbce:	b138      	cbz	r0, 800fbe0 <_svfiprintf_r+0x150>
 800fbd0:	9b04      	ldr	r3, [sp, #16]
 800fbd2:	eba0 000a 	sub.w	r0, r0, sl
 800fbd6:	2240      	movs	r2, #64	; 0x40
 800fbd8:	4082      	lsls	r2, r0
 800fbda:	4313      	orrs	r3, r2
 800fbdc:	3401      	adds	r4, #1
 800fbde:	9304      	str	r3, [sp, #16]
 800fbe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbe4:	4825      	ldr	r0, [pc, #148]	; (800fc7c <_svfiprintf_r+0x1ec>)
 800fbe6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fbea:	2206      	movs	r2, #6
 800fbec:	f7f0 faf0 	bl	80001d0 <memchr>
 800fbf0:	2800      	cmp	r0, #0
 800fbf2:	d038      	beq.n	800fc66 <_svfiprintf_r+0x1d6>
 800fbf4:	4b22      	ldr	r3, [pc, #136]	; (800fc80 <_svfiprintf_r+0x1f0>)
 800fbf6:	bb1b      	cbnz	r3, 800fc40 <_svfiprintf_r+0x1b0>
 800fbf8:	9b03      	ldr	r3, [sp, #12]
 800fbfa:	3307      	adds	r3, #7
 800fbfc:	f023 0307 	bic.w	r3, r3, #7
 800fc00:	3308      	adds	r3, #8
 800fc02:	9303      	str	r3, [sp, #12]
 800fc04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc06:	4433      	add	r3, r6
 800fc08:	9309      	str	r3, [sp, #36]	; 0x24
 800fc0a:	e768      	b.n	800fade <_svfiprintf_r+0x4e>
 800fc0c:	fb0c 3202 	mla	r2, ip, r2, r3
 800fc10:	460c      	mov	r4, r1
 800fc12:	2001      	movs	r0, #1
 800fc14:	e7a6      	b.n	800fb64 <_svfiprintf_r+0xd4>
 800fc16:	2300      	movs	r3, #0
 800fc18:	3401      	adds	r4, #1
 800fc1a:	9305      	str	r3, [sp, #20]
 800fc1c:	4619      	mov	r1, r3
 800fc1e:	f04f 0c0a 	mov.w	ip, #10
 800fc22:	4620      	mov	r0, r4
 800fc24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fc28:	3a30      	subs	r2, #48	; 0x30
 800fc2a:	2a09      	cmp	r2, #9
 800fc2c:	d903      	bls.n	800fc36 <_svfiprintf_r+0x1a6>
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d0c6      	beq.n	800fbc0 <_svfiprintf_r+0x130>
 800fc32:	9105      	str	r1, [sp, #20]
 800fc34:	e7c4      	b.n	800fbc0 <_svfiprintf_r+0x130>
 800fc36:	fb0c 2101 	mla	r1, ip, r1, r2
 800fc3a:	4604      	mov	r4, r0
 800fc3c:	2301      	movs	r3, #1
 800fc3e:	e7f0      	b.n	800fc22 <_svfiprintf_r+0x192>
 800fc40:	ab03      	add	r3, sp, #12
 800fc42:	9300      	str	r3, [sp, #0]
 800fc44:	462a      	mov	r2, r5
 800fc46:	4b0f      	ldr	r3, [pc, #60]	; (800fc84 <_svfiprintf_r+0x1f4>)
 800fc48:	a904      	add	r1, sp, #16
 800fc4a:	4638      	mov	r0, r7
 800fc4c:	f7fc fbd6 	bl	800c3fc <_printf_float>
 800fc50:	1c42      	adds	r2, r0, #1
 800fc52:	4606      	mov	r6, r0
 800fc54:	d1d6      	bne.n	800fc04 <_svfiprintf_r+0x174>
 800fc56:	89ab      	ldrh	r3, [r5, #12]
 800fc58:	065b      	lsls	r3, r3, #25
 800fc5a:	f53f af2d 	bmi.w	800fab8 <_svfiprintf_r+0x28>
 800fc5e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fc60:	b01d      	add	sp, #116	; 0x74
 800fc62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc66:	ab03      	add	r3, sp, #12
 800fc68:	9300      	str	r3, [sp, #0]
 800fc6a:	462a      	mov	r2, r5
 800fc6c:	4b05      	ldr	r3, [pc, #20]	; (800fc84 <_svfiprintf_r+0x1f4>)
 800fc6e:	a904      	add	r1, sp, #16
 800fc70:	4638      	mov	r0, r7
 800fc72:	f7fc fe67 	bl	800c944 <_printf_i>
 800fc76:	e7eb      	b.n	800fc50 <_svfiprintf_r+0x1c0>
 800fc78:	08012af9 	.word	0x08012af9
 800fc7c:	08012b03 	.word	0x08012b03
 800fc80:	0800c3fd 	.word	0x0800c3fd
 800fc84:	0800f9dd 	.word	0x0800f9dd
 800fc88:	08012aff 	.word	0x08012aff

0800fc8c <_sungetc_r>:
 800fc8c:	b538      	push	{r3, r4, r5, lr}
 800fc8e:	1c4b      	adds	r3, r1, #1
 800fc90:	4614      	mov	r4, r2
 800fc92:	d103      	bne.n	800fc9c <_sungetc_r+0x10>
 800fc94:	f04f 35ff 	mov.w	r5, #4294967295
 800fc98:	4628      	mov	r0, r5
 800fc9a:	bd38      	pop	{r3, r4, r5, pc}
 800fc9c:	8993      	ldrh	r3, [r2, #12]
 800fc9e:	f023 0320 	bic.w	r3, r3, #32
 800fca2:	8193      	strh	r3, [r2, #12]
 800fca4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fca6:	6852      	ldr	r2, [r2, #4]
 800fca8:	b2cd      	uxtb	r5, r1
 800fcaa:	b18b      	cbz	r3, 800fcd0 <_sungetc_r+0x44>
 800fcac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800fcae:	4293      	cmp	r3, r2
 800fcb0:	dd08      	ble.n	800fcc4 <_sungetc_r+0x38>
 800fcb2:	6823      	ldr	r3, [r4, #0]
 800fcb4:	1e5a      	subs	r2, r3, #1
 800fcb6:	6022      	str	r2, [r4, #0]
 800fcb8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800fcbc:	6863      	ldr	r3, [r4, #4]
 800fcbe:	3301      	adds	r3, #1
 800fcc0:	6063      	str	r3, [r4, #4]
 800fcc2:	e7e9      	b.n	800fc98 <_sungetc_r+0xc>
 800fcc4:	4621      	mov	r1, r4
 800fcc6:	f000 fbe8 	bl	801049a <__submore>
 800fcca:	2800      	cmp	r0, #0
 800fccc:	d0f1      	beq.n	800fcb2 <_sungetc_r+0x26>
 800fcce:	e7e1      	b.n	800fc94 <_sungetc_r+0x8>
 800fcd0:	6921      	ldr	r1, [r4, #16]
 800fcd2:	6823      	ldr	r3, [r4, #0]
 800fcd4:	b151      	cbz	r1, 800fcec <_sungetc_r+0x60>
 800fcd6:	4299      	cmp	r1, r3
 800fcd8:	d208      	bcs.n	800fcec <_sungetc_r+0x60>
 800fcda:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800fcde:	42a9      	cmp	r1, r5
 800fce0:	d104      	bne.n	800fcec <_sungetc_r+0x60>
 800fce2:	3b01      	subs	r3, #1
 800fce4:	3201      	adds	r2, #1
 800fce6:	6023      	str	r3, [r4, #0]
 800fce8:	6062      	str	r2, [r4, #4]
 800fcea:	e7d5      	b.n	800fc98 <_sungetc_r+0xc>
 800fcec:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800fcf0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fcf4:	6363      	str	r3, [r4, #52]	; 0x34
 800fcf6:	2303      	movs	r3, #3
 800fcf8:	63a3      	str	r3, [r4, #56]	; 0x38
 800fcfa:	4623      	mov	r3, r4
 800fcfc:	f803 5f46 	strb.w	r5, [r3, #70]!
 800fd00:	6023      	str	r3, [r4, #0]
 800fd02:	2301      	movs	r3, #1
 800fd04:	e7dc      	b.n	800fcc0 <_sungetc_r+0x34>

0800fd06 <__ssrefill_r>:
 800fd06:	b510      	push	{r4, lr}
 800fd08:	460c      	mov	r4, r1
 800fd0a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800fd0c:	b169      	cbz	r1, 800fd2a <__ssrefill_r+0x24>
 800fd0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fd12:	4299      	cmp	r1, r3
 800fd14:	d001      	beq.n	800fd1a <__ssrefill_r+0x14>
 800fd16:	f7fe fa1d 	bl	800e154 <_free_r>
 800fd1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fd1c:	6063      	str	r3, [r4, #4]
 800fd1e:	2000      	movs	r0, #0
 800fd20:	6360      	str	r0, [r4, #52]	; 0x34
 800fd22:	b113      	cbz	r3, 800fd2a <__ssrefill_r+0x24>
 800fd24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800fd26:	6023      	str	r3, [r4, #0]
 800fd28:	bd10      	pop	{r4, pc}
 800fd2a:	6923      	ldr	r3, [r4, #16]
 800fd2c:	6023      	str	r3, [r4, #0]
 800fd2e:	2300      	movs	r3, #0
 800fd30:	6063      	str	r3, [r4, #4]
 800fd32:	89a3      	ldrh	r3, [r4, #12]
 800fd34:	f043 0320 	orr.w	r3, r3, #32
 800fd38:	81a3      	strh	r3, [r4, #12]
 800fd3a:	f04f 30ff 	mov.w	r0, #4294967295
 800fd3e:	e7f3      	b.n	800fd28 <__ssrefill_r+0x22>

0800fd40 <__ssvfiscanf_r>:
 800fd40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd44:	460c      	mov	r4, r1
 800fd46:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800fd4a:	2100      	movs	r1, #0
 800fd4c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800fd50:	49a6      	ldr	r1, [pc, #664]	; (800ffec <__ssvfiscanf_r+0x2ac>)
 800fd52:	91a0      	str	r1, [sp, #640]	; 0x280
 800fd54:	f10d 0804 	add.w	r8, sp, #4
 800fd58:	49a5      	ldr	r1, [pc, #660]	; (800fff0 <__ssvfiscanf_r+0x2b0>)
 800fd5a:	4fa6      	ldr	r7, [pc, #664]	; (800fff4 <__ssvfiscanf_r+0x2b4>)
 800fd5c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800fff8 <__ssvfiscanf_r+0x2b8>
 800fd60:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800fd64:	4606      	mov	r6, r0
 800fd66:	91a1      	str	r1, [sp, #644]	; 0x284
 800fd68:	9300      	str	r3, [sp, #0]
 800fd6a:	7813      	ldrb	r3, [r2, #0]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	f000 815a 	beq.w	8010026 <__ssvfiscanf_r+0x2e6>
 800fd72:	5cf9      	ldrb	r1, [r7, r3]
 800fd74:	f011 0108 	ands.w	r1, r1, #8
 800fd78:	f102 0501 	add.w	r5, r2, #1
 800fd7c:	d019      	beq.n	800fdb2 <__ssvfiscanf_r+0x72>
 800fd7e:	6863      	ldr	r3, [r4, #4]
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	dd0f      	ble.n	800fda4 <__ssvfiscanf_r+0x64>
 800fd84:	6823      	ldr	r3, [r4, #0]
 800fd86:	781a      	ldrb	r2, [r3, #0]
 800fd88:	5cba      	ldrb	r2, [r7, r2]
 800fd8a:	0712      	lsls	r2, r2, #28
 800fd8c:	d401      	bmi.n	800fd92 <__ssvfiscanf_r+0x52>
 800fd8e:	462a      	mov	r2, r5
 800fd90:	e7eb      	b.n	800fd6a <__ssvfiscanf_r+0x2a>
 800fd92:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800fd94:	3201      	adds	r2, #1
 800fd96:	9245      	str	r2, [sp, #276]	; 0x114
 800fd98:	6862      	ldr	r2, [r4, #4]
 800fd9a:	3301      	adds	r3, #1
 800fd9c:	3a01      	subs	r2, #1
 800fd9e:	6062      	str	r2, [r4, #4]
 800fda0:	6023      	str	r3, [r4, #0]
 800fda2:	e7ec      	b.n	800fd7e <__ssvfiscanf_r+0x3e>
 800fda4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800fda6:	4621      	mov	r1, r4
 800fda8:	4630      	mov	r0, r6
 800fdaa:	4798      	blx	r3
 800fdac:	2800      	cmp	r0, #0
 800fdae:	d0e9      	beq.n	800fd84 <__ssvfiscanf_r+0x44>
 800fdb0:	e7ed      	b.n	800fd8e <__ssvfiscanf_r+0x4e>
 800fdb2:	2b25      	cmp	r3, #37	; 0x25
 800fdb4:	d012      	beq.n	800fddc <__ssvfiscanf_r+0x9c>
 800fdb6:	469a      	mov	sl, r3
 800fdb8:	6863      	ldr	r3, [r4, #4]
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	f340 8091 	ble.w	800fee2 <__ssvfiscanf_r+0x1a2>
 800fdc0:	6822      	ldr	r2, [r4, #0]
 800fdc2:	7813      	ldrb	r3, [r2, #0]
 800fdc4:	4553      	cmp	r3, sl
 800fdc6:	f040 812e 	bne.w	8010026 <__ssvfiscanf_r+0x2e6>
 800fdca:	6863      	ldr	r3, [r4, #4]
 800fdcc:	3b01      	subs	r3, #1
 800fdce:	6063      	str	r3, [r4, #4]
 800fdd0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800fdd2:	3201      	adds	r2, #1
 800fdd4:	3301      	adds	r3, #1
 800fdd6:	6022      	str	r2, [r4, #0]
 800fdd8:	9345      	str	r3, [sp, #276]	; 0x114
 800fdda:	e7d8      	b.n	800fd8e <__ssvfiscanf_r+0x4e>
 800fddc:	9141      	str	r1, [sp, #260]	; 0x104
 800fdde:	9143      	str	r1, [sp, #268]	; 0x10c
 800fde0:	7853      	ldrb	r3, [r2, #1]
 800fde2:	2b2a      	cmp	r3, #42	; 0x2a
 800fde4:	bf02      	ittt	eq
 800fde6:	2310      	moveq	r3, #16
 800fde8:	1c95      	addeq	r5, r2, #2
 800fdea:	9341      	streq	r3, [sp, #260]	; 0x104
 800fdec:	220a      	movs	r2, #10
 800fdee:	46aa      	mov	sl, r5
 800fdf0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800fdf4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800fdf8:	2b09      	cmp	r3, #9
 800fdfa:	d91c      	bls.n	800fe36 <__ssvfiscanf_r+0xf6>
 800fdfc:	487e      	ldr	r0, [pc, #504]	; (800fff8 <__ssvfiscanf_r+0x2b8>)
 800fdfe:	2203      	movs	r2, #3
 800fe00:	f7f0 f9e6 	bl	80001d0 <memchr>
 800fe04:	b138      	cbz	r0, 800fe16 <__ssvfiscanf_r+0xd6>
 800fe06:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800fe08:	eba0 0009 	sub.w	r0, r0, r9
 800fe0c:	2301      	movs	r3, #1
 800fe0e:	4083      	lsls	r3, r0
 800fe10:	4313      	orrs	r3, r2
 800fe12:	9341      	str	r3, [sp, #260]	; 0x104
 800fe14:	4655      	mov	r5, sl
 800fe16:	f815 3b01 	ldrb.w	r3, [r5], #1
 800fe1a:	2b78      	cmp	r3, #120	; 0x78
 800fe1c:	d806      	bhi.n	800fe2c <__ssvfiscanf_r+0xec>
 800fe1e:	2b57      	cmp	r3, #87	; 0x57
 800fe20:	d810      	bhi.n	800fe44 <__ssvfiscanf_r+0x104>
 800fe22:	2b25      	cmp	r3, #37	; 0x25
 800fe24:	d0c7      	beq.n	800fdb6 <__ssvfiscanf_r+0x76>
 800fe26:	d857      	bhi.n	800fed8 <__ssvfiscanf_r+0x198>
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d065      	beq.n	800fef8 <__ssvfiscanf_r+0x1b8>
 800fe2c:	2303      	movs	r3, #3
 800fe2e:	9347      	str	r3, [sp, #284]	; 0x11c
 800fe30:	230a      	movs	r3, #10
 800fe32:	9342      	str	r3, [sp, #264]	; 0x108
 800fe34:	e076      	b.n	800ff24 <__ssvfiscanf_r+0x1e4>
 800fe36:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800fe38:	fb02 1103 	mla	r1, r2, r3, r1
 800fe3c:	3930      	subs	r1, #48	; 0x30
 800fe3e:	9143      	str	r1, [sp, #268]	; 0x10c
 800fe40:	4655      	mov	r5, sl
 800fe42:	e7d4      	b.n	800fdee <__ssvfiscanf_r+0xae>
 800fe44:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800fe48:	2a20      	cmp	r2, #32
 800fe4a:	d8ef      	bhi.n	800fe2c <__ssvfiscanf_r+0xec>
 800fe4c:	a101      	add	r1, pc, #4	; (adr r1, 800fe54 <__ssvfiscanf_r+0x114>)
 800fe4e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800fe52:	bf00      	nop
 800fe54:	0800ff07 	.word	0x0800ff07
 800fe58:	0800fe2d 	.word	0x0800fe2d
 800fe5c:	0800fe2d 	.word	0x0800fe2d
 800fe60:	0800ff65 	.word	0x0800ff65
 800fe64:	0800fe2d 	.word	0x0800fe2d
 800fe68:	0800fe2d 	.word	0x0800fe2d
 800fe6c:	0800fe2d 	.word	0x0800fe2d
 800fe70:	0800fe2d 	.word	0x0800fe2d
 800fe74:	0800fe2d 	.word	0x0800fe2d
 800fe78:	0800fe2d 	.word	0x0800fe2d
 800fe7c:	0800fe2d 	.word	0x0800fe2d
 800fe80:	0800ff7b 	.word	0x0800ff7b
 800fe84:	0800ff61 	.word	0x0800ff61
 800fe88:	0800fedf 	.word	0x0800fedf
 800fe8c:	0800fedf 	.word	0x0800fedf
 800fe90:	0800fedf 	.word	0x0800fedf
 800fe94:	0800fe2d 	.word	0x0800fe2d
 800fe98:	0800ff1d 	.word	0x0800ff1d
 800fe9c:	0800fe2d 	.word	0x0800fe2d
 800fea0:	0800fe2d 	.word	0x0800fe2d
 800fea4:	0800fe2d 	.word	0x0800fe2d
 800fea8:	0800fe2d 	.word	0x0800fe2d
 800feac:	0800ff8b 	.word	0x0800ff8b
 800feb0:	0800ff59 	.word	0x0800ff59
 800feb4:	0800feff 	.word	0x0800feff
 800feb8:	0800fe2d 	.word	0x0800fe2d
 800febc:	0800fe2d 	.word	0x0800fe2d
 800fec0:	0800ff87 	.word	0x0800ff87
 800fec4:	0800fe2d 	.word	0x0800fe2d
 800fec8:	0800ff61 	.word	0x0800ff61
 800fecc:	0800fe2d 	.word	0x0800fe2d
 800fed0:	0800fe2d 	.word	0x0800fe2d
 800fed4:	0800ff07 	.word	0x0800ff07
 800fed8:	3b45      	subs	r3, #69	; 0x45
 800feda:	2b02      	cmp	r3, #2
 800fedc:	d8a6      	bhi.n	800fe2c <__ssvfiscanf_r+0xec>
 800fede:	2305      	movs	r3, #5
 800fee0:	e01f      	b.n	800ff22 <__ssvfiscanf_r+0x1e2>
 800fee2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800fee4:	4621      	mov	r1, r4
 800fee6:	4630      	mov	r0, r6
 800fee8:	4798      	blx	r3
 800feea:	2800      	cmp	r0, #0
 800feec:	f43f af68 	beq.w	800fdc0 <__ssvfiscanf_r+0x80>
 800fef0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800fef2:	2800      	cmp	r0, #0
 800fef4:	f040 808d 	bne.w	8010012 <__ssvfiscanf_r+0x2d2>
 800fef8:	f04f 30ff 	mov.w	r0, #4294967295
 800fefc:	e08f      	b.n	801001e <__ssvfiscanf_r+0x2de>
 800fefe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ff00:	f042 0220 	orr.w	r2, r2, #32
 800ff04:	9241      	str	r2, [sp, #260]	; 0x104
 800ff06:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ff08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ff0c:	9241      	str	r2, [sp, #260]	; 0x104
 800ff0e:	2210      	movs	r2, #16
 800ff10:	2b6f      	cmp	r3, #111	; 0x6f
 800ff12:	9242      	str	r2, [sp, #264]	; 0x108
 800ff14:	bf34      	ite	cc
 800ff16:	2303      	movcc	r3, #3
 800ff18:	2304      	movcs	r3, #4
 800ff1a:	e002      	b.n	800ff22 <__ssvfiscanf_r+0x1e2>
 800ff1c:	2300      	movs	r3, #0
 800ff1e:	9342      	str	r3, [sp, #264]	; 0x108
 800ff20:	2303      	movs	r3, #3
 800ff22:	9347      	str	r3, [sp, #284]	; 0x11c
 800ff24:	6863      	ldr	r3, [r4, #4]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	dd3d      	ble.n	800ffa6 <__ssvfiscanf_r+0x266>
 800ff2a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ff2c:	0659      	lsls	r1, r3, #25
 800ff2e:	d404      	bmi.n	800ff3a <__ssvfiscanf_r+0x1fa>
 800ff30:	6823      	ldr	r3, [r4, #0]
 800ff32:	781a      	ldrb	r2, [r3, #0]
 800ff34:	5cba      	ldrb	r2, [r7, r2]
 800ff36:	0712      	lsls	r2, r2, #28
 800ff38:	d43c      	bmi.n	800ffb4 <__ssvfiscanf_r+0x274>
 800ff3a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800ff3c:	2b02      	cmp	r3, #2
 800ff3e:	dc4b      	bgt.n	800ffd8 <__ssvfiscanf_r+0x298>
 800ff40:	466b      	mov	r3, sp
 800ff42:	4622      	mov	r2, r4
 800ff44:	a941      	add	r1, sp, #260	; 0x104
 800ff46:	4630      	mov	r0, r6
 800ff48:	f000 f872 	bl	8010030 <_scanf_chars>
 800ff4c:	2801      	cmp	r0, #1
 800ff4e:	d06a      	beq.n	8010026 <__ssvfiscanf_r+0x2e6>
 800ff50:	2802      	cmp	r0, #2
 800ff52:	f47f af1c 	bne.w	800fd8e <__ssvfiscanf_r+0x4e>
 800ff56:	e7cb      	b.n	800fef0 <__ssvfiscanf_r+0x1b0>
 800ff58:	2308      	movs	r3, #8
 800ff5a:	9342      	str	r3, [sp, #264]	; 0x108
 800ff5c:	2304      	movs	r3, #4
 800ff5e:	e7e0      	b.n	800ff22 <__ssvfiscanf_r+0x1e2>
 800ff60:	220a      	movs	r2, #10
 800ff62:	e7d5      	b.n	800ff10 <__ssvfiscanf_r+0x1d0>
 800ff64:	4629      	mov	r1, r5
 800ff66:	4640      	mov	r0, r8
 800ff68:	f000 fa5e 	bl	8010428 <__sccl>
 800ff6c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ff6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff72:	9341      	str	r3, [sp, #260]	; 0x104
 800ff74:	4605      	mov	r5, r0
 800ff76:	2301      	movs	r3, #1
 800ff78:	e7d3      	b.n	800ff22 <__ssvfiscanf_r+0x1e2>
 800ff7a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ff7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff80:	9341      	str	r3, [sp, #260]	; 0x104
 800ff82:	2300      	movs	r3, #0
 800ff84:	e7cd      	b.n	800ff22 <__ssvfiscanf_r+0x1e2>
 800ff86:	2302      	movs	r3, #2
 800ff88:	e7cb      	b.n	800ff22 <__ssvfiscanf_r+0x1e2>
 800ff8a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800ff8c:	06c3      	lsls	r3, r0, #27
 800ff8e:	f53f aefe 	bmi.w	800fd8e <__ssvfiscanf_r+0x4e>
 800ff92:	9b00      	ldr	r3, [sp, #0]
 800ff94:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ff96:	1d19      	adds	r1, r3, #4
 800ff98:	9100      	str	r1, [sp, #0]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	07c0      	lsls	r0, r0, #31
 800ff9e:	bf4c      	ite	mi
 800ffa0:	801a      	strhmi	r2, [r3, #0]
 800ffa2:	601a      	strpl	r2, [r3, #0]
 800ffa4:	e6f3      	b.n	800fd8e <__ssvfiscanf_r+0x4e>
 800ffa6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ffa8:	4621      	mov	r1, r4
 800ffaa:	4630      	mov	r0, r6
 800ffac:	4798      	blx	r3
 800ffae:	2800      	cmp	r0, #0
 800ffb0:	d0bb      	beq.n	800ff2a <__ssvfiscanf_r+0x1ea>
 800ffb2:	e79d      	b.n	800fef0 <__ssvfiscanf_r+0x1b0>
 800ffb4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ffb6:	3201      	adds	r2, #1
 800ffb8:	9245      	str	r2, [sp, #276]	; 0x114
 800ffba:	6862      	ldr	r2, [r4, #4]
 800ffbc:	3a01      	subs	r2, #1
 800ffbe:	2a00      	cmp	r2, #0
 800ffc0:	6062      	str	r2, [r4, #4]
 800ffc2:	dd02      	ble.n	800ffca <__ssvfiscanf_r+0x28a>
 800ffc4:	3301      	adds	r3, #1
 800ffc6:	6023      	str	r3, [r4, #0]
 800ffc8:	e7b2      	b.n	800ff30 <__ssvfiscanf_r+0x1f0>
 800ffca:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ffcc:	4621      	mov	r1, r4
 800ffce:	4630      	mov	r0, r6
 800ffd0:	4798      	blx	r3
 800ffd2:	2800      	cmp	r0, #0
 800ffd4:	d0ac      	beq.n	800ff30 <__ssvfiscanf_r+0x1f0>
 800ffd6:	e78b      	b.n	800fef0 <__ssvfiscanf_r+0x1b0>
 800ffd8:	2b04      	cmp	r3, #4
 800ffda:	dc0f      	bgt.n	800fffc <__ssvfiscanf_r+0x2bc>
 800ffdc:	466b      	mov	r3, sp
 800ffde:	4622      	mov	r2, r4
 800ffe0:	a941      	add	r1, sp, #260	; 0x104
 800ffe2:	4630      	mov	r0, r6
 800ffe4:	f000 f87e 	bl	80100e4 <_scanf_i>
 800ffe8:	e7b0      	b.n	800ff4c <__ssvfiscanf_r+0x20c>
 800ffea:	bf00      	nop
 800ffec:	0800fc8d 	.word	0x0800fc8d
 800fff0:	0800fd07 	.word	0x0800fd07
 800fff4:	080129f9 	.word	0x080129f9
 800fff8:	08012aff 	.word	0x08012aff
 800fffc:	4b0b      	ldr	r3, [pc, #44]	; (801002c <__ssvfiscanf_r+0x2ec>)
 800fffe:	2b00      	cmp	r3, #0
 8010000:	f43f aec5 	beq.w	800fd8e <__ssvfiscanf_r+0x4e>
 8010004:	466b      	mov	r3, sp
 8010006:	4622      	mov	r2, r4
 8010008:	a941      	add	r1, sp, #260	; 0x104
 801000a:	4630      	mov	r0, r6
 801000c:	f7fc fdbc 	bl	800cb88 <_scanf_float>
 8010010:	e79c      	b.n	800ff4c <__ssvfiscanf_r+0x20c>
 8010012:	89a3      	ldrh	r3, [r4, #12]
 8010014:	f013 0f40 	tst.w	r3, #64	; 0x40
 8010018:	bf18      	it	ne
 801001a:	f04f 30ff 	movne.w	r0, #4294967295
 801001e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8010022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010026:	9844      	ldr	r0, [sp, #272]	; 0x110
 8010028:	e7f9      	b.n	801001e <__ssvfiscanf_r+0x2de>
 801002a:	bf00      	nop
 801002c:	0800cb89 	.word	0x0800cb89

08010030 <_scanf_chars>:
 8010030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010034:	4615      	mov	r5, r2
 8010036:	688a      	ldr	r2, [r1, #8]
 8010038:	4680      	mov	r8, r0
 801003a:	460c      	mov	r4, r1
 801003c:	b932      	cbnz	r2, 801004c <_scanf_chars+0x1c>
 801003e:	698a      	ldr	r2, [r1, #24]
 8010040:	2a00      	cmp	r2, #0
 8010042:	bf0c      	ite	eq
 8010044:	2201      	moveq	r2, #1
 8010046:	f04f 32ff 	movne.w	r2, #4294967295
 801004a:	608a      	str	r2, [r1, #8]
 801004c:	6822      	ldr	r2, [r4, #0]
 801004e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80100e0 <_scanf_chars+0xb0>
 8010052:	06d1      	lsls	r1, r2, #27
 8010054:	bf5f      	itttt	pl
 8010056:	681a      	ldrpl	r2, [r3, #0]
 8010058:	1d11      	addpl	r1, r2, #4
 801005a:	6019      	strpl	r1, [r3, #0]
 801005c:	6816      	ldrpl	r6, [r2, #0]
 801005e:	2700      	movs	r7, #0
 8010060:	69a0      	ldr	r0, [r4, #24]
 8010062:	b188      	cbz	r0, 8010088 <_scanf_chars+0x58>
 8010064:	2801      	cmp	r0, #1
 8010066:	d107      	bne.n	8010078 <_scanf_chars+0x48>
 8010068:	682a      	ldr	r2, [r5, #0]
 801006a:	7811      	ldrb	r1, [r2, #0]
 801006c:	6962      	ldr	r2, [r4, #20]
 801006e:	5c52      	ldrb	r2, [r2, r1]
 8010070:	b952      	cbnz	r2, 8010088 <_scanf_chars+0x58>
 8010072:	2f00      	cmp	r7, #0
 8010074:	d031      	beq.n	80100da <_scanf_chars+0xaa>
 8010076:	e022      	b.n	80100be <_scanf_chars+0x8e>
 8010078:	2802      	cmp	r0, #2
 801007a:	d120      	bne.n	80100be <_scanf_chars+0x8e>
 801007c:	682b      	ldr	r3, [r5, #0]
 801007e:	781b      	ldrb	r3, [r3, #0]
 8010080:	f819 3003 	ldrb.w	r3, [r9, r3]
 8010084:	071b      	lsls	r3, r3, #28
 8010086:	d41a      	bmi.n	80100be <_scanf_chars+0x8e>
 8010088:	6823      	ldr	r3, [r4, #0]
 801008a:	06da      	lsls	r2, r3, #27
 801008c:	bf5e      	ittt	pl
 801008e:	682b      	ldrpl	r3, [r5, #0]
 8010090:	781b      	ldrbpl	r3, [r3, #0]
 8010092:	f806 3b01 	strbpl.w	r3, [r6], #1
 8010096:	682a      	ldr	r2, [r5, #0]
 8010098:	686b      	ldr	r3, [r5, #4]
 801009a:	3201      	adds	r2, #1
 801009c:	602a      	str	r2, [r5, #0]
 801009e:	68a2      	ldr	r2, [r4, #8]
 80100a0:	3b01      	subs	r3, #1
 80100a2:	3a01      	subs	r2, #1
 80100a4:	606b      	str	r3, [r5, #4]
 80100a6:	3701      	adds	r7, #1
 80100a8:	60a2      	str	r2, [r4, #8]
 80100aa:	b142      	cbz	r2, 80100be <_scanf_chars+0x8e>
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	dcd7      	bgt.n	8010060 <_scanf_chars+0x30>
 80100b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80100b4:	4629      	mov	r1, r5
 80100b6:	4640      	mov	r0, r8
 80100b8:	4798      	blx	r3
 80100ba:	2800      	cmp	r0, #0
 80100bc:	d0d0      	beq.n	8010060 <_scanf_chars+0x30>
 80100be:	6823      	ldr	r3, [r4, #0]
 80100c0:	f013 0310 	ands.w	r3, r3, #16
 80100c4:	d105      	bne.n	80100d2 <_scanf_chars+0xa2>
 80100c6:	68e2      	ldr	r2, [r4, #12]
 80100c8:	3201      	adds	r2, #1
 80100ca:	60e2      	str	r2, [r4, #12]
 80100cc:	69a2      	ldr	r2, [r4, #24]
 80100ce:	b102      	cbz	r2, 80100d2 <_scanf_chars+0xa2>
 80100d0:	7033      	strb	r3, [r6, #0]
 80100d2:	6923      	ldr	r3, [r4, #16]
 80100d4:	443b      	add	r3, r7
 80100d6:	6123      	str	r3, [r4, #16]
 80100d8:	2000      	movs	r0, #0
 80100da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100de:	bf00      	nop
 80100e0:	080129f9 	.word	0x080129f9

080100e4 <_scanf_i>:
 80100e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100e8:	4698      	mov	r8, r3
 80100ea:	4b74      	ldr	r3, [pc, #464]	; (80102bc <_scanf_i+0x1d8>)
 80100ec:	460c      	mov	r4, r1
 80100ee:	4682      	mov	sl, r0
 80100f0:	4616      	mov	r6, r2
 80100f2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80100f6:	b087      	sub	sp, #28
 80100f8:	ab03      	add	r3, sp, #12
 80100fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80100fe:	4b70      	ldr	r3, [pc, #448]	; (80102c0 <_scanf_i+0x1dc>)
 8010100:	69a1      	ldr	r1, [r4, #24]
 8010102:	4a70      	ldr	r2, [pc, #448]	; (80102c4 <_scanf_i+0x1e0>)
 8010104:	2903      	cmp	r1, #3
 8010106:	bf18      	it	ne
 8010108:	461a      	movne	r2, r3
 801010a:	68a3      	ldr	r3, [r4, #8]
 801010c:	9201      	str	r2, [sp, #4]
 801010e:	1e5a      	subs	r2, r3, #1
 8010110:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8010114:	bf88      	it	hi
 8010116:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801011a:	4627      	mov	r7, r4
 801011c:	bf82      	ittt	hi
 801011e:	eb03 0905 	addhi.w	r9, r3, r5
 8010122:	f240 135d 	movwhi	r3, #349	; 0x15d
 8010126:	60a3      	strhi	r3, [r4, #8]
 8010128:	f857 3b1c 	ldr.w	r3, [r7], #28
 801012c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8010130:	bf98      	it	ls
 8010132:	f04f 0900 	movls.w	r9, #0
 8010136:	6023      	str	r3, [r4, #0]
 8010138:	463d      	mov	r5, r7
 801013a:	f04f 0b00 	mov.w	fp, #0
 801013e:	6831      	ldr	r1, [r6, #0]
 8010140:	ab03      	add	r3, sp, #12
 8010142:	7809      	ldrb	r1, [r1, #0]
 8010144:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8010148:	2202      	movs	r2, #2
 801014a:	f7f0 f841 	bl	80001d0 <memchr>
 801014e:	b328      	cbz	r0, 801019c <_scanf_i+0xb8>
 8010150:	f1bb 0f01 	cmp.w	fp, #1
 8010154:	d159      	bne.n	801020a <_scanf_i+0x126>
 8010156:	6862      	ldr	r2, [r4, #4]
 8010158:	b92a      	cbnz	r2, 8010166 <_scanf_i+0x82>
 801015a:	6822      	ldr	r2, [r4, #0]
 801015c:	2308      	movs	r3, #8
 801015e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010162:	6063      	str	r3, [r4, #4]
 8010164:	6022      	str	r2, [r4, #0]
 8010166:	6822      	ldr	r2, [r4, #0]
 8010168:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801016c:	6022      	str	r2, [r4, #0]
 801016e:	68a2      	ldr	r2, [r4, #8]
 8010170:	1e51      	subs	r1, r2, #1
 8010172:	60a1      	str	r1, [r4, #8]
 8010174:	b192      	cbz	r2, 801019c <_scanf_i+0xb8>
 8010176:	6832      	ldr	r2, [r6, #0]
 8010178:	1c51      	adds	r1, r2, #1
 801017a:	6031      	str	r1, [r6, #0]
 801017c:	7812      	ldrb	r2, [r2, #0]
 801017e:	f805 2b01 	strb.w	r2, [r5], #1
 8010182:	6872      	ldr	r2, [r6, #4]
 8010184:	3a01      	subs	r2, #1
 8010186:	2a00      	cmp	r2, #0
 8010188:	6072      	str	r2, [r6, #4]
 801018a:	dc07      	bgt.n	801019c <_scanf_i+0xb8>
 801018c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8010190:	4631      	mov	r1, r6
 8010192:	4650      	mov	r0, sl
 8010194:	4790      	blx	r2
 8010196:	2800      	cmp	r0, #0
 8010198:	f040 8085 	bne.w	80102a6 <_scanf_i+0x1c2>
 801019c:	f10b 0b01 	add.w	fp, fp, #1
 80101a0:	f1bb 0f03 	cmp.w	fp, #3
 80101a4:	d1cb      	bne.n	801013e <_scanf_i+0x5a>
 80101a6:	6863      	ldr	r3, [r4, #4]
 80101a8:	b90b      	cbnz	r3, 80101ae <_scanf_i+0xca>
 80101aa:	230a      	movs	r3, #10
 80101ac:	6063      	str	r3, [r4, #4]
 80101ae:	6863      	ldr	r3, [r4, #4]
 80101b0:	4945      	ldr	r1, [pc, #276]	; (80102c8 <_scanf_i+0x1e4>)
 80101b2:	6960      	ldr	r0, [r4, #20]
 80101b4:	1ac9      	subs	r1, r1, r3
 80101b6:	f000 f937 	bl	8010428 <__sccl>
 80101ba:	f04f 0b00 	mov.w	fp, #0
 80101be:	68a3      	ldr	r3, [r4, #8]
 80101c0:	6822      	ldr	r2, [r4, #0]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d03d      	beq.n	8010242 <_scanf_i+0x15e>
 80101c6:	6831      	ldr	r1, [r6, #0]
 80101c8:	6960      	ldr	r0, [r4, #20]
 80101ca:	f891 c000 	ldrb.w	ip, [r1]
 80101ce:	f810 000c 	ldrb.w	r0, [r0, ip]
 80101d2:	2800      	cmp	r0, #0
 80101d4:	d035      	beq.n	8010242 <_scanf_i+0x15e>
 80101d6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80101da:	d124      	bne.n	8010226 <_scanf_i+0x142>
 80101dc:	0510      	lsls	r0, r2, #20
 80101de:	d522      	bpl.n	8010226 <_scanf_i+0x142>
 80101e0:	f10b 0b01 	add.w	fp, fp, #1
 80101e4:	f1b9 0f00 	cmp.w	r9, #0
 80101e8:	d003      	beq.n	80101f2 <_scanf_i+0x10e>
 80101ea:	3301      	adds	r3, #1
 80101ec:	f109 39ff 	add.w	r9, r9, #4294967295
 80101f0:	60a3      	str	r3, [r4, #8]
 80101f2:	6873      	ldr	r3, [r6, #4]
 80101f4:	3b01      	subs	r3, #1
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	6073      	str	r3, [r6, #4]
 80101fa:	dd1b      	ble.n	8010234 <_scanf_i+0x150>
 80101fc:	6833      	ldr	r3, [r6, #0]
 80101fe:	3301      	adds	r3, #1
 8010200:	6033      	str	r3, [r6, #0]
 8010202:	68a3      	ldr	r3, [r4, #8]
 8010204:	3b01      	subs	r3, #1
 8010206:	60a3      	str	r3, [r4, #8]
 8010208:	e7d9      	b.n	80101be <_scanf_i+0xda>
 801020a:	f1bb 0f02 	cmp.w	fp, #2
 801020e:	d1ae      	bne.n	801016e <_scanf_i+0x8a>
 8010210:	6822      	ldr	r2, [r4, #0]
 8010212:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8010216:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801021a:	d1bf      	bne.n	801019c <_scanf_i+0xb8>
 801021c:	2310      	movs	r3, #16
 801021e:	6063      	str	r3, [r4, #4]
 8010220:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010224:	e7a2      	b.n	801016c <_scanf_i+0x88>
 8010226:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801022a:	6022      	str	r2, [r4, #0]
 801022c:	780b      	ldrb	r3, [r1, #0]
 801022e:	f805 3b01 	strb.w	r3, [r5], #1
 8010232:	e7de      	b.n	80101f2 <_scanf_i+0x10e>
 8010234:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8010238:	4631      	mov	r1, r6
 801023a:	4650      	mov	r0, sl
 801023c:	4798      	blx	r3
 801023e:	2800      	cmp	r0, #0
 8010240:	d0df      	beq.n	8010202 <_scanf_i+0x11e>
 8010242:	6823      	ldr	r3, [r4, #0]
 8010244:	05d9      	lsls	r1, r3, #23
 8010246:	d50d      	bpl.n	8010264 <_scanf_i+0x180>
 8010248:	42bd      	cmp	r5, r7
 801024a:	d909      	bls.n	8010260 <_scanf_i+0x17c>
 801024c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010250:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010254:	4632      	mov	r2, r6
 8010256:	4650      	mov	r0, sl
 8010258:	4798      	blx	r3
 801025a:	f105 39ff 	add.w	r9, r5, #4294967295
 801025e:	464d      	mov	r5, r9
 8010260:	42bd      	cmp	r5, r7
 8010262:	d028      	beq.n	80102b6 <_scanf_i+0x1d2>
 8010264:	6822      	ldr	r2, [r4, #0]
 8010266:	f012 0210 	ands.w	r2, r2, #16
 801026a:	d113      	bne.n	8010294 <_scanf_i+0x1b0>
 801026c:	702a      	strb	r2, [r5, #0]
 801026e:	6863      	ldr	r3, [r4, #4]
 8010270:	9e01      	ldr	r6, [sp, #4]
 8010272:	4639      	mov	r1, r7
 8010274:	4650      	mov	r0, sl
 8010276:	47b0      	blx	r6
 8010278:	f8d8 3000 	ldr.w	r3, [r8]
 801027c:	6821      	ldr	r1, [r4, #0]
 801027e:	1d1a      	adds	r2, r3, #4
 8010280:	f8c8 2000 	str.w	r2, [r8]
 8010284:	f011 0f20 	tst.w	r1, #32
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	d00f      	beq.n	80102ac <_scanf_i+0x1c8>
 801028c:	6018      	str	r0, [r3, #0]
 801028e:	68e3      	ldr	r3, [r4, #12]
 8010290:	3301      	adds	r3, #1
 8010292:	60e3      	str	r3, [r4, #12]
 8010294:	6923      	ldr	r3, [r4, #16]
 8010296:	1bed      	subs	r5, r5, r7
 8010298:	445d      	add	r5, fp
 801029a:	442b      	add	r3, r5
 801029c:	6123      	str	r3, [r4, #16]
 801029e:	2000      	movs	r0, #0
 80102a0:	b007      	add	sp, #28
 80102a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102a6:	f04f 0b00 	mov.w	fp, #0
 80102aa:	e7ca      	b.n	8010242 <_scanf_i+0x15e>
 80102ac:	07ca      	lsls	r2, r1, #31
 80102ae:	bf4c      	ite	mi
 80102b0:	8018      	strhmi	r0, [r3, #0]
 80102b2:	6018      	strpl	r0, [r3, #0]
 80102b4:	e7eb      	b.n	801028e <_scanf_i+0x1aa>
 80102b6:	2001      	movs	r0, #1
 80102b8:	e7f2      	b.n	80102a0 <_scanf_i+0x1bc>
 80102ba:	bf00      	nop
 80102bc:	08012734 	.word	0x08012734
 80102c0:	08010e15 	.word	0x08010e15
 80102c4:	0800f9d9 	.word	0x0800f9d9
 80102c8:	08012b1a 	.word	0x08012b1a

080102cc <__sflush_r>:
 80102cc:	898a      	ldrh	r2, [r1, #12]
 80102ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102d2:	4605      	mov	r5, r0
 80102d4:	0710      	lsls	r0, r2, #28
 80102d6:	460c      	mov	r4, r1
 80102d8:	d458      	bmi.n	801038c <__sflush_r+0xc0>
 80102da:	684b      	ldr	r3, [r1, #4]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	dc05      	bgt.n	80102ec <__sflush_r+0x20>
 80102e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	dc02      	bgt.n	80102ec <__sflush_r+0x20>
 80102e6:	2000      	movs	r0, #0
 80102e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80102ee:	2e00      	cmp	r6, #0
 80102f0:	d0f9      	beq.n	80102e6 <__sflush_r+0x1a>
 80102f2:	2300      	movs	r3, #0
 80102f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80102f8:	682f      	ldr	r7, [r5, #0]
 80102fa:	6a21      	ldr	r1, [r4, #32]
 80102fc:	602b      	str	r3, [r5, #0]
 80102fe:	d032      	beq.n	8010366 <__sflush_r+0x9a>
 8010300:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010302:	89a3      	ldrh	r3, [r4, #12]
 8010304:	075a      	lsls	r2, r3, #29
 8010306:	d505      	bpl.n	8010314 <__sflush_r+0x48>
 8010308:	6863      	ldr	r3, [r4, #4]
 801030a:	1ac0      	subs	r0, r0, r3
 801030c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801030e:	b10b      	cbz	r3, 8010314 <__sflush_r+0x48>
 8010310:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010312:	1ac0      	subs	r0, r0, r3
 8010314:	2300      	movs	r3, #0
 8010316:	4602      	mov	r2, r0
 8010318:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801031a:	6a21      	ldr	r1, [r4, #32]
 801031c:	4628      	mov	r0, r5
 801031e:	47b0      	blx	r6
 8010320:	1c43      	adds	r3, r0, #1
 8010322:	89a3      	ldrh	r3, [r4, #12]
 8010324:	d106      	bne.n	8010334 <__sflush_r+0x68>
 8010326:	6829      	ldr	r1, [r5, #0]
 8010328:	291d      	cmp	r1, #29
 801032a:	d82b      	bhi.n	8010384 <__sflush_r+0xb8>
 801032c:	4a29      	ldr	r2, [pc, #164]	; (80103d4 <__sflush_r+0x108>)
 801032e:	410a      	asrs	r2, r1
 8010330:	07d6      	lsls	r6, r2, #31
 8010332:	d427      	bmi.n	8010384 <__sflush_r+0xb8>
 8010334:	2200      	movs	r2, #0
 8010336:	6062      	str	r2, [r4, #4]
 8010338:	04d9      	lsls	r1, r3, #19
 801033a:	6922      	ldr	r2, [r4, #16]
 801033c:	6022      	str	r2, [r4, #0]
 801033e:	d504      	bpl.n	801034a <__sflush_r+0x7e>
 8010340:	1c42      	adds	r2, r0, #1
 8010342:	d101      	bne.n	8010348 <__sflush_r+0x7c>
 8010344:	682b      	ldr	r3, [r5, #0]
 8010346:	b903      	cbnz	r3, 801034a <__sflush_r+0x7e>
 8010348:	6560      	str	r0, [r4, #84]	; 0x54
 801034a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801034c:	602f      	str	r7, [r5, #0]
 801034e:	2900      	cmp	r1, #0
 8010350:	d0c9      	beq.n	80102e6 <__sflush_r+0x1a>
 8010352:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010356:	4299      	cmp	r1, r3
 8010358:	d002      	beq.n	8010360 <__sflush_r+0x94>
 801035a:	4628      	mov	r0, r5
 801035c:	f7fd fefa 	bl	800e154 <_free_r>
 8010360:	2000      	movs	r0, #0
 8010362:	6360      	str	r0, [r4, #52]	; 0x34
 8010364:	e7c0      	b.n	80102e8 <__sflush_r+0x1c>
 8010366:	2301      	movs	r3, #1
 8010368:	4628      	mov	r0, r5
 801036a:	47b0      	blx	r6
 801036c:	1c41      	adds	r1, r0, #1
 801036e:	d1c8      	bne.n	8010302 <__sflush_r+0x36>
 8010370:	682b      	ldr	r3, [r5, #0]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d0c5      	beq.n	8010302 <__sflush_r+0x36>
 8010376:	2b1d      	cmp	r3, #29
 8010378:	d001      	beq.n	801037e <__sflush_r+0xb2>
 801037a:	2b16      	cmp	r3, #22
 801037c:	d101      	bne.n	8010382 <__sflush_r+0xb6>
 801037e:	602f      	str	r7, [r5, #0]
 8010380:	e7b1      	b.n	80102e6 <__sflush_r+0x1a>
 8010382:	89a3      	ldrh	r3, [r4, #12]
 8010384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010388:	81a3      	strh	r3, [r4, #12]
 801038a:	e7ad      	b.n	80102e8 <__sflush_r+0x1c>
 801038c:	690f      	ldr	r7, [r1, #16]
 801038e:	2f00      	cmp	r7, #0
 8010390:	d0a9      	beq.n	80102e6 <__sflush_r+0x1a>
 8010392:	0793      	lsls	r3, r2, #30
 8010394:	680e      	ldr	r6, [r1, #0]
 8010396:	bf08      	it	eq
 8010398:	694b      	ldreq	r3, [r1, #20]
 801039a:	600f      	str	r7, [r1, #0]
 801039c:	bf18      	it	ne
 801039e:	2300      	movne	r3, #0
 80103a0:	eba6 0807 	sub.w	r8, r6, r7
 80103a4:	608b      	str	r3, [r1, #8]
 80103a6:	f1b8 0f00 	cmp.w	r8, #0
 80103aa:	dd9c      	ble.n	80102e6 <__sflush_r+0x1a>
 80103ac:	6a21      	ldr	r1, [r4, #32]
 80103ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80103b0:	4643      	mov	r3, r8
 80103b2:	463a      	mov	r2, r7
 80103b4:	4628      	mov	r0, r5
 80103b6:	47b0      	blx	r6
 80103b8:	2800      	cmp	r0, #0
 80103ba:	dc06      	bgt.n	80103ca <__sflush_r+0xfe>
 80103bc:	89a3      	ldrh	r3, [r4, #12]
 80103be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80103c2:	81a3      	strh	r3, [r4, #12]
 80103c4:	f04f 30ff 	mov.w	r0, #4294967295
 80103c8:	e78e      	b.n	80102e8 <__sflush_r+0x1c>
 80103ca:	4407      	add	r7, r0
 80103cc:	eba8 0800 	sub.w	r8, r8, r0
 80103d0:	e7e9      	b.n	80103a6 <__sflush_r+0xda>
 80103d2:	bf00      	nop
 80103d4:	dfbffffe 	.word	0xdfbffffe

080103d8 <_fflush_r>:
 80103d8:	b538      	push	{r3, r4, r5, lr}
 80103da:	690b      	ldr	r3, [r1, #16]
 80103dc:	4605      	mov	r5, r0
 80103de:	460c      	mov	r4, r1
 80103e0:	b913      	cbnz	r3, 80103e8 <_fflush_r+0x10>
 80103e2:	2500      	movs	r5, #0
 80103e4:	4628      	mov	r0, r5
 80103e6:	bd38      	pop	{r3, r4, r5, pc}
 80103e8:	b118      	cbz	r0, 80103f2 <_fflush_r+0x1a>
 80103ea:	6a03      	ldr	r3, [r0, #32]
 80103ec:	b90b      	cbnz	r3, 80103f2 <_fflush_r+0x1a>
 80103ee:	f7fc fe67 	bl	800d0c0 <__sinit>
 80103f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d0f3      	beq.n	80103e2 <_fflush_r+0xa>
 80103fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80103fc:	07d0      	lsls	r0, r2, #31
 80103fe:	d404      	bmi.n	801040a <_fflush_r+0x32>
 8010400:	0599      	lsls	r1, r3, #22
 8010402:	d402      	bmi.n	801040a <_fflush_r+0x32>
 8010404:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010406:	f7fd f80c 	bl	800d422 <__retarget_lock_acquire_recursive>
 801040a:	4628      	mov	r0, r5
 801040c:	4621      	mov	r1, r4
 801040e:	f7ff ff5d 	bl	80102cc <__sflush_r>
 8010412:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010414:	07da      	lsls	r2, r3, #31
 8010416:	4605      	mov	r5, r0
 8010418:	d4e4      	bmi.n	80103e4 <_fflush_r+0xc>
 801041a:	89a3      	ldrh	r3, [r4, #12]
 801041c:	059b      	lsls	r3, r3, #22
 801041e:	d4e1      	bmi.n	80103e4 <_fflush_r+0xc>
 8010420:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010422:	f7fc ffff 	bl	800d424 <__retarget_lock_release_recursive>
 8010426:	e7dd      	b.n	80103e4 <_fflush_r+0xc>

08010428 <__sccl>:
 8010428:	b570      	push	{r4, r5, r6, lr}
 801042a:	780b      	ldrb	r3, [r1, #0]
 801042c:	4604      	mov	r4, r0
 801042e:	2b5e      	cmp	r3, #94	; 0x5e
 8010430:	bf0b      	itete	eq
 8010432:	784b      	ldrbeq	r3, [r1, #1]
 8010434:	1c4a      	addne	r2, r1, #1
 8010436:	1c8a      	addeq	r2, r1, #2
 8010438:	2100      	movne	r1, #0
 801043a:	bf08      	it	eq
 801043c:	2101      	moveq	r1, #1
 801043e:	3801      	subs	r0, #1
 8010440:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8010444:	f800 1f01 	strb.w	r1, [r0, #1]!
 8010448:	42a8      	cmp	r0, r5
 801044a:	d1fb      	bne.n	8010444 <__sccl+0x1c>
 801044c:	b90b      	cbnz	r3, 8010452 <__sccl+0x2a>
 801044e:	1e50      	subs	r0, r2, #1
 8010450:	bd70      	pop	{r4, r5, r6, pc}
 8010452:	f081 0101 	eor.w	r1, r1, #1
 8010456:	54e1      	strb	r1, [r4, r3]
 8010458:	4610      	mov	r0, r2
 801045a:	4602      	mov	r2, r0
 801045c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8010460:	2d2d      	cmp	r5, #45	; 0x2d
 8010462:	d005      	beq.n	8010470 <__sccl+0x48>
 8010464:	2d5d      	cmp	r5, #93	; 0x5d
 8010466:	d016      	beq.n	8010496 <__sccl+0x6e>
 8010468:	2d00      	cmp	r5, #0
 801046a:	d0f1      	beq.n	8010450 <__sccl+0x28>
 801046c:	462b      	mov	r3, r5
 801046e:	e7f2      	b.n	8010456 <__sccl+0x2e>
 8010470:	7846      	ldrb	r6, [r0, #1]
 8010472:	2e5d      	cmp	r6, #93	; 0x5d
 8010474:	d0fa      	beq.n	801046c <__sccl+0x44>
 8010476:	42b3      	cmp	r3, r6
 8010478:	dcf8      	bgt.n	801046c <__sccl+0x44>
 801047a:	3002      	adds	r0, #2
 801047c:	461a      	mov	r2, r3
 801047e:	3201      	adds	r2, #1
 8010480:	4296      	cmp	r6, r2
 8010482:	54a1      	strb	r1, [r4, r2]
 8010484:	dcfb      	bgt.n	801047e <__sccl+0x56>
 8010486:	1af2      	subs	r2, r6, r3
 8010488:	3a01      	subs	r2, #1
 801048a:	1c5d      	adds	r5, r3, #1
 801048c:	42b3      	cmp	r3, r6
 801048e:	bfa8      	it	ge
 8010490:	2200      	movge	r2, #0
 8010492:	18ab      	adds	r3, r5, r2
 8010494:	e7e1      	b.n	801045a <__sccl+0x32>
 8010496:	4610      	mov	r0, r2
 8010498:	e7da      	b.n	8010450 <__sccl+0x28>

0801049a <__submore>:
 801049a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801049e:	460c      	mov	r4, r1
 80104a0:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80104a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80104a6:	4299      	cmp	r1, r3
 80104a8:	d11d      	bne.n	80104e6 <__submore+0x4c>
 80104aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80104ae:	f7fd fec5 	bl	800e23c <_malloc_r>
 80104b2:	b918      	cbnz	r0, 80104bc <__submore+0x22>
 80104b4:	f04f 30ff 	mov.w	r0, #4294967295
 80104b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80104c0:	63a3      	str	r3, [r4, #56]	; 0x38
 80104c2:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80104c6:	6360      	str	r0, [r4, #52]	; 0x34
 80104c8:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80104cc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80104d0:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80104d4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80104d8:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80104dc:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80104e0:	6020      	str	r0, [r4, #0]
 80104e2:	2000      	movs	r0, #0
 80104e4:	e7e8      	b.n	80104b8 <__submore+0x1e>
 80104e6:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80104e8:	0077      	lsls	r7, r6, #1
 80104ea:	463a      	mov	r2, r7
 80104ec:	f000 fbf1 	bl	8010cd2 <_realloc_r>
 80104f0:	4605      	mov	r5, r0
 80104f2:	2800      	cmp	r0, #0
 80104f4:	d0de      	beq.n	80104b4 <__submore+0x1a>
 80104f6:	eb00 0806 	add.w	r8, r0, r6
 80104fa:	4601      	mov	r1, r0
 80104fc:	4632      	mov	r2, r6
 80104fe:	4640      	mov	r0, r8
 8010500:	f7fc ff99 	bl	800d436 <memcpy>
 8010504:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8010508:	f8c4 8000 	str.w	r8, [r4]
 801050c:	e7e9      	b.n	80104e2 <__submore+0x48>

0801050e <memmove>:
 801050e:	4288      	cmp	r0, r1
 8010510:	b510      	push	{r4, lr}
 8010512:	eb01 0402 	add.w	r4, r1, r2
 8010516:	d902      	bls.n	801051e <memmove+0x10>
 8010518:	4284      	cmp	r4, r0
 801051a:	4623      	mov	r3, r4
 801051c:	d807      	bhi.n	801052e <memmove+0x20>
 801051e:	1e43      	subs	r3, r0, #1
 8010520:	42a1      	cmp	r1, r4
 8010522:	d008      	beq.n	8010536 <memmove+0x28>
 8010524:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010528:	f803 2f01 	strb.w	r2, [r3, #1]!
 801052c:	e7f8      	b.n	8010520 <memmove+0x12>
 801052e:	4402      	add	r2, r0
 8010530:	4601      	mov	r1, r0
 8010532:	428a      	cmp	r2, r1
 8010534:	d100      	bne.n	8010538 <memmove+0x2a>
 8010536:	bd10      	pop	{r4, pc}
 8010538:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801053c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010540:	e7f7      	b.n	8010532 <memmove+0x24>

08010542 <strncmp>:
 8010542:	b510      	push	{r4, lr}
 8010544:	b16a      	cbz	r2, 8010562 <strncmp+0x20>
 8010546:	3901      	subs	r1, #1
 8010548:	1884      	adds	r4, r0, r2
 801054a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801054e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010552:	429a      	cmp	r2, r3
 8010554:	d103      	bne.n	801055e <strncmp+0x1c>
 8010556:	42a0      	cmp	r0, r4
 8010558:	d001      	beq.n	801055e <strncmp+0x1c>
 801055a:	2a00      	cmp	r2, #0
 801055c:	d1f5      	bne.n	801054a <strncmp+0x8>
 801055e:	1ad0      	subs	r0, r2, r3
 8010560:	bd10      	pop	{r4, pc}
 8010562:	4610      	mov	r0, r2
 8010564:	e7fc      	b.n	8010560 <strncmp+0x1e>
	...

08010568 <_sbrk_r>:
 8010568:	b538      	push	{r3, r4, r5, lr}
 801056a:	4d06      	ldr	r5, [pc, #24]	; (8010584 <_sbrk_r+0x1c>)
 801056c:	2300      	movs	r3, #0
 801056e:	4604      	mov	r4, r0
 8010570:	4608      	mov	r0, r1
 8010572:	602b      	str	r3, [r5, #0]
 8010574:	f7f2 fcd8 	bl	8002f28 <_sbrk>
 8010578:	1c43      	adds	r3, r0, #1
 801057a:	d102      	bne.n	8010582 <_sbrk_r+0x1a>
 801057c:	682b      	ldr	r3, [r5, #0]
 801057e:	b103      	cbz	r3, 8010582 <_sbrk_r+0x1a>
 8010580:	6023      	str	r3, [r4, #0]
 8010582:	bd38      	pop	{r3, r4, r5, pc}
 8010584:	20008b78 	.word	0x20008b78

08010588 <nan>:
 8010588:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010590 <nan+0x8>
 801058c:	4770      	bx	lr
 801058e:	bf00      	nop
 8010590:	00000000 	.word	0x00000000
 8010594:	7ff80000 	.word	0x7ff80000

08010598 <__assert_func>:
 8010598:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801059a:	4614      	mov	r4, r2
 801059c:	461a      	mov	r2, r3
 801059e:	4b09      	ldr	r3, [pc, #36]	; (80105c4 <__assert_func+0x2c>)
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	4605      	mov	r5, r0
 80105a4:	68d8      	ldr	r0, [r3, #12]
 80105a6:	b14c      	cbz	r4, 80105bc <__assert_func+0x24>
 80105a8:	4b07      	ldr	r3, [pc, #28]	; (80105c8 <__assert_func+0x30>)
 80105aa:	9100      	str	r1, [sp, #0]
 80105ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80105b0:	4906      	ldr	r1, [pc, #24]	; (80105cc <__assert_func+0x34>)
 80105b2:	462b      	mov	r3, r5
 80105b4:	f000 fc3e 	bl	8010e34 <fiprintf>
 80105b8:	f000 fc4e 	bl	8010e58 <abort>
 80105bc:	4b04      	ldr	r3, [pc, #16]	; (80105d0 <__assert_func+0x38>)
 80105be:	461c      	mov	r4, r3
 80105c0:	e7f3      	b.n	80105aa <__assert_func+0x12>
 80105c2:	bf00      	nop
 80105c4:	2000009c 	.word	0x2000009c
 80105c8:	08012b2d 	.word	0x08012b2d
 80105cc:	08012b3a 	.word	0x08012b3a
 80105d0:	08012b68 	.word	0x08012b68

080105d4 <_calloc_r>:
 80105d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80105d6:	fba1 2402 	umull	r2, r4, r1, r2
 80105da:	b94c      	cbnz	r4, 80105f0 <_calloc_r+0x1c>
 80105dc:	4611      	mov	r1, r2
 80105de:	9201      	str	r2, [sp, #4]
 80105e0:	f7fd fe2c 	bl	800e23c <_malloc_r>
 80105e4:	9a01      	ldr	r2, [sp, #4]
 80105e6:	4605      	mov	r5, r0
 80105e8:	b930      	cbnz	r0, 80105f8 <_calloc_r+0x24>
 80105ea:	4628      	mov	r0, r5
 80105ec:	b003      	add	sp, #12
 80105ee:	bd30      	pop	{r4, r5, pc}
 80105f0:	220c      	movs	r2, #12
 80105f2:	6002      	str	r2, [r0, #0]
 80105f4:	2500      	movs	r5, #0
 80105f6:	e7f8      	b.n	80105ea <_calloc_r+0x16>
 80105f8:	4621      	mov	r1, r4
 80105fa:	f7fc fe28 	bl	800d24e <memset>
 80105fe:	e7f4      	b.n	80105ea <_calloc_r+0x16>

08010600 <rshift>:
 8010600:	6903      	ldr	r3, [r0, #16]
 8010602:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010606:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801060a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801060e:	f100 0414 	add.w	r4, r0, #20
 8010612:	dd45      	ble.n	80106a0 <rshift+0xa0>
 8010614:	f011 011f 	ands.w	r1, r1, #31
 8010618:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801061c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010620:	d10c      	bne.n	801063c <rshift+0x3c>
 8010622:	f100 0710 	add.w	r7, r0, #16
 8010626:	4629      	mov	r1, r5
 8010628:	42b1      	cmp	r1, r6
 801062a:	d334      	bcc.n	8010696 <rshift+0x96>
 801062c:	1a9b      	subs	r3, r3, r2
 801062e:	009b      	lsls	r3, r3, #2
 8010630:	1eea      	subs	r2, r5, #3
 8010632:	4296      	cmp	r6, r2
 8010634:	bf38      	it	cc
 8010636:	2300      	movcc	r3, #0
 8010638:	4423      	add	r3, r4
 801063a:	e015      	b.n	8010668 <rshift+0x68>
 801063c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010640:	f1c1 0820 	rsb	r8, r1, #32
 8010644:	40cf      	lsrs	r7, r1
 8010646:	f105 0e04 	add.w	lr, r5, #4
 801064a:	46a1      	mov	r9, r4
 801064c:	4576      	cmp	r6, lr
 801064e:	46f4      	mov	ip, lr
 8010650:	d815      	bhi.n	801067e <rshift+0x7e>
 8010652:	1a9a      	subs	r2, r3, r2
 8010654:	0092      	lsls	r2, r2, #2
 8010656:	3a04      	subs	r2, #4
 8010658:	3501      	adds	r5, #1
 801065a:	42ae      	cmp	r6, r5
 801065c:	bf38      	it	cc
 801065e:	2200      	movcc	r2, #0
 8010660:	18a3      	adds	r3, r4, r2
 8010662:	50a7      	str	r7, [r4, r2]
 8010664:	b107      	cbz	r7, 8010668 <rshift+0x68>
 8010666:	3304      	adds	r3, #4
 8010668:	1b1a      	subs	r2, r3, r4
 801066a:	42a3      	cmp	r3, r4
 801066c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010670:	bf08      	it	eq
 8010672:	2300      	moveq	r3, #0
 8010674:	6102      	str	r2, [r0, #16]
 8010676:	bf08      	it	eq
 8010678:	6143      	streq	r3, [r0, #20]
 801067a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801067e:	f8dc c000 	ldr.w	ip, [ip]
 8010682:	fa0c fc08 	lsl.w	ip, ip, r8
 8010686:	ea4c 0707 	orr.w	r7, ip, r7
 801068a:	f849 7b04 	str.w	r7, [r9], #4
 801068e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010692:	40cf      	lsrs	r7, r1
 8010694:	e7da      	b.n	801064c <rshift+0x4c>
 8010696:	f851 cb04 	ldr.w	ip, [r1], #4
 801069a:	f847 cf04 	str.w	ip, [r7, #4]!
 801069e:	e7c3      	b.n	8010628 <rshift+0x28>
 80106a0:	4623      	mov	r3, r4
 80106a2:	e7e1      	b.n	8010668 <rshift+0x68>

080106a4 <__hexdig_fun>:
 80106a4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80106a8:	2b09      	cmp	r3, #9
 80106aa:	d802      	bhi.n	80106b2 <__hexdig_fun+0xe>
 80106ac:	3820      	subs	r0, #32
 80106ae:	b2c0      	uxtb	r0, r0
 80106b0:	4770      	bx	lr
 80106b2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80106b6:	2b05      	cmp	r3, #5
 80106b8:	d801      	bhi.n	80106be <__hexdig_fun+0x1a>
 80106ba:	3847      	subs	r0, #71	; 0x47
 80106bc:	e7f7      	b.n	80106ae <__hexdig_fun+0xa>
 80106be:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80106c2:	2b05      	cmp	r3, #5
 80106c4:	d801      	bhi.n	80106ca <__hexdig_fun+0x26>
 80106c6:	3827      	subs	r0, #39	; 0x27
 80106c8:	e7f1      	b.n	80106ae <__hexdig_fun+0xa>
 80106ca:	2000      	movs	r0, #0
 80106cc:	4770      	bx	lr
	...

080106d0 <__gethex>:
 80106d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106d4:	4617      	mov	r7, r2
 80106d6:	680a      	ldr	r2, [r1, #0]
 80106d8:	b085      	sub	sp, #20
 80106da:	f102 0b02 	add.w	fp, r2, #2
 80106de:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80106e2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80106e6:	4681      	mov	r9, r0
 80106e8:	468a      	mov	sl, r1
 80106ea:	9302      	str	r3, [sp, #8]
 80106ec:	32fe      	adds	r2, #254	; 0xfe
 80106ee:	eb02 030b 	add.w	r3, r2, fp
 80106f2:	46d8      	mov	r8, fp
 80106f4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80106f8:	9301      	str	r3, [sp, #4]
 80106fa:	2830      	cmp	r0, #48	; 0x30
 80106fc:	d0f7      	beq.n	80106ee <__gethex+0x1e>
 80106fe:	f7ff ffd1 	bl	80106a4 <__hexdig_fun>
 8010702:	4604      	mov	r4, r0
 8010704:	2800      	cmp	r0, #0
 8010706:	d138      	bne.n	801077a <__gethex+0xaa>
 8010708:	49a7      	ldr	r1, [pc, #668]	; (80109a8 <__gethex+0x2d8>)
 801070a:	2201      	movs	r2, #1
 801070c:	4640      	mov	r0, r8
 801070e:	f7ff ff18 	bl	8010542 <strncmp>
 8010712:	4606      	mov	r6, r0
 8010714:	2800      	cmp	r0, #0
 8010716:	d169      	bne.n	80107ec <__gethex+0x11c>
 8010718:	f898 0001 	ldrb.w	r0, [r8, #1]
 801071c:	465d      	mov	r5, fp
 801071e:	f7ff ffc1 	bl	80106a4 <__hexdig_fun>
 8010722:	2800      	cmp	r0, #0
 8010724:	d064      	beq.n	80107f0 <__gethex+0x120>
 8010726:	465a      	mov	r2, fp
 8010728:	7810      	ldrb	r0, [r2, #0]
 801072a:	2830      	cmp	r0, #48	; 0x30
 801072c:	4690      	mov	r8, r2
 801072e:	f102 0201 	add.w	r2, r2, #1
 8010732:	d0f9      	beq.n	8010728 <__gethex+0x58>
 8010734:	f7ff ffb6 	bl	80106a4 <__hexdig_fun>
 8010738:	2301      	movs	r3, #1
 801073a:	fab0 f480 	clz	r4, r0
 801073e:	0964      	lsrs	r4, r4, #5
 8010740:	465e      	mov	r6, fp
 8010742:	9301      	str	r3, [sp, #4]
 8010744:	4642      	mov	r2, r8
 8010746:	4615      	mov	r5, r2
 8010748:	3201      	adds	r2, #1
 801074a:	7828      	ldrb	r0, [r5, #0]
 801074c:	f7ff ffaa 	bl	80106a4 <__hexdig_fun>
 8010750:	2800      	cmp	r0, #0
 8010752:	d1f8      	bne.n	8010746 <__gethex+0x76>
 8010754:	4994      	ldr	r1, [pc, #592]	; (80109a8 <__gethex+0x2d8>)
 8010756:	2201      	movs	r2, #1
 8010758:	4628      	mov	r0, r5
 801075a:	f7ff fef2 	bl	8010542 <strncmp>
 801075e:	b978      	cbnz	r0, 8010780 <__gethex+0xb0>
 8010760:	b946      	cbnz	r6, 8010774 <__gethex+0xa4>
 8010762:	1c6e      	adds	r6, r5, #1
 8010764:	4632      	mov	r2, r6
 8010766:	4615      	mov	r5, r2
 8010768:	3201      	adds	r2, #1
 801076a:	7828      	ldrb	r0, [r5, #0]
 801076c:	f7ff ff9a 	bl	80106a4 <__hexdig_fun>
 8010770:	2800      	cmp	r0, #0
 8010772:	d1f8      	bne.n	8010766 <__gethex+0x96>
 8010774:	1b73      	subs	r3, r6, r5
 8010776:	009e      	lsls	r6, r3, #2
 8010778:	e004      	b.n	8010784 <__gethex+0xb4>
 801077a:	2400      	movs	r4, #0
 801077c:	4626      	mov	r6, r4
 801077e:	e7e1      	b.n	8010744 <__gethex+0x74>
 8010780:	2e00      	cmp	r6, #0
 8010782:	d1f7      	bne.n	8010774 <__gethex+0xa4>
 8010784:	782b      	ldrb	r3, [r5, #0]
 8010786:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801078a:	2b50      	cmp	r3, #80	; 0x50
 801078c:	d13d      	bne.n	801080a <__gethex+0x13a>
 801078e:	786b      	ldrb	r3, [r5, #1]
 8010790:	2b2b      	cmp	r3, #43	; 0x2b
 8010792:	d02f      	beq.n	80107f4 <__gethex+0x124>
 8010794:	2b2d      	cmp	r3, #45	; 0x2d
 8010796:	d031      	beq.n	80107fc <__gethex+0x12c>
 8010798:	1c69      	adds	r1, r5, #1
 801079a:	f04f 0b00 	mov.w	fp, #0
 801079e:	7808      	ldrb	r0, [r1, #0]
 80107a0:	f7ff ff80 	bl	80106a4 <__hexdig_fun>
 80107a4:	1e42      	subs	r2, r0, #1
 80107a6:	b2d2      	uxtb	r2, r2
 80107a8:	2a18      	cmp	r2, #24
 80107aa:	d82e      	bhi.n	801080a <__gethex+0x13a>
 80107ac:	f1a0 0210 	sub.w	r2, r0, #16
 80107b0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80107b4:	f7ff ff76 	bl	80106a4 <__hexdig_fun>
 80107b8:	f100 3cff 	add.w	ip, r0, #4294967295
 80107bc:	fa5f fc8c 	uxtb.w	ip, ip
 80107c0:	f1bc 0f18 	cmp.w	ip, #24
 80107c4:	d91d      	bls.n	8010802 <__gethex+0x132>
 80107c6:	f1bb 0f00 	cmp.w	fp, #0
 80107ca:	d000      	beq.n	80107ce <__gethex+0xfe>
 80107cc:	4252      	negs	r2, r2
 80107ce:	4416      	add	r6, r2
 80107d0:	f8ca 1000 	str.w	r1, [sl]
 80107d4:	b1dc      	cbz	r4, 801080e <__gethex+0x13e>
 80107d6:	9b01      	ldr	r3, [sp, #4]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	bf14      	ite	ne
 80107dc:	f04f 0800 	movne.w	r8, #0
 80107e0:	f04f 0806 	moveq.w	r8, #6
 80107e4:	4640      	mov	r0, r8
 80107e6:	b005      	add	sp, #20
 80107e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107ec:	4645      	mov	r5, r8
 80107ee:	4626      	mov	r6, r4
 80107f0:	2401      	movs	r4, #1
 80107f2:	e7c7      	b.n	8010784 <__gethex+0xb4>
 80107f4:	f04f 0b00 	mov.w	fp, #0
 80107f8:	1ca9      	adds	r1, r5, #2
 80107fa:	e7d0      	b.n	801079e <__gethex+0xce>
 80107fc:	f04f 0b01 	mov.w	fp, #1
 8010800:	e7fa      	b.n	80107f8 <__gethex+0x128>
 8010802:	230a      	movs	r3, #10
 8010804:	fb03 0002 	mla	r0, r3, r2, r0
 8010808:	e7d0      	b.n	80107ac <__gethex+0xdc>
 801080a:	4629      	mov	r1, r5
 801080c:	e7e0      	b.n	80107d0 <__gethex+0x100>
 801080e:	eba5 0308 	sub.w	r3, r5, r8
 8010812:	3b01      	subs	r3, #1
 8010814:	4621      	mov	r1, r4
 8010816:	2b07      	cmp	r3, #7
 8010818:	dc0a      	bgt.n	8010830 <__gethex+0x160>
 801081a:	4648      	mov	r0, r9
 801081c:	f7fd fd9a 	bl	800e354 <_Balloc>
 8010820:	4604      	mov	r4, r0
 8010822:	b940      	cbnz	r0, 8010836 <__gethex+0x166>
 8010824:	4b61      	ldr	r3, [pc, #388]	; (80109ac <__gethex+0x2dc>)
 8010826:	4602      	mov	r2, r0
 8010828:	21e4      	movs	r1, #228	; 0xe4
 801082a:	4861      	ldr	r0, [pc, #388]	; (80109b0 <__gethex+0x2e0>)
 801082c:	f7ff feb4 	bl	8010598 <__assert_func>
 8010830:	3101      	adds	r1, #1
 8010832:	105b      	asrs	r3, r3, #1
 8010834:	e7ef      	b.n	8010816 <__gethex+0x146>
 8010836:	f100 0a14 	add.w	sl, r0, #20
 801083a:	2300      	movs	r3, #0
 801083c:	495a      	ldr	r1, [pc, #360]	; (80109a8 <__gethex+0x2d8>)
 801083e:	f8cd a004 	str.w	sl, [sp, #4]
 8010842:	469b      	mov	fp, r3
 8010844:	45a8      	cmp	r8, r5
 8010846:	d342      	bcc.n	80108ce <__gethex+0x1fe>
 8010848:	9801      	ldr	r0, [sp, #4]
 801084a:	f840 bb04 	str.w	fp, [r0], #4
 801084e:	eba0 000a 	sub.w	r0, r0, sl
 8010852:	1080      	asrs	r0, r0, #2
 8010854:	6120      	str	r0, [r4, #16]
 8010856:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801085a:	4658      	mov	r0, fp
 801085c:	f7fd fe6c 	bl	800e538 <__hi0bits>
 8010860:	683d      	ldr	r5, [r7, #0]
 8010862:	eba8 0000 	sub.w	r0, r8, r0
 8010866:	42a8      	cmp	r0, r5
 8010868:	dd59      	ble.n	801091e <__gethex+0x24e>
 801086a:	eba0 0805 	sub.w	r8, r0, r5
 801086e:	4641      	mov	r1, r8
 8010870:	4620      	mov	r0, r4
 8010872:	f7fe f9fb 	bl	800ec6c <__any_on>
 8010876:	4683      	mov	fp, r0
 8010878:	b1b8      	cbz	r0, 80108aa <__gethex+0x1da>
 801087a:	f108 33ff 	add.w	r3, r8, #4294967295
 801087e:	1159      	asrs	r1, r3, #5
 8010880:	f003 021f 	and.w	r2, r3, #31
 8010884:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010888:	f04f 0b01 	mov.w	fp, #1
 801088c:	fa0b f202 	lsl.w	r2, fp, r2
 8010890:	420a      	tst	r2, r1
 8010892:	d00a      	beq.n	80108aa <__gethex+0x1da>
 8010894:	455b      	cmp	r3, fp
 8010896:	dd06      	ble.n	80108a6 <__gethex+0x1d6>
 8010898:	f1a8 0102 	sub.w	r1, r8, #2
 801089c:	4620      	mov	r0, r4
 801089e:	f7fe f9e5 	bl	800ec6c <__any_on>
 80108a2:	2800      	cmp	r0, #0
 80108a4:	d138      	bne.n	8010918 <__gethex+0x248>
 80108a6:	f04f 0b02 	mov.w	fp, #2
 80108aa:	4641      	mov	r1, r8
 80108ac:	4620      	mov	r0, r4
 80108ae:	f7ff fea7 	bl	8010600 <rshift>
 80108b2:	4446      	add	r6, r8
 80108b4:	68bb      	ldr	r3, [r7, #8]
 80108b6:	42b3      	cmp	r3, r6
 80108b8:	da41      	bge.n	801093e <__gethex+0x26e>
 80108ba:	4621      	mov	r1, r4
 80108bc:	4648      	mov	r0, r9
 80108be:	f7fd fd89 	bl	800e3d4 <_Bfree>
 80108c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80108c4:	2300      	movs	r3, #0
 80108c6:	6013      	str	r3, [r2, #0]
 80108c8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80108cc:	e78a      	b.n	80107e4 <__gethex+0x114>
 80108ce:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80108d2:	2a2e      	cmp	r2, #46	; 0x2e
 80108d4:	d014      	beq.n	8010900 <__gethex+0x230>
 80108d6:	2b20      	cmp	r3, #32
 80108d8:	d106      	bne.n	80108e8 <__gethex+0x218>
 80108da:	9b01      	ldr	r3, [sp, #4]
 80108dc:	f843 bb04 	str.w	fp, [r3], #4
 80108e0:	f04f 0b00 	mov.w	fp, #0
 80108e4:	9301      	str	r3, [sp, #4]
 80108e6:	465b      	mov	r3, fp
 80108e8:	7828      	ldrb	r0, [r5, #0]
 80108ea:	9303      	str	r3, [sp, #12]
 80108ec:	f7ff feda 	bl	80106a4 <__hexdig_fun>
 80108f0:	9b03      	ldr	r3, [sp, #12]
 80108f2:	f000 000f 	and.w	r0, r0, #15
 80108f6:	4098      	lsls	r0, r3
 80108f8:	ea4b 0b00 	orr.w	fp, fp, r0
 80108fc:	3304      	adds	r3, #4
 80108fe:	e7a1      	b.n	8010844 <__gethex+0x174>
 8010900:	45a8      	cmp	r8, r5
 8010902:	d8e8      	bhi.n	80108d6 <__gethex+0x206>
 8010904:	2201      	movs	r2, #1
 8010906:	4628      	mov	r0, r5
 8010908:	9303      	str	r3, [sp, #12]
 801090a:	f7ff fe1a 	bl	8010542 <strncmp>
 801090e:	4926      	ldr	r1, [pc, #152]	; (80109a8 <__gethex+0x2d8>)
 8010910:	9b03      	ldr	r3, [sp, #12]
 8010912:	2800      	cmp	r0, #0
 8010914:	d1df      	bne.n	80108d6 <__gethex+0x206>
 8010916:	e795      	b.n	8010844 <__gethex+0x174>
 8010918:	f04f 0b03 	mov.w	fp, #3
 801091c:	e7c5      	b.n	80108aa <__gethex+0x1da>
 801091e:	da0b      	bge.n	8010938 <__gethex+0x268>
 8010920:	eba5 0800 	sub.w	r8, r5, r0
 8010924:	4621      	mov	r1, r4
 8010926:	4642      	mov	r2, r8
 8010928:	4648      	mov	r0, r9
 801092a:	f7fd ff6d 	bl	800e808 <__lshift>
 801092e:	eba6 0608 	sub.w	r6, r6, r8
 8010932:	4604      	mov	r4, r0
 8010934:	f100 0a14 	add.w	sl, r0, #20
 8010938:	f04f 0b00 	mov.w	fp, #0
 801093c:	e7ba      	b.n	80108b4 <__gethex+0x1e4>
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	42b3      	cmp	r3, r6
 8010942:	dd73      	ble.n	8010a2c <__gethex+0x35c>
 8010944:	1b9e      	subs	r6, r3, r6
 8010946:	42b5      	cmp	r5, r6
 8010948:	dc34      	bgt.n	80109b4 <__gethex+0x2e4>
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	2b02      	cmp	r3, #2
 801094e:	d023      	beq.n	8010998 <__gethex+0x2c8>
 8010950:	2b03      	cmp	r3, #3
 8010952:	d025      	beq.n	80109a0 <__gethex+0x2d0>
 8010954:	2b01      	cmp	r3, #1
 8010956:	d115      	bne.n	8010984 <__gethex+0x2b4>
 8010958:	42b5      	cmp	r5, r6
 801095a:	d113      	bne.n	8010984 <__gethex+0x2b4>
 801095c:	2d01      	cmp	r5, #1
 801095e:	d10b      	bne.n	8010978 <__gethex+0x2a8>
 8010960:	9a02      	ldr	r2, [sp, #8]
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	6013      	str	r3, [r2, #0]
 8010966:	2301      	movs	r3, #1
 8010968:	6123      	str	r3, [r4, #16]
 801096a:	f8ca 3000 	str.w	r3, [sl]
 801096e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010970:	f04f 0862 	mov.w	r8, #98	; 0x62
 8010974:	601c      	str	r4, [r3, #0]
 8010976:	e735      	b.n	80107e4 <__gethex+0x114>
 8010978:	1e69      	subs	r1, r5, #1
 801097a:	4620      	mov	r0, r4
 801097c:	f7fe f976 	bl	800ec6c <__any_on>
 8010980:	2800      	cmp	r0, #0
 8010982:	d1ed      	bne.n	8010960 <__gethex+0x290>
 8010984:	4621      	mov	r1, r4
 8010986:	4648      	mov	r0, r9
 8010988:	f7fd fd24 	bl	800e3d4 <_Bfree>
 801098c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801098e:	2300      	movs	r3, #0
 8010990:	6013      	str	r3, [r2, #0]
 8010992:	f04f 0850 	mov.w	r8, #80	; 0x50
 8010996:	e725      	b.n	80107e4 <__gethex+0x114>
 8010998:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801099a:	2b00      	cmp	r3, #0
 801099c:	d1f2      	bne.n	8010984 <__gethex+0x2b4>
 801099e:	e7df      	b.n	8010960 <__gethex+0x290>
 80109a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d1dc      	bne.n	8010960 <__gethex+0x290>
 80109a6:	e7ed      	b.n	8010984 <__gethex+0x2b4>
 80109a8:	080129a4 	.word	0x080129a4
 80109ac:	0801283b 	.word	0x0801283b
 80109b0:	08012b69 	.word	0x08012b69
 80109b4:	f106 38ff 	add.w	r8, r6, #4294967295
 80109b8:	f1bb 0f00 	cmp.w	fp, #0
 80109bc:	d133      	bne.n	8010a26 <__gethex+0x356>
 80109be:	f1b8 0f00 	cmp.w	r8, #0
 80109c2:	d004      	beq.n	80109ce <__gethex+0x2fe>
 80109c4:	4641      	mov	r1, r8
 80109c6:	4620      	mov	r0, r4
 80109c8:	f7fe f950 	bl	800ec6c <__any_on>
 80109cc:	4683      	mov	fp, r0
 80109ce:	ea4f 1268 	mov.w	r2, r8, asr #5
 80109d2:	2301      	movs	r3, #1
 80109d4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80109d8:	f008 081f 	and.w	r8, r8, #31
 80109dc:	fa03 f308 	lsl.w	r3, r3, r8
 80109e0:	4213      	tst	r3, r2
 80109e2:	4631      	mov	r1, r6
 80109e4:	4620      	mov	r0, r4
 80109e6:	bf18      	it	ne
 80109e8:	f04b 0b02 	orrne.w	fp, fp, #2
 80109ec:	1bad      	subs	r5, r5, r6
 80109ee:	f7ff fe07 	bl	8010600 <rshift>
 80109f2:	687e      	ldr	r6, [r7, #4]
 80109f4:	f04f 0802 	mov.w	r8, #2
 80109f8:	f1bb 0f00 	cmp.w	fp, #0
 80109fc:	d04a      	beq.n	8010a94 <__gethex+0x3c4>
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	2b02      	cmp	r3, #2
 8010a02:	d016      	beq.n	8010a32 <__gethex+0x362>
 8010a04:	2b03      	cmp	r3, #3
 8010a06:	d018      	beq.n	8010a3a <__gethex+0x36a>
 8010a08:	2b01      	cmp	r3, #1
 8010a0a:	d109      	bne.n	8010a20 <__gethex+0x350>
 8010a0c:	f01b 0f02 	tst.w	fp, #2
 8010a10:	d006      	beq.n	8010a20 <__gethex+0x350>
 8010a12:	f8da 3000 	ldr.w	r3, [sl]
 8010a16:	ea4b 0b03 	orr.w	fp, fp, r3
 8010a1a:	f01b 0f01 	tst.w	fp, #1
 8010a1e:	d10f      	bne.n	8010a40 <__gethex+0x370>
 8010a20:	f048 0810 	orr.w	r8, r8, #16
 8010a24:	e036      	b.n	8010a94 <__gethex+0x3c4>
 8010a26:	f04f 0b01 	mov.w	fp, #1
 8010a2a:	e7d0      	b.n	80109ce <__gethex+0x2fe>
 8010a2c:	f04f 0801 	mov.w	r8, #1
 8010a30:	e7e2      	b.n	80109f8 <__gethex+0x328>
 8010a32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010a34:	f1c3 0301 	rsb	r3, r3, #1
 8010a38:	930f      	str	r3, [sp, #60]	; 0x3c
 8010a3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d0ef      	beq.n	8010a20 <__gethex+0x350>
 8010a40:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010a44:	f104 0214 	add.w	r2, r4, #20
 8010a48:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8010a4c:	9301      	str	r3, [sp, #4]
 8010a4e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8010a52:	2300      	movs	r3, #0
 8010a54:	4694      	mov	ip, r2
 8010a56:	f852 1b04 	ldr.w	r1, [r2], #4
 8010a5a:	f1b1 3fff 	cmp.w	r1, #4294967295
 8010a5e:	d01e      	beq.n	8010a9e <__gethex+0x3ce>
 8010a60:	3101      	adds	r1, #1
 8010a62:	f8cc 1000 	str.w	r1, [ip]
 8010a66:	f1b8 0f02 	cmp.w	r8, #2
 8010a6a:	f104 0214 	add.w	r2, r4, #20
 8010a6e:	d13d      	bne.n	8010aec <__gethex+0x41c>
 8010a70:	683b      	ldr	r3, [r7, #0]
 8010a72:	3b01      	subs	r3, #1
 8010a74:	42ab      	cmp	r3, r5
 8010a76:	d10b      	bne.n	8010a90 <__gethex+0x3c0>
 8010a78:	1169      	asrs	r1, r5, #5
 8010a7a:	2301      	movs	r3, #1
 8010a7c:	f005 051f 	and.w	r5, r5, #31
 8010a80:	fa03 f505 	lsl.w	r5, r3, r5
 8010a84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010a88:	421d      	tst	r5, r3
 8010a8a:	bf18      	it	ne
 8010a8c:	f04f 0801 	movne.w	r8, #1
 8010a90:	f048 0820 	orr.w	r8, r8, #32
 8010a94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010a96:	601c      	str	r4, [r3, #0]
 8010a98:	9b02      	ldr	r3, [sp, #8]
 8010a9a:	601e      	str	r6, [r3, #0]
 8010a9c:	e6a2      	b.n	80107e4 <__gethex+0x114>
 8010a9e:	4290      	cmp	r0, r2
 8010aa0:	f842 3c04 	str.w	r3, [r2, #-4]
 8010aa4:	d8d6      	bhi.n	8010a54 <__gethex+0x384>
 8010aa6:	68a2      	ldr	r2, [r4, #8]
 8010aa8:	4593      	cmp	fp, r2
 8010aaa:	db17      	blt.n	8010adc <__gethex+0x40c>
 8010aac:	6861      	ldr	r1, [r4, #4]
 8010aae:	4648      	mov	r0, r9
 8010ab0:	3101      	adds	r1, #1
 8010ab2:	f7fd fc4f 	bl	800e354 <_Balloc>
 8010ab6:	4682      	mov	sl, r0
 8010ab8:	b918      	cbnz	r0, 8010ac2 <__gethex+0x3f2>
 8010aba:	4b1b      	ldr	r3, [pc, #108]	; (8010b28 <__gethex+0x458>)
 8010abc:	4602      	mov	r2, r0
 8010abe:	2184      	movs	r1, #132	; 0x84
 8010ac0:	e6b3      	b.n	801082a <__gethex+0x15a>
 8010ac2:	6922      	ldr	r2, [r4, #16]
 8010ac4:	3202      	adds	r2, #2
 8010ac6:	f104 010c 	add.w	r1, r4, #12
 8010aca:	0092      	lsls	r2, r2, #2
 8010acc:	300c      	adds	r0, #12
 8010ace:	f7fc fcb2 	bl	800d436 <memcpy>
 8010ad2:	4621      	mov	r1, r4
 8010ad4:	4648      	mov	r0, r9
 8010ad6:	f7fd fc7d 	bl	800e3d4 <_Bfree>
 8010ada:	4654      	mov	r4, sl
 8010adc:	6922      	ldr	r2, [r4, #16]
 8010ade:	1c51      	adds	r1, r2, #1
 8010ae0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8010ae4:	6121      	str	r1, [r4, #16]
 8010ae6:	2101      	movs	r1, #1
 8010ae8:	6151      	str	r1, [r2, #20]
 8010aea:	e7bc      	b.n	8010a66 <__gethex+0x396>
 8010aec:	6921      	ldr	r1, [r4, #16]
 8010aee:	4559      	cmp	r1, fp
 8010af0:	dd0b      	ble.n	8010b0a <__gethex+0x43a>
 8010af2:	2101      	movs	r1, #1
 8010af4:	4620      	mov	r0, r4
 8010af6:	f7ff fd83 	bl	8010600 <rshift>
 8010afa:	68bb      	ldr	r3, [r7, #8]
 8010afc:	3601      	adds	r6, #1
 8010afe:	42b3      	cmp	r3, r6
 8010b00:	f6ff aedb 	blt.w	80108ba <__gethex+0x1ea>
 8010b04:	f04f 0801 	mov.w	r8, #1
 8010b08:	e7c2      	b.n	8010a90 <__gethex+0x3c0>
 8010b0a:	f015 051f 	ands.w	r5, r5, #31
 8010b0e:	d0f9      	beq.n	8010b04 <__gethex+0x434>
 8010b10:	9b01      	ldr	r3, [sp, #4]
 8010b12:	441a      	add	r2, r3
 8010b14:	f1c5 0520 	rsb	r5, r5, #32
 8010b18:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8010b1c:	f7fd fd0c 	bl	800e538 <__hi0bits>
 8010b20:	42a8      	cmp	r0, r5
 8010b22:	dbe6      	blt.n	8010af2 <__gethex+0x422>
 8010b24:	e7ee      	b.n	8010b04 <__gethex+0x434>
 8010b26:	bf00      	nop
 8010b28:	0801283b 	.word	0x0801283b

08010b2c <L_shift>:
 8010b2c:	f1c2 0208 	rsb	r2, r2, #8
 8010b30:	0092      	lsls	r2, r2, #2
 8010b32:	b570      	push	{r4, r5, r6, lr}
 8010b34:	f1c2 0620 	rsb	r6, r2, #32
 8010b38:	6843      	ldr	r3, [r0, #4]
 8010b3a:	6804      	ldr	r4, [r0, #0]
 8010b3c:	fa03 f506 	lsl.w	r5, r3, r6
 8010b40:	432c      	orrs	r4, r5
 8010b42:	40d3      	lsrs	r3, r2
 8010b44:	6004      	str	r4, [r0, #0]
 8010b46:	f840 3f04 	str.w	r3, [r0, #4]!
 8010b4a:	4288      	cmp	r0, r1
 8010b4c:	d3f4      	bcc.n	8010b38 <L_shift+0xc>
 8010b4e:	bd70      	pop	{r4, r5, r6, pc}

08010b50 <__match>:
 8010b50:	b530      	push	{r4, r5, lr}
 8010b52:	6803      	ldr	r3, [r0, #0]
 8010b54:	3301      	adds	r3, #1
 8010b56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b5a:	b914      	cbnz	r4, 8010b62 <__match+0x12>
 8010b5c:	6003      	str	r3, [r0, #0]
 8010b5e:	2001      	movs	r0, #1
 8010b60:	bd30      	pop	{r4, r5, pc}
 8010b62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b66:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010b6a:	2d19      	cmp	r5, #25
 8010b6c:	bf98      	it	ls
 8010b6e:	3220      	addls	r2, #32
 8010b70:	42a2      	cmp	r2, r4
 8010b72:	d0f0      	beq.n	8010b56 <__match+0x6>
 8010b74:	2000      	movs	r0, #0
 8010b76:	e7f3      	b.n	8010b60 <__match+0x10>

08010b78 <__hexnan>:
 8010b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b7c:	680b      	ldr	r3, [r1, #0]
 8010b7e:	6801      	ldr	r1, [r0, #0]
 8010b80:	115e      	asrs	r6, r3, #5
 8010b82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010b86:	f013 031f 	ands.w	r3, r3, #31
 8010b8a:	b087      	sub	sp, #28
 8010b8c:	bf18      	it	ne
 8010b8e:	3604      	addne	r6, #4
 8010b90:	2500      	movs	r5, #0
 8010b92:	1f37      	subs	r7, r6, #4
 8010b94:	4682      	mov	sl, r0
 8010b96:	4690      	mov	r8, r2
 8010b98:	9301      	str	r3, [sp, #4]
 8010b9a:	f846 5c04 	str.w	r5, [r6, #-4]
 8010b9e:	46b9      	mov	r9, r7
 8010ba0:	463c      	mov	r4, r7
 8010ba2:	9502      	str	r5, [sp, #8]
 8010ba4:	46ab      	mov	fp, r5
 8010ba6:	784a      	ldrb	r2, [r1, #1]
 8010ba8:	1c4b      	adds	r3, r1, #1
 8010baa:	9303      	str	r3, [sp, #12]
 8010bac:	b342      	cbz	r2, 8010c00 <__hexnan+0x88>
 8010bae:	4610      	mov	r0, r2
 8010bb0:	9105      	str	r1, [sp, #20]
 8010bb2:	9204      	str	r2, [sp, #16]
 8010bb4:	f7ff fd76 	bl	80106a4 <__hexdig_fun>
 8010bb8:	2800      	cmp	r0, #0
 8010bba:	d14f      	bne.n	8010c5c <__hexnan+0xe4>
 8010bbc:	9a04      	ldr	r2, [sp, #16]
 8010bbe:	9905      	ldr	r1, [sp, #20]
 8010bc0:	2a20      	cmp	r2, #32
 8010bc2:	d818      	bhi.n	8010bf6 <__hexnan+0x7e>
 8010bc4:	9b02      	ldr	r3, [sp, #8]
 8010bc6:	459b      	cmp	fp, r3
 8010bc8:	dd13      	ble.n	8010bf2 <__hexnan+0x7a>
 8010bca:	454c      	cmp	r4, r9
 8010bcc:	d206      	bcs.n	8010bdc <__hexnan+0x64>
 8010bce:	2d07      	cmp	r5, #7
 8010bd0:	dc04      	bgt.n	8010bdc <__hexnan+0x64>
 8010bd2:	462a      	mov	r2, r5
 8010bd4:	4649      	mov	r1, r9
 8010bd6:	4620      	mov	r0, r4
 8010bd8:	f7ff ffa8 	bl	8010b2c <L_shift>
 8010bdc:	4544      	cmp	r4, r8
 8010bde:	d950      	bls.n	8010c82 <__hexnan+0x10a>
 8010be0:	2300      	movs	r3, #0
 8010be2:	f1a4 0904 	sub.w	r9, r4, #4
 8010be6:	f844 3c04 	str.w	r3, [r4, #-4]
 8010bea:	f8cd b008 	str.w	fp, [sp, #8]
 8010bee:	464c      	mov	r4, r9
 8010bf0:	461d      	mov	r5, r3
 8010bf2:	9903      	ldr	r1, [sp, #12]
 8010bf4:	e7d7      	b.n	8010ba6 <__hexnan+0x2e>
 8010bf6:	2a29      	cmp	r2, #41	; 0x29
 8010bf8:	d155      	bne.n	8010ca6 <__hexnan+0x12e>
 8010bfa:	3102      	adds	r1, #2
 8010bfc:	f8ca 1000 	str.w	r1, [sl]
 8010c00:	f1bb 0f00 	cmp.w	fp, #0
 8010c04:	d04f      	beq.n	8010ca6 <__hexnan+0x12e>
 8010c06:	454c      	cmp	r4, r9
 8010c08:	d206      	bcs.n	8010c18 <__hexnan+0xa0>
 8010c0a:	2d07      	cmp	r5, #7
 8010c0c:	dc04      	bgt.n	8010c18 <__hexnan+0xa0>
 8010c0e:	462a      	mov	r2, r5
 8010c10:	4649      	mov	r1, r9
 8010c12:	4620      	mov	r0, r4
 8010c14:	f7ff ff8a 	bl	8010b2c <L_shift>
 8010c18:	4544      	cmp	r4, r8
 8010c1a:	d934      	bls.n	8010c86 <__hexnan+0x10e>
 8010c1c:	f1a8 0204 	sub.w	r2, r8, #4
 8010c20:	4623      	mov	r3, r4
 8010c22:	f853 1b04 	ldr.w	r1, [r3], #4
 8010c26:	f842 1f04 	str.w	r1, [r2, #4]!
 8010c2a:	429f      	cmp	r7, r3
 8010c2c:	d2f9      	bcs.n	8010c22 <__hexnan+0xaa>
 8010c2e:	1b3b      	subs	r3, r7, r4
 8010c30:	f023 0303 	bic.w	r3, r3, #3
 8010c34:	3304      	adds	r3, #4
 8010c36:	3e03      	subs	r6, #3
 8010c38:	3401      	adds	r4, #1
 8010c3a:	42a6      	cmp	r6, r4
 8010c3c:	bf38      	it	cc
 8010c3e:	2304      	movcc	r3, #4
 8010c40:	4443      	add	r3, r8
 8010c42:	2200      	movs	r2, #0
 8010c44:	f843 2b04 	str.w	r2, [r3], #4
 8010c48:	429f      	cmp	r7, r3
 8010c4a:	d2fb      	bcs.n	8010c44 <__hexnan+0xcc>
 8010c4c:	683b      	ldr	r3, [r7, #0]
 8010c4e:	b91b      	cbnz	r3, 8010c58 <__hexnan+0xe0>
 8010c50:	4547      	cmp	r7, r8
 8010c52:	d126      	bne.n	8010ca2 <__hexnan+0x12a>
 8010c54:	2301      	movs	r3, #1
 8010c56:	603b      	str	r3, [r7, #0]
 8010c58:	2005      	movs	r0, #5
 8010c5a:	e025      	b.n	8010ca8 <__hexnan+0x130>
 8010c5c:	3501      	adds	r5, #1
 8010c5e:	2d08      	cmp	r5, #8
 8010c60:	f10b 0b01 	add.w	fp, fp, #1
 8010c64:	dd06      	ble.n	8010c74 <__hexnan+0xfc>
 8010c66:	4544      	cmp	r4, r8
 8010c68:	d9c3      	bls.n	8010bf2 <__hexnan+0x7a>
 8010c6a:	2300      	movs	r3, #0
 8010c6c:	f844 3c04 	str.w	r3, [r4, #-4]
 8010c70:	2501      	movs	r5, #1
 8010c72:	3c04      	subs	r4, #4
 8010c74:	6822      	ldr	r2, [r4, #0]
 8010c76:	f000 000f 	and.w	r0, r0, #15
 8010c7a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010c7e:	6020      	str	r0, [r4, #0]
 8010c80:	e7b7      	b.n	8010bf2 <__hexnan+0x7a>
 8010c82:	2508      	movs	r5, #8
 8010c84:	e7b5      	b.n	8010bf2 <__hexnan+0x7a>
 8010c86:	9b01      	ldr	r3, [sp, #4]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d0df      	beq.n	8010c4c <__hexnan+0xd4>
 8010c8c:	f1c3 0320 	rsb	r3, r3, #32
 8010c90:	f04f 32ff 	mov.w	r2, #4294967295
 8010c94:	40da      	lsrs	r2, r3
 8010c96:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010c9a:	4013      	ands	r3, r2
 8010c9c:	f846 3c04 	str.w	r3, [r6, #-4]
 8010ca0:	e7d4      	b.n	8010c4c <__hexnan+0xd4>
 8010ca2:	3f04      	subs	r7, #4
 8010ca4:	e7d2      	b.n	8010c4c <__hexnan+0xd4>
 8010ca6:	2004      	movs	r0, #4
 8010ca8:	b007      	add	sp, #28
 8010caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010cae <__ascii_mbtowc>:
 8010cae:	b082      	sub	sp, #8
 8010cb0:	b901      	cbnz	r1, 8010cb4 <__ascii_mbtowc+0x6>
 8010cb2:	a901      	add	r1, sp, #4
 8010cb4:	b142      	cbz	r2, 8010cc8 <__ascii_mbtowc+0x1a>
 8010cb6:	b14b      	cbz	r3, 8010ccc <__ascii_mbtowc+0x1e>
 8010cb8:	7813      	ldrb	r3, [r2, #0]
 8010cba:	600b      	str	r3, [r1, #0]
 8010cbc:	7812      	ldrb	r2, [r2, #0]
 8010cbe:	1e10      	subs	r0, r2, #0
 8010cc0:	bf18      	it	ne
 8010cc2:	2001      	movne	r0, #1
 8010cc4:	b002      	add	sp, #8
 8010cc6:	4770      	bx	lr
 8010cc8:	4610      	mov	r0, r2
 8010cca:	e7fb      	b.n	8010cc4 <__ascii_mbtowc+0x16>
 8010ccc:	f06f 0001 	mvn.w	r0, #1
 8010cd0:	e7f8      	b.n	8010cc4 <__ascii_mbtowc+0x16>

08010cd2 <_realloc_r>:
 8010cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cd6:	4680      	mov	r8, r0
 8010cd8:	4614      	mov	r4, r2
 8010cda:	460e      	mov	r6, r1
 8010cdc:	b921      	cbnz	r1, 8010ce8 <_realloc_r+0x16>
 8010cde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010ce2:	4611      	mov	r1, r2
 8010ce4:	f7fd baaa 	b.w	800e23c <_malloc_r>
 8010ce8:	b92a      	cbnz	r2, 8010cf6 <_realloc_r+0x24>
 8010cea:	f7fd fa33 	bl	800e154 <_free_r>
 8010cee:	4625      	mov	r5, r4
 8010cf0:	4628      	mov	r0, r5
 8010cf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cf6:	f000 f8b6 	bl	8010e66 <_malloc_usable_size_r>
 8010cfa:	4284      	cmp	r4, r0
 8010cfc:	4607      	mov	r7, r0
 8010cfe:	d802      	bhi.n	8010d06 <_realloc_r+0x34>
 8010d00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010d04:	d812      	bhi.n	8010d2c <_realloc_r+0x5a>
 8010d06:	4621      	mov	r1, r4
 8010d08:	4640      	mov	r0, r8
 8010d0a:	f7fd fa97 	bl	800e23c <_malloc_r>
 8010d0e:	4605      	mov	r5, r0
 8010d10:	2800      	cmp	r0, #0
 8010d12:	d0ed      	beq.n	8010cf0 <_realloc_r+0x1e>
 8010d14:	42bc      	cmp	r4, r7
 8010d16:	4622      	mov	r2, r4
 8010d18:	4631      	mov	r1, r6
 8010d1a:	bf28      	it	cs
 8010d1c:	463a      	movcs	r2, r7
 8010d1e:	f7fc fb8a 	bl	800d436 <memcpy>
 8010d22:	4631      	mov	r1, r6
 8010d24:	4640      	mov	r0, r8
 8010d26:	f7fd fa15 	bl	800e154 <_free_r>
 8010d2a:	e7e1      	b.n	8010cf0 <_realloc_r+0x1e>
 8010d2c:	4635      	mov	r5, r6
 8010d2e:	e7df      	b.n	8010cf0 <_realloc_r+0x1e>

08010d30 <_strtoul_l.constprop.0>:
 8010d30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010d34:	4f36      	ldr	r7, [pc, #216]	; (8010e10 <_strtoul_l.constprop.0+0xe0>)
 8010d36:	4686      	mov	lr, r0
 8010d38:	460d      	mov	r5, r1
 8010d3a:	4628      	mov	r0, r5
 8010d3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d40:	5d3e      	ldrb	r6, [r7, r4]
 8010d42:	f016 0608 	ands.w	r6, r6, #8
 8010d46:	d1f8      	bne.n	8010d3a <_strtoul_l.constprop.0+0xa>
 8010d48:	2c2d      	cmp	r4, #45	; 0x2d
 8010d4a:	d130      	bne.n	8010dae <_strtoul_l.constprop.0+0x7e>
 8010d4c:	782c      	ldrb	r4, [r5, #0]
 8010d4e:	2601      	movs	r6, #1
 8010d50:	1c85      	adds	r5, r0, #2
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d057      	beq.n	8010e06 <_strtoul_l.constprop.0+0xd6>
 8010d56:	2b10      	cmp	r3, #16
 8010d58:	d109      	bne.n	8010d6e <_strtoul_l.constprop.0+0x3e>
 8010d5a:	2c30      	cmp	r4, #48	; 0x30
 8010d5c:	d107      	bne.n	8010d6e <_strtoul_l.constprop.0+0x3e>
 8010d5e:	7828      	ldrb	r0, [r5, #0]
 8010d60:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8010d64:	2858      	cmp	r0, #88	; 0x58
 8010d66:	d149      	bne.n	8010dfc <_strtoul_l.constprop.0+0xcc>
 8010d68:	786c      	ldrb	r4, [r5, #1]
 8010d6a:	2310      	movs	r3, #16
 8010d6c:	3502      	adds	r5, #2
 8010d6e:	f04f 38ff 	mov.w	r8, #4294967295
 8010d72:	2700      	movs	r7, #0
 8010d74:	fbb8 f8f3 	udiv	r8, r8, r3
 8010d78:	fb03 f908 	mul.w	r9, r3, r8
 8010d7c:	ea6f 0909 	mvn.w	r9, r9
 8010d80:	4638      	mov	r0, r7
 8010d82:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8010d86:	f1bc 0f09 	cmp.w	ip, #9
 8010d8a:	d815      	bhi.n	8010db8 <_strtoul_l.constprop.0+0x88>
 8010d8c:	4664      	mov	r4, ip
 8010d8e:	42a3      	cmp	r3, r4
 8010d90:	dd23      	ble.n	8010dda <_strtoul_l.constprop.0+0xaa>
 8010d92:	f1b7 3fff 	cmp.w	r7, #4294967295
 8010d96:	d007      	beq.n	8010da8 <_strtoul_l.constprop.0+0x78>
 8010d98:	4580      	cmp	r8, r0
 8010d9a:	d31b      	bcc.n	8010dd4 <_strtoul_l.constprop.0+0xa4>
 8010d9c:	d101      	bne.n	8010da2 <_strtoul_l.constprop.0+0x72>
 8010d9e:	45a1      	cmp	r9, r4
 8010da0:	db18      	blt.n	8010dd4 <_strtoul_l.constprop.0+0xa4>
 8010da2:	fb00 4003 	mla	r0, r0, r3, r4
 8010da6:	2701      	movs	r7, #1
 8010da8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010dac:	e7e9      	b.n	8010d82 <_strtoul_l.constprop.0+0x52>
 8010dae:	2c2b      	cmp	r4, #43	; 0x2b
 8010db0:	bf04      	itt	eq
 8010db2:	782c      	ldrbeq	r4, [r5, #0]
 8010db4:	1c85      	addeq	r5, r0, #2
 8010db6:	e7cc      	b.n	8010d52 <_strtoul_l.constprop.0+0x22>
 8010db8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8010dbc:	f1bc 0f19 	cmp.w	ip, #25
 8010dc0:	d801      	bhi.n	8010dc6 <_strtoul_l.constprop.0+0x96>
 8010dc2:	3c37      	subs	r4, #55	; 0x37
 8010dc4:	e7e3      	b.n	8010d8e <_strtoul_l.constprop.0+0x5e>
 8010dc6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8010dca:	f1bc 0f19 	cmp.w	ip, #25
 8010dce:	d804      	bhi.n	8010dda <_strtoul_l.constprop.0+0xaa>
 8010dd0:	3c57      	subs	r4, #87	; 0x57
 8010dd2:	e7dc      	b.n	8010d8e <_strtoul_l.constprop.0+0x5e>
 8010dd4:	f04f 37ff 	mov.w	r7, #4294967295
 8010dd8:	e7e6      	b.n	8010da8 <_strtoul_l.constprop.0+0x78>
 8010dda:	1c7b      	adds	r3, r7, #1
 8010ddc:	d106      	bne.n	8010dec <_strtoul_l.constprop.0+0xbc>
 8010dde:	2322      	movs	r3, #34	; 0x22
 8010de0:	f8ce 3000 	str.w	r3, [lr]
 8010de4:	4638      	mov	r0, r7
 8010de6:	b932      	cbnz	r2, 8010df6 <_strtoul_l.constprop.0+0xc6>
 8010de8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010dec:	b106      	cbz	r6, 8010df0 <_strtoul_l.constprop.0+0xc0>
 8010dee:	4240      	negs	r0, r0
 8010df0:	2a00      	cmp	r2, #0
 8010df2:	d0f9      	beq.n	8010de8 <_strtoul_l.constprop.0+0xb8>
 8010df4:	b107      	cbz	r7, 8010df8 <_strtoul_l.constprop.0+0xc8>
 8010df6:	1e69      	subs	r1, r5, #1
 8010df8:	6011      	str	r1, [r2, #0]
 8010dfa:	e7f5      	b.n	8010de8 <_strtoul_l.constprop.0+0xb8>
 8010dfc:	2430      	movs	r4, #48	; 0x30
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d1b5      	bne.n	8010d6e <_strtoul_l.constprop.0+0x3e>
 8010e02:	2308      	movs	r3, #8
 8010e04:	e7b3      	b.n	8010d6e <_strtoul_l.constprop.0+0x3e>
 8010e06:	2c30      	cmp	r4, #48	; 0x30
 8010e08:	d0a9      	beq.n	8010d5e <_strtoul_l.constprop.0+0x2e>
 8010e0a:	230a      	movs	r3, #10
 8010e0c:	e7af      	b.n	8010d6e <_strtoul_l.constprop.0+0x3e>
 8010e0e:	bf00      	nop
 8010e10:	080129f9 	.word	0x080129f9

08010e14 <_strtoul_r>:
 8010e14:	f7ff bf8c 	b.w	8010d30 <_strtoul_l.constprop.0>

08010e18 <__ascii_wctomb>:
 8010e18:	b149      	cbz	r1, 8010e2e <__ascii_wctomb+0x16>
 8010e1a:	2aff      	cmp	r2, #255	; 0xff
 8010e1c:	bf85      	ittet	hi
 8010e1e:	238a      	movhi	r3, #138	; 0x8a
 8010e20:	6003      	strhi	r3, [r0, #0]
 8010e22:	700a      	strbls	r2, [r1, #0]
 8010e24:	f04f 30ff 	movhi.w	r0, #4294967295
 8010e28:	bf98      	it	ls
 8010e2a:	2001      	movls	r0, #1
 8010e2c:	4770      	bx	lr
 8010e2e:	4608      	mov	r0, r1
 8010e30:	4770      	bx	lr
	...

08010e34 <fiprintf>:
 8010e34:	b40e      	push	{r1, r2, r3}
 8010e36:	b503      	push	{r0, r1, lr}
 8010e38:	4601      	mov	r1, r0
 8010e3a:	ab03      	add	r3, sp, #12
 8010e3c:	4805      	ldr	r0, [pc, #20]	; (8010e54 <fiprintf+0x20>)
 8010e3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e42:	6800      	ldr	r0, [r0, #0]
 8010e44:	9301      	str	r3, [sp, #4]
 8010e46:	f000 f83f 	bl	8010ec8 <_vfiprintf_r>
 8010e4a:	b002      	add	sp, #8
 8010e4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010e50:	b003      	add	sp, #12
 8010e52:	4770      	bx	lr
 8010e54:	2000009c 	.word	0x2000009c

08010e58 <abort>:
 8010e58:	b508      	push	{r3, lr}
 8010e5a:	2006      	movs	r0, #6
 8010e5c:	f000 fa0c 	bl	8011278 <raise>
 8010e60:	2001      	movs	r0, #1
 8010e62:	f7f1 ffe9 	bl	8002e38 <_exit>

08010e66 <_malloc_usable_size_r>:
 8010e66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010e6a:	1f18      	subs	r0, r3, #4
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	bfbc      	itt	lt
 8010e70:	580b      	ldrlt	r3, [r1, r0]
 8010e72:	18c0      	addlt	r0, r0, r3
 8010e74:	4770      	bx	lr

08010e76 <__sfputc_r>:
 8010e76:	6893      	ldr	r3, [r2, #8]
 8010e78:	3b01      	subs	r3, #1
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	b410      	push	{r4}
 8010e7e:	6093      	str	r3, [r2, #8]
 8010e80:	da08      	bge.n	8010e94 <__sfputc_r+0x1e>
 8010e82:	6994      	ldr	r4, [r2, #24]
 8010e84:	42a3      	cmp	r3, r4
 8010e86:	db01      	blt.n	8010e8c <__sfputc_r+0x16>
 8010e88:	290a      	cmp	r1, #10
 8010e8a:	d103      	bne.n	8010e94 <__sfputc_r+0x1e>
 8010e8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010e90:	f000 b934 	b.w	80110fc <__swbuf_r>
 8010e94:	6813      	ldr	r3, [r2, #0]
 8010e96:	1c58      	adds	r0, r3, #1
 8010e98:	6010      	str	r0, [r2, #0]
 8010e9a:	7019      	strb	r1, [r3, #0]
 8010e9c:	4608      	mov	r0, r1
 8010e9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ea2:	4770      	bx	lr

08010ea4 <__sfputs_r>:
 8010ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ea6:	4606      	mov	r6, r0
 8010ea8:	460f      	mov	r7, r1
 8010eaa:	4614      	mov	r4, r2
 8010eac:	18d5      	adds	r5, r2, r3
 8010eae:	42ac      	cmp	r4, r5
 8010eb0:	d101      	bne.n	8010eb6 <__sfputs_r+0x12>
 8010eb2:	2000      	movs	r0, #0
 8010eb4:	e007      	b.n	8010ec6 <__sfputs_r+0x22>
 8010eb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010eba:	463a      	mov	r2, r7
 8010ebc:	4630      	mov	r0, r6
 8010ebe:	f7ff ffda 	bl	8010e76 <__sfputc_r>
 8010ec2:	1c43      	adds	r3, r0, #1
 8010ec4:	d1f3      	bne.n	8010eae <__sfputs_r+0xa>
 8010ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010ec8 <_vfiprintf_r>:
 8010ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ecc:	460d      	mov	r5, r1
 8010ece:	b09d      	sub	sp, #116	; 0x74
 8010ed0:	4614      	mov	r4, r2
 8010ed2:	4698      	mov	r8, r3
 8010ed4:	4606      	mov	r6, r0
 8010ed6:	b118      	cbz	r0, 8010ee0 <_vfiprintf_r+0x18>
 8010ed8:	6a03      	ldr	r3, [r0, #32]
 8010eda:	b90b      	cbnz	r3, 8010ee0 <_vfiprintf_r+0x18>
 8010edc:	f7fc f8f0 	bl	800d0c0 <__sinit>
 8010ee0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010ee2:	07d9      	lsls	r1, r3, #31
 8010ee4:	d405      	bmi.n	8010ef2 <_vfiprintf_r+0x2a>
 8010ee6:	89ab      	ldrh	r3, [r5, #12]
 8010ee8:	059a      	lsls	r2, r3, #22
 8010eea:	d402      	bmi.n	8010ef2 <_vfiprintf_r+0x2a>
 8010eec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010eee:	f7fc fa98 	bl	800d422 <__retarget_lock_acquire_recursive>
 8010ef2:	89ab      	ldrh	r3, [r5, #12]
 8010ef4:	071b      	lsls	r3, r3, #28
 8010ef6:	d501      	bpl.n	8010efc <_vfiprintf_r+0x34>
 8010ef8:	692b      	ldr	r3, [r5, #16]
 8010efa:	b99b      	cbnz	r3, 8010f24 <_vfiprintf_r+0x5c>
 8010efc:	4629      	mov	r1, r5
 8010efe:	4630      	mov	r0, r6
 8010f00:	f000 f93a 	bl	8011178 <__swsetup_r>
 8010f04:	b170      	cbz	r0, 8010f24 <_vfiprintf_r+0x5c>
 8010f06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010f08:	07dc      	lsls	r4, r3, #31
 8010f0a:	d504      	bpl.n	8010f16 <_vfiprintf_r+0x4e>
 8010f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8010f10:	b01d      	add	sp, #116	; 0x74
 8010f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f16:	89ab      	ldrh	r3, [r5, #12]
 8010f18:	0598      	lsls	r0, r3, #22
 8010f1a:	d4f7      	bmi.n	8010f0c <_vfiprintf_r+0x44>
 8010f1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010f1e:	f7fc fa81 	bl	800d424 <__retarget_lock_release_recursive>
 8010f22:	e7f3      	b.n	8010f0c <_vfiprintf_r+0x44>
 8010f24:	2300      	movs	r3, #0
 8010f26:	9309      	str	r3, [sp, #36]	; 0x24
 8010f28:	2320      	movs	r3, #32
 8010f2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010f2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010f32:	2330      	movs	r3, #48	; 0x30
 8010f34:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80110e8 <_vfiprintf_r+0x220>
 8010f38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010f3c:	f04f 0901 	mov.w	r9, #1
 8010f40:	4623      	mov	r3, r4
 8010f42:	469a      	mov	sl, r3
 8010f44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010f48:	b10a      	cbz	r2, 8010f4e <_vfiprintf_r+0x86>
 8010f4a:	2a25      	cmp	r2, #37	; 0x25
 8010f4c:	d1f9      	bne.n	8010f42 <_vfiprintf_r+0x7a>
 8010f4e:	ebba 0b04 	subs.w	fp, sl, r4
 8010f52:	d00b      	beq.n	8010f6c <_vfiprintf_r+0xa4>
 8010f54:	465b      	mov	r3, fp
 8010f56:	4622      	mov	r2, r4
 8010f58:	4629      	mov	r1, r5
 8010f5a:	4630      	mov	r0, r6
 8010f5c:	f7ff ffa2 	bl	8010ea4 <__sfputs_r>
 8010f60:	3001      	adds	r0, #1
 8010f62:	f000 80a9 	beq.w	80110b8 <_vfiprintf_r+0x1f0>
 8010f66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010f68:	445a      	add	r2, fp
 8010f6a:	9209      	str	r2, [sp, #36]	; 0x24
 8010f6c:	f89a 3000 	ldrb.w	r3, [sl]
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	f000 80a1 	beq.w	80110b8 <_vfiprintf_r+0x1f0>
 8010f76:	2300      	movs	r3, #0
 8010f78:	f04f 32ff 	mov.w	r2, #4294967295
 8010f7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010f80:	f10a 0a01 	add.w	sl, sl, #1
 8010f84:	9304      	str	r3, [sp, #16]
 8010f86:	9307      	str	r3, [sp, #28]
 8010f88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010f8c:	931a      	str	r3, [sp, #104]	; 0x68
 8010f8e:	4654      	mov	r4, sl
 8010f90:	2205      	movs	r2, #5
 8010f92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f96:	4854      	ldr	r0, [pc, #336]	; (80110e8 <_vfiprintf_r+0x220>)
 8010f98:	f7ef f91a 	bl	80001d0 <memchr>
 8010f9c:	9a04      	ldr	r2, [sp, #16]
 8010f9e:	b9d8      	cbnz	r0, 8010fd8 <_vfiprintf_r+0x110>
 8010fa0:	06d1      	lsls	r1, r2, #27
 8010fa2:	bf44      	itt	mi
 8010fa4:	2320      	movmi	r3, #32
 8010fa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010faa:	0713      	lsls	r3, r2, #28
 8010fac:	bf44      	itt	mi
 8010fae:	232b      	movmi	r3, #43	; 0x2b
 8010fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010fb4:	f89a 3000 	ldrb.w	r3, [sl]
 8010fb8:	2b2a      	cmp	r3, #42	; 0x2a
 8010fba:	d015      	beq.n	8010fe8 <_vfiprintf_r+0x120>
 8010fbc:	9a07      	ldr	r2, [sp, #28]
 8010fbe:	4654      	mov	r4, sl
 8010fc0:	2000      	movs	r0, #0
 8010fc2:	f04f 0c0a 	mov.w	ip, #10
 8010fc6:	4621      	mov	r1, r4
 8010fc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010fcc:	3b30      	subs	r3, #48	; 0x30
 8010fce:	2b09      	cmp	r3, #9
 8010fd0:	d94d      	bls.n	801106e <_vfiprintf_r+0x1a6>
 8010fd2:	b1b0      	cbz	r0, 8011002 <_vfiprintf_r+0x13a>
 8010fd4:	9207      	str	r2, [sp, #28]
 8010fd6:	e014      	b.n	8011002 <_vfiprintf_r+0x13a>
 8010fd8:	eba0 0308 	sub.w	r3, r0, r8
 8010fdc:	fa09 f303 	lsl.w	r3, r9, r3
 8010fe0:	4313      	orrs	r3, r2
 8010fe2:	9304      	str	r3, [sp, #16]
 8010fe4:	46a2      	mov	sl, r4
 8010fe6:	e7d2      	b.n	8010f8e <_vfiprintf_r+0xc6>
 8010fe8:	9b03      	ldr	r3, [sp, #12]
 8010fea:	1d19      	adds	r1, r3, #4
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	9103      	str	r1, [sp, #12]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	bfbb      	ittet	lt
 8010ff4:	425b      	neglt	r3, r3
 8010ff6:	f042 0202 	orrlt.w	r2, r2, #2
 8010ffa:	9307      	strge	r3, [sp, #28]
 8010ffc:	9307      	strlt	r3, [sp, #28]
 8010ffe:	bfb8      	it	lt
 8011000:	9204      	strlt	r2, [sp, #16]
 8011002:	7823      	ldrb	r3, [r4, #0]
 8011004:	2b2e      	cmp	r3, #46	; 0x2e
 8011006:	d10c      	bne.n	8011022 <_vfiprintf_r+0x15a>
 8011008:	7863      	ldrb	r3, [r4, #1]
 801100a:	2b2a      	cmp	r3, #42	; 0x2a
 801100c:	d134      	bne.n	8011078 <_vfiprintf_r+0x1b0>
 801100e:	9b03      	ldr	r3, [sp, #12]
 8011010:	1d1a      	adds	r2, r3, #4
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	9203      	str	r2, [sp, #12]
 8011016:	2b00      	cmp	r3, #0
 8011018:	bfb8      	it	lt
 801101a:	f04f 33ff 	movlt.w	r3, #4294967295
 801101e:	3402      	adds	r4, #2
 8011020:	9305      	str	r3, [sp, #20]
 8011022:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80110f8 <_vfiprintf_r+0x230>
 8011026:	7821      	ldrb	r1, [r4, #0]
 8011028:	2203      	movs	r2, #3
 801102a:	4650      	mov	r0, sl
 801102c:	f7ef f8d0 	bl	80001d0 <memchr>
 8011030:	b138      	cbz	r0, 8011042 <_vfiprintf_r+0x17a>
 8011032:	9b04      	ldr	r3, [sp, #16]
 8011034:	eba0 000a 	sub.w	r0, r0, sl
 8011038:	2240      	movs	r2, #64	; 0x40
 801103a:	4082      	lsls	r2, r0
 801103c:	4313      	orrs	r3, r2
 801103e:	3401      	adds	r4, #1
 8011040:	9304      	str	r3, [sp, #16]
 8011042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011046:	4829      	ldr	r0, [pc, #164]	; (80110ec <_vfiprintf_r+0x224>)
 8011048:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801104c:	2206      	movs	r2, #6
 801104e:	f7ef f8bf 	bl	80001d0 <memchr>
 8011052:	2800      	cmp	r0, #0
 8011054:	d03f      	beq.n	80110d6 <_vfiprintf_r+0x20e>
 8011056:	4b26      	ldr	r3, [pc, #152]	; (80110f0 <_vfiprintf_r+0x228>)
 8011058:	bb1b      	cbnz	r3, 80110a2 <_vfiprintf_r+0x1da>
 801105a:	9b03      	ldr	r3, [sp, #12]
 801105c:	3307      	adds	r3, #7
 801105e:	f023 0307 	bic.w	r3, r3, #7
 8011062:	3308      	adds	r3, #8
 8011064:	9303      	str	r3, [sp, #12]
 8011066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011068:	443b      	add	r3, r7
 801106a:	9309      	str	r3, [sp, #36]	; 0x24
 801106c:	e768      	b.n	8010f40 <_vfiprintf_r+0x78>
 801106e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011072:	460c      	mov	r4, r1
 8011074:	2001      	movs	r0, #1
 8011076:	e7a6      	b.n	8010fc6 <_vfiprintf_r+0xfe>
 8011078:	2300      	movs	r3, #0
 801107a:	3401      	adds	r4, #1
 801107c:	9305      	str	r3, [sp, #20]
 801107e:	4619      	mov	r1, r3
 8011080:	f04f 0c0a 	mov.w	ip, #10
 8011084:	4620      	mov	r0, r4
 8011086:	f810 2b01 	ldrb.w	r2, [r0], #1
 801108a:	3a30      	subs	r2, #48	; 0x30
 801108c:	2a09      	cmp	r2, #9
 801108e:	d903      	bls.n	8011098 <_vfiprintf_r+0x1d0>
 8011090:	2b00      	cmp	r3, #0
 8011092:	d0c6      	beq.n	8011022 <_vfiprintf_r+0x15a>
 8011094:	9105      	str	r1, [sp, #20]
 8011096:	e7c4      	b.n	8011022 <_vfiprintf_r+0x15a>
 8011098:	fb0c 2101 	mla	r1, ip, r1, r2
 801109c:	4604      	mov	r4, r0
 801109e:	2301      	movs	r3, #1
 80110a0:	e7f0      	b.n	8011084 <_vfiprintf_r+0x1bc>
 80110a2:	ab03      	add	r3, sp, #12
 80110a4:	9300      	str	r3, [sp, #0]
 80110a6:	462a      	mov	r2, r5
 80110a8:	4b12      	ldr	r3, [pc, #72]	; (80110f4 <_vfiprintf_r+0x22c>)
 80110aa:	a904      	add	r1, sp, #16
 80110ac:	4630      	mov	r0, r6
 80110ae:	f7fb f9a5 	bl	800c3fc <_printf_float>
 80110b2:	4607      	mov	r7, r0
 80110b4:	1c78      	adds	r0, r7, #1
 80110b6:	d1d6      	bne.n	8011066 <_vfiprintf_r+0x19e>
 80110b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80110ba:	07d9      	lsls	r1, r3, #31
 80110bc:	d405      	bmi.n	80110ca <_vfiprintf_r+0x202>
 80110be:	89ab      	ldrh	r3, [r5, #12]
 80110c0:	059a      	lsls	r2, r3, #22
 80110c2:	d402      	bmi.n	80110ca <_vfiprintf_r+0x202>
 80110c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80110c6:	f7fc f9ad 	bl	800d424 <__retarget_lock_release_recursive>
 80110ca:	89ab      	ldrh	r3, [r5, #12]
 80110cc:	065b      	lsls	r3, r3, #25
 80110ce:	f53f af1d 	bmi.w	8010f0c <_vfiprintf_r+0x44>
 80110d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80110d4:	e71c      	b.n	8010f10 <_vfiprintf_r+0x48>
 80110d6:	ab03      	add	r3, sp, #12
 80110d8:	9300      	str	r3, [sp, #0]
 80110da:	462a      	mov	r2, r5
 80110dc:	4b05      	ldr	r3, [pc, #20]	; (80110f4 <_vfiprintf_r+0x22c>)
 80110de:	a904      	add	r1, sp, #16
 80110e0:	4630      	mov	r0, r6
 80110e2:	f7fb fc2f 	bl	800c944 <_printf_i>
 80110e6:	e7e4      	b.n	80110b2 <_vfiprintf_r+0x1ea>
 80110e8:	08012af9 	.word	0x08012af9
 80110ec:	08012b03 	.word	0x08012b03
 80110f0:	0800c3fd 	.word	0x0800c3fd
 80110f4:	08010ea5 	.word	0x08010ea5
 80110f8:	08012aff 	.word	0x08012aff

080110fc <__swbuf_r>:
 80110fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110fe:	460e      	mov	r6, r1
 8011100:	4614      	mov	r4, r2
 8011102:	4605      	mov	r5, r0
 8011104:	b118      	cbz	r0, 801110e <__swbuf_r+0x12>
 8011106:	6a03      	ldr	r3, [r0, #32]
 8011108:	b90b      	cbnz	r3, 801110e <__swbuf_r+0x12>
 801110a:	f7fb ffd9 	bl	800d0c0 <__sinit>
 801110e:	69a3      	ldr	r3, [r4, #24]
 8011110:	60a3      	str	r3, [r4, #8]
 8011112:	89a3      	ldrh	r3, [r4, #12]
 8011114:	071a      	lsls	r2, r3, #28
 8011116:	d525      	bpl.n	8011164 <__swbuf_r+0x68>
 8011118:	6923      	ldr	r3, [r4, #16]
 801111a:	b31b      	cbz	r3, 8011164 <__swbuf_r+0x68>
 801111c:	6823      	ldr	r3, [r4, #0]
 801111e:	6922      	ldr	r2, [r4, #16]
 8011120:	1a98      	subs	r0, r3, r2
 8011122:	6963      	ldr	r3, [r4, #20]
 8011124:	b2f6      	uxtb	r6, r6
 8011126:	4283      	cmp	r3, r0
 8011128:	4637      	mov	r7, r6
 801112a:	dc04      	bgt.n	8011136 <__swbuf_r+0x3a>
 801112c:	4621      	mov	r1, r4
 801112e:	4628      	mov	r0, r5
 8011130:	f7ff f952 	bl	80103d8 <_fflush_r>
 8011134:	b9e0      	cbnz	r0, 8011170 <__swbuf_r+0x74>
 8011136:	68a3      	ldr	r3, [r4, #8]
 8011138:	3b01      	subs	r3, #1
 801113a:	60a3      	str	r3, [r4, #8]
 801113c:	6823      	ldr	r3, [r4, #0]
 801113e:	1c5a      	adds	r2, r3, #1
 8011140:	6022      	str	r2, [r4, #0]
 8011142:	701e      	strb	r6, [r3, #0]
 8011144:	6962      	ldr	r2, [r4, #20]
 8011146:	1c43      	adds	r3, r0, #1
 8011148:	429a      	cmp	r2, r3
 801114a:	d004      	beq.n	8011156 <__swbuf_r+0x5a>
 801114c:	89a3      	ldrh	r3, [r4, #12]
 801114e:	07db      	lsls	r3, r3, #31
 8011150:	d506      	bpl.n	8011160 <__swbuf_r+0x64>
 8011152:	2e0a      	cmp	r6, #10
 8011154:	d104      	bne.n	8011160 <__swbuf_r+0x64>
 8011156:	4621      	mov	r1, r4
 8011158:	4628      	mov	r0, r5
 801115a:	f7ff f93d 	bl	80103d8 <_fflush_r>
 801115e:	b938      	cbnz	r0, 8011170 <__swbuf_r+0x74>
 8011160:	4638      	mov	r0, r7
 8011162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011164:	4621      	mov	r1, r4
 8011166:	4628      	mov	r0, r5
 8011168:	f000 f806 	bl	8011178 <__swsetup_r>
 801116c:	2800      	cmp	r0, #0
 801116e:	d0d5      	beq.n	801111c <__swbuf_r+0x20>
 8011170:	f04f 37ff 	mov.w	r7, #4294967295
 8011174:	e7f4      	b.n	8011160 <__swbuf_r+0x64>
	...

08011178 <__swsetup_r>:
 8011178:	b538      	push	{r3, r4, r5, lr}
 801117a:	4b2a      	ldr	r3, [pc, #168]	; (8011224 <__swsetup_r+0xac>)
 801117c:	4605      	mov	r5, r0
 801117e:	6818      	ldr	r0, [r3, #0]
 8011180:	460c      	mov	r4, r1
 8011182:	b118      	cbz	r0, 801118c <__swsetup_r+0x14>
 8011184:	6a03      	ldr	r3, [r0, #32]
 8011186:	b90b      	cbnz	r3, 801118c <__swsetup_r+0x14>
 8011188:	f7fb ff9a 	bl	800d0c0 <__sinit>
 801118c:	89a3      	ldrh	r3, [r4, #12]
 801118e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011192:	0718      	lsls	r0, r3, #28
 8011194:	d422      	bmi.n	80111dc <__swsetup_r+0x64>
 8011196:	06d9      	lsls	r1, r3, #27
 8011198:	d407      	bmi.n	80111aa <__swsetup_r+0x32>
 801119a:	2309      	movs	r3, #9
 801119c:	602b      	str	r3, [r5, #0]
 801119e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80111a2:	81a3      	strh	r3, [r4, #12]
 80111a4:	f04f 30ff 	mov.w	r0, #4294967295
 80111a8:	e034      	b.n	8011214 <__swsetup_r+0x9c>
 80111aa:	0758      	lsls	r0, r3, #29
 80111ac:	d512      	bpl.n	80111d4 <__swsetup_r+0x5c>
 80111ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80111b0:	b141      	cbz	r1, 80111c4 <__swsetup_r+0x4c>
 80111b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80111b6:	4299      	cmp	r1, r3
 80111b8:	d002      	beq.n	80111c0 <__swsetup_r+0x48>
 80111ba:	4628      	mov	r0, r5
 80111bc:	f7fc ffca 	bl	800e154 <_free_r>
 80111c0:	2300      	movs	r3, #0
 80111c2:	6363      	str	r3, [r4, #52]	; 0x34
 80111c4:	89a3      	ldrh	r3, [r4, #12]
 80111c6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80111ca:	81a3      	strh	r3, [r4, #12]
 80111cc:	2300      	movs	r3, #0
 80111ce:	6063      	str	r3, [r4, #4]
 80111d0:	6923      	ldr	r3, [r4, #16]
 80111d2:	6023      	str	r3, [r4, #0]
 80111d4:	89a3      	ldrh	r3, [r4, #12]
 80111d6:	f043 0308 	orr.w	r3, r3, #8
 80111da:	81a3      	strh	r3, [r4, #12]
 80111dc:	6923      	ldr	r3, [r4, #16]
 80111de:	b94b      	cbnz	r3, 80111f4 <__swsetup_r+0x7c>
 80111e0:	89a3      	ldrh	r3, [r4, #12]
 80111e2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80111e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80111ea:	d003      	beq.n	80111f4 <__swsetup_r+0x7c>
 80111ec:	4621      	mov	r1, r4
 80111ee:	4628      	mov	r0, r5
 80111f0:	f000 f884 	bl	80112fc <__smakebuf_r>
 80111f4:	89a0      	ldrh	r0, [r4, #12]
 80111f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80111fa:	f010 0301 	ands.w	r3, r0, #1
 80111fe:	d00a      	beq.n	8011216 <__swsetup_r+0x9e>
 8011200:	2300      	movs	r3, #0
 8011202:	60a3      	str	r3, [r4, #8]
 8011204:	6963      	ldr	r3, [r4, #20]
 8011206:	425b      	negs	r3, r3
 8011208:	61a3      	str	r3, [r4, #24]
 801120a:	6923      	ldr	r3, [r4, #16]
 801120c:	b943      	cbnz	r3, 8011220 <__swsetup_r+0xa8>
 801120e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011212:	d1c4      	bne.n	801119e <__swsetup_r+0x26>
 8011214:	bd38      	pop	{r3, r4, r5, pc}
 8011216:	0781      	lsls	r1, r0, #30
 8011218:	bf58      	it	pl
 801121a:	6963      	ldrpl	r3, [r4, #20]
 801121c:	60a3      	str	r3, [r4, #8]
 801121e:	e7f4      	b.n	801120a <__swsetup_r+0x92>
 8011220:	2000      	movs	r0, #0
 8011222:	e7f7      	b.n	8011214 <__swsetup_r+0x9c>
 8011224:	2000009c 	.word	0x2000009c

08011228 <_raise_r>:
 8011228:	291f      	cmp	r1, #31
 801122a:	b538      	push	{r3, r4, r5, lr}
 801122c:	4604      	mov	r4, r0
 801122e:	460d      	mov	r5, r1
 8011230:	d904      	bls.n	801123c <_raise_r+0x14>
 8011232:	2316      	movs	r3, #22
 8011234:	6003      	str	r3, [r0, #0]
 8011236:	f04f 30ff 	mov.w	r0, #4294967295
 801123a:	bd38      	pop	{r3, r4, r5, pc}
 801123c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801123e:	b112      	cbz	r2, 8011246 <_raise_r+0x1e>
 8011240:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011244:	b94b      	cbnz	r3, 801125a <_raise_r+0x32>
 8011246:	4620      	mov	r0, r4
 8011248:	f000 f830 	bl	80112ac <_getpid_r>
 801124c:	462a      	mov	r2, r5
 801124e:	4601      	mov	r1, r0
 8011250:	4620      	mov	r0, r4
 8011252:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011256:	f000 b817 	b.w	8011288 <_kill_r>
 801125a:	2b01      	cmp	r3, #1
 801125c:	d00a      	beq.n	8011274 <_raise_r+0x4c>
 801125e:	1c59      	adds	r1, r3, #1
 8011260:	d103      	bne.n	801126a <_raise_r+0x42>
 8011262:	2316      	movs	r3, #22
 8011264:	6003      	str	r3, [r0, #0]
 8011266:	2001      	movs	r0, #1
 8011268:	e7e7      	b.n	801123a <_raise_r+0x12>
 801126a:	2400      	movs	r4, #0
 801126c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011270:	4628      	mov	r0, r5
 8011272:	4798      	blx	r3
 8011274:	2000      	movs	r0, #0
 8011276:	e7e0      	b.n	801123a <_raise_r+0x12>

08011278 <raise>:
 8011278:	4b02      	ldr	r3, [pc, #8]	; (8011284 <raise+0xc>)
 801127a:	4601      	mov	r1, r0
 801127c:	6818      	ldr	r0, [r3, #0]
 801127e:	f7ff bfd3 	b.w	8011228 <_raise_r>
 8011282:	bf00      	nop
 8011284:	2000009c 	.word	0x2000009c

08011288 <_kill_r>:
 8011288:	b538      	push	{r3, r4, r5, lr}
 801128a:	4d07      	ldr	r5, [pc, #28]	; (80112a8 <_kill_r+0x20>)
 801128c:	2300      	movs	r3, #0
 801128e:	4604      	mov	r4, r0
 8011290:	4608      	mov	r0, r1
 8011292:	4611      	mov	r1, r2
 8011294:	602b      	str	r3, [r5, #0]
 8011296:	f7f1 fdbf 	bl	8002e18 <_kill>
 801129a:	1c43      	adds	r3, r0, #1
 801129c:	d102      	bne.n	80112a4 <_kill_r+0x1c>
 801129e:	682b      	ldr	r3, [r5, #0]
 80112a0:	b103      	cbz	r3, 80112a4 <_kill_r+0x1c>
 80112a2:	6023      	str	r3, [r4, #0]
 80112a4:	bd38      	pop	{r3, r4, r5, pc}
 80112a6:	bf00      	nop
 80112a8:	20008b78 	.word	0x20008b78

080112ac <_getpid_r>:
 80112ac:	f7f1 bdac 	b.w	8002e08 <_getpid>

080112b0 <__swhatbuf_r>:
 80112b0:	b570      	push	{r4, r5, r6, lr}
 80112b2:	460c      	mov	r4, r1
 80112b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80112b8:	2900      	cmp	r1, #0
 80112ba:	b096      	sub	sp, #88	; 0x58
 80112bc:	4615      	mov	r5, r2
 80112be:	461e      	mov	r6, r3
 80112c0:	da0d      	bge.n	80112de <__swhatbuf_r+0x2e>
 80112c2:	89a3      	ldrh	r3, [r4, #12]
 80112c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80112c8:	f04f 0100 	mov.w	r1, #0
 80112cc:	bf0c      	ite	eq
 80112ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80112d2:	2340      	movne	r3, #64	; 0x40
 80112d4:	2000      	movs	r0, #0
 80112d6:	6031      	str	r1, [r6, #0]
 80112d8:	602b      	str	r3, [r5, #0]
 80112da:	b016      	add	sp, #88	; 0x58
 80112dc:	bd70      	pop	{r4, r5, r6, pc}
 80112de:	466a      	mov	r2, sp
 80112e0:	f000 f848 	bl	8011374 <_fstat_r>
 80112e4:	2800      	cmp	r0, #0
 80112e6:	dbec      	blt.n	80112c2 <__swhatbuf_r+0x12>
 80112e8:	9901      	ldr	r1, [sp, #4]
 80112ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80112ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80112f2:	4259      	negs	r1, r3
 80112f4:	4159      	adcs	r1, r3
 80112f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80112fa:	e7eb      	b.n	80112d4 <__swhatbuf_r+0x24>

080112fc <__smakebuf_r>:
 80112fc:	898b      	ldrh	r3, [r1, #12]
 80112fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011300:	079d      	lsls	r5, r3, #30
 8011302:	4606      	mov	r6, r0
 8011304:	460c      	mov	r4, r1
 8011306:	d507      	bpl.n	8011318 <__smakebuf_r+0x1c>
 8011308:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801130c:	6023      	str	r3, [r4, #0]
 801130e:	6123      	str	r3, [r4, #16]
 8011310:	2301      	movs	r3, #1
 8011312:	6163      	str	r3, [r4, #20]
 8011314:	b002      	add	sp, #8
 8011316:	bd70      	pop	{r4, r5, r6, pc}
 8011318:	ab01      	add	r3, sp, #4
 801131a:	466a      	mov	r2, sp
 801131c:	f7ff ffc8 	bl	80112b0 <__swhatbuf_r>
 8011320:	9900      	ldr	r1, [sp, #0]
 8011322:	4605      	mov	r5, r0
 8011324:	4630      	mov	r0, r6
 8011326:	f7fc ff89 	bl	800e23c <_malloc_r>
 801132a:	b948      	cbnz	r0, 8011340 <__smakebuf_r+0x44>
 801132c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011330:	059a      	lsls	r2, r3, #22
 8011332:	d4ef      	bmi.n	8011314 <__smakebuf_r+0x18>
 8011334:	f023 0303 	bic.w	r3, r3, #3
 8011338:	f043 0302 	orr.w	r3, r3, #2
 801133c:	81a3      	strh	r3, [r4, #12]
 801133e:	e7e3      	b.n	8011308 <__smakebuf_r+0xc>
 8011340:	89a3      	ldrh	r3, [r4, #12]
 8011342:	6020      	str	r0, [r4, #0]
 8011344:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011348:	81a3      	strh	r3, [r4, #12]
 801134a:	9b00      	ldr	r3, [sp, #0]
 801134c:	6163      	str	r3, [r4, #20]
 801134e:	9b01      	ldr	r3, [sp, #4]
 8011350:	6120      	str	r0, [r4, #16]
 8011352:	b15b      	cbz	r3, 801136c <__smakebuf_r+0x70>
 8011354:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011358:	4630      	mov	r0, r6
 801135a:	f000 f81d 	bl	8011398 <_isatty_r>
 801135e:	b128      	cbz	r0, 801136c <__smakebuf_r+0x70>
 8011360:	89a3      	ldrh	r3, [r4, #12]
 8011362:	f023 0303 	bic.w	r3, r3, #3
 8011366:	f043 0301 	orr.w	r3, r3, #1
 801136a:	81a3      	strh	r3, [r4, #12]
 801136c:	89a3      	ldrh	r3, [r4, #12]
 801136e:	431d      	orrs	r5, r3
 8011370:	81a5      	strh	r5, [r4, #12]
 8011372:	e7cf      	b.n	8011314 <__smakebuf_r+0x18>

08011374 <_fstat_r>:
 8011374:	b538      	push	{r3, r4, r5, lr}
 8011376:	4d07      	ldr	r5, [pc, #28]	; (8011394 <_fstat_r+0x20>)
 8011378:	2300      	movs	r3, #0
 801137a:	4604      	mov	r4, r0
 801137c:	4608      	mov	r0, r1
 801137e:	4611      	mov	r1, r2
 8011380:	602b      	str	r3, [r5, #0]
 8011382:	f7f1 fda8 	bl	8002ed6 <_fstat>
 8011386:	1c43      	adds	r3, r0, #1
 8011388:	d102      	bne.n	8011390 <_fstat_r+0x1c>
 801138a:	682b      	ldr	r3, [r5, #0]
 801138c:	b103      	cbz	r3, 8011390 <_fstat_r+0x1c>
 801138e:	6023      	str	r3, [r4, #0]
 8011390:	bd38      	pop	{r3, r4, r5, pc}
 8011392:	bf00      	nop
 8011394:	20008b78 	.word	0x20008b78

08011398 <_isatty_r>:
 8011398:	b538      	push	{r3, r4, r5, lr}
 801139a:	4d06      	ldr	r5, [pc, #24]	; (80113b4 <_isatty_r+0x1c>)
 801139c:	2300      	movs	r3, #0
 801139e:	4604      	mov	r4, r0
 80113a0:	4608      	mov	r0, r1
 80113a2:	602b      	str	r3, [r5, #0]
 80113a4:	f7f1 fda7 	bl	8002ef6 <_isatty>
 80113a8:	1c43      	adds	r3, r0, #1
 80113aa:	d102      	bne.n	80113b2 <_isatty_r+0x1a>
 80113ac:	682b      	ldr	r3, [r5, #0]
 80113ae:	b103      	cbz	r3, 80113b2 <_isatty_r+0x1a>
 80113b0:	6023      	str	r3, [r4, #0]
 80113b2:	bd38      	pop	{r3, r4, r5, pc}
 80113b4:	20008b78 	.word	0x20008b78

080113b8 <log>:
 80113b8:	b538      	push	{r3, r4, r5, lr}
 80113ba:	ed2d 8b02 	vpush	{d8}
 80113be:	ec55 4b10 	vmov	r4, r5, d0
 80113c2:	f000 f9c1 	bl	8011748 <__ieee754_log>
 80113c6:	4622      	mov	r2, r4
 80113c8:	462b      	mov	r3, r5
 80113ca:	4620      	mov	r0, r4
 80113cc:	4629      	mov	r1, r5
 80113ce:	eeb0 8a40 	vmov.f32	s16, s0
 80113d2:	eef0 8a60 	vmov.f32	s17, s1
 80113d6:	f7ef fba9 	bl	8000b2c <__aeabi_dcmpun>
 80113da:	b998      	cbnz	r0, 8011404 <log+0x4c>
 80113dc:	2200      	movs	r2, #0
 80113de:	2300      	movs	r3, #0
 80113e0:	4620      	mov	r0, r4
 80113e2:	4629      	mov	r1, r5
 80113e4:	f7ef fb98 	bl	8000b18 <__aeabi_dcmpgt>
 80113e8:	b960      	cbnz	r0, 8011404 <log+0x4c>
 80113ea:	2200      	movs	r2, #0
 80113ec:	2300      	movs	r3, #0
 80113ee:	4620      	mov	r0, r4
 80113f0:	4629      	mov	r1, r5
 80113f2:	f7ef fb69 	bl	8000ac8 <__aeabi_dcmpeq>
 80113f6:	b160      	cbz	r0, 8011412 <log+0x5a>
 80113f8:	f7fb ffe8 	bl	800d3cc <__errno>
 80113fc:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8011428 <log+0x70>
 8011400:	2322      	movs	r3, #34	; 0x22
 8011402:	6003      	str	r3, [r0, #0]
 8011404:	eeb0 0a48 	vmov.f32	s0, s16
 8011408:	eef0 0a68 	vmov.f32	s1, s17
 801140c:	ecbd 8b02 	vpop	{d8}
 8011410:	bd38      	pop	{r3, r4, r5, pc}
 8011412:	f7fb ffdb 	bl	800d3cc <__errno>
 8011416:	ecbd 8b02 	vpop	{d8}
 801141a:	2321      	movs	r3, #33	; 0x21
 801141c:	6003      	str	r3, [r0, #0]
 801141e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011422:	4803      	ldr	r0, [pc, #12]	; (8011430 <log+0x78>)
 8011424:	f7ff b8b0 	b.w	8010588 <nan>
 8011428:	00000000 	.word	0x00000000
 801142c:	fff00000 	.word	0xfff00000
 8011430:	08012b68 	.word	0x08012b68

08011434 <pow>:
 8011434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011436:	ed2d 8b02 	vpush	{d8}
 801143a:	eeb0 8a40 	vmov.f32	s16, s0
 801143e:	eef0 8a60 	vmov.f32	s17, s1
 8011442:	ec55 4b11 	vmov	r4, r5, d1
 8011446:	f000 fb3b 	bl	8011ac0 <__ieee754_pow>
 801144a:	4622      	mov	r2, r4
 801144c:	462b      	mov	r3, r5
 801144e:	4620      	mov	r0, r4
 8011450:	4629      	mov	r1, r5
 8011452:	ec57 6b10 	vmov	r6, r7, d0
 8011456:	f7ef fb69 	bl	8000b2c <__aeabi_dcmpun>
 801145a:	2800      	cmp	r0, #0
 801145c:	d13b      	bne.n	80114d6 <pow+0xa2>
 801145e:	ec51 0b18 	vmov	r0, r1, d8
 8011462:	2200      	movs	r2, #0
 8011464:	2300      	movs	r3, #0
 8011466:	f7ef fb2f 	bl	8000ac8 <__aeabi_dcmpeq>
 801146a:	b1b8      	cbz	r0, 801149c <pow+0x68>
 801146c:	2200      	movs	r2, #0
 801146e:	2300      	movs	r3, #0
 8011470:	4620      	mov	r0, r4
 8011472:	4629      	mov	r1, r5
 8011474:	f7ef fb28 	bl	8000ac8 <__aeabi_dcmpeq>
 8011478:	2800      	cmp	r0, #0
 801147a:	d146      	bne.n	801150a <pow+0xd6>
 801147c:	ec45 4b10 	vmov	d0, r4, r5
 8011480:	f000 f87d 	bl	801157e <finite>
 8011484:	b338      	cbz	r0, 80114d6 <pow+0xa2>
 8011486:	2200      	movs	r2, #0
 8011488:	2300      	movs	r3, #0
 801148a:	4620      	mov	r0, r4
 801148c:	4629      	mov	r1, r5
 801148e:	f7ef fb25 	bl	8000adc <__aeabi_dcmplt>
 8011492:	b300      	cbz	r0, 80114d6 <pow+0xa2>
 8011494:	f7fb ff9a 	bl	800d3cc <__errno>
 8011498:	2322      	movs	r3, #34	; 0x22
 801149a:	e01b      	b.n	80114d4 <pow+0xa0>
 801149c:	ec47 6b10 	vmov	d0, r6, r7
 80114a0:	f000 f86d 	bl	801157e <finite>
 80114a4:	b9e0      	cbnz	r0, 80114e0 <pow+0xac>
 80114a6:	eeb0 0a48 	vmov.f32	s0, s16
 80114aa:	eef0 0a68 	vmov.f32	s1, s17
 80114ae:	f000 f866 	bl	801157e <finite>
 80114b2:	b1a8      	cbz	r0, 80114e0 <pow+0xac>
 80114b4:	ec45 4b10 	vmov	d0, r4, r5
 80114b8:	f000 f861 	bl	801157e <finite>
 80114bc:	b180      	cbz	r0, 80114e0 <pow+0xac>
 80114be:	4632      	mov	r2, r6
 80114c0:	463b      	mov	r3, r7
 80114c2:	4630      	mov	r0, r6
 80114c4:	4639      	mov	r1, r7
 80114c6:	f7ef fb31 	bl	8000b2c <__aeabi_dcmpun>
 80114ca:	2800      	cmp	r0, #0
 80114cc:	d0e2      	beq.n	8011494 <pow+0x60>
 80114ce:	f7fb ff7d 	bl	800d3cc <__errno>
 80114d2:	2321      	movs	r3, #33	; 0x21
 80114d4:	6003      	str	r3, [r0, #0]
 80114d6:	ecbd 8b02 	vpop	{d8}
 80114da:	ec47 6b10 	vmov	d0, r6, r7
 80114de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80114e0:	2200      	movs	r2, #0
 80114e2:	2300      	movs	r3, #0
 80114e4:	4630      	mov	r0, r6
 80114e6:	4639      	mov	r1, r7
 80114e8:	f7ef faee 	bl	8000ac8 <__aeabi_dcmpeq>
 80114ec:	2800      	cmp	r0, #0
 80114ee:	d0f2      	beq.n	80114d6 <pow+0xa2>
 80114f0:	eeb0 0a48 	vmov.f32	s0, s16
 80114f4:	eef0 0a68 	vmov.f32	s1, s17
 80114f8:	f000 f841 	bl	801157e <finite>
 80114fc:	2800      	cmp	r0, #0
 80114fe:	d0ea      	beq.n	80114d6 <pow+0xa2>
 8011500:	ec45 4b10 	vmov	d0, r4, r5
 8011504:	f000 f83b 	bl	801157e <finite>
 8011508:	e7c3      	b.n	8011492 <pow+0x5e>
 801150a:	4f01      	ldr	r7, [pc, #4]	; (8011510 <pow+0xdc>)
 801150c:	2600      	movs	r6, #0
 801150e:	e7e2      	b.n	80114d6 <pow+0xa2>
 8011510:	3ff00000 	.word	0x3ff00000

08011514 <sqrt>:
 8011514:	b538      	push	{r3, r4, r5, lr}
 8011516:	ed2d 8b02 	vpush	{d8}
 801151a:	ec55 4b10 	vmov	r4, r5, d0
 801151e:	f000 f839 	bl	8011594 <__ieee754_sqrt>
 8011522:	4622      	mov	r2, r4
 8011524:	462b      	mov	r3, r5
 8011526:	4620      	mov	r0, r4
 8011528:	4629      	mov	r1, r5
 801152a:	eeb0 8a40 	vmov.f32	s16, s0
 801152e:	eef0 8a60 	vmov.f32	s17, s1
 8011532:	f7ef fafb 	bl	8000b2c <__aeabi_dcmpun>
 8011536:	b990      	cbnz	r0, 801155e <sqrt+0x4a>
 8011538:	2200      	movs	r2, #0
 801153a:	2300      	movs	r3, #0
 801153c:	4620      	mov	r0, r4
 801153e:	4629      	mov	r1, r5
 8011540:	f7ef facc 	bl	8000adc <__aeabi_dcmplt>
 8011544:	b158      	cbz	r0, 801155e <sqrt+0x4a>
 8011546:	f7fb ff41 	bl	800d3cc <__errno>
 801154a:	2321      	movs	r3, #33	; 0x21
 801154c:	6003      	str	r3, [r0, #0]
 801154e:	2200      	movs	r2, #0
 8011550:	2300      	movs	r3, #0
 8011552:	4610      	mov	r0, r2
 8011554:	4619      	mov	r1, r3
 8011556:	f7ef f979 	bl	800084c <__aeabi_ddiv>
 801155a:	ec41 0b18 	vmov	d8, r0, r1
 801155e:	eeb0 0a48 	vmov.f32	s0, s16
 8011562:	eef0 0a68 	vmov.f32	s1, s17
 8011566:	ecbd 8b02 	vpop	{d8}
 801156a:	bd38      	pop	{r3, r4, r5, pc}

0801156c <fabs>:
 801156c:	ec51 0b10 	vmov	r0, r1, d0
 8011570:	ee10 2a10 	vmov	r2, s0
 8011574:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011578:	ec43 2b10 	vmov	d0, r2, r3
 801157c:	4770      	bx	lr

0801157e <finite>:
 801157e:	b082      	sub	sp, #8
 8011580:	ed8d 0b00 	vstr	d0, [sp]
 8011584:	9801      	ldr	r0, [sp, #4]
 8011586:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801158a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801158e:	0fc0      	lsrs	r0, r0, #31
 8011590:	b002      	add	sp, #8
 8011592:	4770      	bx	lr

08011594 <__ieee754_sqrt>:
 8011594:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011598:	ec55 4b10 	vmov	r4, r5, d0
 801159c:	4e67      	ldr	r6, [pc, #412]	; (801173c <__ieee754_sqrt+0x1a8>)
 801159e:	43ae      	bics	r6, r5
 80115a0:	ee10 0a10 	vmov	r0, s0
 80115a4:	ee10 2a10 	vmov	r2, s0
 80115a8:	4629      	mov	r1, r5
 80115aa:	462b      	mov	r3, r5
 80115ac:	d10d      	bne.n	80115ca <__ieee754_sqrt+0x36>
 80115ae:	f7ef f823 	bl	80005f8 <__aeabi_dmul>
 80115b2:	4602      	mov	r2, r0
 80115b4:	460b      	mov	r3, r1
 80115b6:	4620      	mov	r0, r4
 80115b8:	4629      	mov	r1, r5
 80115ba:	f7ee fe67 	bl	800028c <__adddf3>
 80115be:	4604      	mov	r4, r0
 80115c0:	460d      	mov	r5, r1
 80115c2:	ec45 4b10 	vmov	d0, r4, r5
 80115c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115ca:	2d00      	cmp	r5, #0
 80115cc:	dc0b      	bgt.n	80115e6 <__ieee754_sqrt+0x52>
 80115ce:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80115d2:	4326      	orrs	r6, r4
 80115d4:	d0f5      	beq.n	80115c2 <__ieee754_sqrt+0x2e>
 80115d6:	b135      	cbz	r5, 80115e6 <__ieee754_sqrt+0x52>
 80115d8:	f7ee fe56 	bl	8000288 <__aeabi_dsub>
 80115dc:	4602      	mov	r2, r0
 80115de:	460b      	mov	r3, r1
 80115e0:	f7ef f934 	bl	800084c <__aeabi_ddiv>
 80115e4:	e7eb      	b.n	80115be <__ieee754_sqrt+0x2a>
 80115e6:	1509      	asrs	r1, r1, #20
 80115e8:	f000 808d 	beq.w	8011706 <__ieee754_sqrt+0x172>
 80115ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80115f0:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 80115f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80115f8:	07c9      	lsls	r1, r1, #31
 80115fa:	bf5c      	itt	pl
 80115fc:	005b      	lslpl	r3, r3, #1
 80115fe:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8011602:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011606:	bf58      	it	pl
 8011608:	0052      	lslpl	r2, r2, #1
 801160a:	2500      	movs	r5, #0
 801160c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8011610:	1076      	asrs	r6, r6, #1
 8011612:	0052      	lsls	r2, r2, #1
 8011614:	f04f 0e16 	mov.w	lr, #22
 8011618:	46ac      	mov	ip, r5
 801161a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801161e:	eb0c 0001 	add.w	r0, ip, r1
 8011622:	4298      	cmp	r0, r3
 8011624:	bfde      	ittt	le
 8011626:	1a1b      	suble	r3, r3, r0
 8011628:	eb00 0c01 	addle.w	ip, r0, r1
 801162c:	186d      	addle	r5, r5, r1
 801162e:	005b      	lsls	r3, r3, #1
 8011630:	f1be 0e01 	subs.w	lr, lr, #1
 8011634:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8011638:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801163c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8011640:	d1ed      	bne.n	801161e <__ieee754_sqrt+0x8a>
 8011642:	4674      	mov	r4, lr
 8011644:	2720      	movs	r7, #32
 8011646:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801164a:	4563      	cmp	r3, ip
 801164c:	eb01 000e 	add.w	r0, r1, lr
 8011650:	dc02      	bgt.n	8011658 <__ieee754_sqrt+0xc4>
 8011652:	d113      	bne.n	801167c <__ieee754_sqrt+0xe8>
 8011654:	4290      	cmp	r0, r2
 8011656:	d811      	bhi.n	801167c <__ieee754_sqrt+0xe8>
 8011658:	2800      	cmp	r0, #0
 801165a:	eb00 0e01 	add.w	lr, r0, r1
 801165e:	da57      	bge.n	8011710 <__ieee754_sqrt+0x17c>
 8011660:	f1be 0f00 	cmp.w	lr, #0
 8011664:	db54      	blt.n	8011710 <__ieee754_sqrt+0x17c>
 8011666:	f10c 0801 	add.w	r8, ip, #1
 801166a:	eba3 030c 	sub.w	r3, r3, ip
 801166e:	4290      	cmp	r0, r2
 8011670:	bf88      	it	hi
 8011672:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8011676:	1a12      	subs	r2, r2, r0
 8011678:	440c      	add	r4, r1
 801167a:	46c4      	mov	ip, r8
 801167c:	005b      	lsls	r3, r3, #1
 801167e:	3f01      	subs	r7, #1
 8011680:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8011684:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8011688:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801168c:	d1dd      	bne.n	801164a <__ieee754_sqrt+0xb6>
 801168e:	4313      	orrs	r3, r2
 8011690:	d01b      	beq.n	80116ca <__ieee754_sqrt+0x136>
 8011692:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8011740 <__ieee754_sqrt+0x1ac>
 8011696:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8011744 <__ieee754_sqrt+0x1b0>
 801169a:	e9da 0100 	ldrd	r0, r1, [sl]
 801169e:	e9db 2300 	ldrd	r2, r3, [fp]
 80116a2:	f7ee fdf1 	bl	8000288 <__aeabi_dsub>
 80116a6:	e9da 8900 	ldrd	r8, r9, [sl]
 80116aa:	4602      	mov	r2, r0
 80116ac:	460b      	mov	r3, r1
 80116ae:	4640      	mov	r0, r8
 80116b0:	4649      	mov	r1, r9
 80116b2:	f7ef fa1d 	bl	8000af0 <__aeabi_dcmple>
 80116b6:	b140      	cbz	r0, 80116ca <__ieee754_sqrt+0x136>
 80116b8:	f1b4 3fff 	cmp.w	r4, #4294967295
 80116bc:	e9da 0100 	ldrd	r0, r1, [sl]
 80116c0:	e9db 2300 	ldrd	r2, r3, [fp]
 80116c4:	d126      	bne.n	8011714 <__ieee754_sqrt+0x180>
 80116c6:	3501      	adds	r5, #1
 80116c8:	463c      	mov	r4, r7
 80116ca:	106a      	asrs	r2, r5, #1
 80116cc:	0863      	lsrs	r3, r4, #1
 80116ce:	07e9      	lsls	r1, r5, #31
 80116d0:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80116d4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80116d8:	bf48      	it	mi
 80116da:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80116de:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 80116e2:	461c      	mov	r4, r3
 80116e4:	e76d      	b.n	80115c2 <__ieee754_sqrt+0x2e>
 80116e6:	0ad3      	lsrs	r3, r2, #11
 80116e8:	3815      	subs	r0, #21
 80116ea:	0552      	lsls	r2, r2, #21
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d0fa      	beq.n	80116e6 <__ieee754_sqrt+0x152>
 80116f0:	02dc      	lsls	r4, r3, #11
 80116f2:	d50a      	bpl.n	801170a <__ieee754_sqrt+0x176>
 80116f4:	f1c1 0420 	rsb	r4, r1, #32
 80116f8:	fa22 f404 	lsr.w	r4, r2, r4
 80116fc:	1e4d      	subs	r5, r1, #1
 80116fe:	408a      	lsls	r2, r1
 8011700:	4323      	orrs	r3, r4
 8011702:	1b41      	subs	r1, r0, r5
 8011704:	e772      	b.n	80115ec <__ieee754_sqrt+0x58>
 8011706:	4608      	mov	r0, r1
 8011708:	e7f0      	b.n	80116ec <__ieee754_sqrt+0x158>
 801170a:	005b      	lsls	r3, r3, #1
 801170c:	3101      	adds	r1, #1
 801170e:	e7ef      	b.n	80116f0 <__ieee754_sqrt+0x15c>
 8011710:	46e0      	mov	r8, ip
 8011712:	e7aa      	b.n	801166a <__ieee754_sqrt+0xd6>
 8011714:	f7ee fdba 	bl	800028c <__adddf3>
 8011718:	e9da 8900 	ldrd	r8, r9, [sl]
 801171c:	4602      	mov	r2, r0
 801171e:	460b      	mov	r3, r1
 8011720:	4640      	mov	r0, r8
 8011722:	4649      	mov	r1, r9
 8011724:	f7ef f9da 	bl	8000adc <__aeabi_dcmplt>
 8011728:	b120      	cbz	r0, 8011734 <__ieee754_sqrt+0x1a0>
 801172a:	1ca0      	adds	r0, r4, #2
 801172c:	bf08      	it	eq
 801172e:	3501      	addeq	r5, #1
 8011730:	3402      	adds	r4, #2
 8011732:	e7ca      	b.n	80116ca <__ieee754_sqrt+0x136>
 8011734:	3401      	adds	r4, #1
 8011736:	f024 0401 	bic.w	r4, r4, #1
 801173a:	e7c6      	b.n	80116ca <__ieee754_sqrt+0x136>
 801173c:	7ff00000 	.word	0x7ff00000
 8011740:	20000210 	.word	0x20000210
 8011744:	20000218 	.word	0x20000218

08011748 <__ieee754_log>:
 8011748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801174c:	ec51 0b10 	vmov	r0, r1, d0
 8011750:	ed2d 8b04 	vpush	{d8-d9}
 8011754:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8011758:	b083      	sub	sp, #12
 801175a:	460d      	mov	r5, r1
 801175c:	da29      	bge.n	80117b2 <__ieee754_log+0x6a>
 801175e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011762:	4303      	orrs	r3, r0
 8011764:	ee10 2a10 	vmov	r2, s0
 8011768:	d10c      	bne.n	8011784 <__ieee754_log+0x3c>
 801176a:	49cf      	ldr	r1, [pc, #828]	; (8011aa8 <__ieee754_log+0x360>)
 801176c:	2200      	movs	r2, #0
 801176e:	2300      	movs	r3, #0
 8011770:	2000      	movs	r0, #0
 8011772:	f7ef f86b 	bl	800084c <__aeabi_ddiv>
 8011776:	ec41 0b10 	vmov	d0, r0, r1
 801177a:	b003      	add	sp, #12
 801177c:	ecbd 8b04 	vpop	{d8-d9}
 8011780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011784:	2900      	cmp	r1, #0
 8011786:	da05      	bge.n	8011794 <__ieee754_log+0x4c>
 8011788:	460b      	mov	r3, r1
 801178a:	f7ee fd7d 	bl	8000288 <__aeabi_dsub>
 801178e:	2200      	movs	r2, #0
 8011790:	2300      	movs	r3, #0
 8011792:	e7ee      	b.n	8011772 <__ieee754_log+0x2a>
 8011794:	4bc5      	ldr	r3, [pc, #788]	; (8011aac <__ieee754_log+0x364>)
 8011796:	2200      	movs	r2, #0
 8011798:	f7ee ff2e 	bl	80005f8 <__aeabi_dmul>
 801179c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80117a0:	460d      	mov	r5, r1
 80117a2:	4ac3      	ldr	r2, [pc, #780]	; (8011ab0 <__ieee754_log+0x368>)
 80117a4:	4295      	cmp	r5, r2
 80117a6:	dd06      	ble.n	80117b6 <__ieee754_log+0x6e>
 80117a8:	4602      	mov	r2, r0
 80117aa:	460b      	mov	r3, r1
 80117ac:	f7ee fd6e 	bl	800028c <__adddf3>
 80117b0:	e7e1      	b.n	8011776 <__ieee754_log+0x2e>
 80117b2:	2300      	movs	r3, #0
 80117b4:	e7f5      	b.n	80117a2 <__ieee754_log+0x5a>
 80117b6:	152c      	asrs	r4, r5, #20
 80117b8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80117bc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80117c0:	441c      	add	r4, r3
 80117c2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80117c6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80117ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80117ce:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80117d2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80117d6:	ea42 0105 	orr.w	r1, r2, r5
 80117da:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80117de:	2200      	movs	r2, #0
 80117e0:	4bb4      	ldr	r3, [pc, #720]	; (8011ab4 <__ieee754_log+0x36c>)
 80117e2:	f7ee fd51 	bl	8000288 <__aeabi_dsub>
 80117e6:	1cab      	adds	r3, r5, #2
 80117e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80117ec:	2b02      	cmp	r3, #2
 80117ee:	4682      	mov	sl, r0
 80117f0:	468b      	mov	fp, r1
 80117f2:	f04f 0200 	mov.w	r2, #0
 80117f6:	dc53      	bgt.n	80118a0 <__ieee754_log+0x158>
 80117f8:	2300      	movs	r3, #0
 80117fa:	f7ef f965 	bl	8000ac8 <__aeabi_dcmpeq>
 80117fe:	b1d0      	cbz	r0, 8011836 <__ieee754_log+0xee>
 8011800:	2c00      	cmp	r4, #0
 8011802:	f000 8122 	beq.w	8011a4a <__ieee754_log+0x302>
 8011806:	4620      	mov	r0, r4
 8011808:	f7ee fe8c 	bl	8000524 <__aeabi_i2d>
 801180c:	a390      	add	r3, pc, #576	; (adr r3, 8011a50 <__ieee754_log+0x308>)
 801180e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011812:	4606      	mov	r6, r0
 8011814:	460f      	mov	r7, r1
 8011816:	f7ee feef 	bl	80005f8 <__aeabi_dmul>
 801181a:	a38f      	add	r3, pc, #572	; (adr r3, 8011a58 <__ieee754_log+0x310>)
 801181c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011820:	4604      	mov	r4, r0
 8011822:	460d      	mov	r5, r1
 8011824:	4630      	mov	r0, r6
 8011826:	4639      	mov	r1, r7
 8011828:	f7ee fee6 	bl	80005f8 <__aeabi_dmul>
 801182c:	4602      	mov	r2, r0
 801182e:	460b      	mov	r3, r1
 8011830:	4620      	mov	r0, r4
 8011832:	4629      	mov	r1, r5
 8011834:	e7ba      	b.n	80117ac <__ieee754_log+0x64>
 8011836:	a38a      	add	r3, pc, #552	; (adr r3, 8011a60 <__ieee754_log+0x318>)
 8011838:	e9d3 2300 	ldrd	r2, r3, [r3]
 801183c:	4650      	mov	r0, sl
 801183e:	4659      	mov	r1, fp
 8011840:	f7ee feda 	bl	80005f8 <__aeabi_dmul>
 8011844:	4602      	mov	r2, r0
 8011846:	460b      	mov	r3, r1
 8011848:	2000      	movs	r0, #0
 801184a:	499b      	ldr	r1, [pc, #620]	; (8011ab8 <__ieee754_log+0x370>)
 801184c:	f7ee fd1c 	bl	8000288 <__aeabi_dsub>
 8011850:	4652      	mov	r2, sl
 8011852:	4606      	mov	r6, r0
 8011854:	460f      	mov	r7, r1
 8011856:	465b      	mov	r3, fp
 8011858:	4650      	mov	r0, sl
 801185a:	4659      	mov	r1, fp
 801185c:	f7ee fecc 	bl	80005f8 <__aeabi_dmul>
 8011860:	4602      	mov	r2, r0
 8011862:	460b      	mov	r3, r1
 8011864:	4630      	mov	r0, r6
 8011866:	4639      	mov	r1, r7
 8011868:	f7ee fec6 	bl	80005f8 <__aeabi_dmul>
 801186c:	4606      	mov	r6, r0
 801186e:	460f      	mov	r7, r1
 8011870:	b914      	cbnz	r4, 8011878 <__ieee754_log+0x130>
 8011872:	4632      	mov	r2, r6
 8011874:	463b      	mov	r3, r7
 8011876:	e0a2      	b.n	80119be <__ieee754_log+0x276>
 8011878:	4620      	mov	r0, r4
 801187a:	f7ee fe53 	bl	8000524 <__aeabi_i2d>
 801187e:	a374      	add	r3, pc, #464	; (adr r3, 8011a50 <__ieee754_log+0x308>)
 8011880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011884:	4680      	mov	r8, r0
 8011886:	4689      	mov	r9, r1
 8011888:	f7ee feb6 	bl	80005f8 <__aeabi_dmul>
 801188c:	a372      	add	r3, pc, #456	; (adr r3, 8011a58 <__ieee754_log+0x310>)
 801188e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011892:	4604      	mov	r4, r0
 8011894:	460d      	mov	r5, r1
 8011896:	4640      	mov	r0, r8
 8011898:	4649      	mov	r1, r9
 801189a:	f7ee fead 	bl	80005f8 <__aeabi_dmul>
 801189e:	e0a7      	b.n	80119f0 <__ieee754_log+0x2a8>
 80118a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80118a4:	f7ee fcf2 	bl	800028c <__adddf3>
 80118a8:	4602      	mov	r2, r0
 80118aa:	460b      	mov	r3, r1
 80118ac:	4650      	mov	r0, sl
 80118ae:	4659      	mov	r1, fp
 80118b0:	f7ee ffcc 	bl	800084c <__aeabi_ddiv>
 80118b4:	ec41 0b18 	vmov	d8, r0, r1
 80118b8:	4620      	mov	r0, r4
 80118ba:	f7ee fe33 	bl	8000524 <__aeabi_i2d>
 80118be:	ec53 2b18 	vmov	r2, r3, d8
 80118c2:	ec41 0b19 	vmov	d9, r0, r1
 80118c6:	ec51 0b18 	vmov	r0, r1, d8
 80118ca:	f7ee fe95 	bl	80005f8 <__aeabi_dmul>
 80118ce:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 80118d2:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 80118d6:	9301      	str	r3, [sp, #4]
 80118d8:	4602      	mov	r2, r0
 80118da:	460b      	mov	r3, r1
 80118dc:	4680      	mov	r8, r0
 80118de:	4689      	mov	r9, r1
 80118e0:	f7ee fe8a 	bl	80005f8 <__aeabi_dmul>
 80118e4:	a360      	add	r3, pc, #384	; (adr r3, 8011a68 <__ieee754_log+0x320>)
 80118e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118ea:	4606      	mov	r6, r0
 80118ec:	460f      	mov	r7, r1
 80118ee:	f7ee fe83 	bl	80005f8 <__aeabi_dmul>
 80118f2:	a35f      	add	r3, pc, #380	; (adr r3, 8011a70 <__ieee754_log+0x328>)
 80118f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118f8:	f7ee fcc8 	bl	800028c <__adddf3>
 80118fc:	4632      	mov	r2, r6
 80118fe:	463b      	mov	r3, r7
 8011900:	f7ee fe7a 	bl	80005f8 <__aeabi_dmul>
 8011904:	a35c      	add	r3, pc, #368	; (adr r3, 8011a78 <__ieee754_log+0x330>)
 8011906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801190a:	f7ee fcbf 	bl	800028c <__adddf3>
 801190e:	4632      	mov	r2, r6
 8011910:	463b      	mov	r3, r7
 8011912:	f7ee fe71 	bl	80005f8 <__aeabi_dmul>
 8011916:	a35a      	add	r3, pc, #360	; (adr r3, 8011a80 <__ieee754_log+0x338>)
 8011918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801191c:	f7ee fcb6 	bl	800028c <__adddf3>
 8011920:	4642      	mov	r2, r8
 8011922:	464b      	mov	r3, r9
 8011924:	f7ee fe68 	bl	80005f8 <__aeabi_dmul>
 8011928:	a357      	add	r3, pc, #348	; (adr r3, 8011a88 <__ieee754_log+0x340>)
 801192a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801192e:	4680      	mov	r8, r0
 8011930:	4689      	mov	r9, r1
 8011932:	4630      	mov	r0, r6
 8011934:	4639      	mov	r1, r7
 8011936:	f7ee fe5f 	bl	80005f8 <__aeabi_dmul>
 801193a:	a355      	add	r3, pc, #340	; (adr r3, 8011a90 <__ieee754_log+0x348>)
 801193c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011940:	f7ee fca4 	bl	800028c <__adddf3>
 8011944:	4632      	mov	r2, r6
 8011946:	463b      	mov	r3, r7
 8011948:	f7ee fe56 	bl	80005f8 <__aeabi_dmul>
 801194c:	a352      	add	r3, pc, #328	; (adr r3, 8011a98 <__ieee754_log+0x350>)
 801194e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011952:	f7ee fc9b 	bl	800028c <__adddf3>
 8011956:	4632      	mov	r2, r6
 8011958:	463b      	mov	r3, r7
 801195a:	f7ee fe4d 	bl	80005f8 <__aeabi_dmul>
 801195e:	460b      	mov	r3, r1
 8011960:	4602      	mov	r2, r0
 8011962:	4649      	mov	r1, r9
 8011964:	4640      	mov	r0, r8
 8011966:	f7ee fc91 	bl	800028c <__adddf3>
 801196a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 801196e:	9b01      	ldr	r3, [sp, #4]
 8011970:	3551      	adds	r5, #81	; 0x51
 8011972:	431d      	orrs	r5, r3
 8011974:	2d00      	cmp	r5, #0
 8011976:	4680      	mov	r8, r0
 8011978:	4689      	mov	r9, r1
 801197a:	dd48      	ble.n	8011a0e <__ieee754_log+0x2c6>
 801197c:	4b4e      	ldr	r3, [pc, #312]	; (8011ab8 <__ieee754_log+0x370>)
 801197e:	2200      	movs	r2, #0
 8011980:	4650      	mov	r0, sl
 8011982:	4659      	mov	r1, fp
 8011984:	f7ee fe38 	bl	80005f8 <__aeabi_dmul>
 8011988:	4652      	mov	r2, sl
 801198a:	465b      	mov	r3, fp
 801198c:	f7ee fe34 	bl	80005f8 <__aeabi_dmul>
 8011990:	4602      	mov	r2, r0
 8011992:	460b      	mov	r3, r1
 8011994:	4606      	mov	r6, r0
 8011996:	460f      	mov	r7, r1
 8011998:	4640      	mov	r0, r8
 801199a:	4649      	mov	r1, r9
 801199c:	f7ee fc76 	bl	800028c <__adddf3>
 80119a0:	ec53 2b18 	vmov	r2, r3, d8
 80119a4:	f7ee fe28 	bl	80005f8 <__aeabi_dmul>
 80119a8:	4680      	mov	r8, r0
 80119aa:	4689      	mov	r9, r1
 80119ac:	b964      	cbnz	r4, 80119c8 <__ieee754_log+0x280>
 80119ae:	4602      	mov	r2, r0
 80119b0:	460b      	mov	r3, r1
 80119b2:	4630      	mov	r0, r6
 80119b4:	4639      	mov	r1, r7
 80119b6:	f7ee fc67 	bl	8000288 <__aeabi_dsub>
 80119ba:	4602      	mov	r2, r0
 80119bc:	460b      	mov	r3, r1
 80119be:	4650      	mov	r0, sl
 80119c0:	4659      	mov	r1, fp
 80119c2:	f7ee fc61 	bl	8000288 <__aeabi_dsub>
 80119c6:	e6d6      	b.n	8011776 <__ieee754_log+0x2e>
 80119c8:	a321      	add	r3, pc, #132	; (adr r3, 8011a50 <__ieee754_log+0x308>)
 80119ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119ce:	ec51 0b19 	vmov	r0, r1, d9
 80119d2:	f7ee fe11 	bl	80005f8 <__aeabi_dmul>
 80119d6:	a320      	add	r3, pc, #128	; (adr r3, 8011a58 <__ieee754_log+0x310>)
 80119d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119dc:	4604      	mov	r4, r0
 80119de:	460d      	mov	r5, r1
 80119e0:	ec51 0b19 	vmov	r0, r1, d9
 80119e4:	f7ee fe08 	bl	80005f8 <__aeabi_dmul>
 80119e8:	4642      	mov	r2, r8
 80119ea:	464b      	mov	r3, r9
 80119ec:	f7ee fc4e 	bl	800028c <__adddf3>
 80119f0:	4602      	mov	r2, r0
 80119f2:	460b      	mov	r3, r1
 80119f4:	4630      	mov	r0, r6
 80119f6:	4639      	mov	r1, r7
 80119f8:	f7ee fc46 	bl	8000288 <__aeabi_dsub>
 80119fc:	4652      	mov	r2, sl
 80119fe:	465b      	mov	r3, fp
 8011a00:	f7ee fc42 	bl	8000288 <__aeabi_dsub>
 8011a04:	4602      	mov	r2, r0
 8011a06:	460b      	mov	r3, r1
 8011a08:	4620      	mov	r0, r4
 8011a0a:	4629      	mov	r1, r5
 8011a0c:	e7d9      	b.n	80119c2 <__ieee754_log+0x27a>
 8011a0e:	4602      	mov	r2, r0
 8011a10:	460b      	mov	r3, r1
 8011a12:	4650      	mov	r0, sl
 8011a14:	4659      	mov	r1, fp
 8011a16:	f7ee fc37 	bl	8000288 <__aeabi_dsub>
 8011a1a:	ec53 2b18 	vmov	r2, r3, d8
 8011a1e:	f7ee fdeb 	bl	80005f8 <__aeabi_dmul>
 8011a22:	4606      	mov	r6, r0
 8011a24:	460f      	mov	r7, r1
 8011a26:	2c00      	cmp	r4, #0
 8011a28:	f43f af23 	beq.w	8011872 <__ieee754_log+0x12a>
 8011a2c:	a308      	add	r3, pc, #32	; (adr r3, 8011a50 <__ieee754_log+0x308>)
 8011a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a32:	ec51 0b19 	vmov	r0, r1, d9
 8011a36:	f7ee fddf 	bl	80005f8 <__aeabi_dmul>
 8011a3a:	a307      	add	r3, pc, #28	; (adr r3, 8011a58 <__ieee754_log+0x310>)
 8011a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a40:	4604      	mov	r4, r0
 8011a42:	460d      	mov	r5, r1
 8011a44:	ec51 0b19 	vmov	r0, r1, d9
 8011a48:	e727      	b.n	801189a <__ieee754_log+0x152>
 8011a4a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8011aa0 <__ieee754_log+0x358>
 8011a4e:	e694      	b.n	801177a <__ieee754_log+0x32>
 8011a50:	fee00000 	.word	0xfee00000
 8011a54:	3fe62e42 	.word	0x3fe62e42
 8011a58:	35793c76 	.word	0x35793c76
 8011a5c:	3dea39ef 	.word	0x3dea39ef
 8011a60:	55555555 	.word	0x55555555
 8011a64:	3fd55555 	.word	0x3fd55555
 8011a68:	df3e5244 	.word	0xdf3e5244
 8011a6c:	3fc2f112 	.word	0x3fc2f112
 8011a70:	96cb03de 	.word	0x96cb03de
 8011a74:	3fc74664 	.word	0x3fc74664
 8011a78:	94229359 	.word	0x94229359
 8011a7c:	3fd24924 	.word	0x3fd24924
 8011a80:	55555593 	.word	0x55555593
 8011a84:	3fe55555 	.word	0x3fe55555
 8011a88:	d078c69f 	.word	0xd078c69f
 8011a8c:	3fc39a09 	.word	0x3fc39a09
 8011a90:	1d8e78af 	.word	0x1d8e78af
 8011a94:	3fcc71c5 	.word	0x3fcc71c5
 8011a98:	9997fa04 	.word	0x9997fa04
 8011a9c:	3fd99999 	.word	0x3fd99999
	...
 8011aa8:	c3500000 	.word	0xc3500000
 8011aac:	43500000 	.word	0x43500000
 8011ab0:	7fefffff 	.word	0x7fefffff
 8011ab4:	3ff00000 	.word	0x3ff00000
 8011ab8:	3fe00000 	.word	0x3fe00000
 8011abc:	00000000 	.word	0x00000000

08011ac0 <__ieee754_pow>:
 8011ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ac4:	ed2d 8b06 	vpush	{d8-d10}
 8011ac8:	b089      	sub	sp, #36	; 0x24
 8011aca:	ed8d 1b00 	vstr	d1, [sp]
 8011ace:	e9dd 2900 	ldrd	r2, r9, [sp]
 8011ad2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8011ad6:	ea58 0102 	orrs.w	r1, r8, r2
 8011ada:	ec57 6b10 	vmov	r6, r7, d0
 8011ade:	d115      	bne.n	8011b0c <__ieee754_pow+0x4c>
 8011ae0:	19b3      	adds	r3, r6, r6
 8011ae2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8011ae6:	4152      	adcs	r2, r2
 8011ae8:	4299      	cmp	r1, r3
 8011aea:	4b89      	ldr	r3, [pc, #548]	; (8011d10 <__ieee754_pow+0x250>)
 8011aec:	4193      	sbcs	r3, r2
 8011aee:	f080 84d1 	bcs.w	8012494 <__ieee754_pow+0x9d4>
 8011af2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011af6:	4630      	mov	r0, r6
 8011af8:	4639      	mov	r1, r7
 8011afa:	f7ee fbc7 	bl	800028c <__adddf3>
 8011afe:	ec41 0b10 	vmov	d0, r0, r1
 8011b02:	b009      	add	sp, #36	; 0x24
 8011b04:	ecbd 8b06 	vpop	{d8-d10}
 8011b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b0c:	4b81      	ldr	r3, [pc, #516]	; (8011d14 <__ieee754_pow+0x254>)
 8011b0e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8011b12:	429c      	cmp	r4, r3
 8011b14:	ee10 aa10 	vmov	sl, s0
 8011b18:	463d      	mov	r5, r7
 8011b1a:	dc06      	bgt.n	8011b2a <__ieee754_pow+0x6a>
 8011b1c:	d101      	bne.n	8011b22 <__ieee754_pow+0x62>
 8011b1e:	2e00      	cmp	r6, #0
 8011b20:	d1e7      	bne.n	8011af2 <__ieee754_pow+0x32>
 8011b22:	4598      	cmp	r8, r3
 8011b24:	dc01      	bgt.n	8011b2a <__ieee754_pow+0x6a>
 8011b26:	d10f      	bne.n	8011b48 <__ieee754_pow+0x88>
 8011b28:	b172      	cbz	r2, 8011b48 <__ieee754_pow+0x88>
 8011b2a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8011b2e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8011b32:	ea55 050a 	orrs.w	r5, r5, sl
 8011b36:	d1dc      	bne.n	8011af2 <__ieee754_pow+0x32>
 8011b38:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011b3c:	18db      	adds	r3, r3, r3
 8011b3e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8011b42:	4152      	adcs	r2, r2
 8011b44:	429d      	cmp	r5, r3
 8011b46:	e7d0      	b.n	8011aea <__ieee754_pow+0x2a>
 8011b48:	2d00      	cmp	r5, #0
 8011b4a:	da3b      	bge.n	8011bc4 <__ieee754_pow+0x104>
 8011b4c:	4b72      	ldr	r3, [pc, #456]	; (8011d18 <__ieee754_pow+0x258>)
 8011b4e:	4598      	cmp	r8, r3
 8011b50:	dc51      	bgt.n	8011bf6 <__ieee754_pow+0x136>
 8011b52:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8011b56:	4598      	cmp	r8, r3
 8011b58:	f340 84ab 	ble.w	80124b2 <__ieee754_pow+0x9f2>
 8011b5c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011b60:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011b64:	2b14      	cmp	r3, #20
 8011b66:	dd0f      	ble.n	8011b88 <__ieee754_pow+0xc8>
 8011b68:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011b6c:	fa22 f103 	lsr.w	r1, r2, r3
 8011b70:	fa01 f303 	lsl.w	r3, r1, r3
 8011b74:	4293      	cmp	r3, r2
 8011b76:	f040 849c 	bne.w	80124b2 <__ieee754_pow+0x9f2>
 8011b7a:	f001 0101 	and.w	r1, r1, #1
 8011b7e:	f1c1 0302 	rsb	r3, r1, #2
 8011b82:	9304      	str	r3, [sp, #16]
 8011b84:	b182      	cbz	r2, 8011ba8 <__ieee754_pow+0xe8>
 8011b86:	e05f      	b.n	8011c48 <__ieee754_pow+0x188>
 8011b88:	2a00      	cmp	r2, #0
 8011b8a:	d15b      	bne.n	8011c44 <__ieee754_pow+0x184>
 8011b8c:	f1c3 0314 	rsb	r3, r3, #20
 8011b90:	fa48 f103 	asr.w	r1, r8, r3
 8011b94:	fa01 f303 	lsl.w	r3, r1, r3
 8011b98:	4543      	cmp	r3, r8
 8011b9a:	f040 8487 	bne.w	80124ac <__ieee754_pow+0x9ec>
 8011b9e:	f001 0101 	and.w	r1, r1, #1
 8011ba2:	f1c1 0302 	rsb	r3, r1, #2
 8011ba6:	9304      	str	r3, [sp, #16]
 8011ba8:	4b5c      	ldr	r3, [pc, #368]	; (8011d1c <__ieee754_pow+0x25c>)
 8011baa:	4598      	cmp	r8, r3
 8011bac:	d132      	bne.n	8011c14 <__ieee754_pow+0x154>
 8011bae:	f1b9 0f00 	cmp.w	r9, #0
 8011bb2:	f280 8477 	bge.w	80124a4 <__ieee754_pow+0x9e4>
 8011bb6:	4959      	ldr	r1, [pc, #356]	; (8011d1c <__ieee754_pow+0x25c>)
 8011bb8:	4632      	mov	r2, r6
 8011bba:	463b      	mov	r3, r7
 8011bbc:	2000      	movs	r0, #0
 8011bbe:	f7ee fe45 	bl	800084c <__aeabi_ddiv>
 8011bc2:	e79c      	b.n	8011afe <__ieee754_pow+0x3e>
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	9304      	str	r3, [sp, #16]
 8011bc8:	2a00      	cmp	r2, #0
 8011bca:	d13d      	bne.n	8011c48 <__ieee754_pow+0x188>
 8011bcc:	4b51      	ldr	r3, [pc, #324]	; (8011d14 <__ieee754_pow+0x254>)
 8011bce:	4598      	cmp	r8, r3
 8011bd0:	d1ea      	bne.n	8011ba8 <__ieee754_pow+0xe8>
 8011bd2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011bd6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8011bda:	ea53 030a 	orrs.w	r3, r3, sl
 8011bde:	f000 8459 	beq.w	8012494 <__ieee754_pow+0x9d4>
 8011be2:	4b4f      	ldr	r3, [pc, #316]	; (8011d20 <__ieee754_pow+0x260>)
 8011be4:	429c      	cmp	r4, r3
 8011be6:	dd08      	ble.n	8011bfa <__ieee754_pow+0x13a>
 8011be8:	f1b9 0f00 	cmp.w	r9, #0
 8011bec:	f2c0 8456 	blt.w	801249c <__ieee754_pow+0x9dc>
 8011bf0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011bf4:	e783      	b.n	8011afe <__ieee754_pow+0x3e>
 8011bf6:	2302      	movs	r3, #2
 8011bf8:	e7e5      	b.n	8011bc6 <__ieee754_pow+0x106>
 8011bfa:	f1b9 0f00 	cmp.w	r9, #0
 8011bfe:	f04f 0000 	mov.w	r0, #0
 8011c02:	f04f 0100 	mov.w	r1, #0
 8011c06:	f6bf af7a 	bge.w	8011afe <__ieee754_pow+0x3e>
 8011c0a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8011c0e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011c12:	e774      	b.n	8011afe <__ieee754_pow+0x3e>
 8011c14:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8011c18:	d106      	bne.n	8011c28 <__ieee754_pow+0x168>
 8011c1a:	4632      	mov	r2, r6
 8011c1c:	463b      	mov	r3, r7
 8011c1e:	4630      	mov	r0, r6
 8011c20:	4639      	mov	r1, r7
 8011c22:	f7ee fce9 	bl	80005f8 <__aeabi_dmul>
 8011c26:	e76a      	b.n	8011afe <__ieee754_pow+0x3e>
 8011c28:	4b3e      	ldr	r3, [pc, #248]	; (8011d24 <__ieee754_pow+0x264>)
 8011c2a:	4599      	cmp	r9, r3
 8011c2c:	d10c      	bne.n	8011c48 <__ieee754_pow+0x188>
 8011c2e:	2d00      	cmp	r5, #0
 8011c30:	db0a      	blt.n	8011c48 <__ieee754_pow+0x188>
 8011c32:	ec47 6b10 	vmov	d0, r6, r7
 8011c36:	b009      	add	sp, #36	; 0x24
 8011c38:	ecbd 8b06 	vpop	{d8-d10}
 8011c3c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c40:	f7ff bca8 	b.w	8011594 <__ieee754_sqrt>
 8011c44:	2300      	movs	r3, #0
 8011c46:	9304      	str	r3, [sp, #16]
 8011c48:	ec47 6b10 	vmov	d0, r6, r7
 8011c4c:	f7ff fc8e 	bl	801156c <fabs>
 8011c50:	ec51 0b10 	vmov	r0, r1, d0
 8011c54:	f1ba 0f00 	cmp.w	sl, #0
 8011c58:	d129      	bne.n	8011cae <__ieee754_pow+0x1ee>
 8011c5a:	b124      	cbz	r4, 8011c66 <__ieee754_pow+0x1a6>
 8011c5c:	4b2f      	ldr	r3, [pc, #188]	; (8011d1c <__ieee754_pow+0x25c>)
 8011c5e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8011c62:	429a      	cmp	r2, r3
 8011c64:	d123      	bne.n	8011cae <__ieee754_pow+0x1ee>
 8011c66:	f1b9 0f00 	cmp.w	r9, #0
 8011c6a:	da05      	bge.n	8011c78 <__ieee754_pow+0x1b8>
 8011c6c:	4602      	mov	r2, r0
 8011c6e:	460b      	mov	r3, r1
 8011c70:	2000      	movs	r0, #0
 8011c72:	492a      	ldr	r1, [pc, #168]	; (8011d1c <__ieee754_pow+0x25c>)
 8011c74:	f7ee fdea 	bl	800084c <__aeabi_ddiv>
 8011c78:	2d00      	cmp	r5, #0
 8011c7a:	f6bf af40 	bge.w	8011afe <__ieee754_pow+0x3e>
 8011c7e:	9b04      	ldr	r3, [sp, #16]
 8011c80:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011c84:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011c88:	431c      	orrs	r4, r3
 8011c8a:	d108      	bne.n	8011c9e <__ieee754_pow+0x1de>
 8011c8c:	4602      	mov	r2, r0
 8011c8e:	460b      	mov	r3, r1
 8011c90:	4610      	mov	r0, r2
 8011c92:	4619      	mov	r1, r3
 8011c94:	f7ee faf8 	bl	8000288 <__aeabi_dsub>
 8011c98:	4602      	mov	r2, r0
 8011c9a:	460b      	mov	r3, r1
 8011c9c:	e78f      	b.n	8011bbe <__ieee754_pow+0xfe>
 8011c9e:	9b04      	ldr	r3, [sp, #16]
 8011ca0:	2b01      	cmp	r3, #1
 8011ca2:	f47f af2c 	bne.w	8011afe <__ieee754_pow+0x3e>
 8011ca6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011caa:	4619      	mov	r1, r3
 8011cac:	e727      	b.n	8011afe <__ieee754_pow+0x3e>
 8011cae:	0feb      	lsrs	r3, r5, #31
 8011cb0:	3b01      	subs	r3, #1
 8011cb2:	9306      	str	r3, [sp, #24]
 8011cb4:	9a06      	ldr	r2, [sp, #24]
 8011cb6:	9b04      	ldr	r3, [sp, #16]
 8011cb8:	4313      	orrs	r3, r2
 8011cba:	d102      	bne.n	8011cc2 <__ieee754_pow+0x202>
 8011cbc:	4632      	mov	r2, r6
 8011cbe:	463b      	mov	r3, r7
 8011cc0:	e7e6      	b.n	8011c90 <__ieee754_pow+0x1d0>
 8011cc2:	4b19      	ldr	r3, [pc, #100]	; (8011d28 <__ieee754_pow+0x268>)
 8011cc4:	4598      	cmp	r8, r3
 8011cc6:	f340 80fb 	ble.w	8011ec0 <__ieee754_pow+0x400>
 8011cca:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8011cce:	4598      	cmp	r8, r3
 8011cd0:	4b13      	ldr	r3, [pc, #76]	; (8011d20 <__ieee754_pow+0x260>)
 8011cd2:	dd0c      	ble.n	8011cee <__ieee754_pow+0x22e>
 8011cd4:	429c      	cmp	r4, r3
 8011cd6:	dc0f      	bgt.n	8011cf8 <__ieee754_pow+0x238>
 8011cd8:	f1b9 0f00 	cmp.w	r9, #0
 8011cdc:	da0f      	bge.n	8011cfe <__ieee754_pow+0x23e>
 8011cde:	2000      	movs	r0, #0
 8011ce0:	b009      	add	sp, #36	; 0x24
 8011ce2:	ecbd 8b06 	vpop	{d8-d10}
 8011ce6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cea:	f000 bcba 	b.w	8012662 <__math_oflow>
 8011cee:	429c      	cmp	r4, r3
 8011cf0:	dbf2      	blt.n	8011cd8 <__ieee754_pow+0x218>
 8011cf2:	4b0a      	ldr	r3, [pc, #40]	; (8011d1c <__ieee754_pow+0x25c>)
 8011cf4:	429c      	cmp	r4, r3
 8011cf6:	dd19      	ble.n	8011d2c <__ieee754_pow+0x26c>
 8011cf8:	f1b9 0f00 	cmp.w	r9, #0
 8011cfc:	dcef      	bgt.n	8011cde <__ieee754_pow+0x21e>
 8011cfe:	2000      	movs	r0, #0
 8011d00:	b009      	add	sp, #36	; 0x24
 8011d02:	ecbd 8b06 	vpop	{d8-d10}
 8011d06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d0a:	f000 bca1 	b.w	8012650 <__math_uflow>
 8011d0e:	bf00      	nop
 8011d10:	fff00000 	.word	0xfff00000
 8011d14:	7ff00000 	.word	0x7ff00000
 8011d18:	433fffff 	.word	0x433fffff
 8011d1c:	3ff00000 	.word	0x3ff00000
 8011d20:	3fefffff 	.word	0x3fefffff
 8011d24:	3fe00000 	.word	0x3fe00000
 8011d28:	41e00000 	.word	0x41e00000
 8011d2c:	4b60      	ldr	r3, [pc, #384]	; (8011eb0 <__ieee754_pow+0x3f0>)
 8011d2e:	2200      	movs	r2, #0
 8011d30:	f7ee faaa 	bl	8000288 <__aeabi_dsub>
 8011d34:	a354      	add	r3, pc, #336	; (adr r3, 8011e88 <__ieee754_pow+0x3c8>)
 8011d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d3a:	4604      	mov	r4, r0
 8011d3c:	460d      	mov	r5, r1
 8011d3e:	f7ee fc5b 	bl	80005f8 <__aeabi_dmul>
 8011d42:	a353      	add	r3, pc, #332	; (adr r3, 8011e90 <__ieee754_pow+0x3d0>)
 8011d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d48:	4606      	mov	r6, r0
 8011d4a:	460f      	mov	r7, r1
 8011d4c:	4620      	mov	r0, r4
 8011d4e:	4629      	mov	r1, r5
 8011d50:	f7ee fc52 	bl	80005f8 <__aeabi_dmul>
 8011d54:	4b57      	ldr	r3, [pc, #348]	; (8011eb4 <__ieee754_pow+0x3f4>)
 8011d56:	4682      	mov	sl, r0
 8011d58:	468b      	mov	fp, r1
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	4620      	mov	r0, r4
 8011d5e:	4629      	mov	r1, r5
 8011d60:	f7ee fc4a 	bl	80005f8 <__aeabi_dmul>
 8011d64:	4602      	mov	r2, r0
 8011d66:	460b      	mov	r3, r1
 8011d68:	a14b      	add	r1, pc, #300	; (adr r1, 8011e98 <__ieee754_pow+0x3d8>)
 8011d6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011d6e:	f7ee fa8b 	bl	8000288 <__aeabi_dsub>
 8011d72:	4622      	mov	r2, r4
 8011d74:	462b      	mov	r3, r5
 8011d76:	f7ee fc3f 	bl	80005f8 <__aeabi_dmul>
 8011d7a:	4602      	mov	r2, r0
 8011d7c:	460b      	mov	r3, r1
 8011d7e:	2000      	movs	r0, #0
 8011d80:	494d      	ldr	r1, [pc, #308]	; (8011eb8 <__ieee754_pow+0x3f8>)
 8011d82:	f7ee fa81 	bl	8000288 <__aeabi_dsub>
 8011d86:	4622      	mov	r2, r4
 8011d88:	4680      	mov	r8, r0
 8011d8a:	4689      	mov	r9, r1
 8011d8c:	462b      	mov	r3, r5
 8011d8e:	4620      	mov	r0, r4
 8011d90:	4629      	mov	r1, r5
 8011d92:	f7ee fc31 	bl	80005f8 <__aeabi_dmul>
 8011d96:	4602      	mov	r2, r0
 8011d98:	460b      	mov	r3, r1
 8011d9a:	4640      	mov	r0, r8
 8011d9c:	4649      	mov	r1, r9
 8011d9e:	f7ee fc2b 	bl	80005f8 <__aeabi_dmul>
 8011da2:	a33f      	add	r3, pc, #252	; (adr r3, 8011ea0 <__ieee754_pow+0x3e0>)
 8011da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011da8:	f7ee fc26 	bl	80005f8 <__aeabi_dmul>
 8011dac:	4602      	mov	r2, r0
 8011dae:	460b      	mov	r3, r1
 8011db0:	4650      	mov	r0, sl
 8011db2:	4659      	mov	r1, fp
 8011db4:	f7ee fa68 	bl	8000288 <__aeabi_dsub>
 8011db8:	4602      	mov	r2, r0
 8011dba:	460b      	mov	r3, r1
 8011dbc:	4680      	mov	r8, r0
 8011dbe:	4689      	mov	r9, r1
 8011dc0:	4630      	mov	r0, r6
 8011dc2:	4639      	mov	r1, r7
 8011dc4:	f7ee fa62 	bl	800028c <__adddf3>
 8011dc8:	2000      	movs	r0, #0
 8011dca:	4632      	mov	r2, r6
 8011dcc:	463b      	mov	r3, r7
 8011dce:	4604      	mov	r4, r0
 8011dd0:	460d      	mov	r5, r1
 8011dd2:	f7ee fa59 	bl	8000288 <__aeabi_dsub>
 8011dd6:	4602      	mov	r2, r0
 8011dd8:	460b      	mov	r3, r1
 8011dda:	4640      	mov	r0, r8
 8011ddc:	4649      	mov	r1, r9
 8011dde:	f7ee fa53 	bl	8000288 <__aeabi_dsub>
 8011de2:	9b04      	ldr	r3, [sp, #16]
 8011de4:	9a06      	ldr	r2, [sp, #24]
 8011de6:	3b01      	subs	r3, #1
 8011de8:	4313      	orrs	r3, r2
 8011dea:	4682      	mov	sl, r0
 8011dec:	468b      	mov	fp, r1
 8011dee:	f040 81e7 	bne.w	80121c0 <__ieee754_pow+0x700>
 8011df2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8011ea8 <__ieee754_pow+0x3e8>
 8011df6:	eeb0 8a47 	vmov.f32	s16, s14
 8011dfa:	eef0 8a67 	vmov.f32	s17, s15
 8011dfe:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011e02:	2600      	movs	r6, #0
 8011e04:	4632      	mov	r2, r6
 8011e06:	463b      	mov	r3, r7
 8011e08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e0c:	f7ee fa3c 	bl	8000288 <__aeabi_dsub>
 8011e10:	4622      	mov	r2, r4
 8011e12:	462b      	mov	r3, r5
 8011e14:	f7ee fbf0 	bl	80005f8 <__aeabi_dmul>
 8011e18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e1c:	4680      	mov	r8, r0
 8011e1e:	4689      	mov	r9, r1
 8011e20:	4650      	mov	r0, sl
 8011e22:	4659      	mov	r1, fp
 8011e24:	f7ee fbe8 	bl	80005f8 <__aeabi_dmul>
 8011e28:	4602      	mov	r2, r0
 8011e2a:	460b      	mov	r3, r1
 8011e2c:	4640      	mov	r0, r8
 8011e2e:	4649      	mov	r1, r9
 8011e30:	f7ee fa2c 	bl	800028c <__adddf3>
 8011e34:	4632      	mov	r2, r6
 8011e36:	463b      	mov	r3, r7
 8011e38:	4680      	mov	r8, r0
 8011e3a:	4689      	mov	r9, r1
 8011e3c:	4620      	mov	r0, r4
 8011e3e:	4629      	mov	r1, r5
 8011e40:	f7ee fbda 	bl	80005f8 <__aeabi_dmul>
 8011e44:	460b      	mov	r3, r1
 8011e46:	4604      	mov	r4, r0
 8011e48:	460d      	mov	r5, r1
 8011e4a:	4602      	mov	r2, r0
 8011e4c:	4649      	mov	r1, r9
 8011e4e:	4640      	mov	r0, r8
 8011e50:	f7ee fa1c 	bl	800028c <__adddf3>
 8011e54:	4b19      	ldr	r3, [pc, #100]	; (8011ebc <__ieee754_pow+0x3fc>)
 8011e56:	4299      	cmp	r1, r3
 8011e58:	ec45 4b19 	vmov	d9, r4, r5
 8011e5c:	4606      	mov	r6, r0
 8011e5e:	460f      	mov	r7, r1
 8011e60:	468b      	mov	fp, r1
 8011e62:	f340 82f0 	ble.w	8012446 <__ieee754_pow+0x986>
 8011e66:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8011e6a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8011e6e:	4303      	orrs	r3, r0
 8011e70:	f000 81e4 	beq.w	801223c <__ieee754_pow+0x77c>
 8011e74:	ec51 0b18 	vmov	r0, r1, d8
 8011e78:	2200      	movs	r2, #0
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	f7ee fe2e 	bl	8000adc <__aeabi_dcmplt>
 8011e80:	3800      	subs	r0, #0
 8011e82:	bf18      	it	ne
 8011e84:	2001      	movne	r0, #1
 8011e86:	e72b      	b.n	8011ce0 <__ieee754_pow+0x220>
 8011e88:	60000000 	.word	0x60000000
 8011e8c:	3ff71547 	.word	0x3ff71547
 8011e90:	f85ddf44 	.word	0xf85ddf44
 8011e94:	3e54ae0b 	.word	0x3e54ae0b
 8011e98:	55555555 	.word	0x55555555
 8011e9c:	3fd55555 	.word	0x3fd55555
 8011ea0:	652b82fe 	.word	0x652b82fe
 8011ea4:	3ff71547 	.word	0x3ff71547
 8011ea8:	00000000 	.word	0x00000000
 8011eac:	bff00000 	.word	0xbff00000
 8011eb0:	3ff00000 	.word	0x3ff00000
 8011eb4:	3fd00000 	.word	0x3fd00000
 8011eb8:	3fe00000 	.word	0x3fe00000
 8011ebc:	408fffff 	.word	0x408fffff
 8011ec0:	4bd5      	ldr	r3, [pc, #852]	; (8012218 <__ieee754_pow+0x758>)
 8011ec2:	402b      	ands	r3, r5
 8011ec4:	2200      	movs	r2, #0
 8011ec6:	b92b      	cbnz	r3, 8011ed4 <__ieee754_pow+0x414>
 8011ec8:	4bd4      	ldr	r3, [pc, #848]	; (801221c <__ieee754_pow+0x75c>)
 8011eca:	f7ee fb95 	bl	80005f8 <__aeabi_dmul>
 8011ece:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8011ed2:	460c      	mov	r4, r1
 8011ed4:	1523      	asrs	r3, r4, #20
 8011ed6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011eda:	4413      	add	r3, r2
 8011edc:	9305      	str	r3, [sp, #20]
 8011ede:	4bd0      	ldr	r3, [pc, #832]	; (8012220 <__ieee754_pow+0x760>)
 8011ee0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011ee4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8011ee8:	429c      	cmp	r4, r3
 8011eea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8011eee:	dd08      	ble.n	8011f02 <__ieee754_pow+0x442>
 8011ef0:	4bcc      	ldr	r3, [pc, #816]	; (8012224 <__ieee754_pow+0x764>)
 8011ef2:	429c      	cmp	r4, r3
 8011ef4:	f340 8162 	ble.w	80121bc <__ieee754_pow+0x6fc>
 8011ef8:	9b05      	ldr	r3, [sp, #20]
 8011efa:	3301      	adds	r3, #1
 8011efc:	9305      	str	r3, [sp, #20]
 8011efe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8011f02:	2400      	movs	r4, #0
 8011f04:	00e3      	lsls	r3, r4, #3
 8011f06:	9307      	str	r3, [sp, #28]
 8011f08:	4bc7      	ldr	r3, [pc, #796]	; (8012228 <__ieee754_pow+0x768>)
 8011f0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011f0e:	ed93 7b00 	vldr	d7, [r3]
 8011f12:	4629      	mov	r1, r5
 8011f14:	ec53 2b17 	vmov	r2, r3, d7
 8011f18:	eeb0 9a47 	vmov.f32	s18, s14
 8011f1c:	eef0 9a67 	vmov.f32	s19, s15
 8011f20:	4682      	mov	sl, r0
 8011f22:	f7ee f9b1 	bl	8000288 <__aeabi_dsub>
 8011f26:	4652      	mov	r2, sl
 8011f28:	4606      	mov	r6, r0
 8011f2a:	460f      	mov	r7, r1
 8011f2c:	462b      	mov	r3, r5
 8011f2e:	ec51 0b19 	vmov	r0, r1, d9
 8011f32:	f7ee f9ab 	bl	800028c <__adddf3>
 8011f36:	4602      	mov	r2, r0
 8011f38:	460b      	mov	r3, r1
 8011f3a:	2000      	movs	r0, #0
 8011f3c:	49bb      	ldr	r1, [pc, #748]	; (801222c <__ieee754_pow+0x76c>)
 8011f3e:	f7ee fc85 	bl	800084c <__aeabi_ddiv>
 8011f42:	ec41 0b1a 	vmov	d10, r0, r1
 8011f46:	4602      	mov	r2, r0
 8011f48:	460b      	mov	r3, r1
 8011f4a:	4630      	mov	r0, r6
 8011f4c:	4639      	mov	r1, r7
 8011f4e:	f7ee fb53 	bl	80005f8 <__aeabi_dmul>
 8011f52:	2300      	movs	r3, #0
 8011f54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011f58:	9302      	str	r3, [sp, #8]
 8011f5a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011f5e:	46ab      	mov	fp, r5
 8011f60:	106d      	asrs	r5, r5, #1
 8011f62:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011f66:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8011f6a:	ec41 0b18 	vmov	d8, r0, r1
 8011f6e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8011f72:	2200      	movs	r2, #0
 8011f74:	4640      	mov	r0, r8
 8011f76:	4649      	mov	r1, r9
 8011f78:	4614      	mov	r4, r2
 8011f7a:	461d      	mov	r5, r3
 8011f7c:	f7ee fb3c 	bl	80005f8 <__aeabi_dmul>
 8011f80:	4602      	mov	r2, r0
 8011f82:	460b      	mov	r3, r1
 8011f84:	4630      	mov	r0, r6
 8011f86:	4639      	mov	r1, r7
 8011f88:	f7ee f97e 	bl	8000288 <__aeabi_dsub>
 8011f8c:	ec53 2b19 	vmov	r2, r3, d9
 8011f90:	4606      	mov	r6, r0
 8011f92:	460f      	mov	r7, r1
 8011f94:	4620      	mov	r0, r4
 8011f96:	4629      	mov	r1, r5
 8011f98:	f7ee f976 	bl	8000288 <__aeabi_dsub>
 8011f9c:	4602      	mov	r2, r0
 8011f9e:	460b      	mov	r3, r1
 8011fa0:	4650      	mov	r0, sl
 8011fa2:	4659      	mov	r1, fp
 8011fa4:	f7ee f970 	bl	8000288 <__aeabi_dsub>
 8011fa8:	4642      	mov	r2, r8
 8011faa:	464b      	mov	r3, r9
 8011fac:	f7ee fb24 	bl	80005f8 <__aeabi_dmul>
 8011fb0:	4602      	mov	r2, r0
 8011fb2:	460b      	mov	r3, r1
 8011fb4:	4630      	mov	r0, r6
 8011fb6:	4639      	mov	r1, r7
 8011fb8:	f7ee f966 	bl	8000288 <__aeabi_dsub>
 8011fbc:	ec53 2b1a 	vmov	r2, r3, d10
 8011fc0:	f7ee fb1a 	bl	80005f8 <__aeabi_dmul>
 8011fc4:	ec53 2b18 	vmov	r2, r3, d8
 8011fc8:	ec41 0b19 	vmov	d9, r0, r1
 8011fcc:	ec51 0b18 	vmov	r0, r1, d8
 8011fd0:	f7ee fb12 	bl	80005f8 <__aeabi_dmul>
 8011fd4:	a37c      	add	r3, pc, #496	; (adr r3, 80121c8 <__ieee754_pow+0x708>)
 8011fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fda:	4604      	mov	r4, r0
 8011fdc:	460d      	mov	r5, r1
 8011fde:	f7ee fb0b 	bl	80005f8 <__aeabi_dmul>
 8011fe2:	a37b      	add	r3, pc, #492	; (adr r3, 80121d0 <__ieee754_pow+0x710>)
 8011fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fe8:	f7ee f950 	bl	800028c <__adddf3>
 8011fec:	4622      	mov	r2, r4
 8011fee:	462b      	mov	r3, r5
 8011ff0:	f7ee fb02 	bl	80005f8 <__aeabi_dmul>
 8011ff4:	a378      	add	r3, pc, #480	; (adr r3, 80121d8 <__ieee754_pow+0x718>)
 8011ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ffa:	f7ee f947 	bl	800028c <__adddf3>
 8011ffe:	4622      	mov	r2, r4
 8012000:	462b      	mov	r3, r5
 8012002:	f7ee faf9 	bl	80005f8 <__aeabi_dmul>
 8012006:	a376      	add	r3, pc, #472	; (adr r3, 80121e0 <__ieee754_pow+0x720>)
 8012008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801200c:	f7ee f93e 	bl	800028c <__adddf3>
 8012010:	4622      	mov	r2, r4
 8012012:	462b      	mov	r3, r5
 8012014:	f7ee faf0 	bl	80005f8 <__aeabi_dmul>
 8012018:	a373      	add	r3, pc, #460	; (adr r3, 80121e8 <__ieee754_pow+0x728>)
 801201a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801201e:	f7ee f935 	bl	800028c <__adddf3>
 8012022:	4622      	mov	r2, r4
 8012024:	462b      	mov	r3, r5
 8012026:	f7ee fae7 	bl	80005f8 <__aeabi_dmul>
 801202a:	a371      	add	r3, pc, #452	; (adr r3, 80121f0 <__ieee754_pow+0x730>)
 801202c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012030:	f7ee f92c 	bl	800028c <__adddf3>
 8012034:	4622      	mov	r2, r4
 8012036:	4606      	mov	r6, r0
 8012038:	460f      	mov	r7, r1
 801203a:	462b      	mov	r3, r5
 801203c:	4620      	mov	r0, r4
 801203e:	4629      	mov	r1, r5
 8012040:	f7ee fada 	bl	80005f8 <__aeabi_dmul>
 8012044:	4602      	mov	r2, r0
 8012046:	460b      	mov	r3, r1
 8012048:	4630      	mov	r0, r6
 801204a:	4639      	mov	r1, r7
 801204c:	f7ee fad4 	bl	80005f8 <__aeabi_dmul>
 8012050:	4642      	mov	r2, r8
 8012052:	4604      	mov	r4, r0
 8012054:	460d      	mov	r5, r1
 8012056:	464b      	mov	r3, r9
 8012058:	ec51 0b18 	vmov	r0, r1, d8
 801205c:	f7ee f916 	bl	800028c <__adddf3>
 8012060:	ec53 2b19 	vmov	r2, r3, d9
 8012064:	f7ee fac8 	bl	80005f8 <__aeabi_dmul>
 8012068:	4622      	mov	r2, r4
 801206a:	462b      	mov	r3, r5
 801206c:	f7ee f90e 	bl	800028c <__adddf3>
 8012070:	4642      	mov	r2, r8
 8012072:	4682      	mov	sl, r0
 8012074:	468b      	mov	fp, r1
 8012076:	464b      	mov	r3, r9
 8012078:	4640      	mov	r0, r8
 801207a:	4649      	mov	r1, r9
 801207c:	f7ee fabc 	bl	80005f8 <__aeabi_dmul>
 8012080:	4b6b      	ldr	r3, [pc, #428]	; (8012230 <__ieee754_pow+0x770>)
 8012082:	2200      	movs	r2, #0
 8012084:	4606      	mov	r6, r0
 8012086:	460f      	mov	r7, r1
 8012088:	f7ee f900 	bl	800028c <__adddf3>
 801208c:	4652      	mov	r2, sl
 801208e:	465b      	mov	r3, fp
 8012090:	f7ee f8fc 	bl	800028c <__adddf3>
 8012094:	2000      	movs	r0, #0
 8012096:	4604      	mov	r4, r0
 8012098:	460d      	mov	r5, r1
 801209a:	4602      	mov	r2, r0
 801209c:	460b      	mov	r3, r1
 801209e:	4640      	mov	r0, r8
 80120a0:	4649      	mov	r1, r9
 80120a2:	f7ee faa9 	bl	80005f8 <__aeabi_dmul>
 80120a6:	4b62      	ldr	r3, [pc, #392]	; (8012230 <__ieee754_pow+0x770>)
 80120a8:	4680      	mov	r8, r0
 80120aa:	4689      	mov	r9, r1
 80120ac:	2200      	movs	r2, #0
 80120ae:	4620      	mov	r0, r4
 80120b0:	4629      	mov	r1, r5
 80120b2:	f7ee f8e9 	bl	8000288 <__aeabi_dsub>
 80120b6:	4632      	mov	r2, r6
 80120b8:	463b      	mov	r3, r7
 80120ba:	f7ee f8e5 	bl	8000288 <__aeabi_dsub>
 80120be:	4602      	mov	r2, r0
 80120c0:	460b      	mov	r3, r1
 80120c2:	4650      	mov	r0, sl
 80120c4:	4659      	mov	r1, fp
 80120c6:	f7ee f8df 	bl	8000288 <__aeabi_dsub>
 80120ca:	ec53 2b18 	vmov	r2, r3, d8
 80120ce:	f7ee fa93 	bl	80005f8 <__aeabi_dmul>
 80120d2:	4622      	mov	r2, r4
 80120d4:	4606      	mov	r6, r0
 80120d6:	460f      	mov	r7, r1
 80120d8:	462b      	mov	r3, r5
 80120da:	ec51 0b19 	vmov	r0, r1, d9
 80120de:	f7ee fa8b 	bl	80005f8 <__aeabi_dmul>
 80120e2:	4602      	mov	r2, r0
 80120e4:	460b      	mov	r3, r1
 80120e6:	4630      	mov	r0, r6
 80120e8:	4639      	mov	r1, r7
 80120ea:	f7ee f8cf 	bl	800028c <__adddf3>
 80120ee:	4606      	mov	r6, r0
 80120f0:	460f      	mov	r7, r1
 80120f2:	4602      	mov	r2, r0
 80120f4:	460b      	mov	r3, r1
 80120f6:	4640      	mov	r0, r8
 80120f8:	4649      	mov	r1, r9
 80120fa:	f7ee f8c7 	bl	800028c <__adddf3>
 80120fe:	a33e      	add	r3, pc, #248	; (adr r3, 80121f8 <__ieee754_pow+0x738>)
 8012100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012104:	2000      	movs	r0, #0
 8012106:	4604      	mov	r4, r0
 8012108:	460d      	mov	r5, r1
 801210a:	f7ee fa75 	bl	80005f8 <__aeabi_dmul>
 801210e:	4642      	mov	r2, r8
 8012110:	ec41 0b18 	vmov	d8, r0, r1
 8012114:	464b      	mov	r3, r9
 8012116:	4620      	mov	r0, r4
 8012118:	4629      	mov	r1, r5
 801211a:	f7ee f8b5 	bl	8000288 <__aeabi_dsub>
 801211e:	4602      	mov	r2, r0
 8012120:	460b      	mov	r3, r1
 8012122:	4630      	mov	r0, r6
 8012124:	4639      	mov	r1, r7
 8012126:	f7ee f8af 	bl	8000288 <__aeabi_dsub>
 801212a:	a335      	add	r3, pc, #212	; (adr r3, 8012200 <__ieee754_pow+0x740>)
 801212c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012130:	f7ee fa62 	bl	80005f8 <__aeabi_dmul>
 8012134:	a334      	add	r3, pc, #208	; (adr r3, 8012208 <__ieee754_pow+0x748>)
 8012136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801213a:	4606      	mov	r6, r0
 801213c:	460f      	mov	r7, r1
 801213e:	4620      	mov	r0, r4
 8012140:	4629      	mov	r1, r5
 8012142:	f7ee fa59 	bl	80005f8 <__aeabi_dmul>
 8012146:	4602      	mov	r2, r0
 8012148:	460b      	mov	r3, r1
 801214a:	4630      	mov	r0, r6
 801214c:	4639      	mov	r1, r7
 801214e:	f7ee f89d 	bl	800028c <__adddf3>
 8012152:	9a07      	ldr	r2, [sp, #28]
 8012154:	4b37      	ldr	r3, [pc, #220]	; (8012234 <__ieee754_pow+0x774>)
 8012156:	4413      	add	r3, r2
 8012158:	e9d3 2300 	ldrd	r2, r3, [r3]
 801215c:	f7ee f896 	bl	800028c <__adddf3>
 8012160:	4682      	mov	sl, r0
 8012162:	9805      	ldr	r0, [sp, #20]
 8012164:	468b      	mov	fp, r1
 8012166:	f7ee f9dd 	bl	8000524 <__aeabi_i2d>
 801216a:	9a07      	ldr	r2, [sp, #28]
 801216c:	4b32      	ldr	r3, [pc, #200]	; (8012238 <__ieee754_pow+0x778>)
 801216e:	4413      	add	r3, r2
 8012170:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012174:	4606      	mov	r6, r0
 8012176:	460f      	mov	r7, r1
 8012178:	4652      	mov	r2, sl
 801217a:	465b      	mov	r3, fp
 801217c:	ec51 0b18 	vmov	r0, r1, d8
 8012180:	f7ee f884 	bl	800028c <__adddf3>
 8012184:	4642      	mov	r2, r8
 8012186:	464b      	mov	r3, r9
 8012188:	f7ee f880 	bl	800028c <__adddf3>
 801218c:	4632      	mov	r2, r6
 801218e:	463b      	mov	r3, r7
 8012190:	f7ee f87c 	bl	800028c <__adddf3>
 8012194:	2000      	movs	r0, #0
 8012196:	4632      	mov	r2, r6
 8012198:	463b      	mov	r3, r7
 801219a:	4604      	mov	r4, r0
 801219c:	460d      	mov	r5, r1
 801219e:	f7ee f873 	bl	8000288 <__aeabi_dsub>
 80121a2:	4642      	mov	r2, r8
 80121a4:	464b      	mov	r3, r9
 80121a6:	f7ee f86f 	bl	8000288 <__aeabi_dsub>
 80121aa:	ec53 2b18 	vmov	r2, r3, d8
 80121ae:	f7ee f86b 	bl	8000288 <__aeabi_dsub>
 80121b2:	4602      	mov	r2, r0
 80121b4:	460b      	mov	r3, r1
 80121b6:	4650      	mov	r0, sl
 80121b8:	4659      	mov	r1, fp
 80121ba:	e610      	b.n	8011dde <__ieee754_pow+0x31e>
 80121bc:	2401      	movs	r4, #1
 80121be:	e6a1      	b.n	8011f04 <__ieee754_pow+0x444>
 80121c0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8012210 <__ieee754_pow+0x750>
 80121c4:	e617      	b.n	8011df6 <__ieee754_pow+0x336>
 80121c6:	bf00      	nop
 80121c8:	4a454eef 	.word	0x4a454eef
 80121cc:	3fca7e28 	.word	0x3fca7e28
 80121d0:	93c9db65 	.word	0x93c9db65
 80121d4:	3fcd864a 	.word	0x3fcd864a
 80121d8:	a91d4101 	.word	0xa91d4101
 80121dc:	3fd17460 	.word	0x3fd17460
 80121e0:	518f264d 	.word	0x518f264d
 80121e4:	3fd55555 	.word	0x3fd55555
 80121e8:	db6fabff 	.word	0xdb6fabff
 80121ec:	3fdb6db6 	.word	0x3fdb6db6
 80121f0:	33333303 	.word	0x33333303
 80121f4:	3fe33333 	.word	0x3fe33333
 80121f8:	e0000000 	.word	0xe0000000
 80121fc:	3feec709 	.word	0x3feec709
 8012200:	dc3a03fd 	.word	0xdc3a03fd
 8012204:	3feec709 	.word	0x3feec709
 8012208:	145b01f5 	.word	0x145b01f5
 801220c:	be3e2fe0 	.word	0xbe3e2fe0
 8012210:	00000000 	.word	0x00000000
 8012214:	3ff00000 	.word	0x3ff00000
 8012218:	7ff00000 	.word	0x7ff00000
 801221c:	43400000 	.word	0x43400000
 8012220:	0003988e 	.word	0x0003988e
 8012224:	000bb679 	.word	0x000bb679
 8012228:	08012bd0 	.word	0x08012bd0
 801222c:	3ff00000 	.word	0x3ff00000
 8012230:	40080000 	.word	0x40080000
 8012234:	08012bf0 	.word	0x08012bf0
 8012238:	08012be0 	.word	0x08012be0
 801223c:	a3b3      	add	r3, pc, #716	; (adr r3, 801250c <__ieee754_pow+0xa4c>)
 801223e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012242:	4640      	mov	r0, r8
 8012244:	4649      	mov	r1, r9
 8012246:	f7ee f821 	bl	800028c <__adddf3>
 801224a:	4622      	mov	r2, r4
 801224c:	ec41 0b1a 	vmov	d10, r0, r1
 8012250:	462b      	mov	r3, r5
 8012252:	4630      	mov	r0, r6
 8012254:	4639      	mov	r1, r7
 8012256:	f7ee f817 	bl	8000288 <__aeabi_dsub>
 801225a:	4602      	mov	r2, r0
 801225c:	460b      	mov	r3, r1
 801225e:	ec51 0b1a 	vmov	r0, r1, d10
 8012262:	f7ee fc59 	bl	8000b18 <__aeabi_dcmpgt>
 8012266:	2800      	cmp	r0, #0
 8012268:	f47f ae04 	bne.w	8011e74 <__ieee754_pow+0x3b4>
 801226c:	4aa2      	ldr	r2, [pc, #648]	; (80124f8 <__ieee754_pow+0xa38>)
 801226e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012272:	4293      	cmp	r3, r2
 8012274:	f340 8107 	ble.w	8012486 <__ieee754_pow+0x9c6>
 8012278:	151b      	asrs	r3, r3, #20
 801227a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801227e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8012282:	fa4a fa03 	asr.w	sl, sl, r3
 8012286:	44da      	add	sl, fp
 8012288:	f3ca 510a 	ubfx	r1, sl, #20, #11
 801228c:	489b      	ldr	r0, [pc, #620]	; (80124fc <__ieee754_pow+0xa3c>)
 801228e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8012292:	4108      	asrs	r0, r1
 8012294:	ea00 030a 	and.w	r3, r0, sl
 8012298:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 801229c:	f1c1 0114 	rsb	r1, r1, #20
 80122a0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80122a4:	fa4a fa01 	asr.w	sl, sl, r1
 80122a8:	f1bb 0f00 	cmp.w	fp, #0
 80122ac:	f04f 0200 	mov.w	r2, #0
 80122b0:	4620      	mov	r0, r4
 80122b2:	4629      	mov	r1, r5
 80122b4:	bfb8      	it	lt
 80122b6:	f1ca 0a00 	rsblt	sl, sl, #0
 80122ba:	f7ed ffe5 	bl	8000288 <__aeabi_dsub>
 80122be:	ec41 0b19 	vmov	d9, r0, r1
 80122c2:	4642      	mov	r2, r8
 80122c4:	464b      	mov	r3, r9
 80122c6:	ec51 0b19 	vmov	r0, r1, d9
 80122ca:	f7ed ffdf 	bl	800028c <__adddf3>
 80122ce:	a37a      	add	r3, pc, #488	; (adr r3, 80124b8 <__ieee754_pow+0x9f8>)
 80122d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122d4:	2000      	movs	r0, #0
 80122d6:	4604      	mov	r4, r0
 80122d8:	460d      	mov	r5, r1
 80122da:	f7ee f98d 	bl	80005f8 <__aeabi_dmul>
 80122de:	ec53 2b19 	vmov	r2, r3, d9
 80122e2:	4606      	mov	r6, r0
 80122e4:	460f      	mov	r7, r1
 80122e6:	4620      	mov	r0, r4
 80122e8:	4629      	mov	r1, r5
 80122ea:	f7ed ffcd 	bl	8000288 <__aeabi_dsub>
 80122ee:	4602      	mov	r2, r0
 80122f0:	460b      	mov	r3, r1
 80122f2:	4640      	mov	r0, r8
 80122f4:	4649      	mov	r1, r9
 80122f6:	f7ed ffc7 	bl	8000288 <__aeabi_dsub>
 80122fa:	a371      	add	r3, pc, #452	; (adr r3, 80124c0 <__ieee754_pow+0xa00>)
 80122fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012300:	f7ee f97a 	bl	80005f8 <__aeabi_dmul>
 8012304:	a370      	add	r3, pc, #448	; (adr r3, 80124c8 <__ieee754_pow+0xa08>)
 8012306:	e9d3 2300 	ldrd	r2, r3, [r3]
 801230a:	4680      	mov	r8, r0
 801230c:	4689      	mov	r9, r1
 801230e:	4620      	mov	r0, r4
 8012310:	4629      	mov	r1, r5
 8012312:	f7ee f971 	bl	80005f8 <__aeabi_dmul>
 8012316:	4602      	mov	r2, r0
 8012318:	460b      	mov	r3, r1
 801231a:	4640      	mov	r0, r8
 801231c:	4649      	mov	r1, r9
 801231e:	f7ed ffb5 	bl	800028c <__adddf3>
 8012322:	4604      	mov	r4, r0
 8012324:	460d      	mov	r5, r1
 8012326:	4602      	mov	r2, r0
 8012328:	460b      	mov	r3, r1
 801232a:	4630      	mov	r0, r6
 801232c:	4639      	mov	r1, r7
 801232e:	f7ed ffad 	bl	800028c <__adddf3>
 8012332:	4632      	mov	r2, r6
 8012334:	463b      	mov	r3, r7
 8012336:	4680      	mov	r8, r0
 8012338:	4689      	mov	r9, r1
 801233a:	f7ed ffa5 	bl	8000288 <__aeabi_dsub>
 801233e:	4602      	mov	r2, r0
 8012340:	460b      	mov	r3, r1
 8012342:	4620      	mov	r0, r4
 8012344:	4629      	mov	r1, r5
 8012346:	f7ed ff9f 	bl	8000288 <__aeabi_dsub>
 801234a:	4642      	mov	r2, r8
 801234c:	4606      	mov	r6, r0
 801234e:	460f      	mov	r7, r1
 8012350:	464b      	mov	r3, r9
 8012352:	4640      	mov	r0, r8
 8012354:	4649      	mov	r1, r9
 8012356:	f7ee f94f 	bl	80005f8 <__aeabi_dmul>
 801235a:	a35d      	add	r3, pc, #372	; (adr r3, 80124d0 <__ieee754_pow+0xa10>)
 801235c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012360:	4604      	mov	r4, r0
 8012362:	460d      	mov	r5, r1
 8012364:	f7ee f948 	bl	80005f8 <__aeabi_dmul>
 8012368:	a35b      	add	r3, pc, #364	; (adr r3, 80124d8 <__ieee754_pow+0xa18>)
 801236a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801236e:	f7ed ff8b 	bl	8000288 <__aeabi_dsub>
 8012372:	4622      	mov	r2, r4
 8012374:	462b      	mov	r3, r5
 8012376:	f7ee f93f 	bl	80005f8 <__aeabi_dmul>
 801237a:	a359      	add	r3, pc, #356	; (adr r3, 80124e0 <__ieee754_pow+0xa20>)
 801237c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012380:	f7ed ff84 	bl	800028c <__adddf3>
 8012384:	4622      	mov	r2, r4
 8012386:	462b      	mov	r3, r5
 8012388:	f7ee f936 	bl	80005f8 <__aeabi_dmul>
 801238c:	a356      	add	r3, pc, #344	; (adr r3, 80124e8 <__ieee754_pow+0xa28>)
 801238e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012392:	f7ed ff79 	bl	8000288 <__aeabi_dsub>
 8012396:	4622      	mov	r2, r4
 8012398:	462b      	mov	r3, r5
 801239a:	f7ee f92d 	bl	80005f8 <__aeabi_dmul>
 801239e:	a354      	add	r3, pc, #336	; (adr r3, 80124f0 <__ieee754_pow+0xa30>)
 80123a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123a4:	f7ed ff72 	bl	800028c <__adddf3>
 80123a8:	4622      	mov	r2, r4
 80123aa:	462b      	mov	r3, r5
 80123ac:	f7ee f924 	bl	80005f8 <__aeabi_dmul>
 80123b0:	4602      	mov	r2, r0
 80123b2:	460b      	mov	r3, r1
 80123b4:	4640      	mov	r0, r8
 80123b6:	4649      	mov	r1, r9
 80123b8:	f7ed ff66 	bl	8000288 <__aeabi_dsub>
 80123bc:	4604      	mov	r4, r0
 80123be:	460d      	mov	r5, r1
 80123c0:	4602      	mov	r2, r0
 80123c2:	460b      	mov	r3, r1
 80123c4:	4640      	mov	r0, r8
 80123c6:	4649      	mov	r1, r9
 80123c8:	f7ee f916 	bl	80005f8 <__aeabi_dmul>
 80123cc:	2200      	movs	r2, #0
 80123ce:	ec41 0b19 	vmov	d9, r0, r1
 80123d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80123d6:	4620      	mov	r0, r4
 80123d8:	4629      	mov	r1, r5
 80123da:	f7ed ff55 	bl	8000288 <__aeabi_dsub>
 80123de:	4602      	mov	r2, r0
 80123e0:	460b      	mov	r3, r1
 80123e2:	ec51 0b19 	vmov	r0, r1, d9
 80123e6:	f7ee fa31 	bl	800084c <__aeabi_ddiv>
 80123ea:	4632      	mov	r2, r6
 80123ec:	4604      	mov	r4, r0
 80123ee:	460d      	mov	r5, r1
 80123f0:	463b      	mov	r3, r7
 80123f2:	4640      	mov	r0, r8
 80123f4:	4649      	mov	r1, r9
 80123f6:	f7ee f8ff 	bl	80005f8 <__aeabi_dmul>
 80123fa:	4632      	mov	r2, r6
 80123fc:	463b      	mov	r3, r7
 80123fe:	f7ed ff45 	bl	800028c <__adddf3>
 8012402:	4602      	mov	r2, r0
 8012404:	460b      	mov	r3, r1
 8012406:	4620      	mov	r0, r4
 8012408:	4629      	mov	r1, r5
 801240a:	f7ed ff3d 	bl	8000288 <__aeabi_dsub>
 801240e:	4642      	mov	r2, r8
 8012410:	464b      	mov	r3, r9
 8012412:	f7ed ff39 	bl	8000288 <__aeabi_dsub>
 8012416:	460b      	mov	r3, r1
 8012418:	4602      	mov	r2, r0
 801241a:	4939      	ldr	r1, [pc, #228]	; (8012500 <__ieee754_pow+0xa40>)
 801241c:	2000      	movs	r0, #0
 801241e:	f7ed ff33 	bl	8000288 <__aeabi_dsub>
 8012422:	ec41 0b10 	vmov	d0, r0, r1
 8012426:	ee10 3a90 	vmov	r3, s1
 801242a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801242e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012432:	da2b      	bge.n	801248c <__ieee754_pow+0x9cc>
 8012434:	4650      	mov	r0, sl
 8012436:	f000 f86f 	bl	8012518 <scalbn>
 801243a:	ec51 0b10 	vmov	r0, r1, d0
 801243e:	ec53 2b18 	vmov	r2, r3, d8
 8012442:	f7ff bbee 	b.w	8011c22 <__ieee754_pow+0x162>
 8012446:	4b2f      	ldr	r3, [pc, #188]	; (8012504 <__ieee754_pow+0xa44>)
 8012448:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801244c:	429e      	cmp	r6, r3
 801244e:	f77f af0d 	ble.w	801226c <__ieee754_pow+0x7ac>
 8012452:	4b2d      	ldr	r3, [pc, #180]	; (8012508 <__ieee754_pow+0xa48>)
 8012454:	440b      	add	r3, r1
 8012456:	4303      	orrs	r3, r0
 8012458:	d009      	beq.n	801246e <__ieee754_pow+0x9ae>
 801245a:	ec51 0b18 	vmov	r0, r1, d8
 801245e:	2200      	movs	r2, #0
 8012460:	2300      	movs	r3, #0
 8012462:	f7ee fb3b 	bl	8000adc <__aeabi_dcmplt>
 8012466:	3800      	subs	r0, #0
 8012468:	bf18      	it	ne
 801246a:	2001      	movne	r0, #1
 801246c:	e448      	b.n	8011d00 <__ieee754_pow+0x240>
 801246e:	4622      	mov	r2, r4
 8012470:	462b      	mov	r3, r5
 8012472:	f7ed ff09 	bl	8000288 <__aeabi_dsub>
 8012476:	4642      	mov	r2, r8
 8012478:	464b      	mov	r3, r9
 801247a:	f7ee fb43 	bl	8000b04 <__aeabi_dcmpge>
 801247e:	2800      	cmp	r0, #0
 8012480:	f43f aef4 	beq.w	801226c <__ieee754_pow+0x7ac>
 8012484:	e7e9      	b.n	801245a <__ieee754_pow+0x99a>
 8012486:	f04f 0a00 	mov.w	sl, #0
 801248a:	e71a      	b.n	80122c2 <__ieee754_pow+0x802>
 801248c:	ec51 0b10 	vmov	r0, r1, d0
 8012490:	4619      	mov	r1, r3
 8012492:	e7d4      	b.n	801243e <__ieee754_pow+0x97e>
 8012494:	491a      	ldr	r1, [pc, #104]	; (8012500 <__ieee754_pow+0xa40>)
 8012496:	2000      	movs	r0, #0
 8012498:	f7ff bb31 	b.w	8011afe <__ieee754_pow+0x3e>
 801249c:	2000      	movs	r0, #0
 801249e:	2100      	movs	r1, #0
 80124a0:	f7ff bb2d 	b.w	8011afe <__ieee754_pow+0x3e>
 80124a4:	4630      	mov	r0, r6
 80124a6:	4639      	mov	r1, r7
 80124a8:	f7ff bb29 	b.w	8011afe <__ieee754_pow+0x3e>
 80124ac:	9204      	str	r2, [sp, #16]
 80124ae:	f7ff bb7b 	b.w	8011ba8 <__ieee754_pow+0xe8>
 80124b2:	2300      	movs	r3, #0
 80124b4:	f7ff bb65 	b.w	8011b82 <__ieee754_pow+0xc2>
 80124b8:	00000000 	.word	0x00000000
 80124bc:	3fe62e43 	.word	0x3fe62e43
 80124c0:	fefa39ef 	.word	0xfefa39ef
 80124c4:	3fe62e42 	.word	0x3fe62e42
 80124c8:	0ca86c39 	.word	0x0ca86c39
 80124cc:	be205c61 	.word	0xbe205c61
 80124d0:	72bea4d0 	.word	0x72bea4d0
 80124d4:	3e663769 	.word	0x3e663769
 80124d8:	c5d26bf1 	.word	0xc5d26bf1
 80124dc:	3ebbbd41 	.word	0x3ebbbd41
 80124e0:	af25de2c 	.word	0xaf25de2c
 80124e4:	3f11566a 	.word	0x3f11566a
 80124e8:	16bebd93 	.word	0x16bebd93
 80124ec:	3f66c16c 	.word	0x3f66c16c
 80124f0:	5555553e 	.word	0x5555553e
 80124f4:	3fc55555 	.word	0x3fc55555
 80124f8:	3fe00000 	.word	0x3fe00000
 80124fc:	fff00000 	.word	0xfff00000
 8012500:	3ff00000 	.word	0x3ff00000
 8012504:	4090cbff 	.word	0x4090cbff
 8012508:	3f6f3400 	.word	0x3f6f3400
 801250c:	652b82fe 	.word	0x652b82fe
 8012510:	3c971547 	.word	0x3c971547
 8012514:	00000000 	.word	0x00000000

08012518 <scalbn>:
 8012518:	b570      	push	{r4, r5, r6, lr}
 801251a:	ec55 4b10 	vmov	r4, r5, d0
 801251e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8012522:	4606      	mov	r6, r0
 8012524:	462b      	mov	r3, r5
 8012526:	b999      	cbnz	r1, 8012550 <scalbn+0x38>
 8012528:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801252c:	4323      	orrs	r3, r4
 801252e:	d03f      	beq.n	80125b0 <scalbn+0x98>
 8012530:	4b35      	ldr	r3, [pc, #212]	; (8012608 <scalbn+0xf0>)
 8012532:	4629      	mov	r1, r5
 8012534:	ee10 0a10 	vmov	r0, s0
 8012538:	2200      	movs	r2, #0
 801253a:	f7ee f85d 	bl	80005f8 <__aeabi_dmul>
 801253e:	4b33      	ldr	r3, [pc, #204]	; (801260c <scalbn+0xf4>)
 8012540:	429e      	cmp	r6, r3
 8012542:	4604      	mov	r4, r0
 8012544:	460d      	mov	r5, r1
 8012546:	da10      	bge.n	801256a <scalbn+0x52>
 8012548:	a327      	add	r3, pc, #156	; (adr r3, 80125e8 <scalbn+0xd0>)
 801254a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801254e:	e01f      	b.n	8012590 <scalbn+0x78>
 8012550:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8012554:	4291      	cmp	r1, r2
 8012556:	d10c      	bne.n	8012572 <scalbn+0x5a>
 8012558:	ee10 2a10 	vmov	r2, s0
 801255c:	4620      	mov	r0, r4
 801255e:	4629      	mov	r1, r5
 8012560:	f7ed fe94 	bl	800028c <__adddf3>
 8012564:	4604      	mov	r4, r0
 8012566:	460d      	mov	r5, r1
 8012568:	e022      	b.n	80125b0 <scalbn+0x98>
 801256a:	460b      	mov	r3, r1
 801256c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8012570:	3936      	subs	r1, #54	; 0x36
 8012572:	f24c 3250 	movw	r2, #50000	; 0xc350
 8012576:	4296      	cmp	r6, r2
 8012578:	dd0d      	ble.n	8012596 <scalbn+0x7e>
 801257a:	2d00      	cmp	r5, #0
 801257c:	a11c      	add	r1, pc, #112	; (adr r1, 80125f0 <scalbn+0xd8>)
 801257e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012582:	da02      	bge.n	801258a <scalbn+0x72>
 8012584:	a11c      	add	r1, pc, #112	; (adr r1, 80125f8 <scalbn+0xe0>)
 8012586:	e9d1 0100 	ldrd	r0, r1, [r1]
 801258a:	a319      	add	r3, pc, #100	; (adr r3, 80125f0 <scalbn+0xd8>)
 801258c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012590:	f7ee f832 	bl	80005f8 <__aeabi_dmul>
 8012594:	e7e6      	b.n	8012564 <scalbn+0x4c>
 8012596:	1872      	adds	r2, r6, r1
 8012598:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801259c:	428a      	cmp	r2, r1
 801259e:	dcec      	bgt.n	801257a <scalbn+0x62>
 80125a0:	2a00      	cmp	r2, #0
 80125a2:	dd08      	ble.n	80125b6 <scalbn+0x9e>
 80125a4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80125a8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80125ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80125b0:	ec45 4b10 	vmov	d0, r4, r5
 80125b4:	bd70      	pop	{r4, r5, r6, pc}
 80125b6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80125ba:	da08      	bge.n	80125ce <scalbn+0xb6>
 80125bc:	2d00      	cmp	r5, #0
 80125be:	a10a      	add	r1, pc, #40	; (adr r1, 80125e8 <scalbn+0xd0>)
 80125c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80125c4:	dac0      	bge.n	8012548 <scalbn+0x30>
 80125c6:	a10e      	add	r1, pc, #56	; (adr r1, 8012600 <scalbn+0xe8>)
 80125c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80125cc:	e7bc      	b.n	8012548 <scalbn+0x30>
 80125ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80125d2:	3236      	adds	r2, #54	; 0x36
 80125d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80125d8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80125dc:	4620      	mov	r0, r4
 80125de:	4b0c      	ldr	r3, [pc, #48]	; (8012610 <scalbn+0xf8>)
 80125e0:	2200      	movs	r2, #0
 80125e2:	e7d5      	b.n	8012590 <scalbn+0x78>
 80125e4:	f3af 8000 	nop.w
 80125e8:	c2f8f359 	.word	0xc2f8f359
 80125ec:	01a56e1f 	.word	0x01a56e1f
 80125f0:	8800759c 	.word	0x8800759c
 80125f4:	7e37e43c 	.word	0x7e37e43c
 80125f8:	8800759c 	.word	0x8800759c
 80125fc:	fe37e43c 	.word	0xfe37e43c
 8012600:	c2f8f359 	.word	0xc2f8f359
 8012604:	81a56e1f 	.word	0x81a56e1f
 8012608:	43500000 	.word	0x43500000
 801260c:	ffff3cb0 	.word	0xffff3cb0
 8012610:	3c900000 	.word	0x3c900000

08012614 <with_errno>:
 8012614:	b570      	push	{r4, r5, r6, lr}
 8012616:	4604      	mov	r4, r0
 8012618:	460d      	mov	r5, r1
 801261a:	4616      	mov	r6, r2
 801261c:	f7fa fed6 	bl	800d3cc <__errno>
 8012620:	4629      	mov	r1, r5
 8012622:	6006      	str	r6, [r0, #0]
 8012624:	4620      	mov	r0, r4
 8012626:	bd70      	pop	{r4, r5, r6, pc}

08012628 <xflow>:
 8012628:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801262a:	4614      	mov	r4, r2
 801262c:	461d      	mov	r5, r3
 801262e:	b108      	cbz	r0, 8012634 <xflow+0xc>
 8012630:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012634:	e9cd 2300 	strd	r2, r3, [sp]
 8012638:	e9dd 2300 	ldrd	r2, r3, [sp]
 801263c:	4620      	mov	r0, r4
 801263e:	4629      	mov	r1, r5
 8012640:	f7ed ffda 	bl	80005f8 <__aeabi_dmul>
 8012644:	2222      	movs	r2, #34	; 0x22
 8012646:	b003      	add	sp, #12
 8012648:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801264c:	f7ff bfe2 	b.w	8012614 <with_errno>

08012650 <__math_uflow>:
 8012650:	b508      	push	{r3, lr}
 8012652:	2200      	movs	r2, #0
 8012654:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8012658:	f7ff ffe6 	bl	8012628 <xflow>
 801265c:	ec41 0b10 	vmov	d0, r0, r1
 8012660:	bd08      	pop	{r3, pc}

08012662 <__math_oflow>:
 8012662:	b508      	push	{r3, lr}
 8012664:	2200      	movs	r2, #0
 8012666:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 801266a:	f7ff ffdd 	bl	8012628 <xflow>
 801266e:	ec41 0b10 	vmov	d0, r0, r1
 8012672:	bd08      	pop	{r3, pc}

08012674 <_init>:
 8012674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012676:	bf00      	nop
 8012678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801267a:	bc08      	pop	{r3}
 801267c:	469e      	mov	lr, r3
 801267e:	4770      	bx	lr

08012680 <_fini>:
 8012680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012682:	bf00      	nop
 8012684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012686:	bc08      	pop	{r3}
 8012688:	469e      	mov	lr, r3
 801268a:	4770      	bx	lr
