// Seed: 3447559588
module module_0 #(
    parameter id_2 = 32'd49
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout logic [7:0] id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_2 = id_3[id_2+id_2];
endmodule
module module_1 #(
    parameter id_13 = 32'd24,
    parameter id_15 = 32'd28,
    parameter id_18 = 32'd71,
    parameter id_2  = 32'd32,
    parameter id_22 = 32'd29,
    parameter id_23 = 32'd3,
    parameter id_25 = 32'd19,
    parameter id_6  = 32'd70,
    parameter id_7  = 32'd68,
    parameter id_9  = 32'd8
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14
);
  input wire id_14;
  input wire _id_13;
  inout wire id_12;
  output wire id_11;
  output logic [7:0] id_10;
  output wire _id_9;
  input wire id_8;
  inout wire _id_7;
  inout wire _id_6;
  output wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  inout wire _id_2;
  inout wire id_1;
  wire [-1 : id_6] _id_15, id_16, id_17, _id_18, id_19, id_20, id_21;
  assign id_3[-1] = id_6;
  wire _id_22;
  ;
  assign id_10[id_2 : 1] = -1;
  wire _id_23;
  logic [~  id_18 : id_13] id_24;
  ;
  logic [-1 : -1  ?  id_9 : -1  ?  id_7 : 1 'b0 ?  id_6 : id_15  &&  1  -  -1] _id_25;
  assign id_15 = id_20;
  wire id_26;
  wire id_27;
  ;
  module_0 modCall_1 (
      id_26,
      id_15,
      id_3,
      id_21
  );
  assign modCall_1.id_2 = 0;
  logic [-1  |  id_23  |  -1  |  1  |  1 'b0 |  id_25 : id_22] id_28;
endmodule
