{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"HW",
				"HWacc"
			],
			[
				"src",
				"src_gray"
			],
			[
				"dete",
				"detected_edges"
			],
			[
				"sr",
				"src_gray"
			],
			[
				"Cann",
				"CannyThreshold"
			],
			[
				"mem",
				"mem_address"
			],
			[
				"cp_",
				"cp_test_result"
			],
			[
				"test",
				"test_result"
			],
			[
				"umout",
				"umount_root"
			],
			[
				"PROC",
				"PROC_MAX"
			],
			[
				"n",
				"nExiting"
			],
			[
				"De",
				"DefaultFPGAConfig"
			],
			[
				"Chi",
				"ChiselConfig"
			],
			[
				"string",
				"stringstream"
			],
			[
				"uint",
				"uint32_t"
			],
			[
				"dev",
				"dev_paddr"
			],
			[
				"awadd",
				"S_AXI_awaddr"
			],
			[
				"arre",
				"M_AXI_arregion"
			],
			[
				"awaddr",
				"m00_axi_awaddr"
			],
			[
				"std",
				"std_logic_vector"
			],
			[
				"host_c",
				"host_clk"
			],
			[
				"M_AXI",
				"M_AXI_aclk"
			],
			[
				"m",
				"m00_axi_aclk"
			],
			[
				"arese",
				"s00_axi_aresetn"
			],
			[
				"ac",
				"s00_axi_aclk"
			],
			[
				"m00",
				"m00_axi_aresetn"
			],
			[
				"rese",
				"reset"
			],
			[
				"FL",
				"FCLK_RESET0_N"
			],
			[
				"F",
				"FCLK_RESET0_N"
			],
			[
				"wvalid",
				"M_AXI_wvalid"
			],
			[
				"wdata",
				"M_AXI_wdata"
			],
			[
				"rread",
				"M_AXI_rready"
			],
			[
				"bready",
				"M_AXI_bready"
			],
			[
				"awvalid",
				"M_AXI_awvalid"
			],
			[
				"awid",
				"M_AXI_awid"
			],
			[
				"arvalid",
				"M_AXI_arvalid"
			],
			[
				"arid",
				"M_AXI_arid"
			],
			[
				"mem_",
				"mem_araddr"
			],
			[
				"aw",
				"S_AXI_awready"
			],
			[
				"rvali",
				"m00_axi_rvalid"
			],
			[
				"rlas",
				"m00_axi_rlast"
			],
			[
				"rid",
				"m00_axi_rid"
			],
			[
				"rdata",
				"m00_axi_rdata"
			],
			[
				"arval",
				"m00_axi_arvalid"
			],
			[
				"arread",
				"m00_axi_arready"
			],
			[
				"araddr",
				"m00_axi_araddr"
			],
			[
				"bval",
				"m00_axi_bvalid"
			],
			[
				"bread",
				"m00_axi_bready"
			],
			[
				"bid",
				"m00_axi_bid"
			],
			[
				"wva",
				"m00_axi_wvalid"
			],
			[
				"wread",
				"m00_axi_wready"
			],
			[
				"awva",
				"m00_axi_awvalid"
			],
			[
				"awrea",
				"m00_axi_awready"
			],
			[
				"rva",
				"s00_axi_rvalid"
			],
			[
				"arus",
				"s00_axi_aruser"
			],
			[
				"arcac",
				"s00_axi_arcache"
			],
			[
				"ars",
				"s00_axi_arsize"
			],
			[
				"aradd",
				"s00_axi_araddr"
			],
			[
				"arva",
				"s00_axi_arvalid"
			],
			[
				"bva",
				"s00_axi_bvalid"
			],
			[
				"bre",
				"s00_axi_bready"
			],
			[
				"wval",
				"s00_axi_wvalid"
			],
			[
				"wrea",
				"s00_axi_wready"
			],
			[
				"awus",
				"s00_axi_awuser"
			],
			[
				"awre",
				"s00_axi_awregion"
			],
			[
				"awval",
				"s00_axi_awvalid"
			],
			[
				"awread",
				"s00_axi_awready"
			],
			[
				"arle",
				"S_AXI_arlen"
			],
			[
				"out_bis",
				"io_host_out_bits"
			],
			[
				"out_vali",
				"io_host_out_valid"
			],
			[
				"out_rea",
				"io_host_out_ready"
			],
			[
				"in_bi",
				"io_host_in_bits"
			],
			[
				"io_host_in",
				"io_host_in_ready"
			],
			[
				"reset",
				"reset_cpu"
			],
			[
				"arc",
				"architecture"
			],
			[
				"host",
				"host_clk"
			],
			[
				"std_lo",
				"std_logic_vector"
			],
			[
				"IDLE",
				"ST_WR_IDLE"
			],
			[
				"st_wr",
				"ST_WR_ACK"
			],
			[
				"host_in_fifo",
				"host_in_fifo_full"
			],
			[
				"wadd",
				"waddr"
			],
			[
				"waddr",
				"waddr_r"
			],
			[
				"ST_WR_",
				"ST_WR_WRITE"
			],
			[
				"st_RE",
				"ST_RD_IDLE"
			],
			[
				"radd",
				"raddr"
			],
			[
				"host_out",
				"host_out_bits"
			],
			[
				"host_out_b",
				"host_out_bits_r"
			],
			[
				"ST_RD",
				"ST_RD_IDLE"
			],
			[
				"st",
				"st_rd"
			],
			[
				"ST",
				"ST_WR_ACK"
			],
			[
				"host_fifp",
				"host_out_fifo_empty"
			],
			[
				"ST_",
				"ST_RD_READ"
			],
			[
				"rlast",
				"M_AXI_rlast"
			],
			[
				"arrea",
				"M_AXI_arready"
			],
			[
				"wren",
				"wren_tmp"
			],
			[
				"raddr",
				"raddr_r"
			],
			[
				"rvalid",
				"M_AXI_rvalid"
			],
			[
				"rden",
				"host_out_fifo_rden"
			],
			[
				"fifo_fu",
				"host_out_fifo_full"
			],
			[
				"dout",
				"host_in_fifo_dout"
			],
			[
				"count",
				"host_in_count"
			],
			[
				"in_fifo",
				"host_in_fifo_empty"
			],
			[
				"ST_wr",
				"ST_WR_IDLE"
			],
			[
				"h",
				"host_clk"
			],
			[
				"gcl",
				"gclk_i"
			],
			[
				"host_cl",
				"host_clk_i"
			],
			[
				"RC",
				"RC_CLK_DIVIDE"
			],
			[
				"std_logic_",
				"std_logic_vector"
			],
			[
				"E",
				"E_WRONG_ARGS"
			],
			[
				"std_log",
				"std_logic_vector"
			],
			[
				"std_",
				"std_logic_vector"
			],
			[
				"off",
				"s00_data_offset_1"
			],
			[
				"addw",
				"m00_start_addw_1"
			],
			[
				"start",
				"m00_start_datav_1"
			],
			[
				"init",
				"m00_axi_init_axi_txn_1"
			],
			[
				"m00_axi",
				"m00_axi_init_axi_txn_1"
			],
			[
				"clk",
				"Clk_period"
			],
			[
				"ext",
				"ext_resetn"
			],
			[
				"ck",
				"Clk_period"
			],
			[
				"SRA",
				"START_DATAV"
			],
			[
				"DATA",
				"C_M_AXI_DATA_WIDTH"
			],
			[
				"addr",
				"C_M_AXI_ADDR_WIDTH-1"
			],
			[
				"log2",
				"log2_float"
			],
			[
				"re",
				"reset_rtl_0"
			],
			[
				"ARV",
				"S_AXI_ARVALID"
			],
			[
				"S",
				"S_AXI_AWADDR"
			],
			[
				"reg_add",
				"reg_add_w"
			],
			[
				"wr",
				"write_issued"
			]
		]
	},
	"buffers":
	[
		{
			"file": "riscv/Test_HWacc.c",
			"settings":
			{
				"buffer_size": 6835,
				"line_ending": "Unix"
			}
		},
		{
			"file": "/usr/share/riscv_src/rocket-chip/fpga-zynq/common/linux-xlnx/.config",
			"settings":
			{
				"buffer_size": 89645,
				"line_ending": "Unix"
			}
		},
		{
			"file": "/usr/share/riscv_src/Makefile",
			"settings":
			{
				"buffer_size": 3677,
				"line_ending": "Unix"
			}
		},
		{
			"file": "torture/torture_arm-linux.c",
			"settings":
			{
				"buffer_size": 3424,
				"line_ending": "Unix"
			}
		},
		{
			"file": "arm/read_mem.c",
			"settings":
			{
				"buffer_size": 2971,
				"line_ending": "Unix"
			}
		},
		{
			"file": "torture/torture_riscv-linux.c",
			"settings":
			{
				"buffer_size": 3019,
				"line_ending": "Unix"
			}
		},
		{
			"file": "torture/dataset.h",
			"settings":
			{
				"buffer_size": 1938,
				"line_ending": "Unix"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 390.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"Package Control: ",
				"Package Control: Install Package"
			],
			[
				"Package Control: ctags",
				"Package Control: List Packages"
			],
			[
				"Package Control: insta",
				"Package Control: Install Package"
			],
			[
				"Package Control: instal",
				"Package Control: Install Package"
			],
			[
				"Package Control: inst",
				"Package Control: Install Package"
			]
		],
		"width": 449.0
	},
	"console":
	{
		"height": 146.0,
		"history":
		[
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"file_history":
	[
		"/Dropbox/poliTO_private/tesi/OpenCV_riscv_install/README.md",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Configs.scala",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/VDMA_test/VDMA_test.srcs/constrs_1/new/design_1_wrapper.xdc",
		"/media/stefano/data_ext4/Dropbox/poliTO/tesi/zyfpor-master-49f2c4ee82fb41221973b682da2f82afbfcdd085/vivado_project/zedBoard_opencv/zedBoard_opencv.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/common/Makefrag",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/common/linux-xlnx/README",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/zedboard_rocketchip_DefaultFPGAConfigSmallCache__AccPDc/zedboard_rocketchip_DefaultFPGAConfigSmallCache__AccPDc.srcs/sources_1/imports/verilog/rocketchip_wrapper.v",
		"/usr/share/riscv_src/pipeline_test/riscv/write_mem.c",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/ZscaleChip.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Vlsi.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Testing.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/TestConfigs.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/TestBench.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/RocketChip.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Network.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Backends.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/Fpga.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/DeviceTree.scala",
		"/usr/share/riscv_src/rocket-chip/src/main/scala/DeviceSet.scala",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/update_boot_bin.sh",
		"/root/riscv_exports.sh",
		"/usr/share/riscv_src/openCV/canny/clang_thread_test.cpp",
		"/usr/share/riscv_src/openCV/canny/canny_detector.cpp",
		"/usr/share/opencv/opencv-3.0.0/modules/core/include/opencv2/core/opencl/ocl_defs.hpp",
		"/usr/share/riscv_src/riscv-tools/riscv-gnu-toolchain/Makefile",
		"/usr/share/riscv_src/linux-4.1.17/.config",
		"/usr/share/riscv_src/riscv-tools/riscv-gnu-toolchain/src/gcc/libstdc++-v3/libsupc++/pure.cc",
		"/usr/share/opencv/opencv-3.0.0/modules/imgproc/src/canny.cpp",
		"/usr/share/riscv_src/riscv-tools/riscv-llvm/build/llvm.spec",
		"/usr/share/riscv_src/riscv-tools/riscv-llvm/build/include/llvm/Config/Targets.def",
		"/usr/share/riscv_src/riscv-tools/riscv-gnu-toolchain/src/glibc/math/w_logf.c",
		"/usr/share/riscv_src/riscv-tools/riscv-gnu-toolchain/configure.ac",
		"/usr/share/riscv_src/riscv-tools/riscv-gnu-toolchain/configure",
		"/Dropbox/poliTO/tesi/RISCV/stable_configurations",
		"/usr/share/riscv_src/linux-4.1.17/arch/riscv/kernel/entry.S",
		"/usr/share/riscv_src/riscv-tools/riscv-gnu-toolchain/Makefile.in",
		"/usr/share/riscv_src/riscv-tools/riscv-gnu-toolchain/binutils/gas/config/tc-riscv.c",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/ramdisk/home/root/start_linux_rv64ima.sh",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/ramdisk/home/root/start_linux.sh",
		"/home/stefano/riscv_exports.sh",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/zedboard_rocketchip_DefaultFPGAConfigSmallCache__AccPDc/zedboard_rocketchip_DefaultFPGAConfigSmallCache__AccPDc.srcs/sources_1/bd/system/ipshared/user.org/data_complement_v3_1/hdl/data_complement_v3_1_M00_AXI.vhd",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/zedboard_rocketchip_DefaultFPGAConfigSmallCache__AccPDc/zedboard_rocketchip_DefaultFPGAConfigSmallCache__AccPDc.srcs/sources_1/bd/system/ipshared/user.org/data_complement_v3_1/hdl/data_complement_v3_1.vhd",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/Makefile",
		"/usr/share/riscv_src/xilinx/linux-xlnx/arch/arm/configs/xilinx_zynq_defconfig",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/src/tcl/zedboard_rocketchip_DefaultFPGAConfig.tcl",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/src/tcl/zedboard_bd.tcl",
		"/usr/share/riscv_src/pipeline_test/arm/test_acc.c",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/common/u-boot-xlnx/README",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/common/u-boot-xlnx/arch/arm/config.mk",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/common/linux-xlnx/.config",
		"/usr/share/riscv_src/pipeline_test/HW_Acc/sw_ARM/Test_HWacc.c",
		"/usr/share/riscv_src/riscv-tools/riscv-gnu-toolchain/make_IMA_log",
		"/usr/share/riscv_src/linux-4.1.17/arch/riscv/include/asm/Kbuild",
		"/usr/share/riscv_src/linux-4.1.17/arch/riscv/initramfs.txt",
		"/usr/share/riscv_src/Makefile",
		"/root/riscv_exports_openCV.sh",
		"/usr/share/opencv/zlib/Makefile",
		"/usr/share/opencv/gstreamer/Makefile",
		"/usr/share/opencv/opencv-3.1.0/build/Makefile",
		"/usr/share/riscv_src/openCV/canny/error.log",
		"/usr/share/riscv_src/riscv/opencv/include/opencv2/imgproc/imgproc_c.h",
		"/usr/share/riscv_src/common/encoding.h",
		"/usr/share/riscv_src/riscv/opencv/include/opencv2/highgui.hpp",
		"/usr/share/riscv_src/riscv/opencv/include/opencv2/core.hpp",
		"/usr/share/riscv_src/riscv/opencv/include/opencv2/imgproc.hpp",
		"/usr/share/riscv_src/riscv/opencv/include/zlib.h",
		"/root/.config/sublime-text-3/Packages/User/CTags.sublime-settings",
		"/root/.config/sublime-text-3/Packages/CTags/CTags.sublime-settings",
		"/root/.config/sublime-text-3/Installed Packages/CTags.sublime-package",
		"/root/.config/sublime-text-3/Packages/User/Preferences.sublime-settings",
		"/root/.config/sublime-text-3/Packages/User/VHDL.sublime-settings",
		"/root/.config/sublime-text-3/Packages/User/Package Control.sublime-settings",
		"/home/stefano/.config/sublime-text-3/Packages/User/Package Control.sublime-settings",
		"/usr/share/riscv_src/openCV/canny/canny_detector.s",
		"/usr/share/riscv_src/riscv/opencv/include/opencv2/imgproc/imgproc.hpp",
		"/usr/share/riscv_src/riscv/opencv/include/opencv2/highgui/highgui.hpp",
		"/usr/share/riscv_src/riscv/riscv64-unknown-linux-gnu/include/c++/5.3.0/bits/stl_algobase.h",
		"/usr/share/riscv_src/openCV/canny/README.md",
		"/usr/share/opencv/opencv-3.1.0/build/OpenCVModules.cmake",
		"/usr/share/opencv/opencv-3.1.0/build/cmake_install.cmake",
		"/usr/share/opencv/opencv-3.1.0/toolchain.cmake",
		"/usr/share/opencv/opencv-3.1.0/build/CMakeCache.txt",
		"/usr/share/opencv/opencv-3.1.0/build/cvconfig.h",
		"/usr/share/opencv/gstreamer/config.log",
		"/usr/share/opencv/gstreamer_Makefile",
		"/usr/share/opencv/zlib_Makefile",
		"/usr/share/opencv/zlib/configure",
		"/usr/share/opencv/opencv-3.1.0/CMakeLists.txt",
		"/usr/share/riscv_src/riscv-tools/riscv-tests/benchmarks/common/util.h",
		"/usr/share/riscv_src/riscv-tools/riscv-gnu-toolchain/newlib/libgloss/riscv/riscv.ld",
		"/usr/share/riscv_src/riscv-tools/riscv-tests/benchmarks/common/test.ld",
		"/usr/share/riscv_src/riscv-tools/riscv-tests/benchmarks/common/syscalls.c",
		"/usr/share/riscv_src/riscv-tools/riscv-tests/benchmarks/common/encoding.h",
		"/usr/share/riscv_src/riscv-tools/riscv-tests/benchmarks/common/crt.S",
		"/usr/share/riscv_src/rocket-chip/rocket/src/main/scala/util.scala",
		"/usr/share/riscv_src/rocket-chip/rocket/src/main/scala/tile.scala",
		"/usr/share/riscv_src/rocket-chip/rocket/src/main/scala/rocket.scala",
		"/usr/share/riscv_src/rocket-chip/rocket/src/main/scala/csr.scala",
		"/usr/share/riscv_src/rocket-chip/rocket/src/main/scala/consts.scala",
		"/usr/share/riscv_src/riscv-linux",
		"/usr/share/riscv_src/rocket-chip/rocket/src/main/scala/frontend.scala",
		"/usr/share/riscv_src/rocket-chip/rocket/src/main/scala/package.scala",
		"/usr/share/riscv_src/riscv-tools/build.sh",
		"/usr/share/riscv_src/riscv-tools/riscv-pk/scripts/install.sh",
		"/usr/share/riscv_src/rocket-chip/fpga-zynq/zedboard/src/verilog/Top.DefaultFPGAConfigSmallCache2Cores32b.v",
		"/usr/share/riscv_src/riscv-tools/riscv-pk/Makefile.in",
		"/usr/share/riscv_src/riscv-tools/riscv-pk/build/Makefile",
		"/usr/share/riscv_src/riscv-tools/riscv-pk/build/config.h",
		"/Dropbox/poliTO/tesi/RISCV/MATMUL_test_compilation",
		"/usr/share/riscv_src/test.c",
		"/usr/share/riscv_src/mnt/etc/inittab",
		"/usr/share/riscv_src/programming_riscv/Makefile",
		"/usr/share/riscv_src/Configs.scala.new",
		"/usr/share/riscv_src/Configs.scala",
		"/usr/share/riscv_src/copy_libs.sh",
		"/usr/share/riscv_src/make_root_bin.sh",
		"/usr/share/riscv_src/hello.c",
		"/usr/share/riscv_src/mail",
		"/usr/share/riscv_src/m",
		"/usr/share/riscv_src/riscv-tools/riscv-pk/pk/init.c",
		"/usr/share/riscv_src/riscv-tools/riscv-pk/pk/minit.c",
		"/usr/share/riscv_src/riscv/sysroot/usr/include/bits/typesizes.h",
		"/usr/share/riscv_src/riscv/sysroot/usr/include/bits/types.h",
		"/usr/share/riscv_src/riscv/sysroot/usr/include/time.h",
		"/usr/share/riscv_src/riscv-tools/riscv-tests/benchmarks/mt-matmul/build/spike_log_2cores",
		"/usr/share/riscv_src/busybox-1.24.1/busybox-riscv.config",
		"/usr/share/riscv_src/busybox-1.23.2/busybox_unstripped.out",
		"/usr/share/riscv_src/inittab"
	],
	"find":
	{
		"height": 35.0
	},
	"find_in_files":
	{
		"height": 93.0,
		"where_history":
		[
			""
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"CMDLINE",
			"ocl_Canny",
			"Name",
			"enable_float",
			"multilib_flags",
			"version_major",
			"GCC_FLOAT_FLAGS",
			"__fstate_save",
			"CMDLINE",
			"POLL_ADDRESS",
			"MEMORY_ADDRESS",
			"CMDLINE",
			"boot",
			"gpp",
			"g++",
			"gcc",
			"mem",
			"Canny",
			"canny",
			"Canny",
			"blur",
			"resize",
			"Canny",
			"resize",
			"as",
			"ar",
			"g++",
			"gcc",
			"target_triplet",
			"host_triplet",
			"build_triplet",
			"datadir",
			"as",
			"ar",
			"g++",
			"gcc",
			"ARFLAGS",
			"AR",
			"gcc",
			"include",
			"mcpuid",
			"rdata",
			"Xlen",
			"XLen",
			"htif",
			"WithRV32",
			"xlen",
			"RTC",
			"387420489, ",
			"6, ",
			"ChiselConfig",
			"NTILES",
			"NBANKS",
			"NTLB",
			"__SLONGWORD_TYPE",
			"__clock_t_type",
			"clock_t",
			"__clock_t",
			"clock_t",
			"gettimeof",
			"time_t",
			"__RISCVEB__",
			"__RISCVEL__",
			"stefano",
			"_init",
			"mmult",
			"CSR",
			"core_id",
			"setStats",
			"SYS_exit",
			"syscall",
			"ecall",
			"scall",
			"start",
			"trap_entry",
			"handle_trap",
			"write_csr",
			"1337",
			"tohost_exit",
			"thread_entry",
			"init_tls",
			"init",
			"CAUSE_USER_ECALL",
			"handle_stats",
			"SYS_stats",
			"ecall",
			"read_csr",
			"write_csr",
			"asm",
			"thread_entry",
			"thread_pointer",
			"_tls_data",
			"_tdata_begin",
			"init_tls",
			"main",
			"handle_trap",
			"trap_entry",
			"MSTATUS_PRV1",
			"bmarks",
			"riscv-bmarks",
			"csr_coreid",
			"host",
			"HtifIO",
			"host",
			"csr",
			"io.host.id",
			"hartid",
			"14d",
			"241",
			"f4",
			"CONFIG",
			"NTLBEntries",
			"BtbParameters",
			"BtbKey",
			"I",
			"IMA",
			"Top",
			"DefaultFPGAConfig",
			"test0",
			"arm_linux_dir",
			"install",
			"lib",
			"$(pro",
			"zedboard_test0",
			"_test0_",
			"Top.Default",
			"Default",
			"system_wrapper"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"poll_address",
			"mem_address",
			"riscv64-unknown-linux-gnu-gcc",
			"riscv64-unknown-linux-gnu-as",
			"riscv64-unknown-linux-gnu-ar",
			"riscv64-unknown-linux-gnu-g++",
			"riscv64-unknown-linux-gnu-gcc",
			"riscv64-unknown-linux-gnu-as",
			"riscv64-unknown-linux-gnu-ar",
			"riscv64-unknown-linux-gnu-g++",
			"riscv64-unknown-linux-gnu-gcc",
			"2",
			"1",
			"Config",
			"progs",
			"DefaultFPGASmallConfig",
			"test1",
			"zedboard",
			"_",
			"M_AXI",
			"S_AXI",
			"SSS_AXI",
			"M_AXI",
			"S_AXI",
			"M_AXI",
			"zedboard_test0",
			"host_clk",
			"clk",
			"reset_i",
			"host_out_ready_i",
			"host_in_bits_i",
			"host_in_valid_i",
			"m_axi_rvalid_i",
			"in",
			"out",
			"out_",
			"out",
			"out_",
			"std_logic_vector",
			"write_i",
			"read_i",
			"write_i",
			"=> open,",
			"std_logic;",
			"signal",
			"std_logic",
			"std_logic_vector",
			"axi_wdata",
			"addr"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 3,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "riscv/Test_HWacc.c",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 6835,
						"regions":
						{
						},
						"selection":
						[
							[
								4744,
								4744
							]
						],
						"settings":
						{
							"syntax": "Packages/C++/C.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 1458.0,
						"zoom_level": 1.0
					},
					"stack_index": 5,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "/usr/share/riscv_src/rocket-chip/fpga-zynq/common/linux-xlnx/.config",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 89645,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 8568.0,
						"zoom_level": 1.0
					},
					"stack_index": 6,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "/usr/share/riscv_src/Makefile",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 3677,
						"regions":
						{
						},
						"selection":
						[
							[
								340,
								340
							]
						],
						"settings":
						{
							"syntax": "Packages/Makefile/Makefile.sublime-syntax"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "torture/torture_arm-linux.c",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 3424,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/C++/C.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 702.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				}
			]
		},
		{
			"selected": 1,
			"sheets":
			[
				{
					"buffer": 4,
					"file": "arm/read_mem.c",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2971,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/C++/C.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 270.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "torture/torture_riscv-linux.c",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 3019,
						"regions":
						{
						},
						"selection":
						[
							[
								184,
								184
							]
						],
						"settings":
						{
							"syntax": "Packages/C++/C.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 6,
					"file": "torture/dataset.h",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 1938,
						"regions":
						{
						},
						"selection":
						[
							[
								107,
								107
							]
						],
						"settings":
						{
							"syntax": "Packages/C++/C++.sublime-syntax",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 26.0
	},
	"input":
	{
		"height": 0.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			],
			[
				1,
				0,
				2,
				1
			]
		],
		"cols":
		[
			0.0,
			0.414583333333,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"output.unsaved_changes":
	{
		"height": 112.0
	},
	"pinned_build_system": "",
	"project": "pipe.sublime-project",
	"replace":
	{
		"height": 48.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 1,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 150.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
