<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap@4.6.2/dist/css/bootstrap.min.css"
        integrity="sha384-xOolHFLEh07PJGoPkLv1IbcEPTNtaed2xpHsD9ESMhqIYd0nLMwNLD69Npy4HI+N" crossorigin="anonymous">
    <link rel="stylesheet" href="/styles/info.css">
    <title>CG3207</title>
</head>

<body>
    <script id="navbar" src="/templates/navbar.js"></script>

    <div class="container">
        <h1 class="text-dark m-2 p-2 text-center">CG3207 Computer Architecture</h1>
        <blockquote class="blockquote bg-light m-2 p-3">
            <p>This course teaches students the basics in the design of the various classes of microprocessors. Contents
                include design of simple micro-controllers, high performance CPU design using parallel techniques,
                memory organization and parallel processing systems. Topics also include the development of support
                tools to enable efficient usage of the developed microprocessor. The course emphasizes practical design
                and includes a group project for students to design and implement a microprocessor with verification on
                a FPGA.
            </p>
            <footer class="blockquote-footer">Module description at <cite title="Source Title">NUSMods</cite></footer>
        </blockquote>
    </div>

    <div class="container">
        <h2 class="border-bottom border-dark py-2">Abstract</h2>
        <p>-</p>

        <h2 class="border-bottom border-dark py-2">Topics</h2>
        <ul>
            <li>Digital System Design</li>
            <li>Verilog for Synthesis</li>
            <li>Processor and Pipeline Hazards</li>
            <li>Arithmetic for Computers</li>
            <li>Exception Handling and IO</li>
            <li>Memory System and Principles</li>
            <li>Model Performance</li>
            <li>Multiple-issue processors and Multithreading</li>
            <li>Verilog project of writing an ARMv3 processor on FPGA</li>
        </ul>
    </div>

    <script src="https://cdn.jsdelivr.net/npm/jquery@3.5.1/dist/jquery.slim.min.js"
        integrity="sha384-DfXdz2htPH0lsSSs5nCTpuj/zy4C+OGpamoFVy38MVBnE+IbbVYUew+OrCXaRkfj"
        crossorigin="anonymous"></script>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@4.6.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-Fy6S3B9q64WdZWQUiU+q4/2Lc9npb8tCaSX9FK7E8HnRr0Jz8D6OP9dO5Vg3Q9ct"
        crossorigin="anonymous"></script>

</body>

</html>