{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "sine_0": "",
      "frequency_trigger_0": "",
      "sine_top_0": "",
      "counter1_0": "",
      "sim_clk_gen_0": "",
      "LOGIC_SOURCE_0": ""
    },
    "components": {
      "sine_0": {
        "vlnv": "xilinx.com:module_ref:sine:1.0",
        "xci_name": "design_1_sine_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sine",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "ampl_cnt": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "sine_out": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "frequency_trigger_0": {
        "vlnv": "xilinx.com:module_ref:frequency_trigger:1.0",
        "xci_name": "design_1_frequency_trigger_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "frequency_trigger",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "sw0": {
            "direction": "I"
          },
          "div_factor_freqhigh": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "div_factor_freqlow": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "freq_trig": {
            "direction": "O"
          }
        }
      },
      "sine_top_0": {
        "vlnv": "xilinx.com:module_ref:sine_top:1.0",
        "xci_name": "design_1_sine_top_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sine_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "sw0": {
            "direction": "I"
          },
          "div_factor_freqhigh": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "div_factor_freqlow": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sine_out": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "counter1_0": {
        "vlnv": "xilinx.com:module_ref:counter1:1.0",
        "xci_name": "design_1_counter1_0_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "counter1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "cnt_en": {
            "direction": "I"
          },
          "cnt_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "design_1_sim_clk_gen_0_0"
      },
      "LOGIC_SOURCE_0": {
        "vlnv": "xilinx.com:user:LOGIC_SOURCE:1.0",
        "xci_name": "design_1_LOGIC_SOURCE_0_0"
      }
    },
    "nets": {
      "frequency_trigger_0_freq_trig": {
        "ports": [
          "frequency_trigger_0/freq_trig",
          "counter1_0/cnt_en"
        ]
      },
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "frequency_trigger_0/clk_in",
          "sine_top_0/clk_in",
          "sine_0/clk_in",
          "counter1_0/clk_in"
        ]
      },
      "counter1_0_cnt_out": {
        "ports": [
          "counter1_0/cnt_out",
          "sine_0/ampl_cnt"
        ]
      }
    }
  }
}