<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_pwm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_pwm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__pwm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_PWM_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_PWM_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.html#afb4e728bc407e0326fc7412eb0aae37e">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_ch__num.html#afb4e728bc407e0326fc7412eb0aae37e">PWM_CMR</a>;       </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.html#a129f197189cf7d0faf82a5d64e72b8a8">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_ch__num.html#a129f197189cf7d0faf82a5d64e72b8a8">PWM_CDTY</a>;      </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.html#a490eddc0be672a5e8df42c2f47addc93">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_ch__num.html#a490eddc0be672a5e8df42c2f47addc93">PWM_CDTYUPD</a>;   </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.html#a3c1d429a1aa9d31f06b5fec03d873c73">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_ch__num.html#a3c1d429a1aa9d31f06b5fec03d873c73">PWM_CPRD</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.html#a03727b1cbd0e96beec704fc159dbda51">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_ch__num.html#a03727b1cbd0e96beec704fc159dbda51">PWM_CPRDUPD</a>;   </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.html#aad1de5bfed925e2acb5f34b36111ce62">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_ch__num.html#aad1de5bfed925e2acb5f34b36111ce62">PWM_CCNT</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.html#a6a0fdd6ebe366f281a73c4f886c6a7e8">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_ch__num.html#a6a0fdd6ebe366f281a73c4f886c6a7e8">PWM_DT</a>;        </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_pwm_ch__num.html#a06f4a8b59e4c48795afee26811189b49">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_ch__num.html#a06f4a8b59e4c48795afee26811189b49">PWM_DTUPD</a>;     </div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;} <a class="code" href="struct_pwm_ch__num.html">PwmCh_num</a>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_pwm_cmp.html">   57</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_pwm_cmp.html#a2a832729fca14636f89ab0a197baeb4e">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_cmp.html#a2a832729fca14636f89ab0a197baeb4e">PWM_CMPV</a>;      </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_pwm_cmp.html#a16c6ddc628c5d3498c63900fa54271e2">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_cmp.html#a16c6ddc628c5d3498c63900fa54271e2">PWM_CMPVUPD</a>;   </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_pwm_cmp.html#ab7aa9c4a5b68fe0d69b187d8a72107cf">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_cmp.html#ab7aa9c4a5b68fe0d69b187d8a72107cf">PWM_CMPM</a>;      </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_pwm_cmp.html#a48780cee725c67496de904429d1377a1">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm_cmp.html#a48780cee725c67496de904429d1377a1">PWM_CMPMUPD</a>;   </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;} <a class="code" href="struct_pwm_cmp.html">PwmCmp</a>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gace381626974919cd4b1106113a792dd5">   64</a></span>&#160;<span class="preprocessor">#define PWMCMP_NUMBER 8</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaac490ccca2dabf7952b692754e13ef7a">   65</a></span>&#160;<span class="preprocessor">#define PWMCH_NUM_NUMBER 8</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_pwm.html">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_pwm.html#afe74cf6792df26f350b0ff2e0323a910">   67</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#afe74cf6792df26f350b0ff2e0323a910">PWM_CLK</a>;       </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_pwm.html#aee92566f755e0751635ae2be470f836c">   68</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#aee92566f755e0751635ae2be470f836c">PWM_ENA</a>;       </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_pwm.html#ab03d0512f6e1ac549ec37ae37a5ea8e7">   69</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#ab03d0512f6e1ac549ec37ae37a5ea8e7">PWM_DIS</a>;       </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_pwm.html#a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1">   70</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      <a class="code" href="struct_pwm.html#a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1">PWM_SR</a>;        </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_pwm.html#a697389d2ffe851a10c06d46b34ca1281">   71</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#a697389d2ffe851a10c06d46b34ca1281">PWM_IER1</a>;      </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_pwm.html#aaff838004cb5e6b122cbe11b765ace01">   72</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#aaff838004cb5e6b122cbe11b765ace01">PWM_IDR1</a>;      </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_pwm.html#a0af15ab188e33ba1bf5d1c672118c966">   73</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      <a class="code" href="struct_pwm.html#a0af15ab188e33ba1bf5d1c672118c966">PWM_IMR1</a>;      </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_pwm.html#a16871ff0018856590b46774372b05175">   74</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      <a class="code" href="struct_pwm.html#a16871ff0018856590b46774372b05175">PWM_ISR1</a>;      </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_pwm.html#a5ebbdad27c9ec6c9c28501797bdc0c9b">   75</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#a5ebbdad27c9ec6c9c28501797bdc0c9b">PWM_SCM</a>;       </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_pwm.html#a4564f937e1c95d38b3a97bb289015cf5">   76</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved1[1];</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_pwm.html#a98420aa19fd99904a4985e5120ea7a1a">   77</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#a98420aa19fd99904a4985e5120ea7a1a">PWM_SCUC</a>;      </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_pwm.html#a706e198dae6b308d2492ef84918ede77">   78</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#a706e198dae6b308d2492ef84918ede77">PWM_SCUP</a>;      </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_pwm.html#accbdaaa03efb335c2052c0d14d32993c">   79</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#accbdaaa03efb335c2052c0d14d32993c">PWM_SCUPUPD</a>;   </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_pwm.html#a3f5395c35dd87e91c715ceae7b871eae">   80</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#a3f5395c35dd87e91c715ceae7b871eae">PWM_IER2</a>;      </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_pwm.html#a900d849fa88d1eef327bc81d2d4d378d">   81</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#a900d849fa88d1eef327bc81d2d4d378d">PWM_IDR2</a>;      </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_pwm.html#ace94fb7a3135f79b3f66f07b3e3ea323">   82</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      <a class="code" href="struct_pwm.html#ace94fb7a3135f79b3f66f07b3e3ea323">PWM_IMR2</a>;      </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_pwm.html#ae4bce0561cc4aadae0b806f3bf4826fe">   83</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      <a class="code" href="struct_pwm.html#ae4bce0561cc4aadae0b806f3bf4826fe">PWM_ISR2</a>;      </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_pwm.html#a0cc05d4026ccd82f043c63f808f62dd0">   84</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#a0cc05d4026ccd82f043c63f808f62dd0">PWM_OOV</a>;       </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_pwm.html#ad8fd97de2c4e13bb35d28bb9bad4ef85">   85</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#ad8fd97de2c4e13bb35d28bb9bad4ef85">PWM_OS</a>;        </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_pwm.html#a3ed31bceeeb38025d4ca012a04e0904a">   86</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#a3ed31bceeeb38025d4ca012a04e0904a">PWM_OSS</a>;       </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_pwm.html#a9957913a3421d09ea30843525d90d1f3">   87</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#a9957913a3421d09ea30843525d90d1f3">PWM_OSC</a>;       </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_pwm.html#a4ced63d45ede181365aacfd0263833f3">   88</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#a4ced63d45ede181365aacfd0263833f3">PWM_OSSUPD</a>;    </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_pwm.html#ab744e637e8d85eb4dca22cc613b4acdd">   89</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#ab744e637e8d85eb4dca22cc613b4acdd">PWM_OSCUPD</a>;    </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_pwm.html#ad08422a44809b9e6b3641a7586ea9e49">   90</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#ad08422a44809b9e6b3641a7586ea9e49">PWM_FMR</a>;       </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_pwm.html#aaf36a57f90e6a531613b2536c6d71649">   91</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      <a class="code" href="struct_pwm.html#aaf36a57f90e6a531613b2536c6d71649">PWM_FSR</a>;       </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_pwm.html#ae961dd7529806be344654c9a320e4a06">   92</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#ae961dd7529806be344654c9a320e4a06">PWM_FCR</a>;       </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_pwm.html#a551b45c4c2b85f3b33f69646bddccd7f">   93</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#a551b45c4c2b85f3b33f69646bddccd7f">PWM_FPV</a>;       </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_pwm.html#ab973843f82b414491c37b9914c497d56">   94</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#ab973843f82b414491c37b9914c497d56">PWM_FPE1</a>;      </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_pwm.html#a67a6028d08635a1ee84c840d17160ea1">   95</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#a67a6028d08635a1ee84c840d17160ea1">PWM_FPE2</a>;      </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_pwm.html#a1823db3468978991b73e878d603de39a">   96</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved2[2];</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_pwm.html#ab9a316c420ca43f8169efa58959f04ad">   97</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      PWM_ELMR[2];   </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_pwm.html#a2f06d3dbebc56c0ec46e325bddf2a0ed">   98</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved3[11];</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_pwm.html#a1fa940ed089b84eb01cc781fb870cfac">   99</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#a1fa940ed089b84eb01cc781fb870cfac">PWM_SMMR</a>;      </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_pwm.html#a911ab805491188de9a1ca47f5a724b28">  100</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved4[12];</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_pwm.html#a7043e8b70da72aeba1df02ab056aaff0">  101</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#a7043e8b70da72aeba1df02ab056aaff0">PWM_WPCR</a>;      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="struct_pwm.html#a9a4b4be0e2348175bc4f2d1660e81bdb">  102</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      <a class="code" href="struct_pwm.html#a9a4b4be0e2348175bc4f2d1660e81bdb">PWM_WPSR</a>;      </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct_pwm.html#a5158eb381146eadd389f59716772c771">  103</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved5[7];</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct_pwm.html#ae742ac08b859c99461a8cf6a32d66f8a">  104</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#ae742ac08b859c99461a8cf6a32d66f8a">PWM_TPR</a>;       </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="struct_pwm.html#a163e4c1f3ad51601386a21d02a7aa8b5">  105</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#a163e4c1f3ad51601386a21d02a7aa8b5">PWM_TCR</a>;       </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="struct_pwm.html#a0ac152fc2dfc5994c48af92b0ea92212">  106</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved6[2];</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="struct_pwm.html#a7e5497bf9db929d588bc3add6b885b09">  107</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#a7e5497bf9db929d588bc3add6b885b09">PWM_TNPR</a>;      </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="struct_pwm.html#a2ca9443265f4f53b8b011a5338040e6e">  108</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>      <a class="code" href="struct_pwm.html#a2ca9443265f4f53b8b011a5338040e6e">PWM_TNCR</a>;      </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="struct_pwm.html#a3a96eff2b1962292d4dc9656faf4264b">  109</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>      <a class="code" href="struct_pwm.html#a3a96eff2b1962292d4dc9656faf4264b">PWM_PTCR</a>;      </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="struct_pwm.html#a7e8539913c8f748958c9fb1f9d8e128a">  110</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      <a class="code" href="struct_pwm.html#a7e8539913c8f748958c9fb1f9d8e128a">PWM_PTSR</a>;      </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="struct_pwm.html#a2ccb9088df1b35c589bdf03b7146224f">  111</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved7[2];</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_pwm.html#afdd18e1cf61d0d3b57ef6a77ba5e82ca">  112</a></span>&#160;  <a class="code" href="struct_pwm_cmp.html">PwmCmp</a>     PWM_CMP[<a class="code" href="group___s_a_m3_x_a___p_w_m.html#gace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>]; </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="struct_pwm.html#aa2470b22be2b32cdc3efd3215d828ee4">  113</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>      Reserved8[20];</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct_pwm.html#aa875ec8104e2b466638578d153b53861">  114</a></span>&#160;  <a class="code" href="struct_pwm_ch__num.html">PwmCh_num</a>  PWM_CH_NUM[<a class="code" href="group___s_a_m3_x_a___p_w_m.html#gaac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>]; </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;} <a class="code" href="struct_pwm.html">Pwm</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* -------- PWM_CLK : (PWM Offset: 0x00) PWM Clock Register -------- */</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gafd838365b1e8ff1cd90d647ab9f91bc8">  118</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVA_Pos 0</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga89c8665c750fe9e496bb150cfac30cd6">  119</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVA_Msk (0xffu &lt;&lt; PWM_CLK_DIVA_Pos) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga16461ed8470a94e042b6b0c7b1eac316">  120</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVA(value) ((PWM_CLK_DIVA_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVA_Pos)))</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1c7994ea88a42a5f7e712d13777a421c">  121</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREA_Pos 8</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gadbb35b3639a0d9d55ca300d6d3bca442">  122</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREA_Msk (0xfu &lt;&lt; PWM_CLK_PREA_Pos) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad3ac408ebfd0225cef38195e24868d97">  123</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREA(value) ((PWM_CLK_PREA_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREA_Pos)))</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4ad68719957eb425c8c4dc8c35a891b1">  124</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVB_Pos 16</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0f10b800816f89c333627527117fdf61">  125</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVB_Msk (0xffu &lt;&lt; PWM_CLK_DIVB_Pos) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga78313c3c81971a4d15098efafe65705d">  126</a></span>&#160;<span class="preprocessor">#define PWM_CLK_DIVB(value) ((PWM_CLK_DIVB_Msk &amp; ((value) &lt;&lt; PWM_CLK_DIVB_Pos)))</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad7eafce0edf069cbeca5d806e5b8ae8d">  127</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREB_Pos 24</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga018cb44fee3f5be1802a35baf46b8a25">  128</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREB_Msk (0xfu &lt;&lt; PWM_CLK_PREB_Pos) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9e8fe1e42e8c243737138f76d097056b">  129</a></span>&#160;<span class="preprocessor">#define PWM_CLK_PREB(value) ((PWM_CLK_PREB_Msk &amp; ((value) &lt;&lt; PWM_CLK_PREB_Pos)))</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* -------- PWM_ENA : (PWM Offset: 0x04) PWM Enable Register -------- */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga77c0afa3572c801d2b6cd0290b28aa4b">  131</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0a4948f507b7d676ab5b011710d94d5a">  132</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8de33fe21d0568c5af66072ea224b374">  133</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa51ecf03f17443c907a60d29f7e63ffb">  134</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae24ecea00b01cf7a83cca9dcfa108ab5">  135</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga27a9f9bbbdbd68785f3a75bb698201c2">  136</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab9c7284ca22be7613042dae5eef7fbda">  137</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0e33e16f05bc276a3883236214a6f580">  138</a></span>&#160;<span class="preprocessor">#define PWM_ENA_CHID7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_DIS : (PWM Offset: 0x08) PWM Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4091417cf1ab606fbb4763bb93ba4740">  140</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga018c7471f812f9bbbfb758e7d1d95a35">  141</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga74c86b68ac70aee9bb151eae80a19190">  142</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga036f740d5b634027628c0f87918132d1">  143</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7b012801174274ed18278cdb4b2e194c">  144</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac29f5c126e69dae831235a8eb7283e58">  145</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga20a1c14e75e48ccc005661937d3340d2">  146</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gacaf6c14e27e2f2046fd63f68d0f53de9">  147</a></span>&#160;<span class="preprocessor">#define PWM_DIS_CHID7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_SR : (PWM Offset: 0x0C) PWM Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8a0feb323f0888fcc4eb26f8475021e8">  149</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga02d055995397c049308dbbbc862d2b3c">  150</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad0340aa3419df5dd39b9cd56c4b98862">  151</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab8c704ff17cd4890571f8794c0ae0ecc">  152</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3e083cc3d8706f42cc56a6d13c2d5666">  153</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab0b93844d5b6acb682adda0b887bbf7a">  154</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga62dfc8a49a47e8b39fff663b0352879d">  155</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gafcbbbfd9e91ce75ed48b05ead3fcdc9b">  156</a></span>&#160;<span class="preprocessor">#define PWM_SR_CHID7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_IER1 : (PWM Offset: 0x10) PWM Interrupt Enable Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gacec10dad8055a8b5b3c7d901efc11c44">  158</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gadf1bd2e8c79a879b4137063f1c78db41">  159</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa396fa0bb6991b994c66401939fdabc8">  160</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6a7cf8ae79684535dd2b5461dd9dae96">  161</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga63f1cc13aeebf24f03d99bc16d8932eb">  162</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga72b50d7ae0e6ca39474fa9857b811f3e">  163</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga38694ac77abd6f0897b86d3ee5d2fd23">  164</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga999b320a6034279891c1933520a49c6b">  165</a></span>&#160;<span class="preprocessor">#define PWM_IER1_CHID7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gadddf859bc39129c1ea60d629dec93bb4">  166</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaba6b66691e3a876e5b8307b16f579550">  167</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9694d6928071c3f4655ebabbcc6dbca3">  168</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab9b0794397320c6bed971ab0a638f6c3">  169</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0bf8a80f4c319178832937445bace0d8">  170</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0ceb8987535288ac7a726c64e052b570">  171</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae624855effbfc4c4a78ce5a96de57f3d">  172</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga71def8695ee815cebde46257e4afe923">  173</a></span>&#160;<span class="preprocessor">#define PWM_IER1_FCHID7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_IDR1 : (PWM Offset: 0x14) PWM Interrupt Disable Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaac74a9e06fc4dd8a1c2e30bcaaa6dd17">  175</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga80cc87b54b89b298d6bf32700df8cb9a">  176</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga668fe202fa0cdba3d8e740339740a455">  177</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5436d6d3d46e185a265960da08b61718">  178</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gadb5b6a4d7119b71f2441f6222e3f5ba9">  179</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga79e8777d711ccd6767fb26770997b605">  180</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga299051b716fde1ac1eda5a0ffa3a52bc">  181</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3aac0a740d849a51ca0dd068eb01c41d">  182</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_CHID7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5d0b864d7c46d711e67f258576bdb695">  183</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga976e7c6018476e56eb5499fe014ecd91">  184</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae1441d80727769a23cf3938e11040fe2">  185</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaba474b42f512547290bc189f1241469a">  186</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9016528218c059d9301f99913de5ed2c">  187</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5ffecce68aa996254e2ea075786571a4">  188</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga75f13e4c8108bbaf039220d58c25658d">  189</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae7a212e3958a43bd0900606487d72255">  190</a></span>&#160;<span class="preprocessor">#define PWM_IDR1_FCHID7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_IMR1 : (PWM Offset: 0x18) PWM Interrupt Mask Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9ee97f78b7948e40e46566ffbbcbe47c">  192</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga828ed6030cac5bfa5316be0546d17d94">  193</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6f1acc4c35ff8edd7f942f7373df293c">  194</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga2e15587fb7becf372540aa69cb05eb80">  195</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabdd87e93f752ff76a0fa67272ef0e301">  196</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7721c2729a6a6ec3293dfdb0ba19f138">  197</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0066af181fd430901456b26c8da0e77a">  198</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabb60d9280c8d9e4ec9a36e0e6c80ec46">  199</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_CHID7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf36c2ed812ff1a0db8cdf19b99a638c5">  200</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7b1b162661cc04e05022140e326c28de">  201</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6186867169ba180d0a2d5577ffdc7ec9">  202</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac76de31d226d65cee7647b5528702f38">  203</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga03b50e5278498b9f0ba55442393ea646">  204</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8ca0ce6afbbb3618fc89d9bf369a5cfe">  205</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae88a5c93f92a736ed08feb0895863631">  206</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa10c73c2660bc4630bfbe3e91d57a80f">  207</a></span>&#160;<span class="preprocessor">#define PWM_IMR1_FCHID7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_ISR1 : (PWM Offset: 0x1C) PWM Interrupt Status Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9a88a70dbfc521ccca132513e74e24df">  209</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga59c811d09679a3521831806584ba9e78">  210</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga877d53e5a7f56b6fa1a120a152504a75">  211</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa9bfd7b941b6dd602ec557c93b048b7c">  212</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad4f857620a016b929b26bd0101657455">  213</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga02ce524898cbb3b7630d827296958941">  214</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga59a685cf86258386000d349f28a9b446">  215</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga27782b1c457d2b7a735e55aa543aae0d">  216</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_CHID7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga57d6aa67fe3a37f1fa0ab36d04be164f">  217</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga440b312b3cdf88e66ac626741fbc5427">  218</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaff4258f3fafae81aa9d871e8bf9d656e">  219</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad44b49b584c2c3f42c4b3ca78d9e86bf">  220</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae7c933a88e1a8149ba4721a35b6a5afb">  221</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga27a588dbe8461f8e6d4fa84a5ef9e5df">  222</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa3f858db98a770eae222429693d92721">  223</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaee3018680c81176c314838329a991ff8">  224</a></span>&#160;<span class="preprocessor">#define PWM_ISR1_FCHID7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_SCM : (PWM Offset: 0x20) PWM Sync Channels Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaba5a800dc0108c6efdf60e6e87946071">  226</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8238b59e1eedc70791a3c2ac21b6198c">  227</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga10d1db9baeea99e727a31c8968e3a5f7">  228</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga58c6cd52a750aa0343f28d6fccc7e077">  229</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae1b8c8085605ec38953bf2f4d29eaa48">  230</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9738019aac1a5de5c58f6afc6ad210d5">  231</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga25a7a8154757e8d0c5e7cb9079f590e5">  232</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga708690c2216aa8bcb9b67524e9aec6c4">  233</a></span>&#160;<span class="preprocessor">#define PWM_SCM_SYNC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gadbf2544fbd7ecd39ee57719c9cf3ff17">  234</a></span>&#160;<span class="preprocessor">#define PWM_SCM_UPDM_Pos 16</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae3588984289a0472559bc899f4d5d6c0">  235</a></span>&#160;<span class="preprocessor">#define PWM_SCM_UPDM_Msk (0x3u &lt;&lt; PWM_SCM_UPDM_Pos) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga07abbb7fd1bdf195ef742e35afb09eb6">  236</a></span>&#160;<span class="preprocessor">#define   PWM_SCM_UPDM_MODE0 (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8d1b5e8907d68adc1a06118c8683fe42">  237</a></span>&#160;<span class="preprocessor">#define   PWM_SCM_UPDM_MODE1 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabbf6218250178d29f413eec64ff66ef1">  238</a></span>&#160;<span class="preprocessor">#define   PWM_SCM_UPDM_MODE2 (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1264bf08a1e9bccb101711725529f141">  239</a></span>&#160;<span class="preprocessor">#define PWM_SCM_PTRM (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8319d1558b11a46e1b0f77db3ef3d2a0">  240</a></span>&#160;<span class="preprocessor">#define PWM_SCM_PTRCS_Pos 21</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae9dd366737be0232f74583c2232b8876">  241</a></span>&#160;<span class="preprocessor">#define PWM_SCM_PTRCS_Msk (0x7u &lt;&lt; PWM_SCM_PTRCS_Pos) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga07be61c3ff901842ad052eaae33e4ecd">  242</a></span>&#160;<span class="preprocessor">#define PWM_SCM_PTRCS(value) ((PWM_SCM_PTRCS_Msk &amp; ((value) &lt;&lt; PWM_SCM_PTRCS_Pos)))</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* -------- PWM_SCUC : (PWM Offset: 0x28) PWM Sync Channels Update Control Register -------- */</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gacad27e1647e1d8274a07c4212e6c63ab">  244</a></span>&#160;<span class="preprocessor">#define PWM_SCUC_UPDULOCK (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_SCUP : (PWM Offset: 0x2C) PWM Sync Channels Update Period Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaecca905f6dcaa6990dfca85331fed831">  246</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPR_Pos 0</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga42e79603be90932d4a539f0414c8c027">  247</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPR_Msk (0xfu &lt;&lt; PWM_SCUP_UPR_Pos) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1fb56fd3ffaeddc93632bc07b0c3e950">  248</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPR(value) ((PWM_SCUP_UPR_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPR_Pos)))</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5a6fdc1b70b29acea060b5bbd14f5f5c">  249</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPRCNT_Pos 4</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae5b2ddfd6f0cceb76e954d3879e0af41">  250</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPRCNT_Msk (0xfu &lt;&lt; PWM_SCUP_UPRCNT_Pos) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga05b418ca774b875b519254c4473544bf">  251</a></span>&#160;<span class="preprocessor">#define PWM_SCUP_UPRCNT(value) ((PWM_SCUP_UPRCNT_Msk &amp; ((value) &lt;&lt; PWM_SCUP_UPRCNT_Pos)))</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* -------- PWM_SCUPUPD : (PWM Offset: 0x30) PWM Sync Channels Update Period Update Register -------- */</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga062cef0f8665cc8a0374a4ee3bcf7305">  253</a></span>&#160;<span class="preprocessor">#define PWM_SCUPUPD_UPRUPD_Pos 0</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabccff81cd80055e4a74e218b0b5f0345">  254</a></span>&#160;<span class="preprocessor">#define PWM_SCUPUPD_UPRUPD_Msk (0xfu &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5e3534269b1c6a9b346fb9c941a8e980">  255</a></span>&#160;<span class="preprocessor">#define PWM_SCUPUPD_UPRUPD(value) ((PWM_SCUPUPD_UPRUPD_Msk &amp; ((value) &lt;&lt; PWM_SCUPUPD_UPRUPD_Pos)))</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* -------- PWM_IER2 : (PWM Offset: 0x34) PWM Interrupt Enable Register 2 -------- */</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga80cfa2e47a93ae5d84efefd8bef8bf84">  257</a></span>&#160;<span class="preprocessor">#define PWM_IER2_WRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4f8b5ca9b23c793b4e1d2108aa1c932a">  258</a></span>&#160;<span class="preprocessor">#define PWM_IER2_ENDTX (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad552f0a929ac5c415fce8a1cb67312e9">  259</a></span>&#160;<span class="preprocessor">#define PWM_IER2_TXBUFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga953a62894cdd41fbc9ce21d6017efd2d">  260</a></span>&#160;<span class="preprocessor">#define PWM_IER2_UNRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0d36911f0ab55b9c3a3c5c74cfe952d0">  261</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaf86f969f8c5bf773eb2b16c06206b4f">  262</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga18263d30e12ee83892d12a627bd5b2d9">  263</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf76789bb910bb6be7e33f80e7ab61478">  264</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad34069cf0d0a952ec93e25ab6e0393f0">  265</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac85a721c9751d05ea064ca180b45d98a">  266</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5a109538ada1094ded88aa1e09d0aca6">  267</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa9a7c0c83f409e3d87e205bc17d3c5e5">  268</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPM7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf396a39569076b54e9a66a796b9d293d">  269</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9967f725c1d96722b8fad64a5f64aa5f">  270</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae667128f8fa9c5f9bbd69e95e1048d5b">  271</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8102890a171428ceb327609ef13a6fbe">  272</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga58f7af77460aa19da719827f6fbf8ed8">  273</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaffffa6f11a120f504a27311afad72182">  274</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4540e6876cf084b0b43a3babddcb6eeb">  275</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga61e0f7f0a72e26960e25d864347fd490">  276</a></span>&#160;<span class="preprocessor">#define PWM_IER2_CMPU7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_IDR2 : (PWM Offset: 0x38) PWM Interrupt Disable Register 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga98ee7de3368f975b0eea10fcefb8c2f2">  278</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_WRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0e11b83a4bd515bd2e3e01b29103658c">  279</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_ENDTX (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae5b4dc7bb35420a3a2abc03d061e0365">  280</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_TXBUFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga94428564f270df1c0e1605970f49f669">  281</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_UNRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab45de8d48554f6be73fd3e08949cea86">  282</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac6f97bd578e09de48d19582ba4d00e96">  283</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae7e538a4712ff4289a80c371e32fa69c">  284</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5b6201a3eeb9896bdb992a8fe2abdee3">  285</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf26d7d76c444b2109535e143c1e18e77">  286</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaeddaa7bca051fe5112906cd2c9393cd">  287</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8cd11a0634a985265b9aade0459a91e6">  288</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabc7b93057992ff6fc2052969a73a7654">  289</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPM7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga127c7d3f21eebb3c2404e5295c373567">  290</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5c5a299736bbcce28d62a005a967fd6d">  291</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8c4148bf2bb9caba0bcab82cd29f5019">  292</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga07119f650f026cfc4c411d07c1944889">  293</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3342a146f8a948c8f0af9d0c46b05a99">  294</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac63645d38973d3aa9467ab216d8cdf5d">  295</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad620b71a34180707bcdf2f9da09ee749">  296</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaeb08f9b69c0bb9eacf4667c27e94549b">  297</a></span>&#160;<span class="preprocessor">#define PWM_IDR2_CMPU7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_IMR2 : (PWM Offset: 0x3C) PWM Interrupt Mask Register 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga81e160d048da79f139239f215faa2ac7">  299</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_WRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1f069ff0b9922805af2523077d02a766">  300</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_ENDTX (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga37580230d5091796bcb9f697016e0cf1">  301</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_TXBUFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga85e7cc43a764e203d90db792459a49c7">  302</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_UNRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga37414bfbc6978c6fe9b00fa217792ca5">  303</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3ea81ef42b970526d8bbd56cb4b5d423">  304</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9c940d51b51456920df0a6a30166023d">  305</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga2106152052701756a91b5189fb60dcea">  306</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaa95dd3bb04cc7fdd7affa78ad408a42">  307</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga82183a2b2704e9c4c33a9190303c6dbe">  308</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga99dda52ca8fbf33351bcd40f7613d8fd">  309</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga17da40db8d060c5b8c549373979ba5d6">  310</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPM7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gadd9fe93ef57317fb571b13fb3f02acce">  311</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga85320c2964e2273799154cbb6df51f85">  312</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaabbf03b3890a7cd9119c68c26c5fbb9a">  313</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga572a55bdb93d2b19940818b363020729">  314</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga07e94e5f08d7ededb0365897d87afa87">  315</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga633f24c044b3b8358d110b14aba452f5">  316</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7ae09ceed0ec6e5a56c4231c5a36a0fb">  317</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaef112cbcbce269750a6c549c01becafb">  318</a></span>&#160;<span class="preprocessor">#define PWM_IMR2_CMPU7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_ISR2 : (PWM Offset: 0x40) PWM Interrupt Status Register 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab0d3d12903c694f9effd628984b7d198">  320</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_WRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga648f693d62d92478abfa646b00f9eb2c">  321</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_ENDTX (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae16bef3d250f5ace90dc6ad075d1c7d7">  322</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_TXBUFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4f891ac664df435c654fac36302a55e4">  323</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_UNRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5045773e8d5d53f330ed573b419623e4">  324</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf3e6a85fe528741a0a1c32a8a8bb3755">  325</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga26aa7d6e543c00c9b4c5e5ba6c89a20e">  326</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae70463799be2768ca584ccdb80f89257">  327</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3c9fd7834754a7d163c36dfecb729558">  328</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac8cc637e69f50bd5682836481a62e263">  329</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga65a1ca405f983245488c8d2a490ce122">  330</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa9288ab7206493566c1f4823a40906da">  331</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPM7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga31f013f1f640aef78a30bedbb45bcd7a">  332</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0e3b8371adc4fdd3c09e92b64d7f80bf">  333</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab580d9ce9fe7ad120ddb0ce37af4a032">  334</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae36833b4a117c2855f8a1f23aa6b7c21">  335</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaba0de560e45856c32c10b0f8999d0638">  336</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga569332e5e110b0690938fe2dc211fa3c">  337</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga62eebe660ee3605cf6488686a2aed84c">  338</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga23f4a640d8df4bcf64a7be7bc7041f9d">  339</a></span>&#160;<span class="preprocessor">#define PWM_ISR2_CMPU7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OOV : (PWM Offset: 0x44) PWM Output Override Value Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae6ff439e0779f5f91ca132cd943648b4">  341</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3e6776a2f64781a242093125db11b9dc">  342</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaa354da8e120d09e39c8917d54dd0d31">  343</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga074772692beb617e0cda4ac7cb69e214">  344</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab9e95ad818ce98885f45978a0c71e29c">  345</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab112fc60b3cf3d21dda5d741b6fe71c9">  346</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf8fda463354d05e3747c5065418ecc7e">  347</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7c651f8ed17b3ed180540a028de40257">  348</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa28d79c8662129fb9f656199e0c77ff9">  349</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7fde71f06f7907e95816dc62b79a48e6">  350</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae96833b545645028bb8085ee770f712b">  351</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0f9f80a389f9b126dddbe088c413c859">  352</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga327de6a28f8a30b31c6c6455126292c2">  353</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae5141b910b52cef4d082e5f0ede6ef52">  354</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga55f3071336c0c1531da77581e5eb4ea0">  355</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad297c1e31ff6c1de338d04ff6706b808">  356</a></span>&#160;<span class="preprocessor">#define PWM_OOV_OOVL7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OS : (PWM Offset: 0x48) PWM Output Selection Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga25f8b6e5987a53e6f03c4a28b00fd809">  358</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf2d959066b2b74f028b75b4cef458006">  359</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6ea1c76332c521897e0888298fa86f28">  360</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabb61ef4930de967d5130142686da648a">  361</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga58d395697a3f5c06b9c9cd3bcd6c5b23">  362</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3173864fd14a5c8f7404a1724d6bdb90">  363</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga095ab776f014b102423fff80e23da7d0">  364</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1e355f8bda68ca304888ab876af2f385">  365</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac5e0b471cd3204dfae585a01b6a1e851">  366</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga115f4e7c105beaee094189329a78b554">  367</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga535f3886f72b58bcbf46a36a96c3c81f">  368</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5ee0efb0c79c2dc5afdc67fe709ce250">  369</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7f2ae0c63356a528398746fbdb6e8a03">  370</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaeaf8cda24498bd41a4687b0f7cf09e8c">  371</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga42248af5ca928602adfc8abc623a3786">  372</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaced6b262ae30a353f4161f2b1c167fd4">  373</a></span>&#160;<span class="preprocessor">#define PWM_OS_OSL7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OSS : (PWM Offset: 0x4C) PWM Output Selection Set Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6b23c4f15ea5bb0ec47783c25aa9e237">  375</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8dace49061f8c9618e0aa69286efaf67">  376</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga45be524b44aa437dd5b450c73453673e">  377</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac3dd2a5be39e742b7fb03897a7469460">  378</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad395223d5e5071c4120b1a6736b57005">  379</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3104a31644487e77bc0f68f71d1eed36">  380</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab648eb63ee58ad993496bd799231d17f">  381</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf0c2ea961668cf5e0fc9424da24df509">  382</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaf27227163d1b122a0851ec9e8ca8675">  383</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7d2aa22a2ea9308f31791f9df7d568df">  384</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga17b4e9807df91f7e90f0137b1af1b411">  385</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga449887747a9e6596f5ae12b16018d485">  386</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac0ba3f0b933a97968b16d4b7fd719a75">  387</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga58c90fed6f96ae6c70b554386f65caf6">  388</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5eef38e2a7ce22b2d35acd93b1f6b98d">  389</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8b0eb096197626a4ee15c7e9f6521676">  390</a></span>&#160;<span class="preprocessor">#define PWM_OSS_OSSL7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OSC : (PWM Offset: 0x50) PWM Output Selection Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7e8bd8aaa8a760a9801f47dc4eec6303">  392</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga27bd1571e08fa6f9365471735b389044">  393</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1636c8fa741f023032b2e32029ed7348">  394</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1655a5d0e0ec43389976542ca2cf1e86">  395</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6bfa21b0863bb183983e1c46e6bad7b9">  396</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga984a864782984efcd1c17a4d0c723c36">  397</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6948d9a15cb38d7ac43c0a61dcb5c751">  398</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabee7c8370dec9ffeb0a19d224935f66f">  399</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga806e103e8db2498f0bde225ca98c6c62">  400</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gacdf59242655abf415765e59bc22c1e3b">  401</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga24f8a22b816cc12034d75e9ad8c36cbd">  402</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga705966b35a8986fdd48a787130c95e18">  403</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae2fba0d889955233babcdb4d82ae03b2">  404</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gada1bd0d3222599eb3d6dcfebe7a45348">  405</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabf9cc4c9186b0d468fb1e982e303ec3f">  406</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0cde2046e02f6d879eb3d2212a67cf5f">  407</a></span>&#160;<span class="preprocessor">#define PWM_OSC_OSCL7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OSSUPD : (PWM Offset: 0x54) PWM Output Selection Set Update Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaf27588b697195288e1645c01de1aa8a">  409</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga2fb78ee3b72236f21a37dcf5c45f6347">  410</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabd9957d849685620c2b1386135c01bfe">  411</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga205af3b8a9ec5ffab21ef4cb55df79bf">  412</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaea44a0f31de921990c9b7a865d083b2c">  413</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaed26258afad054348dfd058c72f092ed">  414</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga056d20b968f3a13407d2bc0521c06b45">  415</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3770d555fca08fd327091232777b2164">  416</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac35e76bcb2b7795022e5117eec690bfc">  417</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3326e4bb5f84da296e7ac992ac029553">  418</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3e9d15e834de3bb5db7f1549d86f1a57">  419</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga2e53b31cb8b3a9ce73db36088eb131f1">  420</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaf279943fa51227e0d1f7e60ff75ee5f">  421</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga812a26bdb26d4f3e07558f6e77dfa6da">  422</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga062c5f90d527844a38a67a939f0b3bc0">  423</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9e79913690029a603ddbbcc21521f394">  424</a></span>&#160;<span class="preprocessor">#define PWM_OSSUPD_OSSUPL7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_OSCUPD : (PWM Offset: 0x58) PWM Output Selection Clear Update Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf19f80cf218be24bc6d033802d46735d">  426</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7520de992c0db573287f89908f651fa7">  427</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga09453efb5b8e52407f7e5e822e427272">  428</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga775e037072deb539a7e9f50a2b4b35b8">  429</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf8e0bbfae4cd09a74e444040c2ae8c40">  430</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac293ee61a086e239c452167bcf878bf9">  431</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga2a81207400a6e100dd65348975fd723f">  432</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga939377bd30f6ee14d574c9ed2d569ca0">  433</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaee4ddd7412fdfc47dfb81c44b81df30f">  434</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaec215d05bca7caec5091a8d90a7e777f">  435</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga193aa5a47d8158d172b4fb8a9d676a7c">  436</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9a71cf7ec9223cf781b0684f601c4643">  437</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga10e90ba83aa2087e387aa21cacc82142">  438</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga28a7118757f2d045b85c66ca38be56ad">  439</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf327fb53911756246bdaf45cc5ec0738">  440</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPDL6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga17c2eb1be69da60f5ce0078bc80f79ac">  441</a></span>&#160;<span class="preprocessor">#define PWM_OSCUPD_OSCUPL7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_FMR : (PWM Offset: 0x5C) PWM Fault Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaafda9a8aefe508ed618db6b0d7f221fd">  443</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FPOL_Pos 0</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga68e0dfb24ebce067ba3f136672da8cbb">  444</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FPOL_Msk (0xffu &lt;&lt; PWM_FMR_FPOL_Pos) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gacddaf8401cea31513467570b92aef719">  445</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FPOL(value) ((PWM_FMR_FPOL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FPOL_Pos)))</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gacb6ec8c475004c1c6e08d7e5577789a2">  446</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FMOD_Pos 8</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8e8048bcc1d303fea3232cebe782730f">  447</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FMOD_Msk (0xffu &lt;&lt; PWM_FMR_FMOD_Pos) </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa4e5770a33ef31d1f805ccb5c914d98c">  448</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FMOD(value) ((PWM_FMR_FMOD_Msk &amp; ((value) &lt;&lt; PWM_FMR_FMOD_Pos)))</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga22a6c9843313f55b7aac95c522a55f83">  449</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FFIL_Pos 16</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3eb9a9873718d4de4ab8016c38a4fd30">  450</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FFIL_Msk (0xffu &lt;&lt; PWM_FMR_FFIL_Pos) </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad18673d610bbe3705b20be59eaebe74b">  451</a></span>&#160;<span class="preprocessor">#define PWM_FMR_FFIL(value) ((PWM_FMR_FFIL_Msk &amp; ((value) &lt;&lt; PWM_FMR_FFIL_Pos)))</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* -------- PWM_FSR : (PWM Offset: 0x60) PWM Fault Status Register -------- */</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8cab7b9a14a97987c4ce2cd79bb71d30">  453</a></span>&#160;<span class="preprocessor">#define PWM_FSR_FIV_Pos 0</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab90ff794843da9f1701ae359a063c0e6">  454</a></span>&#160;<span class="preprocessor">#define PWM_FSR_FIV_Msk (0xffu &lt;&lt; PWM_FSR_FIV_Pos) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga20071978cef798a324e7013e10e855fe">  455</a></span>&#160;<span class="preprocessor">#define PWM_FSR_FS_Pos 8</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabca73a5219e79e2cef1417d2085fc37a">  456</a></span>&#160;<span class="preprocessor">#define PWM_FSR_FS_Msk (0xffu &lt;&lt; PWM_FSR_FS_Pos) </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_FCR : (PWM Offset: 0x64) PWM Fault Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac9db555297dfc8e34241e67be8e91a6e">  458</a></span>&#160;<span class="preprocessor">#define PWM_FCR_FCLR_Pos 0</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga18b106c3333dda59d174be43cfa1f1cb">  459</a></span>&#160;<span class="preprocessor">#define PWM_FCR_FCLR_Msk (0xffu &lt;&lt; PWM_FCR_FCLR_Pos) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gafd1a37797e7e5cc1256b587608743d13">  460</a></span>&#160;<span class="preprocessor">#define PWM_FCR_FCLR(value) ((PWM_FCR_FCLR_Msk &amp; ((value) &lt;&lt; PWM_FCR_FCLR_Pos)))</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/* -------- PWM_FPV : (PWM Offset: 0x68) PWM Fault Protection Value Register -------- */</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga52ac452ce064dca4d269fef9e5c7e4e6">  462</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa406ca24fe7babfdb55af840881fcc1f">  463</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad07f5953cf5b5fafac381f55d3ffb0a9">  464</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa720a27e9550c4c44ed1f6521822dcbe">  465</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaee2cf67d253462e44eca8dd450a2c92f">  466</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3793da0c6354215643193ab8992fcd3d">  467</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga72fd3d23d0844e3505d13a0374ceef9d">  468</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3eafbe3b06ad6dc135dc5def2abfce59">  469</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1b449e705ccae7bf00053d0354e6fe12">  470</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVL0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5f83d9e504c1201f5931e351bf30bc5b">  471</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVL1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga030ea07087e4890e1e41ab6206ed16bf">  472</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVL2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga67cd2978c481b43ed8107bfea17c567c">  473</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVL3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga58e14ec41beb13b7f76beaa50c638cdf">  474</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVL4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga70358c15ad3086ac9a00a497cfadbdea">  475</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVL5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga46f57a009bdfbdbbc24b78a4a2ac5f4b">  476</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVL6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga282f7bf024325661130626a11c9b2462">  477</a></span>&#160;<span class="preprocessor">#define PWM_FPV_FPVL7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_FPE1 : (PWM Offset: 0x6C) PWM Fault Protection Enable Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga57c9b3a49603a364f8b11c251a6b5251">  479</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE0_Pos 0</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3d8a8df582de7b620d44d917bd84aff4">  480</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE0_Msk (0xffu &lt;&lt; PWM_FPE1_FPE0_Pos) </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab4bae1f67788ab04757cd0bc9e3f634c">  481</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE0(value) ((PWM_FPE1_FPE0_Msk &amp; ((value) &lt;&lt; PWM_FPE1_FPE0_Pos)))</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac416f96e75e505972f0d6331af170547">  482</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE1_Pos 8</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6540f51dfbb2d11e79574c92a49d2f81">  483</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE1_Msk (0xffu &lt;&lt; PWM_FPE1_FPE1_Pos) </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1f31b55c4c4e89006c235f2d9d70a0c8">  484</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE1(value) ((PWM_FPE1_FPE1_Msk &amp; ((value) &lt;&lt; PWM_FPE1_FPE1_Pos)))</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga59fa78a0c40fd4fea01df4facbc96ca1">  485</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE2_Pos 16</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga436c65e2bec3bde52fcc695d3a80d806">  486</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE2_Msk (0xffu &lt;&lt; PWM_FPE1_FPE2_Pos) </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaef8ec84da9e52037b92300f944dfbdca">  487</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE2(value) ((PWM_FPE1_FPE2_Msk &amp; ((value) &lt;&lt; PWM_FPE1_FPE2_Pos)))</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3be3ddb66e2495845d1d19a4c370dfda">  488</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE3_Pos 24</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4cba7997995cb4786f4e0631989446ad">  489</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE3_Msk (0xffu &lt;&lt; PWM_FPE1_FPE3_Pos) </span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8e8e3239a5f88db0b563fe34a5f53eaf">  490</a></span>&#160;<span class="preprocessor">#define PWM_FPE1_FPE3(value) ((PWM_FPE1_FPE3_Msk &amp; ((value) &lt;&lt; PWM_FPE1_FPE3_Pos)))</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* -------- PWM_FPE2 : (PWM Offset: 0x70) PWM Fault Protection Enable Register 2 -------- */</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf7042f35328ac6991796c80fd7301ac0">  492</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE4_Pos 0</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8d57dd674e3e29db189e19c49d8e26a7">  493</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE4_Msk (0xffu &lt;&lt; PWM_FPE2_FPE4_Pos) </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaed7fb4de4d45b355283a4f48c1864e26">  494</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE4(value) ((PWM_FPE2_FPE4_Msk &amp; ((value) &lt;&lt; PWM_FPE2_FPE4_Pos)))</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabf61ac907759694ec77e54f750f232cd">  495</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE5_Pos 8</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaabf590c43cf197d50739768faffe8816">  496</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE5_Msk (0xffu &lt;&lt; PWM_FPE2_FPE5_Pos) </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaca68a9676f68efa295d13f2e0132ae6">  497</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE5(value) ((PWM_FPE2_FPE5_Msk &amp; ((value) &lt;&lt; PWM_FPE2_FPE5_Pos)))</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga449171f2422e1e54b1aa37731cd2f610">  498</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE6_Pos 16</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7a25af6337b3ca438e345b44c99207a1">  499</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE6_Msk (0xffu &lt;&lt; PWM_FPE2_FPE6_Pos) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga077e5262817900efc0af0e0e3ec7e826">  500</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE6(value) ((PWM_FPE2_FPE6_Msk &amp; ((value) &lt;&lt; PWM_FPE2_FPE6_Pos)))</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga59723dac487ea155fa975817f999835d">  501</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE7_Pos 24</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae3661fd6dfb60cac2c4552096a4324ca">  502</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE7_Msk (0xffu &lt;&lt; PWM_FPE2_FPE7_Pos) </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5d52d3a4c91f5e8b1c3addfcaee85231">  503</a></span>&#160;<span class="preprocessor">#define PWM_FPE2_FPE7(value) ((PWM_FPE2_FPE7_Msk &amp; ((value) &lt;&lt; PWM_FPE2_FPE7_Pos)))</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* -------- PWM_ELMR[2] : (PWM Offset: 0x7C) PWM Event Line 0 Mode Register -------- */</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga469a975b28cf04cd35f871f253b7a3b3">  505</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga08f6b7258c6bc91e429811ccd14a8310">  506</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabec0c8acd271024f3e167e644a3d2d27">  507</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga02f65ca00c0fbbfe5b44af28f6a73f63">  508</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5c0348a9525eb00101b564a982be4c8d">  509</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gafa8d31d1dfabab5ddc3c1d025f1e49a1">  510</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga88f1b104829914629dce9a552a3be037">  511</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga049921051c31567a21f2ca271a7c56c9">  512</a></span>&#160;<span class="preprocessor">#define PWM_ELMR_CSEL7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_SMMR : (PWM Offset: 0xB0) PWM Stepper Motor Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf1518a1da5a4c1b5d32067575f8a739d">  514</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_GCEN0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gada70734e4809b9886a051c44ae10bdea">  515</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_GCEN1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaa0261504ac7c82b86a6b96f4e871806">  516</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_GCEN2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga90752ee8dc020b74e6413f78daea536d">  517</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_GCEN3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga761056425aa02bd82bc39edfd3c0be2a">  518</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_DOWN0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9fac8e2f4988eb9487755679b524baea">  519</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_DOWN1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa322fea9ecaf5546b67cf9d9789f45e5">  520</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_DOWN2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5a71644058552a6fab433121ed7cbb81">  521</a></span>&#160;<span class="preprocessor">#define PWM_SMMR_DOWN3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_WPCR : (PWM Offset: 0xE4) PWM Write Protect Control Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0c519a2fcf5e2c16257d782d075ab6c3">  523</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPCMD_Pos 0</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5808d6cf04c4e5212002b099d4005be7">  524</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPCMD_Msk (0x3u &lt;&lt; PWM_WPCR_WPCMD_Pos) </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga56d93360b848ae878f968ec1de4f78a5">  525</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPCMD(value) ((PWM_WPCR_WPCMD_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPCMD_Pos)))</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gafa18dd34b9952720314eaac4d894f935">  526</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG0 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga22bbd2f5f339ce837464c918b42947e4">  527</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG1 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac162ea420e73732f2377033303f5513e">  528</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG2 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga2459c32b0e27b05eacfdd943c706fad5">  529</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG3 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga76c582a235a049238238cde31dffd8ed">  530</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG4 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa3d7f99067043f6c0384045de15cefe2">  531</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPRG5 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga75ecb09b0534c3d7d743fd515061015a">  532</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPKEY_Pos 8</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac53d9a5deef4b7978ed39cb2195ceb91">  533</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPKEY_Msk (0xffffffu &lt;&lt; PWM_WPCR_WPKEY_Pos) </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga37888e300dec55b413e04072f650e229">  534</a></span>&#160;<span class="preprocessor">#define PWM_WPCR_WPKEY(value) ((PWM_WPCR_WPKEY_Msk &amp; ((value) &lt;&lt; PWM_WPCR_WPKEY_Pos)))</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/* -------- PWM_WPSR : (PWM Offset: 0xE8) PWM Write Protect Status Register -------- */</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga559d91595e9dc987ce9b85428625ec37">  536</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga46c2d89aefda18e6d8a2fbf9233c8002">  537</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga232173f80b5d95a0dc3f3e3ed98973de">  538</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab2c27c13adebee1cdd31dfe24d11d747">  539</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5d1554655175492c6bf1cc86448650ef">  540</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0768cfcf47672715e0123a7fb345e3c8">  541</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPSWS5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8d57bf1b1bfac2bf2e2e752c5175df37">  542</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPVS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga92af4f31403a7b45edfd344b249ff40e">  543</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0356fdd944bdf6354e5bd9ae32517b67">  544</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7a12e5a417e07a06c23cba3e64b3ab6e">  545</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae30c95e1f9f0698094737ff0d0148ae0">  546</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga70f5378f620fbaebd02aedb7ef54c5fb">  547</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3b73f74236c8fefeb78205a385c9a895">  548</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPHWS5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0094684a5f44b6b03640baa9fdc6135f">  549</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPVSRC_Pos 16</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac48a1ab59a4e311dbdd1abba533a1ef2">  550</a></span>&#160;<span class="preprocessor">#define PWM_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PWM_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_TPR : (PWM Offset: 0x108) Transmit Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gade65a19bebe6ecad423d218df6aeac83">  552</a></span>&#160;<span class="preprocessor">#define PWM_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga84a5a6e4249705ac950ffd63cb133bec">  553</a></span>&#160;<span class="preprocessor">#define PWM_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; PWM_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga2c74dcd694d6cba1155aa99f597a1d1b">  554</a></span>&#160;<span class="preprocessor">#define PWM_TPR_TXPTR(value) ((PWM_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; PWM_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* -------- PWM_TCR : (PWM Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa7cf1e86a8519b4c8b2b6ecd12bb15c6">  556</a></span>&#160;<span class="preprocessor">#define PWM_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gafcc1ad1dbc2a00929ea7f339ad0f2e48">  557</a></span>&#160;<span class="preprocessor">#define PWM_TCR_TXCTR_Msk (0xffffu &lt;&lt; PWM_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga812fd2d7d77e23ec5cebc383e67a5cb4">  558</a></span>&#160;<span class="preprocessor">#define PWM_TCR_TXCTR(value) ((PWM_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; PWM_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/* -------- PWM_TNPR : (PWM Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4c5ecf3ad4bc6eed15d7a259b59043db">  560</a></span>&#160;<span class="preprocessor">#define PWM_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gadbc6f5712ef4476f930551d388988326">  561</a></span>&#160;<span class="preprocessor">#define PWM_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; PWM_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaffe8420f5ef4d8360e5025c3b25b4dd9">  562</a></span>&#160;<span class="preprocessor">#define PWM_TNPR_TXNPTR(value) ((PWM_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; PWM_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/* -------- PWM_TNCR : (PWM Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6b774054fcc0f9717d33fdd666c7337b">  564</a></span>&#160;<span class="preprocessor">#define PWM_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf396cdf840911f597fb39a4709a82e91">  565</a></span>&#160;<span class="preprocessor">#define PWM_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; PWM_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5b49c022f1e5d7cfbc67cffbcfd9d84c">  566</a></span>&#160;<span class="preprocessor">#define PWM_TNCR_TXNCTR(value) ((PWM_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; PWM_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* -------- PWM_PTCR : (PWM Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga445115e0d397edff33d41e2510b450fb">  568</a></span>&#160;<span class="preprocessor">#define PWM_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaf79353ee0db9ae2664265b679af8d3b">  569</a></span>&#160;<span class="preprocessor">#define PWM_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad69977ee8611b0dd1307082c40e0b3bc">  570</a></span>&#160;<span class="preprocessor">#define PWM_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga70554b6ded2744f8d32269e698bb53d9">  571</a></span>&#160;<span class="preprocessor">#define PWM_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_PTSR : (PWM Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7ddcd24c37d2d6239c3c7c2a06833c89">  573</a></span>&#160;<span class="preprocessor">#define PWM_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabb10fb15a8e51b25b72e730b4ccf4613">  574</a></span>&#160;<span class="preprocessor">#define PWM_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CMPV : (PWM Offset: N/A) PWM Comparison 0 Value Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4299c4528ffdef7d23c13e1e9a975bee">  576</a></span>&#160;<span class="preprocessor">#define PWM_CMPV_CV_Pos 0</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6f836e7af802c562b6c84db59f333e93">  577</a></span>&#160;<span class="preprocessor">#define PWM_CMPV_CV_Msk (0xffffffu &lt;&lt; PWM_CMPV_CV_Pos) </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga91c785b8594eae01c0c8b1c52b823f36">  578</a></span>&#160;<span class="preprocessor">#define PWM_CMPV_CV(value) ((PWM_CMPV_CV_Msk &amp; ((value) &lt;&lt; PWM_CMPV_CV_Pos)))</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga24cfa2d6b73b73550360250af30a5224">  579</a></span>&#160;<span class="preprocessor">#define PWM_CMPV_CVM (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CMPVUPD : (PWM Offset: N/A) PWM Comparison 0 Value Update Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga00d9ce6aa5ce448194cfda50721bd5b0">  581</a></span>&#160;<span class="preprocessor">#define PWM_CMPVUPD_CVUPD_Pos 0</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga814522233f8137b734c794b115c82d08">  582</a></span>&#160;<span class="preprocessor">#define PWM_CMPVUPD_CVUPD_Msk (0xffffffu &lt;&lt; PWM_CMPVUPD_CVUPD_Pos) </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga289a10af1c9e1d2817c5394ca5ab052f">  583</a></span>&#160;<span class="preprocessor">#define PWM_CMPVUPD_CVUPD(value) ((PWM_CMPVUPD_CVUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPVUPD_CVUPD_Pos)))</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga588c81afa5376f6abb27ce1dbe05578f">  584</a></span>&#160;<span class="preprocessor">#define PWM_CMPVUPD_CVMUPD (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CMPM : (PWM Offset: N/A) PWM Comparison 0 Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad3f9538f09a306acf682d98930f2a954">  586</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaf57626ea1939e8f352300ecf93be1439">  587</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CTR_Pos 4</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga32b8e7533c5db154116c6f8797e18bdc">  588</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CTR_Msk (0xfu &lt;&lt; PWM_CMPM_CTR_Pos) </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac20d4465cd3dc1f875cfe5060df67630">  589</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CTR(value) ((PWM_CMPM_CTR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CTR_Pos)))</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga081a29a209b1ea5b419265afa240cdaa">  590</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPR_Pos 8</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga7951fd10abe22d74f4c2c6e9802a3f2d">  591</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPR_Msk (0xfu &lt;&lt; PWM_CMPM_CPR_Pos) </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga42d54748d1536414c80dac1643bebbf1">  592</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPR(value) ((PWM_CMPM_CPR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CPR_Pos)))</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga836c4e58d85e35a123223da621292f63">  593</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPRCNT_Pos 12</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga2945c884ad4aab06150ae99c19542202">  594</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPRCNT_Msk (0xfu &lt;&lt; PWM_CMPM_CPRCNT_Pos) </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac3be5e55b87abd7e1687d9be77595a26">  595</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CPRCNT(value) ((PWM_CMPM_CPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CPRCNT_Pos)))</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga487940e89e6d4b4a554a13b88e876c83">  596</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPR_Pos 16</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaadd54a225ed379648b3693dfbcc56a15">  597</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPR_Msk (0xfu &lt;&lt; PWM_CMPM_CUPR_Pos) </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga133c06bab5d24a9d97b1c7f44c698ae4">  598</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPR(value) ((PWM_CMPM_CUPR_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CUPR_Pos)))</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga046611de8ee0cc576937fed666f286ea">  599</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPRCNT_Pos 20</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga2fbf78eae63da097297b020afcf6febe">  600</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPRCNT_Msk (0xfu &lt;&lt; PWM_CMPM_CUPRCNT_Pos) </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae1103977edb4f7f53e3050ded3900262">  601</a></span>&#160;<span class="preprocessor">#define PWM_CMPM_CUPRCNT(value) ((PWM_CMPM_CUPRCNT_Msk &amp; ((value) &lt;&lt; PWM_CMPM_CUPRCNT_Pos)))</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/* -------- PWM_CMPMUPD : (PWM Offset: N/A) PWM Comparison 0 Mode Update Register -------- */</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga63120711aff24e164abacbf8283ad2f0">  603</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CENUPD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa51d75e45c3eb87cf7a0c94d36919e29">  604</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CTRUPD_Pos 4</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae4963293459d57314102b2a14c2d9c89">  605</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CTRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CTRUPD_Pos) </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa7fb8523c1acf3002ed4e7e9097af440">  606</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CTRUPD(value) ((PWM_CMPMUPD_CTRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CTRUPD_Pos)))</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga172bcf93f25ed51f493dff85c9ab569a">  607</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CPRUPD_Pos 8</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9a42f6b4ac753fe27df637c3cfba9ec7">  608</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CPRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CPRUPD_Pos) </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga55aea1151db2640b6a1fafb9a7cc023e">  609</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CPRUPD(value) ((PWM_CMPMUPD_CPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CPRUPD_Pos)))</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga215cfa6f967c8c69cb03500156c783e3">  610</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD_Pos 16</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga54677fe388d0a3e54a38a078f36137bf">  611</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD_Msk (0xfu &lt;&lt; PWM_CMPMUPD_CUPRUPD_Pos) </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga62488dad3ad02edd4b9f10186f329f91">  612</a></span>&#160;<span class="preprocessor">#define PWM_CMPMUPD_CUPRUPD(value) ((PWM_CMPMUPD_CUPRUPD_Msk &amp; ((value) &lt;&lt; PWM_CMPMUPD_CUPRUPD_Pos)))</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* -------- PWM_CMR : (PWM Offset: N/A) PWM Channel Mode Register -------- */</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5badf58a9dad60e51cc93b3bd3b50857">  614</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CPRE_Pos 0</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa7cd448e4b8d4338768b6d3c01087a35">  615</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CPRE_Msk (0xfu &lt;&lt; PWM_CMR_CPRE_Pos) </span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga5d3f3920d928ba2aa52de186a445d0f4">  616</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga37ce0b9a18a244345e0bfa53ca090dae">  617</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_2 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa64626b14684edb5448046b2ba3ddcdf">  618</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_4 (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae7938e69e6d1c6f171c8f0cc14c18f61">  619</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_8 (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga891db67f708bac4e03b331dbe2b9b736">  620</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_16 (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab46686466d77516d464299debf2704d1">  621</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_32 (0x5u &lt;&lt; 0) </span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gabf069ffac1c8b10527ca0aa9172007f7">  622</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_64 (0x6u &lt;&lt; 0) </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga6a10a7bb26e066c5898b0e543488c024">  623</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_128 (0x7u &lt;&lt; 0) </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga9225f1847a5fd90ee574dcb2621d1837">  624</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_256 (0x8u &lt;&lt; 0) </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gab1f378d7d346306ac6c6db37fcbf3a4e">  625</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_512 (0x9u &lt;&lt; 0) </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gafaead3bc15fbccd0c23d23c9f357c33e">  626</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_MCK_DIV_1024 (0xAu &lt;&lt; 0) </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga8bc71e46b25f8e3523370fac72f5d033">  627</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_CLKA (0xBu &lt;&lt; 0) </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga61f75d57082c66e697b6e9a0d1c7a871">  628</a></span>&#160;<span class="preprocessor">#define   PWM_CMR_CPRE_CLKB (0xCu &lt;&lt; 0) </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga389acb2fd3cb962a815dc9bebf0d8c3b">  629</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CALG (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaaf63b55ca5a5fca06ef63e14542b6d80">  630</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CPOL (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga0bb07f5754d14efb326e0a4a6d0d275c">  631</a></span>&#160;<span class="preprocessor">#define PWM_CMR_CES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga10f3a5ee3f69d0a8a1c74b8d439b0383">  632</a></span>&#160;<span class="preprocessor">#define PWM_CMR_DTE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaab717ec6a8d10c26426079bd5f86e9b2">  633</a></span>&#160;<span class="preprocessor">#define PWM_CMR_DTHI (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa403af8b6427a80c569435793bc32a30">  634</a></span>&#160;<span class="preprocessor">#define PWM_CMR_DTLI (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_CDTY : (PWM Offset: N/A) PWM Channel Duty Cycle Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gad9c53da07d308aaa980f5d3e997be72c">  636</a></span>&#160;<span class="preprocessor">#define PWM_CDTY_CDTY_Pos 0</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaed15d16af3f59ccddcf4f629ea3c5852">  637</a></span>&#160;<span class="preprocessor">#define PWM_CDTY_CDTY_Msk (0xffffffu &lt;&lt; PWM_CDTY_CDTY_Pos) </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga41fa252ae7e9c1afb1ed033146edabff">  638</a></span>&#160;<span class="preprocessor">#define PWM_CDTY_CDTY(value) ((PWM_CDTY_CDTY_Msk &amp; ((value) &lt;&lt; PWM_CDTY_CDTY_Pos)))</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/* -------- PWM_CDTYUPD : (PWM Offset: N/A) PWM Channel Duty Cycle Update Register -------- */</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gac8ebfb063219cd157b8360721811c4b2">  640</a></span>&#160;<span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD_Pos 0</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4744918a2d9e85d39bfc066b0d9a6e3c">  641</a></span>&#160;<span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD_Msk (0xffffffu &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos) </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga69460f40bbe07d9e2d8112525c0f6eb5">  642</a></span>&#160;<span class="preprocessor">#define PWM_CDTYUPD_CDTYUPD(value) ((PWM_CDTYUPD_CDTYUPD_Msk &amp; ((value) &lt;&lt; PWM_CDTYUPD_CDTYUPD_Pos)))</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/* -------- PWM_CPRD : (PWM Offset: N/A) PWM Channel Period Register -------- */</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga15e63c47355a0e697cf879301bdcfe97">  644</a></span>&#160;<span class="preprocessor">#define PWM_CPRD_CPRD_Pos 0</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gae5af6b617a5d5e4da51ade21024e340d">  645</a></span>&#160;<span class="preprocessor">#define PWM_CPRD_CPRD_Msk (0xffffffu &lt;&lt; PWM_CPRD_CPRD_Pos) </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga436c7760905f428657aa5b449947a798">  646</a></span>&#160;<span class="preprocessor">#define PWM_CPRD_CPRD(value) ((PWM_CPRD_CPRD_Msk &amp; ((value) &lt;&lt; PWM_CPRD_CPRD_Pos)))</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/* -------- PWM_CPRDUPD : (PWM Offset: N/A) PWM Channel Period Update Register -------- */</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga87e884e8c0a0aafbd3a6af1ceea985d7">  648</a></span>&#160;<span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD_Pos 0</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1fdc0c18ef2194e73b094365eb792fd2">  649</a></span>&#160;<span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD_Msk (0xffffffu &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos) </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3793ebbd314a96f51223948b4e525a12">  650</a></span>&#160;<span class="preprocessor">#define PWM_CPRDUPD_CPRDUPD(value) ((PWM_CPRDUPD_CPRDUPD_Msk &amp; ((value) &lt;&lt; PWM_CPRDUPD_CPRDUPD_Pos)))</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">/* -------- PWM_CCNT : (PWM Offset: N/A) PWM Channel Counter Register -------- */</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaacf83288cd3d60a64c5f5ca649d90787">  652</a></span>&#160;<span class="preprocessor">#define PWM_CCNT_CNT_Pos 0</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga50ad77e55d2813cbaa887a2c3c3dac77">  653</a></span>&#160;<span class="preprocessor">#define PWM_CCNT_CNT_Msk (0xffffffu &lt;&lt; PWM_CCNT_CNT_Pos) </span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PWM_DT : (PWM Offset: N/A) PWM Channel Dead Time Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gacd6342d6ab56ac200cdc15b607e006f5">  655</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTH_Pos 0</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#gaa2d5f3ed5aa973fb64575d526a76d299">  656</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTH_Msk (0xffffu &lt;&lt; PWM_DT_DTH_Pos) </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4541374ddf744a071541a6e30503c469">  657</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTH(value) ((PWM_DT_DTH_Msk &amp; ((value) &lt;&lt; PWM_DT_DTH_Pos)))</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga023ec46a8230cb758371e0f3e0358a30">  658</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTL_Pos 16</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga94a24dbb50ac3be38a85033a53f91b65">  659</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTL_Msk (0xffffu &lt;&lt; PWM_DT_DTL_Pos) </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga235770b0d3489660b457979691bc4ffc">  660</a></span>&#160;<span class="preprocessor">#define PWM_DT_DTL(value) ((PWM_DT_DTL_Msk &amp; ((value) &lt;&lt; PWM_DT_DTL_Pos)))</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/* -------- PWM_DTUPD : (PWM Offset: N/A) PWM Channel Dead Time Update Register -------- */</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga57d565acd6fcde451487298836d3cd63">  662</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTHUPD_Pos 0</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga57ae02641d423c938151d286815103df">  663</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTHUPD_Msk (0xffffu &lt;&lt; PWM_DTUPD_DTHUPD_Pos) </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga3fe8d0acfd4ae28378e6a670c7da8609">  664</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTHUPD(value) ((PWM_DTUPD_DTHUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTHUPD_Pos)))</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga4e46448671db77abc6a8c3b5e9fc07c5">  665</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTLUPD_Pos 16</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga745c5dc8738555fd8ccbdf9340af5af9">  666</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTLUPD_Msk (0xffffu &lt;&lt; PWM_DTUPD_DTLUPD_Pos) </span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_w_m.html#ga1ca97073704403153057db53eb67395d">  667</a></span>&#160;<span class="preprocessor">#define PWM_DTUPD_DTLUPD(value) ((PWM_DTUPD_DTLUPD_Msk &amp; ((value) &lt;&lt; PWM_DTUPD_DTLUPD_Pos)))</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;}</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_PWM_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_pwm_html"><div class="ttname"><a href="struct_pwm.html">Pwm</a></div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00066">component_pwm.h:66</a></div></div>
<div class="ttc" id="struct_pwm_ch__num_html_afb4e728bc407e0326fc7412eb0aae37e"><div class="ttname"><a href="struct_pwm_ch__num.html#afb4e728bc407e0326fc7412eb0aae37e">PwmCh_num::PWM_CMR</a></div><div class="ttdeci">RwReg PWM_CMR</div><div class="ttdoc">(PwmCh_num Offset: 0x0) PWM Channel Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00047">component_pwm.h:47</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_pwm_html_a0cc05d4026ccd82f043c63f808f62dd0"><div class="ttname"><a href="struct_pwm.html#a0cc05d4026ccd82f043c63f808f62dd0">Pwm::PWM_OOV</a></div><div class="ttdeci">RwReg PWM_OOV</div><div class="ttdoc">(Pwm Offset: 0x44) PWM Output Override Value Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00084">component_pwm.h:84</a></div></div>
<div class="ttc" id="struct_pwm_html_a67a6028d08635a1ee84c840d17160ea1"><div class="ttname"><a href="struct_pwm.html#a67a6028d08635a1ee84c840d17160ea1">Pwm::PWM_FPE2</a></div><div class="ttdeci">RwReg PWM_FPE2</div><div class="ttdoc">(Pwm Offset: 0x70) PWM Fault Protection Enable Register 2 </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00095">component_pwm.h:95</a></div></div>
<div class="ttc" id="struct_pwm_html_ace94fb7a3135f79b3f66f07b3e3ea323"><div class="ttname"><a href="struct_pwm.html#ace94fb7a3135f79b3f66f07b3e3ea323">Pwm::PWM_IMR2</a></div><div class="ttdeci">RoReg PWM_IMR2</div><div class="ttdoc">(Pwm Offset: 0x3C) PWM Interrupt Mask Register 2 </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00082">component_pwm.h:82</a></div></div>
<div class="ttc" id="struct_pwm_html_afe74cf6792df26f350b0ff2e0323a910"><div class="ttname"><a href="struct_pwm.html#afe74cf6792df26f350b0ff2e0323a910">Pwm::PWM_CLK</a></div><div class="ttdeci">RwReg PWM_CLK</div><div class="ttdoc">(Pwm Offset: 0x00) PWM Clock Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00067">component_pwm.h:67</a></div></div>
<div class="ttc" id="group___s_a_m3_x_a___p_w_m_html_gaac490ccca2dabf7952b692754e13ef7a"><div class="ttname"><a href="group___s_a_m3_x_a___p_w_m.html#gaac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a></div><div class="ttdeci">#define PWMCH_NUM_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00065">component_pwm.h:65</a></div></div>
<div class="ttc" id="struct_pwm_html_a706e198dae6b308d2492ef84918ede77"><div class="ttname"><a href="struct_pwm.html#a706e198dae6b308d2492ef84918ede77">Pwm::PWM_SCUP</a></div><div class="ttdeci">RwReg PWM_SCUP</div><div class="ttdoc">(Pwm Offset: 0x2C) PWM Sync Channels Update Period Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00078">component_pwm.h:78</a></div></div>
<div class="ttc" id="struct_pwm_cmp_html_ab7aa9c4a5b68fe0d69b187d8a72107cf"><div class="ttname"><a href="struct_pwm_cmp.html#ab7aa9c4a5b68fe0d69b187d8a72107cf">PwmCmp::PWM_CMPM</a></div><div class="ttdeci">RwReg PWM_CMPM</div><div class="ttdoc">(PwmCmp Offset: 0x8) PWM Comparison 0 Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00060">component_pwm.h:60</a></div></div>
<div class="ttc" id="struct_pwm_html_a7043e8b70da72aeba1df02ab056aaff0"><div class="ttname"><a href="struct_pwm.html#a7043e8b70da72aeba1df02ab056aaff0">Pwm::PWM_WPCR</a></div><div class="ttdeci">WoReg PWM_WPCR</div><div class="ttdoc">(Pwm Offset: 0xE4) PWM Write Protect Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00101">component_pwm.h:101</a></div></div>
<div class="ttc" id="struct_pwm_html_a9a4b4be0e2348175bc4f2d1660e81bdb"><div class="ttname"><a href="struct_pwm.html#a9a4b4be0e2348175bc4f2d1660e81bdb">Pwm::PWM_WPSR</a></div><div class="ttdeci">RoReg PWM_WPSR</div><div class="ttdoc">(Pwm Offset: 0xE8) PWM Write Protect Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00102">component_pwm.h:102</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_pwm_ch__num_html_a490eddc0be672a5e8df42c2f47addc93"><div class="ttname"><a href="struct_pwm_ch__num.html#a490eddc0be672a5e8df42c2f47addc93">PwmCh_num::PWM_CDTYUPD</a></div><div class="ttdeci">RwReg PWM_CDTYUPD</div><div class="ttdoc">(PwmCh_num Offset: 0x8) PWM Channel Duty Cycle Update Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00049">component_pwm.h:49</a></div></div>
<div class="ttc" id="struct_pwm_ch__num_html"><div class="ttname"><a href="struct_pwm_ch__num.html">PwmCh_num</a></div><div class="ttdoc">PwmCh_num hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00046">component_pwm.h:46</a></div></div>
<div class="ttc" id="struct_pwm_html_aee92566f755e0751635ae2be470f836c"><div class="ttname"><a href="struct_pwm.html#aee92566f755e0751635ae2be470f836c">Pwm::PWM_ENA</a></div><div class="ttdeci">WoReg PWM_ENA</div><div class="ttdoc">(Pwm Offset: 0x04) PWM Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00068">component_pwm.h:68</a></div></div>
<div class="ttc" id="struct_pwm_html_a16871ff0018856590b46774372b05175"><div class="ttname"><a href="struct_pwm.html#a16871ff0018856590b46774372b05175">Pwm::PWM_ISR1</a></div><div class="ttdeci">RoReg PWM_ISR1</div><div class="ttdoc">(Pwm Offset: 0x1C) PWM Interrupt Status Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00074">component_pwm.h:74</a></div></div>
<div class="ttc" id="struct_pwm_html_ae4bce0561cc4aadae0b806f3bf4826fe"><div class="ttname"><a href="struct_pwm.html#ae4bce0561cc4aadae0b806f3bf4826fe">Pwm::PWM_ISR2</a></div><div class="ttdeci">RoReg PWM_ISR2</div><div class="ttdoc">(Pwm Offset: 0x40) PWM Interrupt Status Register 2 </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00083">component_pwm.h:83</a></div></div>
<div class="ttc" id="struct_pwm_html_ad08422a44809b9e6b3641a7586ea9e49"><div class="ttname"><a href="struct_pwm.html#ad08422a44809b9e6b3641a7586ea9e49">Pwm::PWM_FMR</a></div><div class="ttdeci">RwReg PWM_FMR</div><div class="ttdoc">(Pwm Offset: 0x5C) PWM Fault Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00090">component_pwm.h:90</a></div></div>
<div class="ttc" id="struct_pwm_ch__num_html_a129f197189cf7d0faf82a5d64e72b8a8"><div class="ttname"><a href="struct_pwm_ch__num.html#a129f197189cf7d0faf82a5d64e72b8a8">PwmCh_num::PWM_CDTY</a></div><div class="ttdeci">RwReg PWM_CDTY</div><div class="ttdoc">(PwmCh_num Offset: 0x4) PWM Channel Duty Cycle Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00048">component_pwm.h:48</a></div></div>
<div class="ttc" id="struct_pwm_html_a9957913a3421d09ea30843525d90d1f3"><div class="ttname"><a href="struct_pwm.html#a9957913a3421d09ea30843525d90d1f3">Pwm::PWM_OSC</a></div><div class="ttdeci">WoReg PWM_OSC</div><div class="ttdoc">(Pwm Offset: 0x50) PWM Output Selection Clear Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00087">component_pwm.h:87</a></div></div>
<div class="ttc" id="struct_pwm_ch__num_html_a6a0fdd6ebe366f281a73c4f886c6a7e8"><div class="ttname"><a href="struct_pwm_ch__num.html#a6a0fdd6ebe366f281a73c4f886c6a7e8">PwmCh_num::PWM_DT</a></div><div class="ttdeci">RwReg PWM_DT</div><div class="ttdoc">(PwmCh_num Offset: 0x18) PWM Channel Dead Time Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00053">component_pwm.h:53</a></div></div>
<div class="ttc" id="struct_pwm_ch__num_html_aad1de5bfed925e2acb5f34b36111ce62"><div class="ttname"><a href="struct_pwm_ch__num.html#aad1de5bfed925e2acb5f34b36111ce62">PwmCh_num::PWM_CCNT</a></div><div class="ttdeci">RwReg PWM_CCNT</div><div class="ttdoc">(PwmCh_num Offset: 0x14) PWM Channel Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00052">component_pwm.h:52</a></div></div>
<div class="ttc" id="struct_pwm_html_a7e8539913c8f748958c9fb1f9d8e128a"><div class="ttname"><a href="struct_pwm.html#a7e8539913c8f748958c9fb1f9d8e128a">Pwm::PWM_PTSR</a></div><div class="ttdeci">RoReg PWM_PTSR</div><div class="ttdoc">(Pwm Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00110">component_pwm.h:110</a></div></div>
<div class="ttc" id="struct_pwm_cmp_html_a2a832729fca14636f89ab0a197baeb4e"><div class="ttname"><a href="struct_pwm_cmp.html#a2a832729fca14636f89ab0a197baeb4e">PwmCmp::PWM_CMPV</a></div><div class="ttdeci">RwReg PWM_CMPV</div><div class="ttdoc">(PwmCmp Offset: 0x0) PWM Comparison 0 Value Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00058">component_pwm.h:58</a></div></div>
<div class="ttc" id="struct_pwm_html_a551b45c4c2b85f3b33f69646bddccd7f"><div class="ttname"><a href="struct_pwm.html#a551b45c4c2b85f3b33f69646bddccd7f">Pwm::PWM_FPV</a></div><div class="ttdeci">RwReg PWM_FPV</div><div class="ttdoc">(Pwm Offset: 0x68) PWM Fault Protection Value Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00093">component_pwm.h:93</a></div></div>
<div class="ttc" id="struct_pwm_cmp_html"><div class="ttname"><a href="struct_pwm_cmp.html">PwmCmp</a></div><div class="ttdoc">PwmCmp hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00057">component_pwm.h:57</a></div></div>
<div class="ttc" id="struct_pwm_html_a3ed31bceeeb38025d4ca012a04e0904a"><div class="ttname"><a href="struct_pwm.html#a3ed31bceeeb38025d4ca012a04e0904a">Pwm::PWM_OSS</a></div><div class="ttdeci">WoReg PWM_OSS</div><div class="ttdoc">(Pwm Offset: 0x4C) PWM Output Selection Set Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00086">component_pwm.h:86</a></div></div>
<div class="ttc" id="struct_pwm_html_aaf36a57f90e6a531613b2536c6d71649"><div class="ttname"><a href="struct_pwm.html#aaf36a57f90e6a531613b2536c6d71649">Pwm::PWM_FSR</a></div><div class="ttdeci">RoReg PWM_FSR</div><div class="ttdoc">(Pwm Offset: 0x60) PWM Fault Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00091">component_pwm.h:91</a></div></div>
<div class="ttc" id="struct_pwm_cmp_html_a48780cee725c67496de904429d1377a1"><div class="ttname"><a href="struct_pwm_cmp.html#a48780cee725c67496de904429d1377a1">PwmCmp::PWM_CMPMUPD</a></div><div class="ttdeci">RwReg PWM_CMPMUPD</div><div class="ttdoc">(PwmCmp Offset: 0xC) PWM Comparison 0 Mode Update Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00061">component_pwm.h:61</a></div></div>
<div class="ttc" id="struct_pwm_html_ab03d0512f6e1ac549ec37ae37a5ea8e7"><div class="ttname"><a href="struct_pwm.html#ab03d0512f6e1ac549ec37ae37a5ea8e7">Pwm::PWM_DIS</a></div><div class="ttdeci">WoReg PWM_DIS</div><div class="ttdoc">(Pwm Offset: 0x08) PWM Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00069">component_pwm.h:69</a></div></div>
<div class="ttc" id="struct_pwm_html_accbdaaa03efb335c2052c0d14d32993c"><div class="ttname"><a href="struct_pwm.html#accbdaaa03efb335c2052c0d14d32993c">Pwm::PWM_SCUPUPD</a></div><div class="ttdeci">WoReg PWM_SCUPUPD</div><div class="ttdoc">(Pwm Offset: 0x30) PWM Sync Channels Update Period Update Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00079">component_pwm.h:79</a></div></div>
<div class="ttc" id="struct_pwm_html_a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1"><div class="ttname"><a href="struct_pwm.html#a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1">Pwm::PWM_SR</a></div><div class="ttdeci">RoReg PWM_SR</div><div class="ttdoc">(Pwm Offset: 0x0C) PWM Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00070">component_pwm.h:70</a></div></div>
<div class="ttc" id="struct_pwm_html_a0af15ab188e33ba1bf5d1c672118c966"><div class="ttname"><a href="struct_pwm.html#a0af15ab188e33ba1bf5d1c672118c966">Pwm::PWM_IMR1</a></div><div class="ttdeci">RoReg PWM_IMR1</div><div class="ttdoc">(Pwm Offset: 0x18) PWM Interrupt Mask Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00073">component_pwm.h:73</a></div></div>
<div class="ttc" id="struct_pwm_html_a900d849fa88d1eef327bc81d2d4d378d"><div class="ttname"><a href="struct_pwm.html#a900d849fa88d1eef327bc81d2d4d378d">Pwm::PWM_IDR2</a></div><div class="ttdeci">WoReg PWM_IDR2</div><div class="ttdoc">(Pwm Offset: 0x38) PWM Interrupt Disable Register 2 </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00081">component_pwm.h:81</a></div></div>
<div class="ttc" id="struct_pwm_html_a4ced63d45ede181365aacfd0263833f3"><div class="ttname"><a href="struct_pwm.html#a4ced63d45ede181365aacfd0263833f3">Pwm::PWM_OSSUPD</a></div><div class="ttdeci">WoReg PWM_OSSUPD</div><div class="ttdoc">(Pwm Offset: 0x54) PWM Output Selection Set Update Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00088">component_pwm.h:88</a></div></div>
<div class="ttc" id="struct_pwm_html_a1fa940ed089b84eb01cc781fb870cfac"><div class="ttname"><a href="struct_pwm.html#a1fa940ed089b84eb01cc781fb870cfac">Pwm::PWM_SMMR</a></div><div class="ttdeci">RwReg PWM_SMMR</div><div class="ttdoc">(Pwm Offset: 0xB0) PWM Stepper Motor Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00099">component_pwm.h:99</a></div></div>
<div class="ttc" id="struct_pwm_cmp_html_a16c6ddc628c5d3498c63900fa54271e2"><div class="ttname"><a href="struct_pwm_cmp.html#a16c6ddc628c5d3498c63900fa54271e2">PwmCmp::PWM_CMPVUPD</a></div><div class="ttdeci">RwReg PWM_CMPVUPD</div><div class="ttdoc">(PwmCmp Offset: 0x4) PWM Comparison 0 Value Update Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00059">component_pwm.h:59</a></div></div>
<div class="ttc" id="struct_pwm_html_a2ca9443265f4f53b8b011a5338040e6e"><div class="ttname"><a href="struct_pwm.html#a2ca9443265f4f53b8b011a5338040e6e">Pwm::PWM_TNCR</a></div><div class="ttdeci">RwReg PWM_TNCR</div><div class="ttdoc">(Pwm Offset: 0x11C) Transmit Next Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00108">component_pwm.h:108</a></div></div>
<div class="ttc" id="struct_pwm_html_aaff838004cb5e6b122cbe11b765ace01"><div class="ttname"><a href="struct_pwm.html#aaff838004cb5e6b122cbe11b765ace01">Pwm::PWM_IDR1</a></div><div class="ttdeci">WoReg PWM_IDR1</div><div class="ttdoc">(Pwm Offset: 0x14) PWM Interrupt Disable Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00072">component_pwm.h:72</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_pwm_ch__num_html_a03727b1cbd0e96beec704fc159dbda51"><div class="ttname"><a href="struct_pwm_ch__num.html#a03727b1cbd0e96beec704fc159dbda51">PwmCh_num::PWM_CPRDUPD</a></div><div class="ttdeci">RwReg PWM_CPRDUPD</div><div class="ttdoc">(PwmCh_num Offset: 0x10) PWM Channel Period Update Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00051">component_pwm.h:51</a></div></div>
<div class="ttc" id="struct_pwm_ch__num_html_a3c1d429a1aa9d31f06b5fec03d873c73"><div class="ttname"><a href="struct_pwm_ch__num.html#a3c1d429a1aa9d31f06b5fec03d873c73">PwmCh_num::PWM_CPRD</a></div><div class="ttdeci">RwReg PWM_CPRD</div><div class="ttdoc">(PwmCh_num Offset: 0xC) PWM Channel Period Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00050">component_pwm.h:50</a></div></div>
<div class="ttc" id="struct_pwm_html_ae961dd7529806be344654c9a320e4a06"><div class="ttname"><a href="struct_pwm.html#ae961dd7529806be344654c9a320e4a06">Pwm::PWM_FCR</a></div><div class="ttdeci">WoReg PWM_FCR</div><div class="ttdoc">(Pwm Offset: 0x64) PWM Fault Clear Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00092">component_pwm.h:92</a></div></div>
<div class="ttc" id="struct_pwm_html_ad8fd97de2c4e13bb35d28bb9bad4ef85"><div class="ttname"><a href="struct_pwm.html#ad8fd97de2c4e13bb35d28bb9bad4ef85">Pwm::PWM_OS</a></div><div class="ttdeci">RwReg PWM_OS</div><div class="ttdoc">(Pwm Offset: 0x48) PWM Output Selection Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00085">component_pwm.h:85</a></div></div>
<div class="ttc" id="struct_pwm_html_a98420aa19fd99904a4985e5120ea7a1a"><div class="ttname"><a href="struct_pwm.html#a98420aa19fd99904a4985e5120ea7a1a">Pwm::PWM_SCUC</a></div><div class="ttdeci">RwReg PWM_SCUC</div><div class="ttdoc">(Pwm Offset: 0x28) PWM Sync Channels Update Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00077">component_pwm.h:77</a></div></div>
<div class="ttc" id="struct_pwm_html_ab973843f82b414491c37b9914c497d56"><div class="ttname"><a href="struct_pwm.html#ab973843f82b414491c37b9914c497d56">Pwm::PWM_FPE1</a></div><div class="ttdeci">RwReg PWM_FPE1</div><div class="ttdoc">(Pwm Offset: 0x6C) PWM Fault Protection Enable Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00094">component_pwm.h:94</a></div></div>
<div class="ttc" id="struct_pwm_html_ae742ac08b859c99461a8cf6a32d66f8a"><div class="ttname"><a href="struct_pwm.html#ae742ac08b859c99461a8cf6a32d66f8a">Pwm::PWM_TPR</a></div><div class="ttdeci">RwReg PWM_TPR</div><div class="ttdoc">(Pwm Offset: 0x108) Transmit Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00104">component_pwm.h:104</a></div></div>
<div class="ttc" id="struct_pwm_ch__num_html_a06f4a8b59e4c48795afee26811189b49"><div class="ttname"><a href="struct_pwm_ch__num.html#a06f4a8b59e4c48795afee26811189b49">PwmCh_num::PWM_DTUPD</a></div><div class="ttdeci">RwReg PWM_DTUPD</div><div class="ttdoc">(PwmCh_num Offset: 0x1C) PWM Channel Dead Time Update Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00054">component_pwm.h:54</a></div></div>
<div class="ttc" id="struct_pwm_html_a163e4c1f3ad51601386a21d02a7aa8b5"><div class="ttname"><a href="struct_pwm.html#a163e4c1f3ad51601386a21d02a7aa8b5">Pwm::PWM_TCR</a></div><div class="ttdeci">RwReg PWM_TCR</div><div class="ttdoc">(Pwm Offset: 0x10C) Transmit Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00105">component_pwm.h:105</a></div></div>
<div class="ttc" id="struct_pwm_html_a5ebbdad27c9ec6c9c28501797bdc0c9b"><div class="ttname"><a href="struct_pwm.html#a5ebbdad27c9ec6c9c28501797bdc0c9b">Pwm::PWM_SCM</a></div><div class="ttdeci">RwReg PWM_SCM</div><div class="ttdoc">(Pwm Offset: 0x20) PWM Sync Channels Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00075">component_pwm.h:75</a></div></div>
<div class="ttc" id="struct_pwm_html_ab744e637e8d85eb4dca22cc613b4acdd"><div class="ttname"><a href="struct_pwm.html#ab744e637e8d85eb4dca22cc613b4acdd">Pwm::PWM_OSCUPD</a></div><div class="ttdeci">WoReg PWM_OSCUPD</div><div class="ttdoc">(Pwm Offset: 0x58) PWM Output Selection Clear Update Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00089">component_pwm.h:89</a></div></div>
<div class="ttc" id="struct_pwm_html_a3f5395c35dd87e91c715ceae7b871eae"><div class="ttname"><a href="struct_pwm.html#a3f5395c35dd87e91c715ceae7b871eae">Pwm::PWM_IER2</a></div><div class="ttdeci">WoReg PWM_IER2</div><div class="ttdoc">(Pwm Offset: 0x34) PWM Interrupt Enable Register 2 </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00080">component_pwm.h:80</a></div></div>
<div class="ttc" id="struct_pwm_html_a3a96eff2b1962292d4dc9656faf4264b"><div class="ttname"><a href="struct_pwm.html#a3a96eff2b1962292d4dc9656faf4264b">Pwm::PWM_PTCR</a></div><div class="ttdeci">WoReg PWM_PTCR</div><div class="ttdoc">(Pwm Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00109">component_pwm.h:109</a></div></div>
<div class="ttc" id="struct_pwm_html_a7e5497bf9db929d588bc3add6b885b09"><div class="ttname"><a href="struct_pwm.html#a7e5497bf9db929d588bc3add6b885b09">Pwm::PWM_TNPR</a></div><div class="ttdeci">RwReg PWM_TNPR</div><div class="ttdoc">(Pwm Offset: 0x118) Transmit Next Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00107">component_pwm.h:107</a></div></div>
<div class="ttc" id="group___s_a_m3_x_a___p_w_m_html_gace381626974919cd4b1106113a792dd5"><div class="ttname"><a href="group___s_a_m3_x_a___p_w_m.html#gace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a></div><div class="ttdeci">#define PWMCMP_NUMBER</div><div class="ttdoc">Pwm hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00064">component_pwm.h:64</a></div></div>
<div class="ttc" id="struct_pwm_html_a697389d2ffe851a10c06d46b34ca1281"><div class="ttname"><a href="struct_pwm.html#a697389d2ffe851a10c06d46b34ca1281">Pwm::PWM_IER1</a></div><div class="ttdeci">WoReg PWM_IER1</div><div class="ttdoc">(Pwm Offset: 0x10) PWM Interrupt Enable Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__pwm_8h_source.html#l00071">component_pwm.h:71</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
