\hypertarget{_s_p_8h_source}{}\doxysection{SP.\+h}
\label{_s_p_8h_source}\index{controllers/serialPort/SP.h@{controllers/serialPort/SP.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{preprocessor}{\#ifndef \_\_SP\_H\_}}
\DoxyCodeLine{2 \textcolor{preprocessor}{\#define \_\_SP\_H\_}}
\DoxyCodeLine{3 }
\DoxyCodeLine{4 \textcolor{preprocessor}{\#define COM1\_UART\_BASE 0x3F8}}
\DoxyCodeLine{5 \textcolor{preprocessor}{\#define COM1\_IRQ 4}}
\DoxyCodeLine{6 }
\DoxyCodeLine{7 \textcolor{preprocessor}{\#define RBR 0x00}}
\DoxyCodeLine{8 \textcolor{preprocessor}{\#define THR  0x00}}
\DoxyCodeLine{9 \textcolor{preprocessor}{\#define IER 0x01}}
\DoxyCodeLine{10 \textcolor{preprocessor}{\#define IIR 0x02}}
\DoxyCodeLine{11 \textcolor{preprocessor}{\#define FCR 0x02}}
\DoxyCodeLine{12 \textcolor{preprocessor}{\#define LCR 0x03}}
\DoxyCodeLine{13 \textcolor{preprocessor}{\#define MCR 0x04}}
\DoxyCodeLine{14 \textcolor{preprocessor}{\#define LSR 0x05}}
\DoxyCodeLine{15 \textcolor{preprocessor}{\#define MSR 0x06}}
\DoxyCodeLine{16 \textcolor{preprocessor}{\#define SR   0x07   }\textcolor{comment}{// Scratchpad Register (Read/Write)}}
\DoxyCodeLine{17 }
\DoxyCodeLine{18 \textcolor{preprocessor}{\#define DLL  0x00  }\textcolor{comment}{// Divisor Latch (Read/Write)                   (DLAB=1)}}
\DoxyCodeLine{19 \textcolor{preprocessor}{\#define DLM  0x01  }\textcolor{comment}{// Divisor Latch (Read/Write)                   (DLAB=1)}}
\DoxyCodeLine{20 }
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define LSR\_DATA\_READY BIT(0)}}
\DoxyCodeLine{22 \textcolor{preprocessor}{\#define LSR\_OE BIT(1)}}
\DoxyCodeLine{23 \textcolor{preprocessor}{\#define LSR\_PE BIT(2)}}
\DoxyCodeLine{24 \textcolor{preprocessor}{\#define LSR\_FE BIT(3)}}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#define LSR\_BI BIT(4)}}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#define LSR\_THRE BIT(5)}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#define LSR\_TRANS\_EMPTY BIT(6)}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#define LSR\_RCVR\_FIFO\_ERROR BIT(7)}}
\DoxyCodeLine{29 }
\DoxyCodeLine{30 \textcolor{preprocessor}{\#define IER\_ERBFI BIT(0)}}
\DoxyCodeLine{31 \textcolor{preprocessor}{\#define IER\_ETBEI BIT(1)}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define IER\_ELSI BIT(2)}}
\DoxyCodeLine{33 \textcolor{preprocessor}{\#define IER\_EDSSI BIT(3)}}
\DoxyCodeLine{34 }
\DoxyCodeLine{35 \textcolor{preprocessor}{\#define IIR\_NO\_INT\_PENDING BIT(0)}}
\DoxyCodeLine{36 \textcolor{preprocessor}{\#define IIR\_ID BIT(1) | BIT(2) | BIT(3)}}
\DoxyCodeLine{37 \textcolor{preprocessor}{\#define IIR\_OGN\_LINE\_STATUS BIT(1) | BIT(2)}}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#define IIR\_OGN\_RCVD\_DATA\_AVL BIT(2)}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#define IIR\_FIFO\_CT BIT(3) | BIT(2)}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#define IIR\_OGN\_TRANS\_EMPTY BIT(1)}}
\DoxyCodeLine{41 \textcolor{preprocessor}{\#define IIR\_INT\_PENDING 0x00}}
\DoxyCodeLine{42 }
\DoxyCodeLine{43 \textcolor{preprocessor}{\#define FCR\_CLEAR BIT(0) | BIT(1) | BIT(2)}}
\DoxyCodeLine{44 }
\DoxyCodeLine{45 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
