verilog work "SynCounter4bit_Bidirectional.v"
verilog work "clockDiv_Enable.v"
verilog work "Dem_0_9_AND_9_0_Single.v"
