#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 14 21:38:18 2019
# Process ID: 25046
# Current directory: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/DCTCop_DCTs_0_1_synth_1
# Command line: vivado -log DCTCop_DCTs_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DCTCop_DCTs_0_1.tcl
# Log file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/DCTCop_DCTs_0_1_synth_1/DCTCop_DCTs_0_1.vds
# Journal file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/DCTCop_DCTs_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source DCTCop_DCTs_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCTs_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCTKERNV2_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/ip_repo/DCT_Kernel_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top DCTCop_DCTs_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25145 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1690.551 ; gain = 154.688 ; free physical = 422 ; free virtual = 11373
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCTCop_DCTs_0_1' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_DCTs_0_1/synth/DCTCop_DCTs_0_1.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DCTs_v1_0' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0.vhd:5' bound to instance 'U0' of component 'DCTs_v1_0' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_DCTs_0_1/synth/DCTCop_DCTs_0_1.vhd:146]
INFO: [Synth 8-638] synthesizing module 'DCTs_v1_0' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DCTs_v1_0_S00_AXI' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:7' bound to instance 'DCTs_v1_0_S00_AXI_inst' of component 'DCTs_v1_0_S00_AXI' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DCTs_v1_0_S00_AXI' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 's_dataOut0' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut1' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut2' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut3' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut4' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut5' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut6' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut7' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut8' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut9' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut10' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut11' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut12' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut13' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut14' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut15' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut16' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut17' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut18' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut19' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut20' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut21' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut22' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut23' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut24' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut25' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut26' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut27' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut28' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut29' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut30' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut31' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut32' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut33' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut34' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut35' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut36' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut37' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut38' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut39' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut40' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut41' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut42' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut43' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut44' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut45' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut46' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut47' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut48' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut49' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut50' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut51' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut52' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut53' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut54' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut55' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut56' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut57' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut58' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut59' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut60' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut61' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut62' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_dataOut63' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_DCTCLK' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_valOut' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_InCLK' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
WARNING: [Synth 8-614] signal 's_OutCLK' is read in the process but is not in the sensitivity list [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1169]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'DCT_Wrapper' declared at '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT_Wrapper.vhd:10' bound to instance 'DCTKERNEL' of component 'DCT_Wrapper' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:1337]
INFO: [Synth 8-638] synthesizing module 'DCT_Wrapper' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT_Wrapper.vhd:152]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DCT4_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT4_I.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'DCT4_I' (1#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT4_I.vhd:32]
INFO: [Synth 8-638] synthesizing module 'DCT8_1_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT8_1_I.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'DCT8_1_I' (2#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT8_1_I.vhd:39]
INFO: [Synth 8-638] synthesizing module 'DCT8_2_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT8_2_I.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'DCT8_2_I' (3#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT8_2_I.vhd:31]
INFO: [Synth 8-638] synthesizing module 'DCT16_1_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT16_1_I.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'DCT16_1_I' (4#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT16_1_I.vhd:54]
INFO: [Synth 8-638] synthesizing module 'DCT16_2_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT16_2_I.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DCT16_2_I' (5#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT16_2_I.vhd:38]
INFO: [Synth 8-638] synthesizing module 'DCT32_1_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT32_1_I.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'DCT32_1_I' (6#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT32_1_I.vhd:86]
INFO: [Synth 8-638] synthesizing module 'DCT32_2_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT32_2_I.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'DCT32_2_I' (7#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT32_2_I.vhd:54]
INFO: [Synth 8-638] synthesizing module 'DCT64_1_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT64_1_I.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'DCT64_1_I' (8#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT64_1_I.vhd:150]
INFO: [Synth 8-638] synthesizing module 'DCT64_2_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT64_2_I.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'DCT64_2_I' (9#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT64_2_I.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'DCT_Wrapper' (10#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/src/DCT_Wrapper.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:493]
INFO: [Synth 8-256] done synthesizing module 'DCTs_v1_0_S00_AXI' (11#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'DCTs_v1_0' (12#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ipshared/7098/hdl/DCTs_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'DCTCop_DCTs_0_1' (13#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/bd/DCTCop/ip/DCTCop_DCTs_0_1/synth/DCTCop_DCTs_0_1.vhd:82]
WARNING: [Synth 8-3331] design DCTs_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design DCTs_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design DCTs_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design DCTs_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design DCTs_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design DCTs_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.270 ; gain = 292.406 ; free physical = 342 ; free virtual = 11308
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1846.082 ; gain = 310.219 ; free physical = 340 ; free virtual = 11323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1846.082 ; gain = 310.219 ; free physical = 340 ; free virtual = 11323
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2054.566 ; gain = 0.000 ; free physical = 229 ; free virtual = 11068
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2078.316 ; gain = 23.750 ; free physical = 210 ; free virtual = 11049
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2078.316 ; gain = 542.453 ; free physical = 323 ; free virtual = 11228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2078.316 ; gain = 542.453 ; free physical = 323 ; free virtual = 11228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2078.316 ; gain = 542.453 ; free physical = 323 ; free virtual = 11228
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 0x28df8f30
DSP Debug: swapped A/B pins for adder 0x28df8da0
DSP Debug: swapped A/B pins for adder 0x28df90c0
DSP Debug: swapped A/B pins for adder 0x28df8c10
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2078.316 ; gain = 542.453 ; free physical = 226 ; free virtual = 11141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |DCT32_2_I__GB0         |           1|     16914|
|2     |DCT32_2_I__GB1         |           1|      6600|
|3     |DCT32_2_I__GB2         |           1|      8730|
|4     |DCT32_2_I__GB3         |           1|     21531|
|5     |DCT64_2_I__GB0         |           1|     14491|
|6     |DCT64_2_I__GB1         |           1|      7970|
|7     |DCT64_2_I__GB2         |           1|      8010|
|8     |DCT64_2_I__GB3         |           1|      7813|
|9     |DCT64_2_I__GB4         |           1|     17389|
|10    |DCT64_2_I__GB5         |           1|     14985|
|11    |DCT64_2_I__GB6         |           1|     17912|
|12    |DCT64_2_I__GB7         |           1|      5748|
|13    |DCT64_2_I__GB8         |           1|      6404|
|14    |DCT64_2_I__GB9         |           1|     10126|
|15    |DCT64_2_I__GB10        |           1|     15968|
|16    |DCT64_2_I__GB11        |           1|      7201|
|17    |DCT_Wrapper__GCB0      |           1|     27220|
|18    |DCT_Wrapper__GCB1      |           1|      8535|
|19    |DCT_Wrapper__GCB2      |           1|     12086|
|20    |DCT16_2_I              |           1|     21651|
|21    |DCT_Wrapper__GCB4      |           1|      6475|
|22    |DCTs_v1_0_S00_AXI__GC0 |           1|     21918|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 258   
	   2 Input     32 Bit       Adders := 226   
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1194  
	               31 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 72    
+---Multipliers : 
	                 9x32  Multipliers := 194   
	                 8x32  Multipliers := 58    
	                 6x32  Multipliers := 10    
	                 7x32  Multipliers := 22    
	                 5x32  Multipliers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 181   
	  66 Input     32 Bit        Muxes := 65    
	   2 Input     32 Bit        Muxes := 65    
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCT16_2_I 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 17    
	   2 Input     32 Bit       Adders := 15    
+---Registers : 
	               32 Bit    Registers := 76    
	                1 Bit    Registers := 11    
+---Multipliers : 
	                 9x32  Multipliers := 18    
	                 8x32  Multipliers := 8     
	                 6x32  Multipliers := 2     
Module DCT32_2_I 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 48    
	   2 Input     32 Bit       Adders := 40    
+---Registers : 
	               32 Bit    Registers := 200   
	                1 Bit    Registers := 15    
+---Multipliers : 
	                 9x32  Multipliers := 48    
	                 8x32  Multipliers := 14    
	                 7x32  Multipliers := 6     
	                 6x32  Multipliers := 2     
Module DCT64_2_I 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 124   
	   2 Input     32 Bit       Adders := 100   
+---Registers : 
	               32 Bit    Registers := 496   
	                1 Bit    Registers := 19    
+---Multipliers : 
	                 8x32  Multipliers := 34    
	                 9x32  Multipliers := 116   
	                 6x32  Multipliers := 6     
	                 7x32  Multipliers := 14    
	                 5x32  Multipliers := 2     
Module DCT8_1_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 1     
Module DCT16_1_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
Module DCT64_1_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   3 Input     32 Bit       Adders := 32    
+---Registers : 
	               32 Bit    Registers := 64    
	                1 Bit    Registers := 1     
Module DCT32_1_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module DCT8_2_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 26    
	                1 Bit    Registers := 7     
+---Multipliers : 
	                 9x32  Multipliers := 8     
	                 7x32  Multipliers := 2     
Module DCT4_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 18    
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 9x32  Multipliers := 4     
	                 8x32  Multipliers := 2     
Module DCT_Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 188   
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 181   
	   6 Input      1 Bit        Muxes := 8     
Module DCTs_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 70    
	               31 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  66 Input     32 Bit        Muxes := 65    
	   2 Input     32 Bit        Muxes := 65    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design DCTCop_DCTs_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design DCTCop_DCTs_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design DCTCop_DCTs_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design DCTCop_DCTs_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design DCTCop_DCTs_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design DCTCop_DCTs_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6M301_reg[0]' (FDRE) to 'DCT322i_1/s_stg6M301_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6M171_reg[0]' (FDRE) to 'DCT322i_1/s_stg6M301_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6M171_reg[1]' (FDRE) to 'DCT322i_1/s_stg6M301_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6M171_reg[2]' (FDRE) to 'DCT322i_1/s_stg6M301_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6M301_reg[1]' (FDRE) to 'DCT322i_1/s_stg6M301_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_1/\s_stg6M301_reg[2] )
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D30_reg[31]' (FDRE) to 'DCT322i_1/s_stg6D30_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D30_reg[30]' (FDRE) to 'DCT322i_1/s_stg6D30_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D30_reg[23]' (FDRE) to 'DCT322i_1/s_stg6D30_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D30_reg[24]' (FDRE) to 'DCT322i_1/s_stg6D30_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D30_reg[25]' (FDRE) to 'DCT322i_1/s_stg6D30_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D30_reg[26]' (FDRE) to 'DCT322i_1/s_stg6D30_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D30_reg[27]' (FDRE) to 'DCT322i_1/s_stg6D30_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D30_reg[28]' (FDRE) to 'DCT322i_1/s_stg6D30_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D17_reg[31]' (FDRE) to 'DCT322i_1/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D17_reg[30]' (FDRE) to 'DCT322i_1/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D17_reg[26]' (FDRE) to 'DCT322i_1/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D17_reg[27]' (FDRE) to 'DCT322i_1/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D17_reg[28]' (FDRE) to 'DCT322i_1/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D17_reg[29]' (FDRE) to 'DCT322i_1/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D17_reg[23]' (FDRE) to 'DCT322i_1/s_stg6D17_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg6D17_reg[24]' (FDRE) to 'DCT322i_1/s_stg6D17_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M312_reg[0]' (FDRE) to 'DCT322i_1/s_stg8M312_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M312_reg[1]' (FDRE) to 'DCT322i_1/s_stg8M312_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M312_reg[2]' (FDRE) to 'DCT322i_1/s_stg8M312_reg[3]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M312_reg[3]' (FDRE) to 'DCT322i_1/s_stg8M312_reg[4]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M312_reg[4]' (FDRE) to 'DCT322i_1/s_stg8M312_reg[5]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M312_reg[5]' (FDRE) to 'DCT322i_1/s_stg8M312_reg[6]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M312_reg[6]' (FDRE) to 'DCT322i_1/s_stg8M312_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M312_reg[7]' (FDRE) to 'DCT322i_1/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M162_reg[0]' (FDRE) to 'DCT322i_1/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M162_reg[1]' (FDRE) to 'DCT322i_1/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M162_reg[2]' (FDRE) to 'DCT322i_1/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M162_reg[3]' (FDRE) to 'DCT322i_1/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M162_reg[4]' (FDRE) to 'DCT322i_1/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M162_reg[5]' (FDRE) to 'DCT322i_1/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/s_stg8M162_reg[6]' (FDRE) to 'DCT322i_1/s_stg8M162_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_1/\s_stg8M162_reg[7] )
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut23_reg[23]' (FDRE) to 'DCT322i_1/dataOut23_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut23_reg[24]' (FDRE) to 'DCT322i_1/dataOut23_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut23_reg[25]' (FDRE) to 'DCT322i_1/dataOut23_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut23_reg[26]' (FDRE) to 'DCT322i_1/dataOut23_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut23_reg[27]' (FDRE) to 'DCT322i_1/dataOut23_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut23_reg[28]' (FDRE) to 'DCT322i_1/dataOut23_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut23_reg[29]' (FDRE) to 'DCT322i_1/dataOut23_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut23_reg[30]' (FDRE) to 'DCT322i_1/dataOut23_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut22_reg[23]' (FDRE) to 'DCT322i_1/dataOut22_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut22_reg[24]' (FDRE) to 'DCT322i_1/dataOut22_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut22_reg[25]' (FDRE) to 'DCT322i_1/dataOut22_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut22_reg[26]' (FDRE) to 'DCT322i_1/dataOut22_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut22_reg[27]' (FDRE) to 'DCT322i_1/dataOut22_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut22_reg[28]' (FDRE) to 'DCT322i_1/dataOut22_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut22_reg[29]' (FDRE) to 'DCT322i_1/dataOut22_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut22_reg[30]' (FDRE) to 'DCT322i_1/dataOut22_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut16_reg[23]' (FDRE) to 'DCT322i_1/dataOut16_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut16_reg[24]' (FDRE) to 'DCT322i_1/dataOut16_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut16_reg[25]' (FDRE) to 'DCT322i_1/dataOut16_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut16_reg[26]' (FDRE) to 'DCT322i_1/dataOut16_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut16_reg[27]' (FDRE) to 'DCT322i_1/dataOut16_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut16_reg[28]' (FDRE) to 'DCT322i_1/dataOut16_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut16_reg[29]' (FDRE) to 'DCT322i_1/dataOut16_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut16_reg[30]' (FDRE) to 'DCT322i_1/dataOut16_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut17_reg[23]' (FDRE) to 'DCT322i_1/dataOut17_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut17_reg[24]' (FDRE) to 'DCT322i_1/dataOut17_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut17_reg[25]' (FDRE) to 'DCT322i_1/dataOut17_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut17_reg[26]' (FDRE) to 'DCT322i_1/dataOut17_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut17_reg[27]' (FDRE) to 'DCT322i_1/dataOut17_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut17_reg[28]' (FDRE) to 'DCT322i_1/dataOut17_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut17_reg[29]' (FDRE) to 'DCT322i_1/dataOut17_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT322i_1/dataOut17_reg[30]' (FDRE) to 'DCT322i_1/dataOut17_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6M212_reg[1]' (FDRE) to 'DCT322i_2/s_stg6M262_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6M212_reg[2]' (FDRE) to 'DCT322i_2/s_stg6M262_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6M262_reg[1]' (FDRE) to 'DCT322i_2/s_stg6M262_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_2/\s_stg6M262_reg[2] )
INFO: [Synth 8-3886] merging instance 'DCT322i_2/dataOut20_reg[23]' (FDRE) to 'DCT322i_2/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/dataOut20_reg[24]' (FDRE) to 'DCT322i_2/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/dataOut20_reg[25]' (FDRE) to 'DCT322i_2/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/dataOut20_reg[26]' (FDRE) to 'DCT322i_2/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/dataOut20_reg[27]' (FDRE) to 'DCT322i_2/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/dataOut20_reg[28]' (FDRE) to 'DCT322i_2/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/dataOut20_reg[29]' (FDRE) to 'DCT322i_2/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/dataOut20_reg[30]' (FDRE) to 'DCT322i_2/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D26_reg[23]' (FDRE) to 'DCT322i_2/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D26_reg[24]' (FDRE) to 'DCT322i_2/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D26_reg[25]' (FDRE) to 'DCT322i_2/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D26_reg[26]' (FDRE) to 'DCT322i_2/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D26_reg[27]' (FDRE) to 'DCT322i_2/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D26_reg[28]' (FDRE) to 'DCT322i_2/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D26_reg[29]' (FDRE) to 'DCT322i_2/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D26_reg[30]' (FDRE) to 'DCT322i_2/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D21_reg[23]' (FDRE) to 'DCT322i_2/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D21_reg[24]' (FDRE) to 'DCT322i_2/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D21_reg[25]' (FDRE) to 'DCT322i_2/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D21_reg[26]' (FDRE) to 'DCT322i_2/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D21_reg[27]' (FDRE) to 'DCT322i_2/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D21_reg[28]' (FDRE) to 'DCT322i_2/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D21_reg[29]' (FDRE) to 'DCT322i_2/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_2/s_stg6D21_reg[30]' (FDRE) to 'DCT322i_2/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT642i_5/s_stg4M521_reg[1]' (FDRE) to 'DCT642i_5/s_stg4M521_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT642i_5/s_stg4M521_reg[2]' (FDRE) to 'DCT642i_5/s_stg4M431_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT642i_5/s_stg4M431_reg[1]' (FDRE) to 'DCT642i_5/s_stg4M431_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_5/\s_stg4M431_reg[2] )
INFO: [Synth 8-3886] merging instance 'DCT642i_5/s_stg2D47_reg[23]' (FDRE) to 'DCT642i_5/s_stg2D47_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT642i_5/s_stg2D47_reg[24]' (FDRE) to 'DCT642i_5/s_stg2D47_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_6/\s_stg4M381_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_7/\s_stg4M561_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_11/\s_stg10M531_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_12/\s_stg6M581_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_15/\s_stg10M322_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_1/\s_stg6M172_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_1/\s_stg8M302_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_11/\s_stg8M421_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_11/\s_stg10M422_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_15/\s_stg10M622_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_2/\s_stg6M212_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_5/\s_stg4M431_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_5/\s_stg10M461_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_7/\s_stg4M401_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_12/\s_stg6M372_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_6/\s_stg4M381_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M181_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M211_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M292_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M182_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M211_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M252_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M281_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M201_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M222_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M191_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M272_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M451_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M522_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M482_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M522_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M501_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M361_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M601_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M361_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M352_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M381_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M372_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M531_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M452_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M411_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M421_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M411_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M452_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M371_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M371_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M372_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M341_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M432_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M342_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M521_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT4/\s_stg2M21_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT82/\s_stg4M41_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT4/\s_stg2M21_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT82/\s_stg4M52_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M91_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M121_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M91_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M92_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:02:22 . Memory (MB): peak = 2082.238 ; gain = 546.375 ; free physical = 186 ; free virtual = 8758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |DCT32_2_I__GB0         |           1|      9822|
|2     |DCT32_2_I__GB1         |           1|      3512|
|3     |DCT32_2_I__GB2         |           1|      5131|
|4     |DCT32_2_I__GB3         |           1|     12263|
|5     |DCT64_2_I__GB0         |           1|      8042|
|6     |DCT64_2_I__GB1         |           1|      4459|
|7     |DCT64_2_I__GB2         |           1|      4493|
|8     |DCT64_2_I__GB3         |           1|      4471|
|9     |DCT64_2_I__GB4         |           1|      9923|
|10    |DCT64_2_I__GB5         |           1|      8654|
|11    |DCT64_2_I__GB6         |           1|     10313|
|12    |DCT64_2_I__GB7         |           1|      3339|
|13    |DCT64_2_I__GB8         |           1|      3674|
|14    |DCT64_2_I__GB9         |           1|      5882|
|15    |DCT64_2_I__GB10        |           1|      9139|
|16    |DCT64_2_I__GB11        |           1|      4142|
|17    |DCT_Wrapper__GCB0      |           1|     21398|
|18    |DCT_Wrapper__GCB1      |           1|      6684|
|19    |DCT_Wrapper__GCB2      |           1|      6929|
|20    |DCT16_2_I              |           1|     12469|
|21    |DCT_Wrapper__GCB4      |           1|      6031|
|22    |DCTs_v1_0_S00_AXI__GC0 |           1|      5001|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:33 . Memory (MB): peak = 2082.238 ; gain = 546.375 ; free physical = 131 ; free virtual = 8634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:37 . Memory (MB): peak = 2082.238 ; gain = 546.375 ; free physical = 123 ; free virtual = 8628
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |DCT32_2_I__GB0         |           1|      9818|
|2     |DCT32_2_I__GB1         |           1|      3512|
|3     |DCT32_2_I__GB2         |           1|      5131|
|4     |DCT32_2_I__GB3         |           1|     12257|
|5     |DCT64_2_I__GB0         |           1|      8018|
|6     |DCT64_2_I__GB1         |           1|      4458|
|7     |DCT64_2_I__GB2         |           1|      4493|
|8     |DCT64_2_I__GB3         |           1|      4471|
|9     |DCT64_2_I__GB4         |           1|      9922|
|10    |DCT64_2_I__GB5         |           1|      8642|
|11    |DCT64_2_I__GB6         |           1|     10313|
|12    |DCT64_2_I__GB7         |           1|      3339|
|13    |DCT64_2_I__GB8         |           1|      3674|
|14    |DCT64_2_I__GB9         |           1|      5880|
|15    |DCT64_2_I__GB10        |           1|      9137|
|16    |DCT64_2_I__GB11        |           1|      4142|
|17    |DCT_Wrapper__GCB0      |           1|     21398|
|18    |DCT_Wrapper__GCB1      |           1|      6236|
|19    |DCT_Wrapper__GCB2      |           1|      6841|
|20    |DCT16_2_I              |           1|     12469|
|21    |DCT_Wrapper__GCB4      |           1|      4615|
|22    |DCTs_v1_0_S00_AXI__GC0 |           1|      4497|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:03:07 . Memory (MB): peak = 2090.242 ; gain = 554.379 ; free physical = 208 ; free virtual = 7961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |DCT32_2_I__GB0         |           1|      6146|
|2     |DCT32_2_I__GB1         |           1|      2364|
|3     |DCT32_2_I__GB2         |           1|      2866|
|4     |DCT32_2_I__GB3         |           1|      7551|
|5     |DCT64_2_I__GB0         |           1|      5375|
|6     |DCT64_2_I__GB1         |           1|      3074|
|7     |DCT64_2_I__GB2         |           1|      3157|
|8     |DCT64_2_I__GB3         |           1|      2726|
|9     |DCT64_2_I__GB4         |           1|      5531|
|10    |DCT64_2_I__GB5         |           1|      5318|
|11    |DCT64_2_I__GB6         |           1|      6222|
|12    |DCT64_2_I__GB7         |           1|      1717|
|13    |DCT64_2_I__GB8         |           1|      2161|
|14    |DCT64_2_I__GB9         |           1|      3400|
|15    |DCT64_2_I__GB10        |           1|      5684|
|16    |DCT64_2_I__GB11        |           1|      2921|
|17    |DCT_Wrapper__GCB0      |           1|     12618|
|18    |DCT_Wrapper__GCB1      |           1|      4839|
|19    |DCT_Wrapper__GCB2      |           1|      4269|
|20    |DCT16_2_I              |           1|      7568|
|21    |DCT_Wrapper__GCB4      |           1|      2232|
|22    |DCTs_v1_0_S00_AXI__GC0 |           1|      3488|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M471_reg[3] is being inverted and renamed to U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10M471_reg[3]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:24 ; elapsed = 00:03:32 . Memory (MB): peak = 2132.719 ; gain = 596.855 ; free physical = 209 ; free virtual = 7983
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:03:33 . Memory (MB): peak = 2132.719 ; gain = 596.855 ; free physical = 207 ; free virtual = 7981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:03:44 . Memory (MB): peak = 2132.719 ; gain = 596.855 ; free physical = 164 ; free virtual = 7916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:03:45 . Memory (MB): peak = 2132.719 ; gain = 596.855 ; free physical = 172 ; free virtual = 7924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:03:47 . Memory (MB): peak = 2132.719 ; gain = 596.855 ; free physical = 142 ; free virtual = 7918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:03:48 . Memory (MB): peak = 2132.719 ; gain = 596.855 ; free physical = 120 ; free virtual = 7916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  9888|
|2     |LUT1   |  2522|
|3     |LUT2   | 30205|
|4     |LUT3   |  7690|
|5     |LUT4   |  5338|
|6     |LUT5   |  6582|
|7     |LUT6   |  4817|
|8     |MUXF7  |   215|
|9     |MUXF8  |    92|
|10    |FDRE   | 34671|
|11    |FDSE   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------+-------+
|      |Instance                   |Module            |Cells  |
+------+---------------------------+------------------+-------+
|1     |top                        |                  | 102034|
|2     |  U0                       |DCTs_v1_0         | 102034|
|3     |    DCTs_v1_0_S00_AXI_inst |DCTs_v1_0_S00_AXI | 102034|
|4     |      DCTKERNEL            |DCT_Wrapper       |  99248|
|5     |        DCT161             |DCT16_1_I         |   2086|
|6     |        DCT162             |DCT16_2_I         |   7261|
|7     |        DCT321             |DCT32_1_I         |   4690|
|8     |        DCT322             |DCT32_2_I         |  17871|
|9     |        DCT4               |DCT4_I            |   1888|
|10    |        DCT641             |DCT64_1_I         |   9374|
|11    |        DCT642             |DCT64_2_I         |  44489|
|12    |        DCT81              |DCT8_1_I          |   1068|
|13    |        DCT82              |DCT8_2_I          |   2220|
+------+---------------------------+------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:03:48 . Memory (MB): peak = 2132.719 ; gain = 596.855 ; free physical = 119 ; free virtual = 7915
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:03:45 . Memory (MB): peak = 2136.629 ; gain = 368.531 ; free physical = 3008 ; free virtual = 10957
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:03:55 . Memory (MB): peak = 2136.629 ; gain = 600.766 ; free physical = 3008 ; free virtual = 10957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2176.539 ; gain = 0.000 ; free physical = 2854 ; free virtual = 10862
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:04:18 . Memory (MB): peak = 2176.539 ; gain = 803.840 ; free physical = 3011 ; free virtual = 11020
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2176.539 ; gain = 0.000 ; free physical = 3009 ; free virtual = 11019
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/DCTCop_DCTs_0_1_synth_1/DCTCop_DCTs_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2200.551 ; gain = 24.012 ; free physical = 2791 ; free virtual = 10959
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2200.551 ; gain = 0.000 ; free physical = 2566 ; free virtual = 10948
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP DCTCop_DCTs_0_1, cache-ID = 6ca17716e8c29ddb
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2200.551 ; gain = 0.000 ; free physical = 2500 ; free virtual = 10963
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/DCTCop_DCTs_0_1_synth_1/DCTCop_DCTs_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2200.551 ; gain = 0.000 ; free physical = 2368 ; free virtual = 10982
INFO: [runtcl-4] Executing : report_utilization -file DCTCop_DCTs_0_1_utilization_synth.rpt -pb DCTCop_DCTs_0_1_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2200.551 ; gain = 0.000 ; free physical = 2282 ; free virtual = 10986
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2200.551 ; gain = 0.000 ; free physical = 2198 ; free virtual = 10983
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 21:43:56 2019...
