{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548956232813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548956232819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 09:37:12 2019 " "Processing started: Thu Jan 31 09:37:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548956232819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548956232819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simple_procresser -c Simple_procresser " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simple_procresser -c Simple_procresser" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548956232819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1548956233738 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Main_procress.v(63) " "Verilog HDL warning at Main_procress.v(63): extended using \"x\" or \"z\"" {  } { { "Main_procress.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/Main_procress.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1548956243745 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Main_procress.v(123) " "Verilog HDL warning at Main_procress.v(123): extended using \"x\" or \"z\"" {  } { { "Main_procress.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/Main_procress.v" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1548956243746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_procress.v 8 8 " "Found 8 design units, including 8 entities, in source file main_procress.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Main_procress.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/Main_procress.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243756 ""} { "Info" "ISGN_ENTITY_NAME" "2 readOrWrite " "Found entity 2: readOrWrite" {  } { { "Main_procress.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/Main_procress.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243756 ""} { "Info" "ISGN_ENTITY_NAME" "3 triStateBuffer " "Found entity 3: triStateBuffer" {  } { { "Main_procress.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/Main_procress.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243756 ""} { "Info" "ISGN_ENTITY_NAME" "4 vDFF " "Found entity 4: vDFF" {  } { { "Main_procress.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/Main_procress.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243756 ""} { "Info" "ISGN_ENTITY_NAME" "5 circuitA " "Found entity 5: circuitA" {  } { { "Main_procress.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/Main_procress.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243756 ""} { "Info" "ISGN_ENTITY_NAME" "6 circuitB " "Found entity 6: circuitB" {  } { { "Main_procress.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/Main_procress.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243756 ""} { "Info" "ISGN_ENTITY_NAME" "7 sseg " "Found entity 7: sseg" {  } { { "Main_procress.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/Main_procress.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243756 ""} { "Info" "ISGN_ENTITY_NAME" "8 sseg2 " "Found entity 8: sseg2" {  } { { "Main_procress.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/Main_procress.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548956243756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548956243763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243768 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "regfile.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/regfile.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243768 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF_reg " "Found entity 3: vDFF_reg" {  } { { "regfile.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/regfile.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243768 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux8 " "Found entity 4: Mux8" {  } { { "regfile.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/regfile.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548956243768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/datapath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548956243774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 4 4 " "Found 4 design units, including 4 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243782 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFF1 " "Found entity 2: vDFF1" {  } { { "datapath.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/datapath.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243782 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux2 " "Found entity 3: Mux2" {  } { { "datapath.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/datapath.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243782 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux4 " "Found entity 4: Mux4" {  } { { "datapath.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/datapath.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548956243782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 7 7 " "Found 7 design units, including 7 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243790 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_register " "Found entity 2: instruction_register" {  } { { "cpu.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/cpu.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243790 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder " "Found entity 3: decoder" {  } { { "cpu.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/cpu.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243790 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "cpu.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/cpu.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243790 ""} { "Info" "ISGN_ENTITY_NAME" "5 RAM " "Found entity 5: RAM" {  } { { "cpu.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/cpu.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243790 ""} { "Info" "ISGN_ENTITY_NAME" "6 vDFF_PC_DA " "Found entity 6: vDFF_PC_DA" {  } { { "cpu.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/cpu.v" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243790 ""} { "Info" "ISGN_ENTITY_NAME" "7 programCounter " "Found entity 7: programCounter" {  } { { "cpu.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/cpu.v" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548956243790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243798 ""} { "Info" "ISGN_ENTITY_NAME" "2 AddSub " "Found entity 2: AddSub" {  } { { "alu.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/alu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243798 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder1 " "Found entity 3: Adder1" {  } { { "alu.v" "" { Text "C:/Users/dhruv/Desktop/verilog procresser/alu.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548956243798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548956243798 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Simple_procresser " "Top-level design entity \"Simple_procresser\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1548956243900 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dhruv/Desktop/verilog procresser/output_files/Simple_procresser.map.smsg " "Generated suppressed messages file C:/Users/dhruv/Desktop/verilog procresser/output_files/Simple_procresser.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1548956243967 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548956244066 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 31 09:37:24 2019 " "Processing ended: Thu Jan 31 09:37:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548956244066 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548956244066 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548956244066 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548956244066 ""}
