/*
 * (C) Copyright 2011 Samsung Electronics Co. Ltd
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#ifndef _VAL_SMDKC220_H
#define _VAL_SMDKC220_H

////////////////////////////////////////////////////////////
#define CONFIG_CLK_ARM_1000_APLL_1000
/* bus clock: 200Mhz, DMC clock 400Mhz */
#define CONFIG_CLK_BUS_DMC_200_400

#define DMC_PHYSTATUS                   0x40
#define C2C_CTRL_OFFSET                 0x24

#define ELFIN_CLOCK_BASE                0x10030000
#define CLK_SRC_CPU_OFFSET              0x14200
#define CLK_MUX_STAT_CPU_OFFSET         0x14400
#define CLK_DIV_CPU0_OFFSET             0x14500
#define CLK_DIV_CPU1_OFFSET             0x14504


#define CLK_SRC_DMC_OFFSET              0x10200
#define CLK_MUX_STAT_DMC_OFFSET         0x10400
#define CLK_DIV_DMC0_OFFSET             0x10500
#define CLK_DIV_DMC1_OFFSET             0x10504

#define CLK_SRC_TOP0_OFFSET             0x0C210
#define CLK_SRC_TOP1_OFFSET             0x0C214
#define CLK_SRC_FSYS_OFFSET             0x0C240
#define CLK_SRC_PERIL0_OFFSET           0x0C250
#define CLK_MUX_STAT_TOP_OFFSET         0x0C410
#define CLK_MUX_STAT_TOP1_OFFSET        0x0C414
#define CLK_DIV_TOP_OFFSET              0x0C510
#define CLK_DIV_FSYS1_OFFSET            0x0C544
#define CLK_DIV_FSYS2_OFFSET            0x0C548
#define CLK_DIV_FSYS3_OFFSET            0x0C54C
#define CLK_DIV_PERIL0_OFFSET           0x0C550

/*
 * CLOCK
 */
#define ELFIN_CLOCK_BASE                0x10030000

#define CLK_SRC_LEFTBUS_OFFSET          0x04200
#define CLK_MUX_STAT_LEFTBUS_OFFSET     0x04400
#define CLK_DIV_LEFTBUS_OFFSET          0x04500

#define CLK_SRC_RIGHTBUS_OFFSET         0x08200
#define CLK_MUX_STAT_RIGHTBUS_OFFSET    0x08400
#define CLK_DIV_RIGHTBUS_OFFSET         0x08500

#define APLL_LOCK_OFFSET                0x14000
#define APLL_CON0_OFFSET                0x14100
#define APLL_CON1_OFFSET                0x14104

#define MPLL_LOCK_OFFSET                0x10008
#define MPLL_CON0_OFFSET                0x10108
#define MPLL_CON1_OFFSET                0x1010C

#define EPLL_LOCK_OFFSET                0x0C010
#define VPLL_LOCK_OFFSET                0x0C020
#define EPLL_CON0_OFFSET                0x0C110
#define EPLL_CON1_OFFSET                0x0C114
#define EPLL_CON2_OFFSET                0x0C118

#define VPLL_CON0_OFFSET                0x0C120
#define VPLL_CON1_OFFSET                0x0C124
#define VPLL_CON2_OFFSET                0x0C128

#define CHIP_ID_BASE                    0x10000000

#define S5PV310_POWER_BASE      0x10020000
#define APB_DMC_0_BASE                  0x10600000
#define APB_DMC_1_BASE                  0x10610000

#define DMC_CONCONTROL                  0x00
#define DMC_MEMCONTROL                  0x04
#define DMC_MEMCONFIG0                  0x08
#define DMC_MEMCONFIG1                  0x0C
#define DMC_DIRECTCMD                   0x10
#define DMC_PRECHCONFIG                 0x14
#define DMC_PHYCONTROL0                 0x18
#define DMC_PHYCONTROL1                 0x1C
#define DMC_PHYCONTROL2                 0x20
#define DMC_PWRDNCONFIG                 0x28
#define DMC_TIMINGAREF                  0x30
#define DMC_TIMINGROW                   0x34
#define DMC_TIMINGDATA                  0x38
#define DMC_TIMINGPOWER                 0x3C
#define DMC_PHYSTATUS                   0x40
#define DMC_PHYZQCONTROL                0x44
#define DMC_CHIP0STATUS                 0x48
#define DMC_CHIP1STATUS                 0x4C
#define DMC_AREFSTATUS                  0x50
#define DMC_MRSTATUS                    0x54
#define DMC_PHYTEST0                    0x58
#define DMC_PHYTEST1                    0x5C


////////////////////////////////////////////////
#define CONFIG_IV_SIZE 0x7
#define DMC_IVCONTROL                   0xF0

////////////////////////////////////////////////////////////


#define CORE2_RATIO	0x0
#define PCLK_DBG_RATIO	0x1
#define PERIPH_RATIO	0x0
#define CORE_RATIO	0x0
#define HPM_RATIO	0x0

/* ARM_CLOCK_800Mhz */
#if defined(CONFIG_CLK_ARM_800_APLL_800)
#define APLL_MDIV	0x64
#define APLL_PDIV	0x3
#define APLL_SDIV	0x0

/* CLK_DIV_CPU0	*/
#define APLL_RATIO	0x1
#define ATB_RATIO	0x3
#define COREM1_RATIO	0x5
#define COREM0_RATIO	0x2

/* CLK_DIV_CPU1	*/
#define CORES_RATIO	0x3
#define COPY_RATIO	0x3

/* ARM_CLOCK_1Ghz */
#elif defined(CONFIG_CLK_ARM_1000_APLL_1000)
#define APLL_MDIV	0x7D
#define APLL_PDIV	0x3
#define APLL_SDIV	0x0

/* CLK_DIV_CPU0	*/
#ifdef CONFIG_EXYNOS4412_EVT2
#define APLL_RATIO	0x4
#else
#define APLL_RATIO	0x1
#endif
#define ATB_RATIO	0x4
#define COREM1_RATIO	0x5
#define COREM0_RATIO	0x2

/* CLK_DIV_CPU1	*/
#define CORES_RATIO	0x4
#define COPY_RATIO	0x4

/* ARM_CLOCK_1.5Ghz */
#elif defined(CONFIG_CLK_ARM_1500_APLL_1500)
#define APLL_MDIV	0xFA
#define APLL_PDIV	0x4
#define APLL_SDIV	0x0

#define APLL_RATIO	0x2
#define ATB_RATIO	0x6
#define COREM1_RATIO	0x7
#define COREM0_RATIO	0x3

/* CLK_DIV_CPU1	*/
#define CORES_RATIO	0x7
#define COPY_RATIO	0x6

#endif

#define CLK_DIV_CPU0_VAL        ((CORE2_RATIO << 28)    \
                                | (APLL_RATIO << 24)    \
                                | (PCLK_DBG_RATIO << 20)\
                                | (ATB_RATIO << 16)     \
                                | (PERIPH_RATIO <<12)   \
				| (COREM1_RATIO << 8)   \
                                | (COREM0_RATIO << 4)   \
                                | (CORE_RATIO))

#define CLK_DIV_CPU1_VAL	((CORES_RATIO << 8) \
                                |  (HPM_RATIO << 4) \
                                | (COPY_RATIO))

#if defined(CONFIG_CLK_BUS_DMC_200_400)
#define MPLL_MDIV	0x64
#define MPLL_PDIV	0x3
#define MPLL_SDIV	0x0
#elif defined(CONFIG_CLK_BUS_DMC_220_440)
#define MPLL_MDIV	0x6E
#define MPLL_PDIV	0x3
#define MPLL_SDIV	0x0
#endif


/* APLL_CON1	*/
#define APLL_CON1_VAL	(0x00203800)

/* MPLL_CON1	*/
#define MPLL_CON1_VAL (0x00203800)

#define EPLL_MDIV	0x40
#define EPLL_PDIV	0x2
#define EPLL_SDIV	0x3

#define EPLL_CON1_VAL	0x66010000
#define EPLL_CON2_VAL	0x00000080

#define VPLL_MDIV	0xAF
#define VPLL_PDIV	0x3
#define VPLL_SDIV	0x2

#define VPLL_CON1_VAL	0x66010000
#define VPLL_CON2_VAL	0x00000080


/* Set PLL */
#define set_pll(mdiv, pdiv, sdiv)	(1<<31 | mdiv<<16 | pdiv<<8 | sdiv)

#define APLL_CON0_VAL	set_pll(APLL_MDIV,APLL_PDIV,APLL_SDIV)
#define MPLL_CON0_VAL	set_pll(MPLL_MDIV,MPLL_PDIV,MPLL_SDIV)
#define EPLL_CON0_VAL	set_pll(EPLL_MDIV,EPLL_PDIV,EPLL_SDIV)
#define VPLL_CON0_VAL	set_pll(VPLL_MDIV,VPLL_PDIV,VPLL_SDIV)

/* APLL_LOCK	*/
#define APLL_LOCK_VAL	(APLL_PDIV * 270)
/* MPLL_LOCK	*/
#define MPLL_LOCK_VAL	(MPLL_PDIV * 270)
/* EPLL_LOCK	*/
#define EPLL_LOCK_VAL	(EPLL_PDIV * 3000)
/* VPLL_LOCK	*/
#define VPLL_LOCK_VAL	(VPLL_PDIV * 3000)


/* CLK_DIV_DMC0	*/
#define DMCP_RATIO		0x1
#define DMCD_RATIO		0x1
#define DMC_RATIO		0x1
#define DPHY_RATIO		0x1
#define ACP_PCLK_RATIO		0x1
#define ACP_RATIO		0x3

#define CLK_DIV_DMC0_VAL	((DMCP_RATIO << 20)	\
							| (DMCD_RATIO << 16)	\
							| (DMC_RATIO << 12)	\
							| (DPHY_RATIO << 8)	\
							| (ACP_PCLK_RATIO << 4)	\
							| (ACP_RATIO))

/* CLK_DIV_DMC1	*/
#define DPM_RATIO		0x1
#define DVSEM_RATIO		0x1
#define C2C_ACLK_RATIO		0x1
#define PWI_RATIO		0xF
#define C2C_RATIO		0x1
#define G2D_ACP_RATIO		0x3

#define CLK_DIV_DMC1_VAL	((DPM_RATIO << 24) \
							| (DVSEM_RATIO << 16)	\
							| (C2C_ACLK_RATIO << 12)\
							| (PWI_RATIO << 8)	\
							| (C2C_RATIO << 4)	\
							| (G2D_ACP_RATIO))

/* CLK_DIV_TOP	*/
#define ACLK_400_MCUISP_RATIO	0x1
#define ACLK_266_GPS_RATIO	0x2
#define ONENAND_RATIO	0x1
#define ACLK_133_RATIO	0x5
#define ACLK_160_RATIO	0x4
#define ACLK_100_RATIO	0x7
#define ACLK_200_RATIO	0x4

#define CLK_DIV_TOP_VAL	((ACLK_400_MCUISP_RATIO << 24) \
							| (ACLK_266_GPS_RATIO << 20) \
							| (ONENAND_RATIO << 16) \
							| (ACLK_133_RATIO << 12) \
							| (ACLK_160_RATIO << 8)	\
							| (ACLK_100_RATIO << 4)	\
							| (ACLK_200_RATIO))

/* CLK_DIV_LEFRBUS	*/
#define GPL_RATIO	0x1
#define GDL_RATIO	0x3
#define CLK_DIV_LEFRBUS_VAL	((GPL_RATIO << 4) \
							| (GDL_RATIO))

/* CLK_DIV_RIGHTBUS	*/
#define GPR_RATIO	0x1
#define GDR_RATIO	0x3
#define CLK_DIV_RIGHTBUS_VAL	((GPR_RATIO << 4) \
							| (GDR_RATIO))


/* CLK_SRC_PERIL0	*/
#define PWM_SEL		0
#define UART5_SEL	6
#define UART4_SEL	6
#define UART3_SEL	6
#define UART2_SEL	6
#define UART1_SEL	6
#define UART0_SEL	6
#define CLK_SRC_PERIL0_VAL	((PWM_SEL << 24)\
								| (UART5_SEL << 20)  \
								| (UART4_SEL << 16) \
								| (UART3_SEL << 12) \
								| (UART2_SEL<< 8)	\
								| (UART1_SEL << 4)	\
								| (UART0_SEL))

/* CLK_DIV_PERIL0	*/
#if defined(CONFIG_CLK_BUS_DMC_165_330)
#define UART5_RATIO	7
#define UART4_RATIO	7
#define UART3_RATIO	7
#define UART2_RATIO	7
#define UART1_RATIO	7
#define UART0_RATIO	7
#elif defined(CONFIG_CLK_BUS_DMC_200_400)
#define UART5_RATIO	7
#define UART4_RATIO	7
#define UART3_RATIO	7
#define UART2_RATIO	7
#define UART1_RATIO	7
#define UART0_RATIO	7
#elif defined(CONFIG_CLK_BUS_DMC_220_440)
#define UART5_RATIO	7
#define UART4_RATIO	7
#define UART3_RATIO	7
#define UART2_RATIO	7
#define UART1_RATIO	7
#define UART0_RATIO	7
#endif

#define CLK_DIV_PERIL0_VAL	((UART5_RATIO << 20) \
								| (UART4_RATIO << 16) \
								| (UART3_RATIO << 12)	\
								| (UART2_RATIO << 8)	\
								| (UART1_RATIO << 4)	\
								| (UART0_RATIO))


#define MPLL_DEC	(MPLL_MDIV * MPLL_MDIV / (MPLL_PDIV * 2^(MPLL_SDIV-1)))


#define SCLK_UART	MPLL_DEC / (UART1_RATIO+1)

#if defined(CONFIG_CLK_BUS_DMC_165_330)
#define UART_UBRDIV_VAL	0x2B/* (SCLK_UART/(115200*16) -1) */
#define UART_UDIVSLOT_VAL	0xC		/*((((SCLK_UART*10/(115200*16) -10))%10)*16/10)*/
#elif defined(CONFIG_CLK_BUS_DMC_200_400)
#define UART_UBRDIV_VAL	0x35     /* (SCLK_UART/(115200*16) -1) */
#define UART_UDIVSLOT_VAL 0x4		/*((((SCLK_UART*10/(115200*16) -10))%10)*16/10)*/
#elif defined(CONFIG_CLK_BUS_DMC_220_440)
#define UART_UBRDIV_VAL	0x3A     /* (SCLK_UART/(115200*16) -1) */
#define UART_UDIVSLOT_VAL 0xB		/*((((SCLK_UART*10/(115200*16) -10))%10)*16/10)*/
#endif




#define ULCON_OFFSET			0x00
#define UCON_OFFSET			0x04
#define UFCON_OFFSET			0x08
#define UMCON_OFFSET			0x0C
#define UTRSTAT_OFFSET			0x10
#define UERSTAT_OFFSET			0x14
#define UFSTAT_OFFSET			0x18
#define UMSTAT_OFFSET			0x1C
#define UTXH_OFFSET			0x20
#define URXH_OFFSET			0x24
#define UBRDIV_OFFSET			0x28
#define UDIVSLOT_OFFSET			0x2C
#define UINTP_OFFSET			0x30
#define UINTSP_OFFSET			0x34
#define UINTM_OFFSET			0x38
//#define UTRSTAT_TX_EMPTY		BIT2
//#define UTRSTAT_RX_READY		BIT0
#define UART_ERR_MASK			0xF

#define S5PV310_CLOCK_BASE	0x10030000
#define S5PV310_UART_BASE	0x13800000
#define S5PV310_UART0_OFFSET		0x00000
#define S5PV310_UART1_OFFSET		0x10000
#define S5PV310_UART2_OFFSET		0x20000
#define S5PV310_UART3_OFFSET		0x30000

#define S5PV310_UART_CONSOLE_BASE 	(S5PV310_UART_BASE + S5PV310_UART3_OFFSET)

#endif

