#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Aug 17 03:50:24 2024
# Process ID: 25245
# Current directory: /home/hakam/Repos/ChaosCore/syn
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/hakam/Repos/ChaosCore/syn/vivado.log
# Journal file: /home/hakam/Repos/ChaosCore/syn/vivado.jou
# Running On        :hakam-MS-7D46
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i3-12100F
# CPU Frequency     :3199.584 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16615 MB
# Swap memory       :4294 MB
# Total Virtual     :20910 MB
# Available Virtual :16717 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "SOC"
# set board_file "???"
# set board_name "ultra96v2"
# set fpga_part "xczu3eg-sbva484-1-i"
# set lib_dir [file normalize "./../hw/verilog"]
# set constraints_dir [file normalize "./constraints"]
# set bdf_dir [file normalize "./bdf"]
# set fp [open "$lib_dir/filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/firrtl_black_box_resource_files.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/nReadmWrite.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc "${constraints_dir}/constraints.xdc"
# synth_design -top "$top_module" -part ${fpga_part} -mode out_of_context
Command: synth_design -top SOC -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25288
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2563.812 ; gain = 303.777 ; free physical = 6803 ; free virtual = 14112
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:188]
WARNING: [Synth 8-11065] parameter 'CL_M_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:189]
WARNING: [Synth 8-11065] parameter 'AUSER_WIDTH' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:191]
WARNING: [Synth 8-11065] parameter 'M_BASE_ADDR_INT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:218]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore_tile' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BP' [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'gshare' [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PHT_memory' [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_65536x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_65536x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'PHT_memory' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'gshare' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_4096x56' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_4096x56' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAS' [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_128x39' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_128x39' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BP' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'predecoder' [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_FTQ_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x110' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x110' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_FTQ_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x234' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x234' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'predecoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PC_gen' [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'PC_gen' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x234' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x234' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_frontend_memory_request' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x65' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x65' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_frontend_memory_request' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x53' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x53' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_packet_decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x434' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x434' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'fetch_packet_decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x434' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x434' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_FTQ_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x110' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x110' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_FTQ_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'rename' [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6157] synthesizing module 'free_list' [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:172]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:174]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:176]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'free_list' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
INFO: [Synth 8-6157] synthesizing module 'WAW_handler' [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'WAW_handler' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAT' [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAT' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet_1' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x434_0' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x434_0' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'rename' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'backend' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS' [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'MEMRS' [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'MEMRS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'MOB' [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue4_FU_output' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue4_FU_output.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_4x192' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_4x192.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_4x192' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_4x192.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue4_FU_output' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue4_FU_output.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_FU_output' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_FU_output.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_FU_output' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_FU_output.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'MOB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/nReadmWrite.v:2]
INFO: [Synth 8-6155] done synthesizing module 'nReadmWrite' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/nReadmWrite.v:2]
INFO: [Synth 8-6157] synthesizing module 'FU' [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'branch_unit' [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'branch_unit' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU_1' [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AGU' [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:70]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:72]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:74]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:77]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:80]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'AGU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'backend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FTQ' [/home/hakam/Repos/ChaosCore/hw/verilog/FTQ.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FTQ' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FTQ.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_shared_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x70' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x70' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_shared_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_WB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_WB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_entry_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x17' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x17' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_entry_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ROB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BRU' [/home/hakam/Repos/ChaosCore/hw/verilog/BRU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BRU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BRU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_instruction_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_final_AXI_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_final_AXI_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem_1' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x2_0' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x2_0' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'icache_ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x278' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x278' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'icache_ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_validator' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_validator' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_instruction_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_data_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x352' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x352' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x345' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x345.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x345' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x345.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue8_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_8x36' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x36.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x36' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x36.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue8_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue3_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_3x36' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x36.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_3x36' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x36.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue3_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_256x8' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_256x8' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem_32' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_64x21' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_64x21' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem_32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_data_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore_tile' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AXI_debug_printer' [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'AXI_debug_printer' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_wrap_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 0 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M00_BASE_ADDR bound to: 0 - type: integer 
	Parameter M00_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M00_CONNECT_READ bound to: 1 - type: integer 
	Parameter M00_CONNECT_WRITE bound to: 1 - type: integer 
	Parameter M00_SECURE bound to: 0 - type: integer 
	Parameter M01_BASE_ADDR bound to: 134217728 - type: integer 
	Parameter M01_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M01_CONNECT_READ bound to: 1 - type: integer 
	Parameter M01_CONNECT_WRITE bound to: 1 - type: integer 
	Parameter M01_SECURE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 0 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 64'b0000100000000000000000000000000000000000000000000000000000000000 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001100000000000000000000000000000011000 
	Parameter M_CONNECT_READ bound to: 4'b0101 
	Parameter M_CONNECT_WRITE bound to: 4'b0101 
	Parameter M_SECURE bound to: 2'b00 
INFO: [Synth 8-251] Addressing configuration for axi_interconnect instance  [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:236]
INFO: [Synth 8-251] 0 (0): 0 / 24 -- 0-ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-251] 1 (0): 8000000 / 24 -- 8000000-8ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
	Parameter PORTS bound to: 4 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_wrap_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'SOC' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:51]
WARNING: [Synth 8-6014] Unused sequential element _R1_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:57]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:47]
WARNING: [Synth 8-6014] Unused sequential element io_fetch_packet_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:282]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:47]
WARNING: [Synth 8-6014] Unused sequential element monitor_output_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:281]
WARNING: [Synth 8-6014] Unused sequential element io_predictions_in_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:277]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:47]
WARNING: [Synth 8-6014] Unused sequential element hasBeenResetReg_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434_0.sv:47]
WARNING: [Synth 8-6014] Unused sequential element io_predictions_in_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:496]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1193]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1195]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1202]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1203]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1205]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1206]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1207]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1208]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1209]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1210]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1211]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1212]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1213]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1214]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1217]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1221]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1223]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1230]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1231]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1233]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1234]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1235]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1236]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1237]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1238]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1239]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1240]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1241]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1242]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1245]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1249]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1251]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1258]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1261]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1262]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1263]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1264]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1265]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1267]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1268]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1269]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1270]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1273]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1277]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1279]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1286]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1287]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1289]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1290]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1291]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1293]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1296]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1297]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1298]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1301]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1305]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1307]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1314]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1315]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1317]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1318]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1319]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1320]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1321]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1322]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1323]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1324]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1325]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1326]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1329]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1333]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1335]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1342]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1343]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1345]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1346]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1347]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1348]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1349]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1350]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-3936] Found unconnected internal register 'PLRU_reg' and it is trimmed from '4' to '3' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:1140]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_address_r_1_reg' and it is trimmed from '32' to '5' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:2004]
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[31] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[30] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[29] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[28] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[27] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[26] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[25] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[24] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[23] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[22] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[21] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[20] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[19] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[18] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[17] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[16] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[15] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[14] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[13] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[12] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[11] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[10] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[9] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[8] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[6] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[5] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[4] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[3] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[2] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[1] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[0] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_64x21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_64x21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_256x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_256x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_3x36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_3x36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_8x36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_2x345 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_2x345 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_enq_bits_write_bytes[6] in module Queue2_AXI_request_Q_entry is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2984.062 ; gain = 724.027 ; free physical = 6280 ; free virtual = 13602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2987.031 ; gain = 726.996 ; free physical = 6279 ; free virtual = 13598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2987.031 ; gain = 726.996 ; free physical = 6279 ; free virtual = 13598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2987.031 ; gain = 0.000 ; free physical = 6286 ; free virtual = 13610
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3121.508 ; gain = 0.000 ; free physical = 6278 ; free virtual = 13601
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3133.430 ; gain = 0.000 ; free physical = 6271 ; free virtual = 13594
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3133.430 ; gain = 873.395 ; free physical = 5418 ; free virtual = 12736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3141.434 ; gain = 881.398 ; free physical = 5426 ; free virtual = 12743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3141.434 ; gain = 881.398 ; free physical = 5426 ; free virtual = 12743
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'DATA_CACHE_STATE_reg' in module 'L1_data_cache'
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "mem_65536x2:/Memory_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6430] The Block RAM "mem_4096x56:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "mem_128x39:/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x234:/Memory_reg" of size (depth=16 x width=234) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x65:/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x53:/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x434:/Memory_reg" of size (depth=16 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x110:/Memory_reg" of size (depth=16 x width=110) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_2x434_0:/Memory_reg" of size (depth=2 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nReadmWrite:/rams_3_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nReadmWrite:/rams_2_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nReadmWrite:/rams_1_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nReadmWrite:/rams_0_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x70:/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x17:/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x2_0:/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "mem_64x278:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "ram_8x36:/Memory_reg" of size (depth=8 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              001 |                               00
                 iSTATE0 |                              010 |                               10
                  iSTATE |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DATA_CACHE_STATE_reg' using encoding 'one-hot' in module 'L1_data_cache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3141.434 ; gain = 881.398 ; free physical = 1277 ; free virtual = 8601
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 7     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 51    
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 43    
	   3 Input    3 Bit       Adders := 9     
	   2 Input    2 Bit       Adders := 52    
	   3 Input    2 Bit       Adders := 23    
	   4 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 17    
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	              264 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	              234 Bit    Registers := 1     
	              224 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 206   
	               21 Bit    Registers := 41    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 198   
	                6 Bit    Registers := 71    
	                5 Bit    Registers := 46    
	                4 Bit    Registers := 186   
	                3 Bit    Registers := 79    
	                2 Bit    Registers := 637   
	                1 Bit    Registers := 948   
+---RAMs : 
	             224K Bit	(4096 X 56 bit)          RAMs := 1     
	             128K Bit	(65536 X 2 bit)          RAMs := 1     
	              17K Bit	(64 X 278 bit)          RAMs := 2     
	               6K Bit	(16 X 434 bit)          RAMs := 1     
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(64 X 70 bit)          RAMs := 1     
	               3K Bit	(16 X 234 bit)          RAMs := 1     
	               2K Bit	(64 X 32 bit)          RAMs := 4     
	               1K Bit	(16 X 65 bit)          RAMs := 1     
	               1K Bit	(16 X 110 bit)          RAMs := 1     
	               1K Bit	(64 X 17 bit)          RAMs := 4     
	              868 Bit	(2 X 434 bit)          RAMs := 1     
	              848 Bit	(16 X 53 bit)          RAMs := 1     
	              288 Bit	(8 X 36 bit)          RAMs := 2     
	              128 Bit	(64 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 8     
	   2 Input  128 Bit        Muxes := 12    
	   2 Input   39 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 27    
	   2 Input   32 Bit        Muxes := 126   
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 114   
	   4 Input   21 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 179   
	   4 Input    8 Bit        Muxes := 111   
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 477   
	   2 Input    6 Bit        Muxes := 112   
	   2 Input    5 Bit        Muxes := 107   
	   2 Input    4 Bit        Muxes := 209   
	   4 Input    4 Bit        Muxes := 25    
	   2 Input    3 Bit        Muxes := 121   
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 754   
	   3 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 18    
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 1643  
	   5 Input    1 Bit        Muxes := 32    
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "backendi_0/INT_PRF/rams_3_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backendi_0/INT_PRF/rams_2_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backendi_0/INT_PRF/rams_1_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "backendi_0/INT_PRF/rams_0_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/instruction_fetch/bp/RAS/RAS_memory/mem_ext/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/instruction_fetch/instruction_Q/ram_ext/Memory_reg" of size (depth=16 x width=234) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/instruction_fetch/PC_Q/ram_ext/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/instruction_fetch/BTB_Q/ram_ext/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/rename/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg" of size (depth=2 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/instruction_queue/ram_ext/Memory_reg" of size (depth=16 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/FTQ_queue/ram_ext/Memory_reg" of size (depth=16 x width=110) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/non_cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/tag_memories_0/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/tag_memories_1/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/tag_memories_2/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/tag_memories_3/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_0/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_1/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_2/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_3/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_4/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_5/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_6/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_7/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_8/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_9/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_10/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_11/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_12/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_13/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_14/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_15/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_16/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_17/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_18/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_19/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_20/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_21/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_22/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_23/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_24/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_25/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_26/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_27/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_28/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_29/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_30/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_31/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'instruction_cache/final_response_buffer/ram_reg' and it is trimmed from '264' to '256' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv:49]
INFO: [Synth 8-6904] The RAM "SOC/instruction_cache/LRU_memory/mem_ext/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SOC/INT_PRF/rams_3_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SOC/INT_PRF/rams_2_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SOC/INT_PRF/rams_1_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "SOC/INT_PRF/rams_0_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "ChaosCorei_3/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "ChaosCorei_3/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "ChaosCorei_3/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "ChaosCorei_3/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/instruction_fetch/bp/RAS/RAS_memory/mem_ext/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/instruction_fetch/instruction_Q/ram_ext/Memory_reg" of size (depth=16 x width=234) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/instruction_fetch/PC_Q/ram_ext/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/instruction_fetch/BTB_Q/ram_ext/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/rename/renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg" of size (depth=2 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/instruction_queue/ram_ext/Memory_reg" of size (depth=16 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCorei_3/frontend/FTQ_queue/ram_ext/Memory_reg" of size (depth=16 x width=110) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "SOC/ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "SOC/ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "SOC/ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "SOC/ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "SOC/ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "SOC/instruction_cache/LRU_memory/mem_ext/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/non_cacheable_response_Q/ram_ext/Memory_reg" of size (depth=8 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/tag_memories_0/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/tag_memories_1/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/tag_memories_2/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/tag_memories_3/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_0/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_1/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_2/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_3/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_4/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_5/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ChaosCore_tilei_4/data_cache/data_memories_6/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:20 . Memory (MB): peak = 3550.598 ; gain = 1290.562 ; free physical = 205 ; free virtual = 6470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                             | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ChaosCorei_3/frontend/instruction_fetch | bp/BTB/BTB_memory/mem_ext/Memory_reg               | 4 K x 56(READ_FIRST)   | W |   | 4 K x 56(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 4,2,1           | 
|SOC                                     | instruction_cache/data_memory_0/mem_ext/Memory_reg | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|SOC                                     | instruction_cache/data_memory_1/mem_ext/Memory_reg | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
+----------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                           | RTL Object                                             | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+
|SOC                                                   | INT_PRF/rams_3_reg                                     | Implied   | 64 x 32              | RAM64M8 x 40   | 
|SOC                                                   | INT_PRF/rams_2_reg                                     | Implied   | 64 x 32              | RAM64M8 x 40   | 
|SOC                                                   | INT_PRF/rams_1_reg                                     | Implied   | 64 x 32              | RAM64M8 x 40   | 
|SOC                                                   | INT_PRF/rams_0_reg                                     | Implied   | 64 x 32              | RAM64M8 x 40   | 
|backendi_2/MOB                                        | FU_output_load_Q/ram_ext/Memory_reg                    | Implied   | 4 x 192              | RAM32M16 x 14  | 
|backendi_2/MOB                                        | FU_output_store_Q/ram_ext/Memory_reg                   | Implied   | 4 x 192              | RAM32M16 x 14  | 
|ChaosCorei_3/frontend/instruction_fetch               | bp/RAS/RAS_memory/mem_ext/Memory_reg                   | Implied   | 128 x 39             | RAM64M8 x 12   | 
|ChaosCorei_3/frontend/instruction_fetch               | predecoder/predictions_out_Q/ram_ext/Memory_reg        | Implied   | 2 x 110              | RAM32M16 x 8   | 
|ChaosCorei_3/frontend/instruction_fetch               | predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 234              | RAM32M16 x 17  | 
|ChaosCorei_3/frontend/instruction_fetch               | instruction_Q/ram_ext/Memory_reg                       | Implied   | 16 x 234             | RAM32M16 x 17  | 
|ChaosCorei_3/frontend/instruction_fetch               | PC_Q/ram_ext/Memory_reg                                | Implied   | 16 x 65              | RAM32M16 x 5   | 
|ChaosCorei_3/frontend/instruction_fetch               | BTB_Q/ram_ext/Memory_reg                               | Implied   | 16 x 53              | RAM32M16 x 4   | 
|ChaosCorei_3/frontend/rename                          | predictions_out_Q/ram_ext/Memory_reg                   | Implied   | 2 x 110              | RAM32M16 x 8   | 
|ChaosCorei_3/frontend/rename                          | renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg      | Implied   | 2 x 433              | RAM32M16 x 31  | 
|ChaosCorei_3/frontend                                 | decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 434              | RAM32M16 x 31  | 
|ChaosCorei_3/frontend                                 | instruction_queue/ram_ext/Memory_reg                   | Implied   | 16 x 434             | RAM32M16 x 31  | 
|ChaosCorei_3/frontend                                 | decoders/predictions_out_Q/ram_ext/Memory_reg          | Implied   | 2 x 110              | RAM32M16 x 8   | 
|ChaosCorei_3/frontend                                 | FTQ_queue/ram_ext/Memory_reg                           | Implied   | 16 x 110             | RAM32M16 x 8   | 
|SOC                                                   | ROB/shared_mem/mem_ext/Memory_reg                      | Implied   | 64 x 70              | RAM64M8 x 20   | 
|SOC                                                   | ROB/ROB_entry_banks_0/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|SOC                                                   | ROB/ROB_entry_banks_1/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|SOC                                                   | ROB/ROB_entry_banks_2/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|SOC                                                   | ROB/ROB_entry_banks_3/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|SOC                                                   | instruction_cache/LRU_memory/mem_ext/Memory_reg        | Implied   | 64 x 2               | RAM64X1S x 2   | 
|ChaosCore_tilei_4/data_cache/cacheable_response_Q     | ram_ext/Memory_reg                                     | Implied   | 8 x 36               | RAM32M16 x 3   | 
|ChaosCore_tilei_4/data_cache/non_cacheable_response_Q | ram_ext/Memory_reg                                     | Implied   | 8 x 36               | RAM32M16 x 3   | 
|ChaosCore_tilei_4/data_cache/CPU_response_skid_buffer | ram_ext/Memory_reg                                     | Implied   | 4 x 36               | RAM32M16 x 3   | 
|ChaosCore_tilei_4/data_cache                          | tag_memories_0/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|ChaosCore_tilei_4/data_cache                          | tag_memories_1/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|ChaosCore_tilei_4/data_cache                          | tag_memories_2/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|ChaosCore_tilei_4/data_cache                          | tag_memories_3/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_0/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_1/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_2/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_3/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_4/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_5/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_6/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_7/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_8/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_9/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_10/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_11/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_12/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_13/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_14/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_15/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_16/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_17/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_18/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_19/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_20/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_21/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_22/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_23/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_24/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_25/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_26/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_27/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_28/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_29/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_30/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_31/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | cacheable_request_Q/ram_ext/Memory_reg                 | Implied   | 8 x 352              | RAM32M16 x 26  | 
|ChaosCore_tilei_4/data_cache                          | non_cacheable_request_Q/ram_ext/Memory_reg             | Implied   | 8 x 352              | RAM32M16 x 26  | 
|ChaosCore_tilei_4/data_cache                          | AXI_request_Q/ram_ext/Memory_reg                       | Implied   | 2 x 345              | RAM32M16 x 25  | 
+------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:18 ; elapsed = 00:03:26 . Memory (MB): peak = 3689.629 ; gain = 1429.594 ; free physical = 206 ; free virtual = 6375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5582] The block RAM "ChaosCore_tilei_3/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6430] The Block RAM "ChaosCore_tilei_3/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "ChaosCore_tilei_3/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "ChaosCore_tilei_3/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5582] The block RAM "ChaosCore_tilei_3/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
WARNING: [Synth 8-6430] The Block RAM "ChaosCore_tilei_3/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:03:59 . Memory (MB): peak = 3713.645 ; gain = 1453.609 ; free physical = 301 ; free virtual = 6366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                             | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ChaosCore_tilei_3/\ChaosCore_tile/ChaosCore/frontend /instruction_fetch | bp/BTB/BTB_memory/mem_ext/Memory_reg               | 4 K x 56(READ_FIRST)   | W |   | 4 K x 56(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      |                 | 
|SOC                                                                     | instruction_cache/data_memory_0/mem_ext/Memory_reg | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|SOC                                                                     | instruction_cache/data_memory_1/mem_ext/Memory_reg | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
+------------------------------------------------------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                           | RTL Object                                             | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+
|SOC                                                   | INT_PRF/rams_3_reg                                     | Implied   | 64 x 32              | RAM64M8 x 40   | 
|SOC                                                   | INT_PRF/rams_2_reg                                     | Implied   | 64 x 32              | RAM64M8 x 40   | 
|SOC                                                   | INT_PRF/rams_1_reg                                     | Implied   | 64 x 32              | RAM64M8 x 40   | 
|SOC                                                   | INT_PRF/rams_0_reg                                     | Implied   | 64 x 32              | RAM64M8 x 40   | 
|backendi_2/MOB                                        | FU_output_load_Q/ram_ext/Memory_reg                    | Implied   | 4 x 192              | RAM32M16 x 14  | 
|backendi_2/MOB                                        | FU_output_store_Q/ram_ext/Memory_reg                   | Implied   | 4 x 192              | RAM32M16 x 14  | 
|ChaosCorei_3/frontend/instruction_fetch               | bp/RAS/RAS_memory/mem_ext/Memory_reg                   | Implied   | 128 x 39             | RAM64M8 x 12   | 
|ChaosCorei_3/frontend/instruction_fetch               | predecoder/predictions_out_Q/ram_ext/Memory_reg        | Implied   | 2 x 110              | RAM32M16 x 8   | 
|ChaosCorei_3/frontend/instruction_fetch               | predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 234              | RAM32M16 x 17  | 
|ChaosCorei_3/frontend/instruction_fetch               | instruction_Q/ram_ext/Memory_reg                       | Implied   | 16 x 234             | RAM32M16 x 17  | 
|ChaosCorei_3/frontend/instruction_fetch               | PC_Q/ram_ext/Memory_reg                                | Implied   | 16 x 65              | RAM32M16 x 5   | 
|ChaosCorei_3/frontend/instruction_fetch               | BTB_Q/ram_ext/Memory_reg                               | Implied   | 16 x 53              | RAM32M16 x 4   | 
|ChaosCorei_3/frontend/rename                          | predictions_out_Q/ram_ext/Memory_reg                   | Implied   | 2 x 110              | RAM32M16 x 8   | 
|ChaosCorei_3/frontend/rename                          | renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg      | Implied   | 2 x 433              | RAM32M16 x 31  | 
|ChaosCorei_3/frontend                                 | decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 434              | RAM32M16 x 31  | 
|ChaosCorei_3/frontend                                 | instruction_queue/ram_ext/Memory_reg                   | Implied   | 16 x 434             | RAM32M16 x 31  | 
|ChaosCorei_3/frontend                                 | decoders/predictions_out_Q/ram_ext/Memory_reg          | Implied   | 2 x 110              | RAM32M16 x 8   | 
|ChaosCorei_3/frontend                                 | FTQ_queue/ram_ext/Memory_reg                           | Implied   | 16 x 110             | RAM32M16 x 8   | 
|SOC                                                   | ROB/shared_mem/mem_ext/Memory_reg                      | Implied   | 64 x 70              | RAM64M8 x 20   | 
|SOC                                                   | ROB/ROB_entry_banks_0/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|SOC                                                   | ROB/ROB_entry_banks_1/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|SOC                                                   | ROB/ROB_entry_banks_2/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|SOC                                                   | ROB/ROB_entry_banks_3/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore_tilei_4/data_cache/cacheable_response_Q     | ram_ext/Memory_reg                                     | Implied   | 8 x 36               | RAM32M16 x 3   | 
|ChaosCore_tilei_4/data_cache/non_cacheable_response_Q | ram_ext/Memory_reg                                     | Implied   | 8 x 36               | RAM32M16 x 3   | 
|ChaosCore_tilei_4/data_cache/CPU_response_skid_buffer | ram_ext/Memory_reg                                     | Implied   | 4 x 36               | RAM32M16 x 3   | 
|ChaosCore_tilei_4/data_cache                          | tag_memories_0/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|ChaosCore_tilei_4/data_cache                          | tag_memories_1/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|ChaosCore_tilei_4/data_cache                          | tag_memories_2/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|ChaosCore_tilei_4/data_cache                          | tag_memories_3/ram_ext/Memory_reg                      | Implied   | 64 x 5               | RAM64X1S x 21  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_0/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_1/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_2/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_3/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_4/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_5/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_6/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_7/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_8/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_9/ram_ext/Memory_reg                     | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_10/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_11/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_12/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_13/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_14/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_15/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_16/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_17/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_18/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_19/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_20/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_21/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_22/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_23/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_24/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_25/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_26/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_27/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_28/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_29/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_30/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | data_memories_31/ram_ext/Memory_reg                    | Implied   | 256 x 8              | RAM256X1S x 8  | 
|ChaosCore_tilei_4/data_cache                          | cacheable_request_Q/ram_ext/Memory_reg                 | Implied   | 8 x 352              | RAM32M16 x 26  | 
|ChaosCore_tilei_4/data_cache                          | non_cacheable_request_Q/ram_ext/Memory_reg             | Implied   | 8 x 352              | RAM32M16 x 26  | 
|ChaosCore_tilei_4/data_cache                          | AXI_request_Q/ram_ext/Memory_reg                       | Implied   | 2 x 345              | RAM32M16 x 25  | 
|SOC                                                   | instruction_cache/LRU_memory/mem_ext/Memory_reg        | Implied   | 64 x 2               | RAM64X1S x 2   | 
+------------------------------------------------------+--------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:00 ; elapsed = 00:04:08 . Memory (MB): peak = 3911.645 ; gain = 1651.609 ; free physical = 307 ; free virtual = 6165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:03 ; elapsed = 00:04:11 . Memory (MB): peak = 3911.645 ; gain = 1651.609 ; free physical = 297 ; free virtual = 6159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:03 ; elapsed = 00:04:11 . Memory (MB): peak = 3911.645 ; gain = 1651.609 ; free physical = 281 ; free virtual = 6144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:05 ; elapsed = 00:04:14 . Memory (MB): peak = 3911.645 ; gain = 1651.609 ; free physical = 286 ; free virtual = 6151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:06 ; elapsed = 00:04:14 . Memory (MB): peak = 3911.645 ; gain = 1651.609 ; free physical = 291 ; free virtual = 6152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:06 ; elapsed = 00:04:15 . Memory (MB): peak = 3911.645 ; gain = 1651.609 ; free physical = 291 ; free virtual = 6152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:06 ; elapsed = 00:04:15 . Memory (MB): peak = 3911.645 ; gain = 1651.609 ; free physical = 291 ; free virtual = 6152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY8    |   193|
|2     |LUT1      |   132|
|3     |LUT2      |  1462|
|4     |LUT3      |  3457|
|5     |LUT4      |  2957|
|6     |LUT5      |  5313|
|7     |LUT6      | 13045|
|8     |MUXF7     |  1374|
|9     |MUXF8     |   370|
|10    |RAM256X1S |   256|
|11    |RAM32M    |     2|
|12    |RAM32M16  |   212|
|13    |RAM64M    |     6|
|14    |RAM64M8   |   193|
|15    |RAM64X1S  |    22|
|16    |RAMB18E2  |     1|
|17    |RAMB36E2  |    20|
|20    |FDRE      | 13042|
|21    |FDSE      |   138|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:07 ; elapsed = 00:04:15 . Memory (MB): peak = 3911.645 ; gain = 1651.609 ; free physical = 291 ; free virtual = 6152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:01 ; elapsed = 00:04:10 . Memory (MB): peak = 3911.645 ; gain = 1505.211 ; free physical = 7348 ; free virtual = 13208
Synthesis Optimization Complete : Time (s): cpu = 00:04:09 ; elapsed = 00:04:17 . Memory (MB): peak = 3911.645 ; gain = 1651.609 ; free physical = 7348 ; free virtual = 13208
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3911.645 ; gain = 0.000 ; free physical = 7352 ; free virtual = 13213
INFO: [Netlist 29-17] Analyzing 2628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_0/mem_ext/Memory_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ChaosCore_tile/instruction_cache/data_memory_1/mem_ext/Memory_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3911.645 ; gain = 0.000 ; free physical = 7342 ; free virtual = 13211
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 691 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 212 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 193 instances
  RAM64X1S => RAM64X1S (RAMS64E): 22 instances

Synth Design complete | Checksum: 8de1a780
INFO: [Common 17-83] Releasing license: Synthesis
351 Infos, 237 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:21 ; elapsed = 00:04:29 . Memory (MB): peak = 3911.645 ; gain = 2496.617 ; free physical = 7354 ; free virtual = 13223
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 10369.783; main = 3299.359; forked = 7440.140
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 15730.629; main = 3911.648; forked = 11818.980
# report_utilization -file utilization_synth.rpt -hierarchical -hierarchical_depth 10 -hierarchical_percentage
# report_timing_summary -file timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 4418.645 ; gain = 507.000 ; free physical = 6942 ; free virtual = 12809
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4482.676 ; gain = 64.031 ; free physical = 6936 ; free virtual = 12808

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14a80ffbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6936 ; free virtual = 12808

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14a80ffbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6927 ; free virtual = 12795

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14a80ffbb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6927 ; free virtual = 12795
Phase 1 Initialization | Checksum: 14a80ffbb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6927 ; free virtual = 12795

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14a80ffbb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6916 ; free virtual = 12787

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14a80ffbb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6916 ; free virtual = 12787
Phase 2 Timer Update And Timing Data Collection | Checksum: 14a80ffbb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6916 ; free virtual = 12787

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 53 inverters resulting in an inversion of 676 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17bbbe42d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6916 ; free virtual = 12788
Retarget | Checksum: 17bbbe42d
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 80 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1876fdf41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6919 ; free virtual = 12792
Constant propagation | Checksum: 1876fdf41
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 9 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: e86cd351

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6918 ; free virtual = 12790
Sweep | Checksum: e86cd351
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: e86cd351

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6918 ; free virtual = 12790
BUFG optimization | Checksum: e86cd351
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e86cd351

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6918 ; free virtual = 12790
Shift Register Optimization | Checksum: e86cd351
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: e86cd351

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6918 ; free virtual = 12790
Post Processing Netlist | Checksum: e86cd351
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 19adbf209

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6918 ; free virtual = 12790

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6918 ; free virtual = 12790
Phase 9.2 Verifying Netlist Connectivity | Checksum: 19adbf209

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6918 ; free virtual = 12790
Phase 9 Finalization | Checksum: 19adbf209

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6918 ; free virtual = 12790
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              80  |                                              0  |
|  Constant propagation         |               5  |               9  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19adbf209

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4482.676 ; gain = 0.000 ; free physical = 6918 ; free virtual = 12790

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 10 Total Ports: 42
Ending PowerOpt Patch Enables Task | Checksum: 12935e843

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6911 ; free virtual = 12779
Ending Power Optimization Task | Checksum: 12935e843

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.711 ; gain = 72.035 ; free physical = 6911 ; free virtual = 12778

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1378fff22

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6891 ; free virtual = 12763
Ending Final Cleanup Task | Checksum: 1378fff22

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6892 ; free virtual = 12764

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6892 ; free virtual = 12764
Ending Netlist Obfuscation Task | Checksum: 1378fff22

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6909 ; free virtual = 12781
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 4554.711 ; gain = 136.066 ; free physical = 6908 ; free virtual = 12780
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6916 ; free virtual = 12790
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 78dba6ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6916 ; free virtual = 12790
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6916 ; free virtual = 12790

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 663dbd27

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6916 ; free virtual = 12785

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9b281166

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6966 ; free virtual = 12841

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9b281166

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6966 ; free virtual = 12841
Phase 1 Placer Initialization | Checksum: 9b281166

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6966 ; free virtual = 12841

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: cb6ef7d1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6955 ; free virtual = 12826

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: cb6ef7d1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 4554.711 ; gain = 0.000 ; free physical = 6955 ; free virtual = 12826

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: cb6ef7d1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 4602.688 ; gain = 47.977 ; free physical = 6768 ; free virtual = 12641

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 7a33cd2a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 4634.703 ; gain = 79.992 ; free physical = 6767 ; free virtual = 12641

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 7a33cd2a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 4634.703 ; gain = 79.992 ; free physical = 6767 ; free virtual = 12641
Phase 2.1.1 Partition Driven Placement | Checksum: 7a33cd2a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 4634.703 ; gain = 79.992 ; free physical = 6767 ; free virtual = 12641
Phase 2.1 Floorplanning | Checksum: 7a33cd2a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 4634.703 ; gain = 79.992 ; free physical = 6767 ; free virtual = 12641

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 7a33cd2a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 4634.703 ; gain = 79.992 ; free physical = 6767 ; free virtual = 12641

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 68dddc47

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 4634.703 ; gain = 79.992 ; free physical = 6767 ; free virtual = 12641

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1691a6122

Time (s): cpu = 00:02:34 ; elapsed = 00:00:46 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6704 ; free virtual = 12578

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 961 LUTNM shape to break, 611 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 238, two critical 723, total 961, new lutff created 18
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1207 nets or LUTs. Breaked 961 LUTs, combined 246 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 52 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 28 nets.  Re-placed 91 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 91 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4710.703 ; gain = 0.000 ; free physical = 6709 ; free virtual = 12582
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4710.703 ; gain = 0.000 ; free physical = 6708 ; free virtual = 12582

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          961  |            246  |                  1207  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              2  |                    28  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          961  |            248  |                  1235  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1df543e9b

Time (s): cpu = 00:02:38 ; elapsed = 00:00:50 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6708 ; free virtual = 12581
Phase 2.4 Global Placement Core | Checksum: 1a8d7f942

Time (s): cpu = 00:02:50 ; elapsed = 00:00:52 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6740 ; free virtual = 12613
Phase 2 Global Placement | Checksum: 1a8d7f942

Time (s): cpu = 00:02:50 ; elapsed = 00:00:52 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6739 ; free virtual = 12613

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ce3313d6

Time (s): cpu = 00:03:01 ; elapsed = 00:00:56 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6735 ; free virtual = 12614

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16fe254bd

Time (s): cpu = 00:03:07 ; elapsed = 00:00:57 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6720 ; free virtual = 12601

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 153c577e1

Time (s): cpu = 00:03:43 ; elapsed = 00:01:07 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6708 ; free virtual = 12576

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 13b0dc0b8

Time (s): cpu = 00:03:47 ; elapsed = 00:01:10 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6747 ; free virtual = 12620
Phase 3.3.2 Slice Area Swap | Checksum: 13b0dc0b8

Time (s): cpu = 00:03:47 ; elapsed = 00:01:10 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6747 ; free virtual = 12620
Phase 3.3 Small Shape DP | Checksum: 21630127e

Time (s): cpu = 00:03:52 ; elapsed = 00:01:12 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6761 ; free virtual = 12634

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1185f7ce6

Time (s): cpu = 00:03:53 ; elapsed = 00:01:13 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6771 ; free virtual = 12644

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 121667d9d

Time (s): cpu = 00:03:53 ; elapsed = 00:01:13 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6771 ; free virtual = 12645

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1758d5d93

Time (s): cpu = 00:04:13 ; elapsed = 00:01:19 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6765 ; free virtual = 12639
Phase 3 Detail Placement | Checksum: 1758d5d93

Time (s): cpu = 00:04:13 ; elapsed = 00:01:19 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6773 ; free virtual = 12647

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e455a9d7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.247 | TNS=-742.622 |
Phase 1 Physical Synthesis Initialization | Checksum: 210fe8add

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4710.703 ; gain = 0.000 ; free physical = 6782 ; free virtual = 12658
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21399f372

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4710.703 ; gain = 0.000 ; free physical = 6782 ; free virtual = 12657
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e455a9d7

Time (s): cpu = 00:04:37 ; elapsed = 00:01:26 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6782 ; free virtual = 12657

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.835. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f0682924

Time (s): cpu = 00:04:58 ; elapsed = 00:01:46 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6792 ; free virtual = 12673

Time (s): cpu = 00:04:58 ; elapsed = 00:01:46 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6792 ; free virtual = 12673
Phase 4.1 Post Commit Optimization | Checksum: 1f0682924

Time (s): cpu = 00:04:59 ; elapsed = 00:01:46 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6794 ; free virtual = 12681

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f0682924

Time (s): cpu = 00:05:09 ; elapsed = 00:01:50 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6701 ; free virtual = 12595

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f0682924

Time (s): cpu = 00:05:09 ; elapsed = 00:01:50 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6701 ; free virtual = 12577
Phase 4.3 Placer Reporting | Checksum: 1f0682924

Time (s): cpu = 00:05:10 ; elapsed = 00:01:50 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6701 ; free virtual = 12577

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4710.703 ; gain = 0.000 ; free physical = 6701 ; free virtual = 12577

Time (s): cpu = 00:05:10 ; elapsed = 00:01:50 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6701 ; free virtual = 12577
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e670eda8

Time (s): cpu = 00:05:10 ; elapsed = 00:01:50 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6701 ; free virtual = 12577
Ending Placer Task | Checksum: 14975ad65

Time (s): cpu = 00:05:10 ; elapsed = 00:01:50 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6701 ; free virtual = 12577
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:16 ; elapsed = 00:01:52 . Memory (MB): peak = 4710.703 ; gain = 155.992 ; free physical = 6701 ; free virtual = 12577
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e89e9541 ConstDB: 0 ShapeSum: 4144a066 RouteDB: 1f9277be
Nodegraph reading from file.  Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6698 ; free virtual = 12580
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 50f2486f | NumContArr: bd2fa7b9 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29373e562

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6714 ; free virtual = 12597

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29373e562

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6714 ; free virtual = 12597

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29373e562

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6714 ; free virtual = 12597

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 29373e562

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6716 ; free virtual = 12599

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21fec88d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6731 ; free virtual = 12614
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.556 | TNS=-41.542| WHS=-0.020 | THS=-0.071 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37025
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22437
  Number of Partially Routed Nets     = 14588
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e6779c2a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:08 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6751 ; free virtual = 12631

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e6779c2a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:08 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6751 ; free virtual = 12631

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e96c4a95

Time (s): cpu = 00:00:59 ; elapsed = 00:00:15 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6720 ; free virtual = 12616
Phase 4 Initial Routing | Checksum: 1dcdf9097

Time (s): cpu = 00:01:00 ; elapsed = 00:00:15 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6720 ; free virtual = 12616

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Phase 5.1 Global Iteration 0 | Checksum: 1ce9128cf

Time (s): cpu = 00:01:05 ; elapsed = 00:00:16 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6729 ; free virtual = 12624
Phase 5 Rip-up And Reroute | Checksum: 1ce9128cf

Time (s): cpu = 00:01:06 ; elapsed = 00:00:16 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6729 ; free virtual = 12624
Total Elapsed time in route_design: 16.4 secs
Ending Routing Task | Checksum: 14975ad65

Time (s): cpu = 00:01:06 ; elapsed = 00:00:17 . Memory (MB): peak = 4738.703 ; gain = 0.000 ; free physical = 6728 ; free virtual = 12622
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 40 Warnings, 0 Critical Warnings and 1 Errors encountered.
route_design failed
INFO: [Common 17-344] 'route_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sat Aug 17 03:57:37 2024...
