Fitter Status : Successful - Fri Nov 01 21:41:51 2019
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Web Edition
Revision Name : Lab0_My_First_FPGA
Top-level Entity Name : Lab0_My_First_FPGA
Family : Cyclone V
Device : 5CSEMA5F31C6
Timing Models : Preliminary
Logic utilization (in ALMs) : 16 / 32,070 ( < 1 % )
Total registers : 27
Total pins : 7 / 457 ( 2 % )
Total virtual pins : 0
Total block memory bits : 0 / 4,065,280 ( 0 % )
Total DSP Blocks : 0 / 87 ( 0 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI TX Channels : 0
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 4 ( 0 % )
