/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module bcdefg_flat(DDATAI_0, DDATAI_1, DDATAI_2, DDATAI_3, DDATAI_4, DDATAI_5, DDATAI_6, DDATAI_7, DDATAI_8, DDATAI_9, DDATAI_10, DDATAI_11, DDATAI_12, DDATAI_13, DDATAI_14, DDATAI_15, DDATAI_16, DDATAI_17, DDATAI_18, DDATAI_19, DDATAI_20
, DDATAI_21, DDATAI_22, DDATAI_23, DDATAI_24, DDATAI_25, DDATAI_26, DDATAI_27, DDATAI_28, DDATAI_29, DDATAI_30, DDATAI_31, DDATAO_0, DDATAO_1, DDATAO_2, DDATAO_3, DDATAO_4, DDATAO_5, DDATAO_6, DDATAO_7, DDATAO_8, DDATAO_9
, DDATAO_10, DDATAO_11, DDATAO_12, DDATAO_13, DDATAO_14, DDATAO_15, DDATAO_16, DDATAO_17, DDATAO_18, DDATAO_19, DDATAO_20, DDATAO_21, DDATAO_22, DDATAO_23, DDATAO_24, DDATAO_25, DDATAO_26, DDATAO_27, DDATAO_28, DDATAO_29, DDATAO_30
, DDATAO_31, SYS_WBEMPTY_W_R, CBUS_DREQ, CBUS_DADDR_0, CBUS_DADDR_1, CBUS_DADDR_2, CBUS_DADDR_3, CBUS_DADDR_4, CBUS_DADDR_5, CBUS_DADDR_6, CBUS_DADDR_7, CBUS_DADDR_8, CBUS_DADDR_9, CBUS_DADDR_10, CBUS_DADDR_11, CBUS_DADDR_12, CBUS_DADDR_13, CBUS_DADDR_14, CBUS_DADDR_15, CBUS_DADDR_16, CBUS_DADDR_17
, CBUS_DADDR_18, CBUS_DADDR_19, CBUS_DADDR_20, CBUS_DADDR_21, CBUS_DADDR_22, CBUS_DADDR_23, CBUS_DADDR_24, CBUS_DADDR_25, CBUS_DADDR_26, CBUS_DADDR_27, CBUS_DADDR_28, CBUS_DADDR_29, CBUS_DADDR_30, CBUS_DADDR_31, CBUS_DUC, CBUS_DRW, CBUS_DLINE, CBUS_DSZ_0, CBUS_DSZ_1, CBUS_DBE_0, CBUS_DBE_1
, CBUS_DBE_2, CBUS_DBE_3, CBUS_DO_0, CBUS_DO_1, CBUS_DO_2, CBUS_DO_3, CBUS_DO_4, CBUS_DO_5, CBUS_DO_6, CBUS_DO_7, CBUS_DO_8, CBUS_DO_9, CBUS_DO_10, CBUS_DO_11, CBUS_DO_12, CBUS_DO_13, CBUS_DO_14, CBUS_DO_15, CBUS_DO_16, CBUS_DO_17, CBUS_DO_18
, CBUS_DO_19, CBUS_DO_20, CBUS_DO_21, CBUS_DO_22, CBUS_DO_23, CBUS_DO_24, CBUS_DO_25, CBUS_DO_26, CBUS_DO_27, CBUS_DO_28, CBUS_DO_29, CBUS_DO_30, CBUS_DO_31, CBUS_DADDR_E1_0, CBUS_DADDR_E1_1, CBUS_DADDR_E1_2, CBUS_DADDR_E1_3, CBUS_DADDR_E1_4, CBUS_DADDR_E1_5, CBUS_DADDR_E1_6, CBUS_DADDR_E1_7
, CBUS_DADDR_E1_8, CBUS_DADDR_E1_9, CBUS_DADDR_E1_10, CBUS_DADDR_E1_11, CBUS_DADDR_E1_12, CBUS_DADDR_E1_13, CBUS_DADDR_E1_14, CBUS_DADDR_E1_15, CBUS_DADDR_E1_16, CBUS_DADDR_E1_17, CBUS_DADDR_E1_18, CBUS_DADDR_E1_19, CBUS_DADDR_E1_20, CBUS_DADDR_E1_21, CBUS_DADDR_E1_22, CBUS_DADDR_E1_23, CBUS_DADDR_E1_24, CBUS_DADDR_E1_25, CBUS_DADDR_E1_26, CBUS_DADDR_E1_27, CBUS_DADDR_E1_28
, CBUS_DADDR_E1_29, CBUS_DADDR_E1_30, CBUS_DADDR_E1_31, CBUS_IREQ, CBUS_IADDR_0, CBUS_IADDR_1, CBUS_IADDR_2, CBUS_IADDR_3, CBUS_IADDR_4, CBUS_IADDR_5, CBUS_IADDR_6, CBUS_IADDR_7, CBUS_IADDR_8, CBUS_IADDR_9, CBUS_IADDR_10, CBUS_IADDR_11, CBUS_IADDR_12, CBUS_IADDR_13, CBUS_IADDR_14, CBUS_IADDR_15, CBUS_IADDR_16
, CBUS_IADDR_17, CBUS_IADDR_18, CBUS_IADDR_19, CBUS_IADDR_20, CBUS_IADDR_21, CBUS_IADDR_22, CBUS_IADDR_23, CBUS_IADDR_24, CBUS_IADDR_25, CBUS_IADDR_26, CBUS_IADDR_27, CBUS_IADDR_28, CBUS_IADDR_29, CBUS_IADDR_30, CBUS_IADDR_31, CBUS_IUC, CBUS_DDM, CBUS_IDM, IDATAO_0, IDATAO_1, IDATAO_2
, IDATAO_3, IDATAO_4, IDATAO_5, IDATAO_6, IDATAO_7, IDATAO_8, IDATAO_9, IDATAO_10, IDATAO_11, IDATAO_12, IDATAO_13, IDATAO_14, IDATAO_15, IDATAO_16, IDATAO_17, IDATAO_18, IDATAO_19, IDATAO_20, IDATAO_21, IDATAO_22, IDATAO_23
, IDATAO_24, IDATAO_25, IDATAO_26, IDATAO_27, IDATAO_28, IDATAO_29, IDATAO_30, IDATAO_31, DVALO, IVALO, PBI_EJHOLD, PBI_EJJPTHOLD, IDCLOCKI, CFG_MEMFULLWORD, CFG_MEMZEROFIRST, CFG_LINEADDRFILTER, CFG_DCOFF, CFG_ICOFF, TMODE, RESET_D1_R_N, SEN
, CBUS_SWBEMPTY, CBUS_SIVAL, CBUS_SDVAL, CBUS_SIDATA_0, CBUS_SIDATA_1, CBUS_SIDATA_2, CBUS_SIDATA_3, CBUS_SIDATA_4, CBUS_SIDATA_5, CBUS_SIDATA_6, CBUS_SIDATA_7, CBUS_SIDATA_8, CBUS_SIDATA_9, CBUS_SIDATA_10, CBUS_SIDATA_11, CBUS_SIDATA_12, CBUS_SIDATA_13, CBUS_SIDATA_14, CBUS_SIDATA_15, CBUS_SIDATA_16, CBUS_SIDATA_17
, CBUS_SIDATA_18, CBUS_SIDATA_19, CBUS_SIDATA_20, CBUS_SIDATA_21, CBUS_SIDATA_22, CBUS_SIDATA_23, CBUS_SIDATA_24, CBUS_SIDATA_25, CBUS_SIDATA_26, CBUS_SIDATA_27, CBUS_SIDATA_28, CBUS_SIDATA_29, CBUS_SIDATA_30, CBUS_SIDATA_31, CBUS_SDDATA_0, CBUS_SDDATA_1, CBUS_SDDATA_2, CBUS_SDDATA_3, CBUS_SDDATA_4, CBUS_SDDATA_5, CBUS_SDDATA_6
, CBUS_SDDATA_7, CBUS_SDDATA_8, CBUS_SDDATA_9, CBUS_SDDATA_10, CBUS_SDDATA_11, CBUS_SDDATA_12, CBUS_SDDATA_13, CBUS_SDDATA_14, CBUS_SDDATA_15, CBUS_SDDATA_16, CBUS_SDDATA_17, CBUS_SDDATA_18, CBUS_SDDATA_19, CBUS_SDDATA_20, CBUS_SDDATA_21, CBUS_SDDATA_22, CBUS_SDDATA_23, CBUS_SDDATA_24, CBUS_SDDATA_25, CBUS_SDDATA_26, CBUS_SDDATA_27
, CBUS_SDDATA_28, CBUS_SDDATA_29, CBUS_SDDATA_30, CBUS_SDDATA_31, LMI_DreadEX, LMI_DwriteEX, LMI_DBE_0, LMI_DBE_1, LMI_DBE_2, LMI_DBE_3, LMI_DSX, LMI_DAckR, LMI_DAckW, LMI_DMissQC, LMI_DCSTWBUS, DNXTADDRI_0, DNXTADDRI_1, DNXTADDRI_2, DNXTADDRI_3, DNXTADDRI_4, DNXTADDRI_5
, DNXTADDRI_6, DNXTADDRI_7, DNXTADDRI_8, DNXTADDRI_9, DNXTADDRI_10, DNXTADDRI_11, DNXTADDRI_12, DNXTADDRI_13, DNXTADDRI_14, DNXTADDRI_15, DNXTADDRI_16, DNXTADDRI_17, DNXTADDRI_18, DNXTADDRI_19, DNXTADDRI_20, DNXTADDRI_21, DNXTADDRI_22, DNXTADDRI_23, DNXTADDRI_24, DNXTADDRI_25, DNXTADDRI_26
, DNXTADDRI_27, DNXTADDRI_28, DNXTADDRI_29, DNXTADDRI_30, DNXTADDRI_31, CP0_IEJORDM_I, CP0_JCTRLDM_M_R, LMI_IstallIF, LMI_IMissQC, LMI_IMissQW, INXTADDRI_0, INXTADDRI_1, INXTADDRI_2, INXTADDRI_3, INXTADDRI_4, INXTADDRI_5, INXTADDRI_6, INXTADDRI_7, INXTADDRI_8, INXTADDRI_9, INXTADDRI_10
, INXTADDRI_11, INXTADDRI_12, INXTADDRI_13, INXTADDRI_14, INXTADDRI_15, INXTADDRI_16, INXTADDRI_17, INXTADDRI_18, INXTADDRI_19, INXTADDRI_20, INXTADDRI_21, INXTADDRI_22, INXTADDRI_23, INXTADDRI_24, INXTADDRI_25, INXTADDRI_26, INXTADDRI_27, INXTADDRI_28, INXTADDRI_29, INXTADDRI_30, INXTADDRI_31
, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13, LMI_Exception, DOECI, IOECI, IOEWI, DDISI, IDISI);
  input DDATAI_0;
  wire DDATAI_0;
  input DDATAI_1;
  wire DDATAI_1;
  input DDATAI_2;
  wire DDATAI_2;
  input DDATAI_3;
  wire DDATAI_3;
  input DDATAI_4;
  wire DDATAI_4;
  input DDATAI_5;
  wire DDATAI_5;
  input DDATAI_6;
  wire DDATAI_6;
  input DDATAI_7;
  wire DDATAI_7;
  input DDATAI_8;
  wire DDATAI_8;
  input DDATAI_9;
  wire DDATAI_9;
  input DDATAI_10;
  wire DDATAI_10;
  input DDATAI_11;
  wire DDATAI_11;
  input DDATAI_12;
  wire DDATAI_12;
  input DDATAI_13;
  wire DDATAI_13;
  input DDATAI_14;
  wire DDATAI_14;
  input DDATAI_15;
  wire DDATAI_15;
  input DDATAI_16;
  wire DDATAI_16;
  input DDATAI_17;
  wire DDATAI_17;
  input DDATAI_18;
  wire DDATAI_18;
  input DDATAI_19;
  wire DDATAI_19;
  input DDATAI_20;
  wire DDATAI_20;
  input DDATAI_21;
  wire DDATAI_21;
  input DDATAI_22;
  wire DDATAI_22;
  input DDATAI_23;
  wire DDATAI_23;
  input DDATAI_24;
  wire DDATAI_24;
  input DDATAI_25;
  wire DDATAI_25;
  input DDATAI_26;
  wire DDATAI_26;
  input DDATAI_27;
  wire DDATAI_27;
  input DDATAI_28;
  wire DDATAI_28;
  input DDATAI_29;
  wire DDATAI_29;
  input DDATAI_30;
  wire DDATAI_30;
  input DDATAI_31;
  wire DDATAI_31;
  output DDATAO_0;
  wire DDATAO_0;
  output DDATAO_1;
  wire DDATAO_1;
  output DDATAO_2;
  wire DDATAO_2;
  output DDATAO_3;
  wire DDATAO_3;
  output DDATAO_4;
  wire DDATAO_4;
  output DDATAO_5;
  wire DDATAO_5;
  output DDATAO_6;
  wire DDATAO_6;
  output DDATAO_7;
  wire DDATAO_7;
  output DDATAO_8;
  wire DDATAO_8;
  output DDATAO_9;
  wire DDATAO_9;
  output DDATAO_10;
  wire DDATAO_10;
  output DDATAO_11;
  wire DDATAO_11;
  output DDATAO_12;
  wire DDATAO_12;
  output DDATAO_13;
  wire DDATAO_13;
  output DDATAO_14;
  wire DDATAO_14;
  output DDATAO_15;
  wire DDATAO_15;
  output DDATAO_16;
  wire DDATAO_16;
  output DDATAO_17;
  wire DDATAO_17;
  output DDATAO_18;
  wire DDATAO_18;
  output DDATAO_19;
  wire DDATAO_19;
  output DDATAO_20;
  wire DDATAO_20;
  output DDATAO_21;
  wire DDATAO_21;
  output DDATAO_22;
  wire DDATAO_22;
  output DDATAO_23;
  wire DDATAO_23;
  output DDATAO_24;
  wire DDATAO_24;
  output DDATAO_25;
  wire DDATAO_25;
  output DDATAO_26;
  wire DDATAO_26;
  output DDATAO_27;
  wire DDATAO_27;
  output DDATAO_28;
  wire DDATAO_28;
  output DDATAO_29;
  wire DDATAO_29;
  output DDATAO_30;
  wire DDATAO_30;
  output DDATAO_31;
  wire DDATAO_31;
  output SYS_WBEMPTY_W_R;
  reg SYS_WBEMPTY_W_R;
  output CBUS_DREQ;
  wire CBUS_DREQ;
  output CBUS_DADDR_0;
  wire CBUS_DADDR_0;
  output CBUS_DADDR_1;
  wire CBUS_DADDR_1;
  output CBUS_DADDR_2;
  wire CBUS_DADDR_2;
  output CBUS_DADDR_3;
  wire CBUS_DADDR_3;
  output CBUS_DADDR_4;
  wire CBUS_DADDR_4;
  output CBUS_DADDR_5;
  wire CBUS_DADDR_5;
  output CBUS_DADDR_6;
  wire CBUS_DADDR_6;
  output CBUS_DADDR_7;
  wire CBUS_DADDR_7;
  output CBUS_DADDR_8;
  wire CBUS_DADDR_8;
  output CBUS_DADDR_9;
  wire CBUS_DADDR_9;
  output CBUS_DADDR_10;
  wire CBUS_DADDR_10;
  output CBUS_DADDR_11;
  wire CBUS_DADDR_11;
  output CBUS_DADDR_12;
  wire CBUS_DADDR_12;
  output CBUS_DADDR_13;
  wire CBUS_DADDR_13;
  output CBUS_DADDR_14;
  wire CBUS_DADDR_14;
  output CBUS_DADDR_15;
  wire CBUS_DADDR_15;
  output CBUS_DADDR_16;
  wire CBUS_DADDR_16;
  output CBUS_DADDR_17;
  wire CBUS_DADDR_17;
  output CBUS_DADDR_18;
  wire CBUS_DADDR_18;
  output CBUS_DADDR_19;
  wire CBUS_DADDR_19;
  output CBUS_DADDR_20;
  wire CBUS_DADDR_20;
  output CBUS_DADDR_21;
  wire CBUS_DADDR_21;
  output CBUS_DADDR_22;
  wire CBUS_DADDR_22;
  output CBUS_DADDR_23;
  wire CBUS_DADDR_23;
  output CBUS_DADDR_24;
  wire CBUS_DADDR_24;
  output CBUS_DADDR_25;
  wire CBUS_DADDR_25;
  output CBUS_DADDR_26;
  wire CBUS_DADDR_26;
  output CBUS_DADDR_27;
  wire CBUS_DADDR_27;
  output CBUS_DADDR_28;
  wire CBUS_DADDR_28;
  output CBUS_DADDR_29;
  wire CBUS_DADDR_29;
  output CBUS_DADDR_30;
  wire CBUS_DADDR_30;
  output CBUS_DADDR_31;
  wire CBUS_DADDR_31;
  output CBUS_DUC;
  wire CBUS_DUC;
  output CBUS_DRW;
  wire CBUS_DRW;
  output CBUS_DLINE;
  wire CBUS_DLINE;
  output CBUS_DSZ_0;
  wire CBUS_DSZ_0;
  output CBUS_DSZ_1;
  wire CBUS_DSZ_1;
  output CBUS_DBE_0;
  wire CBUS_DBE_0;
  output CBUS_DBE_1;
  wire CBUS_DBE_1;
  output CBUS_DBE_2;
  wire CBUS_DBE_2;
  output CBUS_DBE_3;
  wire CBUS_DBE_3;
  output CBUS_DO_0;
  wire CBUS_DO_0;
  output CBUS_DO_1;
  wire CBUS_DO_1;
  output CBUS_DO_2;
  wire CBUS_DO_2;
  output CBUS_DO_3;
  wire CBUS_DO_3;
  output CBUS_DO_4;
  wire CBUS_DO_4;
  output CBUS_DO_5;
  wire CBUS_DO_5;
  output CBUS_DO_6;
  wire CBUS_DO_6;
  output CBUS_DO_7;
  wire CBUS_DO_7;
  output CBUS_DO_8;
  wire CBUS_DO_8;
  output CBUS_DO_9;
  wire CBUS_DO_9;
  output CBUS_DO_10;
  wire CBUS_DO_10;
  output CBUS_DO_11;
  wire CBUS_DO_11;
  output CBUS_DO_12;
  wire CBUS_DO_12;
  output CBUS_DO_13;
  wire CBUS_DO_13;
  output CBUS_DO_14;
  wire CBUS_DO_14;
  output CBUS_DO_15;
  wire CBUS_DO_15;
  output CBUS_DO_16;
  wire CBUS_DO_16;
  output CBUS_DO_17;
  wire CBUS_DO_17;
  output CBUS_DO_18;
  wire CBUS_DO_18;
  output CBUS_DO_19;
  wire CBUS_DO_19;
  output CBUS_DO_20;
  wire CBUS_DO_20;
  output CBUS_DO_21;
  wire CBUS_DO_21;
  output CBUS_DO_22;
  wire CBUS_DO_22;
  output CBUS_DO_23;
  wire CBUS_DO_23;
  output CBUS_DO_24;
  wire CBUS_DO_24;
  output CBUS_DO_25;
  wire CBUS_DO_25;
  output CBUS_DO_26;
  wire CBUS_DO_26;
  output CBUS_DO_27;
  wire CBUS_DO_27;
  output CBUS_DO_28;
  wire CBUS_DO_28;
  output CBUS_DO_29;
  wire CBUS_DO_29;
  output CBUS_DO_30;
  wire CBUS_DO_30;
  output CBUS_DO_31;
  wire CBUS_DO_31;
  output CBUS_DADDR_E1_0;
  wire CBUS_DADDR_E1_0;
  output CBUS_DADDR_E1_1;
  wire CBUS_DADDR_E1_1;
  output CBUS_DADDR_E1_2;
  wire CBUS_DADDR_E1_2;
  output CBUS_DADDR_E1_3;
  wire CBUS_DADDR_E1_3;
  output CBUS_DADDR_E1_4;
  wire CBUS_DADDR_E1_4;
  output CBUS_DADDR_E1_5;
  wire CBUS_DADDR_E1_5;
  output CBUS_DADDR_E1_6;
  wire CBUS_DADDR_E1_6;
  output CBUS_DADDR_E1_7;
  wire CBUS_DADDR_E1_7;
  output CBUS_DADDR_E1_8;
  wire CBUS_DADDR_E1_8;
  output CBUS_DADDR_E1_9;
  wire CBUS_DADDR_E1_9;
  output CBUS_DADDR_E1_10;
  wire CBUS_DADDR_E1_10;
  output CBUS_DADDR_E1_11;
  wire CBUS_DADDR_E1_11;
  output CBUS_DADDR_E1_12;
  wire CBUS_DADDR_E1_12;
  output CBUS_DADDR_E1_13;
  wire CBUS_DADDR_E1_13;
  output CBUS_DADDR_E1_14;
  wire CBUS_DADDR_E1_14;
  output CBUS_DADDR_E1_15;
  wire CBUS_DADDR_E1_15;
  output CBUS_DADDR_E1_16;
  wire CBUS_DADDR_E1_16;
  output CBUS_DADDR_E1_17;
  wire CBUS_DADDR_E1_17;
  output CBUS_DADDR_E1_18;
  wire CBUS_DADDR_E1_18;
  output CBUS_DADDR_E1_19;
  wire CBUS_DADDR_E1_19;
  output CBUS_DADDR_E1_20;
  wire CBUS_DADDR_E1_20;
  output CBUS_DADDR_E1_21;
  wire CBUS_DADDR_E1_21;
  output CBUS_DADDR_E1_22;
  wire CBUS_DADDR_E1_22;
  output CBUS_DADDR_E1_23;
  wire CBUS_DADDR_E1_23;
  output CBUS_DADDR_E1_24;
  wire CBUS_DADDR_E1_24;
  output CBUS_DADDR_E1_25;
  wire CBUS_DADDR_E1_25;
  output CBUS_DADDR_E1_26;
  wire CBUS_DADDR_E1_26;
  output CBUS_DADDR_E1_27;
  wire CBUS_DADDR_E1_27;
  output CBUS_DADDR_E1_28;
  wire CBUS_DADDR_E1_28;
  output CBUS_DADDR_E1_29;
  wire CBUS_DADDR_E1_29;
  output CBUS_DADDR_E1_30;
  wire CBUS_DADDR_E1_30;
  output CBUS_DADDR_E1_31;
  wire CBUS_DADDR_E1_31;
  output CBUS_IREQ;
  wire CBUS_IREQ;
  output CBUS_IADDR_0;
  wire CBUS_IADDR_0;
  output CBUS_IADDR_1;
  wire CBUS_IADDR_1;
  output CBUS_IADDR_2;
  wire CBUS_IADDR_2;
  output CBUS_IADDR_3;
  wire CBUS_IADDR_3;
  output CBUS_IADDR_4;
  wire CBUS_IADDR_4;
  output CBUS_IADDR_5;
  wire CBUS_IADDR_5;
  output CBUS_IADDR_6;
  wire CBUS_IADDR_6;
  output CBUS_IADDR_7;
  wire CBUS_IADDR_7;
  output CBUS_IADDR_8;
  wire CBUS_IADDR_8;
  output CBUS_IADDR_9;
  wire CBUS_IADDR_9;
  output CBUS_IADDR_10;
  wire CBUS_IADDR_10;
  output CBUS_IADDR_11;
  wire CBUS_IADDR_11;
  output CBUS_IADDR_12;
  wire CBUS_IADDR_12;
  output CBUS_IADDR_13;
  wire CBUS_IADDR_13;
  output CBUS_IADDR_14;
  wire CBUS_IADDR_14;
  output CBUS_IADDR_15;
  wire CBUS_IADDR_15;
  output CBUS_IADDR_16;
  wire CBUS_IADDR_16;
  output CBUS_IADDR_17;
  wire CBUS_IADDR_17;
  output CBUS_IADDR_18;
  wire CBUS_IADDR_18;
  output CBUS_IADDR_19;
  wire CBUS_IADDR_19;
  output CBUS_IADDR_20;
  wire CBUS_IADDR_20;
  output CBUS_IADDR_21;
  wire CBUS_IADDR_21;
  output CBUS_IADDR_22;
  wire CBUS_IADDR_22;
  output CBUS_IADDR_23;
  wire CBUS_IADDR_23;
  output CBUS_IADDR_24;
  wire CBUS_IADDR_24;
  output CBUS_IADDR_25;
  wire CBUS_IADDR_25;
  output CBUS_IADDR_26;
  wire CBUS_IADDR_26;
  output CBUS_IADDR_27;
  wire CBUS_IADDR_27;
  output CBUS_IADDR_28;
  wire CBUS_IADDR_28;
  output CBUS_IADDR_29;
  wire CBUS_IADDR_29;
  output CBUS_IADDR_30;
  wire CBUS_IADDR_30;
  output CBUS_IADDR_31;
  wire CBUS_IADDR_31;
  output CBUS_IUC;
  wire CBUS_IUC;
  output CBUS_DDM;
  reg CBUS_DDM;
  output CBUS_IDM;
  reg CBUS_IDM;
  output IDATAO_0;
  wire IDATAO_0;
  output IDATAO_1;
  wire IDATAO_1;
  output IDATAO_2;
  wire IDATAO_2;
  output IDATAO_3;
  wire IDATAO_3;
  output IDATAO_4;
  wire IDATAO_4;
  output IDATAO_5;
  wire IDATAO_5;
  output IDATAO_6;
  wire IDATAO_6;
  output IDATAO_7;
  wire IDATAO_7;
  output IDATAO_8;
  wire IDATAO_8;
  output IDATAO_9;
  wire IDATAO_9;
  output IDATAO_10;
  wire IDATAO_10;
  output IDATAO_11;
  wire IDATAO_11;
  output IDATAO_12;
  wire IDATAO_12;
  output IDATAO_13;
  wire IDATAO_13;
  output IDATAO_14;
  wire IDATAO_14;
  output IDATAO_15;
  wire IDATAO_15;
  output IDATAO_16;
  wire IDATAO_16;
  output IDATAO_17;
  wire IDATAO_17;
  output IDATAO_18;
  wire IDATAO_18;
  output IDATAO_19;
  wire IDATAO_19;
  output IDATAO_20;
  wire IDATAO_20;
  output IDATAO_21;
  wire IDATAO_21;
  output IDATAO_22;
  wire IDATAO_22;
  output IDATAO_23;
  wire IDATAO_23;
  output IDATAO_24;
  wire IDATAO_24;
  output IDATAO_25;
  wire IDATAO_25;
  output IDATAO_26;
  wire IDATAO_26;
  output IDATAO_27;
  wire IDATAO_27;
  output IDATAO_28;
  wire IDATAO_28;
  output IDATAO_29;
  wire IDATAO_29;
  output IDATAO_30;
  wire IDATAO_30;
  output IDATAO_31;
  wire IDATAO_31;
  output DVALO;
  reg DVALO;
  output IVALO;
  reg IVALO;
  output PBI_EJHOLD;
  wire PBI_EJHOLD;
  output PBI_EJJPTHOLD;
  wire PBI_EJJPTHOLD;
  input IDCLOCKI;
  wire IDCLOCKI;
  input CFG_MEMFULLWORD;
  wire CFG_MEMFULLWORD;
  input CFG_MEMZEROFIRST;
  wire CFG_MEMZEROFIRST;
  input CFG_LINEADDRFILTER;
  wire CFG_LINEADDRFILTER;
  input CFG_DCOFF;
  wire CFG_DCOFF;
  input CFG_ICOFF;
  wire CFG_ICOFF;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input SEN;
  wire SEN;
  input CBUS_SWBEMPTY;
  wire CBUS_SWBEMPTY;
  input CBUS_SIVAL;
  wire CBUS_SIVAL;
  input CBUS_SDVAL;
  wire CBUS_SDVAL;
  input CBUS_SIDATA_0;
  wire CBUS_SIDATA_0;
  input CBUS_SIDATA_1;
  wire CBUS_SIDATA_1;
  input CBUS_SIDATA_2;
  wire CBUS_SIDATA_2;
  input CBUS_SIDATA_3;
  wire CBUS_SIDATA_3;
  input CBUS_SIDATA_4;
  wire CBUS_SIDATA_4;
  input CBUS_SIDATA_5;
  wire CBUS_SIDATA_5;
  input CBUS_SIDATA_6;
  wire CBUS_SIDATA_6;
  input CBUS_SIDATA_7;
  wire CBUS_SIDATA_7;
  input CBUS_SIDATA_8;
  wire CBUS_SIDATA_8;
  input CBUS_SIDATA_9;
  wire CBUS_SIDATA_9;
  input CBUS_SIDATA_10;
  wire CBUS_SIDATA_10;
  input CBUS_SIDATA_11;
  wire CBUS_SIDATA_11;
  input CBUS_SIDATA_12;
  wire CBUS_SIDATA_12;
  input CBUS_SIDATA_13;
  wire CBUS_SIDATA_13;
  input CBUS_SIDATA_14;
  wire CBUS_SIDATA_14;
  input CBUS_SIDATA_15;
  wire CBUS_SIDATA_15;
  input CBUS_SIDATA_16;
  wire CBUS_SIDATA_16;
  input CBUS_SIDATA_17;
  wire CBUS_SIDATA_17;
  input CBUS_SIDATA_18;
  wire CBUS_SIDATA_18;
  input CBUS_SIDATA_19;
  wire CBUS_SIDATA_19;
  input CBUS_SIDATA_20;
  wire CBUS_SIDATA_20;
  input CBUS_SIDATA_21;
  wire CBUS_SIDATA_21;
  input CBUS_SIDATA_22;
  wire CBUS_SIDATA_22;
  input CBUS_SIDATA_23;
  wire CBUS_SIDATA_23;
  input CBUS_SIDATA_24;
  wire CBUS_SIDATA_24;
  input CBUS_SIDATA_25;
  wire CBUS_SIDATA_25;
  input CBUS_SIDATA_26;
  wire CBUS_SIDATA_26;
  input CBUS_SIDATA_27;
  wire CBUS_SIDATA_27;
  input CBUS_SIDATA_28;
  wire CBUS_SIDATA_28;
  input CBUS_SIDATA_29;
  wire CBUS_SIDATA_29;
  input CBUS_SIDATA_30;
  wire CBUS_SIDATA_30;
  input CBUS_SIDATA_31;
  wire CBUS_SIDATA_31;
  input CBUS_SDDATA_0;
  wire CBUS_SDDATA_0;
  input CBUS_SDDATA_1;
  wire CBUS_SDDATA_1;
  input CBUS_SDDATA_2;
  wire CBUS_SDDATA_2;
  input CBUS_SDDATA_3;
  wire CBUS_SDDATA_3;
  input CBUS_SDDATA_4;
  wire CBUS_SDDATA_4;
  input CBUS_SDDATA_5;
  wire CBUS_SDDATA_5;
  input CBUS_SDDATA_6;
  wire CBUS_SDDATA_6;
  input CBUS_SDDATA_7;
  wire CBUS_SDDATA_7;
  input CBUS_SDDATA_8;
  wire CBUS_SDDATA_8;
  input CBUS_SDDATA_9;
  wire CBUS_SDDATA_9;
  input CBUS_SDDATA_10;
  wire CBUS_SDDATA_10;
  input CBUS_SDDATA_11;
  wire CBUS_SDDATA_11;
  input CBUS_SDDATA_12;
  wire CBUS_SDDATA_12;
  input CBUS_SDDATA_13;
  wire CBUS_SDDATA_13;
  input CBUS_SDDATA_14;
  wire CBUS_SDDATA_14;
  input CBUS_SDDATA_15;
  wire CBUS_SDDATA_15;
  input CBUS_SDDATA_16;
  wire CBUS_SDDATA_16;
  input CBUS_SDDATA_17;
  wire CBUS_SDDATA_17;
  input CBUS_SDDATA_18;
  wire CBUS_SDDATA_18;
  input CBUS_SDDATA_19;
  wire CBUS_SDDATA_19;
  input CBUS_SDDATA_20;
  wire CBUS_SDDATA_20;
  input CBUS_SDDATA_21;
  wire CBUS_SDDATA_21;
  input CBUS_SDDATA_22;
  wire CBUS_SDDATA_22;
  input CBUS_SDDATA_23;
  wire CBUS_SDDATA_23;
  input CBUS_SDDATA_24;
  wire CBUS_SDDATA_24;
  input CBUS_SDDATA_25;
  wire CBUS_SDDATA_25;
  input CBUS_SDDATA_26;
  wire CBUS_SDDATA_26;
  input CBUS_SDDATA_27;
  wire CBUS_SDDATA_27;
  input CBUS_SDDATA_28;
  wire CBUS_SDDATA_28;
  input CBUS_SDDATA_29;
  wire CBUS_SDDATA_29;
  input CBUS_SDDATA_30;
  wire CBUS_SDDATA_30;
  input CBUS_SDDATA_31;
  wire CBUS_SDDATA_31;
  input LMI_DreadEX;
  wire LMI_DreadEX;
  input LMI_DwriteEX;
  wire LMI_DwriteEX;
  input LMI_DBE_0;
  wire LMI_DBE_0;
  input LMI_DBE_1;
  wire LMI_DBE_1;
  input LMI_DBE_2;
  wire LMI_DBE_2;
  input LMI_DBE_3;
  wire LMI_DBE_3;
  input LMI_DSX;
  wire LMI_DSX;
  input LMI_DAckR;
  wire LMI_DAckR;
  input LMI_DAckW;
  wire LMI_DAckW;
  input LMI_DMissQC;
  wire LMI_DMissQC;
  input LMI_DCSTWBUS;
  wire LMI_DCSTWBUS;
  input DNXTADDRI_0;
  wire DNXTADDRI_0;
  input DNXTADDRI_1;
  wire DNXTADDRI_1;
  input DNXTADDRI_2;
  wire DNXTADDRI_2;
  input DNXTADDRI_3;
  wire DNXTADDRI_3;
  input DNXTADDRI_4;
  wire DNXTADDRI_4;
  input DNXTADDRI_5;
  wire DNXTADDRI_5;
  input DNXTADDRI_6;
  wire DNXTADDRI_6;
  input DNXTADDRI_7;
  wire DNXTADDRI_7;
  input DNXTADDRI_8;
  wire DNXTADDRI_8;
  input DNXTADDRI_9;
  wire DNXTADDRI_9;
  input DNXTADDRI_10;
  wire DNXTADDRI_10;
  input DNXTADDRI_11;
  wire DNXTADDRI_11;
  input DNXTADDRI_12;
  wire DNXTADDRI_12;
  input DNXTADDRI_13;
  wire DNXTADDRI_13;
  input DNXTADDRI_14;
  wire DNXTADDRI_14;
  input DNXTADDRI_15;
  wire DNXTADDRI_15;
  input DNXTADDRI_16;
  wire DNXTADDRI_16;
  input DNXTADDRI_17;
  wire DNXTADDRI_17;
  input DNXTADDRI_18;
  wire DNXTADDRI_18;
  input DNXTADDRI_19;
  wire DNXTADDRI_19;
  input DNXTADDRI_20;
  wire DNXTADDRI_20;
  input DNXTADDRI_21;
  wire DNXTADDRI_21;
  input DNXTADDRI_22;
  wire DNXTADDRI_22;
  input DNXTADDRI_23;
  wire DNXTADDRI_23;
  input DNXTADDRI_24;
  wire DNXTADDRI_24;
  input DNXTADDRI_25;
  wire DNXTADDRI_25;
  input DNXTADDRI_26;
  wire DNXTADDRI_26;
  input DNXTADDRI_27;
  wire DNXTADDRI_27;
  input DNXTADDRI_28;
  wire DNXTADDRI_28;
  input DNXTADDRI_29;
  wire DNXTADDRI_29;
  input DNXTADDRI_30;
  wire DNXTADDRI_30;
  input DNXTADDRI_31;
  wire DNXTADDRI_31;
  input CP0_IEJORDM_I;
  wire CP0_IEJORDM_I;
  input CP0_JCTRLDM_M_R;
  wire CP0_JCTRLDM_M_R;
  input LMI_IstallIF;
  wire LMI_IstallIF;
  input LMI_IMissQC;
  wire LMI_IMissQC;
  input LMI_IMissQW;
  wire LMI_IMissQW;
  input INXTADDRI_0;
  wire INXTADDRI_0;
  input INXTADDRI_1;
  wire INXTADDRI_1;
  input INXTADDRI_2;
  wire INXTADDRI_2;
  input INXTADDRI_3;
  wire INXTADDRI_3;
  input INXTADDRI_4;
  wire INXTADDRI_4;
  input INXTADDRI_5;
  wire INXTADDRI_5;
  input INXTADDRI_6;
  wire INXTADDRI_6;
  input INXTADDRI_7;
  wire INXTADDRI_7;
  input INXTADDRI_8;
  wire INXTADDRI_8;
  input INXTADDRI_9;
  wire INXTADDRI_9;
  input INXTADDRI_10;
  wire INXTADDRI_10;
  input INXTADDRI_11;
  wire INXTADDRI_11;
  input INXTADDRI_12;
  wire INXTADDRI_12;
  input INXTADDRI_13;
  wire INXTADDRI_13;
  input INXTADDRI_14;
  wire INXTADDRI_14;
  input INXTADDRI_15;
  wire INXTADDRI_15;
  input INXTADDRI_16;
  wire INXTADDRI_16;
  input INXTADDRI_17;
  wire INXTADDRI_17;
  input INXTADDRI_18;
  wire INXTADDRI_18;
  input INXTADDRI_19;
  wire INXTADDRI_19;
  input INXTADDRI_20;
  wire INXTADDRI_20;
  input INXTADDRI_21;
  wire INXTADDRI_21;
  input INXTADDRI_22;
  wire INXTADDRI_22;
  input INXTADDRI_23;
  wire INXTADDRI_23;
  input INXTADDRI_24;
  wire INXTADDRI_24;
  input INXTADDRI_25;
  wire INXTADDRI_25;
  input INXTADDRI_26;
  wire INXTADDRI_26;
  input INXTADDRI_27;
  wire INXTADDRI_27;
  input INXTADDRI_28;
  wire INXTADDRI_28;
  input INXTADDRI_29;
  wire INXTADDRI_29;
  input INXTADDRI_30;
  wire INXTADDRI_30;
  input INXTADDRI_31;
  wire INXTADDRI_31;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  input LMI_Exception;
  wire LMI_Exception;
  input DOECI;
  wire DOECI;
  input IOECI;
  wire IOECI;
  input IOEWI;
  wire IOEWI;
  input DDISI;
  wire DDISI;
  input IDISI;
  wire IDISI;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  wire _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  wire _356_;
  wire _357_;
  wire _358_;
  wire _359_;
  wire _360_;
  wire _361_;
  wire _362_;
  wire _363_;
  wire _364_;
  wire _365_;
  wire _366_;
  wire _367_;
  wire _368_;
  wire _369_;
  wire _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire _417_;
  wire _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  wire _422_;
  wire _423_;
  wire _424_;
  wire _425_;
  wire _426_;
  wire _427_;
  wire _428_;
  wire _429_;
  wire _430_;
  wire _431_;
  wire _432_;
  wire _433_;
  wire _434_;
  wire _435_;
  wire _436_;
  wire _437_;
  wire _438_;
  wire _439_;
  wire _440_;
  wire _441_;
  wire _442_;
  wire _443_;
  wire _444_;
  wire _445_;
  wire _446_;
  wire _447_;
  wire _448_;
  wire _449_;
  wire _450_;
  wire _451_;
  wire _452_;
  wire _453_;
  wire _454_;
  wire _455_;
  wire _456_;
  reg CBUS_DSIGN;
  wire CBUS_SDDATA_D1_R_0;
  wire CBUS_SDDATA_D1_R_1;
  wire CBUS_SDDATA_D1_R_10;
  wire CBUS_SDDATA_D1_R_11;
  wire CBUS_SDDATA_D1_R_12;
  wire CBUS_SDDATA_D1_R_13;
  wire CBUS_SDDATA_D1_R_14;
  wire CBUS_SDDATA_D1_R_15;
  wire CBUS_SDDATA_D1_R_16;
  wire CBUS_SDDATA_D1_R_17;
  wire CBUS_SDDATA_D1_R_18;
  wire CBUS_SDDATA_D1_R_19;
  wire CBUS_SDDATA_D1_R_2;
  wire CBUS_SDDATA_D1_R_20;
  wire CBUS_SDDATA_D1_R_21;
  wire CBUS_SDDATA_D1_R_22;
  wire CBUS_SDDATA_D1_R_23;
  wire CBUS_SDDATA_D1_R_24;
  wire CBUS_SDDATA_D1_R_25;
  wire CBUS_SDDATA_D1_R_26;
  wire CBUS_SDDATA_D1_R_27;
  wire CBUS_SDDATA_D1_R_28;
  wire CBUS_SDDATA_D1_R_29;
  wire CBUS_SDDATA_D1_R_3;
  wire CBUS_SDDATA_D1_R_30;
  wire CBUS_SDDATA_D1_R_31;
  wire CBUS_SDDATA_D1_R_4;
  wire CBUS_SDDATA_D1_R_5;
  wire CBUS_SDDATA_D1_R_6;
  wire CBUS_SDDATA_D1_R_7;
  wire CBUS_SDDATA_D1_R_8;
  wire CBUS_SDDATA_D1_R_9;
  wire DOffset_W_D1_R_0;
  wire DOffset_W_D1_R_1;
  reg DSign_W_D1_R;
  wire DSz_W_D1_R_0;
  wire DSz_W_D1_R_1;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire \align.BFILL ;
  wire \align.BSHIFT ;
  wire \align.DA0_0 ;
  wire \align.DA0_1 ;
  wire \align.DA0_2 ;
  wire \align.DA0_3 ;
  wire \align.DA0_4 ;
  wire \align.DA0_5 ;
  wire \align.DA0_6 ;
  wire \align.DA0_7 ;
  wire \align.DA1_0 ;
  wire \align.DA1_1 ;
  wire \align.DA1_2 ;
  wire \align.DA1_3 ;
  wire \align.DA1_4 ;
  wire \align.DA1_5 ;
  wire \align.DA1_6 ;
  wire \align.DA1_7 ;
  wire \align.DA2_0 ;
  wire \align.DA2_1 ;
  wire \align.DA2_2 ;
  wire \align.DA2_3 ;
  wire \align.DA2_4 ;
  wire \align.DA2_5 ;
  wire \align.DA2_6 ;
  wire \align.DA2_7 ;
  wire \align.DA3_0 ;
  wire \align.DA3_1 ;
  wire \align.DA3_2 ;
  wire \align.DA3_3 ;
  wire \align.DA3_4 ;
  wire \align.DA3_5 ;
  wire \align.DA3_6 ;
  wire \align.DA3_7 ;
  wire \align.DB0_0 ;
  wire \align.DB0_1 ;
  wire \align.DB0_2 ;
  wire \align.DB0_3 ;
  wire \align.DB0_4 ;
  wire \align.DB0_5 ;
  wire \align.DB0_6 ;
  wire \align.DB0_7 ;
  wire \align.DB1_0 ;
  wire \align.DB1_1 ;
  wire \align.DB1_2 ;
  wire \align.DB1_3 ;
  wire \align.DB1_4 ;
  wire \align.DB1_5 ;
  wire \align.DB1_6 ;
  wire \align.DB1_7 ;
  wire \align.HFILL ;
  wire \align.HSHIFT ;
  wire \align.SF1 ;
  wire \align.SF2 ;
  wire \align.SF3 ;
  wire \align.SGN ;
  wire \lmi.CDAddr_E_D1_R_0 ;
  wire \lmi.CDAddr_E_D1_R_1 ;
  wire \lmi.CDAddr_E_D1_R_10 ;
  wire \lmi.CDAddr_E_D1_R_11 ;
  wire \lmi.CDAddr_E_D1_R_12 ;
  wire \lmi.CDAddr_E_D1_R_13 ;
  wire \lmi.CDAddr_E_D1_R_14 ;
  wire \lmi.CDAddr_E_D1_R_15 ;
  wire \lmi.CDAddr_E_D1_R_16 ;
  wire \lmi.CDAddr_E_D1_R_17 ;
  wire \lmi.CDAddr_E_D1_R_18 ;
  wire \lmi.CDAddr_E_D1_R_19 ;
  wire \lmi.CDAddr_E_D1_R_2 ;
  wire \lmi.CDAddr_E_D1_R_20 ;
  wire \lmi.CDAddr_E_D1_R_21 ;
  wire \lmi.CDAddr_E_D1_R_22 ;
  wire \lmi.CDAddr_E_D1_R_23 ;
  wire \lmi.CDAddr_E_D1_R_24 ;
  wire \lmi.CDAddr_E_D1_R_25 ;
  wire \lmi.CDAddr_E_D1_R_26 ;
  wire \lmi.CDAddr_E_D1_R_27 ;
  wire \lmi.CDAddr_E_D1_R_28 ;
  wire \lmi.CDAddr_E_D1_R_29 ;
  wire \lmi.CDAddr_E_D1_R_3 ;
  wire \lmi.CDAddr_E_D1_R_30 ;
  wire \lmi.CDAddr_E_D1_R_31 ;
  wire \lmi.CDAddr_E_D1_R_4 ;
  wire \lmi.CDAddr_E_D1_R_5 ;
  wire \lmi.CDAddr_E_D1_R_6 ;
  wire \lmi.CDAddr_E_D1_R_7 ;
  wire \lmi.CDAddr_E_D1_R_8 ;
  wire \lmi.CDAddr_E_D1_R_9 ;
  wire \lmi.CDAddr_M_D1_R_0 ;
  wire \lmi.CDAddr_M_D1_R_1 ;
  wire \lmi.CDAddr_M_D1_R_10 ;
  wire \lmi.CDAddr_M_D1_R_11 ;
  wire \lmi.CDAddr_M_D1_R_12 ;
  wire \lmi.CDAddr_M_D1_R_13 ;
  wire \lmi.CDAddr_M_D1_R_14 ;
  wire \lmi.CDAddr_M_D1_R_15 ;
  wire \lmi.CDAddr_M_D1_R_16 ;
  wire \lmi.CDAddr_M_D1_R_17 ;
  wire \lmi.CDAddr_M_D1_R_18 ;
  wire \lmi.CDAddr_M_D1_R_19 ;
  wire \lmi.CDAddr_M_D1_R_2 ;
  wire \lmi.CDAddr_M_D1_R_20 ;
  wire \lmi.CDAddr_M_D1_R_21 ;
  wire \lmi.CDAddr_M_D1_R_22 ;
  wire \lmi.CDAddr_M_D1_R_23 ;
  wire \lmi.CDAddr_M_D1_R_24 ;
  wire \lmi.CDAddr_M_D1_R_25 ;
  wire \lmi.CDAddr_M_D1_R_26 ;
  wire \lmi.CDAddr_M_D1_R_27 ;
  wire \lmi.CDAddr_M_D1_R_28 ;
  wire \lmi.CDAddr_M_D1_R_29 ;
  wire \lmi.CDAddr_M_D1_R_3 ;
  wire \lmi.CDAddr_M_D1_R_30 ;
  wire \lmi.CDAddr_M_D1_R_31 ;
  wire \lmi.CDAddr_M_D1_R_4 ;
  wire \lmi.CDAddr_M_D1_R_5 ;
  wire \lmi.CDAddr_M_D1_R_6 ;
  wire \lmi.CDAddr_M_D1_R_7 ;
  wire \lmi.CDAddr_M_D1_R_8 ;
  wire \lmi.CDAddr_M_D1_R_9 ;
  wire \lmi.CDBe_E_D1_R_0 ;
  wire \lmi.CDBe_E_D1_R_1 ;
  wire \lmi.CDBe_E_D1_R_2 ;
  wire \lmi.CDBe_E_D1_R_3 ;
  wire \lmi.CDBe_M_D1_P_0 ;
  wire \lmi.CDBe_M_D1_P_1 ;
  wire \lmi.CDBe_M_D1_P_2 ;
  wire \lmi.CDBe_M_D1_P_3 ;
  wire \lmi.CDBe_M_D1_R_0 ;
  wire \lmi.CDBe_M_D1_R_1 ;
  wire \lmi.CDBe_M_D1_R_2 ;
  wire \lmi.CDBe_M_D1_R_3 ;
  reg \lmi.CDRead_E_D1_R ;
  wire \lmi.CDRead_M_D1_P ;
  reg \lmi.CDRead_M_D1_R ;
  reg \lmi.CDSign_E_D1_R ;
  wire \lmi.CDSign_M_D1_P ;
  wire \lmi.CDUnc_M_D1_P ;
  reg \lmi.CDUnc_M_D1_R ;
  reg \lmi.CDWrite_E_D1_R ;
  wire \lmi.CDWrite_M_D1_P ;
  reg \lmi.CDWrite_M_D1_R ;
  reg \lmi.CException_M_D1_R ;
  wire \lmi.CIAddr_I_D1_P_0 ;
  wire \lmi.CIAddr_I_D1_P_1 ;
  wire \lmi.CIAddr_I_D1_P_10 ;
  wire \lmi.CIAddr_I_D1_P_11 ;
  wire \lmi.CIAddr_I_D1_P_12 ;
  wire \lmi.CIAddr_I_D1_P_13 ;
  wire \lmi.CIAddr_I_D1_P_14 ;
  wire \lmi.CIAddr_I_D1_P_15 ;
  wire \lmi.CIAddr_I_D1_P_16 ;
  wire \lmi.CIAddr_I_D1_P_17 ;
  wire \lmi.CIAddr_I_D1_P_18 ;
  wire \lmi.CIAddr_I_D1_P_19 ;
  wire \lmi.CIAddr_I_D1_P_2 ;
  wire \lmi.CIAddr_I_D1_P_20 ;
  wire \lmi.CIAddr_I_D1_P_21 ;
  wire \lmi.CIAddr_I_D1_P_22 ;
  wire \lmi.CIAddr_I_D1_P_23 ;
  wire \lmi.CIAddr_I_D1_P_24 ;
  wire \lmi.CIAddr_I_D1_P_25 ;
  wire \lmi.CIAddr_I_D1_P_26 ;
  wire \lmi.CIAddr_I_D1_P_27 ;
  wire \lmi.CIAddr_I_D1_P_28 ;
  wire \lmi.CIAddr_I_D1_P_29 ;
  wire \lmi.CIAddr_I_D1_P_3 ;
  wire \lmi.CIAddr_I_D1_P_30 ;
  wire \lmi.CIAddr_I_D1_P_31 ;
  wire \lmi.CIAddr_I_D1_P_4 ;
  wire \lmi.CIAddr_I_D1_P_5 ;
  wire \lmi.CIAddr_I_D1_P_6 ;
  wire \lmi.CIAddr_I_D1_P_7 ;
  wire \lmi.CIAddr_I_D1_P_8 ;
  wire \lmi.CIAddr_I_D1_P_9 ;
  wire \lmi.CIAddr_I_D1_R_0 ;
  wire \lmi.CIAddr_I_D1_R_1 ;
  wire \lmi.CIAddr_I_D1_R_10 ;
  wire \lmi.CIAddr_I_D1_R_11 ;
  wire \lmi.CIAddr_I_D1_R_12 ;
  wire \lmi.CIAddr_I_D1_R_13 ;
  wire \lmi.CIAddr_I_D1_R_14 ;
  wire \lmi.CIAddr_I_D1_R_15 ;
  wire \lmi.CIAddr_I_D1_R_16 ;
  wire \lmi.CIAddr_I_D1_R_17 ;
  wire \lmi.CIAddr_I_D1_R_18 ;
  wire \lmi.CIAddr_I_D1_R_19 ;
  wire \lmi.CIAddr_I_D1_R_2 ;
  wire \lmi.CIAddr_I_D1_R_20 ;
  wire \lmi.CIAddr_I_D1_R_21 ;
  wire \lmi.CIAddr_I_D1_R_22 ;
  wire \lmi.CIAddr_I_D1_R_23 ;
  wire \lmi.CIAddr_I_D1_R_24 ;
  wire \lmi.CIAddr_I_D1_R_25 ;
  wire \lmi.CIAddr_I_D1_R_26 ;
  wire \lmi.CIAddr_I_D1_R_27 ;
  wire \lmi.CIAddr_I_D1_R_28 ;
  wire \lmi.CIAddr_I_D1_R_29 ;
  wire \lmi.CIAddr_I_D1_R_3 ;
  wire \lmi.CIAddr_I_D1_R_30 ;
  wire \lmi.CIAddr_I_D1_R_31 ;
  wire \lmi.CIAddr_I_D1_R_4 ;
  wire \lmi.CIAddr_I_D1_R_5 ;
  wire \lmi.CIAddr_I_D1_R_6 ;
  wire \lmi.CIAddr_I_D1_R_7 ;
  wire \lmi.CIAddr_I_D1_R_8 ;
  wire \lmi.CIAddr_I_D1_R_9 ;
  wire \lmi.CIAddr_I_P_0 ;
  wire \lmi.CIAddr_I_P_1 ;
  wire \lmi.CIAddr_I_P_10 ;
  wire \lmi.CIAddr_I_P_11 ;
  wire \lmi.CIAddr_I_P_12 ;
  wire \lmi.CIAddr_I_P_13 ;
  wire \lmi.CIAddr_I_P_14 ;
  wire \lmi.CIAddr_I_P_15 ;
  wire \lmi.CIAddr_I_P_16 ;
  wire \lmi.CIAddr_I_P_17 ;
  wire \lmi.CIAddr_I_P_18 ;
  wire \lmi.CIAddr_I_P_19 ;
  wire \lmi.CIAddr_I_P_2 ;
  wire \lmi.CIAddr_I_P_20 ;
  wire \lmi.CIAddr_I_P_21 ;
  wire \lmi.CIAddr_I_P_22 ;
  wire \lmi.CIAddr_I_P_23 ;
  wire \lmi.CIAddr_I_P_24 ;
  wire \lmi.CIAddr_I_P_25 ;
  wire \lmi.CIAddr_I_P_26 ;
  wire \lmi.CIAddr_I_P_27 ;
  wire \lmi.CIAddr_I_P_28 ;
  wire \lmi.CIAddr_I_P_29 ;
  wire \lmi.CIAddr_I_P_3 ;
  wire \lmi.CIAddr_I_P_30 ;
  wire \lmi.CIAddr_I_P_31 ;
  wire \lmi.CIAddr_I_P_4 ;
  wire \lmi.CIAddr_I_P_5 ;
  wire \lmi.CIAddr_I_P_6 ;
  wire \lmi.CIAddr_I_P_7 ;
  wire \lmi.CIAddr_I_P_8 ;
  wire \lmi.CIAddr_I_P_9 ;
  wire \lmi.CIAddr_I_R_0 ;
  wire \lmi.CIAddr_I_R_1 ;
  wire \lmi.CIAddr_I_R_10 ;
  wire \lmi.CIAddr_I_R_11 ;
  wire \lmi.CIAddr_I_R_12 ;
  wire \lmi.CIAddr_I_R_13 ;
  wire \lmi.CIAddr_I_R_14 ;
  wire \lmi.CIAddr_I_R_15 ;
  wire \lmi.CIAddr_I_R_16 ;
  wire \lmi.CIAddr_I_R_17 ;
  wire \lmi.CIAddr_I_R_18 ;
  wire \lmi.CIAddr_I_R_19 ;
  wire \lmi.CIAddr_I_R_2 ;
  wire \lmi.CIAddr_I_R_20 ;
  wire \lmi.CIAddr_I_R_21 ;
  wire \lmi.CIAddr_I_R_22 ;
  wire \lmi.CIAddr_I_R_23 ;
  wire \lmi.CIAddr_I_R_24 ;
  wire \lmi.CIAddr_I_R_25 ;
  wire \lmi.CIAddr_I_R_26 ;
  wire \lmi.CIAddr_I_R_27 ;
  wire \lmi.CIAddr_I_R_28 ;
  wire \lmi.CIAddr_I_R_29 ;
  wire \lmi.CIAddr_I_R_3 ;
  wire \lmi.CIAddr_I_R_30 ;
  wire \lmi.CIAddr_I_R_31 ;
  wire \lmi.CIAddr_I_R_4 ;
  wire \lmi.CIAddr_I_R_5 ;
  wire \lmi.CIAddr_I_R_6 ;
  wire \lmi.CIAddr_I_R_7 ;
  wire \lmi.CIAddr_I_R_8 ;
  wire \lmi.CIAddr_I_R_9 ;
  reg \lmi.CIStall_I_D1_R ;
  wire \lmi.DAddr_W_D1_P_0 ;
  wire \lmi.DAddr_W_D1_P_1 ;
  wire \lmi.DAddr_W_D1_P_10 ;
  wire \lmi.DAddr_W_D1_P_11 ;
  wire \lmi.DAddr_W_D1_P_12 ;
  wire \lmi.DAddr_W_D1_P_13 ;
  wire \lmi.DAddr_W_D1_P_14 ;
  wire \lmi.DAddr_W_D1_P_15 ;
  wire \lmi.DAddr_W_D1_P_16 ;
  wire \lmi.DAddr_W_D1_P_17 ;
  wire \lmi.DAddr_W_D1_P_18 ;
  wire \lmi.DAddr_W_D1_P_19 ;
  wire \lmi.DAddr_W_D1_P_2 ;
  wire \lmi.DAddr_W_D1_P_20 ;
  wire \lmi.DAddr_W_D1_P_21 ;
  wire \lmi.DAddr_W_D1_P_22 ;
  wire \lmi.DAddr_W_D1_P_23 ;
  wire \lmi.DAddr_W_D1_P_24 ;
  wire \lmi.DAddr_W_D1_P_25 ;
  wire \lmi.DAddr_W_D1_P_26 ;
  wire \lmi.DAddr_W_D1_P_27 ;
  wire \lmi.DAddr_W_D1_P_28 ;
  wire \lmi.DAddr_W_D1_P_29 ;
  wire \lmi.DAddr_W_D1_P_3 ;
  wire \lmi.DAddr_W_D1_P_30 ;
  wire \lmi.DAddr_W_D1_P_31 ;
  wire \lmi.DAddr_W_D1_P_4 ;
  wire \lmi.DAddr_W_D1_P_5 ;
  wire \lmi.DAddr_W_D1_P_6 ;
  wire \lmi.DAddr_W_D1_P_7 ;
  wire \lmi.DAddr_W_D1_P_8 ;
  wire \lmi.DAddr_W_D1_P_9 ;
  wire \lmi.DAddr_W_D1_R_0 ;
  wire \lmi.DAddr_W_D1_R_1 ;
  wire \lmi.DAddr_W_D1_R_10 ;
  wire \lmi.DAddr_W_D1_R_11 ;
  wire \lmi.DAddr_W_D1_R_12 ;
  wire \lmi.DAddr_W_D1_R_13 ;
  wire \lmi.DAddr_W_D1_R_14 ;
  wire \lmi.DAddr_W_D1_R_15 ;
  wire \lmi.DAddr_W_D1_R_16 ;
  wire \lmi.DAddr_W_D1_R_17 ;
  wire \lmi.DAddr_W_D1_R_18 ;
  wire \lmi.DAddr_W_D1_R_19 ;
  wire \lmi.DAddr_W_D1_R_2 ;
  wire \lmi.DAddr_W_D1_R_20 ;
  wire \lmi.DAddr_W_D1_R_21 ;
  wire \lmi.DAddr_W_D1_R_22 ;
  wire \lmi.DAddr_W_D1_R_23 ;
  wire \lmi.DAddr_W_D1_R_24 ;
  wire \lmi.DAddr_W_D1_R_25 ;
  wire \lmi.DAddr_W_D1_R_26 ;
  wire \lmi.DAddr_W_D1_R_27 ;
  wire \lmi.DAddr_W_D1_R_28 ;
  wire \lmi.DAddr_W_D1_R_29 ;
  wire \lmi.DAddr_W_D1_R_3 ;
  wire \lmi.DAddr_W_D1_R_30 ;
  wire \lmi.DAddr_W_D1_R_31 ;
  wire \lmi.DAddr_W_D1_R_4 ;
  wire \lmi.DAddr_W_D1_R_5 ;
  wire \lmi.DAddr_W_D1_R_6 ;
  wire \lmi.DAddr_W_D1_R_7 ;
  wire \lmi.DAddr_W_D1_R_8 ;
  wire \lmi.DAddr_W_D1_R_9 ;
  reg \lmi.DCWrite_W_D1_R ;
  reg \lmi.DRAck_M_D1_R ;
  wire \lmi.DUnc_W_D1_P ;
  reg \lmi.DUnc_W_D1_R ;
  reg \lmi.DWAck_M_D1_R ;
  reg \lmi.INIT_D1_R ;
  reg \lmi.INIT_D2_R ;
  reg \lmi.INIT_D3_R ;
  reg \lmi.INIT_D4_R ;
  wire \lmi.RESET_D2_R_N ;
  reg \lmi.RESET_X_R_N ;
  wire \lmi.X_HALT_D1_R_0 ;
  wire \lmi.X_HALT_D1_R_1 ;
  wire \lmi.X_HALT_D1_R_10 ;
  wire \lmi.X_HALT_D1_R_11 ;
  wire \lmi.X_HALT_D1_R_12 ;
  wire \lmi.X_HALT_D1_R_13 ;
  wire \lmi.X_HALT_D1_R_2 ;
  wire \lmi.X_HALT_D1_R_3 ;
  wire \lmi.X_HALT_D1_R_4 ;
  wire \lmi.X_HALT_D1_R_5 ;
  wire \lmi.X_HALT_D1_R_6 ;
  wire \lmi.X_HALT_D1_R_7 ;
  wire \lmi.X_HALT_D1_R_8 ;
  wire \lmi.X_HALT_D1_R_9 ;
  wire \lmi.anyDAck_M_D1 ;
  wire \lmi.anyDBusy_D1 ;
  wire \lmi.anyIBusy_D1 ;
  wire \lmi.wrPartial_M_D1 ;
  reg [2:0] \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5091  [7:0];
  initial begin
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5091 [0] = 3'h2;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5091 [1] = 3'h3;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5091 [2] = 3'h4;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5091 [3] = 3'h5;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5091 [4] = 3'h0;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5091 [5] = 3'h0;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5091 [6] = 3'h6;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5091 [7] = 3'h7;
  end
  assign { _403_, _402_, _401_ } = \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5091 [{ \lmi.CDAddr_E_D1_R_31 , \lmi.CDAddr_E_D1_R_30 , \lmi.CDAddr_E_D1_R_29  }];
  reg [2:0] \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5095  [7:0];
  initial begin
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5095 [0] = 3'h2;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5095 [1] = 3'h3;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5095 [2] = 3'h4;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5095 [3] = 3'h5;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5095 [4] = 3'h0;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5095 [5] = 3'h0;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5095 [6] = 3'h6;
    \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5095 [7] = 3'h7;
  end
  assign { CBUS_IADDR_31, CBUS_IADDR_30, CBUS_IADDR_29 } = \$flatten\lmi.$auto$proc_rom.cc:155:do_switch$5095 [{ \lmi.CIAddr_I_D1_R_31 , \lmi.CIAddr_I_D1_R_30 , \lmi.CIAddr_I_D1_R_29  }];
  assign \align.SF3  = \align.SGN  & DSign_W_D1_R;
  assign \align.SF2  = \align.SGN  & DSign_W_D1_R;
  assign \align.SF1  = \align.SGN  & DSign_W_D1_R;
  function [7:0] _460_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _460_ = b[7:0];
      2'b1?:
        _460_ = b[15:8];
      default:
        _460_ = a;
    endcase
  endfunction
  assign { \align.DB0_7 , \align.DB0_6 , \align.DB0_5 , \align.DB0_4 , \align.DB0_3 , \align.DB0_2 , \align.DB0_1 , \align.DB0_0  } = _460_(8'hxx, { \align.DA1_7 , \align.DA1_6 , \align.DA1_5 , \align.DA1_4 , \align.DA1_3 , \align.DA1_2 , \align.DA1_1 , \align.DA1_0 , \align.DA0_7 , \align.DA0_6 , \align.DA0_5 , \align.DA0_4 , \align.DA0_3 , \align.DA0_2 , \align.DA0_1 , \align.DA0_0  }, { \align.BSHIFT , _104_ });
  assign _104_ = ~ \align.BSHIFT ;
  function [7:0] _462_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _462_ = b[7:0];
      2'b1?:
        _462_ = b[15:8];
      default:
        _462_ = a;
    endcase
  endfunction
  assign { \align.DB1_7 , \align.DB1_6 , \align.DB1_5 , \align.DB1_4 , \align.DB1_3 , \align.DB1_2 , \align.DB1_1 , \align.DB1_0  } = _462_(8'hxx, { \align.SF1 , \align.SF1 , \align.SF1 , \align.SF1 , \align.SF1 , \align.SF1 , \align.SF1 , \align.SF1 , \align.DA1_7 , \align.DA1_6 , \align.DA1_5 , \align.DA1_4 , \align.DA1_3 , \align.DA1_2 , \align.DA1_1 , \align.DA1_0  }, { \align.BFILL , _105_ });
  assign _105_ = ~ \align.BFILL ;
  function [7:0] _464_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _464_ = b[7:0];
      2'b1?:
        _464_ = b[15:8];
      default:
        _464_ = a;
    endcase
  endfunction
  assign { \align.DA0_7 , \align.DA0_6 , \align.DA0_5 , \align.DA0_4 , \align.DA0_3 , \align.DA0_2 , \align.DA0_1 , \align.DA0_0  } = _464_(8'hxx, { CBUS_SDDATA_D1_R_23, CBUS_SDDATA_D1_R_22, CBUS_SDDATA_D1_R_21, CBUS_SDDATA_D1_R_20, CBUS_SDDATA_D1_R_19, CBUS_SDDATA_D1_R_18, CBUS_SDDATA_D1_R_17, CBUS_SDDATA_D1_R_16, CBUS_SDDATA_D1_R_7, CBUS_SDDATA_D1_R_6, CBUS_SDDATA_D1_R_5, CBUS_SDDATA_D1_R_4, CBUS_SDDATA_D1_R_3, CBUS_SDDATA_D1_R_2, CBUS_SDDATA_D1_R_1, CBUS_SDDATA_D1_R_0 }, { \align.HSHIFT , _106_ });
  assign _106_ = ~ \align.HSHIFT ;
  function [7:0] _466_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _466_ = b[7:0];
      2'b1?:
        _466_ = b[15:8];
      default:
        _466_ = a;
    endcase
  endfunction
  assign { \align.DA1_7 , \align.DA1_6 , \align.DA1_5 , \align.DA1_4 , \align.DA1_3 , \align.DA1_2 , \align.DA1_1 , \align.DA1_0  } = _466_(8'hxx, { CBUS_SDDATA_D1_R_31, CBUS_SDDATA_D1_R_30, CBUS_SDDATA_D1_R_29, CBUS_SDDATA_D1_R_28, CBUS_SDDATA_D1_R_27, CBUS_SDDATA_D1_R_26, CBUS_SDDATA_D1_R_25, CBUS_SDDATA_D1_R_24, CBUS_SDDATA_D1_R_15, CBUS_SDDATA_D1_R_14, CBUS_SDDATA_D1_R_13, CBUS_SDDATA_D1_R_12, CBUS_SDDATA_D1_R_11, CBUS_SDDATA_D1_R_10, CBUS_SDDATA_D1_R_9, CBUS_SDDATA_D1_R_8 }, { \align.HSHIFT , _107_ });
  assign _107_ = ~ \align.HSHIFT ;
  function [7:0] _468_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _468_ = b[7:0];
      2'b1?:
        _468_ = b[15:8];
      default:
        _468_ = a;
    endcase
  endfunction
  assign { \align.DA2_7 , \align.DA2_6 , \align.DA2_5 , \align.DA2_4 , \align.DA2_3 , \align.DA2_2 , \align.DA2_1 , \align.DA2_0  } = _468_(8'hxx, { \align.SF2 , \align.SF2 , \align.SF2 , \align.SF2 , \align.SF2 , \align.SF2 , \align.SF2 , \align.SF2 , CBUS_SDDATA_D1_R_23, CBUS_SDDATA_D1_R_22, CBUS_SDDATA_D1_R_21, CBUS_SDDATA_D1_R_20, CBUS_SDDATA_D1_R_19, CBUS_SDDATA_D1_R_18, CBUS_SDDATA_D1_R_17, CBUS_SDDATA_D1_R_16 }, { \align.HFILL , _108_ });
  assign _108_ = ~ \align.HFILL ;
  function [7:0] _470_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _470_ = b[7:0];
      2'b1?:
        _470_ = b[15:8];
      default:
        _470_ = a;
    endcase
  endfunction
  assign { \align.DA3_7 , \align.DA3_6 , \align.DA3_5 , \align.DA3_4 , \align.DA3_3 , \align.DA3_2 , \align.DA3_1 , \align.DA3_0  } = _470_(8'hxx, { \align.SF3 , \align.SF3 , \align.SF3 , \align.SF3 , \align.SF3 , \align.SF3 , \align.SF3 , \align.SF3 , CBUS_SDDATA_D1_R_31, CBUS_SDDATA_D1_R_30, CBUS_SDDATA_D1_R_29, CBUS_SDDATA_D1_R_28, CBUS_SDDATA_D1_R_27, CBUS_SDDATA_D1_R_26, CBUS_SDDATA_D1_R_25, CBUS_SDDATA_D1_R_24 }, { \align.HFILL , _109_ });
  assign _109_ = ~ \align.HFILL ;
  function [0:0] _472_;
    input [0:0] a;
    input [6:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _472_ = b[0:0];
      7'b?????1?:
        _472_ = b[1:1];
      7'b????1??:
        _472_ = b[2:2];
      7'b???1???:
        _472_ = b[3:3];
      7'b??1????:
        _472_ = b[4:4];
      7'b?1?????:
        _472_ = b[5:5];
      7'b1??????:
        _472_ = b[6:6];
      default:
        _472_ = a;
    endcase
  endfunction
  assign \align.BSHIFT  = _472_(1'hx, 7'h28, { _116_, _115_, _114_, _113_, _112_, _111_, _110_ });
  assign _110_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h3;
  assign _111_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h1;
  assign _112_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h9;
  assign _113_ = ! { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 };
  assign _114_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h4;
  assign _115_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h8;
  assign _116_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'hc;
  function [0:0] _480_;
    input [0:0] a;
    input [6:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _480_ = b[0:0];
      7'b?????1?:
        _480_ = b[1:1];
      7'b????1??:
        _480_ = b[2:2];
      7'b???1???:
        _480_ = b[3:3];
      7'b??1????:
        _480_ = b[4:4];
      7'b?1?????:
        _480_ = b[5:5];
      7'b1??????:
        _480_ = b[6:6];
      default:
        _480_ = a;
    endcase
  endfunction
  assign \align.BFILL  = _480_(1'hx, 7'h78, { _123_, _122_, _121_, _120_, _119_, _118_, _117_ });
  assign _117_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h3;
  assign _118_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h1;
  assign _119_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h9;
  assign _120_ = ! { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 };
  assign _121_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h4;
  assign _122_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h8;
  assign _123_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'hc;
  function [0:0] _488_;
    input [0:0] a;
    input [6:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _488_ = b[0:0];
      7'b?????1?:
        _488_ = b[1:1];
      7'b????1??:
        _488_ = b[2:2];
      7'b???1???:
        _488_ = b[3:3];
      7'b??1????:
        _488_ = b[4:4];
      7'b?1?????:
        _488_ = b[5:5];
      7'b1??????:
        _488_ = b[6:6];
      default:
        _488_ = a;
    endcase
  endfunction
  assign \align.HSHIFT  = _488_(1'hx, 7'h1a, { _130_, _129_, _128_, _127_, _126_, _125_, _124_ });
  assign _124_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h3;
  assign _125_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h1;
  assign _126_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h9;
  assign _127_ = ! { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 };
  assign _128_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h4;
  assign _129_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h8;
  assign _130_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'hc;
  function [0:0] _496_;
    input [0:0] a;
    input [6:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _496_ = b[0:0];
      7'b?????1?:
        _496_ = b[1:1];
      7'b????1??:
        _496_ = b[2:2];
      7'b???1???:
        _496_ = b[3:3];
      7'b??1????:
        _496_ = b[4:4];
      7'b?1?????:
        _496_ = b[5:5];
      7'b1??????:
        _496_ = b[6:6];
      default:
        _496_ = a;
    endcase
  endfunction
  assign \align.HFILL  = _496_(1'hx, 7'h7e, { _137_, _136_, _135_, _134_, _133_, _132_, _131_ });
  assign _131_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h3;
  assign _132_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h1;
  assign _133_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h9;
  assign _134_ = ! { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 };
  assign _135_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h4;
  assign _136_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h8;
  assign _137_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'hc;
  function [0:0] _504_;
    input [0:0] a;
    input [5:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        _504_ = b[0:0];
      6'b????1?:
        _504_ = b[1:1];
      6'b???1??:
        _504_ = b[2:2];
      6'b??1???:
        _504_ = b[3:3];
      6'b?1????:
        _504_ = b[4:4];
      6'b1?????:
        _504_ = b[5:5];
      default:
        _504_ = a;
    endcase
  endfunction
  assign \align.SGN  = _504_(1'hx, { CBUS_SDDATA_D1_R_7, CBUS_SDDATA_D1_R_15, CBUS_SDDATA_D1_R_23, CBUS_SDDATA_D1_R_31, CBUS_SDDATA_D1_R_15, CBUS_SDDATA_D1_R_31 }, { _143_, _142_, _141_, _140_, _139_, _138_ });
  assign _138_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h1;
  assign _139_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h9;
  assign _140_ = ! { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 };
  assign _141_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h4;
  assign _142_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'h8;
  assign _143_ = { DOffset_W_D1_R_1, DOffset_W_D1_R_0, DSz_W_D1_R_1, DSz_W_D1_R_0 } == 4'hc;
  assign _380_ = \lmi.CDBe_M_D1_R_3  & \lmi.CDBe_M_D1_R_1 ;
  assign \lmi.wrPartial_M_D1  = \lmi.CDWrite_M_D1_R  & _408_;
  assign _381_ = _434_ & _413_;
  assign _382_ = _381_ & _414_;
  assign _383_ = \lmi.CDRead_M_D1_R  & LMI_DMissQC;
  assign _384_ = \lmi.CDWrite_M_D1_R  & _409_;
  assign _385_ = _384_ & _410_;
  assign _386_ = _411_ & _412_;
  assign _387_ = \lmi.wrPartial_M_D1  & _435_;
  assign _388_ = \lmi.wrPartial_M_D1  & LMI_DMissQC;
  assign _389_ = _388_ & CFG_MEMFULLWORD;
  assign _390_ = _389_ & _415_;
  assign CBUS_DRW = _436_ & _416_;
  assign _391_ = \lmi.wrPartial_M_D1  & LMI_DMissQC;
  assign _392_ = _391_ & CFG_MEMFULLWORD;
  assign _393_ = _437_ & _417_;
  assign CBUS_DLINE = _393_ & _418_;
  assign _394_ = _419_ & _420_;
  assign CBUS_IREQ = _394_ & _438_;
  assign _395_ = \lmi.anyIBusy_D1  & _421_;
  assign _396_ = \lmi.CDRead_E_D1_R  & _422_;
  assign _397_ = \lmi.CDWrite_E_D1_R  & _423_;
  assign _398_ = CFG_ICOFF & _424_;
  assign { CBUS_DADDR_3, CBUS_DADDR_2 } = { _368_, _357_ } & { _443_, _443_ };
  assign _399_ = _428_ & _429_;
  assign { CBUS_DADDR_1, CBUS_DADDR_0 } = { _346_, _345_ } & { _444_, _444_ };
  assign _400_ = _430_ & _445_;
  assign { CBUS_IADDR_3, CBUS_IADDR_2 } = { \lmi.CIAddr_I_D1_R_3 , \lmi.CIAddr_I_D1_R_2  } & { _447_, _447_ };
  assign _404_ = { \lmi.CDAddr_E_D1_R_31 , \lmi.CDAddr_E_D1_R_30 , \lmi.CDAddr_E_D1_R_29  } == 3'h5;
  assign _405_ = { \lmi.CDAddr_E_D1_R_31 , \lmi.CDAddr_E_D1_R_30 , \lmi.CDAddr_E_D1_R_29 , \lmi.CDAddr_E_D1_R_28 , \lmi.CDAddr_E_D1_R_27 , \lmi.CDAddr_E_D1_R_26 , \lmi.CDAddr_E_D1_R_25 , \lmi.CDAddr_E_D1_R_24  } == 8'hff;
  assign _406_ = { \lmi.CIAddr_I_D1_R_31 , \lmi.CIAddr_I_D1_R_30 , \lmi.CIAddr_I_D1_R_29  } == 3'h5;
  assign _407_ = { \lmi.CIAddr_I_D1_R_31 , \lmi.CIAddr_I_D1_R_30 , \lmi.CIAddr_I_D1_R_29 , \lmi.CIAddr_I_D1_R_28 , \lmi.CIAddr_I_D1_R_27 , \lmi.CIAddr_I_D1_R_26 , \lmi.CIAddr_I_D1_R_25 , \lmi.CIAddr_I_D1_R_24  } == 8'hff;
  assign _408_ = ~ _380_;
  assign _409_ = ~ \lmi.wrPartial_M_D1 ;
  assign _410_ = ~ \lmi.anyDAck_M_D1 ;
  assign _411_ = ~ CFG_MEMFULLWORD;
  assign _412_ = ~ \lmi.anyDAck_M_D1 ;
  assign _413_ = ~ \lmi.anyDBusy_D1 ;
  assign _414_ = ~ \lmi.CException_M_D1_R ;
  assign _415_ = ~ CBUS_DUC;
  assign _416_ = ~ \lmi.DCWrite_W_D1_R ;
  assign _417_ = ~ CBUS_DUC;
  assign _418_ = ~ \lmi.DCWrite_W_D1_R ;
  assign _419_ = ~ \lmi.CIStall_I_D1_R ;
  assign _420_ = ~ \lmi.anyIBusy_D1 ;
  assign _421_ = ~ \lmi.INIT_D4_R ;
  assign _422_ = ~ \lmi.CException_M_D1_R ;
  assign _423_ = ~ \lmi.CException_M_D1_R ;
  assign _424_ = ~ LMI_IMissQW;
  assign _425_ = ~ CFG_MEMZEROFIRST;
  assign _426_ = ~ CFG_LINEADDRFILTER;
  assign _427_ = ~ CBUS_DLINE;
  assign _428_ = ~ CFG_MEMFULLWORD;
  assign _429_ = ~ CBUS_DRW;
  assign _430_ = ~ CBUS_DUC;
  assign _431_ = ~ CFG_MEMZEROFIRST;
  assign _432_ = ~ CFG_LINEADDRFILTER;
  assign \lmi.RESET_D2_R_N  = \lmi.RESET_X_R_N  | TMODE;
  assign \lmi.anyDAck_M_D1  = \lmi.DRAck_M_D1_R  | \lmi.DWAck_M_D1_R ;
  assign CBUS_DREQ = _382_ | \lmi.DCWrite_W_D1_R ;
  assign _433_ = _383_ | _385_;
  assign _434_ = _433_ | _387_;
  assign _435_ = LMI_DMissQC | _386_;
  assign _436_ = \lmi.CDRead_M_D1_R  | _390_;
  assign _437_ = \lmi.CDRead_M_D1_R  | _392_;
  assign _438_ = LMI_IMissQC | LMI_IMissQW;
  assign _439_ = _404_ | _405_;
  assign _440_ = _439_ | CFG_DCOFF;
  assign _441_ = _406_ | _407_;
  assign CBUS_IUC = _441_ | _398_;
  assign _442_ = _425_ | _426_;
  assign _443_ = _442_ | _427_;
  assign _444_ = CBUS_DUC | _399_;
  assign _445_ = CFG_MEMFULLWORD | CBUS_DRW;
  assign { CBUS_DBE_3, CBUS_DBE_2, CBUS_DBE_1, CBUS_DBE_0 } = { \lmi.CDBe_M_D1_R_3 , \lmi.CDBe_M_D1_R_2 , \lmi.CDBe_M_D1_R_1 , \lmi.CDBe_M_D1_R_0  } | { _400_, _400_, _400_, _400_ };
  assign _446_ = _431_ | _432_;
  assign _447_ = _446_ | CBUS_IUC;
  always @(posedge IDCLOCKI)
    \lmi.DRAck_M_D1_R  <= _322_;
  always @(posedge IDCLOCKI)
    \lmi.DWAck_M_D1_R  <= _324_;
  always @(posedge IDCLOCKI)
    \lmi.CException_M_D1_R  <= _223_;
  always @(posedge IDCLOCKI)
    \lmi.DCWrite_W_D1_R  <= _321_;
  always @(posedge IDCLOCKI)
    \lmi.CIStall_I_D1_R  <= _288_;
  reg [13:0] _597_;
  always @(posedge IDCLOCKI)
    _597_ <= { _336_, _335_, _334_, _333_, _344_, _343_, _342_, _341_, _340_, _339_, _338_, _337_, _332_, _331_ };
  assign { \lmi.X_HALT_D1_R_13 , \lmi.X_HALT_D1_R_12 , \lmi.X_HALT_D1_R_11 , \lmi.X_HALT_D1_R_10 , \lmi.X_HALT_D1_R_9 , \lmi.X_HALT_D1_R_8 , \lmi.X_HALT_D1_R_7 , \lmi.X_HALT_D1_R_6 , \lmi.X_HALT_D1_R_5 , \lmi.X_HALT_D1_R_4 , \lmi.X_HALT_D1_R_3 , \lmi.X_HALT_D1_R_2 , \lmi.X_HALT_D1_R_1 , \lmi.X_HALT_D1_R_0  } = _597_;
  always @(posedge IDCLOCKI)
    \lmi.INIT_D1_R  <= _326_;
  always @(posedge IDCLOCKI)
    \lmi.INIT_D2_R  <= _327_;
  always @(posedge IDCLOCKI)
    \lmi.INIT_D3_R  <= _328_;
  always @(posedge IDCLOCKI)
    \lmi.INIT_D4_R  <= _329_;
  reg [31:0] _602_;
  always @(posedge IDCLOCKI)
    _602_ <= { _281_, _280_, _278_, _277_, _276_, _275_, _274_, _273_, _272_, _271_, _270_, _269_, _267_, _266_, _265_, _264_, _263_, _262_, _261_, _260_, _259_, _258_, _287_, _286_, _285_, _284_, _283_, _282_, _279_, _268_, _257_, _256_ };
  assign { \lmi.CIAddr_I_R_31 , \lmi.CIAddr_I_R_30 , \lmi.CIAddr_I_R_29 , \lmi.CIAddr_I_R_28 , \lmi.CIAddr_I_R_27 , \lmi.CIAddr_I_R_26 , \lmi.CIAddr_I_R_25 , \lmi.CIAddr_I_R_24 , \lmi.CIAddr_I_R_23 , \lmi.CIAddr_I_R_22 , \lmi.CIAddr_I_R_21 , \lmi.CIAddr_I_R_20 , \lmi.CIAddr_I_R_19 , \lmi.CIAddr_I_R_18 , \lmi.CIAddr_I_R_17 , \lmi.CIAddr_I_R_16 , \lmi.CIAddr_I_R_15 , \lmi.CIAddr_I_R_14 , \lmi.CIAddr_I_R_13 , \lmi.CIAddr_I_R_12 , \lmi.CIAddr_I_R_11 , \lmi.CIAddr_I_R_10 , \lmi.CIAddr_I_R_9 , \lmi.CIAddr_I_R_8 , \lmi.CIAddr_I_R_7 , \lmi.CIAddr_I_R_6 , \lmi.CIAddr_I_R_5 , \lmi.CIAddr_I_R_4 , \lmi.CIAddr_I_R_3 , \lmi.CIAddr_I_R_2 , \lmi.CIAddr_I_R_1 , \lmi.CIAddr_I_R_0  } = _602_;
  reg [31:0] _603_;
  always @(posedge IDCLOCKI)
    _603_ <= { _169_, _168_, _166_, _165_, _164_, _163_, _162_, _161_, _160_, _159_, _158_, _157_, _155_, _154_, _153_, _152_, _151_, _150_, _149_, _148_, _147_, _146_, _175_, _174_, _173_, _172_, _171_, _170_, _167_, _156_, _145_, _144_ };
  assign { \lmi.CDAddr_E_D1_R_31 , \lmi.CDAddr_E_D1_R_30 , \lmi.CDAddr_E_D1_R_29 , \lmi.CDAddr_E_D1_R_28 , \lmi.CDAddr_E_D1_R_27 , \lmi.CDAddr_E_D1_R_26 , \lmi.CDAddr_E_D1_R_25 , \lmi.CDAddr_E_D1_R_24 , \lmi.CDAddr_E_D1_R_23 , \lmi.CDAddr_E_D1_R_22 , \lmi.CDAddr_E_D1_R_21 , \lmi.CDAddr_E_D1_R_20 , \lmi.CDAddr_E_D1_R_19 , \lmi.CDAddr_E_D1_R_18 , \lmi.CDAddr_E_D1_R_17 , \lmi.CDAddr_E_D1_R_16 , \lmi.CDAddr_E_D1_R_15 , \lmi.CDAddr_E_D1_R_14 , \lmi.CDAddr_E_D1_R_13 , \lmi.CDAddr_E_D1_R_12 , \lmi.CDAddr_E_D1_R_11 , \lmi.CDAddr_E_D1_R_10 , \lmi.CDAddr_E_D1_R_9 , \lmi.CDAddr_E_D1_R_8 , \lmi.CDAddr_E_D1_R_7 , \lmi.CDAddr_E_D1_R_6 , \lmi.CDAddr_E_D1_R_5 , \lmi.CDAddr_E_D1_R_4 , \lmi.CDAddr_E_D1_R_3 , \lmi.CDAddr_E_D1_R_2 , \lmi.CDAddr_E_D1_R_1 , \lmi.CDAddr_E_D1_R_0  } = _603_;
  reg [31:0] _604_;
  always @(posedge IDCLOCKI)
    _604_ <= { _201_, _200_, _198_, _197_, _196_, _195_, _194_, _193_, _192_, _191_, _190_, _189_, _187_, _186_, _185_, _184_, _183_, _182_, _181_, _180_, _179_, _178_, _207_, _206_, _205_, _204_, _203_, _202_, _199_, _188_, _177_, _176_ };
  assign { \lmi.CDAddr_M_D1_R_31 , \lmi.CDAddr_M_D1_R_30 , \lmi.CDAddr_M_D1_R_29 , \lmi.CDAddr_M_D1_R_28 , \lmi.CDAddr_M_D1_R_27 , \lmi.CDAddr_M_D1_R_26 , \lmi.CDAddr_M_D1_R_25 , \lmi.CDAddr_M_D1_R_24 , \lmi.CDAddr_M_D1_R_23 , \lmi.CDAddr_M_D1_R_22 , \lmi.CDAddr_M_D1_R_21 , \lmi.CDAddr_M_D1_R_20 , \lmi.CDAddr_M_D1_R_19 , \lmi.CDAddr_M_D1_R_18 , \lmi.CDAddr_M_D1_R_17 , \lmi.CDAddr_M_D1_R_16 , \lmi.CDAddr_M_D1_R_15 , \lmi.CDAddr_M_D1_R_14 , \lmi.CDAddr_M_D1_R_13 , \lmi.CDAddr_M_D1_R_12 , \lmi.CDAddr_M_D1_R_11 , \lmi.CDAddr_M_D1_R_10 , \lmi.CDAddr_M_D1_R_9 , \lmi.CDAddr_M_D1_R_8 , \lmi.CDAddr_M_D1_R_7 , \lmi.CDAddr_M_D1_R_6 , \lmi.CDAddr_M_D1_R_5 , \lmi.CDAddr_M_D1_R_4 , \lmi.CDAddr_M_D1_R_3 , \lmi.CDAddr_M_D1_R_2 , \lmi.CDAddr_M_D1_R_1 , \lmi.CDAddr_M_D1_R_0  } = _604_;
  reg [31:0] _605_;
  always @(posedge IDCLOCKI)
    _605_ <= { _314_, _313_, _311_, _310_, _309_, _308_, _307_, _306_, _305_, _304_, _303_, _302_, _300_, _299_, _298_, _297_, _296_, _295_, _294_, _293_, _292_, _291_, _320_, _319_, _318_, _317_, _316_, _315_, _312_, _301_, _290_, _289_ };
  assign { \lmi.DAddr_W_D1_R_31 , \lmi.DAddr_W_D1_R_30 , \lmi.DAddr_W_D1_R_29 , \lmi.DAddr_W_D1_R_28 , \lmi.DAddr_W_D1_R_27 , \lmi.DAddr_W_D1_R_26 , \lmi.DAddr_W_D1_R_25 , \lmi.DAddr_W_D1_R_24 , \lmi.DAddr_W_D1_R_23 , \lmi.DAddr_W_D1_R_22 , \lmi.DAddr_W_D1_R_21 , \lmi.DAddr_W_D1_R_20 , \lmi.DAddr_W_D1_R_19 , \lmi.DAddr_W_D1_R_18 , \lmi.DAddr_W_D1_R_17 , \lmi.DAddr_W_D1_R_16 , \lmi.DAddr_W_D1_R_15 , \lmi.DAddr_W_D1_R_14 , \lmi.DAddr_W_D1_R_13 , \lmi.DAddr_W_D1_R_12 , \lmi.DAddr_W_D1_R_11 , \lmi.DAddr_W_D1_R_10 , \lmi.DAddr_W_D1_R_9 , \lmi.DAddr_W_D1_R_8 , \lmi.DAddr_W_D1_R_7 , \lmi.DAddr_W_D1_R_6 , \lmi.DAddr_W_D1_R_5 , \lmi.DAddr_W_D1_R_4 , \lmi.DAddr_W_D1_R_3 , \lmi.DAddr_W_D1_R_2 , \lmi.DAddr_W_D1_R_1 , \lmi.DAddr_W_D1_R_0  } = _605_;
  reg [31:0] _606_;
  always @(posedge IDCLOCKI)
    _606_ <= { _249_, _248_, _246_, _245_, _244_, _243_, _242_, _241_, _240_, _239_, _238_, _237_, _235_, _234_, _233_, _232_, _231_, _230_, _229_, _228_, _227_, _226_, _255_, _254_, _253_, _252_, _251_, _250_, _247_, _236_, _225_, _224_ };
  assign { \lmi.CIAddr_I_D1_R_31 , \lmi.CIAddr_I_D1_R_30 , \lmi.CIAddr_I_D1_R_29 , \lmi.CIAddr_I_D1_R_28 , \lmi.CIAddr_I_D1_R_27 , \lmi.CIAddr_I_D1_R_26 , \lmi.CIAddr_I_D1_R_25 , \lmi.CIAddr_I_D1_R_24 , \lmi.CIAddr_I_D1_R_23 , \lmi.CIAddr_I_D1_R_22 , \lmi.CIAddr_I_D1_R_21 , \lmi.CIAddr_I_D1_R_20 , \lmi.CIAddr_I_D1_R_19 , \lmi.CIAddr_I_D1_R_18 , \lmi.CIAddr_I_D1_R_17 , \lmi.CIAddr_I_D1_R_16 , \lmi.CIAddr_I_D1_R_15 , \lmi.CIAddr_I_D1_R_14 , \lmi.CIAddr_I_D1_R_13 , \lmi.CIAddr_I_D1_R_12 , \lmi.CIAddr_I_D1_R_11 , \lmi.CIAddr_I_D1_R_10 , \lmi.CIAddr_I_D1_R_9 , \lmi.CIAddr_I_D1_R_8 , \lmi.CIAddr_I_D1_R_7 , \lmi.CIAddr_I_D1_R_6 , \lmi.CIAddr_I_D1_R_5 , \lmi.CIAddr_I_D1_R_4 , \lmi.CIAddr_I_D1_R_3 , \lmi.CIAddr_I_D1_R_2 , \lmi.CIAddr_I_D1_R_1 , \lmi.CIAddr_I_D1_R_0  } = _606_;
  reg [3:0] _607_;
  always @(posedge IDCLOCKI)
    _607_ <= { _211_, _210_, _209_, _208_ };
  assign { \lmi.CDBe_E_D1_R_3 , \lmi.CDBe_E_D1_R_2 , \lmi.CDBe_E_D1_R_1 , \lmi.CDBe_E_D1_R_0  } = _607_;
  reg [3:0] _608_;
  always @(posedge IDCLOCKI)
    _608_ <= { _215_, _214_, _213_, _212_ };
  assign { \lmi.CDBe_M_D1_R_3 , \lmi.CDBe_M_D1_R_2 , \lmi.CDBe_M_D1_R_1 , \lmi.CDBe_M_D1_R_0  } = _608_;
  always @(posedge IDCLOCKI)
    \lmi.CDSign_E_D1_R  <= _218_;
  always @(posedge IDCLOCKI)
    CBUS_DSIGN <= _219_;
  always @(posedge IDCLOCKI)
    \lmi.CDRead_E_D1_R  <= _216_;
  always @(posedge IDCLOCKI)
    \lmi.CDRead_M_D1_R  <= _217_;
  always @(posedge IDCLOCKI)
    \lmi.CDWrite_E_D1_R  <= _221_;
  always @(posedge IDCLOCKI)
    \lmi.CDWrite_M_D1_R  <= _222_;
  always @(posedge IDCLOCKI)
    \lmi.CDUnc_M_D1_R  <= _220_;
  always @(posedge IDCLOCKI)
    \lmi.DUnc_W_D1_R  <= _323_;
  always @(posedge IDCLOCKI)
    CBUS_IDM <= _330_;
  always @(posedge IDCLOCKI)
    CBUS_DDM <= _325_;
  always @(posedge IDCLOCKI)
    \lmi.RESET_X_R_N  <= RESET_D1_R_N;
  function [1:0] _620_;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _620_ = b[1:0];
      2'b1?:
        _620_ = b[3:2];
      default:
        _620_ = a;
    endcase
  endfunction
  assign { CBUS_DSZ_1, CBUS_DSZ_0 } = _620_(2'h0, 4'h7, { _451_, _448_ });
  assign _448_ = { CBUS_DBE_3, CBUS_DBE_2, CBUS_DBE_1, CBUS_DBE_0 } == 4'hf;
  assign _451_ = | { _450_, _449_ };
  assign _449_ = { CBUS_DBE_3, CBUS_DBE_2, CBUS_DBE_1, CBUS_DBE_0 } == 4'h3;
  assign _450_ = { CBUS_DBE_3, CBUS_DBE_2, CBUS_DBE_1, CBUS_DBE_0 } == 4'hc;
  assign CBUS_DUC = \lmi.DCWrite_W_D1_R  ? \lmi.DUnc_W_D1_R  : \lmi.CDUnc_M_D1_R ;
  assign { CBUS_DADDR_31, CBUS_DADDR_30, CBUS_DADDR_29, CBUS_DADDR_28, CBUS_DADDR_27, CBUS_DADDR_26, CBUS_DADDR_25, CBUS_DADDR_24, CBUS_DADDR_23, CBUS_DADDR_22, CBUS_DADDR_21, CBUS_DADDR_20, CBUS_DADDR_19, CBUS_DADDR_18, CBUS_DADDR_17, CBUS_DADDR_16, CBUS_DADDR_15, CBUS_DADDR_14, CBUS_DADDR_13, CBUS_DADDR_12, CBUS_DADDR_11, CBUS_DADDR_10, CBUS_DADDR_9, CBUS_DADDR_8, CBUS_DADDR_7, CBUS_DADDR_6, CBUS_DADDR_5, CBUS_DADDR_4, _368_, _357_, _346_, _345_ } = \lmi.DCWrite_W_D1_R  ? { \lmi.DAddr_W_D1_R_31 , \lmi.DAddr_W_D1_R_30 , \lmi.DAddr_W_D1_R_29 , \lmi.DAddr_W_D1_R_28 , \lmi.DAddr_W_D1_R_27 , \lmi.DAddr_W_D1_R_26 , \lmi.DAddr_W_D1_R_25 , \lmi.DAddr_W_D1_R_24 , \lmi.DAddr_W_D1_R_23 , \lmi.DAddr_W_D1_R_22 , \lmi.DAddr_W_D1_R_21 , \lmi.DAddr_W_D1_R_20 , \lmi.DAddr_W_D1_R_19 , \lmi.DAddr_W_D1_R_18 , \lmi.DAddr_W_D1_R_17 , \lmi.DAddr_W_D1_R_16 , \lmi.DAddr_W_D1_R_15 , \lmi.DAddr_W_D1_R_14 , \lmi.DAddr_W_D1_R_13 , \lmi.DAddr_W_D1_R_12 , \lmi.DAddr_W_D1_R_11 , \lmi.DAddr_W_D1_R_10 , \lmi.DAddr_W_D1_R_9 , \lmi.DAddr_W_D1_R_8 , \lmi.DAddr_W_D1_R_7 , \lmi.DAddr_W_D1_R_6 , \lmi.DAddr_W_D1_R_5 , \lmi.DAddr_W_D1_R_4 , \lmi.DAddr_W_D1_R_3 , \lmi.DAddr_W_D1_R_2 , \lmi.DAddr_W_D1_R_1 , \lmi.DAddr_W_D1_R_0  } : { \lmi.CDAddr_M_D1_R_31 , \lmi.CDAddr_M_D1_R_30 , \lmi.CDAddr_M_D1_R_29 , \lmi.CDAddr_M_D1_R_28 , \lmi.CDAddr_M_D1_R_27 , \lmi.CDAddr_M_D1_R_26 , \lmi.CDAddr_M_D1_R_25 , \lmi.CDAddr_M_D1_R_24 , \lmi.CDAddr_M_D1_R_23 , \lmi.CDAddr_M_D1_R_22 , \lmi.CDAddr_M_D1_R_21 , \lmi.CDAddr_M_D1_R_20 , \lmi.CDAddr_M_D1_R_19 , \lmi.CDAddr_M_D1_R_18 , \lmi.CDAddr_M_D1_R_17 , \lmi.CDAddr_M_D1_R_16 , \lmi.CDAddr_M_D1_R_15 , \lmi.CDAddr_M_D1_R_14 , \lmi.CDAddr_M_D1_R_13 , \lmi.CDAddr_M_D1_R_12 , \lmi.CDAddr_M_D1_R_11 , \lmi.CDAddr_M_D1_R_10 , \lmi.CDAddr_M_D1_R_9 , \lmi.CDAddr_M_D1_R_8 , \lmi.CDAddr_M_D1_R_7 , \lmi.CDAddr_M_D1_R_6 , \lmi.CDAddr_M_D1_R_5 , \lmi.CDAddr_M_D1_R_4 , \lmi.CDAddr_M_D1_R_3 , \lmi.CDAddr_M_D1_R_2 , \lmi.CDAddr_M_D1_R_1 , \lmi.CDAddr_M_D1_R_0  };
  assign \lmi.DUnc_W_D1_P  = \lmi.anyDBusy_D1  ? \lmi.DUnc_W_D1_R  : \lmi.CDUnc_M_D1_R ;
  assign { \lmi.DAddr_W_D1_P_31 , \lmi.DAddr_W_D1_P_30 , \lmi.DAddr_W_D1_P_29 , \lmi.DAddr_W_D1_P_28 , \lmi.DAddr_W_D1_P_27 , \lmi.DAddr_W_D1_P_26 , \lmi.DAddr_W_D1_P_25 , \lmi.DAddr_W_D1_P_24 , \lmi.DAddr_W_D1_P_23 , \lmi.DAddr_W_D1_P_22 , \lmi.DAddr_W_D1_P_21 , \lmi.DAddr_W_D1_P_20 , \lmi.DAddr_W_D1_P_19 , \lmi.DAddr_W_D1_P_18 , \lmi.DAddr_W_D1_P_17 , \lmi.DAddr_W_D1_P_16 , \lmi.DAddr_W_D1_P_15 , \lmi.DAddr_W_D1_P_14 , \lmi.DAddr_W_D1_P_13 , \lmi.DAddr_W_D1_P_12 , \lmi.DAddr_W_D1_P_11 , \lmi.DAddr_W_D1_P_10 , \lmi.DAddr_W_D1_P_9 , \lmi.DAddr_W_D1_P_8 , \lmi.DAddr_W_D1_P_7 , \lmi.DAddr_W_D1_P_6 , \lmi.DAddr_W_D1_P_5 , \lmi.DAddr_W_D1_P_4 , \lmi.DAddr_W_D1_P_3 , \lmi.DAddr_W_D1_P_2 , \lmi.DAddr_W_D1_P_1 , \lmi.DAddr_W_D1_P_0  } = \lmi.anyDBusy_D1  ? { \lmi.DAddr_W_D1_R_31 , \lmi.DAddr_W_D1_R_30 , \lmi.DAddr_W_D1_R_29 , \lmi.DAddr_W_D1_R_28 , \lmi.DAddr_W_D1_R_27 , \lmi.DAddr_W_D1_R_26 , \lmi.DAddr_W_D1_R_25 , \lmi.DAddr_W_D1_R_24 , \lmi.DAddr_W_D1_R_23 , \lmi.DAddr_W_D1_R_22 , \lmi.DAddr_W_D1_R_21 , \lmi.DAddr_W_D1_R_20 , \lmi.DAddr_W_D1_R_19 , \lmi.DAddr_W_D1_R_18 , \lmi.DAddr_W_D1_R_17 , \lmi.DAddr_W_D1_R_16 , \lmi.DAddr_W_D1_R_15 , \lmi.DAddr_W_D1_R_14 , \lmi.DAddr_W_D1_R_13 , \lmi.DAddr_W_D1_R_12 , \lmi.DAddr_W_D1_R_11 , \lmi.DAddr_W_D1_R_10 , \lmi.DAddr_W_D1_R_9 , \lmi.DAddr_W_D1_R_8 , \lmi.DAddr_W_D1_R_7 , \lmi.DAddr_W_D1_R_6 , \lmi.DAddr_W_D1_R_5 , \lmi.DAddr_W_D1_R_4 , \lmi.DAddr_W_D1_R_3 , \lmi.DAddr_W_D1_R_2 , \lmi.DAddr_W_D1_R_1 , \lmi.DAddr_W_D1_R_0  } : { \lmi.CDAddr_M_D1_R_31 , \lmi.CDAddr_M_D1_R_30 , \lmi.CDAddr_M_D1_R_29 , \lmi.CDAddr_M_D1_R_28 , \lmi.CDAddr_M_D1_R_27 , \lmi.CDAddr_M_D1_R_26 , \lmi.CDAddr_M_D1_R_25 , \lmi.CDAddr_M_D1_R_24 , \lmi.CDAddr_M_D1_R_23 , \lmi.CDAddr_M_D1_R_22 , \lmi.CDAddr_M_D1_R_21 , \lmi.CDAddr_M_D1_R_20 , \lmi.CDAddr_M_D1_R_19 , \lmi.CDAddr_M_D1_R_18 , \lmi.CDAddr_M_D1_R_17 , \lmi.CDAddr_M_D1_R_16 , \lmi.CDAddr_M_D1_R_15 , \lmi.CDAddr_M_D1_R_14 , \lmi.CDAddr_M_D1_R_13 , \lmi.CDAddr_M_D1_R_12 , \lmi.CDAddr_M_D1_R_11 , \lmi.CDAddr_M_D1_R_10 , \lmi.CDAddr_M_D1_R_9 , \lmi.CDAddr_M_D1_R_8 , \lmi.CDAddr_M_D1_R_7 , \lmi.CDAddr_M_D1_R_6 , \lmi.CDAddr_M_D1_R_5 , \lmi.CDAddr_M_D1_R_4 , \lmi.CDAddr_M_D1_R_3 , \lmi.CDAddr_M_D1_R_2 , \lmi.CDAddr_M_D1_R_1 , \lmi.CDAddr_M_D1_R_0  };
  assign { _379_, _378_, _377_ } = \lmi.anyDBusy_D1  ? 3'hx : { _403_, _402_, _401_ };
  assign { CBUS_DADDR_E1_31, CBUS_DADDR_E1_30, CBUS_DADDR_E1_29 } = \lmi.anyDBusy_D1  ? { \lmi.CDAddr_M_D1_R_31 , \lmi.CDAddr_M_D1_R_30 , \lmi.CDAddr_M_D1_R_29  } : { _379_, _378_, _377_ };
  assign { CBUS_DADDR_E1_28, CBUS_DADDR_E1_27, CBUS_DADDR_E1_26, CBUS_DADDR_E1_25, CBUS_DADDR_E1_24, CBUS_DADDR_E1_23, CBUS_DADDR_E1_22, CBUS_DADDR_E1_21, CBUS_DADDR_E1_20, CBUS_DADDR_E1_19, CBUS_DADDR_E1_18, CBUS_DADDR_E1_17, CBUS_DADDR_E1_16, CBUS_DADDR_E1_15, CBUS_DADDR_E1_14, CBUS_DADDR_E1_13, CBUS_DADDR_E1_12, CBUS_DADDR_E1_11, CBUS_DADDR_E1_10, CBUS_DADDR_E1_9, CBUS_DADDR_E1_8, CBUS_DADDR_E1_7, CBUS_DADDR_E1_6, CBUS_DADDR_E1_5, CBUS_DADDR_E1_4, CBUS_DADDR_E1_3, CBUS_DADDR_E1_2, CBUS_DADDR_E1_1, CBUS_DADDR_E1_0 } = \lmi.anyDBusy_D1  ? { \lmi.CDAddr_M_D1_R_28 , \lmi.CDAddr_M_D1_R_27 , \lmi.CDAddr_M_D1_R_26 , \lmi.CDAddr_M_D1_R_25 , \lmi.CDAddr_M_D1_R_24 , \lmi.CDAddr_M_D1_R_23 , \lmi.CDAddr_M_D1_R_22 , \lmi.CDAddr_M_D1_R_21 , \lmi.CDAddr_M_D1_R_20 , \lmi.CDAddr_M_D1_R_19 , \lmi.CDAddr_M_D1_R_18 , \lmi.CDAddr_M_D1_R_17 , \lmi.CDAddr_M_D1_R_16 , \lmi.CDAddr_M_D1_R_15 , \lmi.CDAddr_M_D1_R_14 , \lmi.CDAddr_M_D1_R_13 , \lmi.CDAddr_M_D1_R_12 , \lmi.CDAddr_M_D1_R_11 , \lmi.CDAddr_M_D1_R_10 , \lmi.CDAddr_M_D1_R_9 , \lmi.CDAddr_M_D1_R_8 , \lmi.CDAddr_M_D1_R_7 , \lmi.CDAddr_M_D1_R_6 , \lmi.CDAddr_M_D1_R_5 , \lmi.CDAddr_M_D1_R_4 , \lmi.CDAddr_M_D1_R_3 , \lmi.CDAddr_M_D1_R_2 , \lmi.CDAddr_M_D1_R_1 , \lmi.CDAddr_M_D1_R_0  } : { \lmi.CDAddr_E_D1_R_28 , \lmi.CDAddr_E_D1_R_27 , \lmi.CDAddr_E_D1_R_26 , \lmi.CDAddr_E_D1_R_25 , \lmi.CDAddr_E_D1_R_24 , \lmi.CDAddr_E_D1_R_23 , \lmi.CDAddr_E_D1_R_22 , \lmi.CDAddr_E_D1_R_21 , \lmi.CDAddr_E_D1_R_20 , \lmi.CDAddr_E_D1_R_19 , \lmi.CDAddr_E_D1_R_18 , \lmi.CDAddr_E_D1_R_17 , \lmi.CDAddr_E_D1_R_16 , \lmi.CDAddr_E_D1_R_15 , \lmi.CDAddr_E_D1_R_14 , \lmi.CDAddr_E_D1_R_13 , \lmi.CDAddr_E_D1_R_12 , \lmi.CDAddr_E_D1_R_11 , \lmi.CDAddr_E_D1_R_10 , \lmi.CDAddr_E_D1_R_9 , \lmi.CDAddr_E_D1_R_8 , \lmi.CDAddr_E_D1_R_7 , \lmi.CDAddr_E_D1_R_6 , \lmi.CDAddr_E_D1_R_5 , \lmi.CDAddr_E_D1_R_4 , \lmi.CDAddr_E_D1_R_3 , \lmi.CDAddr_E_D1_R_2 , \lmi.CDAddr_E_D1_R_1 , \lmi.CDAddr_E_D1_R_0  };
  assign \lmi.CDSign_M_D1_P  = \lmi.anyDBusy_D1  ? CBUS_DSIGN : \lmi.CDSign_E_D1_R ;
  assign { \lmi.CDBe_M_D1_P_3 , \lmi.CDBe_M_D1_P_2 , \lmi.CDBe_M_D1_P_1 , \lmi.CDBe_M_D1_P_0  } = \lmi.anyDBusy_D1  ? { \lmi.CDBe_M_D1_R_3 , \lmi.CDBe_M_D1_R_2 , \lmi.CDBe_M_D1_R_1 , \lmi.CDBe_M_D1_R_0  } : { \lmi.CDBe_E_D1_R_3 , \lmi.CDBe_E_D1_R_2 , \lmi.CDBe_E_D1_R_1 , \lmi.CDBe_E_D1_R_0  };
  assign \lmi.CDWrite_M_D1_P  = \lmi.anyDBusy_D1  ? \lmi.CDWrite_M_D1_R  : _397_;
  assign \lmi.CDRead_M_D1_P  = \lmi.anyDBusy_D1  ? \lmi.CDRead_M_D1_R  : _396_;
  assign \lmi.CDUnc_M_D1_P  = \lmi.anyDBusy_D1  ? \lmi.CDUnc_M_D1_R  : _440_;
  assign { \lmi.CIAddr_I_D1_P_31 , \lmi.CIAddr_I_D1_P_30 , \lmi.CIAddr_I_D1_P_29 , \lmi.CIAddr_I_D1_P_28 , \lmi.CIAddr_I_D1_P_27 , \lmi.CIAddr_I_D1_P_26 , \lmi.CIAddr_I_D1_P_25 , \lmi.CIAddr_I_D1_P_24 , \lmi.CIAddr_I_D1_P_23 , \lmi.CIAddr_I_D1_P_22 , \lmi.CIAddr_I_D1_P_21 , \lmi.CIAddr_I_D1_P_20 , \lmi.CIAddr_I_D1_P_19 , \lmi.CIAddr_I_D1_P_18 , \lmi.CIAddr_I_D1_P_17 , \lmi.CIAddr_I_D1_P_16 , \lmi.CIAddr_I_D1_P_15 , \lmi.CIAddr_I_D1_P_14 , \lmi.CIAddr_I_D1_P_13 , \lmi.CIAddr_I_D1_P_12 , \lmi.CIAddr_I_D1_P_11 , \lmi.CIAddr_I_D1_P_10 , \lmi.CIAddr_I_D1_P_9 , \lmi.CIAddr_I_D1_P_8 , \lmi.CIAddr_I_D1_P_7 , \lmi.CIAddr_I_D1_P_6 , \lmi.CIAddr_I_D1_P_5 , \lmi.CIAddr_I_D1_P_4 , \lmi.CIAddr_I_D1_P_3 , \lmi.CIAddr_I_D1_P_2 , \lmi.CIAddr_I_D1_P_1 , \lmi.CIAddr_I_D1_P_0  } = _395_ ? { \lmi.CIAddr_I_D1_R_31 , \lmi.CIAddr_I_D1_R_30 , \lmi.CIAddr_I_D1_R_29 , \lmi.CIAddr_I_D1_R_28 , \lmi.CIAddr_I_D1_R_27 , \lmi.CIAddr_I_D1_R_26 , \lmi.CIAddr_I_D1_R_25 , \lmi.CIAddr_I_D1_R_24 , \lmi.CIAddr_I_D1_R_23 , \lmi.CIAddr_I_D1_R_22 , \lmi.CIAddr_I_D1_R_21 , \lmi.CIAddr_I_D1_R_20 , \lmi.CIAddr_I_D1_R_19 , \lmi.CIAddr_I_D1_R_18 , \lmi.CIAddr_I_D1_R_17 , \lmi.CIAddr_I_D1_R_16 , \lmi.CIAddr_I_D1_R_15 , \lmi.CIAddr_I_D1_R_14 , \lmi.CIAddr_I_D1_R_13 , \lmi.CIAddr_I_D1_R_12 , \lmi.CIAddr_I_D1_R_11 , \lmi.CIAddr_I_D1_R_10 , \lmi.CIAddr_I_D1_R_9 , \lmi.CIAddr_I_D1_R_8 , \lmi.CIAddr_I_D1_R_7 , \lmi.CIAddr_I_D1_R_6 , \lmi.CIAddr_I_D1_R_5 , \lmi.CIAddr_I_D1_R_4 , \lmi.CIAddr_I_D1_R_3 , \lmi.CIAddr_I_D1_R_2 , \lmi.CIAddr_I_D1_R_1 , \lmi.CIAddr_I_D1_R_0  } : { \lmi.CIAddr_I_R_31 , \lmi.CIAddr_I_R_30 , \lmi.CIAddr_I_R_29 , \lmi.CIAddr_I_R_28 , \lmi.CIAddr_I_R_27 , \lmi.CIAddr_I_R_26 , \lmi.CIAddr_I_R_25 , \lmi.CIAddr_I_R_24 , \lmi.CIAddr_I_R_23 , \lmi.CIAddr_I_R_22 , \lmi.CIAddr_I_R_21 , \lmi.CIAddr_I_R_20 , \lmi.CIAddr_I_R_19 , \lmi.CIAddr_I_R_18 , \lmi.CIAddr_I_R_17 , \lmi.CIAddr_I_R_16 , \lmi.CIAddr_I_R_15 , \lmi.CIAddr_I_R_14 , \lmi.CIAddr_I_R_13 , \lmi.CIAddr_I_R_12 , \lmi.CIAddr_I_R_11 , \lmi.CIAddr_I_R_10 , \lmi.CIAddr_I_R_9 , \lmi.CIAddr_I_R_8 , \lmi.CIAddr_I_R_7 , \lmi.CIAddr_I_R_6 , \lmi.CIAddr_I_R_5 , \lmi.CIAddr_I_R_4 , \lmi.CIAddr_I_R_3 , \lmi.CIAddr_I_R_2 , \lmi.CIAddr_I_R_1 , \lmi.CIAddr_I_R_0  };
  assign { \lmi.CIAddr_I_P_31 , \lmi.CIAddr_I_P_30 , \lmi.CIAddr_I_P_29 , \lmi.CIAddr_I_P_28 , \lmi.CIAddr_I_P_27 , \lmi.CIAddr_I_P_26 , \lmi.CIAddr_I_P_25 , \lmi.CIAddr_I_P_24 , \lmi.CIAddr_I_P_23 , \lmi.CIAddr_I_P_22 , \lmi.CIAddr_I_P_21 , \lmi.CIAddr_I_P_20 , \lmi.CIAddr_I_P_19 , \lmi.CIAddr_I_P_18 , \lmi.CIAddr_I_P_17 , \lmi.CIAddr_I_P_16 , \lmi.CIAddr_I_P_15 , \lmi.CIAddr_I_P_14 , \lmi.CIAddr_I_P_13 , \lmi.CIAddr_I_P_12 , \lmi.CIAddr_I_P_11 , \lmi.CIAddr_I_P_10 , \lmi.CIAddr_I_P_9 , \lmi.CIAddr_I_P_8 , \lmi.CIAddr_I_P_7 , \lmi.CIAddr_I_P_6 , \lmi.CIAddr_I_P_5 , \lmi.CIAddr_I_P_4 , \lmi.CIAddr_I_P_3 , \lmi.CIAddr_I_P_2 , \lmi.CIAddr_I_P_1 , \lmi.CIAddr_I_P_0  } = \lmi.INIT_D1_R  ? { \lmi.CIAddr_I_R_31 , \lmi.CIAddr_I_R_30 , \lmi.CIAddr_I_R_29 , \lmi.CIAddr_I_R_28 , \lmi.CIAddr_I_R_27 , \lmi.CIAddr_I_R_26 , \lmi.CIAddr_I_R_25 , \lmi.CIAddr_I_R_24 , \lmi.CIAddr_I_R_23 , \lmi.CIAddr_I_R_22 , \lmi.CIAddr_I_R_21 , \lmi.CIAddr_I_R_20 , \lmi.CIAddr_I_R_19 , \lmi.CIAddr_I_R_18 , \lmi.CIAddr_I_R_17 , \lmi.CIAddr_I_R_16 , \lmi.CIAddr_I_R_15 , \lmi.CIAddr_I_R_14 , \lmi.CIAddr_I_R_13 , \lmi.CIAddr_I_R_12 , \lmi.CIAddr_I_R_11 , \lmi.CIAddr_I_R_10 , \lmi.CIAddr_I_R_9 , \lmi.CIAddr_I_R_8 , \lmi.CIAddr_I_R_7 , \lmi.CIAddr_I_R_6 , \lmi.CIAddr_I_R_5 , \lmi.CIAddr_I_R_4 , \lmi.CIAddr_I_R_3 , \lmi.CIAddr_I_R_2 , \lmi.CIAddr_I_R_1 , \lmi.CIAddr_I_R_0  } : { INXTADDRI_31, INXTADDRI_30, INXTADDRI_29, INXTADDRI_28, INXTADDRI_27, INXTADDRI_26, INXTADDRI_25, INXTADDRI_24, INXTADDRI_23, INXTADDRI_22, INXTADDRI_21, INXTADDRI_20, INXTADDRI_19, INXTADDRI_18, INXTADDRI_17, INXTADDRI_16, INXTADDRI_15, INXTADDRI_14, INXTADDRI_13, INXTADDRI_12, INXTADDRI_11, INXTADDRI_10, INXTADDRI_9, INXTADDRI_8, INXTADDRI_7, INXTADDRI_6, INXTADDRI_5, INXTADDRI_4, INXTADDRI_3, INXTADDRI_2, INXTADDRI_1, INXTADDRI_0 };
  assign _325_ = \lmi.RESET_D2_R_N  ? CP0_JCTRLDM_M_R : 1'h0;
  assign _330_ = \lmi.RESET_D2_R_N  ? CP0_IEJORDM_I : 1'h0;
  assign { _281_, _280_, _278_, _277_, _276_, _275_, _274_, _273_, _272_, _271_, _270_, _269_, _267_, _266_, _265_, _264_, _263_, _262_, _261_, _260_, _259_, _258_, _287_, _286_, _285_, _284_, _283_, _282_, _279_, _268_, _257_, _256_ } = \lmi.RESET_D2_R_N  ? { \lmi.CIAddr_I_P_31 , \lmi.CIAddr_I_P_30 , \lmi.CIAddr_I_P_29 , \lmi.CIAddr_I_P_28 , \lmi.CIAddr_I_P_27 , \lmi.CIAddr_I_P_26 , \lmi.CIAddr_I_P_25 , \lmi.CIAddr_I_P_24 , \lmi.CIAddr_I_P_23 , \lmi.CIAddr_I_P_22 , \lmi.CIAddr_I_P_21 , \lmi.CIAddr_I_P_20 , \lmi.CIAddr_I_P_19 , \lmi.CIAddr_I_P_18 , \lmi.CIAddr_I_P_17 , \lmi.CIAddr_I_P_16 , \lmi.CIAddr_I_P_15 , \lmi.CIAddr_I_P_14 , \lmi.CIAddr_I_P_13 , \lmi.CIAddr_I_P_12 , \lmi.CIAddr_I_P_11 , \lmi.CIAddr_I_P_10 , \lmi.CIAddr_I_P_9 , \lmi.CIAddr_I_P_8 , \lmi.CIAddr_I_P_7 , \lmi.CIAddr_I_P_6 , \lmi.CIAddr_I_P_5 , \lmi.CIAddr_I_P_4 , \lmi.CIAddr_I_P_3 , \lmi.CIAddr_I_P_2 , \lmi.CIAddr_I_P_1 , \lmi.CIAddr_I_P_0  } : 32'd0;
  assign { _249_, _248_, _246_, _245_, _244_, _243_, _242_, _241_, _240_, _239_, _238_, _237_, _235_, _234_, _233_, _232_, _231_, _230_, _229_, _228_, _227_, _226_, _255_, _254_, _253_, _252_, _251_, _250_, _247_, _236_, _225_, _224_ } = \lmi.RESET_D2_R_N  ? { \lmi.CIAddr_I_D1_P_31 , \lmi.CIAddr_I_D1_P_30 , \lmi.CIAddr_I_D1_P_29 , \lmi.CIAddr_I_D1_P_28 , \lmi.CIAddr_I_D1_P_27 , \lmi.CIAddr_I_D1_P_26 , \lmi.CIAddr_I_D1_P_25 , \lmi.CIAddr_I_D1_P_24 , \lmi.CIAddr_I_D1_P_23 , \lmi.CIAddr_I_D1_P_22 , \lmi.CIAddr_I_D1_P_21 , \lmi.CIAddr_I_D1_P_20 , \lmi.CIAddr_I_D1_P_19 , \lmi.CIAddr_I_D1_P_18 , \lmi.CIAddr_I_D1_P_17 , \lmi.CIAddr_I_D1_P_16 , \lmi.CIAddr_I_D1_P_15 , \lmi.CIAddr_I_D1_P_14 , \lmi.CIAddr_I_D1_P_13 , \lmi.CIAddr_I_D1_P_12 , \lmi.CIAddr_I_D1_P_11 , \lmi.CIAddr_I_D1_P_10 , \lmi.CIAddr_I_D1_P_9 , \lmi.CIAddr_I_D1_P_8 , \lmi.CIAddr_I_D1_P_7 , \lmi.CIAddr_I_D1_P_6 , \lmi.CIAddr_I_D1_P_5 , \lmi.CIAddr_I_D1_P_4 , \lmi.CIAddr_I_D1_P_3 , \lmi.CIAddr_I_D1_P_2 , \lmi.CIAddr_I_D1_P_1 , \lmi.CIAddr_I_D1_P_0  } : 32'd0;
  assign _288_ = \lmi.RESET_D2_R_N  ? LMI_IstallIF : 1'h0;
  assign _323_ = \lmi.RESET_D2_R_N  ? \lmi.DUnc_W_D1_P  : 1'h0;
  assign { _314_, _313_, _311_, _310_, _309_, _308_, _307_, _306_, _305_, _304_, _303_, _302_, _300_, _299_, _298_, _297_, _296_, _295_, _294_, _293_, _292_, _291_, _320_, _319_, _318_, _317_, _316_, _315_, _312_, _301_, _290_, _289_ } = \lmi.RESET_D2_R_N  ? { \lmi.DAddr_W_D1_P_31 , \lmi.DAddr_W_D1_P_30 , \lmi.DAddr_W_D1_P_29 , \lmi.DAddr_W_D1_P_28 , \lmi.DAddr_W_D1_P_27 , \lmi.DAddr_W_D1_P_26 , \lmi.DAddr_W_D1_P_25 , \lmi.DAddr_W_D1_P_24 , \lmi.DAddr_W_D1_P_23 , \lmi.DAddr_W_D1_P_22 , \lmi.DAddr_W_D1_P_21 , \lmi.DAddr_W_D1_P_20 , \lmi.DAddr_W_D1_P_19 , \lmi.DAddr_W_D1_P_18 , \lmi.DAddr_W_D1_P_17 , \lmi.DAddr_W_D1_P_16 , \lmi.DAddr_W_D1_P_15 , \lmi.DAddr_W_D1_P_14 , \lmi.DAddr_W_D1_P_13 , \lmi.DAddr_W_D1_P_12 , \lmi.DAddr_W_D1_P_11 , \lmi.DAddr_W_D1_P_10 , \lmi.DAddr_W_D1_P_9 , \lmi.DAddr_W_D1_P_8 , \lmi.DAddr_W_D1_P_7 , \lmi.DAddr_W_D1_P_6 , \lmi.DAddr_W_D1_P_5 , \lmi.DAddr_W_D1_P_4 , \lmi.DAddr_W_D1_P_3 , \lmi.DAddr_W_D1_P_2 , \lmi.DAddr_W_D1_P_1 , \lmi.DAddr_W_D1_P_0  } : 32'd0;
  assign _220_ = \lmi.RESET_D2_R_N  ? \lmi.CDUnc_M_D1_P  : 1'h0;
  assign { _201_, _200_, _198_, _197_, _196_, _195_, _194_, _193_, _192_, _191_, _190_, _189_, _187_, _186_, _185_, _184_, _183_, _182_, _181_, _180_, _179_, _178_, _207_, _206_, _205_, _204_, _203_, _202_, _199_, _188_, _177_, _176_ } = \lmi.RESET_D2_R_N  ? { CBUS_DADDR_E1_31, CBUS_DADDR_E1_30, CBUS_DADDR_E1_29, CBUS_DADDR_E1_28, CBUS_DADDR_E1_27, CBUS_DADDR_E1_26, CBUS_DADDR_E1_25, CBUS_DADDR_E1_24, CBUS_DADDR_E1_23, CBUS_DADDR_E1_22, CBUS_DADDR_E1_21, CBUS_DADDR_E1_20, CBUS_DADDR_E1_19, CBUS_DADDR_E1_18, CBUS_DADDR_E1_17, CBUS_DADDR_E1_16, CBUS_DADDR_E1_15, CBUS_DADDR_E1_14, CBUS_DADDR_E1_13, CBUS_DADDR_E1_12, CBUS_DADDR_E1_11, CBUS_DADDR_E1_10, CBUS_DADDR_E1_9, CBUS_DADDR_E1_8, CBUS_DADDR_E1_7, CBUS_DADDR_E1_6, CBUS_DADDR_E1_5, CBUS_DADDR_E1_4, CBUS_DADDR_E1_3, CBUS_DADDR_E1_2, CBUS_DADDR_E1_1, CBUS_DADDR_E1_0 } : 32'd0;
  assign _219_ = \lmi.RESET_D2_R_N  ? \lmi.CDSign_M_D1_P  : 1'h0;
  assign { _215_, _214_, _213_, _212_ } = \lmi.RESET_D2_R_N  ? { \lmi.CDBe_M_D1_P_3 , \lmi.CDBe_M_D1_P_2 , \lmi.CDBe_M_D1_P_1 , \lmi.CDBe_M_D1_P_0  } : 4'h0;
  assign _222_ = \lmi.RESET_D2_R_N  ? \lmi.CDWrite_M_D1_P  : 1'h0;
  assign _217_ = \lmi.RESET_D2_R_N  ? \lmi.CDRead_M_D1_P  : 1'h0;
  assign _321_ = \lmi.RESET_D2_R_N  ? LMI_DCSTWBUS : 1'h0;
  assign _324_ = \lmi.RESET_D2_R_N  ? LMI_DAckW : 1'h0;
  assign _322_ = \lmi.RESET_D2_R_N  ? LMI_DAckR : 1'h0;
  assign { _336_, _335_, _334_, _333_, _344_, _343_, _342_, _341_, _340_, _339_, _338_, _337_, _332_, _331_ } = \lmi.RESET_D2_R_N  ? { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 } : 14'h0000;
  assign _223_ = \lmi.RESET_D2_R_N  ? LMI_Exception : 1'h0;
  assign _218_ = \lmi.RESET_D2_R_N  ? LMI_DSX : 1'h0;
  assign { _211_, _210_, _209_, _208_ } = \lmi.RESET_D2_R_N  ? { LMI_DBE_3, LMI_DBE_2, LMI_DBE_1, LMI_DBE_0 } : 4'h0;
  assign _221_ = \lmi.RESET_D2_R_N  ? LMI_DwriteEX : 1'h0;
  assign _216_ = \lmi.RESET_D2_R_N  ? LMI_DreadEX : 1'h0;
  assign { _169_, _168_, _166_, _165_, _164_, _163_, _162_, _161_, _160_, _159_, _158_, _157_, _155_, _154_, _153_, _152_, _151_, _150_, _149_, _148_, _147_, _146_, _175_, _174_, _173_, _172_, _171_, _170_, _167_, _156_, _145_, _144_ } = \lmi.RESET_D2_R_N  ? { DNXTADDRI_31, DNXTADDRI_30, DNXTADDRI_29, DNXTADDRI_28, DNXTADDRI_27, DNXTADDRI_26, DNXTADDRI_25, DNXTADDRI_24, DNXTADDRI_23, DNXTADDRI_22, DNXTADDRI_21, DNXTADDRI_20, DNXTADDRI_19, DNXTADDRI_18, DNXTADDRI_17, DNXTADDRI_16, DNXTADDRI_15, DNXTADDRI_14, DNXTADDRI_13, DNXTADDRI_12, DNXTADDRI_11, DNXTADDRI_10, DNXTADDRI_9, DNXTADDRI_8, DNXTADDRI_7, DNXTADDRI_6, DNXTADDRI_5, DNXTADDRI_4, DNXTADDRI_3, DNXTADDRI_2, DNXTADDRI_1, DNXTADDRI_0 } : 32'd0;
  assign _329_ = \lmi.RESET_D2_R_N  ? \lmi.INIT_D3_R  : 1'h1;
  assign _328_ = \lmi.RESET_D2_R_N  ? \lmi.INIT_D2_R  : 1'h1;
  assign _327_ = \lmi.RESET_D2_R_N  ? \lmi.INIT_D1_R  : 1'h1;
  assign _326_ = \lmi.RESET_D2_R_N  ? 1'h0 : 1'h1;
  assign \lmi.anyIBusy_D1  = | { \lmi.X_HALT_D1_R_13 , \lmi.X_HALT_D1_R_12 , \lmi.X_HALT_D1_R_11 , \lmi.X_HALT_D1_R_10 , \lmi.X_HALT_D1_R_9 , \lmi.X_HALT_D1_R_8 , \lmi.X_HALT_D1_R_7 , \lmi.X_HALT_D1_R_6 , \lmi.X_HALT_D1_R_5 , \lmi.X_HALT_D1_R_4 , \lmi.X_HALT_D1_R_3 , \lmi.X_HALT_D1_R_2 , \lmi.X_HALT_D1_R_1 , \lmi.X_HALT_D1_R_0  };
  assign \lmi.anyDBusy_D1  = | { \lmi.X_HALT_D1_R_13 , \lmi.X_HALT_D1_R_12 , \lmi.X_HALT_D1_R_11 , 1'h0, \lmi.X_HALT_D1_R_9 , \lmi.X_HALT_D1_R_8 , \lmi.X_HALT_D1_R_7 , \lmi.X_HALT_D1_R_6 , \lmi.X_HALT_D1_R_5 , \lmi.X_HALT_D1_R_4 , \lmi.X_HALT_D1_R_3 , \lmi.X_HALT_D1_R_2 , \lmi.X_HALT_D1_R_1 , \lmi.X_HALT_D1_R_0  };
  assign PBI_EJHOLD = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  always @(posedge IDCLOCKI)
    SYS_WBEMPTY_W_R <= _103_;
  reg [31:0] _671_;
  always @(posedge IDCLOCKI)
    _671_ <= { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ };
  assign { CBUS_DO_31, CBUS_DO_30, CBUS_DO_29, CBUS_DO_28, CBUS_DO_27, CBUS_DO_26, CBUS_DO_25, CBUS_DO_24, CBUS_DO_23, CBUS_DO_22, CBUS_DO_21, CBUS_DO_20, CBUS_DO_19, CBUS_DO_18, CBUS_DO_17, CBUS_DO_16, CBUS_DO_15, CBUS_DO_14, CBUS_DO_13, CBUS_DO_12, CBUS_DO_11, CBUS_DO_10, CBUS_DO_9, CBUS_DO_8, CBUS_DO_7, CBUS_DO_6, CBUS_DO_5, CBUS_DO_4, CBUS_DO_3, CBUS_DO_2, CBUS_DO_1, CBUS_DO_0 } = _671_;
  always @(posedge IDCLOCKI)
    IVALO <= _097_;
  always @(posedge IDCLOCKI)
    DVALO <= _064_;
  reg [31:0] _674_;
  always @(posedge IDCLOCKI)
    _674_ <= { _090_, _089_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _080_, _079_, _078_, _076_, _075_, _074_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _096_, _095_, _094_, _093_, _092_, _091_, _088_, _077_, _066_, _065_ };
  assign { IDATAO_31, IDATAO_30, IDATAO_29, IDATAO_28, IDATAO_27, IDATAO_26, IDATAO_25, IDATAO_24, IDATAO_23, IDATAO_22, IDATAO_21, IDATAO_20, IDATAO_19, IDATAO_18, IDATAO_17, IDATAO_16, IDATAO_15, IDATAO_14, IDATAO_13, IDATAO_12, IDATAO_11, IDATAO_10, IDATAO_9, IDATAO_8, IDATAO_7, IDATAO_6, IDATAO_5, IDATAO_4, IDATAO_3, IDATAO_2, IDATAO_1, IDATAO_0 } = _674_;
  reg [31:0] _675_;
  always @(posedge IDCLOCKI)
    _675_ <= { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ };
  assign { CBUS_SDDATA_D1_R_31, CBUS_SDDATA_D1_R_30, CBUS_SDDATA_D1_R_29, CBUS_SDDATA_D1_R_28, CBUS_SDDATA_D1_R_27, CBUS_SDDATA_D1_R_26, CBUS_SDDATA_D1_R_25, CBUS_SDDATA_D1_R_24, CBUS_SDDATA_D1_R_23, CBUS_SDDATA_D1_R_22, CBUS_SDDATA_D1_R_21, CBUS_SDDATA_D1_R_20, CBUS_SDDATA_D1_R_19, CBUS_SDDATA_D1_R_18, CBUS_SDDATA_D1_R_17, CBUS_SDDATA_D1_R_16, CBUS_SDDATA_D1_R_15, CBUS_SDDATA_D1_R_14, CBUS_SDDATA_D1_R_13, CBUS_SDDATA_D1_R_12, CBUS_SDDATA_D1_R_11, CBUS_SDDATA_D1_R_10, CBUS_SDDATA_D1_R_9, CBUS_SDDATA_D1_R_8, CBUS_SDDATA_D1_R_7, CBUS_SDDATA_D1_R_6, CBUS_SDDATA_D1_R_5, CBUS_SDDATA_D1_R_4, CBUS_SDDATA_D1_R_3, CBUS_SDDATA_D1_R_2, CBUS_SDDATA_D1_R_1, CBUS_SDDATA_D1_R_0 } = _675_;
  reg [1:0] _676_;
  always @(posedge IDCLOCKI)
    _676_ <= { _102_, _101_ };
  assign { DSz_W_D1_R_1, DSz_W_D1_R_0 } = _676_;
  always @(posedge IDCLOCKI)
    DSign_W_D1_R <= _100_;
  reg [1:0] _678_;
  always @(posedge IDCLOCKI)
    _678_ <= { _099_, _098_ };
  assign { DOffset_W_D1_R_1, DOffset_W_D1_R_0 } = _678_;
  always @(posedge IDCLOCKI)
    RESET_X_R_N <= RESET_D1_R_N;
  assign { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ } = RESET_D2_R_N ? { CBUS_SDDATA_31, CBUS_SDDATA_30, CBUS_SDDATA_29, CBUS_SDDATA_28, CBUS_SDDATA_27, CBUS_SDDATA_26, CBUS_SDDATA_25, CBUS_SDDATA_24, CBUS_SDDATA_23, CBUS_SDDATA_22, CBUS_SDDATA_21, CBUS_SDDATA_20, CBUS_SDDATA_19, CBUS_SDDATA_18, CBUS_SDDATA_17, CBUS_SDDATA_16, CBUS_SDDATA_15, CBUS_SDDATA_14, CBUS_SDDATA_13, CBUS_SDDATA_12, CBUS_SDDATA_11, CBUS_SDDATA_10, CBUS_SDDATA_9, CBUS_SDDATA_8, CBUS_SDDATA_7, CBUS_SDDATA_6, CBUS_SDDATA_5, CBUS_SDDATA_4, CBUS_SDDATA_3, CBUS_SDDATA_2, CBUS_SDDATA_1, CBUS_SDDATA_0 } : 32'd0;
  assign { _090_, _089_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _080_, _079_, _078_, _076_, _075_, _074_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _096_, _095_, _094_, _093_, _092_, _091_, _088_, _077_, _066_, _065_ } = RESET_D2_R_N ? { CBUS_SIDATA_31, CBUS_SIDATA_30, CBUS_SIDATA_29, CBUS_SIDATA_28, CBUS_SIDATA_27, CBUS_SIDATA_26, CBUS_SIDATA_25, CBUS_SIDATA_24, CBUS_SIDATA_23, CBUS_SIDATA_22, CBUS_SIDATA_21, CBUS_SIDATA_20, CBUS_SIDATA_19, CBUS_SIDATA_18, CBUS_SIDATA_17, CBUS_SIDATA_16, CBUS_SIDATA_15, CBUS_SIDATA_14, CBUS_SIDATA_13, CBUS_SIDATA_12, CBUS_SIDATA_11, CBUS_SIDATA_10, CBUS_SIDATA_9, CBUS_SIDATA_8, CBUS_SIDATA_7, CBUS_SIDATA_6, CBUS_SIDATA_5, CBUS_SIDATA_4, CBUS_SIDATA_3, CBUS_SIDATA_2, CBUS_SIDATA_1, CBUS_SIDATA_0 } : 32'd0;
  assign _064_ = RESET_D2_R_N ? CBUS_SDVAL : 1'h0;
  assign _097_ = RESET_D2_R_N ? CBUS_SIVAL : 1'h0;
  assign _103_ = RESET_D2_R_N ? CBUS_SWBEMPTY : 1'h0;
  assign { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ } = RESET_D2_R_N ? { DDATAI_31, DDATAI_30, DDATAI_29, DDATAI_28, DDATAI_27, DDATAI_26, DDATAI_25, DDATAI_24, DDATAI_23, DDATAI_22, DDATAI_21, DDATAI_20, DDATAI_19, DDATAI_18, DDATAI_17, DDATAI_16, DDATAI_15, DDATAI_14, DDATAI_13, DDATAI_12, DDATAI_11, DDATAI_10, DDATAI_9, DDATAI_8, DDATAI_7, DDATAI_6, DDATAI_5, DDATAI_4, DDATAI_3, DDATAI_2, DDATAI_1, DDATAI_0 } : 32'd0;
  assign { _453_, _452_ } = CBUS_DREQ ? { CBUS_DADDR_1, CBUS_DADDR_0 } : { DOffset_W_D1_R_1, DOffset_W_D1_R_0 };
  assign { _099_, _098_ } = RESET_D2_R_N ? { _453_, _452_ } : 2'h0;
  assign _454_ = CBUS_DREQ ? CBUS_DSIGN : DSign_W_D1_R;
  assign _100_ = RESET_D2_R_N ? _454_ : 1'h0;
  assign { _456_, _455_ } = CBUS_DREQ ? { CBUS_DSZ_1, CBUS_DSZ_0 } : { DSz_W_D1_R_1, DSz_W_D1_R_0 };
  assign { _102_, _101_ } = RESET_D2_R_N ? { _456_, _455_ } : 2'h0;
  assign _371_ = CBUS_DADDR_4;
  assign _372_ = CBUS_DADDR_5;
  assign _373_ = CBUS_DADDR_6;
  assign _374_ = CBUS_DADDR_7;
  assign _375_ = CBUS_DADDR_8;
  assign _376_ = CBUS_DADDR_9;
  assign _347_ = CBUS_DADDR_10;
  assign _348_ = CBUS_DADDR_11;
  assign _349_ = CBUS_DADDR_12;
  assign _350_ = CBUS_DADDR_13;
  assign _351_ = CBUS_DADDR_14;
  assign _352_ = CBUS_DADDR_15;
  assign _353_ = CBUS_DADDR_16;
  assign _354_ = CBUS_DADDR_17;
  assign _355_ = CBUS_DADDR_18;
  assign _356_ = CBUS_DADDR_19;
  assign _358_ = CBUS_DADDR_20;
  assign _359_ = CBUS_DADDR_21;
  assign _360_ = CBUS_DADDR_22;
  assign _361_ = CBUS_DADDR_23;
  assign _362_ = CBUS_DADDR_24;
  assign _363_ = CBUS_DADDR_25;
  assign _364_ = CBUS_DADDR_26;
  assign _365_ = CBUS_DADDR_27;
  assign _366_ = CBUS_DADDR_28;
  assign _367_ = CBUS_DADDR_29;
  assign _369_ = CBUS_DADDR_30;
  assign _370_ = CBUS_DADDR_31;
  assign PBI_EJJPTHOLD = X_HALT_R_9;
  assign DDATAO_0 = \align.DB0_0 ;
  assign DDATAO_1 = \align.DB0_1 ;
  assign DDATAO_2 = \align.DB0_2 ;
  assign DDATAO_3 = \align.DB0_3 ;
  assign DDATAO_4 = \align.DB0_4 ;
  assign DDATAO_5 = \align.DB0_5 ;
  assign DDATAO_6 = \align.DB0_6 ;
  assign DDATAO_7 = \align.DB0_7 ;
  assign DDATAO_8 = \align.DB1_0 ;
  assign DDATAO_9 = \align.DB1_1 ;
  assign DDATAO_10 = \align.DB1_2 ;
  assign DDATAO_11 = \align.DB1_3 ;
  assign DDATAO_12 = \align.DB1_4 ;
  assign DDATAO_13 = \align.DB1_5 ;
  assign DDATAO_14 = \align.DB1_6 ;
  assign DDATAO_15 = \align.DB1_7 ;
  assign DDATAO_16 = \align.DA2_0 ;
  assign DDATAO_17 = \align.DA2_1 ;
  assign DDATAO_18 = \align.DA2_2 ;
  assign DDATAO_19 = \align.DA2_3 ;
  assign DDATAO_20 = \align.DA2_4 ;
  assign DDATAO_21 = \align.DA2_5 ;
  assign DDATAO_22 = \align.DA2_6 ;
  assign DDATAO_23 = \align.DA2_7 ;
  assign DDATAO_24 = \align.DA3_0 ;
  assign DDATAO_25 = \align.DA3_1 ;
  assign DDATAO_26 = \align.DA3_2 ;
  assign DDATAO_27 = \align.DA3_3 ;
  assign DDATAO_28 = \align.DA3_4 ;
  assign DDATAO_29 = \align.DA3_5 ;
  assign DDATAO_30 = \align.DA3_6 ;
  assign DDATAO_31 = \align.DA3_7 ;
  assign CBUS_IADDR_0 = \lmi.CIAddr_I_D1_R_0 ;
  assign CBUS_IADDR_1 = \lmi.CIAddr_I_D1_R_1 ;
  assign CBUS_IADDR_4 = \lmi.CIAddr_I_D1_R_4 ;
  assign CBUS_IADDR_5 = \lmi.CIAddr_I_D1_R_5 ;
  assign CBUS_IADDR_6 = \lmi.CIAddr_I_D1_R_6 ;
  assign CBUS_IADDR_7 = \lmi.CIAddr_I_D1_R_7 ;
  assign CBUS_IADDR_8 = \lmi.CIAddr_I_D1_R_8 ;
  assign CBUS_IADDR_9 = \lmi.CIAddr_I_D1_R_9 ;
  assign CBUS_IADDR_10 = \lmi.CIAddr_I_D1_R_10 ;
  assign CBUS_IADDR_11 = \lmi.CIAddr_I_D1_R_11 ;
  assign CBUS_IADDR_12 = \lmi.CIAddr_I_D1_R_12 ;
  assign CBUS_IADDR_13 = \lmi.CIAddr_I_D1_R_13 ;
  assign CBUS_IADDR_14 = \lmi.CIAddr_I_D1_R_14 ;
  assign CBUS_IADDR_15 = \lmi.CIAddr_I_D1_R_15 ;
  assign CBUS_IADDR_16 = \lmi.CIAddr_I_D1_R_16 ;
  assign CBUS_IADDR_17 = \lmi.CIAddr_I_D1_R_17 ;
  assign CBUS_IADDR_18 = \lmi.CIAddr_I_D1_R_18 ;
  assign CBUS_IADDR_19 = \lmi.CIAddr_I_D1_R_19 ;
  assign CBUS_IADDR_20 = \lmi.CIAddr_I_D1_R_20 ;
  assign CBUS_IADDR_21 = \lmi.CIAddr_I_D1_R_21 ;
  assign CBUS_IADDR_22 = \lmi.CIAddr_I_D1_R_22 ;
  assign CBUS_IADDR_23 = \lmi.CIAddr_I_D1_R_23 ;
  assign CBUS_IADDR_24 = \lmi.CIAddr_I_D1_R_24 ;
  assign CBUS_IADDR_25 = \lmi.CIAddr_I_D1_R_25 ;
  assign CBUS_IADDR_26 = \lmi.CIAddr_I_D1_R_26 ;
  assign CBUS_IADDR_27 = \lmi.CIAddr_I_D1_R_27 ;
  assign CBUS_IADDR_28 = \lmi.CIAddr_I_D1_R_28 ;
endmodule
