DM.v,verilog,xil_defaultlib,../../../../SingleCycleCPU.gen/sources_1/ip/DM/sim/DM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
