$date
	Tue Aug 11 15:21:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module simSemantics_tb $end
$var wire 4 ! y [3:0] $end
$var reg 4 " i [3:0] $end
$scope module uut $end
$var wire 4 # i [3:0] $end
$var wire 4 $ w1 [3:0] $end
$var wire 4 % w2 [3:0] $end
$var wire 4 & w3 [3:0] $end
$var wire 4 ' w4 [3:0] $end
$var wire 4 ( y [3:0] $end
$var reg 4 ) sb [3:0] $end
$var reg 4 * sc [3:0] $end
$var reg 4 + sd [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 +
b1 *
b0 )
b10 (
b1 '
b0 &
b0 %
bx $
bx #
bx "
b10 !
$end
#10
b100 !
b100 (
b100 +
b1 &
b1 %
b1 )
b11 '
b11 *
b1 $
b1 "
b1 #
#100
b110 !
b110 (
b110 +
b10 &
b10 %
b10 )
b101 '
b101 *
b10 $
b10 "
b10 #
#200
b1000 !
b1000 (
b1000 +
b11 &
b11 %
b11 )
b111 '
b111 *
b11 $
b11 "
b11 #
#300
