# This is the template file for creating symbols with tragesym						
# every line starting with '#' is a comment line.						
# save it as text file with tab separated cells and start tragesym						
						
[options]						
# wordswap swaps labels if the pin is on the right side an looks like this:						
"#   ""PB1 (CLK)"". That's useful for micro controller port labels"						
# rotate_labels rotates the pintext of top and bottom pins						
#   this is useful for large symbols like FPGAs with more than 100 pins						
# sort_labels will sort the pins by it's labels						
#   useful for address ports, busses, ...						
wordswap	yes					
rotate_labels	no					
sort_labels	no					
generate_pinseq	no					
sym_width	2400					
pinwidthvertical	400					
pinwidthhorizontal	400					
						
[geda_attr]						
# name will be printed in the top of the symbol				D		
# if you have a device with slots, you'll have to use slot= and slotdef=						
# use comment= if there are special information you want to add						
version	20060113 1					
name						
device						
refdes	U?					
footprint						
description						
documentation						
author						
numslots	0					
dist-license						
use-license						
#slot	1					
#slotdef	1:					
#slotdef	2:					
#slotdef	3:					
#slotdef	4:					
#comment						
#comment						
#comment						
						
[pins]						
# tabseparated list of pin descriptions						
#						
# pinnr is the physical number of the pin						
# seq is the pinseq= attribute, leave it blank if it doesn't matter						
# type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)						
# style can be (line,dot,clk,dotclk,none). none if only want to add a net						
# posit. can be (l,r,t,b) or empty for nets						
# net specifies the name of the net. Vcc or GND for example.						
# label represents the pinlabel.						
#	"negation lines can be added with ""\_"" example: \_enable\_ "					
#	"if you want to write a ""\"" use ""\\"" as escape sequence"					
#						
#pinnr	seq	type	style	posit.	net	label
1	1	pas	line	l	1	DGND
2	2	pas	line	r	2	DGND
3	3	pas	line	l	3	GPIO_38
4	4	pas	line	r	4	GPIO_39
5	5	pas	line	l	5	GPIO_34
6	6	pas	line	r	6	GPIO_35
7	7	pas	line	l	7	GPIO_66
8	8	pas	line	r	8	GPIO_67
9	9	pas	line	l	9	GPIO_69
10	10	pas	dot	r	10	GPIO_68
11	11	pas	line	l	11	GPIO_45
12	12	pas	line	r	12	GPIO_44
13	13	pas	line	l	13	GPIO_23
14	14	pas	line	r	14	GPIO_26
15	15	pas	line	l	15	GPIO_47
16	16	pas	line	r	16	GPIO_46
17	17	pas	line	l	17	GPIO_27
18	18	pas	line	r	18	GPIO_65
19	19	pas	line	l	19	GPIO_22
20	20	pas	line	r	20	GPIO_63
21	21	pas	line	l	21	GPIO_62
22	22	pas	line	r	22	GPIO_37
23	23	pas	line	l	23	GPIO_36
24	24	pas	line	r	24	GPIO_33
25	25	pas	line	l	25	GPIO_32
26	26	pas	line	r	26	GPIO_61
27	27	pas	line	l	27	GPIO_86
28	28	pas	line	r	28	GPIO_88
29	29	pas	line	l	29	GPIO_87
30	30	pas	line	r	30	GPIO_89
31	31	pas	line	l	31	GPIO_10
32	32	pas	line	r	32	GPIO_11
33	33	pas	line	l	33	GPIO_9
34	34	pas	line	r	34	GPIO_81
35	35	pas	line	l	35	GPIO_8
36	36	pas	line	r	36	GPIO_80
37	37	pas	line	l	37	GPIO_78
38	38	pas	line	r	38	GPIO_79
39	39	pas	line	l	39	GPIO_76
40	40	pas	line	r	40	GPIO_77
41	41	pas	line	l	41	GPIO_74
42	42	pas	line	r	42	GPIO_75
43	43	pas	line	l	43	GPIO_72
44	44	pas	line	r	44	GPIO_73
45	45	pas	line	l	45	GPIO_70
46	46	pas	line	r	46	GPIO_71
