
bldc_sensorless.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  0000096e  00000a02  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000096e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000030  00800104  00800104  00000a06  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a06  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000a38  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000278  00000000  00000000  00000a78  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c99  00000000  00000000  00000cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012c3  00000000  00000000  00002989  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000010da  00000000  00000000  00003c4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000514  00000000  00000000  00004d28  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b42  00000000  00000000  0000523c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000066c  00000000  00000000  00005d7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001d8  00000000  00000000  000063ea  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
   4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
   8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
   c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  18:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  1c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  34:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  38:	0c 94 68 04 	jmp	0x8d0	; 0x8d0 <__vector_14>
  3c:	0c 94 50 04 	jmp	0x8a0	; 0x8a0 <__vector_15>
  40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  50:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  58:	0c 94 cf 01 	jmp	0x39e	; 0x39e <__vector_22>
  5c:	0c 94 91 01 	jmp	0x322	; 0x322 <__vector_23>
  60:	0c 94 6b 01 	jmp	0x2d6	; 0x2d6 <__vector_24>
  64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  68:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  6c:	0c 94 87 00 	jmp	0x10e	; 0x10e <__vector_27>
  70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
  7c:	11 24       	eor	r1, r1
  7e:	1f be       	out	0x3f, r1	; 63
  80:	cf ef       	ldi	r28, 0xFF	; 255
  82:	d8 e0       	ldi	r29, 0x08	; 8
  84:	de bf       	out	0x3e, r29	; 62
  86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
  88:	11 e0       	ldi	r17, 0x01	; 1
  8a:	a0 e0       	ldi	r26, 0x00	; 0
  8c:	b1 e0       	ldi	r27, 0x01	; 1
  8e:	ee e6       	ldi	r30, 0x6E	; 110
  90:	f9 e0       	ldi	r31, 0x09	; 9
  92:	02 c0       	rjmp	.+4      	; 0x98 <__do_copy_data+0x10>
  94:	05 90       	lpm	r0, Z+
  96:	0d 92       	st	X+, r0
  98:	a4 30       	cpi	r26, 0x04	; 4
  9a:	b1 07       	cpc	r27, r17
  9c:	d9 f7       	brne	.-10     	; 0x94 <__do_copy_data+0xc>

0000009e <__do_clear_bss>:
  9e:	21 e0       	ldi	r18, 0x01	; 1
  a0:	a4 e0       	ldi	r26, 0x04	; 4
  a2:	b1 e0       	ldi	r27, 0x01	; 1
  a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
  a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
  a8:	a4 33       	cpi	r26, 0x34	; 52
  aa:	b2 07       	cpc	r27, r18
  ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
  ae:	0e 94 2d 02 	call	0x45a	; 0x45a <main>
  b2:	0c 94 b5 04 	jmp	0x96a	; 0x96a <_exit>

000000b6 <__bad_interrupt>:
  b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <a4910_init>:
	//RESETn (pin PB4): pull high to enable A4910
	//DIAG   (pin PC7): A4910 outputs fault conditions on this line

#include "grBLDC.h"

void a4910_init(void)   { (DDRB |= (1<<DDB4)); } //set A4910 reset pin to output
  ba:	24 9a       	sbi	0x04, 4	; 4
  bc:	08 95       	ret

000000be <a4910_disable>:

//////////////////////////////////////////////////////////////////////////////////////////////////

void a4910_disable(void) { (PORTB &= ~(1<<PORTB4)); } //set RESETn pin low
  be:	2c 98       	cbi	0x05, 4	; 5
  c0:	08 95       	ret

000000c2 <a4910_enable>:
  c2:	2c 9a       	sbi	0x05, 4	; 5
  c4:	08 95       	ret

000000c6 <filteredValue_counts>:

    static uint16_t lastN_samples[NUM_ADC_SAMPLES_TO_AVERAGE] = {0};

    static uint8_t index_latestSample = 0;

    lastN_samples[index_latestSample] = latest10bSample; //store latest sample
  c6:	20 91 24 01 	lds	r18, 0x0124	; 0x800124 <index_latestSample.2068>
  ca:	e2 2f       	mov	r30, r18
  cc:	f0 e0       	ldi	r31, 0x00	; 0
  ce:	ee 0f       	add	r30, r30
  d0:	ff 1f       	adc	r31, r31
  d2:	ec 5f       	subi	r30, 0xFC	; 252
  d4:	fe 4f       	sbci	r31, 0xFE	; 254
  d6:	91 83       	std	Z+1, r25	; 0x01
  d8:	80 83       	st	Z, r24
    if(++index_latestSample == NUM_ADC_SAMPLES_TO_AVERAGE) { index_latestSample = 0; } //circular buffer rollover
  da:	2f 5f       	subi	r18, 0xFF	; 255
  dc:	20 31       	cpi	r18, 0x10	; 16
  de:	19 f0       	breq	.+6      	; 0xe6 <filteredValue_counts+0x20>
  e0:	20 93 24 01 	sts	0x0124, r18	; 0x800124 <index_latestSample.2068>
  e4:	02 c0       	rjmp	.+4      	; 0xea <filteredValue_counts+0x24>
  e6:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <index_latestSample.2068>
  ea:	e4 e0       	ldi	r30, 0x04	; 4
  ec:	f1 e0       	ldi	r31, 0x01	; 1

    uint16_t sumOfArrayElements = 0;
  ee:	80 e0       	ldi	r24, 0x00	; 0
  f0:	90 e0       	ldi	r25, 0x00	; 0

    for(uint8_t ii=0; ii<NUM_ADC_SAMPLES_TO_AVERAGE; ii++) { sumOfArrayElements += lastN_samples[ii]; }
  f2:	21 91       	ld	r18, Z+
  f4:	31 91       	ld	r19, Z+
  f6:	82 0f       	add	r24, r18
  f8:	93 1f       	adc	r25, r19
  fa:	21 e0       	ldi	r18, 0x01	; 1
  fc:	e4 32       	cpi	r30, 0x24	; 36
  fe:	f2 07       	cpc	r31, r18
 100:	c1 f7       	brne	.-16     	; 0xf2 <filteredValue_counts+0x2c>

    return (sumOfArrayElements>>POWER_OF__NUM_ADC_SAMPLES_TO_AVERAGE);
#else
	return latest10bSample;
#endif
}
 102:	24 e0       	ldi	r18, 0x04	; 4
 104:	96 95       	lsr	r25
 106:	87 95       	ror	r24
 108:	2a 95       	dec	r18
 10a:	e1 f7       	brne	.-8      	; 0x104 <filteredValue_counts+0x3e>
 10c:	08 95       	ret

0000010e <__vector_27>:

//Interrupt generated each time ADC conversion finishes
//using an interrupt so we can add other ADC channels later
//with just one channel, we could set the ADC to free running mode (and remove this ISR)
ISR(ADC_vect)
{
 10e:	1f 92       	push	r1
 110:	0f 92       	push	r0
 112:	0f b6       	in	r0, 0x3f	; 63
 114:	0f 92       	push	r0
 116:	11 24       	eor	r1, r1
 118:	2f 93       	push	r18
 11a:	3f 93       	push	r19
 11c:	4f 93       	push	r20
 11e:	5f 93       	push	r21
 120:	6f 93       	push	r22
 122:	7f 93       	push	r23
 124:	8f 93       	push	r24
 126:	9f 93       	push	r25
 128:	af 93       	push	r26
 12a:	bf 93       	push	r27
 12c:	cf 93       	push	r28
 12e:	df 93       	push	r29
 130:	ef 93       	push	r30
 132:	ff 93       	push	r31
  if(ADC_stateMachine == ADC_MEASURING_GOAL_RPM)
 134:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 138:	81 30       	cpi	r24, 0x01	; 1
 13a:	11 f5       	brne	.+68     	; 0x180 <__vector_27+0x72>
  {
	uint16_t adcResult_counts = Adc_get_10_bits_result(); //~520 counts max (grBLDC goalRPM has DIV2 voltage divider LPF)
 13c:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
 140:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 144:	90 e0       	ldi	r25, 0x00	; 0
 146:	98 2f       	mov	r25, r24
 148:	88 27       	eor	r24, r24

	adcResult_counts = filteredValue_counts(adcResult_counts);
 14a:	82 0f       	add	r24, r18
 14c:	91 1d       	adc	r25, r1
 14e:	0e 94 63 00 	call	0xc6	; 0xc6 <filteredValue_counts>

    #define ADC_COUNTS_TO_RPM__GAIN     14
    #define ADC_COUNTS_TO_RPM__OFFSET 1360
    //y=mx+b //see ../Documentation/RPM LUT.ods
	
    uint16_t adcResultScaled_goalRPM = (uint16_t)(ADC_COUNTS_TO_RPM__GAIN * adcResult_counts) + ADC_COUNTS_TO_RPM__OFFSET;
 152:	2e e0       	ldi	r18, 0x0E	; 14
 154:	ac 01       	movw	r20, r24
 156:	24 9f       	mul	r18, r20
 158:	c0 01       	movw	r24, r0
 15a:	25 9f       	mul	r18, r21
 15c:	90 0d       	add	r25, r0
 15e:	11 24       	eor	r1, r1
 160:	ec 01       	movw	r28, r24
 162:	c0 5b       	subi	r28, 0xB0	; 176
 164:	da 4f       	sbci	r29, 0xFA	; 250

	if(adcResultScaled_goalRPM < MIN_ALLOWED_RPM) { a4910_disable(); }
 166:	cc 3d       	cpi	r28, 0xDC	; 220
 168:	55 e0       	ldi	r21, 0x05	; 5
 16a:	d5 07       	cpc	r29, r21
 16c:	18 f4       	brcc	.+6      	; 0x174 <__vector_27+0x66>
 16e:	0e 94 5f 00 	call	0xbe	; 0xbe <a4910_disable>
 172:	02 c0       	rjmp	.+4      	; 0x178 <__vector_27+0x6a>
	else                                          { a4910_enable(); }
 174:	0e 94 61 00 	call	0xc2	; 0xc2 <a4910_enable>

uint16_t adc_goalRPM_get(void) { return goalSpeed_RPM; }

////////////////////////////////////////////////////////////////////////////////////////

void adc_goalRPM_set(uint16_t newRPM) { goalSpeed_RPM = newRPM; }
 178:	d0 93 27 01 	sts	0x0127, r29	; 0x800127 <goalSpeed_RPM+0x1>
 17c:	c0 93 26 01 	sts	0x0126, r28	; 0x800126 <goalSpeed_RPM>
    adc_goalRPM_set(adcResultScaled_goalRPM);
  }

  // else if(ADC_stateMachine == ADC_MEASURING_CURRENT)
  
  ADC_hardwareStatus = ADCFREE;
 180:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <ADC_hardwareStatus>
}
 184:	ff 91       	pop	r31
 186:	ef 91       	pop	r30
 188:	df 91       	pop	r29
 18a:	cf 91       	pop	r28
 18c:	bf 91       	pop	r27
 18e:	af 91       	pop	r26
 190:	9f 91       	pop	r25
 192:	8f 91       	pop	r24
 194:	7f 91       	pop	r23
 196:	6f 91       	pop	r22
 198:	5f 91       	pop	r21
 19a:	4f 91       	pop	r20
 19c:	3f 91       	pop	r19
 19e:	2f 91       	pop	r18
 1a0:	0f 90       	pop	r0
 1a2:	0f be       	out	0x3f, r0	; 63
 1a4:	0f 90       	pop	r0
 1a6:	1f 90       	pop	r1
 1a8:	18 95       	reti

000001aa <adc_init>:

//////////////////////////////////////////////////////////////////////////////////////////////////

void adc_init(void)
{
 1aa:	cf 93       	push	r28
 1ac:	df 93       	push	r29
  //disable digital input circuitry on all pins used as analog inputs.
  //reduces power consumption, particularly when an analog signal is near Vcc/2.
  DIDR1 |= (1<<ADC9D)|(1<<ADC8D); //CUR_C & CUR_B ADC inputs
 1ae:	ef e7       	ldi	r30, 0x7F	; 127
 1b0:	f0 e0       	ldi	r31, 0x00	; 0
 1b2:	80 81       	ld	r24, Z
 1b4:	83 60       	ori	r24, 0x03	; 3
 1b6:	80 83       	st	Z, r24
  DIDR0 |= (1<<ADC6D)|(1<<ADC5D); //CUR_A & goalRPM ADC inputs
 1b8:	ee e7       	ldi	r30, 0x7E	; 126
 1ba:	f0 e0       	ldi	r31, 0x00	; 0
 1bc:	80 81       	ld	r24, Z
 1be:	80 66       	ori	r24, 0x60	; 96
 1c0:	80 83       	st	Z, r24
  //CUR_A   is Pin PB5/ADC6
  //CUR_B   is Pin PC5/ADC9
  //CUR_C   is Pin PC4/ADC8
  //goalRPM is PIN PB2/ADC5

  Adc_enable();
 1c2:	ea e7       	ldi	r30, 0x7A	; 122
 1c4:	f0 e0       	ldi	r31, 0x00	; 0
 1c6:	80 81       	ld	r24, Z
 1c8:	80 68       	ori	r24, 0x80	; 128
 1ca:	80 83       	st	Z, r24
  Adc_set_prescaler(ADC_DIV_CLOCK_BY_4);
 1cc:	80 81       	ld	r24, Z
 1ce:	88 7f       	andi	r24, 0xF8	; 248
 1d0:	80 83       	st	Z, r24
 1d2:	80 81       	ld	r24, Z
 1d4:	82 60       	ori	r24, 0x02	; 2
 1d6:	80 83       	st	Z, r24

  Adc_enable_vcc_vref();
 1d8:	ac e7       	ldi	r26, 0x7C	; 124
 1da:	b0 e0       	ldi	r27, 0x00	; 0
 1dc:	8c 91       	ld	r24, X
 1de:	8f 77       	andi	r24, 0x7F	; 127
 1e0:	8c 93       	st	X, r24
 1e2:	8c 91       	ld	r24, X
 1e4:	80 64       	ori	r24, 0x40	; 64
 1e6:	8c 93       	st	X, r24
  ADCSRB |= (1<<AREFEN); //connect AREF pin to the internal analog reference.
 1e8:	cb e7       	ldi	r28, 0x7B	; 123
 1ea:	d0 e0       	ldi	r29, 0x00	; 0
 1ec:	88 81       	ld	r24, Y
 1ee:	80 62       	ori	r24, 0x20	; 32
 1f0:	88 83       	st	Y, r24
  ADCSRB &= ~(1<<ISRCEN); //disable 100 uA current source on AREF pin.
 1f2:	88 81       	ld	r24, Y
 1f4:	8f 7b       	andi	r24, 0xBF	; 191
 1f6:	88 83       	st	Y, r24

  Adc_select_channel(ADC_INPUT_ADC5);  //goalRPM
 1f8:	8c 91       	ld	r24, X
 1fa:	80 7e       	andi	r24, 0xE0	; 224
 1fc:	85 60       	ori	r24, 0x05	; 5
 1fe:	8c 93       	st	X, r24

  Adc_right_adjust_result(); //0b------xx xxxxxxxx
 200:	8c 91       	ld	r24, X
 202:	8f 7d       	andi	r24, 0xDF	; 223
 204:	8c 93       	st	X, r24
  Adc_enable_high_speed_mode();
 206:	88 81       	ld	r24, Y
 208:	80 68       	ori	r24, 0x80	; 128
 20a:	88 83       	st	Y, r24
  adc_generateInterruptAfterConversion(); 
 20c:	80 81       	ld	r24, Z
 20e:	88 60       	ori	r24, 0x08	; 8
 210:	80 83       	st	Z, r24
}
 212:	df 91       	pop	r29
 214:	cf 91       	pop	r28
 216:	08 95       	ret

00000218 <adc_scheduler>:

//////////////////////////////////////////////////////////////////////////////////////////////////

void adc_scheduler(uint8_t channel)
{ 
  if(ADC_hardwareStatus == ADCFREE)
 218:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <ADC_hardwareStatus>
 21c:	91 11       	cpse	r25, r1
 21e:	12 c0       	rjmp	.+36     	; 0x244 <adc_scheduler+0x2c>
  {
    ADC_hardwareStatus = ADCBUSY;
 220:	91 e0       	ldi	r25, 0x01	; 1
 222:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <ADC_hardwareStatus>

    switch(channel)
 226:	81 30       	cpi	r24, 0x01	; 1
 228:	69 f4       	brne	.+26     	; 0x244 <adc_scheduler+0x2c>
    {
      case ADC_MEASURING_GOAL_RPM:
        Adc_start_conv_channel(ADC_INPUT_ADC5); //configure ADC to measure desired RPM (from grbl)
 22a:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
 22e:	90 7e       	andi	r25, 0xE0	; 224
 230:	95 60       	ori	r25, 0x05	; 5
 232:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
 236:	90 91 7a 00 	lds	r25, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 23a:	90 64       	ori	r25, 0x40	; 64
 23c:	90 93 7a 00 	sts	0x007A, r25	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
        ADC_stateMachine = ADC_MEASURING_GOAL_RPM;
 240:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 244:	08 95       	ret

00000246 <adc_goalRPM_get>:
  }
}

////////////////////////////////////////////////////////////////////////////////////////

uint16_t adc_goalRPM_get(void) { return goalSpeed_RPM; }
 246:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <goalSpeed_RPM>
 24a:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <goalSpeed_RPM+0x1>
 24e:	08 95       	ret

00000250 <adc_goalRPM_set>:

////////////////////////////////////////////////////////////////////////////////////////

void adc_goalRPM_set(uint16_t newRPM) { goalSpeed_RPM = newRPM; }
 250:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <goalSpeed_RPM+0x1>
 254:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <goalSpeed_RPM>
 258:	08 95       	ret

0000025a <unoPinA4_high>:
#include "grBLDC.h"

void unoPinA4_high(void) { SLOWDOWN_DDR |= SLOWDOWN_MASK; SLOWDOWN_PORT |= SLOWDOWN_MASK; }
 25a:	3b 9a       	sbi	0x07, 3	; 7
 25c:	43 9a       	sbi	0x08, 3	; 8
 25e:	08 95       	ret

00000260 <unoPinA2_high>:
void unoPinA2_high(void) {      PD3_DDR |=      PD3_MASK;      PD3_PORT |=      PD3_MASK; }
 260:	53 9a       	sbi	0x0a, 3	; 10
 262:	5b 9a       	sbi	0x0b, 3	; 11
 264:	08 95       	ret

00000266 <unoPinA4_low>:

void unoPinA4_low(void) { SLOWDOWN_PORT &= ~(SLOWDOWN_MASK); }
 266:	43 98       	cbi	0x08, 3	; 8
 268:	08 95       	ret

0000026a <unoPinA2_low>:
 26a:	5b 98       	cbi	0x0b, 3	; 11
 26c:	08 95       	ret

0000026e <hall_init>:

void hall_init(void)
{
  // Use PCINT17 to detect change on H1 (A) sensor
  // Use PCINT18 to detect change on H3 (C) sensor
  PCMSK2 = ( (1<<PCINT17) | (1<<PCINT18) );
 26e:	86 e0       	ldi	r24, 0x06	; 6
 270:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <__TEXT_REGION_LENGTH__+0x7f806c>

  // Use PCINT9 to detect change on H2 (B) sensor
  PCMSK1 = (1<<PCINT9);
 274:	82 e0       	ldi	r24, 0x02	; 2
 276:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f806b>
  
  // Enable pin change interrupts on PCMSK1 & 2
  PCICR |= ( (1<<PCIE1) | (1<<PCIE2) );
 27a:	e8 e6       	ldi	r30, 0x68	; 104
 27c:	f0 e0       	ldi	r31, 0x00	; 0
 27e:	80 81       	ld	r24, Z
 280:	86 60       	ori	r24, 0x06	; 6
 282:	80 83       	st	Z, r24
 284:	08 95       	ret

00000286 <hall_getPosition>:
{
  static uint8_t state_previous = 0;
  static uint8_t numConsecutiveInvalidStates = 0;	
  
  //Build Hall state 0b0000 0BGY (B=BLU, G=GRN, Y=YEL)
  uint8_t state = ( (( (PIND & (1<<PIND1)) >> PIND1) << 2) |  //Hall BLU //MSB
 286:	69 b1       	in	r22, 0x09	; 9
                    (( (PINC & (1<<PINC1)) >> PINC1) << 0) |  //Hall YEL //LSB
 288:	96 b1       	in	r25, 0x06	; 6
                    (( (PIND & (1<<PIND2)) >> PIND2) << 1) ); //Hall GRN
 28a:	89 b1       	in	r24, 0x09	; 9
{
  static uint8_t state_previous = 0;
  static uint8_t numConsecutiveInvalidStates = 0;	
  
  //Build Hall state 0b0000 0BGY (B=BLU, G=GRN, Y=YEL)
  uint8_t state = ( (( (PIND & (1<<PIND1)) >> PIND1) << 2) |  //Hall BLU //MSB
 28c:	61 fb       	bst	r22, 1
 28e:	44 27       	eor	r20, r20
 290:	40 f9       	bld	r20, 0
 292:	50 e0       	ldi	r21, 0x00	; 0
 294:	44 0f       	add	r20, r20
 296:	55 1f       	adc	r21, r21
 298:	44 0f       	add	r20, r20
 29a:	55 1f       	adc	r21, r21
 29c:	82 fb       	bst	r24, 2
 29e:	22 27       	eor	r18, r18
 2a0:	20 f9       	bld	r18, 0
 2a2:	30 e0       	ldi	r19, 0x00	; 0
 2a4:	22 0f       	add	r18, r18
 2a6:	33 1f       	adc	r19, r19
 2a8:	24 2b       	or	r18, r20
 2aa:	96 95       	lsr	r25
 2ac:	91 70       	andi	r25, 0x01	; 1
 2ae:	82 2f       	mov	r24, r18
 2b0:	89 2b       	or	r24, r25
                    (( (PINC & (1<<PINC1)) >> PINC1) << 0) |  //Hall YEL //LSB
                    (( (PIND & (1<<PIND2)) >> PIND2) << 1) ); //Hall GRN

  if( ((state == 0b00000000) || (state == 0b00000111)) && //invalid Hall state (due to H->L or L->H transition)
 2b2:	11 f0       	breq	.+4      	; 0x2b8 <hall_getPosition+0x32>
 2b4:	87 30       	cpi	r24, 0x07	; 7
 2b6:	51 f4       	brne	.+20     	; 0x2cc <hall_getPosition+0x46>
      (numConsecutiveInvalidStates < 10)                ) 
 2b8:	90 91 2a 01 	lds	r25, 0x012A	; 0x80012a <numConsecutiveInvalidStates.2068>
  //Build Hall state 0b0000 0BGY (B=BLU, G=GRN, Y=YEL)
  uint8_t state = ( (( (PIND & (1<<PIND1)) >> PIND1) << 2) |  //Hall BLU //MSB
                    (( (PINC & (1<<PINC1)) >> PINC1) << 0) |  //Hall YEL //LSB
                    (( (PIND & (1<<PIND2)) >> PIND2) << 1) ); //Hall GRN

  if( ((state == 0b00000000) || (state == 0b00000111)) && //invalid Hall state (due to H->L or L->H transition)
 2bc:	9a 30       	cpi	r25, 0x0A	; 10
 2be:	30 f4       	brcc	.+12     	; 0x2cc <hall_getPosition+0x46>
      (numConsecutiveInvalidStates < 10)                ) 
  {
	  //hall states in transition
	  state = state_previous;
 2c0:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <state_previous.2067>
	  numConsecutiveInvalidStates++;
 2c4:	9f 5f       	subi	r25, 0xFF	; 255
 2c6:	90 93 2a 01 	sts	0x012A, r25	; 0x80012a <numConsecutiveInvalidStates.2068>
 2ca:	08 95       	ret
  } 
  else //valid Hall state (or motor is stalled)
  {
	  state_previous = state; //store for next iteration
 2cc:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <state_previous.2067>
	  numConsecutiveInvalidStates = 0;
 2d0:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <numConsecutiveInvalidStates.2068>
  } 
	  
  return state;
}
 2d4:	08 95       	ret

000002d6 <__vector_24>:

////////////////////////////////////////////////////////////////////////////////////////

//Configure interrupt vectors (each time a hall sensor state changes)
ISR( HALL_AC_vect )  //Hall_A & Hall_C share the same interrupt vector byte
{
 2d6:	1f 92       	push	r1
 2d8:	0f 92       	push	r0
 2da:	0f b6       	in	r0, 0x3f	; 63
 2dc:	0f 92       	push	r0
 2de:	11 24       	eor	r1, r1
 2e0:	2f 93       	push	r18
 2e2:	3f 93       	push	r19
 2e4:	4f 93       	push	r20
 2e6:	5f 93       	push	r21
 2e8:	6f 93       	push	r22
 2ea:	7f 93       	push	r23
 2ec:	8f 93       	push	r24
 2ee:	9f 93       	push	r25
 2f0:	af 93       	push	r26
 2f2:	bf 93       	push	r27
 2f4:	ef 93       	push	r30
 2f6:	ff 93       	push	r31
  psc_commutateOutputWaveforms( pid_dutyCycle_get() );
 2f8:	0e 94 8e 02 	call	0x51c	; 0x51c <pid_dutyCycle_get>
 2fc:	0e 94 29 03 	call	0x652	; 0x652 <psc_commutateOutputWaveforms>
}
 300:	ff 91       	pop	r31
 302:	ef 91       	pop	r30
 304:	bf 91       	pop	r27
 306:	af 91       	pop	r26
 308:	9f 91       	pop	r25
 30a:	8f 91       	pop	r24
 30c:	7f 91       	pop	r23
 30e:	6f 91       	pop	r22
 310:	5f 91       	pop	r21
 312:	4f 91       	pop	r20
 314:	3f 91       	pop	r19
 316:	2f 91       	pop	r18
 318:	0f 90       	pop	r0
 31a:	0f be       	out	0x3f, r0	; 63
 31c:	0f 90       	pop	r0
 31e:	1f 90       	pop	r1
 320:	18 95       	reti

00000322 <__vector_23>:

////////////////////////////////////////////////////////////////////////////////////////

ISR( HALL_B_vect )
{
 322:	1f 92       	push	r1
 324:	0f 92       	push	r0
 326:	0f b6       	in	r0, 0x3f	; 63
 328:	0f 92       	push	r0
 32a:	11 24       	eor	r1, r1
 32c:	2f 93       	push	r18
 32e:	3f 93       	push	r19
 330:	4f 93       	push	r20
 332:	5f 93       	push	r21
 334:	6f 93       	push	r22
 336:	7f 93       	push	r23
 338:	8f 93       	push	r24
 33a:	9f 93       	push	r25
 33c:	af 93       	push	r26
 33e:	bf 93       	push	r27
 340:	ef 93       	push	r30
 342:	ff 93       	push	r31
  psc_commutateOutputWaveforms( pid_dutyCycle_get() );
 344:	0e 94 8e 02 	call	0x51c	; 0x51c <pid_dutyCycle_get>
 348:	0e 94 29 03 	call	0x652	; 0x652 <psc_commutateOutputWaveforms>

  uint8_t hallB_state = 0;
  static uint8_t hallB_state_previous = 0;

  //determine hallB state (high or low)
  if (PINC & (1<<PINC1) ) { hallB_state = HALL_B_HIGH; }
 34c:	31 99       	sbic	0x06, 1	; 6
 34e:	02 c0       	rjmp	.+4      	; 0x354 <__vector_23+0x32>
  else                    { hallB_state = HALL_B_LOW;  }
 350:	80 e0       	ldi	r24, 0x00	; 0
 352:	09 c0       	rjmp	.+18     	; 0x366 <__vector_23+0x44>

  if(hallB_state == HALL_B_HIGH)
  {
    if(hallB_state_previous == HALL_B_LOW) 
 354:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <hallB_state_previous.2081>
 358:	81 11       	cpse	r24, r1
 35a:	04 c0       	rjmp	.+8      	; 0x364 <__vector_23+0x42>
    {
      //rising edge just occurred on Hall B
      timing_calculateRPM();
 35c:	0e 94 76 04 	call	0x8ec	; 0x8ec <timing_calculateRPM>
	  pid_dutyCycle_calculate();
 360:	0e 94 94 02 	call	0x528	; 0x528 <pid_dutyCycle_calculate>

  uint8_t hallB_state = 0;
  static uint8_t hallB_state_previous = 0;

  //determine hallB state (high or low)
  if (PINC & (1<<PINC1) ) { hallB_state = HALL_B_HIGH; }
 364:	81 e0       	ldi	r24, 0x01	; 1
      timing_calculateRPM();
	  pid_dutyCycle_calculate();
    }
  }

  hallB_state_previous = hallB_state;
 366:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <hallB_state_previous.2081>
}
 36a:	ff 91       	pop	r31
 36c:	ef 91       	pop	r30
 36e:	bf 91       	pop	r27
 370:	af 91       	pop	r26
 372:	9f 91       	pop	r25
 374:	8f 91       	pop	r24
 376:	7f 91       	pop	r23
 378:	6f 91       	pop	r22
 37a:	5f 91       	pop	r21
 37c:	4f 91       	pop	r20
 37e:	3f 91       	pop	r19
 380:	2f 91       	pop	r18
 382:	0f 90       	pop	r0
 384:	0f be       	out	0x3f, r0	; 63
 386:	0f 90       	pop	r0
 388:	1f 90       	pop	r1
 38a:	18 95       	reti

0000038c <interface_init>:
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void interface_init(void)
{
  // Use PCINT3 to detect change on PB3 (direction pin)
  PCMSK0 = (1<<PCINT3);
 38c:	88 e0       	ldi	r24, 0x08	; 8
 38e:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f806a>
  
  // Enable pin change interrupts on PCMSK0
  PCICR |= (1<<PCIE0);
 392:	e8 e6       	ldi	r30, 0x68	; 104
 394:	f0 e0       	ldi	r31, 0x00	; 0
 396:	80 81       	ld	r24, Z
 398:	81 60       	ori	r24, 0x01	; 1
 39a:	80 83       	st	Z, r24
 39c:	08 95       	ret

0000039e <__vector_22>:
}

/////////////////////////////////////////////////////////////////////////////////////////////////////////

ISR( DIRECTION_PIN_CHANGE_vect )
{
 39e:	1f 92       	push	r1
 3a0:	0f 92       	push	r0
 3a2:	0f b6       	in	r0, 0x3f	; 63
 3a4:	0f 92       	push	r0
 3a6:	11 24       	eor	r1, r1
 3a8:	8f 93       	push	r24
  goalRPM_status = GOALRPM_LPF_CHANGING;
 3aa:	82 e0       	ldi	r24, 0x02	; 2
 3ac:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <goalRPM_status>
}
 3b0:	8f 91       	pop	r24
 3b2:	0f 90       	pop	r0
 3b4:	0f be       	out	0x3f, r0	; 63
 3b6:	0f 90       	pop	r0
 3b8:	1f 90       	pop	r1
 3ba:	18 95       	reti

000003bc <interface_checkForDirectionChange>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

//see if the direction pin has changed
void interface_checkForDirectionChange(void)
{
 3bc:	cf 93       	push	r28
 3be:	df 93       	push	r29
	static uint8_t grblDirection_previous = 2;
	uint8_t grblDirection_now = ((PINB & (1<<PINB3)) >> (PINB3)); //0: CW (M3) //1: CCW (M4)
 3c0:	c3 b1       	in	r28, 0x03	; 3
 3c2:	c3 fb       	bst	r28, 3
 3c4:	cc 27       	eor	r28, r28
 3c6:	c0 f9       	bld	r28, 0
 3c8:	dc 2f       	mov	r29, r28

	if(grblDirection_now != grblDirection_previous)
 3ca:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <grblDirection_previous.2076>
 3ce:	c8 17       	cp	r28, r24
 3d0:	b1 f0       	breq	.+44     	; 0x3fe <interface_checkForDirectionChange+0x42>
	{
		while(timing_measuredRPM_get() > 500) { a4910_disable(); } //coast motor until it slows down enough to change direction
 3d2:	0e 94 89 04 	call	0x912	; 0x912 <timing_measuredRPM_get>
 3d6:	85 3f       	cpi	r24, 0xF5	; 245
 3d8:	91 40       	sbci	r25, 0x01	; 1
 3da:	18 f0       	brcs	.+6      	; 0x3e2 <interface_checkForDirectionChange+0x26>
 3dc:	0e 94 5f 00 	call	0xbe	; 0xbe <a4910_disable>
 3e0:	f8 cf       	rjmp	.-16     	; 0x3d2 <interface_checkForDirectionChange+0x16>

		a4910_enable(); //turn FETs back on
 3e2:	0e 94 61 00 	call	0xc2	; 0xc2 <a4910_enable>

		if(grblDirection_now == 0) { motor_direction_set(MOTOR_CW); }
 3e6:	d1 11       	cpse	r29, r1
 3e8:	02 c0       	rjmp	.+4      	; 0x3ee <interface_checkForDirectionChange+0x32>
 3ea:	82 e0       	ldi	r24, 0x02	; 2
 3ec:	01 c0       	rjmp	.+2      	; 0x3f0 <interface_checkForDirectionChange+0x34>
		else                       { motor_direction_set(MOTOR_CCW); }
 3ee:	81 e0       	ldi	r24, 0x01	; 1
 3f0:	0e 94 85 02 	call	0x50a	; 0x50a <motor_direction_set>
			
		pid_dutyCycle_set(0);
 3f4:	80 e0       	ldi	r24, 0x00	; 0
 3f6:	0e 94 91 02 	call	0x522	; 0x522 <pid_dutyCycle_set>
		//adc_goalRPM_set(0); //don't set this here... ADC isn't sampling goalRPM at this point, so goalRPM will remain 0 until next interrupt occurs (e.g. 'S3000')

		grblDirection_previous = grblDirection_now;
 3fa:	c0 93 01 01 	sts	0x0101, r28	; 0x800101 <grblDirection_previous.2076>
	}
} 
 3fe:	df 91       	pop	r29
 400:	cf 91       	pop	r28
 402:	08 95       	ret

00000404 <interface_handler>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

void interface_handler(void)
{
	if (goalRPM_status == GOALRPM_LPF_CHANGING) //set inside interrupt when grbl direction pin toggles
 404:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <goalRPM_status>
 408:	82 30       	cpi	r24, 0x02	; 2
 40a:	c9 f4       	brne	.+50     	; 0x43e <interface_handler+0x3a>
	{
		adc_scheduler(ADC_MEASURING_GOAL_RPM);
 40c:	81 e0       	ldi	r24, 0x01	; 1
 40e:	0e 94 0c 01 	call	0x218	; 0x218 <adc_scheduler>
		
		motor_stop();  //prevent motion while requested speed is changing
 412:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <motor_stop>
		#define GOALRPM_LPF_SETTLING_TIME_us 40000 //lowpass filter settles in 30 ms... wait at least this long
		#define NUM_ITERATIONS_FOR_LPF_TO_SETTLE (GOALRPM_LPF_SETTLING_TIME_us / CONTROL_LOOP_PERIOD_us) //division handled by pre-processor

		static uint16_t iterationCount = 0;

		if(++iterationCount > NUM_ITERATIONS_FOR_LPF_TO_SETTLE)
 416:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <iterationCount.2084>
 41a:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <iterationCount.2084+0x1>
 41e:	01 96       	adiw	r24, 0x01	; 1
 420:	90 93 2c 01 	sts	0x012C, r25	; 0x80012c <iterationCount.2084+0x1>
 424:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <iterationCount.2084>
 428:	83 3e       	cpi	r24, 0xE3	; 227
 42a:	94 40       	sbci	r25, 0x04	; 4
 42c:	a8 f0       	brcs	.+42     	; 0x458 <interface_handler+0x54>
		{
			goalRPM_status = GOALRPM_LPF_SETTLED;
 42e:	81 e0       	ldi	r24, 0x01	; 1
 430:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <goalRPM_status>
			iterationCount = 0;
 434:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <iterationCount.2084+0x1>
 438:	10 92 2b 01 	sts	0x012B, r1	; 0x80012b <iterationCount.2084>
 43c:	08 95       	ret
		}
	}
	else
	{
		interface_checkForDirectionChange(); //We don't want to do this when grbl is toggling direction pin (to generate interrupt)
 43e:	0e 94 de 01 	call	0x3bc	; 0x3bc <interface_checkForDirectionChange>
	
		if( (motor_state_get() == STOPPED) && (adc_goalRPM_get() > MIN_ALLOWED_RPM) ) { motor_run(); }
 442:	0e 94 67 02 	call	0x4ce	; 0x4ce <motor_state_get>
 446:	81 11       	cpse	r24, r1
 448:	07 c0       	rjmp	.+14     	; 0x458 <interface_handler+0x54>
 44a:	0e 94 23 01 	call	0x246	; 0x246 <adc_goalRPM_get>
 44e:	8d 3d       	cpi	r24, 0xDD	; 221
 450:	95 40       	sbci	r25, 0x05	; 5
 452:	10 f0       	brcs	.+4      	; 0x458 <interface_handler+0x54>
 454:	0c 94 7e 02 	jmp	0x4fc	; 0x4fc <motor_run>
 458:	08 95       	ret

0000045a <main>:
#include "grBLDC.h"

int main(void)
{
  psc_init();
 45a:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <psc_init>
  adc_init();
 45e:	0e 94 d5 00 	call	0x1aa	; 0x1aa <adc_init>
  motor_init();
 462:	0e 94 74 02 	call	0x4e8	; 0x4e8 <motor_init>
  hall_init();
 466:	0e 94 37 01 	call	0x26e	; 0x26e <hall_init>
  a4910_init(); //configure pin to digital output
 46a:	0e 94 5d 00 	call	0xba	; 0xba <a4910_init>
  timing_timer0_init();
 46e:	0e 94 47 04 	call	0x88e	; 0x88e <timing_timer0_init>
  timing_timer1_init();
 472:	0e 94 5f 04 	call	0x8be	; 0x8be <timing_timer1_init>
  interface_init();
 476:	0e 94 c6 01 	call	0x38c	; 0x38c <interface_init>

  Start_pll_64_mega(); // Start the 64 MHz PLL
 47a:	86 e0       	ldi	r24, 0x06	; 6
 47c:	89 bd       	out	0x29, r24	; 41
  Wait_pll_ready();
 47e:	09 b4       	in	r0, 0x29	; 41
 480:	00 fe       	sbrs	r0, 0
 482:	fd cf       	rjmp	.-6      	; 0x47e <main+0x24>
  
  a4910_enable(); //enable MOSFET driver
 484:	0e 94 61 00 	call	0xc2	; 0xc2 <a4910_enable>
  //motor_run();

  sei(); //enable interrupts
 488:	78 94       	sei

	unoPinA2_high(); //debug
 48a:	0e 94 30 01 	call	0x260	; 0x260 <unoPinA2_high>
	unoPinA2_low();
 48e:	0e 94 35 01 	call	0x26a	; 0x26a <unoPinA2_low>
	
	unoPinA4_high(); //debug
 492:	0e 94 2d 01 	call	0x25a	; 0x25a <unoPinA4_high>
	unoPinA4_low();
 496:	0e 94 33 01 	call	0x266	; 0x266 <unoPinA4_low>

  while(1)
  {	  	  
    if (timing_runControlLoop_get() == TRUE) //controlled by Timer0 interrupt
 49a:	0e 94 41 04 	call	0x882	; 0x882 <timing_runControlLoop_get>
 49e:	81 30       	cpi	r24, 0x01	; 1
 4a0:	29 f4       	brne	.+10     	; 0x4ac <main+0x52>
    {	
      timing_runControlLoop_set(FALSE); //prevent control loop from running again until next Timer0 interrupt occurs
 4a2:	80 e0       	ldi	r24, 0x00	; 0
 4a4:	0e 94 44 04 	call	0x888	; 0x888 <timing_runControlLoop_set>

      interface_handler();
 4a8:	0e 94 02 02 	call	0x404	; 0x404 <interface_handler>
    }
	
	if((TCNT1 > 65534) && (motor_state_get() == RUNNING) ) //hall event hasn't occurred recently
 4ac:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
 4b0:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
 4b4:	01 96       	adiw	r24, 0x01	; 1
 4b6:	89 f7       	brne	.-30     	; 0x49a <main+0x40>
 4b8:	0e 94 67 02 	call	0x4ce	; 0x4ce <motor_state_get>
 4bc:	81 30       	cpi	r24, 0x01	; 1
 4be:	69 f7       	brne	.-38     	; 0x49a <main+0x40>
	{
		pid_dutyCycle_set(150); //kickstart motor
 4c0:	86 e9       	ldi	r24, 0x96	; 150
 4c2:	0e 94 91 02 	call	0x522	; 0x522 <pid_dutyCycle_set>
		psc_commutateOutputWaveforms(150);
 4c6:	86 e9       	ldi	r24, 0x96	; 150
 4c8:	0e 94 29 03 	call	0x652	; 0x652 <psc_commutateOutputWaveforms>
 4cc:	e6 cf       	rjmp	.-52     	; 0x49a <main+0x40>

000004ce <motor_state_get>:
volatile uint8_t motorStatus = STOPPED;
uint8_t motorDirection = MOTOR_CW;

////////////////////////////////////////////////////////////////////////////////////////

uint8_t motor_state_get(void) { return motorStatus; }
 4ce:	80 91 2d 01 	lds	r24, 0x012D	; 0x80012d <motorStatus>
 4d2:	08 95       	ret

000004d4 <motor_stop>:

////////////////////////////////////////////////////////////////////////////////////////

void motor_stop(void)
{
  motorStatus = STOPPED;
 4d4:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <motorStatus>
  adc_goalRPM_set(0);
 4d8:	80 e0       	ldi	r24, 0x00	; 0
 4da:	90 e0       	ldi	r25, 0x00	; 0
 4dc:	0e 94 28 01 	call	0x250	; 0x250 <adc_goalRPM_set>
  a4910_disable();
 4e0:	0e 94 5f 00 	call	0xbe	; 0xbe <a4910_disable>
  unoPinA2_low();
 4e4:	0c 94 35 01 	jmp	0x26a	; 0x26a <unoPinA2_low>

000004e8 <motor_init>:

////////////////////////////////////////////////////////////////////////////////////////

void motor_init()
{
  motor_stop();
 4e8:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <motor_stop>
  adc_goalRPM_set(0);
 4ec:	80 e0       	ldi	r24, 0x00	; 0
 4ee:	90 e0       	ldi	r25, 0x00	; 0
 4f0:	0e 94 28 01 	call	0x250	; 0x250 <adc_goalRPM_set>
  timing_measuredRPM_set(0);
 4f4:	80 e0       	ldi	r24, 0x00	; 0
 4f6:	90 e0       	ldi	r25, 0x00	; 0
 4f8:	0c 94 8e 04 	jmp	0x91c	; 0x91c <timing_measuredRPM_set>

000004fc <motor_run>:

////////////////////////////////////////////////////////////////////////////////////////

void motor_run(void)
{
  motorStatus = RUNNING;
 4fc:	81 e0       	ldi	r24, 0x01	; 1
 4fe:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <motorStatus>
  a4910_enable();
 502:	0e 94 61 00 	call	0xc2	; 0xc2 <a4910_enable>
  unoPinA2_high();
 506:	0c 94 30 01 	jmp	0x260	; 0x260 <unoPinA2_high>

0000050a <motor_direction_set>:
}

////////////////////////////////////////////////////////////////////////////////////////

void    motor_direction_set(uint8_t direction) { (direction == MOTOR_CCW) ? (motorDirection = MOTOR_CCW) : (motorDirection = MOTOR_CW); }
 50a:	81 30       	cpi	r24, 0x01	; 1
 50c:	09 f0       	breq	.+2      	; 0x510 <motor_direction_set+0x6>
 50e:	82 e0       	ldi	r24, 0x02	; 2
 510:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <motorDirection>
 514:	08 95       	ret

00000516 <motor_direction_get>:
 516:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <motorDirection>
 51a:	08 95       	ret

0000051c <pid_dutyCycle_get>:

  if(speed_derivative >  255) speed_derivative =  255;
  if(speed_derivative < -255) speed_derivative = -255;

  return (SPEED_PID_DIFFERENTIAL_COEF * speed_derivative);
}
 51c:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <dutyPID>
 520:	08 95       	ret

00000522 <pid_dutyCycle_set>:
 522:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <dutyPID>
 526:	08 95       	ret

00000528 <pid_dutyCycle_calculate>:

////////////////////////////////////////////////////////////////////////////////////////

uint8_t pid_dutyCycle_calculate(void)
{
 528:	cf 93       	push	r28
 52a:	df 93       	push	r29
  #ifdef SPINDLE_MODE_CLOSED_LOOP 
    static int16_t summedPID = 0;

    if(adc_goalRPM_get() > MIN_ALLOWED_RPM)
 52c:	0e 94 23 01 	call	0x246	; 0x246 <adc_goalRPM_get>
 530:	8d 3d       	cpi	r24, 0xDD	; 221
 532:	95 40       	sbci	r25, 0x05	; 5
 534:	80 f1       	brcs	.+96     	; 0x596 <pid_dutyCycle_calculate+0x6e>
    { 
      int16_t error_actualMinusGoal_RPM = (int16_t)timing_measuredRPM_get() - (int16_t)adc_goalRPM_get();
 536:	0e 94 89 04 	call	0x912	; 0x912 <timing_measuredRPM_get>
 53a:	ec 01       	movw	r28, r24
 53c:	0e 94 23 01 	call	0x246	; 0x246 <adc_goalRPM_get>

      if(error_actualMinusGoal_RPM > 0) { summedPID--; }
 540:	c8 1b       	sub	r28, r24
 542:	d9 0b       	sbc	r29, r25
 544:	20 91 2e 01 	lds	r18, 0x012E	; 0x80012e <summedPID.2082>
 548:	30 91 2f 01 	lds	r19, 0x012F	; 0x80012f <summedPID.2082+0x1>
 54c:	1c 16       	cp	r1, r28
 54e:	1d 06       	cpc	r1, r29
 550:	1c f4       	brge	.+6      	; 0x558 <pid_dutyCycle_calculate+0x30>
 552:	21 50       	subi	r18, 0x01	; 1
 554:	31 09       	sbc	r19, r1
 556:	02 c0       	rjmp	.+4      	; 0x55c <pid_dutyCycle_calculate+0x34>
      else                              { summedPID++; }
 558:	2f 5f       	subi	r18, 0xFF	; 255
 55a:	3f 4f       	sbci	r19, 0xFF	; 255
 55c:	30 93 2f 01 	sts	0x012F, r19	; 0x80012f <summedPID.2082+0x1>
 560:	20 93 2e 01 	sts	0x012E, r18	; 0x80012e <summedPID.2082>
      // Duty Cycle calculation
      //summedPID = TermPID_proportional + TermPID_integral + TermPID_derivative;
      //summedPID = error_actualRPM_minus_goalRPM;

      // Bound max/min PWM value
      if     ( summedPID > (int16_t)(255) ) { summedPID = 255; }
 564:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <summedPID.2082>
 568:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <summedPID.2082+0x1>
 56c:	8f 3f       	cpi	r24, 0xFF	; 255
 56e:	91 05       	cpc	r25, r1
 570:	21 f0       	breq	.+8      	; 0x57a <pid_dutyCycle_calculate+0x52>
 572:	1c f0       	brlt	.+6      	; 0x57a <pid_dutyCycle_calculate+0x52>
 574:	8f ef       	ldi	r24, 0xFF	; 255
 576:	90 e0       	ldi	r25, 0x00	; 0
 578:	05 c0       	rjmp	.+10     	; 0x584 <pid_dutyCycle_calculate+0x5c>
      else if( summedPID < (int16_t)(125) ) { summedPID = 125; }
 57a:	8d 37       	cpi	r24, 0x7D	; 125
 57c:	91 05       	cpc	r25, r1
 57e:	34 f4       	brge	.+12     	; 0x58c <pid_dutyCycle_calculate+0x64>
 580:	8d e7       	ldi	r24, 0x7D	; 125
 582:	90 e0       	ldi	r25, 0x00	; 0
 584:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <summedPID.2082+0x1>
 588:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <summedPID.2082>
      
      dutyPID = summedPID;
 58c:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <summedPID.2082>
 590:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <dutyPID>
 594:	08 c0       	rjmp	.+16     	; 0x5a6 <pid_dutyCycle_calculate+0x7e>
    }
    else //(adc_goalRPM_get() < MIN_ALLOWED_RPM)
    {
      summedPID = 0;
 596:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <summedPID.2082+0x1>
 59a:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <summedPID.2082>
	  dutyPID = summedPID;
 59e:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <dutyPID>
	  
      motor_stop(); //turn off output stage
 5a2:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <motor_stop>
  #elif defined SPINDLE_MODE_OPEN_LOOP
    dutyPID = OPEN_LOOP_STATIC_PSC_DUTY_CYCLE;
  #endif
	
  return dutyPID;
}
 5a6:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <dutyPID>
 5aa:	df 91       	pop	r29
 5ac:	cf 91       	pop	r28
 5ae:	08 95       	ret

000005b0 <psc_init>:
  // PD0 => UH     PB7 => UL
  // PC0 => VH     PB6 => VL
  // PB0 => WH     PB1 => WL

  // Set MOSFET Drive pins low (soo all FETs are off when set to output in next step)
  PORTB &= ~(1<<PORTB7 | 1<<PORTB6 | 1<<PORTB1 | 1<<PORTB0);
 5b0:	85 b1       	in	r24, 0x05	; 5
 5b2:	8c 73       	andi	r24, 0x3C	; 60
 5b4:	85 b9       	out	0x05, r24	; 5
  PORTC &= ~(1<<PORTC0);
 5b6:	40 98       	cbi	0x08, 0	; 8
  PORTD &= ~(1<<PORTD0);
 5b8:	58 98       	cbi	0x0b, 0	; 11

  // Configure MOSFET pins to output
  DDRB = (1<<DDB7)|(1<<DDB6)|(1<<DDB1)|(1<<DDB0);
 5ba:	83 ec       	ldi	r24, 0xC3	; 195
 5bc:	84 b9       	out	0x04, r24	; 4
  DDRC = (1<<DDC0);
 5be:	81 e0       	ldi	r24, 0x01	; 1
 5c0:	87 b9       	out	0x07, r24	; 7
  DDRD = (1<<DDD0);
 5c2:	8a b9       	out	0x0a, r24	; 10

//used if PSCs are controlling commutation
void psc_connectAllMOSFETs(void)
{
  //POC: PSC output configuration
  POC = ( (1<<POEN0A)|(1<<POEN0B) |  //0:disconnect PSC outputs 0A & 0B from I/O pins //1:connect PSC output
 5c4:	9f e3       	ldi	r25, 0x3F	; 63
 5c6:	90 93 b6 00 	sts	0x00B6, r25	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7f80b6>
   //SA_VAL: When PSC counter is less    than this value, high FET is enabled
   //SB_VAL: When PSC counter is greater than this value, low  FET is enabled
   //The difference between SA and SB sets the dead time between phases 
   //RA_VAL: Not used in centered mode //can be used to synchronize ADC
   //RB_VAL: Not used in centered mode 
   Psc_set_module_A(A_SA_VAL,A_RA_VAL,A_SB_VAL);
 5ca:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7f80a1>
 5ce:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
 5d2:	10 92 a3 00 	sts	0x00A3, r1	; 0x8000a3 <__TEXT_REGION_LENGTH__+0x7f80a3>
 5d6:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7f80a2>
 5da:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7f80a5>
 5de:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7f80a4>
   Psc_set_module_B(B_SA_VAL,B_RA_VAL,B_SB_VAL);
 5e2:	10 92 a7 00 	sts	0x00A7, r1	; 0x8000a7 <__TEXT_REGION_LENGTH__+0x7f80a7>
 5e6:	10 92 a6 00 	sts	0x00A6, r1	; 0x8000a6 <__TEXT_REGION_LENGTH__+0x7f80a6>
 5ea:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7f80a9>
 5ee:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7f80a8>
 5f2:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7f80ab>
 5f6:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7f80aa>
   Psc_set_module_C(C_SA_VAL,C_RA_VAL,C_SB_VAL);
 5fa:	10 92 ad 00 	sts	0x00AD, r1	; 0x8000ad <__TEXT_REGION_LENGTH__+0x7f80ad>
 5fe:	10 92 ac 00 	sts	0x00AC, r1	; 0x8000ac <__TEXT_REGION_LENGTH__+0x7f80ac>
 602:	10 92 af 00 	sts	0x00AF, r1	; 0x8000af <__TEXT_REGION_LENGTH__+0x7f80af>
 606:	80 93 ae 00 	sts	0x00AE, r24	; 0x8000ae <__TEXT_REGION_LENGTH__+0x7f80ae>
 60a:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
 60e:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
   Psc_set_register_RB(RB_VAL); //max value 12b free-running PSC counter counts up to
 612:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
 616:	9e ef       	ldi	r25, 0xFE	; 254
 618:	90 93 b2 00 	sts	0x00B2, r25	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7f80b2>

   Psc_config();
 61c:	94 e1       	ldi	r25, 0x14	; 20
 61e:	90 93 b5 00 	sts	0x00B5, r25	; 0x8000b5 <__TEXT_REGION_LENGTH__+0x7f80b5>

   Psc_config_input_0(PSC_OVERLAP_ENABLE,\
 622:	98 ed       	ldi	r25, 0xD8	; 216
 624:	90 93 b8 00 	sts	0x00B8, r25	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
                      PSC_USE_LOW_LEVEL,\
                      PSC_INPUT_FILTER_ENABLE,\
                      PSC_SYNCHRONOUS_OUTPUT_CONTROL,\
                      PSC_INPUT_NO_ACTION); //PSC input is ignored

   Psc_config_input_1(PSC_OVERLAP_ENABLE,\
 628:	28 ef       	ldi	r18, 0xF8	; 248
 62a:	20 93 b9 00 	sts	0x00B9, r18	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
                      PSC_USE_HIGH_LEVEL,\
                      PSC_INPUT_FILTER_ENABLE,\
                      PSC_SYNCHRONOUS_OUTPUT_CONTROL,\
                      PSC_INPUT_NO_ACTION);

   Psc_config_input_2(PSC_OVERLAP_ENABLE,\
 62e:	90 93 ba 00 	sts	0x00BA, r25	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7f80ba>
                      PSC_USE_LOW_LEVEL,\
                      PSC_INPUT_FILTER_ENABLE,\
                      PSC_SYNCHRONOUS_OUTPUT_CONTROL,\
                      PSC_INPUT_NO_ACTION);

   PIFR = (1<<PEV2)|(1<<PEV1)|(1<<PEV0)|(1<<PEOP); //PSC interrupt flag register
 632:	9f e0       	ldi	r25, 0x0F	; 15
 634:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

   PIM = (0<<PEVE1)|(0<<PEVE1)|(0<<PEVE2)|(0<<PEOPE); //PSC interrupt mask register
 638:	10 92 bb 00 	sts	0x00BB, r1	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
                         //PEVE0 high: when fault occurs on PSC1, generate interrupt //low: no interrupt
                         //PEVE1 high: when fault occurs on PSC1, generate interrupt //low: no interrupt
                         //PEVE2 high: when fault occurs on PSC1, generate interrupt //low: no interrupt
                         //PEOPE high: PSC generates interrupt when end of cycle reached //low: no interrupt

   Psc_run();
 63c:	80 93 b7 00 	sts	0x00B7, r24	; 0x8000b7 <__TEXT_REGION_LENGTH__+0x7f80b7>
 640:	08 95       	ret

00000642 <psc_disconnectAllMOSFETs>:
//////////////////////////////////////////////////////////////////////////////////////////////////

void psc_disconnectAllMOSFETs(void)
{
  //set standard pin outputs low
  PORTB &= ( ~((1<<PORTB7)|(1<<PORTB6)|(1<<PORTB0)|(1<<PORTB1)) ); //Turn off Q2/Q4/Q5/Q6, respectively
 642:	85 b1       	in	r24, 0x05	; 5
 644:	8c 73       	andi	r24, 0x3C	; 60
 646:	85 b9       	out	0x05, r24	; 5
  PORTC &= ( ~(1<<PORTC0) ); //turn off Q3
 648:	40 98       	cbi	0x08, 0	; 8
  PORTD &= ( ~(1<<PORTD0) ); //turn off Q1
 64a:	58 98       	cbi	0x0b, 0	; 11

  //POC: PSC output configuration
  POC = ( (0<<POEN0A)|(0<<POEN0B) |  //0:disconnect PSC outputs 0A & 0B from I/O pins //1:connect PSC output
 64c:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7f80b6>
 650:	08 95       	ret

00000652 <psc_commutateOutputWaveforms>:

//Set the duty cycle values in the PSC according to the value calculate by the regulation loop
  // duty =   0: Duty Cycle   0%
  // duty = 255: Duty Cycle 100%
void psc_commutateOutputWaveforms(uint8_t duty)
{ 
 652:	cf 93       	push	r28
 654:	df 93       	push	r29
 656:	d8 2f       	mov	r29, r24
  if ( motor_state_get() == STOPPED )
 658:	0e 94 67 02 	call	0x4ce	; 0x4ce <motor_state_get>
 65c:	81 11       	cpse	r24, r1
 65e:	28 c0       	rjmp	.+80     	; 0x6b0 <psc_commutateOutputWaveforms+0x5e>
  {
    psc_disconnectAllMOSFETs();
 660:	0e 94 21 03 	call	0x642	; 0x642 <psc_disconnectAllMOSFETs>

    //disable PWM on all FETs
    Psc_set_module_A(0,A_RA_VAL,0);
 664:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7f80a1>
 668:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
 66c:	10 92 a3 00 	sts	0x00A3, r1	; 0x8000a3 <__TEXT_REGION_LENGTH__+0x7f80a3>
 670:	81 e0       	ldi	r24, 0x01	; 1
 672:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7f80a2>
 676:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7f80a5>
 67a:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7f80a4>
    Psc_set_module_B(0,B_RA_VAL,0);
 67e:	10 92 a7 00 	sts	0x00A7, r1	; 0x8000a7 <__TEXT_REGION_LENGTH__+0x7f80a7>
 682:	10 92 a6 00 	sts	0x00A6, r1	; 0x8000a6 <__TEXT_REGION_LENGTH__+0x7f80a6>
 686:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7f80a9>
 68a:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7f80a8>
 68e:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7f80ab>
 692:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7f80aa>
    Psc_set_module_C(0,C_RA_VAL,0);
 696:	10 92 ad 00 	sts	0x00AD, r1	; 0x8000ad <__TEXT_REGION_LENGTH__+0x7f80ad>
 69a:	10 92 ac 00 	sts	0x00AC, r1	; 0x8000ac <__TEXT_REGION_LENGTH__+0x7f80ac>
 69e:	10 92 af 00 	sts	0x00AF, r1	; 0x8000af <__TEXT_REGION_LENGTH__+0x7f80af>
 6a2:	80 93 ae 00 	sts	0x00AE, r24	; 0x8000ae <__TEXT_REGION_LENGTH__+0x7f80ae>
 6a6:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
 6aa:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
 6ae:	e6 c0       	rjmp	.+460    	; 0x87c <__DATA_REGION_LENGTH__+0x7c>

//used if PSCs are controlling commutation
void psc_connectAllMOSFETs(void)
{
  //POC: PSC output configuration
  POC = ( (1<<POEN0A)|(1<<POEN0B) |  //0:disconnect PSC outputs 0A & 0B from I/O pins //1:connect PSC output
 6b0:	8f e3       	ldi	r24, 0x3F	; 63
 6b2:	80 93 b6 00 	sts	0x00B6, r24	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7f80b6>
  }
  else //(motor_state_get() == RUNNING)
  {
    psc_connectAllMOSFETs();
    
    uint8_t hallState = hall_getPosition();
 6b6:	0e 94 43 01 	call	0x286	; 0x286 <hall_getPosition>
 6ba:	c8 2f       	mov	r28, r24

  	//flip hall bits (6->1, 5->2. 4->3, 3->4, 2->5, 1->6)
    if(motor_direction_get() == MOTOR_CCW) { hallState = ((~hallState) & 0b00000111); }
 6bc:	0e 94 8b 02 	call	0x516	; 0x516 <motor_direction_get>
 6c0:	81 30       	cpi	r24, 0x01	; 1
 6c2:	11 f4       	brne	.+4      	; 0x6c8 <psc_commutateOutputWaveforms+0x76>
 6c4:	c0 95       	com	r28
 6c6:	c7 70       	andi	r28, 0x07	; 7

  	Psc_lock();
 6c8:	84 e3       	ldi	r24, 0x34	; 52
 6ca:	80 93 b5 00 	sts	0x00B5, r24	; 0x8000b5 <__TEXT_REGION_LENGTH__+0x7f80b5>

  	//Determine which two PSC outputs will generate PWM waveforms 
  	switch(hallState)
 6ce:	c3 30       	cpi	r28, 0x03	; 3
 6d0:	09 f4       	brne	.+2      	; 0x6d4 <psc_commutateOutputWaveforms+0x82>
 6d2:	64 c0       	rjmp	.+200    	; 0x79c <psc_commutateOutputWaveforms+0x14a>
 6d4:	00 f5       	brcc	.+64     	; 0x716 <psc_commutateOutputWaveforms+0xc4>
 6d6:	c1 30       	cpi	r28, 0x01	; 1
 6d8:	09 f4       	brne	.+2      	; 0x6dc <psc_commutateOutputWaveforms+0x8a>
 6da:	3f c0       	rjmp	.+126    	; 0x75a <psc_commutateOutputWaveforms+0x108>
 6dc:	c2 30       	cpi	r28, 0x02	; 2
 6de:	09 f0       	breq	.+2      	; 0x6e2 <psc_commutateOutputWaveforms+0x90>
 6e0:	c8 c0       	rjmp	.+400    	; 0x872 <__DATA_REGION_LENGTH__+0x72>
  		Psc_set_module_B(0,B_RA_VAL,0);
  		Psc_set_module_C(0,C_RA_VAL,duty); //PWM_Q6 (PSC2B)(PB1)
  		break;

  		case 2: //Set_Q3Q2(); 1A 0B
  		Psc_set_module_A(0,A_RA_VAL,duty); //PWM_Q2 (PSC0B)(PB7)
 6e2:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7f80a1>
 6e6:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
 6ea:	10 92 a3 00 	sts	0x00A3, r1	; 0x8000a3 <__TEXT_REGION_LENGTH__+0x7f80a3>
 6ee:	81 e0       	ldi	r24, 0x01	; 1
 6f0:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7f80a2>
 6f4:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7f80a5>
 6f8:	d0 93 a4 00 	sts	0x00A4, r29	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7f80a4>
  		Psc_set_module_B(duty,B_RA_VAL,0); //PWM_Q3 (PSC1A)(PC0)
 6fc:	10 92 a7 00 	sts	0x00A7, r1	; 0x8000a7 <__TEXT_REGION_LENGTH__+0x7f80a7>
 700:	d0 93 a6 00 	sts	0x00A6, r29	; 0x8000a6 <__TEXT_REGION_LENGTH__+0x7f80a6>
 704:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7f80a9>
 708:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7f80a8>
 70c:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7f80ab>
 710:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7f80aa>
 714:	9c c0       	rjmp	.+312    	; 0x84e <__DATA_REGION_LENGTH__+0x4e>
    if(motor_direction_get() == MOTOR_CCW) { hallState = ((~hallState) & 0b00000111); }

  	Psc_lock();

  	//Determine which two PSC outputs will generate PWM waveforms 
  	switch(hallState)
 716:	c5 30       	cpi	r28, 0x05	; 5
 718:	09 f4       	brne	.+2      	; 0x71c <psc_commutateOutputWaveforms+0xca>
 71a:	80 c0       	rjmp	.+256    	; 0x81c <__DATA_REGION_LENGTH__+0x1c>
 71c:	08 f4       	brcc	.+2      	; 0x720 <psc_commutateOutputWaveforms+0xce>
 71e:	64 c0       	rjmp	.+200    	; 0x7e8 <psc_commutateOutputWaveforms+0x196>
 720:	c6 30       	cpi	r28, 0x06	; 6
 722:	09 f0       	breq	.+2      	; 0x726 <psc_commutateOutputWaveforms+0xd4>
 724:	a6 c0       	rjmp	.+332    	; 0x872 <__DATA_REGION_LENGTH__+0x72>
  		Psc_set_module_B(0,B_RA_VAL,duty); //PWM_Q4 (PSC1B)(PB6)
  		Psc_set_module_C(0,C_RA_VAL,0);
  		break;

  		case 6: //Set_Q5Q2(); 2A 0B
  		Psc_set_module_A(0,A_RA_VAL,duty); //PWM_Q2 (PSC0B)(PB7)
 726:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7f80a1>
 72a:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
 72e:	10 92 a3 00 	sts	0x00A3, r1	; 0x8000a3 <__TEXT_REGION_LENGTH__+0x7f80a3>
 732:	81 e0       	ldi	r24, 0x01	; 1
 734:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7f80a2>
 738:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7f80a5>
 73c:	d0 93 a4 00 	sts	0x00A4, r29	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7f80a4>
  		Psc_set_module_B(0,B_RA_VAL,0);
 740:	10 92 a7 00 	sts	0x00A7, r1	; 0x8000a7 <__TEXT_REGION_LENGTH__+0x7f80a7>
 744:	10 92 a6 00 	sts	0x00A6, r1	; 0x8000a6 <__TEXT_REGION_LENGTH__+0x7f80a6>
 748:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7f80a9>
 74c:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7f80a8>
 750:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7f80ab>
 754:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7f80aa>
 758:	7f c0       	rjmp	.+254    	; 0x858 <__DATA_REGION_LENGTH__+0x58>

  	//Determine which two PSC outputs will generate PWM waveforms 
  	switch(hallState)
  	{
  		case 1:  
  		Psc_set_module_A(duty,A_RA_VAL,0); //PWM_Q1 (PSC0A)(PD0)
 75a:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7f80a1>
 75e:	d0 93 a0 00 	sts	0x00A0, r29	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
 762:	10 92 a3 00 	sts	0x00A3, r1	; 0x8000a3 <__TEXT_REGION_LENGTH__+0x7f80a3>
 766:	c0 93 a2 00 	sts	0x00A2, r28	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7f80a2>
 76a:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7f80a5>
 76e:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7f80a4>
  		Psc_set_module_B(0,B_RA_VAL,0);
 772:	10 92 a7 00 	sts	0x00A7, r1	; 0x8000a7 <__TEXT_REGION_LENGTH__+0x7f80a7>
 776:	10 92 a6 00 	sts	0x00A6, r1	; 0x8000a6 <__TEXT_REGION_LENGTH__+0x7f80a6>
 77a:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7f80a9>
 77e:	c0 93 a8 00 	sts	0x00A8, r28	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7f80a8>
 782:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7f80ab>
 786:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7f80aa>
  		Psc_set_module_C(0,C_RA_VAL,duty); //PWM_Q6 (PSC2B)(PB1)
 78a:	10 92 ad 00 	sts	0x00AD, r1	; 0x8000ad <__TEXT_REGION_LENGTH__+0x7f80ad>
 78e:	10 92 ac 00 	sts	0x00AC, r1	; 0x8000ac <__TEXT_REGION_LENGTH__+0x7f80ac>
 792:	10 92 af 00 	sts	0x00AF, r1	; 0x8000af <__TEXT_REGION_LENGTH__+0x7f80af>
 796:	c0 93 ae 00 	sts	0x00AE, r28	; 0x8000ae <__TEXT_REGION_LENGTH__+0x7f80ae>
 79a:	21 c0       	rjmp	.+66     	; 0x7de <psc_commutateOutputWaveforms+0x18c>
  		Psc_set_module_B(duty,B_RA_VAL,0); //PWM_Q3 (PSC1A)(PC0)
  		Psc_set_module_C(0,C_RA_VAL,0);
  		break;

  		case 3: //Set_Q3Q6(); 1A 2B
  		Psc_set_module_A(0,A_RA_VAL,0);
 79c:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7f80a1>
 7a0:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
 7a4:	10 92 a3 00 	sts	0x00A3, r1	; 0x8000a3 <__TEXT_REGION_LENGTH__+0x7f80a3>
 7a8:	81 e0       	ldi	r24, 0x01	; 1
 7aa:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7f80a2>
 7ae:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7f80a5>
 7b2:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7f80a4>
  		Psc_set_module_B(duty,B_RA_VAL,0); //PWM_Q3 (PSC1A)(PC0)
 7b6:	10 92 a7 00 	sts	0x00A7, r1	; 0x8000a7 <__TEXT_REGION_LENGTH__+0x7f80a7>
 7ba:	d0 93 a6 00 	sts	0x00A6, r29	; 0x8000a6 <__TEXT_REGION_LENGTH__+0x7f80a6>
 7be:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7f80a9>
 7c2:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7f80a8>
 7c6:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7f80ab>
 7ca:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7f80aa>
  		Psc_set_module_C(0,C_RA_VAL,duty); //PWM_Q6 (PSC2B)(PB1)
 7ce:	10 92 ad 00 	sts	0x00AD, r1	; 0x8000ad <__TEXT_REGION_LENGTH__+0x7f80ad>
 7d2:	10 92 ac 00 	sts	0x00AC, r1	; 0x8000ac <__TEXT_REGION_LENGTH__+0x7f80ac>
 7d6:	10 92 af 00 	sts	0x00AF, r1	; 0x8000af <__TEXT_REGION_LENGTH__+0x7f80af>
 7da:	80 93 ae 00 	sts	0x00AE, r24	; 0x8000ae <__TEXT_REGION_LENGTH__+0x7f80ae>
 7de:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
 7e2:	d0 93 b0 00 	sts	0x00B0, r29	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
  		break;
 7e6:	47 c0       	rjmp	.+142    	; 0x876 <__DATA_REGION_LENGTH__+0x76>

  		case 4: //Set_Q5Q4(); 2A 1B
  		Psc_set_module_A(0,A_RA_VAL,0);
 7e8:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7f80a1>
 7ec:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
 7f0:	10 92 a3 00 	sts	0x00A3, r1	; 0x8000a3 <__TEXT_REGION_LENGTH__+0x7f80a3>
 7f4:	81 e0       	ldi	r24, 0x01	; 1
 7f6:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7f80a2>
 7fa:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7f80a5>
 7fe:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7f80a4>
  		Psc_set_module_B(0,B_RA_VAL,duty); //PWM_Q4 (PSC1B)(PB6)
 802:	10 92 a7 00 	sts	0x00A7, r1	; 0x8000a7 <__TEXT_REGION_LENGTH__+0x7f80a7>
 806:	10 92 a6 00 	sts	0x00A6, r1	; 0x8000a6 <__TEXT_REGION_LENGTH__+0x7f80a6>
 80a:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7f80a9>
 80e:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7f80a8>
 812:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7f80ab>
 816:	d0 93 aa 00 	sts	0x00AA, r29	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7f80aa>
 81a:	1e c0       	rjmp	.+60     	; 0x858 <__DATA_REGION_LENGTH__+0x58>
  		Psc_set_module_C(duty,C_RA_VAL,0); //PWM_Q5 (PSC2A)(PB0)
  		break;

  		case 5: //Set_Q1Q4(); 0A 1B
  		Psc_set_module_A(duty,A_RA_VAL,0); //PWM_Q1 (PSC0A)(PD0)
 81c:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7f80a1>
 820:	d0 93 a0 00 	sts	0x00A0, r29	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
 824:	10 92 a3 00 	sts	0x00A3, r1	; 0x8000a3 <__TEXT_REGION_LENGTH__+0x7f80a3>
 828:	81 e0       	ldi	r24, 0x01	; 1
 82a:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7f80a2>
 82e:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7f80a5>
 832:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7f80a4>
  		Psc_set_module_B(0,B_RA_VAL,duty); //PWM_Q4 (PSC1B)(PB6)
 836:	10 92 a7 00 	sts	0x00A7, r1	; 0x8000a7 <__TEXT_REGION_LENGTH__+0x7f80a7>
 83a:	10 92 a6 00 	sts	0x00A6, r1	; 0x8000a6 <__TEXT_REGION_LENGTH__+0x7f80a6>
 83e:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7f80a9>
 842:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7f80a8>
 846:	10 92 ab 00 	sts	0x00AB, r1	; 0x8000ab <__TEXT_REGION_LENGTH__+0x7f80ab>
 84a:	d0 93 aa 00 	sts	0x00AA, r29	; 0x8000aa <__TEXT_REGION_LENGTH__+0x7f80aa>
  		Psc_set_module_C(0,C_RA_VAL,0);
 84e:	10 92 ad 00 	sts	0x00AD, r1	; 0x8000ad <__TEXT_REGION_LENGTH__+0x7f80ad>
 852:	10 92 ac 00 	sts	0x00AC, r1	; 0x8000ac <__TEXT_REGION_LENGTH__+0x7f80ac>
 856:	04 c0       	rjmp	.+8      	; 0x860 <__DATA_REGION_LENGTH__+0x60>
  		break;

  		case 6: //Set_Q5Q2(); 2A 0B
  		Psc_set_module_A(0,A_RA_VAL,duty); //PWM_Q2 (PSC0B)(PB7)
  		Psc_set_module_B(0,B_RA_VAL,0);
  		Psc_set_module_C(duty,C_RA_VAL,0); //PWM_Q5 (PSC2A)(PB0)
 858:	10 92 ad 00 	sts	0x00AD, r1	; 0x8000ad <__TEXT_REGION_LENGTH__+0x7f80ad>
 85c:	d0 93 ac 00 	sts	0x00AC, r29	; 0x8000ac <__TEXT_REGION_LENGTH__+0x7f80ac>
 860:	10 92 af 00 	sts	0x00AF, r1	; 0x8000af <__TEXT_REGION_LENGTH__+0x7f80af>
 864:	80 93 ae 00 	sts	0x00AE, r24	; 0x8000ae <__TEXT_REGION_LENGTH__+0x7f80ae>
 868:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
 86c:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
  		break;
 870:	02 c0       	rjmp	.+4      	; 0x876 <__DATA_REGION_LENGTH__+0x76>
        
  		default: psc_disconnectAllMOSFETs(); break;
 872:	0e 94 21 03 	call	0x642	; 0x642 <psc_disconnectAllMOSFETs>
  	}

    Psc_unlock();
 876:	84 e1       	ldi	r24, 0x14	; 20
 878:	80 93 b5 00 	sts	0x00B5, r24	; 0x8000b5 <__TEXT_REGION_LENGTH__+0x7f80b5>
  }
}
 87c:	df 91       	pop	r29
 87e:	cf 91       	pop	r28
 880:	08 95       	ret

00000882 <timing_runControlLoop_get>:

volatile uint16_t motorRPM_measured = 0;

////////////////////////////////////////////////////////////////////////////////////////

uint8_t timing_runControlLoop_get(void)          { return runControlLoop; }
 882:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <runControlLoop>
 886:	08 95       	ret

00000888 <timing_runControlLoop_set>:
void    timing_runControlLoop_set(uint8_t state) { runControlLoop = state; }
 888:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <runControlLoop>
 88c:	08 95       	ret

0000088e <timing_timer0_init>:
//Configure 8b Timer0 //count up to OCR0A
//interrupt occurs when timer value is OCR0A
//interrupt causes main control loop to execute
void timing_timer0_init(void)
{
  TCCR0A = (1<<WGM01); //set timer mode=CTC, don't connect timer to any output pins
 88e:	82 e0       	ldi	r24, 0x02	; 2
 890:	84 bd       	out	0x24, r24	; 36
  TCCR0B = (1<<CS01)|(1<<CS00); //prescale Timer0 clock to CPU/64 prescaler //MUST also change TIMER0_TICK_PERIOD_us constant!
 892:	93 e0       	ldi	r25, 0x03	; 3
 894:	95 bd       	out	0x25, r25	; 37
  OCR0A  = TIMER0_COUNTS_TO; // f_interrupt = 1/(16MHz/64DIV)*(OCR0A+1) //OCR0A=7: 32us tick (512 clocks @ 16 MHz)
 896:	97 e0       	ldi	r25, 0x07	; 7
 898:	97 bd       	out	0x27, r25	; 39
  TIMSK0 = (1<<OCIE0A); // Output compare A Match interrupt Enable
 89a:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
 89e:	08 95       	ret

000008a0 <__vector_15>:

////////////////////////////////////////////////////////////////////////////////////////

//Timer0 interrupt occurs when timer hits 'OCR0A' value
//used to run main control loop 
ISR(TIMER0_COMPA_vect) { timing_runControlLoop_set(TRUE); }
 8a0:	1f 92       	push	r1
 8a2:	0f 92       	push	r0
 8a4:	0f b6       	in	r0, 0x3f	; 63
 8a6:	0f 92       	push	r0
 8a8:	11 24       	eor	r1, r1
 8aa:	8f 93       	push	r24
volatile uint16_t motorRPM_measured = 0;

////////////////////////////////////////////////////////////////////////////////////////

uint8_t timing_runControlLoop_get(void)          { return runControlLoop; }
void    timing_runControlLoop_set(uint8_t state) { runControlLoop = state; }
 8ac:	81 e0       	ldi	r24, 0x01	; 1
 8ae:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <runControlLoop>

////////////////////////////////////////////////////////////////////////////////////////

//Timer0 interrupt occurs when timer hits 'OCR0A' value
//used to run main control loop 
ISR(TIMER0_COMPA_vect) { timing_runControlLoop_set(TRUE); }
 8b2:	8f 91       	pop	r24
 8b4:	0f 90       	pop	r0
 8b6:	0f be       	out	0x3f, r0	; 63
 8b8:	0f 90       	pop	r0
 8ba:	1f 90       	pop	r1
 8bc:	18 95       	reti

000008be <timing_timer1_init>:

//configure 16b Timer1: count up to 2^16
//used to calculate RPM (by measuring time between HallB rising edges)
void timing_timer1_init(void)
{
  TCCR1A = 0; //set timer mode=normal, don't connect timer to any output pins
 8be:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
  TCCR1B = (0<<CS12)|(1<<CS11)|(1<<CS10); //prescale Timer1 clock to CPU/64 prescaler //MUST also change TIMER1_TICK_PERIOD_us constant!
 8c2:	83 e0       	ldi	r24, 0x03	; 3
 8c4:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
  TIMSK1 = (1<<TOIE1); //generate interrupt each time an overflow occurs
 8c8:	81 e0       	ldi	r24, 0x01	; 1
 8ca:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
 8ce:	08 95       	ret

000008d0 <__vector_14>:
//used to determine actual spindle RPM
//Timer1 increments every 4us ( 1/[16MHz/64] )
//Timer1 overflow interrupt occurs if no HallB rising edge occurs after ~262 milliseconds (2^16 * 4us) //HallB interrupt resets TCNT1 to zero)
//The value on Timer1 is the time between each Hall_B rising edge
ISR(TIMER1_OVF_vect)
{
 8d0:	1f 92       	push	r1
 8d2:	0f 92       	push	r0
 8d4:	0f b6       	in	r0, 0x3f	; 63
 8d6:	0f 92       	push	r0
 8d8:	11 24       	eor	r1, r1

uint16_t timing_measuredRPM_get(void) { return motorRPM_measured; }

////////////////////////////////////////////////////////////////////////////////////////

void timing_measuredRPM_set(uint16_t measured_speed) { motorRPM_measured = measured_speed; }
 8da:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <motorRPM_measured+0x1>
 8de:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <motorRPM_measured>
ISR(TIMER1_OVF_vect)
{
  //timer1 hit max value //spindle isn't spinning
  //TCNT1=0x00; //set Timer1 value to 0 //don't reset... we only want interrupt to fire once
  timing_measuredRPM_set(0);
}
 8e2:	0f 90       	pop	r0
 8e4:	0f be       	out	0x3f, r0	; 63
 8e6:	0f 90       	pop	r0
 8e8:	1f 90       	pop	r1
 8ea:	18 95       	reti

000008ec <timing_calculateRPM>:

////////////////////////////////////////////////////////////////////////////////////////

inline void timing_calculateRPM(void)
{
  uint16_t timerCount = TCNT1; //retrive 16b timer value
 8ec:	e4 e8       	ldi	r30, 0x84	; 132
 8ee:	f0 e0       	ldi	r31, 0x00	; 0
 8f0:	20 81       	ld	r18, Z
 8f2:	31 81       	ldd	r19, Z+1	; 0x01
  TCNT1 = 0x00; //reset Timer 1 ASAP (to minimize jitter)
 8f4:	11 82       	std	Z+1, r1	; 0x01
 8f6:	10 82       	st	Z, r1
    //hallFrequency_Hz = 1 / (timeSinceLastInterrupt_us * 1E-6)
    //shaftRPM_BLDC = (hallFrequency_Hz / BLDC_NUM_POLE_PAIRS) * SECONDS_PER_MINUTE
    //spindleRPM = shaftRPM_BLDC * SHEAVE_RATIO
  #define TIMER1_SPINDLE_RPM_CONSTANT (uint32_t)((SHEAVE_RATIO * MICROSECONDS_PER_SECOND * SECONDS_PER_MINUTE) / (BLDC_NUM_POLE_PAIRS * TIMER1_TICK_PERIOD_us))
  
  uint16_t spindleRPM_measured = TIMER1_SPINDLE_RPM_CONSTANT / timerCount; //executes in 625 ns (10 clock cycles)
 8f8:	40 e0       	ldi	r20, 0x00	; 0
 8fa:	50 e0       	ldi	r21, 0x00	; 0
 8fc:	60 ee       	ldi	r22, 0xE0	; 224
 8fe:	70 e7       	ldi	r23, 0x70	; 112
 900:	82 e7       	ldi	r24, 0x72	; 114
 902:	90 e0       	ldi	r25, 0x00	; 0
 904:	0e 94 93 04 	call	0x926	; 0x926 <__udivmodsi4>

uint16_t timing_measuredRPM_get(void) { return motorRPM_measured; }

////////////////////////////////////////////////////////////////////////////////////////

void timing_measuredRPM_set(uint16_t measured_speed) { motorRPM_measured = measured_speed; }
 908:	30 93 32 01 	sts	0x0132, r19	; 0x800132 <motorRPM_measured+0x1>
 90c:	20 93 31 01 	sts	0x0131, r18	; 0x800131 <motorRPM_measured>
 910:	08 95       	ret

00000912 <timing_measuredRPM_get>:
  #endif
}

////////////////////////////////////////////////////////////////////////////////////////

uint16_t timing_measuredRPM_get(void) { return motorRPM_measured; }
 912:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <motorRPM_measured>
 916:	90 91 32 01 	lds	r25, 0x0132	; 0x800132 <motorRPM_measured+0x1>
 91a:	08 95       	ret

0000091c <timing_measuredRPM_set>:

////////////////////////////////////////////////////////////////////////////////////////

void timing_measuredRPM_set(uint16_t measured_speed) { motorRPM_measured = measured_speed; }
 91c:	90 93 32 01 	sts	0x0132, r25	; 0x800132 <motorRPM_measured+0x1>
 920:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <motorRPM_measured>
 924:	08 95       	ret

00000926 <__udivmodsi4>:
 926:	a1 e2       	ldi	r26, 0x21	; 33
 928:	1a 2e       	mov	r1, r26
 92a:	aa 1b       	sub	r26, r26
 92c:	bb 1b       	sub	r27, r27
 92e:	fd 01       	movw	r30, r26
 930:	0d c0       	rjmp	.+26     	; 0x94c <__udivmodsi4_ep>

00000932 <__udivmodsi4_loop>:
 932:	aa 1f       	adc	r26, r26
 934:	bb 1f       	adc	r27, r27
 936:	ee 1f       	adc	r30, r30
 938:	ff 1f       	adc	r31, r31
 93a:	a2 17       	cp	r26, r18
 93c:	b3 07       	cpc	r27, r19
 93e:	e4 07       	cpc	r30, r20
 940:	f5 07       	cpc	r31, r21
 942:	20 f0       	brcs	.+8      	; 0x94c <__udivmodsi4_ep>
 944:	a2 1b       	sub	r26, r18
 946:	b3 0b       	sbc	r27, r19
 948:	e4 0b       	sbc	r30, r20
 94a:	f5 0b       	sbc	r31, r21

0000094c <__udivmodsi4_ep>:
 94c:	66 1f       	adc	r22, r22
 94e:	77 1f       	adc	r23, r23
 950:	88 1f       	adc	r24, r24
 952:	99 1f       	adc	r25, r25
 954:	1a 94       	dec	r1
 956:	69 f7       	brne	.-38     	; 0x932 <__udivmodsi4_loop>
 958:	60 95       	com	r22
 95a:	70 95       	com	r23
 95c:	80 95       	com	r24
 95e:	90 95       	com	r25
 960:	9b 01       	movw	r18, r22
 962:	ac 01       	movw	r20, r24
 964:	bd 01       	movw	r22, r26
 966:	cf 01       	movw	r24, r30
 968:	08 95       	ret

0000096a <_exit>:
 96a:	f8 94       	cli

0000096c <__stop_program>:
 96c:	ff cf       	rjmp	.-2      	; 0x96c <__stop_program>
