
---------- Begin Simulation Statistics ----------
final_tick                                22489335000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     36                       # Simulator instruction rate (inst/s)
host_mem_usage                                6902076                       # Number of bytes of host memory used
host_op_rate                                       38                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12284.13                       # Real time elapsed on the host
host_tick_rate                                1819866                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      436869                       # Number of instructions simulated
sim_ops                                        463498                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022355                       # Number of seconds simulated
sim_ticks                                 22355460625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.521153                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   54346                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                58739                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                104                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1361                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56639                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                641                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1026                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              385                       # Number of indirect misses.
system.cpu.branchPred.lookups                   62636                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1887                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          288                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      361702                       # Number of instructions committed
system.cpu.committedOps                        370985                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.503790                       # CPI: cycles per instruction
system.cpu.discardedOps                          3900                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             190302                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             21301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           108062                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          443152                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.285405                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      104                       # number of quiesce instructions executed
system.cpu.numCycles                          1267328                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       104                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  238684     64.34%     64.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                    264      0.07%     64.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                  20638      5.56%     69.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                111399     30.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   370985                       # Class of committed instruction
system.cpu.quiesceCycles                     34501409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          824176                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         97278                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               28081                       # Transaction distribution
system.membus.trans_dist::ReadResp              28346                       # Transaction distribution
system.membus.trans_dist::WriteReq              21618                       # Transaction distribution
system.membus.trans_dist::WriteResp             21618                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           47                       # Transaction distribution
system.membus.trans_dist::WriteClean              271                       # Transaction distribution
system.membus.trans_dist::CleanEvict               64                       # Transaction distribution
system.membus.trans_dist::ReadExReq                32                       # Transaction distribution
system.membus.trans_dist::ReadExResp               32                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            27                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        48431                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         48431                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        97259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        99837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        96862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        96862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 197236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        22784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2907                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28075                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3098984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3098984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3142291                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            146889                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000157                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012512                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  146866     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              146889                       # Request fanout histogram
system.membus.reqLayer6.occupancy           261364618                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2557125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              487234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              505625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1724390                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          179504370                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1196000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2931543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       732886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3664429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       732886                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2931543                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3664429                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3664429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3664429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7328858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        89600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        89600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       105547                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       105547                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       188418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       245762                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       390294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2907                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3014660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      3932164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6214851                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          565416500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    492567378                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    375883000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2931543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4397315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5863087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13191945                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5863087                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4397315                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10260401                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2931543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10260401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10260401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23452346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2198657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10260401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2198657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14657716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4397315                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1511935                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5909250                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2198657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14657716                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3710592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20566966                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        27951                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        27951                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        20480                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        20480                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        65538                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        96862                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2097156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3098984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        59828                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        59828    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        59828                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    153390250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    160211000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45317856                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11071416                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1974381505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11726173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41041606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2027149284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43973149                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44034521                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     88007670                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2018354654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55760694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41041606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2115156954                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3670020                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2162692                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3473412                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       616449                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        67585                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       395265                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20520803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    102604193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     38110062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2931543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    164166602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     58630865                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     96741107                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    155371972                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20520803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    161235058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    134851169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2931543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    319538574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15232                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          238                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          259                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       681355                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        60120                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         741474                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       681355                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       681355                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       681355                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        60120                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        741474                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1245188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1790696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1331072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        19457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          318                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20798                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20582175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     55699501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2198657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1511935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            108788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80101056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         910382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11726173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     38110062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5863087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       732886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2198657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59541247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         910382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32308348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93809563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8061744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       732886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3710592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           108788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139642303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     32677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006447709500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          198                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          198                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               58632                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21730                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27989                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20798                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27989                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1341                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    891447180                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  139315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1622850930                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31993.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58243.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19357                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                20798                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   23476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     52                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.502392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.146295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.516552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           81      2.42%      2.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           90      2.69%      5.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           54      1.61%      6.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62      1.85%      8.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           74      2.21%     10.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           62      1.85%     12.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           48      1.44%     14.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           62      1.85%     15.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2811     84.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.752525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    485.840163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            180     90.91%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      1.01%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      1.01%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      1.52%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            5      2.53%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            6      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           198                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     105.085859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.451607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    236.530115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            138     69.70%     69.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      8.08%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      7.58%     85.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.52%     86.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.51%     87.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      2.53%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      2.53%     92.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.51%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.01%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.51%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.52%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      4.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           198                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1783232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1331648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1790696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1331072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22356018500                       # Total gap between requests
system.mem_ctrls.avgGap                     458237.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       458964                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1239360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22016                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       850880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20530285.986894086003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 55438804.003619134426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2155714.919428102672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1511934.849698495120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 108787.738297832548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 984815.315117220976                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11726173.054419003427                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 38061394.228149570525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5863086.527209501714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 732885.815901187714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2198657.447703563143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        19457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           38                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          318                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    413828335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1131504240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43661430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31281190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2575735                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6485416430                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28312789250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 252633423600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  25892924250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  42182724250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    846301125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57508.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58154.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56850.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59021.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     67782.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20394391.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6912302.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  18977871.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  12643029.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 164776266.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1101954.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20528811625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1209390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    618917375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 208                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           104                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     207340621.394231                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    498066008.006675                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          104    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       515875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             104                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       925910375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21563424625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       189582                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           189582                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       189582                       # number of overall hits
system.cpu.icache.overall_hits::total          189582                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          238                       # number of overall misses
system.cpu.icache.overall_misses::total           238                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10335625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10335625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10335625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10335625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       189820                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       189820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       189820                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       189820                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001254                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001254                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001254                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001254                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43426.995798                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43426.995798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43426.995798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43426.995798                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9959625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9959625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9959625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9959625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001254                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001254                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001254                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001254                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41847.163866                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41847.163866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41847.163866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41847.163866                       # average overall mshr miss latency
system.cpu.icache.replacements                     61                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       189582                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          189582                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10335625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10335625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       189820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       189820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43426.995798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43426.995798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9959625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9959625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41847.163866                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41847.163866                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           350.284367                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                61                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   297                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   350.284367                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.684149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.684149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            379878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           379878                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        34799                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34799                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        34799                       # number of overall hits
system.cpu.dcache.overall_hits::total           34799                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           75                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             75                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           75                       # number of overall misses
system.cpu.dcache.overall_misses::total            75                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6252125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6252125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6252125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6252125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        34874                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        34874                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        34874                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        34874                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002151                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83361.666667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83361.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83361.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83361.666667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           47                       # number of writebacks
system.cpu.dcache.writebacks::total                47                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           16                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           16                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           59                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           59                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1268                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1268                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4726000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4726000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2819875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2819875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001692                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80101.694915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80101.694915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80101.694915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80101.694915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.876183                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.876183                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     50                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        21497                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21497                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           27                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            27                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1690625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1690625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        21524                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21524                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62615.740741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62615.740741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          130                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          130                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1650125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1650125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2819875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2819875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61115.740741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61115.740741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21691.346154                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21691.346154                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           48                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4561500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4561500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95031.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95031.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1138                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1138                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3075875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3075875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96121.093750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96121.093750                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        48431                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        48431                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    507101250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    507101250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10470.592183                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10470.592183                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         8240                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         8240                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        40191                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        40191                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    489135993                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    489135993                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12170.286706                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12170.286706                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           300.880628                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.797508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   300.880628                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.587657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.587657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.488281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            527003                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           527003                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22489335000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22489441250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     36                       # Simulator instruction rate (inst/s)
host_mem_usage                                6902076                       # Number of bytes of host memory used
host_op_rate                                       38                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12284.30                       # Real time elapsed on the host
host_tick_rate                                1819849                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      436878                       # Number of instructions simulated
sim_ops                                        463513                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022356                       # Number of seconds simulated
sim_ticks                                 22355566875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.518130                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   54347                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                58742                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                105                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1363                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56639                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                641                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1026                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              385                       # Number of indirect misses.
system.cpu.branchPred.lookups                   62641                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1889                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          288                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      361711                       # Number of instructions committed
system.cpu.committedOps                        371000                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.504173                       # CPI: cycles per instruction
system.cpu.discardedOps                          3907                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             190318                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             21301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           108063                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          443285                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.285374                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      104                       # number of quiesce instructions executed
system.cpu.numCycles                          1267498                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       104                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  238692     64.34%     64.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                    264      0.07%     64.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                  20644      5.56%     69.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite                111399     30.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   371000                       # Class of committed instruction
system.cpu.quiesceCycles                     34501409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          824213                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         97282                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               28081                       # Transaction distribution
system.membus.trans_dist::ReadResp              28348                       # Transaction distribution
system.membus.trans_dist::WriteReq              21618                       # Transaction distribution
system.membus.trans_dist::WriteResp             21618                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           47                       # Transaction distribution
system.membus.trans_dist::WriteClean              271                       # Transaction distribution
system.membus.trans_dist::CleanEvict               66                       # Transaction distribution
system.membus.trans_dist::ReadExReq                32                       # Transaction distribution
system.membus.trans_dist::ReadExResp               32                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            27                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        48431                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         48431                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        97259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        99837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        96862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        96862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 197242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        22784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2907                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28075                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3098984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3098984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3142419                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            146891                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000157                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012512                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  146868     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              146891                       # Request fanout histogram
system.membus.reqLayer6.occupancy           261364618                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             2557125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              493234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              505625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1724390                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          179504370                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1206000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2931529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       732882                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3664412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       732882                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2931529                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3664412                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3664412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3664412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7328823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        89600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        89600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       105547                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       105547                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       188418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       245762                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       390294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         2907                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3014660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      3932164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6214851                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          565416500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    492567378                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    375883000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2931529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4397294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5863059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13191882                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5863059                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4397294                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10260353                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2931529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10260353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10260353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23452235                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2198647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10260353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2198647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14657647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4397294                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1511928                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5909222                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2198647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14657647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3710575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20566868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        27951                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        27951                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        20480                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        20480                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        65538                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        96862                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2097156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3098984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        59828                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        59828    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        59828                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    153390250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    160211000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45317856                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11071416                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1974372122                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11726117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41041411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2027139650                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43972940                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44034312                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     88007252                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2018345062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55760429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41041411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2115146901                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293764                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      3670020                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2162692                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3473412                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       573441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       616449                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        67585                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       395265                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20520705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    102603706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     38109881                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2931529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    164165821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     58630587                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     96740647                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    155371233                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20520705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    161234292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    134850528                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2931529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    319537055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15360                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15360                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          240                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          261                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       687077                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        60119                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         747196                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       687077                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       687077                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       687077                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        60119                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        747196                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1245188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1790696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1331072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        19457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          318                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20798                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20582077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     55699236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2198647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1511928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            108787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80100675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         910377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11726117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     38109881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5863059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       732882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2198647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59540964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         910377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32308194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93809118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8061706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       732882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3710575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           108787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139641639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     32677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006447709500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          198                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          198                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               58632                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21730                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27989                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20798                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27989                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1341                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    891447180                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  139315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1622850930                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31993.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58243.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19357                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                20798                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   23476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     52                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.502392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.146295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.516552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           81      2.42%      2.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           90      2.69%      5.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           54      1.61%      6.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62      1.85%      8.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           74      2.21%     10.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           62      1.85%     12.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           48      1.44%     14.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           62      1.85%     15.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2811     84.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.752525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    485.840163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            180     90.91%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      1.01%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      1.01%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      1.52%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            5      2.53%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            6      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           198                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     105.085859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.451607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    236.530115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            138     69.70%     69.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      8.08%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      7.58%     85.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.52%     86.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.51%     87.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      2.53%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      2.53%     92.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.51%     92.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.01%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.51%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.52%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      4.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           198                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1783232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1331648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1790696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1331072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22356018500                       # Total gap between requests
system.mem_ctrls.avgGap                     458237.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       458964                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1239360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        22016                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       850880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20530188.411963496357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 55438540.517886109650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2155704.673894564155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1511927.663878574735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 108787.221258955440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 984810.634554754477                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11726117.323070565239                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 38061213.332574017346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5863058.661535282619                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 732882.332691910327                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2198646.998075731099                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        19457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           38                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          318                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    413828335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1131504240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43661430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31281190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2575735                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6485416430                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28312789250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 252633423600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  25892924250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  42182724250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    846301125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57508.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58154.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56850.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59021.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     67782.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20394391.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6912302.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  18977871.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  12643029.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 164776266.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1101954.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20528917875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1209390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    618917375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 208                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           104                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     207340621.394231                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    498066008.006675                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          104    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       515875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             104                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       926016625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21563424625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       189590                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           189590                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       189590                       # number of overall hits
system.cpu.icache.overall_hits::total          189590                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          240                       # number of overall misses
system.cpu.icache.overall_misses::total           240                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10423125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10423125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10423125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10423125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       189830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       189830                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       189830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       189830                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001264                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001264                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43429.687500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43429.687500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43429.687500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43429.687500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          240                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10043625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10043625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10043625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10043625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001264                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001264                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001264                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001264                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41848.437500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41848.437500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41848.437500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41848.437500                       # average overall mshr miss latency
system.cpu.icache.replacements                     63                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       189590                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          189590                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           240                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10423125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10423125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       189830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       189830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43429.687500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43429.687500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10043625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10043625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41848.437500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41848.437500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           350.284403                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              227081                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            539.384798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   350.284403                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.684149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.684149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            379900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           379900                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        34805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        34805                       # number of overall hits
system.cpu.dcache.overall_hits::total           34805                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           75                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             75                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           75                       # number of overall misses
system.cpu.dcache.overall_misses::total            75                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6252125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6252125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6252125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6252125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        34880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        34880                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        34880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        34880                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002150                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83361.666667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83361.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83361.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83361.666667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           47                       # number of writebacks
system.cpu.dcache.writebacks::total                47                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           16                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           16                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           59                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           59                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1268                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1268                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4726000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4726000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      2819875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      2819875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001692                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80101.694915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80101.694915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80101.694915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80101.694915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2223.876183                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2223.876183                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     50                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        21503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           27                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            27                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1690625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1690625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        21530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62615.740741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62615.740741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          130                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          130                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1650125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1650125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      2819875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      2819875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61115.740741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61115.740741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21691.346154                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21691.346154                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           48                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4561500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4561500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95031.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95031.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1138                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1138                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3075875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3075875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96121.093750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96121.093750                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        48431                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        48431                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    507101250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    507101250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10470.592183                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10470.592183                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         8240                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         8240                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        40191                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        40191                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    489135993                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    489135993                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12170.286706                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12170.286706                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           300.880387                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               43018                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               571                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.338004                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   300.880387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.587657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.587657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.488281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            527027                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           527027                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22489441250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
