$date
	Sat Sep 27 19:02:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! bus [7:0] $end
$var reg 1 " clk $end
$var reg 1 # en_a $end
$var reg 1 $ en_b $end
$var reg 8 % in_a [7:0] $end
$var reg 8 & in_b [7:0] $end
$var reg 1 ' ld_a $end
$var reg 1 ( ld_b $end
$scope module dut_a $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 8 ) in [7:0] $end
$var wire 1 ' ld $end
$var wire 8 * out [7:0] $end
$var wire 8 + reg_to_buf [7:0] $end
$scope module _buf $end
$var wire 1 # en $end
$var wire 8 , out [7:0] $end
$var wire 8 - in [7:0] $end
$upscope $end
$scope module _reg $end
$var wire 1 " clk $end
$var wire 8 . in [7:0] $end
$var wire 1 ' ld $end
$var reg 8 / out [7:0] $end
$upscope $end
$upscope $end
$scope module dut_b $end
$var wire 1 " clk $end
$var wire 1 $ en $end
$var wire 8 0 in [7:0] $end
$var wire 1 ( ld $end
$var wire 8 1 out [7:0] $end
$var wire 8 2 reg_to_buf [7:0] $end
$scope module _buf $end
$var wire 1 $ en $end
$var wire 8 3 out [7:0] $end
$var wire 8 4 in [7:0] $end
$upscope $end
$scope module _reg $end
$var wire 1 " clk $end
$var wire 8 5 in [7:0] $end
$var wire 1 ( ld $end
$var reg 8 6 out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6
b10111011 5
bx 4
bz 3
bx 2
bz 1
b10111011 0
bx /
b10101010 .
bx -
bz ,
bx +
bz *
b10101010 )
0(
0'
b10111011 &
b10101010 %
0$
0#
0"
bz !
$end
#5000
1"
#10000
0"
1'
#13000
1(
#15000
b10111011 2
b10111011 4
b10111011 6
b10101010 +
b10101010 -
b10101010 /
1"
#20000
0"
0(
0'
#25000
1"
#30000
0"
b0 &
b0 0
b0 5
b0 %
b0 )
b0 .
#35000
1"
#40000
b10101010 !
b10101010 *
b10101010 ,
b10101010 1
b10101010 3
0"
1#
#45000
1"
#50000
bz !
bz *
bz ,
bz 1
bz 3
0"
0#
#55000
1"
#60000
b10111011 !
b10111011 *
b10111011 ,
b10111011 1
b10111011 3
0"
1$
#65000
1"
#70000
bz !
bz *
bz ,
bz 1
bz 3
0"
0$
#75000
1"
#80000
b101x101x !
b101x101x *
b101x101x ,
b101x101x 1
b101x101x 3
0"
1$
1#
#85000
1"
#90000
bz !
bz *
bz ,
bz 1
bz 3
0"
0$
0#
#95000
1"
#100000
0"
