==PROF== Connected to process 13452 (C:\5ano\tese\benchmarking\fusion\fusion_benchmark.exe)
==PROF== Profiling "pipeline_kernel" - 0: 0%....50%....100% - 8 passes
==PROF== Profiling "kernelUnary" - 1: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 2: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 3: 0%....50%....100% - 8 passes
==PROF== Profiling "pipeline_kernel" - 4: 0%....50%....100% - 8 passes
==PROF== Profiling "kernelUnary" - 5: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 6: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 7: 0%....50%....100% - 8 passes
==PROF== Profiling "pipeline_kernel" - 8: 0%..
==WARNING== Launching the workload is taking more time than expected. If this continues to hang, terminate the profile and re-try by profiling the range of all related launches using '--replay-mode range'. See https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#replay for more details.
..50%....100% - 8 passes
==PROF== Profiling "kernelUnary" - 9: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 10: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 11: 0%....50%....100% - 8 passes
==PROF== Profiling "pipeline_kernel" - 12: 0%....50%....100% - 8 passes
==PROF== Profiling "kernelUnary" - 13: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 14: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 15: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 16: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 17: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 18: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 19: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 20: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 21: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 22: 0%....50%....100% - 8 passes
==PROF== Profiling "mapKernel" - 23: 0%....50%....100% - 8 passes
Iteration,Loop_Count,Expression Time (ns),GPU Vector Time (ns),Old Implementation Time (ns)
1,10,5595071600,1130619200,1731017100
1,100,11363507100,8925240000,9450946300
1,1000,88090161800,86657789700,86556609200
Iteration,N,Expression Time (ns),GPU Vector Time (ns),Old Implementation Time (ns)
1,50000000,133126410000,1182875000,4285892700
==PROF== Disconnected from process 13452
[13452] fusion_benchmark.exe@127.0.0.1
  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void pipeline_kernel<Pipeline<BenchmarkingComputations, BenchmarkingComputations>, float *, float *, float *>(T1, int, T2...) (48829, 1, 1)x(1024, 1, 1), Context 1, Stream 7, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- --------------
    Metric Name             Metric Unit   Metric Value
    ----------------------- ----------- --------------
    DRAM Frequency                  Ghz           6.79
    SM Frequency                    Ghz           1.50
    Elapsed Cycles                cycle    878,086,339
    Memory Throughput                 %          86.49
    DRAM Throughput                   %          86.49
    Duration                         ms         585.40
    L1/TEX Cache Throughput           %          36.95
    L2 Cache Throughput               %          36.57
    SM Active Cycles              cycle 877,502,522.02
    Compute (SM) Throughput           %          22.55
    ----------------------- ----------- --------------

    INF   This workload is utilizing greater than 80.0% of the available compute or memory performance of the device.   
          To further improve performance, work will likely need to be shifted from the most utilized to another unit.   
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        62.95
    Achieved Active Warps Per SM           warp        30.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ---------------
    Metric Name                Metric Unit    Metric Value
    -------------------------- ----------- ---------------
    Average DRAM Active Cycles       cycle   3,440,200,124
    Total DRAM Elapsed Cycles        cycle  31,818,856,448
    Average L1 Active Cycles         cycle  877,502,522.02
    Total L1 Elapsed Cycles          cycle  40,382,202,956
    Average L2 Active Cycles         cycle  825,142,571.94
    Total L2 Elapsed Cycles          cycle  26,413,462,368
    Average SM Active Cycles         cycle  877,502,522.02
    Total SM Elapsed Cycles          cycle  40,382,202,956
    Average SMSP Active Cycles       cycle  868,412,141.39
    Total SMSP Elapsed Cycles        cycle 161,528,811,824
    -------------------------- ----------- ---------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void kernelUnary<float, ComposeUnary<BenchmarkingComputations, BenchmarkingComputations>>(const T1 *, unsigned long long, T2, T1 *) (48829, 1, 1)x(1024, 1, 1), Context 1, Stream 7, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- --------------
    Metric Name             Metric Unit   Metric Value
    ----------------------- ----------- --------------
    DRAM Frequency                  Ghz           6.79
    SM Frequency                    Ghz           1.50
    Elapsed Cycles                cycle    149,235,128
    Memory Throughput                 %          30.09
    DRAM Throughput                   %          15.89
    Duration                         ms          99.49
    L1/TEX Cache Throughput           %          38.47
    L2 Cache Throughput               %          30.09
    SM Active Cycles              cycle 149,100,236.11
    Compute (SM) Throughput           %          56.76
    ----------------------- ----------- --------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.65
    Achieved Active Warps Per SM           warp        31.03
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- --------------
    Metric Name                Metric Unit   Metric Value
    -------------------------- ----------- --------------
    Average DRAM Active Cycles       cycle    107,404,896
    Total DRAM Elapsed Cycles        cycle  5,407,647,744
    Average L1 Active Cycles         cycle 149,100,236.11
    Total L1 Elapsed Cycles          cycle  6,867,438,076
    Average L2 Active Cycles         cycle 124,149,261.75
    Total L2 Elapsed Cycles          cycle  4,488,995,552
    Average SM Active Cycles         cycle 149,100,236.11
    Total SM Elapsed Cycles          cycle  6,867,438,076
    Average SMSP Active Cycles       cycle 147,406,115.95
    Total SMSP Elapsed Cycles        cycle 27,469,752,304
    -------------------------- ----------- --------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, BenchmarkingComputations, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 1, Stream 14, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    73,196,237
    Memory Throughput                 %         29.54
    DRAM Throughput                   %         12.13
    Duration                         ms         48.80
    L1/TEX Cache Throughput           %         38.02
    L2 Cache Throughput               %         29.54
    SM Active Cycles              cycle 72,925,624.02
    Compute (SM) Throughput           %         58.35
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        65.76
    Achieved Active Warps Per SM           warp        31.56
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- --------------
    Metric Name                Metric Unit   Metric Value
    -------------------------- ----------- --------------
    Average DRAM Active Cycles       cycle     40,229,650
    Total DRAM Elapsed Cycles        cycle  2,652,517,376
    Average L1 Active Cycles         cycle  72,925,624.02
    Total L1 Elapsed Cycles          cycle  3,364,925,042
    Average L2 Active Cycles         cycle  59,528,955.91
    Total L2 Elapsed Cycles          cycle  2,201,903,840
    Average SM Active Cycles         cycle  72,925,624.02
    Total SM Elapsed Cycles          cycle  3,364,925,042
    Average SMSP Active Cycles       cycle  72,434,121.80
    Total SMSP Elapsed Cycles        cycle 13,459,700,168
    -------------------------- ----------- --------------

    OPT   Est. Speedup: 5.678%                                                                                          
          One or more L2 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 6.56% above the average, while the minimum instance value is 4.37% below the        
          average.                                                                                                      

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, BenchmarkingComputations, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 1, Stream 14, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    73,181,033
    Memory Throughput                 %         29.55
    DRAM Throughput                   %         12.12
    Duration                         ms         48.79
    L1/TEX Cache Throughput           %         38.03
    L2 Cache Throughput               %         29.55
    SM Active Cycles              cycle 72,936,433.78
    Compute (SM) Throughput           %         58.36
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        65.76
    Achieved Active Warps Per SM           warp        31.57
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- --------------
    Metric Name                Metric Unit   Metric Value
    -------------------------- ----------- --------------
    Average DRAM Active Cycles       cycle     40,186,368
    Total DRAM Elapsed Cycles        cycle  2,652,013,568
    Average L1 Active Cycles         cycle  72,936,433.78
    Total L1 Elapsed Cycles          cycle  3,363,903,028
    Average L2 Active Cycles         cycle  59,520,965.72
    Total L2 Elapsed Cycles          cycle  2,201,486,080
    Average SM Active Cycles         cycle  72,936,433.78
    Total SM Elapsed Cycles          cycle  3,363,903,028
    Average SMSP Active Cycles       cycle  72,487,039.46
    Total SMSP Elapsed Cycles        cycle 13,455,612,112
    -------------------------- ----------- --------------

    OPT   Est. Speedup: 5.612%                                                                                          
          One or more L2 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 6.49% above the average, while the minimum instance value is 4.25% below the        
          average.                                                                                                      

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void pipeline_kernel<Pipeline<BenchmarkingComputations, BenchmarkingComputations>, float *, float *, float *>(T1, int, T2...) (48829, 1, 1)x(1024, 1, 1), Context 2, Stream 17, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- ----------------
    Metric Name             Metric Unit     Metric Value
    ----------------------- ----------- ----------------
    DRAM Frequency                  Ghz             6.79
    SM Frequency                    Ghz             1.50
    Elapsed Cycles                cycle    1,754,771,616
    Memory Throughput                 %            37.61
    DRAM Throughput                   %            34.48
    Duration                          s             1.17
    L1/TEX Cache Throughput           %            43.79
    L2 Cache Throughput               %            37.61
    SM Active Cycles              cycle 1,755,579,040.30
    Compute (SM) Throughput           %            53.31
    ----------------------- ----------- ----------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        65.91
    Achieved Active Warps Per SM           warp        31.64
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ----------------
    Metric Name                Metric Unit     Metric Value
    -------------------------- ----------- ----------------
    Average DRAM Active Cycles       cycle    2,740,255,516
    Total DRAM Elapsed Cycles        cycle   63,585,428,480
    Average L1 Active Cycles         cycle 1,755,579,040.30
    Total L1 Elapsed Cycles          cycle   80,654,403,988
    Average L2 Active Cycles         cycle 1,623,264,366.25
    Total L2 Elapsed Cycles          cycle   53,345,059,904
    Average SM Active Cycles         cycle 1,755,579,040.30
    Total SM Elapsed Cycles          cycle   80,654,403,988
    Average SMSP Active Cycles       cycle 1,747,314,435.12
    Total SMSP Elapsed Cycles        cycle  322,617,615,952
    -------------------------- ----------- ----------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void kernelUnary<float, ComposeUnary<BenchmarkingComputations, BenchmarkingComputations>>(const T1 *, unsigned long long, T2, T1 *) (48829, 1, 1)x(1024, 1, 1), Context 2, Stream 17, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- ----------------
    Metric Name             Metric Unit     Metric Value
    ----------------------- ----------- ----------------
    DRAM Frequency                  Ghz             6.79
    SM Frequency                    Ghz             1.50
    Elapsed Cycles                cycle    1,354,650,510
    Memory Throughput                 %            28.04
    DRAM Throughput                   %             2.58
    Duration                         ms           903.10
    L1/TEX Cache Throughput           %            36.74
    L2 Cache Throughput               %            28.04
    SM Active Cycles              cycle 1,353,883,410.89
    Compute (SM) Throughput           %            60.64
    ----------------------- ----------- ----------------

    OPT   Compute is more heavily utilized than Memory: Look at the Compute Workload Analysis section to see what the   
          compute pipelines are spending their time doing. Also, consider whether any computation is redundant and      
          could be reduced or moved to look-up tables.                                                                  

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        66.26
    Achieved Active Warps Per SM           warp        31.80
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ----------------
    Metric Name                Metric Unit     Metric Value
    -------------------------- ----------- ----------------
    Average DRAM Active Cycles       cycle      158,552,696
    Total DRAM Elapsed Cycles        cycle   49,086,747,648
    Average L1 Active Cycles         cycle 1,353,883,410.89
    Total L1 Elapsed Cycles          cycle   62,312,705,656
    Average L2 Active Cycles         cycle    1,070,888,716
    Total L2 Elapsed Cycles          cycle   41,181,378,464
    Average SM Active Cycles         cycle 1,353,883,410.89
    Total SM Elapsed Cycles          cycle   62,312,705,656
    Average SMSP Active Cycles       cycle 1,351,502,691.71
    Total SMSP Elapsed Cycles        cycle  249,250,822,624
    -------------------------- ----------- ----------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, BenchmarkingComputations, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 2, Stream 24, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- --------------
    Metric Name             Metric Unit   Metric Value
    ----------------------- ----------- --------------
    DRAM Frequency                  Ghz           6.79
    SM Frequency                    Ghz           1.50
    Elapsed Cycles                cycle    676,606,680
    Memory Throughput                 %          27.94
    DRAM Throughput                   %           2.01
    Duration                         ms         451.08
    L1/TEX Cache Throughput           %          36.66
    L2 Cache Throughput               %          27.94
    SM Active Cycles              cycle 676,017,599.72
    Compute (SM) Throughput           %          60.77
    ----------------------- ----------- --------------

    OPT   Compute is more heavily utilized than Memory: Look at the Compute Workload Analysis section to see what the   
          compute pipelines are spending their time doing. Also, consider whether any computation is redundant and      
          could be reduced or moved to look-up tables.                                                                  

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        66.18
    Achieved Active Warps Per SM           warp        31.77
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ---------------
    Metric Name                Metric Unit    Metric Value
    -------------------------- ----------- ---------------
    Average DRAM Active Cycles       cycle      61,582,188
    Total DRAM Elapsed Cycles        cycle  24,517,818,368
    Average L1 Active Cycles         cycle  676,017,599.72
    Total L1 Elapsed Cycles          cycle  31,117,385,526
    Average L2 Active Cycles         cycle  530,205,389.59
    Total L2 Elapsed Cycles          cycle  20,569,245,472
    Average SM Active Cycles         cycle  676,017,599.72
    Total SM Elapsed Cycles          cycle  31,117,385,526
    Average SMSP Active Cycles       cycle  674,236,579.39
    Total SMSP Elapsed Cycles        cycle 124,469,542,104
    -------------------------- ----------- ---------------

    OPT   Est. Speedup: 7.106%                                                                                          
          One or more L2 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 8.61% above the average, while the minimum instance value is 6.50% below the        
          average.                                                                                                      

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, BenchmarkingComputations, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 2, Stream 24, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- --------------
    Metric Name             Metric Unit   Metric Value
    ----------------------- ----------- --------------
    DRAM Frequency                  Ghz           6.79
    SM Frequency                    Ghz           1.50
    Elapsed Cycles                cycle    676,644,258
    Memory Throughput                 %          27.94
    DRAM Throughput                   %           2.02
    Duration                         ms         451.11
    L1/TEX Cache Throughput           %          36.65
    L2 Cache Throughput               %          27.94
    SM Active Cycles              cycle 676,075,248.96
    Compute (SM) Throughput           %          60.76
    ----------------------- ----------- --------------

    OPT   Compute is more heavily utilized than Memory: Look at the Compute Workload Analysis section to see what the   
          compute pipelines are spending their time doing. Also, consider whether any computation is redundant and      
          could be reduced or moved to look-up tables.                                                                  

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        66.18
    Achieved Active Warps Per SM           warp        31.77
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ---------------
    Metric Name                Metric Unit    Metric Value
    -------------------------- ----------- ---------------
    Average DRAM Active Cycles       cycle      61,833,832
    Total DRAM Elapsed Cycles        cycle  24,519,598,080
    Average L1 Active Cycles         cycle  676,075,248.96
    Total L1 Elapsed Cycles          cycle  31,120,394,588
    Average L2 Active Cycles         cycle  530,317,518.62
    Total L2 Elapsed Cycles          cycle  20,570,736,896
    Average SM Active Cycles         cycle  676,075,248.96
    Total SM Elapsed Cycles          cycle  31,120,394,588
    Average SMSP Active Cycles       cycle  674,302,481.45
    Total SMSP Elapsed Cycles        cycle 124,481,578,352
    -------------------------- ----------- ---------------

    OPT   Est. Speedup: 7.106%                                                                                          
          One or more L2 Slices have a much higher number of active cycles than the average number of active cycles.    
          Maximum instance value is 8.61% above the average, while the minimum instance value is 6.35% below the        
          average.                                                                                                      

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void pipeline_kernel<Pipeline<BenchmarkingComputations, BenchmarkingComputations>, float *, float *, float *>(T1, int, T2...) (48829, 1, 1)x(1024, 1, 1), Context 3, Stream 27, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -----------------
    Metric Name             Metric Unit      Metric Value
    ----------------------- ----------- -----------------
    DRAM Frequency                  Ghz              6.79
    SM Frequency                    Ghz              1.50
    Elapsed Cycles                cycle    13,774,049,281
    Memory Throughput                 %             29.14
    DRAM Throughput                   %              2.98
    Duration                          s              9.18
    L1/TEX Cache Throughput           %             37.53
    L2 Cache Throughput               %             29.14
    SM Active Cycles              cycle 13,766,457,352.22
    Compute (SM) Throughput           %             60.27
    ----------------------- ----------- -----------------

    OPT   Compute is more heavily utilized than Memory: Look at the Compute Workload Analysis section to see what the   
          compute pipelines are spending their time doing. Also, consider whether any computation is redundant and      
          could be reduced or moved to look-up tables.                                                                  

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        66.56
    Achieved Active Warps Per SM           warp        31.95
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -----------------
    Metric Name                Metric Unit      Metric Value
    -------------------------- ----------- -----------------
    Average DRAM Active Cycles       cycle     1,859,029,194
    Total DRAM Elapsed Cycles        cycle   499,112,694,784
    Average L1 Active Cycles         cycle 13,766,457,352.22
    Total L1 Elapsed Cycles          cycle   633,622,311,348
    Average L2 Active Cycles         cycle 11,149,577,552.94
    Total L2 Elapsed Cycles          cycle   418,731,107,272
    Average SM Active Cycles         cycle 13,766,457,352.22
    Total SM Elapsed Cycles          cycle   633,622,311,348
    Average SMSP Active Cycles       cycle 13,755,758,675.41
    Total SMSP Elapsed Cycles        cycle 2,534,489,245,392
    -------------------------- ----------- -----------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void kernelUnary<float, ComposeUnary<BenchmarkingComputations, BenchmarkingComputations>>(const T1 *, unsigned long long, T2, T1 *) (48829, 1, 1)x(1024, 1, 1), Context 3, Stream 27, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -----------------
    Metric Name             Metric Unit      Metric Value
    ----------------------- ----------- -----------------
    DRAM Frequency                  Ghz              6.79
    SM Frequency                    Ghz              1.50
    Elapsed Cycles                cycle    13,421,898,091
    Memory Throughput                 %             27.81
    DRAM Throughput                   %              1.17
    Duration                          s              8.95
    L1/TEX Cache Throughput           %             36.51
    L2 Cache Throughput               %             27.81
    SM Active Cycles              cycle 13,415,429,328.78
    Compute (SM) Throughput           %             61.01
    ----------------------- ----------- -----------------

    OPT   Compute is more heavily utilized than Memory: Look at the Compute Workload Analysis section to see what the   
          compute pipelines are spending their time doing. Also, consider whether any computation is redundant and      
          could be reduced or moved to look-up tables.                                                                  

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        66.57
    Achieved Active Warps Per SM           warp        31.95
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -----------------
    Metric Name                Metric Unit      Metric Value
    -------------------------- ----------- -----------------
    Average DRAM Active Cycles       cycle       714,290,674
    Total DRAM Elapsed Cycles        cycle   486,352,241,664
    Average L1 Active Cycles         cycle 13,415,429,328.78
    Total L1 Elapsed Cycles          cycle   617,401,855,916
    Average L2 Active Cycles         cycle 10,556,224,717.28
    Total L2 Elapsed Cycles          cycle   408,025,710,184
    Average SM Active Cycles         cycle 13,415,429,328.78
    Total SM Elapsed Cycles          cycle   617,401,855,916
    Average SMSP Active Cycles       cycle 13,408,076,939.17
    Total SMSP Elapsed Cycles        cycle 2,469,607,423,664
    -------------------------- ----------- -----------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, BenchmarkingComputations, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 3, Stream 34, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- ----------------
    Metric Name             Metric Unit     Metric Value
    ----------------------- ----------- ----------------
    DRAM Frequency                  Ghz             6.79
    SM Frequency                    Ghz             1.50
    Elapsed Cycles                cycle    6,708,923,120
    Memory Throughput                 %            27.81
    DRAM Throughput                   %             0.91
    Duration                          s             4.47
    L1/TEX Cache Throughput           %            36.51
    L2 Cache Throughput               %            27.81
    SM Active Cycles              cycle 6,705,123,890.57
    Compute (SM) Throughput           %            61.04
    ----------------------- ----------- ----------------

    OPT   Compute is more heavily utilized than Memory: Look at the Compute Workload Analysis section to see what the   
          compute pipelines are spending their time doing. Also, consider whether any computation is redundant and      
          could be reduced or moved to look-up tables.                                                                  

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        66.55
    Achieved Active Warps Per SM           warp        31.94
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -----------------
    Metric Name                Metric Unit      Metric Value
    -------------------------- ----------- -----------------
    Average DRAM Active Cycles       cycle       275,233,836
    Total DRAM Elapsed Cycles        cycle   243,103,723,520
    Average L1 Active Cycles         cycle  6,705,123,890.57
    Total L1 Elapsed Cycles          cycle   308,595,790,726
    Average L2 Active Cycles         cycle  5,245,510,110.81
    Total L2 Elapsed Cycles          cycle   203,952,116,880
    Average SM Active Cycles         cycle  6,705,123,890.57
    Total SM Elapsed Cycles          cycle   308,595,790,726
    Average SMSP Active Cycles       cycle  6,701,861,663.88
    Total SMSP Elapsed Cycles        cycle 1,234,383,162,904
    -------------------------- ----------- -----------------

    OPT   Est. Speedup: 7.408%                                                                                          
          One or more L2 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L2 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 9.00% above the average, while the minimum instance value is 7.10% below    
          the average.                                                                                                  

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, BenchmarkingComputations, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 3, Stream 34, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- ----------------
    Metric Name             Metric Unit     Metric Value
    ----------------------- ----------- ----------------
    DRAM Frequency                  Ghz             6.79
    SM Frequency                    Ghz             1.50
    Elapsed Cycles                cycle    6,708,802,147
    Memory Throughput                 %            27.81
    DRAM Throughput                   %             0.90
    Duration                          s             4.47
    L1/TEX Cache Throughput           %            36.51
    L2 Cache Throughput               %            27.81
    SM Active Cycles              cycle 6,705,153,561.20
    Compute (SM) Throughput           %            61.04
    ----------------------- ----------- ----------------

    OPT   Compute is more heavily utilized than Memory: Look at the Compute Workload Analysis section to see what the   
          compute pipelines are spending their time doing. Also, consider whether any computation is redundant and      
          could be reduced or moved to look-up tables.                                                                  

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 1,024
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        66.55
    Achieved Active Warps Per SM           warp        31.94
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -----------------
    Metric Name                Metric Unit      Metric Value
    -------------------------- ----------- -----------------
    Average DRAM Active Cycles       cycle       274,702,864
    Total DRAM Elapsed Cycles        cycle   243,099,124,736
    Average L1 Active Cycles         cycle  6,705,153,561.20
    Total L1 Elapsed Cycles          cycle   308,590,946,986
    Average L2 Active Cycles         cycle  5,245,369,052.72
    Total L2 Elapsed Cycles          cycle   203,948,257,376
    Average SM Active Cycles         cycle  6,705,153,561.20
    Total SM Elapsed Cycles          cycle   308,590,946,986
    Average SMSP Active Cycles       cycle  6,701,850,855.61
    Total SMSP Elapsed Cycles        cycle 1,234,363,787,944
    -------------------------- ----------- -----------------

    OPT   Est. Speedup: 7.404%                                                                                          
          One or more L2 Slices have a much higher number of active cycles than the average number of active cycles.    
          Additionally, other L2 Slices have a much lower number of active cycles than the average number of active     
          cycles. Maximum instance value is 9.00% above the average, while the minimum instance value is 7.11% below    
          the average.                                                                                                  

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void pipeline_kernel<Pipeline<SimpleComputation, SimpleComputation, SimpleComputation, SimpleComputation, SimpleComputation, SimpleComputation, SimpleComputation, SimpleComputation, SimpleComputation, SimpleComputation>, float *, float *, float *, float *, float *, float *, float *, float *, float *, float *, float *>(T1, int, T2...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 37, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -----------------
    Metric Name             Metric Unit      Metric Value
    ----------------------- ----------- -----------------
    DRAM Frequency                  Ghz              6.79
    SM Frequency                    Ghz              1.50
    Elapsed Cycles                cycle    24,315,288,608
    Memory Throughput                 %             90.10
    DRAM Throughput                   %             90.10
    Duration                          s             16.21
    L1/TEX Cache Throughput           %             27.39
    L2 Cache Throughput               %             35.38
    SM Active Cycles              cycle 24,295,520,105.15
    Compute (SM) Throughput           %             10.34
    ----------------------- ----------- -----------------

    INF   This workload is utilizing greater than 80.0% of the available compute or memory performance of the device.   
          To further improve performance, work will likely need to be shifted from the most utilized to another unit.   
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              64
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        65.19
    Achieved Active Warps Per SM           warp        31.29
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -----------------
    Metric Name                Metric Unit      Metric Value
    -------------------------- ----------- -----------------
    Average DRAM Active Cycles       cycle    99,244,359,836
    Total DRAM Elapsed Cycles        cycle   881,204,453,376
    Average L1 Active Cycles         cycle 24,295,520,105.15
    Total L1 Elapsed Cycles          cycle 1,118,067,050,490
    Average L2 Active Cycles         cycle 23,100,503,536.81
    Total L2 Elapsed Cycles          cycle   739,286,121,944
    Average SM Active Cycles         cycle 24,295,520,105.15
    Total SM Elapsed Cycles          cycle 1,118,067,050,490
    Average SMSP Active Cycles       cycle 24,140,737,262.79
    Total SMSP Elapsed Cycles        cycle 4,472,268,201,960
    -------------------------- ----------- -----------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void kernelUnary<float, ComposeUnary<ComposeUnary<ComposeUnary<ComposeUnary<ComposeUnary<ComposeUnary<ComposeUnary<ComposeUnary<ComposeUnary<SimpleComputation, SimpleComputation>, SimpleComputation>, SimpleComputation>, SimpleComputation>, SimpleComputation>, SimpleComputation>, SimpleComputation>, SimpleComputation>, SimpleComputation>>(const T1 *, unsigned long long, T2, T1 *) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 37, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- --------------
    Metric Name             Metric Unit   Metric Value
    ----------------------- ----------- --------------
    DRAM Frequency                  Ghz           6.79
    SM Frequency                    Ghz           1.50
    Elapsed Cycles                cycle    170,524,538
    Memory Throughput                 %          81.78
    DRAM Throughput                   %          81.78
    Duration                         ms         113.68
    L1/TEX Cache Throughput           %          38.66
    L2 Cache Throughput               %          35.06
    SM Active Cycles              cycle 170,624,605.67
    Compute (SM) Throughput           %          27.42
    ----------------------- ----------- --------------

    INF   This workload is utilizing greater than 80.0% of the available compute or memory performance of the device.   
          To further improve performance, work will likely need to be shifted from the most utilized to another unit.   
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        62.34
    Achieved Active Warps Per SM           warp        29.92
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- --------------
    Metric Name                Metric Unit   Metric Value
    -------------------------- ----------- --------------
    Average DRAM Active Cycles       cycle    631,625,444
    Total DRAM Elapsed Cycles        cycle  6,179,088,384
    Average L1 Active Cycles         cycle 170,624,605.67
    Total L1 Elapsed Cycles          cycle  7,860,140,008
    Average L2 Active Cycles         cycle 162,209,327.53
    Total L2 Elapsed Cycles          cycle  5,183,951,104
    Average SM Active Cycles         cycle 170,624,605.67
    Total SM Elapsed Cycles          cycle  7,860,140,008
    Average SMSP Active Cycles       cycle 167,337,471.79
    Total SMSP Elapsed Cycles        cycle 31,440,560,032
    -------------------------- ----------- --------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, SimpleComputation, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 44, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    11,018,277
    Memory Throughput                 %         43.29
    DRAM Throughput                   %         43.29
    Duration                         ms          7.35
    L1/TEX Cache Throughput           %         43.26
    L2 Cache Throughput               %         33.91
    SM Active Cycles              cycle 10,789,929.50
    Compute (SM) Throughput           %         48.69
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.52
    Achieved Active Warps Per SM           warp        30.97
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle    21,608,456
    Total DRAM Elapsed Cycles        cycle   399,346,688
    Average L1 Active Cycles         cycle 10,789,929.50
    Total L1 Elapsed Cycles          cycle   505,385,204
    Average L2 Active Cycles         cycle  9,993,194.59
    Total L2 Elapsed Cycles          cycle   335,031,264
    Average SM Active Cycles         cycle 10,789,929.50
    Total SM Elapsed Cycles          cycle   505,385,204
    Average SMSP Active Cycles       cycle 10,663,513.98
    Total SMSP Elapsed Cycles        cycle 2,021,540,816
    -------------------------- ----------- -------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, SimpleComputation, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 44, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    11,010,052
    Memory Throughput                 %         43.32
    DRAM Throughput                   %         43.32
    Duration                         ms          7.34
    L1/TEX Cache Throughput           %         43.13
    L2 Cache Throughput               %         33.98
    SM Active Cycles              cycle 10,796,164.04
    Compute (SM) Throughput           %         48.55
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.52
    Achieved Active Warps Per SM           warp        30.97
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle    21,605,676
    Total DRAM Elapsed Cycles        cycle   398,958,592
    Average L1 Active Cycles         cycle 10,796,164.04
    Total L1 Elapsed Cycles          cycle   506,938,576
    Average L2 Active Cycles         cycle  9,978,780.81
    Total L2 Elapsed Cycles          cycle   334,707,008
    Average SM Active Cycles         cycle 10,796,164.04
    Total SM Elapsed Cycles          cycle   506,938,576
    Average SMSP Active Cycles       cycle 10,666,684.03
    Total SMSP Elapsed Cycles        cycle 2,027,754,304
    -------------------------- ----------- -------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, SimpleComputation, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 44, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    10,991,455
    Memory Throughput                 %         43.21
    DRAM Throughput                   %         43.21
    Duration                         ms          7.33
    L1/TEX Cache Throughput           %         43.17
    L2 Cache Throughput               %         33.97
    SM Active Cycles              cycle 10,800,711.13
    Compute (SM) Throughput           %         48.59
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.51
    Achieved Active Warps Per SM           warp        30.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle    21,513,680
    Total DRAM Elapsed Cycles        cycle   398,282,752
    Average L1 Active Cycles         cycle 10,800,711.13
    Total L1 Elapsed Cycles          cycle   506,461,296
    Average L2 Active Cycles         cycle  9,968,235.41
    Total L2 Elapsed Cycles          cycle   334,141,952
    Average SM Active Cycles         cycle 10,800,711.13
    Total SM Elapsed Cycles          cycle   506,461,296
    Average SMSP Active Cycles       cycle 10,669,031.36
    Total SMSP Elapsed Cycles        cycle 2,025,845,184
    -------------------------- ----------- -------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, SimpleComputation, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 44, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    11,001,790
    Memory Throughput                 %         43.31
    DRAM Throughput                   %         43.31
    Duration                         ms          7.33
    L1/TEX Cache Throughput           %         43.23
    L2 Cache Throughput               %         33.99
    SM Active Cycles              cycle 10,795,847.83
    Compute (SM) Throughput           %         48.66
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.50
    Achieved Active Warps Per SM           warp        30.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle    21,580,154
    Total DRAM Elapsed Cycles        cycle   398,658,560
    Average L1 Active Cycles         cycle 10,795,847.83
    Total L1 Elapsed Cycles          cycle   505,697,318
    Average L2 Active Cycles         cycle  9,970,105.66
    Total L2 Elapsed Cycles          cycle   334,455,776
    Average SM Active Cycles         cycle 10,795,847.83
    Total SM Elapsed Cycles          cycle   505,697,318
    Average SMSP Active Cycles       cycle 10,686,678.99
    Total SMSP Elapsed Cycles        cycle 2,022,789,272
    -------------------------- ----------- -------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, SimpleComputation, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 44, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    11,000,433
    Memory Throughput                 %         43.36
    DRAM Throughput                   %         43.36
    Duration                         ms          7.33
    L1/TEX Cache Throughput           %         43.23
    L2 Cache Throughput               %         33.94
    SM Active Cycles              cycle 10,801,145.41
    Compute (SM) Throughput           %         48.66
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.51
    Achieved Active Warps Per SM           warp        30.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle    21,607,432
    Total DRAM Elapsed Cycles        cycle   398,655,488
    Average L1 Active Cycles         cycle 10,801,145.41
    Total L1 Elapsed Cycles          cycle   505,728,890
    Average L2 Active Cycles         cycle  9,987,186.62
    Total L2 Elapsed Cycles          cycle   334,452,096
    Average SM Active Cycles         cycle 10,801,145.41
    Total SM Elapsed Cycles          cycle   505,728,890
    Average SMSP Active Cycles       cycle 10,664,151.92
    Total SMSP Elapsed Cycles        cycle 2,022,915,560
    -------------------------- ----------- -------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, SimpleComputation, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 44, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    11,026,106
    Memory Throughput                 %         43.18
    DRAM Throughput                   %         43.18
    Duration                         ms          7.35
    L1/TEX Cache Throughput           %         43.22
    L2 Cache Throughput               %         33.95
    SM Active Cycles              cycle 10,793,163.91
    Compute (SM) Throughput           %         48.64
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.51
    Achieved Active Warps Per SM           warp        30.97
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle    21,565,766
    Total DRAM Elapsed Cycles        cycle   399,540,224
    Average L1 Active Cycles         cycle 10,793,163.91
    Total L1 Elapsed Cycles          cycle   505,900,412
    Average L2 Active Cycles         cycle  9,985,121.34
    Total L2 Elapsed Cycles          cycle   335,195,104
    Average SM Active Cycles         cycle 10,793,163.91
    Total SM Elapsed Cycles          cycle   505,900,412
    Average SMSP Active Cycles       cycle 10,670,800.64
    Total SMSP Elapsed Cycles        cycle 2,023,601,648
    -------------------------- ----------- -------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, SimpleComputation, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 44, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    11,020,810
    Memory Throughput                 %         43.06
    DRAM Throughput                   %         43.06
    Duration                         ms          7.35
    L1/TEX Cache Throughput           %         43.19
    L2 Cache Throughput               %         33.88
    SM Active Cycles              cycle 10,794,294.52
    Compute (SM) Throughput           %         48.61
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.52
    Achieved Active Warps Per SM           warp        30.97
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle    21,494,514
    Total DRAM Elapsed Cycles        cycle   399,347,712
    Average L1 Active Cycles         cycle 10,794,294.52
    Total L1 Elapsed Cycles          cycle   506,223,466
    Average L2 Active Cycles         cycle     9,966,138
    Total L2 Elapsed Cycles          cycle   335,033,888
    Average SM Active Cycles         cycle 10,794,294.52
    Total SM Elapsed Cycles          cycle   506,223,466
    Average SMSP Active Cycles       cycle 10,678,332.45
    Total SMSP Elapsed Cycles        cycle 2,024,893,864
    -------------------------- ----------- -------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, SimpleComputation, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 44, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    11,029,072
    Memory Throughput                 %         43.16
    DRAM Throughput                   %         43.16
    Duration                         ms          7.35
    L1/TEX Cache Throughput           %         43.21
    L2 Cache Throughput               %         33.91
    SM Active Cycles              cycle 10,803,282.72
    Compute (SM) Throughput           %         48.63
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.52
    Achieved Active Warps Per SM           warp        30.97
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle    21,563,766
    Total DRAM Elapsed Cycles        cycle   399,736,832
    Average L1 Active Cycles         cycle 10,803,282.72
    Total L1 Elapsed Cycles          cycle   506,013,004
    Average L2 Active Cycles         cycle  9,977,269.12
    Total L2 Elapsed Cycles          cycle   335,359,200
    Average SM Active Cycles         cycle 10,803,282.72
    Total SM Elapsed Cycles          cycle   506,013,004
    Average SMSP Active Cycles       cycle 10,658,538.84
    Total SMSP Elapsed Cycles        cycle 2,024,052,016
    -------------------------- ----------- -------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, SimpleComputation, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 44, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    10,990,651
    Memory Throughput                 %         43.46
    DRAM Throughput                   %         43.46
    Duration                         ms          7.33
    L1/TEX Cache Throughput           %         43.20
    L2 Cache Throughput               %         34.01
    SM Active Cycles              cycle 10,798,377.22
    Compute (SM) Throughput           %         48.62
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.52
    Achieved Active Warps Per SM           warp        30.97
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle    21,635,000
    Total DRAM Elapsed Cycles        cycle   398,254,080
    Average L1 Active Cycles         cycle 10,798,377.22
    Total L1 Elapsed Cycles          cycle   506,148,286
    Average L2 Active Cycles         cycle  9,982,668.66
    Total L2 Elapsed Cycles          cycle   334,117,216
    Average SM Active Cycles         cycle 10,798,377.22
    Total SM Elapsed Cycles          cycle   506,148,286
    Average SMSP Active Cycles       cycle 10,684,530.34
    Total SMSP Elapsed Cycles        cycle 2,024,593,144
    -------------------------- ----------- -------------

  Warning: This kernel was compiled in debug mode. Behavior and analysis can differ greatly from release mode.
  void mapKernel<float, SimpleComputation, >(T1 *, int, T2, T3...) (48829, 1, 1)x(1024, 1, 1), Context 4, Stream 44, Device 0, CC 8.6
    Section: GPU Speed Of Light Throughput
    ----------------------- ----------- -------------
    Metric Name             Metric Unit  Metric Value
    ----------------------- ----------- -------------
    DRAM Frequency                  Ghz          6.79
    SM Frequency                    Ghz          1.50
    Elapsed Cycles                cycle    11,010,867
    Memory Throughput                 %         43.25
    DRAM Throughput                   %         43.25
    Duration                         ms          7.34
    L1/TEX Cache Throughput           %         43.20
    L2 Cache Throughput               %         33.98
    SM Active Cycles              cycle 10,814,362.26
    Compute (SM) Throughput           %         48.62
    ----------------------- ----------- -------------

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                 1,024
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                 48,829
    Registers Per Thread             register/thread              35
    Shared Memory Configuration Size           Kbyte            8.19
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM              46
    Stack Size                                                 9,248
    Threads                                   thread      50,000,896
    # TPCs                                                        23
    Enabled TPC IDs                                              all
    Uses Green Context                                             0
    Waves Per SM                                            1,061.50
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           16
    Block Limit Registers                 block            1
    Block Limit Shared Mem                block            8
    Block Limit Warps                     block            1
    Theoretical Active Warps per SM        warp           32
    Theoretical Occupancy                     %        66.67
    Achieved Occupancy                        %        64.51
    Achieved Active Warps Per SM           warp        30.96
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 33.33%                                                                                    
          The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (66.7%) is limited by the number of required      
          registers, and the number of warps within each block.                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- -------------
    Metric Name                Metric Unit  Metric Value
    -------------------------- ----------- -------------
    Average DRAM Active Cycles       cycle    21,575,768
    Total DRAM Elapsed Cycles        cycle   399,089,664
    Average L1 Active Cycles         cycle 10,814,362.26
    Total L1 Elapsed Cycles          cycle   506,123,692
    Average L2 Active Cycles         cycle  9,988,132.16
    Total L2 Elapsed Cycles          cycle   334,814,560
    Average SM Active Cycles         cycle 10,814,362.26
    Total SM Elapsed Cycles          cycle   506,123,692
    Average SMSP Active Cycles       cycle 10,685,329.94
    Total SMSP Elapsed Cycles        cycle 2,024,494,768
    -------------------------- ----------- -------------

