[2025-09-18 07:41:24] START suite=qualcomm_srv trace=srv774_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv774_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2629667 heartbeat IPC: 3.803 cumulative IPC: 3.803 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5067859 heartbeat IPC: 4.101 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5067859 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5067859 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13429933 heartbeat IPC: 1.196 cumulative IPC: 1.196 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21794045 heartbeat IPC: 1.196 cumulative IPC: 1.196 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30173301 heartbeat IPC: 1.193 cumulative IPC: 1.195 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 38644301 heartbeat IPC: 1.18 cumulative IPC: 1.191 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47013939 heartbeat IPC: 1.195 cumulative IPC: 1.192 (Simulation time: 00 hr 06 min 39 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 55354334 heartbeat IPC: 1.199 cumulative IPC: 1.193 (Simulation time: 00 hr 07 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv774_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 63666710 heartbeat IPC: 1.203 cumulative IPC: 1.195 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 71899636 heartbeat IPC: 1.215 cumulative IPC: 1.197 (Simulation time: 00 hr 10 min 00 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 80219695 heartbeat IPC: 1.202 cumulative IPC: 1.198 (Simulation time: 00 hr 11 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83529802 cumulative IPC: 1.197 (Simulation time: 00 hr 12 min 17 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83529802 cumulative IPC: 1.197 (Simulation time: 00 hr 12 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv774_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.197 instructions: 100000000 cycles: 83529802
CPU 0 Branch Prediction Accuracy: 92.59% MPKI: 13.31 Average ROB Occupancy at Mispredict: 31.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1194
BRANCH_INDIRECT: 0.3669
BRANCH_CONDITIONAL: 11.43
BRANCH_DIRECT_CALL: 0.4562
BRANCH_INDIRECT_CALL: 0.53
BRANCH_RETURN: 0.4061


====Backend Stall Breakdown====
ROB_STALL: 21121
LQ_STALL: 0
SQ_STALL: 394686


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 58.474358
REPLAY_LOAD: 24.217821
NON_REPLAY_LOAD: 7.6086254

== Total ==
ADDR_TRANS: 4561
REPLAY_LOAD: 2446
NON_REPLAY_LOAD: 14114

== Counts ==
ADDR_TRANS: 78
REPLAY_LOAD: 101
NON_REPLAY_LOAD: 1855

cpu0->cpu0_STLB TOTAL        ACCESS:    2056249 HIT:    2042307 MISS:      13942 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2056249 HIT:    2042307 MISS:      13942 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 81.23 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10054490 HIT:    9240063 MISS:     814427 MSHR_MERGE:      57973
cpu0->cpu0_L2C LOAD         ACCESS:    7804793 HIT:    7156526 MISS:     648267 MSHR_MERGE:       3479
cpu0->cpu0_L2C RFO          ACCESS:     596614 HIT:     533438 MISS:      63176 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     468155 HIT:     384598 MISS:      83557 MSHR_MERGE:      54494
cpu0->cpu0_L2C WRITE        ACCESS:    1162034 HIT:    1152940 MISS:       9094 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22894 HIT:      12561 MISS:      10333 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     841945 ISSUED:     246693 USEFUL:       2983 USELESS:       7818
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.37 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15113624 HIT:    7577622 MISS:    7536002 MSHR_MERGE:    1839066
cpu0->cpu0_L1I LOAD         ACCESS:   15113624 HIT:    7577622 MISS:    7536002 MSHR_MERGE:    1839066
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.48 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30361996 HIT:   25420289 MISS:    4941707 MSHR_MERGE:    1880498
cpu0->cpu0_L1D LOAD         ACCESS:   16465702 HIT:   13812708 MISS:    2652994 MSHR_MERGE:     545134
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     700682 HIT:     223339 MISS:     477343 MSHR_MERGE:     143503
cpu0->cpu0_L1D WRITE        ACCESS:   13167514 HIT:   11379176 MISS:    1788338 MSHR_MERGE:    1191723
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28098 HIT:       5066 MISS:      23032 MSHR_MERGE:        138
cpu0->cpu0_L1D PREFETCH REQUESTED:     861403 ISSUED:     700674 USEFUL:      82769 USELESS:      41118
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.25 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12404823 HIT:   10281419 MISS:    2123404 MSHR_MERGE:    1073660
cpu0->cpu0_ITLB LOAD         ACCESS:   12404823 HIT:   10281419 MISS:    2123404 MSHR_MERGE:    1073660
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.32 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28187671 HIT:   26833606 MISS:    1354065 MSHR_MERGE:     347561
cpu0->cpu0_DTLB LOAD         ACCESS:   28187671 HIT:   26833606 MISS:    1354065 MSHR_MERGE:     347561
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.779 cycles
cpu0->LLC TOTAL        ACCESS:     872866 HIT:     846976 MISS:      25890 MSHR_MERGE:       1082
cpu0->LLC LOAD         ACCESS:     644788 HIT:     630431 MISS:      14357 MSHR_MERGE:         67
cpu0->LLC RFO          ACCESS:      63170 HIT:      60846 MISS:       2324 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      29063 HIT:      22368 MISS:       6695 MSHR_MERGE:       1015
cpu0->LLC WRITE        ACCESS:     125512 HIT:     125449 MISS:         63 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10333 HIT:       7882 MISS:       2451 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         28
  ROW_BUFFER_MISS:      24717
  AVG DBUS CONGESTED CYCLE: 3.04
Channel 0 WQ ROW_BUFFER_HIT:         26
  ROW_BUFFER_MISS:       1160
  FULL:          0
Channel 0 REFRESHES ISSUED:       6961

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       497060       573617        73902         1835
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           51         2819          737          178
  STLB miss resolved @ L2C                0         2322         2965         1164          116
  STLB miss resolved @ LLC                0          572         1444         3096          600
  STLB miss resolved @ MEM                0            3          552         2025         1063

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             182121        51564      1447420       105176           74
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1517          255            3
  STLB miss resolved @ L2C                0         1069         8513          889            2
  STLB miss resolved @ LLC                0          453         2409         1186           13
  STLB miss resolved @ MEM                0            0           64          103           19
[2025-09-18 07:53:41] END   suite=qualcomm_srv trace=srv774_ap (rc=0)
