#  Hi, I'm **Bhavaneeshwari H**

üìß **Email:** bhavaneeshwari1110@gmail.com | 24mv02@psgtech.ac.in  
üì± **Mobile:** +91-9025446453  

---

## Profile Summary

Graduate student in **VLSI Design** with strong expertise in **RTL Design**, **SoC Verification**, and **Physical Design flows**. Skilled in **FPGA prototyping**, **SoC integration**, **TLM/SystemVerilog-based testbenches**, and **ASIC design optimization**. Passionate about hardware design, embedded systems, and verification methodologies.

---

##  Technical Skills

| Category | Skills |
|---------|--------|
| **HDL/HVL** | Verilog, SystemVerilog |
| **Verification Methodologies** | Transaction Level Modeling (TLM), UVM *(Beginner)* |
| **EDA Tools** | Vivado, Vitis IDE (AMD)<br>QuestaSim (Mentor Graphics)<br>Virtuoso, Xcelium, Genus, Conformal LEC, Innovus (Cadence) |
| **Operating Systems** | Windows, Linux |

---

##  Industrial Project (Ongoing)
### üîπ **FPGA‚ÄìPC Communication Framework ‚Äì Texas Instruments**

- Implementing **MicroBlaze-based command execution system** to run TI APIs on FPGA.
- Developed a **USB/Ethernet communication interface** enabling PC‚ÄìFPGA command transmission and response collection.

---

##  Academic Projects

### 1Ô∏è FPGA-Based Stepper Motor Controller IP
- Designed and implemented a **custom Stepper Motor Controller IP** in Verilog.
- Integrated into **Zynq SoC using AXI4-Lite slave interface (Vivado IP Integrator)**.
- Successfully tested using **C applications in Vitis IDE** on FPGA board.

### 2Ô∏è TLM-Based Verification of Arbiter
- Developed a **layered SystemVerilog testbench using TLM methodology**.
- Implemented **generator, driver, monitor, and scoreboard** using mailbox communication.
- Included **randomized transactions, functional coverage, and scoreboarding** to verify arbiter grant logic.

---

##  Education

| Degree | Institution | Year | Performance |
|--------|-------------|------|-------------|
| **M.E. VLSI Design** | PSG College of Technology, Coimbatore | 2024 ‚Äì Present | CGPA: **9.31** *(Up to 2nd Sem)* |
| **B.E. EEE** | Government College of Technology, Coimbatore | 2020 ‚Äì 2024 | CGPA: **8.65** |
| **HSC (TN State Board)** | AKT Academy Matric HSS, Kallakurichi | 2020 | **95%** |
| **SSLC (TN State Board)** | AKT Academy Matric HSS, Kallakurichi | 2018 | **97.8%** |

---

##  Interests
- Digital Design & RTL Coding  
- Functional Verification  
- FPGA Prototyping  
- Hardware Acceleration  
- SoC Design & Integration  

---

##  Let‚Äôs Connect!

If you're working on **FPGA-based systems, verification environments, or ASIC/SoC design**, feel free to reach out!  
I'm always excited to collaborate on **innovative hardware design projects**.

--- 

 _Thank you for visiting my GitHub!_  
