{
  "name": "core::<u64 as core_simd::masks::mask_impl::ReverseBits>::reverse_bits",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/masks/full_masks.rs:81:13: 81:52",
  "mir": "fn core::<u64 as core_simd::masks::mask_impl::ReverseBits>::reverse_bits(_1: u64, _2: usize) -> u64 {\n    let mut _0: u64;\n    let  _3: u64;\n    let  _4: usize;\n    let mut _5: usize;\n    let mut _6: (usize, bool);\n    let mut _7: bool;\n    let mut _8: usize;\n    let mut _9: (usize, bool);\n    let mut _10: bool;\n    debug self => _1;\n    debug n => _2;\n    debug rev => _3;\n    debug bitsize => _4;\n    bb0: {\n        _3 = num::<impl u64>::reverse_bits(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = mem::size_of::<u64>() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _6 = CheckedMul(_5, 8_usize);\n        assert(!move (_6.1: bool), \"attempt to compute `{} * {}`, which would overflow\", move _5, 8_usize) -> [success: bb3, unwind unreachable];\n    }\n    bb3: {\n        _4 = move (_6.0: usize);\n        StorageDead(_5);\n        StorageLive(_7);\n        _7 = Lt(_2, _4);\n        switchInt(move _7) -> [0: bb7, otherwise: bb4];\n    }\n    bb4: {\n        StorageLive(_8);\n        _9 = CheckedSub(_4, _2);\n        assert(!move (_9.1: bool), \"attempt to compute `{} - {}`, which would overflow\", _4, _2) -> [success: bb5, unwind unreachable];\n    }\n    bb5: {\n        _8 = move (_9.0: usize);\n        _10 = Lt(_8, 64_usize);\n        assert(move _10, \"attempt to shift right by `{}`, which would overflow\", _8) -> [success: bb6, unwind unreachable];\n    }\n    bb6: {\n        _0 = Shr(_3, move _8);\n        StorageDead(_8);\n        goto -> bb8;\n    }\n    bb7: {\n        _0 = _3;\n        goto -> bb8;\n    }\n    bb8: {\n        StorageDead(_7);\n        return;\n    }\n}\n"
}