<stg><name>hls_gpio</name>


<trans_list>

<trans id="559" from="1" to="2">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="2" to="3">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="3" to="4">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="4" to="5">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="5" to="6">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="6" to="7">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="7" to="8">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="8" to="9">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="9" to="10">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="10" to="11">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="11" to="12">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="12" to="13">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="13" to="14">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="14" to="15">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="15" to="16">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="16" to="17">
<condition id="157">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="16" to="16">
<condition id="159">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="17" to="18">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="18" to="19">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="19" to="20">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="20" to="21">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="21" to="22">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="22" to="23">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="23" to="24">
<condition id="168">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="23" to="23">
<condition id="170">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="24" to="25">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="25" to="26">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="26" to="27">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="27" to="28">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="28" to="29">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="29" to="30">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="30" to="31">
<condition id="179">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="30" to="30">
<condition id="181">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="31" to="32">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="32" to="33">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="33" to="34">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="34" to="35">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="35" to="36">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="36" to="37">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="37" to="38">
<condition id="190">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="37" to="37">
<condition id="192">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="38" to="39">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="39" to="40">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="40" to="41">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="41" to="42">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="42" to="43">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="43" to="44">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="44" to="45">
<condition id="201">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="44" to="44">
<condition id="203">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="45" to="46">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="46" to="47">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="47" to="48">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="48" to="49">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="49" to="50">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="50" to="51">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="51" to="52">
<condition id="212">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="51" to="51">
<condition id="214">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="52" to="53">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="53" to="54">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="54" to="55">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="55" to="56">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="56" to="57">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="57" to="58">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="58" to="59">
<condition id="223">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="58" to="58">
<condition id="225">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="59" to="60">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="60" to="61">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="61" to="62">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="62" to="63">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="63" to="64">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="64" to="65">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="65" to="66">
<condition id="234">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="65" to="65">
<condition id="236">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="66" to="67">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="67" to="68">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="68" to="69">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="69" to="70">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="70" to="71">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="71" to="72">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="72" to="73">
<condition id="245">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="72" to="72">
<condition id="247">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="73" to="74">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="74" to="75">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="75" to="76">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="76" to="77">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="77" to="78">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="78" to="79">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="79" to="80">
<condition id="256">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="79" to="79">
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="80" to="81">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="81" to="82">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="82" to="83">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="83" to="84">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="84" to="85">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="85" to="86">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="86" to="87">
<condition id="267">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="86" to="86">
<condition id="269">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="87" to="88">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="88" to="89">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="89" to="90">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="90" to="91">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="91" to="92">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="92" to="93">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="93" to="93">
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
:15  %dummy = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
:16  %dummy_1 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
:18  %dc0_assign = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dc0_assign"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
:19  %dc1_assign = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dc1_assign"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
:20  %dc2_assign = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dc2_assign"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
:21  %dc3_assign = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dc3_assign"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
:22  %dc4_assign = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dc4_assign"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
:23  %dc5_assign = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dc5_assign"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
:24  %res_assign = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="res_assign"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_load_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="104" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="106" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %out_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %res_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %res) nounwind

]]></Node>
<StgValue><ssdm name="res_read"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %dc5_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc5) nounwind

]]></Node>
<StgValue><ssdm name="dc5_read"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %dc4_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc4) nounwind

]]></Node>
<StgValue><ssdm name="dc4_read"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %dc3_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc3) nounwind

]]></Node>
<StgValue><ssdm name="dc3_read"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %dc2_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc2) nounwind

]]></Node>
<StgValue><ssdm name="dc2_read"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %dc1_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc1) nounwind

]]></Node>
<StgValue><ssdm name="dc1_read"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %dc0_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %dc0) nounwind

]]></Node>
<StgValue><ssdm name="dc0_read"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  store volatile i8 %dc0_read, i8* %dc0_assign, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  store volatile i8 %dc1_read, i8* %dc1_assign, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  store volatile i8 %dc2_read, i8* %dc2_assign, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  store volatile i8 %dc3_read, i8* %dc3_assign, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  store volatile i8 %dc4_read, i8* %dc4_assign, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  store volatile i8 %dc5_read, i8* %dc5_assign, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  store volatile i8 %res_read, i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:48  %out_load = call i8 @_ssdm_op_Read.m_axi.volatile.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:56  %out_req97 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req97"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:57  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 1, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="127" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:58  %out_resp98 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp98"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="128" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:58  %out_resp98 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp98"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:58  %out_resp98 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp98"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8">
<![CDATA[
:33  %dc0_assign_load = load volatile i8* %dc0_assign, align 1

]]></Node>
<StgValue><ssdm name="dc0_assign_load"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8">
<![CDATA[
:35  %dc1_assign_load = load volatile i8* %dc1_assign, align 1

]]></Node>
<StgValue><ssdm name="dc1_assign_load"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
:37  %dc2_assign_load = load volatile i8* %dc2_assign, align 1

]]></Node>
<StgValue><ssdm name="dc2_assign_load"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
:39  %dc3_assign_load = load volatile i8* %dc3_assign, align 1

]]></Node>
<StgValue><ssdm name="dc3_assign_load"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
:41  %dc4_assign_load = load volatile i8* %dc4_assign, align 1

]]></Node>
<StgValue><ssdm name="dc4_assign_load"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
:43  %dc5_assign_load = load volatile i8* %dc5_assign, align 1

]]></Node>
<StgValue><ssdm name="dc5_assign_load"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
:45  %res_assign_load = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:58  %out_resp98 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp98"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc0) nounwind, !map !39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc1) nounwind, !map !45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc2) nounwind, !map !49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc3) nounwind, !map !53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc4) nounwind, !map !57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %dc5) nounwind, !map !61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %res) nounwind, !map !65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_r) nounwind, !map !69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hls_gpio_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32 0, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i8 %dc0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i8 %dc1, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i8 %dc2, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i8 %dc3, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i8 %dc4, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i8 %dc5, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i8 %res, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
:50  %dc0_assign_load_1 = load volatile i8* %dc0_assign, align 1

]]></Node>
<StgValue><ssdm name="dc0_assign_load_1"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
:51  %dc1_assign_load_1 = load volatile i8* %dc1_assign, align 1

]]></Node>
<StgValue><ssdm name="dc1_assign_load_1"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
:52  %dc2_assign_load_1 = load volatile i8* %dc2_assign, align 1

]]></Node>
<StgValue><ssdm name="dc2_assign_load_1"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
:53  %dc3_assign_load_1 = load volatile i8* %dc3_assign, align 1

]]></Node>
<StgValue><ssdm name="dc3_assign_load_1"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
:54  %dc4_assign_load_1 = load volatile i8* %dc4_assign, align 1

]]></Node>
<StgValue><ssdm name="dc4_assign_load_1"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
:55  %dc5_assign_load_1 = load volatile i8* %dc5_assign, align 1

]]></Node>
<StgValue><ssdm name="dc5_assign_load_1"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:58  %out_resp98 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp98"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8">
<![CDATA[
:59  %res_assign_load_1 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_1"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:60  %rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="8">
<![CDATA[
:62  %tmp = zext i8 %res_assign_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="8">
<![CDATA[
:63  %tmp_1 = zext i8 %dc0_assign_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %tmp_2 = mul i16 %tmp_1, %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="34" op_0_bw="16">
<![CDATA[
:65  %zext1_cast = zext i16 %tmp_2 to i34

]]></Node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:66  %mul1 = mul i34 %zext1_cast, 83887

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
:67  %tmp_12 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul1, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="11">
<![CDATA[
:68  %tmp_3 = sext i11 %tmp_12 to i16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="36" op_0_bw="16">
<![CDATA[
:69  %tmp_4 = zext i16 %tmp_3 to i36

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:70  %tmp_5 = mul i36 %tmp_4, 100000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="73" op_0_bw="36">
<![CDATA[
:71  %zext_cast = zext i36 %tmp_5 to i73

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
:72  %mul = mul i73 %zext_cast, 70368744178

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="26" op_0_bw="26" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73  %tmp_6 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul, i32 46, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:74  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i7 = phi i26 [ 0, %0 ], [ %ctr_V, %3 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i7"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:2  %exitcond11 = icmp eq i26 %p_014_0_i7, %tmp_6

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %ctr_V = add i26 %p_014_0_i7, 1

]]></Node>
<StgValue><ssdm name="ctr_V"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond11, label %delay.exit8.0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_load = load volatile i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name="dummy_load"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_load, i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit8.0:0  %rend4_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="rend4_0"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit8.0:1  %out_req93 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req93"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.0:4  %res_assign_load_2 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="190" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit8.0:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.0:5  %res_assign_load_3 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_3"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="8">
<![CDATA[
delay.exit8.0:9  %tmp_8 = zext i8 %res_assign_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit8.0:10  %tmp_9 = mul i16 %tmp_8, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="194" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.0:3  %out_resp94 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp94"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="34" op_0_bw="16">
<![CDATA[
delay.exit8.0:11  %zext2_cast = zext i16 %tmp_9 to i34

]]></Node>
<StgValue><ssdm name="zext2_cast"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit8.0:12  %mul2 = mul i34 %zext2_cast, 83887

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.0:13  %tmp_s = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul2, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="198" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.0:3  %out_resp94 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp94"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="8">
<![CDATA[
delay.exit8.0:8  %tmp_7 = zext i8 %res_assign_load_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
delay.exit8.0:14  %tmp_10 = sub i11 %tmp_7, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="201" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.0:3  %out_resp94 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp94"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="39" op_0_bw="11">
<![CDATA[
delay.exit8.0:15  %tmp_12_cast = sext i11 %tmp_10 to i39

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
delay.exit8.0:16  %tmp_11 = mul i39 %tmp_12_cast, 100000000

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="204" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.0:3  %out_resp94 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp94"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="45" op_0_bw="39">
<![CDATA[
delay.exit8.0:17  %tmp_13_cast = sext i39 %tmp_11 to i45

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="91" op_0_bw="45">
<![CDATA[
delay.exit8.0:18  %zext3_cast = zext i45 %tmp_13_cast to i91

]]></Node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.0:19  %mul3 = mul i91 %zext3_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="208" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.0:3  %out_resp94 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp94"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit8.0:6  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit8.0:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.0:19  %mul3 = mul i91 %zext3_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="36" op_0_bw="36" op_1_bw="91" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.0:20  %tmp_13 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul3, i32 55, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
delay.exit8.0:21  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="214" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i = phi i36 [ 0, %delay.exit8.0 ], [ %ctr_V_1, %4 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i"/></StgValue>
</operation>

<operation id="215" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="216" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2  %exitcond10 = icmp eq i36 %p_014_0_i, %tmp_13

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="217" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %ctr_V_1 = add i36 %p_014_0_i, 1

]]></Node>
<StgValue><ssdm name="ctr_V_1"/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond10, label %delay.exit.0, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_1_load = load volatile i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name="dummy_1_load"/></StgValue>
</operation>

<operation id="220" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_1_load, i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit.0:1  %out_req95 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req95"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="223" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit.0:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 2, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="224" st_id="25" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.0:3  %out_resp96 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp96"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="225" st_id="26" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.0:3  %out_resp96 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp96"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="226" st_id="27" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.0:3  %out_resp96 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp96"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="227" st_id="28" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.0:3  %out_resp96 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp96"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="228" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit.0:0  %rend2_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="rend2_0"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.0:3  %out_resp96 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp96"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
delay.exit.0:4  %res_assign_load_4 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_4"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit.0:5  %rbegin3_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_1"/></StgValue>
</operation>

<operation id="232" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit.0:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="8">
<![CDATA[
delay.exit.0:7  %tmp_14 = zext i8 %res_assign_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="234" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
delay.exit.0:8  %tmp_15 = zext i8 %dc1_assign_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="235" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit.0:9  %tmp_16 = mul i16 %tmp_15, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="236" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="34" op_0_bw="16">
<![CDATA[
delay.exit.0:10  %zext4_cast = zext i16 %tmp_16 to i34

]]></Node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="237" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit.0:11  %mul4 = mul i34 %zext4_cast, 83887

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="238" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit.0:12  %tmp_17 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul4, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="239" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="11">
<![CDATA[
delay.exit.0:13  %tmp_18 = sext i11 %tmp_17 to i16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="240" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="36" op_0_bw="16">
<![CDATA[
delay.exit.0:14  %tmp_19 = zext i16 %tmp_18 to i36

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="241" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
delay.exit.0:15  %tmp_20 = mul i36 %tmp_19, 100000000

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="242" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="73" op_0_bw="36">
<![CDATA[
delay.exit.0:16  %zext5_cast = zext i36 %tmp_20 to i73

]]></Node>
<StgValue><ssdm name="zext5_cast"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
delay.exit.0:17  %mul5 = mul i73 %zext5_cast, 70368744178

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="244" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="26" op_0_bw="26" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit.0:18  %tmp_21 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul5, i32 46, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
delay.exit.0:19  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="246" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i7_1 = phi i26 [ 0, %delay.exit.0 ], [ %ctr_V_s, %7 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i7_1"/></StgValue>
</operation>

<operation id="247" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="248" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:2  %exitcond9 = icmp eq i26 %p_014_0_i7_1, %tmp_21

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="249" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %ctr_V_s = add i26 %p_014_0_i7_1, 1

]]></Node>
<StgValue><ssdm name="ctr_V_s"/></StgValue>
</operation>

<operation id="250" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond9, label %delay.exit8.1, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_load_1 = load volatile i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name="dummy_load_1"/></StgValue>
</operation>

<operation id="252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_load_1, i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit8.1:0  %rend4_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3_1) nounwind

]]></Node>
<StgValue><ssdm name="rend4_1"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit8.1:1  %out_req89 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req89"/></StgValue>
</operation>

<operation id="256" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.1:4  %res_assign_load_5 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="257" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit8.1:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.1:5  %res_assign_load_6 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_6"/></StgValue>
</operation>

<operation id="259" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="8">
<![CDATA[
delay.exit8.1:9  %tmp_23 = zext i8 %res_assign_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="260" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit8.1:10  %tmp_24 = mul i16 %tmp_23, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="261" st_id="32" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.1:3  %out_resp90 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp90"/></StgValue>
</operation>

<operation id="262" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="34" op_0_bw="16">
<![CDATA[
delay.exit8.1:11  %zext6_cast = zext i16 %tmp_24 to i34

]]></Node>
<StgValue><ssdm name="zext6_cast"/></StgValue>
</operation>

<operation id="263" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit8.1:12  %mul6 = mul i34 %zext6_cast, 83887

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="264" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.1:13  %tmp_25 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul6, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="265" st_id="33" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.1:3  %out_resp90 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp90"/></StgValue>
</operation>

<operation id="266" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="8">
<![CDATA[
delay.exit8.1:8  %tmp_22 = zext i8 %res_assign_load_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="267" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
delay.exit8.1:14  %tmp_26 = sub i11 %tmp_22, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="268" st_id="34" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.1:3  %out_resp90 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp90"/></StgValue>
</operation>

<operation id="269" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="39" op_0_bw="11">
<![CDATA[
delay.exit8.1:15  %tmp_27_cast = sext i11 %tmp_26 to i39

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="270" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
delay.exit8.1:16  %tmp_27 = mul i39 %tmp_27_cast, 100000000

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="271" st_id="35" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.1:3  %out_resp90 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp90"/></StgValue>
</operation>

<operation id="272" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="45" op_0_bw="39">
<![CDATA[
delay.exit8.1:17  %tmp_28_cast = sext i39 %tmp_27 to i45

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="273" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="91" op_0_bw="45">
<![CDATA[
delay.exit8.1:18  %zext7_cast = zext i45 %tmp_28_cast to i91

]]></Node>
<StgValue><ssdm name="zext7_cast"/></StgValue>
</operation>

<operation id="274" st_id="35" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.1:19  %mul7 = mul i91 %zext7_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="275" st_id="36" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.1:3  %out_resp90 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp90"/></StgValue>
</operation>

<operation id="276" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit8.1:6  %rbegin1_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1_1"/></StgValue>
</operation>

<operation id="277" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit8.1:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="36" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.1:19  %mul7 = mul i91 %zext7_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="279" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="36" op_0_bw="36" op_1_bw="91" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.1:20  %tmp_28 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul7, i32 55, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="280" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
delay.exit8.1:21  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="281" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i_1 = phi i36 [ 0, %delay.exit8.1 ], [ %ctr_V_1_1, %8 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i_1"/></StgValue>
</operation>

<operation id="282" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="283" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2  %exitcond8 = icmp eq i36 %p_014_0_i_1, %tmp_28

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="284" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %ctr_V_1_1 = add i36 %p_014_0_i_1, 1

]]></Node>
<StgValue><ssdm name="ctr_V_1_1"/></StgValue>
</operation>

<operation id="285" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond8, label %delay.exit.1, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_1_load_1 = load volatile i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name="dummy_1_load_1"/></StgValue>
</operation>

<operation id="287" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_1_load_1, i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit.1:1  %out_req91 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req91"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="290" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit.1:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 4, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="291" st_id="39" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.1:3  %out_resp92 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp92"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="292" st_id="40" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.1:3  %out_resp92 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp92"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="293" st_id="41" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.1:3  %out_resp92 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp92"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="294" st_id="42" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.1:3  %out_resp92 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp92"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="295" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit.1:0  %rend2_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1_1) nounwind

]]></Node>
<StgValue><ssdm name="rend2_1"/></StgValue>
</operation>

<operation id="296" st_id="43" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.1:3  %out_resp92 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp92"/></StgValue>
</operation>

<operation id="297" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8">
<![CDATA[
delay.exit.1:4  %res_assign_load_7 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_7"/></StgValue>
</operation>

<operation id="298" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit.1:5  %rbegin3_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_2"/></StgValue>
</operation>

<operation id="299" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit.1:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="8">
<![CDATA[
delay.exit.1:7  %tmp_29 = zext i8 %res_assign_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="301" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="8">
<![CDATA[
delay.exit.1:8  %tmp_30 = zext i8 %dc2_assign_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="302" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit.1:9  %tmp_31 = mul i16 %tmp_30, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="303" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="34" op_0_bw="16">
<![CDATA[
delay.exit.1:10  %zext8_cast = zext i16 %tmp_31 to i34

]]></Node>
<StgValue><ssdm name="zext8_cast"/></StgValue>
</operation>

<operation id="304" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit.1:11  %mul8 = mul i34 %zext8_cast, 83887

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="305" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit.1:12  %tmp_32 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul8, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="306" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="11">
<![CDATA[
delay.exit.1:13  %tmp_33 = sext i11 %tmp_32 to i16

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="307" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="36" op_0_bw="16">
<![CDATA[
delay.exit.1:14  %tmp_34 = zext i16 %tmp_33 to i36

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="308" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
delay.exit.1:15  %tmp_35 = mul i36 %tmp_34, 100000000

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="309" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="73" op_0_bw="36">
<![CDATA[
delay.exit.1:16  %zext9_cast = zext i36 %tmp_35 to i73

]]></Node>
<StgValue><ssdm name="zext9_cast"/></StgValue>
</operation>

<operation id="310" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
delay.exit.1:17  %mul9 = mul i73 %zext9_cast, 70368744178

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="311" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="26" op_0_bw="26" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit.1:18  %tmp_36 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul9, i32 46, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="312" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
delay.exit.1:19  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="313" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i7_2 = phi i26 [ 0, %delay.exit.1 ], [ %ctr_V_2, %11 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i7_2"/></StgValue>
</operation>

<operation id="314" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="315" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:2  %exitcond7 = icmp eq i26 %p_014_0_i7_2, %tmp_36

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="316" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %ctr_V_2 = add i26 %p_014_0_i7_2, 1

]]></Node>
<StgValue><ssdm name="ctr_V_2"/></StgValue>
</operation>

<operation id="317" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond7, label %delay.exit8.2, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_load_2 = load volatile i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name="dummy_load_2"/></StgValue>
</operation>

<operation id="319" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_load_2, i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit8.2:0  %rend4_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3_2) nounwind

]]></Node>
<StgValue><ssdm name="rend4_2"/></StgValue>
</operation>

<operation id="322" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit8.2:1  %out_req85 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req85"/></StgValue>
</operation>

<operation id="323" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.2:4  %res_assign_load_8 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="324" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit8.2:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.2:5  %res_assign_load_9 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_9"/></StgValue>
</operation>

<operation id="326" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="8">
<![CDATA[
delay.exit8.2:9  %tmp_38 = zext i8 %res_assign_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="327" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit8.2:10  %tmp_39 = mul i16 %tmp_38, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="328" st_id="46" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.2:3  %out_resp86 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp86"/></StgValue>
</operation>

<operation id="329" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="34" op_0_bw="16">
<![CDATA[
delay.exit8.2:11  %zext10_cast = zext i16 %tmp_39 to i34

]]></Node>
<StgValue><ssdm name="zext10_cast"/></StgValue>
</operation>

<operation id="330" st_id="46" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit8.2:12  %mul10 = mul i34 %zext10_cast, 83887

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="331" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.2:13  %tmp_40 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul10, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="332" st_id="47" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.2:3  %out_resp86 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp86"/></StgValue>
</operation>

<operation id="333" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="8">
<![CDATA[
delay.exit8.2:8  %tmp_37 = zext i8 %res_assign_load_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="334" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
delay.exit8.2:14  %tmp_41 = sub i11 %tmp_37, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="335" st_id="48" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.2:3  %out_resp86 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp86"/></StgValue>
</operation>

<operation id="336" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="39" op_0_bw="11">
<![CDATA[
delay.exit8.2:15  %tmp_42_cast = sext i11 %tmp_41 to i39

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="337" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
delay.exit8.2:16  %tmp_42 = mul i39 %tmp_42_cast, 100000000

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="338" st_id="49" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.2:3  %out_resp86 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp86"/></StgValue>
</operation>

<operation id="339" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="45" op_0_bw="39">
<![CDATA[
delay.exit8.2:17  %tmp_43_cast = sext i39 %tmp_42 to i45

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="340" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="91" op_0_bw="45">
<![CDATA[
delay.exit8.2:18  %zext11_cast = zext i45 %tmp_43_cast to i91

]]></Node>
<StgValue><ssdm name="zext11_cast"/></StgValue>
</operation>

<operation id="341" st_id="49" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.2:19  %mul11 = mul i91 %zext11_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="342" st_id="50" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.2:3  %out_resp86 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp86"/></StgValue>
</operation>

<operation id="343" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit8.2:6  %rbegin1_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1_2"/></StgValue>
</operation>

<operation id="344" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit8.2:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="50" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.2:19  %mul11 = mul i91 %zext11_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="346" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="36" op_0_bw="36" op_1_bw="91" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.2:20  %tmp_43 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul11, i32 55, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="347" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
delay.exit8.2:21  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="348" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i_2 = phi i36 [ 0, %delay.exit8.2 ], [ %ctr_V_1_2, %12 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i_2"/></StgValue>
</operation>

<operation id="349" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="350" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2  %exitcond6 = icmp eq i36 %p_014_0_i_2, %tmp_43

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="351" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %ctr_V_1_2 = add i36 %p_014_0_i_2, 1

]]></Node>
<StgValue><ssdm name="ctr_V_1_2"/></StgValue>
</operation>

<operation id="352" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6, label %delay.exit.2, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_1_load_2 = load volatile i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name="dummy_1_load_2"/></StgValue>
</operation>

<operation id="354" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_1_load_2, i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit.2:1  %out_req87 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req87"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="357" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit.2:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 8, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="358" st_id="53" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.2:3  %out_resp88 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp88"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="359" st_id="54" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.2:3  %out_resp88 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp88"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="360" st_id="55" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.2:3  %out_resp88 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp88"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="361" st_id="56" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.2:3  %out_resp88 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp88"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="362" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit.2:0  %rend2_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1_2) nounwind

]]></Node>
<StgValue><ssdm name="rend2_2"/></StgValue>
</operation>

<operation id="363" st_id="57" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.2:3  %out_resp88 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp88"/></StgValue>
</operation>

<operation id="364" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8">
<![CDATA[
delay.exit.2:4  %res_assign_load_10 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_10"/></StgValue>
</operation>

<operation id="365" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit.2:5  %rbegin3_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_3"/></StgValue>
</operation>

<operation id="366" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit.2:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="8">
<![CDATA[
delay.exit.2:7  %tmp_44 = zext i8 %res_assign_load_10 to i16

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="368" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="8">
<![CDATA[
delay.exit.2:8  %tmp_45 = zext i8 %dc3_assign_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="369" st_id="57" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit.2:9  %tmp_46 = mul i16 %tmp_45, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="370" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="34" op_0_bw="16">
<![CDATA[
delay.exit.2:10  %zext12_cast = zext i16 %tmp_46 to i34

]]></Node>
<StgValue><ssdm name="zext12_cast"/></StgValue>
</operation>

<operation id="371" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit.2:11  %mul12 = mul i34 %zext12_cast, 83887

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="372" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit.2:12  %tmp_47 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul12, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="373" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="11">
<![CDATA[
delay.exit.2:13  %tmp_48 = sext i11 %tmp_47 to i16

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="374" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="36" op_0_bw="16">
<![CDATA[
delay.exit.2:14  %tmp_49 = zext i16 %tmp_48 to i36

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="375" st_id="57" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
delay.exit.2:15  %tmp_50 = mul i36 %tmp_49, 100000000

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="376" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="73" op_0_bw="36">
<![CDATA[
delay.exit.2:16  %zext13_cast = zext i36 %tmp_50 to i73

]]></Node>
<StgValue><ssdm name="zext13_cast"/></StgValue>
</operation>

<operation id="377" st_id="57" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
delay.exit.2:17  %mul13 = mul i73 %zext13_cast, 70368744178

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="378" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="26" op_0_bw="26" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit.2:18  %tmp_51 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul13, i32 46, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="379" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
delay.exit.2:19  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="380" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i7_3 = phi i26 [ 0, %delay.exit.2 ], [ %ctr_V_3, %15 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i7_3"/></StgValue>
</operation>

<operation id="381" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="382" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:2  %exitcond5 = icmp eq i26 %p_014_0_i7_3, %tmp_51

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="383" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %ctr_V_3 = add i26 %p_014_0_i7_3, 1

]]></Node>
<StgValue><ssdm name="ctr_V_3"/></StgValue>
</operation>

<operation id="384" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %delay.exit8.3, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_load_3 = load volatile i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name="dummy_load_3"/></StgValue>
</operation>

<operation id="386" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_load_3, i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit8.3:0  %rend4_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3_3) nounwind

]]></Node>
<StgValue><ssdm name="rend4_3"/></StgValue>
</operation>

<operation id="389" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit8.3:1  %out_req81 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req81"/></StgValue>
</operation>

<operation id="390" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.3:4  %res_assign_load_11 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_11"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="391" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit8.3:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.3:5  %res_assign_load_12 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_12"/></StgValue>
</operation>

<operation id="393" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
delay.exit8.3:9  %tmp_53 = zext i8 %res_assign_load_12 to i16

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="394" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit8.3:10  %tmp_54 = mul i16 %tmp_53, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="395" st_id="60" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.3:3  %out_resp82 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp82"/></StgValue>
</operation>

<operation id="396" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="34" op_0_bw="16">
<![CDATA[
delay.exit8.3:11  %zext14_cast = zext i16 %tmp_54 to i34

]]></Node>
<StgValue><ssdm name="zext14_cast"/></StgValue>
</operation>

<operation id="397" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit8.3:12  %mul14 = mul i34 %zext14_cast, 83887

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="398" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.3:13  %tmp_55 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul14, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="399" st_id="61" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.3:3  %out_resp82 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp82"/></StgValue>
</operation>

<operation id="400" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="8">
<![CDATA[
delay.exit8.3:8  %tmp_52 = zext i8 %res_assign_load_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="401" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
delay.exit8.3:14  %tmp_56 = sub i11 %tmp_52, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="402" st_id="62" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.3:3  %out_resp82 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp82"/></StgValue>
</operation>

<operation id="403" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="39" op_0_bw="11">
<![CDATA[
delay.exit8.3:15  %tmp_57_cast = sext i11 %tmp_56 to i39

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="404" st_id="62" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
delay.exit8.3:16  %tmp_57 = mul i39 %tmp_57_cast, 100000000

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="405" st_id="63" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.3:3  %out_resp82 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp82"/></StgValue>
</operation>

<operation id="406" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="45" op_0_bw="39">
<![CDATA[
delay.exit8.3:17  %tmp_58_cast = sext i39 %tmp_57 to i45

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="407" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="91" op_0_bw="45">
<![CDATA[
delay.exit8.3:18  %zext15_cast = zext i45 %tmp_58_cast to i91

]]></Node>
<StgValue><ssdm name="zext15_cast"/></StgValue>
</operation>

<operation id="408" st_id="63" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.3:19  %mul15 = mul i91 %zext15_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="409" st_id="64" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.3:3  %out_resp82 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp82"/></StgValue>
</operation>

<operation id="410" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit8.3:6  %rbegin1_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1_3"/></StgValue>
</operation>

<operation id="411" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit8.3:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="64" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.3:19  %mul15 = mul i91 %zext15_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="413" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="36" op_0_bw="36" op_1_bw="91" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.3:20  %tmp_58 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul15, i32 55, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="414" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
delay.exit8.3:21  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="415" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i_3 = phi i36 [ 0, %delay.exit8.3 ], [ %ctr_V_1_3, %16 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i_3"/></StgValue>
</operation>

<operation id="416" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="417" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2  %exitcond4 = icmp eq i36 %p_014_0_i_3, %tmp_58

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="418" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %ctr_V_1_3 = add i36 %p_014_0_i_3, 1

]]></Node>
<StgValue><ssdm name="ctr_V_1_3"/></StgValue>
</operation>

<operation id="419" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %delay.exit.3, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_1_load_3 = load volatile i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name="dummy_1_load_3"/></StgValue>
</operation>

<operation id="421" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_1_load_3, i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit.3:1  %out_req83 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req83"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="424" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit.3:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 16, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="425" st_id="67" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.3:3  %out_resp84 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp84"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="426" st_id="68" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.3:3  %out_resp84 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp84"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="427" st_id="69" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.3:3  %out_resp84 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp84"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="428" st_id="70" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.3:3  %out_resp84 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp84"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="429" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit.3:0  %rend2_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1_3) nounwind

]]></Node>
<StgValue><ssdm name="rend2_3"/></StgValue>
</operation>

<operation id="430" st_id="71" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.3:3  %out_resp84 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp84"/></StgValue>
</operation>

<operation id="431" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8">
<![CDATA[
delay.exit.3:4  %res_assign_load_13 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_13"/></StgValue>
</operation>

<operation id="432" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit.3:5  %rbegin3_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_4"/></StgValue>
</operation>

<operation id="433" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit.3:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="8">
<![CDATA[
delay.exit.3:7  %tmp_59 = zext i8 %res_assign_load_13 to i16

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="435" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="8">
<![CDATA[
delay.exit.3:8  %tmp_60 = zext i8 %dc4_assign_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="436" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit.3:9  %tmp_61 = mul i16 %tmp_60, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="437" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="34" op_0_bw="16">
<![CDATA[
delay.exit.3:10  %zext16_cast = zext i16 %tmp_61 to i34

]]></Node>
<StgValue><ssdm name="zext16_cast"/></StgValue>
</operation>

<operation id="438" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit.3:11  %mul16 = mul i34 %zext16_cast, 83887

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="439" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit.3:12  %tmp_62 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul16, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="440" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="11">
<![CDATA[
delay.exit.3:13  %tmp_63 = sext i11 %tmp_62 to i16

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="441" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="36" op_0_bw="16">
<![CDATA[
delay.exit.3:14  %tmp_64 = zext i16 %tmp_63 to i36

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="442" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
delay.exit.3:15  %tmp_65 = mul i36 %tmp_64, 100000000

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="443" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="73" op_0_bw="36">
<![CDATA[
delay.exit.3:16  %zext17_cast = zext i36 %tmp_65 to i73

]]></Node>
<StgValue><ssdm name="zext17_cast"/></StgValue>
</operation>

<operation id="444" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
delay.exit.3:17  %mul17 = mul i73 %zext17_cast, 70368744178

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="445" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="26" op_0_bw="26" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit.3:18  %tmp_66 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul17, i32 46, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="446" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
delay.exit.3:19  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="447" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i7_4 = phi i26 [ 0, %delay.exit.3 ], [ %ctr_V_4, %19 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i7_4"/></StgValue>
</operation>

<operation id="448" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="449" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:2  %exitcond3 = icmp eq i26 %p_014_0_i7_4, %tmp_66

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="450" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %ctr_V_4 = add i26 %p_014_0_i7_4, 1

]]></Node>
<StgValue><ssdm name="ctr_V_4"/></StgValue>
</operation>

<operation id="451" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %delay.exit8.4, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_load_4 = load volatile i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name="dummy_load_4"/></StgValue>
</operation>

<operation id="453" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_load_4, i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit8.4:0  %rend4_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3_4) nounwind

]]></Node>
<StgValue><ssdm name="rend4_4"/></StgValue>
</operation>

<operation id="456" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit8.4:1  %out_req77 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req77"/></StgValue>
</operation>

<operation id="457" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.4:4  %res_assign_load_14 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_14"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="458" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit8.4:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.4:5  %res_assign_load_15 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_15"/></StgValue>
</operation>

<operation id="460" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="8">
<![CDATA[
delay.exit8.4:9  %tmp_68 = zext i8 %res_assign_load_15 to i16

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="461" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit8.4:10  %tmp_69 = mul i16 %tmp_68, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="462" st_id="74" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.4:3  %out_resp78 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp78"/></StgValue>
</operation>

<operation id="463" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="34" op_0_bw="16">
<![CDATA[
delay.exit8.4:11  %zext18_cast = zext i16 %tmp_69 to i34

]]></Node>
<StgValue><ssdm name="zext18_cast"/></StgValue>
</operation>

<operation id="464" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit8.4:12  %mul18 = mul i34 %zext18_cast, 83887

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="465" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.4:13  %tmp_70 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul18, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="466" st_id="75" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.4:3  %out_resp78 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp78"/></StgValue>
</operation>

<operation id="467" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="8">
<![CDATA[
delay.exit8.4:8  %tmp_67 = zext i8 %res_assign_load_14 to i11

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="468" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
delay.exit8.4:14  %tmp_71 = sub i11 %tmp_67, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="469" st_id="76" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.4:3  %out_resp78 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp78"/></StgValue>
</operation>

<operation id="470" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="39" op_0_bw="11">
<![CDATA[
delay.exit8.4:15  %tmp_72_cast = sext i11 %tmp_71 to i39

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="471" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
delay.exit8.4:16  %tmp_72 = mul i39 %tmp_72_cast, 100000000

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="472" st_id="77" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.4:3  %out_resp78 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp78"/></StgValue>
</operation>

<operation id="473" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="45" op_0_bw="39">
<![CDATA[
delay.exit8.4:17  %tmp_73_cast = sext i39 %tmp_72 to i45

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="474" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="91" op_0_bw="45">
<![CDATA[
delay.exit8.4:18  %zext19_cast = zext i45 %tmp_73_cast to i91

]]></Node>
<StgValue><ssdm name="zext19_cast"/></StgValue>
</operation>

<operation id="475" st_id="77" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.4:19  %mul19 = mul i91 %zext19_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="476" st_id="78" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.4:3  %out_resp78 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp78"/></StgValue>
</operation>

<operation id="477" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit8.4:6  %rbegin1_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1_4"/></StgValue>
</operation>

<operation id="478" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit8.4:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="78" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.4:19  %mul19 = mul i91 %zext19_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="480" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="36" op_0_bw="36" op_1_bw="91" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.4:20  %tmp_73 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul19, i32 55, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="481" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
delay.exit8.4:21  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="482" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i_4 = phi i36 [ 0, %delay.exit8.4 ], [ %ctr_V_1_4, %20 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i_4"/></StgValue>
</operation>

<operation id="483" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="484" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2  %exitcond2 = icmp eq i36 %p_014_0_i_4, %tmp_73

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="485" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %ctr_V_1_4 = add i36 %p_014_0_i_4, 1

]]></Node>
<StgValue><ssdm name="ctr_V_1_4"/></StgValue>
</operation>

<operation id="486" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %delay.exit.4, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_1_load_4 = load volatile i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name="dummy_1_load_4"/></StgValue>
</operation>

<operation id="488" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_1_load_4, i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit.4:1  %out_req79 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req79"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="491" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit.4:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 32, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="492" st_id="81" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.4:3  %out_resp80 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp80"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="493" st_id="82" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.4:3  %out_resp80 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp80"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="494" st_id="83" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.4:3  %out_resp80 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp80"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="495" st_id="84" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.4:3  %out_resp80 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp80"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="496" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit.4:0  %rend2_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1_4) nounwind

]]></Node>
<StgValue><ssdm name="rend2_4"/></StgValue>
</operation>

<operation id="497" st_id="85" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit.4:3  %out_resp80 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp80"/></StgValue>
</operation>

<operation id="498" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8">
<![CDATA[
delay.exit.4:4  %res_assign_load_16 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_16"/></StgValue>
</operation>

<operation id="499" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit.4:5  %rbegin3_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_5"/></StgValue>
</operation>

<operation id="500" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit.4:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="8">
<![CDATA[
delay.exit.4:7  %tmp_74 = zext i8 %res_assign_load_16 to i16

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="502" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="8">
<![CDATA[
delay.exit.4:8  %tmp_75 = zext i8 %dc5_assign_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="503" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit.4:9  %tmp_76 = mul i16 %tmp_75, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="504" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="34" op_0_bw="16">
<![CDATA[
delay.exit.4:10  %zext20_cast = zext i16 %tmp_76 to i34

]]></Node>
<StgValue><ssdm name="zext20_cast"/></StgValue>
</operation>

<operation id="505" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit.4:11  %mul20 = mul i34 %zext20_cast, 83887

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="506" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit.4:12  %tmp_77 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul20, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="507" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="11">
<![CDATA[
delay.exit.4:13  %tmp_78 = sext i11 %tmp_77 to i16

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="508" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="36" op_0_bw="16">
<![CDATA[
delay.exit.4:14  %tmp_79 = zext i16 %tmp_78 to i36

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="509" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
delay.exit.4:15  %tmp_80 = mul i36 %tmp_79, 100000000

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="510" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="73" op_0_bw="36">
<![CDATA[
delay.exit.4:16  %zext21_cast = zext i36 %tmp_80 to i73

]]></Node>
<StgValue><ssdm name="zext21_cast"/></StgValue>
</operation>

<operation id="511" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
delay.exit.4:17  %mul21 = mul i73 %zext21_cast, 70368744178

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="512" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="26" op_0_bw="26" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit.4:18  %tmp_81 = call i26 @_ssdm_op_PartSelect.i26.i73.i32.i32(i73 %mul21, i32 46, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="513" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
delay.exit.4:19  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="514" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i7_5 = phi i26 [ 0, %delay.exit.4 ], [ %ctr_V_5, %23 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i7_5"/></StgValue>
</operation>

<operation id="515" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65000000, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="516" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:2  %exitcond1 = icmp eq i26 %p_014_0_i7_5, %tmp_81

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="517" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %ctr_V_5 = add i26 %p_014_0_i7_5, 1

]]></Node>
<StgValue><ssdm name="ctr_V_5"/></StgValue>
</operation>

<operation id="518" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %delay.exit8.5, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_load_5 = load volatile i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name="dummy_load_5"/></StgValue>
</operation>

<operation id="520" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_load_5, i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit8.5:0  %rend4_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin3_5) nounwind

]]></Node>
<StgValue><ssdm name="rend4_5"/></StgValue>
</operation>

<operation id="523" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
delay.exit8.5:1  %out_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_r, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="out_req"/></StgValue>
</operation>

<operation id="524" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.5:4  %res_assign_load_17 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_17"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="525" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
delay.exit8.5:2  call void @_ssdm_op_Write.m_axi.volatile.i8P(i8* %out_r, i8 0, i1 true) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8">
<![CDATA[
delay.exit8.5:5  %res_assign_load_18 = load volatile i8* %res_assign, align 1

]]></Node>
<StgValue><ssdm name="res_assign_load_18"/></StgValue>
</operation>

<operation id="527" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="8">
<![CDATA[
delay.exit8.5:9  %tmp_83 = zext i8 %res_assign_load_18 to i16

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="528" st_id="87" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
delay.exit8.5:10  %tmp_84 = mul i16 %tmp_83, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="529" st_id="88" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.5:3  %out_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp"/></StgValue>
</operation>

<operation id="530" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="34" op_0_bw="16">
<![CDATA[
delay.exit8.5:11  %zext22_cast = zext i16 %tmp_84 to i34

]]></Node>
<StgValue><ssdm name="zext22_cast"/></StgValue>
</operation>

<operation id="531" st_id="88" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
delay.exit8.5:12  %mul22 = mul i34 %zext22_cast, 83887

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="532" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="11" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.5:13  %tmp_85 = call i11 @_ssdm_op_PartSelect.i11.i34.i32.i32(i34 %mul22, i32 23, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="533" st_id="89" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.5:3  %out_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp"/></StgValue>
</operation>

<operation id="534" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="8">
<![CDATA[
delay.exit8.5:8  %tmp_82 = zext i8 %res_assign_load_17 to i11

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="535" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
delay.exit8.5:14  %tmp_86 = sub i11 %tmp_82, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="536" st_id="90" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.5:3  %out_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp"/></StgValue>
</operation>

<operation id="537" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="39" op_0_bw="11">
<![CDATA[
delay.exit8.5:15  %tmp_87_cast = sext i11 %tmp_86 to i39

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="538" st_id="90" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
delay.exit8.5:16  %tmp_87 = mul i39 %tmp_87_cast, 100000000

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="539" st_id="91" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.5:3  %out_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp"/></StgValue>
</operation>

<operation id="540" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="45" op_0_bw="39">
<![CDATA[
delay.exit8.5:17  %tmp_88_cast = sext i39 %tmp_87 to i45

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="541" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="91" op_0_bw="45">
<![CDATA[
delay.exit8.5:18  %zext23_cast = zext i45 %tmp_88_cast to i91

]]></Node>
<StgValue><ssdm name="zext23_cast"/></StgValue>
</operation>

<operation id="542" st_id="91" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.5:19  %mul23 = mul i91 %zext23_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="543" st_id="92" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
delay.exit8.5:3  %out_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_r) nounwind

]]></Node>
<StgValue><ssdm name="out_resp"/></StgValue>
</operation>

<operation id="544" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
delay.exit8.5:6  %rbegin1_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @delay_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1_5"/></StgValue>
</operation>

<operation id="545" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
delay.exit8.5:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="92" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="91" op_0_bw="91" op_1_bw="91">
<![CDATA[
delay.exit8.5:19  %mul23 = mul i91 %zext23_cast, 36028797018964

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="547" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="36" op_0_bw="36" op_1_bw="91" op_2_bw="32" op_3_bw="32">
<![CDATA[
delay.exit8.5:20  %tmp_88 = call i36 @_ssdm_op_PartSelect.i36.i91.i32.i32(i91 %mul23, i32 55, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="548" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
delay.exit8.5:21  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="549" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i_5 = phi i36 [ 0, %delay.exit8.5 ], [ %ctr_V_1_5, %24 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i_5"/></StgValue>
</operation>

<operation id="550" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 18446744073709551, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="551" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
:2  %exitcond = icmp eq i36 %p_014_0_i_5, %tmp_88

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="552" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:3  %ctr_V_1_5 = add i36 %p_014_0_i_5, 1

]]></Node>
<StgValue><ssdm name="ctr_V_1_5"/></StgValue>
</operation>

<operation id="553" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %delay.exit.5, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_1_load_5 = load volatile i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name="dummy_1_load_5"/></StgValue>
</operation>

<operation id="555" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_1_load_5, i8* %dummy_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay.exit.5:0  %rend2_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @delay_OC_region_str, i32 %rbegin1_5) nounwind

]]></Node>
<StgValue><ssdm name="rend2_5"/></StgValue>
</operation>

<operation id="558" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0">
<![CDATA[
delay.exit.5:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
