# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_lenet5_func_synth.vhd" \
"../../../../../lenet58BitFloatMod.srcs/sim_1/imports/new/tb_lenet5.vhd" \

# Do not sort compile order
nosort
