// Seed: 4274432970
module module_2 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input wire id_7,
    output tri1 id_8,
    input uwire id_9,
    input wand id_10,
    output supply0 id_11
    , id_18,
    output tri0 id_12,
    input tri id_13,
    output tri1 id_14,
    input tri1 id_15,
    output tri1 id_16
);
  wire id_19;
  module_0(
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  assign id_11 = 1;
  assign id_8  = id_19;
endmodule
