;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 20, 212
	SLT -0, -24
	MOV -1, <-20
	SUB @21, 6
	SUB #12, @200
	JMZ <130, 9
	JMZ <130, 701
	SUB 1, <-1
	SPL -700, -606
	SPL -700, -606
	MOV -7, <-20
	SUB @127, 106
	MOV -7, <-20
	MOV 100, -100
	SLT 20, 212
	MOV -7, <-20
	SLT -0, -24
	SUB @-177, 706
	SUB @127, 106
	ADD 70, 60
	ADD 70, 60
	SPL 0, <402
	JMZ <130, 701
	SUB @127, 106
	SUB @121, 106
	SUB #12, @200
	SLT 20, 212
	SUB @121, 106
	SUB @121, 106
	SUB -7, <-104
	SUB -7, <-104
	SUB @121, 103
	SUB @127, 106
	ADD #200, <1
	SLT 20, 212
	SLT 20, 212
	SLT -0, -24
	JMZ <130, 9
	ADD 70, 60
	JMZ <130, 9
	ADD 70, 60
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
