// Seed: 1405582859
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input  wand id_3
);
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.type_5 = 0;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13, id_14, id_15;
endmodule
module module_2 (
    output tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output uwire id_9,
    output tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wor id_13
    , id_22,
    input tri id_14,
    input tri1 id_15,
    output supply0 id_16,
    output wand id_17,
    output wor id_18,
    input wor id_19,
    output supply0 id_20
);
  wor id_23 = 1;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_11,
      id_6
  );
endmodule
