gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Jan 21 2017 14:37:09
gem5 started Jan 21 2017 14:37:20
gem5 executing on artery
command line: build/X86_MESI_Two_Level_GPU/gem5.opt -d build/X86_MESI_Two_Level_GPU/tests/opt/quick/se_gpu/20.bh/x86/linux/gem5-gpu-ruby-MESI_Two_Level -re /home/joel/research/gem5/gem5-gpu-latest/gem5/tests/run.py build/X86_MESI_Two_Level_GPU/tests/opt/quick/se_gpu/20.bh/x86/linux/gem5-gpu-ruby-MESI_Two_Level

Warning: Only block size currently supported is 128B. Defaulting to 128.
Using template and command line options for gpgpusim.config
Creating system for GPU
Global frequency set at 1000000000000 ticks per second


        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   build/X86_MESI_Two_Level_GPU/tests/opt/quick/se_gpu/20.bh/x86/linux/gem5-gpu-ruby-MESI_Two_Level/config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    0 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1                     none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                       4 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_access_latency                   13 # Shared load buffer depth (default 13: Fermi, Maxwell = 21)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_cycle_sched_prio                    0 # Whether to cycle the priority of warp schedulers (default=false)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_fetch_decode_width                    2 # Number of instructions to fetch per cycle (default=2)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:256:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            1 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                 50000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:1400.0:700.0:1848.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 2
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:1400000000.000000:700000000.000000:1848000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000071428571429:0.00000000142857142857:0.00000000054112554113
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 4
GPGPU-Sim uArch:    0   1
GPGPU-Sim uArch:    2   3
GPGPU-Sim uArch:    4   5
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 4
GPGPU-Sim uArch:    0   1
GPGPU-Sim uArch:    2   3
GPGPU-Sim uArch:    4   5
GPGPU-Sim uArch: performance model initialization complete.
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
gem5 + GPGPU-Sim CUDA RT: __cudaRegisterFatBinary2(*fatCubin = 0x722e80, size = 69688)
gem5 + GPGPU-Sim CUDA RT: Touching parts/pages of the binary...
gem5 + GPGPU-Sim CUDA RT: magic: 518347265
gem5 + GPGPU-Sim CUDA RT: ident: main.cu
gem5 + GPGPU-Sim CUDA RT: elf: ELF3
gem5 + GPGPU-Sim CUDA RT: ptx[0] code hash = 1470
gem5 + GPGPU-Sim CUDA RT: ptx[0]->gpuProfileName: compute_20
GPGPU-Sim PTX: allocating global region for "stepd" from 0xdeadbef0 to 0xdeadbef4 (global memory space)
GPGPU-Sim PTX: allocating global region for "maxdepthd" from 0xdeadbef0 to 0xdeadbef4 (global memory space)
GPGPU-Sim PTX: allocating global region for "blkcntd" from 0xdeadbef0 to 0xdeadbef4 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20InitializationKernelPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding dominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: reconvergence points for _Z20InitializationKernelPi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20InitializationKernelPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20InitializationKernelPi'.
GPGPU-Sim PTX: allocating global region for "bottomd" from 0xdeadbef0 to 0xdeadbef4 (global memory space)
GPGPU-Sim PTX: allocating global region for "radiusd" from 0xdeadbef0 to 0xdeadbef4 (global memory space)
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36065_56_non_const_smaxx112" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36065_80_non_const_smaxy2160" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36065_104_non_const_smaxz4208" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36065_44_non_const_sminx6256" from 0x1800 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36065_68_non_const_sminy8304" from 0x2000 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36065_92_non_const_sminz10352" from 0x2800 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0d0 (_1.ptx:129) @%p1 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:166) mov.u64 %rd11, __cuda___cuda_local_var_36065_56_non_const_smaxx112;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x190 (_1.ptx:164) @%p2 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:166) mov.u64 %rd11, __cuda___cuda_local_var_36065_56_non_const_smaxx112;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x250 (_1.ptx:198) @%p3 bra $Lt_1_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (_1.ptx:236) shr.s32 %r10, %r5, 31;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x368 (_1.ptx:243) @%p4 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (_1.ptx:244) mov.u32 %r15, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x380 (_1.ptx:246) @%p5 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:396) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x460 (_1.ptx:282) @%p6 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:396) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x478 (_1.ptx:285) @%p7 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (_1.ptx:326) sub.f32 %f22, %f1, %f2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x568 (_1.ptx:323) @%p8 bra $Lt_1_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x570 (_1.ptx:326) sub.f32 %f22, %f1, %f2;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z12ClearKernel1iiPVi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding dominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: reconvergence points for _Z12ClearKernel1iiPVi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7e0 (_1.ptx:430) @%p2 bra $Lt_2_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x848 (_1.ptx:449) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x840 (_1.ptx:446) @%p3 bra $Lt_2_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x848 (_1.ptx:449) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ClearKernel1iiPVi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ClearKernel1iiPVi'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8f8 (_1.ptx:508) @%p1 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1110 (_1.ptx:901) mov.u64 %rd49, maxdepthd;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x938 (_1.ptx:518) @%p2 bra $Lt_3_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac0 (_1.ptx:601) mul.lo.s32 %r20, %r14, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa00 (_1.ptx:552) @!%p3 bra $Lt_3_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa18 (_1.ptx:560) setp.lt.f32 %p4, %f3, %f7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa20 (_1.ptx:561) @!%p4 bra $Lt_3_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa38 (_1.ptx:569) setp.lt.f32 %p5, %f4, %f9;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa40 (_1.ptx:570) @!%p5 bra $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:584) add.f32 %f18, %f2, %f17;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa60 (_1.ptx:577) bra.uni $Lt_3_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:584) add.f32 %f18, %f2, %f17;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xaa8 (_1.ptx:593) bra.uni $Lt_3_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac0 (_1.ptx:601) mul.lo.s32 %r20, %r14, 8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xaf8 (_1.ptx:608) @%p6 bra $Lt_3_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc78 (_1.ptx:686) mov.u32 %r26, -2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb90 (_1.ptx:635) @!%p7 bra $Lt_3_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:643) setp.gt.f32 %p8, %f7, %f26;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xbb0 (_1.ptx:644) @!%p8 bra $Lt_3_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc8 (_1.ptx:652) setp.gt.f32 %p9, %f9, %f25;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xbd0 (_1.ptx:653) @!%p9 bra $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe8 (_1.ptx:662) add.f32 %f27, %f17, %f27;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xc38 (_1.ptx:675) @%p10 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc40 (_1.ptx:677) mov.s32 %r17, %r23;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xc88 (_1.ptx:688) @%p11 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:880) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xcb8 (_1.ptx:696) @%p12 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:880) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xd00 (_1.ptx:707) @%p13 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:880) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xd28 (_1.ptx:715) bra.uni $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:880) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xd68 (_1.ptx:726) @%p14 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:880) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xdf0 (_1.ptx:749) @%p15 bra $Lt_3_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:760) mov.u32 %r46, -1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xe30 (_1.ptx:762) @%p16 bra $Lt_3_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe68 (_1.ptx:774) max.s32 %r39, %r43, %r39;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xf68 (_1.ptx:813) @!%p19 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf80 (_1.ptx:821) setp.gt.f32 %p20, %f7, %f26;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xf88 (_1.ptx:822) @!%p20 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa0 (_1.ptx:830) setp.gt.f32 %p21, %f9, %f25;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xfa8 (_1.ptx:831) @!%p21 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:840) add.f32 %f27, %f17, %f27;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1010 (_1.ptx:853) @%p22 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1018 (_1.ptx:855) mov.s32 %r17, %r23;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10b8 (_1.ptx:883) @%p23 bra $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f0 (_1.ptx:894) setp.lt.s32 %p24, %r7, %r8;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:895) @%p24 bra $Lt_3_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_1.ptx:896) bra.uni $Lt_3_18434;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1100 (_1.ptx:896) bra.uni $Lt_3_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1110 (_1.ptx:901) mov.u64 %rd49, maxdepthd;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z12ClearKernel2iPViPVf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding dominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: reconvergence points for _Z12ClearKernel2iPViPVf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11a8 (_1.ptx:939) @%p2 bra $Lt_4_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1238 (_1.ptx:964) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1230 (_1.ptx:961) @%p3 bra $Lt_4_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1238 (_1.ptx:964) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ClearKernel2iPViPVf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ClearKernel2iPViPVf'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36361_33_non_const_child12544" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36362_35_non_const_mass16640" from 0x1000 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: reconvergence points for _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12d8 (_1.ptx:1011) @%p2 bra $Lt_5_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:1172) mov.s32 %r15, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1328 (_1.ptx:1024) @!%p3 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1618 (_1.ptx:1165) add.s32 %r15, %r15, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x13a8 (_1.ptx:1046) @%p4 bra $Lt_5_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1428 (_1.ptx:1071) mov.u32 %r23, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13f0 (_1.ptx:1056) @!%p5 bra $Lt_5_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1428 (_1.ptx:1071) mov.u32 %r23, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x13f8 (_1.ptx:1058) bra.uni $Lt_5_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1428 (_1.ptx:1071) mov.u32 %r23, 8;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1420 (_1.ptx:1067) @%p6 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1428 (_1.ptx:1071) mov.u32 %r23, 8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1438 (_1.ptx:1073) @%p7 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1618 (_1.ptx:1165) add.s32 %r15, %r15, %r4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x14c8 (_1.ptx:1096) @%p8 bra $Lt_5_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1588 (_1.ptx:1136) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x14e8 (_1.ptx:1101) @%p9 bra $Lt_5_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1538 (_1.ptx:1121) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1518 (_1.ptx:1110) bra.uni $Lt_5_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1538 (_1.ptx:1121) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1598 (_1.ptx:1138) @%p10 bra $Lt_5_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a0 (_1.ptx:1140) mov.f32 %f13, %f5;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1630 (_1.ptx:1168) @%p11 bra $Lt_5_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:1172) mov.s32 %r15, %r12;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1658 (_1.ptx:1176) @%p12 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1660 (_1.ptx:1177) setp.gt.s32 %p13, %r12, %r13;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1668 (_1.ptx:1178) @%p13 bra $Lt_5_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b58 (_1.ptx:1415) exit;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x16b8 (_1.ptx:1190) @!%p14 bra $Lt_5_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae8 (_1.ptx:1394) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x16e0 (_1.ptx:1197) bra.uni $Lt_5_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae8 (_1.ptx:1394) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x16f8 (_1.ptx:1202) @%p15 bra $Lt_5_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1908 (_1.ptx:1304) mov.u32 %r34, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1778 (_1.ptx:1224) @%p16 bra $Lt_5_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d0 (_1.ptx:1242) add.u64 %rd45, %rd45, 4;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x17c0 (_1.ptx:1234) @!%p17 bra $Lt_5_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d0 (_1.ptx:1242) add.u64 %rd45, %rd45, 4;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x17e8 (_1.ptx:1245) @%p18 bra $Lt_5_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f0 (_1.ptx:1247) bra.uni $Lt_5_27650;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x17f0 (_1.ptx:1247) bra.uni $Lt_5_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1908 (_1.ptx:1304) mov.u32 %r34, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1840 (_1.ptx:1263) @%p19 bra $L_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1888 (_1.ptx:1279) mov.u32 %r33, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1868 (_1.ptx:1269) @!%p20 bra $L_5_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1888 (_1.ptx:1279) mov.u32 %r33, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1878 (_1.ptx:1273) bra.uni $L_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1888 (_1.ptx:1279) mov.u32 %r33, 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1898 (_1.ptx:1281) @%p21 bra $Lt_5_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f0 (_1.ptx:1299) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x18e0 (_1.ptx:1291) @!%p22 bra $Lt_5_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f0 (_1.ptx:1299) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1900 (_1.ptx:1301) @%p23 bra $Lt_5_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1908 (_1.ptx:1304) mov.u32 %r34, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1918 (_1.ptx:1306) @%p24 bra $Lt_5_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae8 (_1.ptx:1394) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x19a0 (_1.ptx:1328) @%p25 bra $Lt_5_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a60 (_1.ptx:1368) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x19c0 (_1.ptx:1333) @%p26 bra $Lt_5_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a10 (_1.ptx:1353) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x19f0 (_1.ptx:1342) bra.uni $Lt_5_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a10 (_1.ptx:1353) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1a70 (_1.ptx:1370) @%p27 bra $Lt_5_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a78 (_1.ptx:1372) mov.f32 %f13, %f5;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1b00 (_1.ptx:1397) @%p28 bra $Lt_5_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_1.ptx:1411) setp.le.s32 %p29, %r15, %r13;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1b50 (_1.ptx:1412) @%p29 bra $Lt_5_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b58 (_1.ptx:1415) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z10SortKerneliiPiS_PViS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding dominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: reconvergence points for _Z10SortKerneliiPiS_PViS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1bd0 (_1.ptx:1450) @%p1 bra $Lt_6_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db8 (_1.ptx:1541) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1461) @%p2 bra $Lt_6_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (_1.ptx:1537) setp.le.s32 %p7, %r1, %r13;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c78 (_1.ptx:1478) @%p3 bra $Lt_6_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (_1.ptx:1524) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c88 (_1.ptx:1481) @%p4 bra $Lt_6_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc8 (_1.ptx:1495) add.s32 %r20, %r20, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ce0 (_1.ptx:1498) @%p5 bra $Lt_6_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (_1.ptx:1524) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d28 (_1.ptx:1510) bra.uni $Lt_6_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (_1.ptx:1524) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1d80 (_1.ptx:1528) @%p6 bra $Lt_6_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d88 (_1.ptx:1531) sub.s32 %r13, %r13, %r4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1db0 (_1.ptx:1538) @%p7 bra $Lt_6_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db8 (_1.ptx:1541) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10SortKerneliiPiS_PViS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10SortKerneliiPiS_PViS_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36543_35_non_const_dq20904" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36542_62_non_const_node21928" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_36542_42_non_const_pos22952" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1dd8 (_1.ptx:1581) @%p1 bra $Lt_7_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_1.ptx:1664) mov.u64 %rd1, __cuda___cuda_local_var_36543_35_non_const_dq20904;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e50 (_1.ptx:1599) @%p2 bra $Lt_7_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f70 (_1.ptx:1643) mov.s32 %r15, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f50 (_1.ptx:1636) @%p3 bra $Lt_7_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f58 (_1.ptx:1637) bra.uni $Lt_7_11778;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f58 (_1.ptx:1637) bra.uni $Lt_7_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f70 (_1.ptx:1643) mov.s32 %r15, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1fe0 (_1.ptx:1657) @%p4 bra $Lt_7_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_1.ptx:1664) mov.u64 %rd1, __cuda___cuda_local_var_36543_35_non_const_dq20904;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2028 (_1.ptx:1670) @%p5 bra $Lt_7_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2748 (_1.ptx:1967) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2058 (_1.ptx:1676) @%p6 bra $Lt_7_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a0 (_1.ptx:1688) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x20e8 (_1.ptx:1699) @%p7 bra $Lt_7_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2748 (_1.ptx:1967) exit;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2208 (_1.ptx:1742) @!%p8 bra $Lt_7_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2258 (_1.ptx:1757) cvt.s64.s32 %rd54, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x22b0 (_1.ptx:1772) @%p9 bra $Lt_7_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (_1.ptx:1872) sub.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2300 (_1.ptx:1787) @%p10 bra $Lt_7_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (_1.ptx:1866) mov.u32 %r54, 7;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2388 (_1.ptx:1809) @%p11 bra $Lt_7_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (_1.ptx:1866) mov.u32 %r54, 7;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x23e8 (_1.ptx:1822) @%p14 bra $Lt_7_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (_1.ptx:1866) mov.u32 %r54, 7;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2440 (_1.ptx:1840) bra.uni $Lt_7_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (_1.ptx:1866) mov.u32 %r54, 7;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2448 (_1.ptx:1843) @!%p8 bra $Lt_7_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2470 (_1.ptx:1854) add.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2490 (_1.ptx:1859) bra.uni $Lt_7_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (_1.ptx:1866) mov.u32 %r54, 7;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x24b0 (_1.ptx:1868) @%p15 bra $Lt_7_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (_1.ptx:1872) sub.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x24d0 (_1.ptx:1875) @%p16 bra $Lt_7_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d8 (_1.ptx:1877) ld.volatile.global.s32 %r55, [stepd];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x24f0 (_1.ptx:1880) @%p17 bra $Lt_7_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b0 (_1.ptx:1943) mov.s32 %r66, %r4;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2740 (_1.ptx:1963) @%p18 bra $Lt_7_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2748 (_1.ptx:1967) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2790 (_1.ptx:2002) @%p1 bra $Lt_8_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a0 (_1.ptx:2084) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2998 (_1.ptx:2081) @%p2 bra $Lt_8_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a0 (_1.ptx:2084) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_68pJzK"
Running: cat _ptx_68pJzK | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Xltexi
GPGPU-Sim PTX: generating ptxinfo using "ptxas --gpu-name=sm_20 -v _ptx2_Xltexi --output-file  /dev/null 2> _ptx_68pJzKinfo"
GPGPU-Sim PTX: Kernel '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_' : regs=31, lmem=0, smem=0, cmem=144
GPGPU-Sim PTX: Kernel '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' : regs=24, lmem=0, smem=3072, cmem=180
GPGPU-Sim PTX: Kernel '_Z10SortKerneliiPiS_PViS_' : regs=19, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: Kernel '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_' : regs=29, lmem=0, smem=8192, cmem=112
GPGPU-Sim PTX: Kernel '_Z12ClearKernel2iPViPVf' : regs=11, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_' : regs=20, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z12ClearKernel1iiPVi' : regs=10, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' : regs=20, lmem=0, smem=12288, cmem=156
GPGPU-Sim PTX: Kernel '_Z20InitializationKernelPi' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_68pJzK _ptx2_Xltexi _ptx_68pJzKinfo"
GPGPU-Sim PTX registering global stepd hostVar to name mapping
GPGPU-Sim PTX registering global bottomd hostVar to name mapping
GPGPU-Sim PTX registering global maxdepthd hostVar to name mapping
GPGPU-Sim PTX registering global blkcntd hostVar to name mapping
GPGPU-Sim PTX registering global radiusd hostVar to name mapping
CUDA BarnesHut v3.1 [Fermi]
Copyright (c) 2013, Texas State University-San Marcos. All rights reserved.
configuration: 1024 bodies, 1 time steps
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
kernel '_Z20InitializationKernelPi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20InitializationKernelPi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z20InitializationKernelPi').
GPGPU-Sim uArch: GPU detected kernel '_Z20InitializationKernelPi' finished on shader 1.
kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(6,0,0) tid=(437,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(437,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(9,0,0) tid=(405,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,0,0) tid=(477,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(9,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,0,0) tid=(300,0,0)
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: GPU detected kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' finished on shader 2.
kernel '_Z12ClearKernel1iiPVi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(390,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,0,0) tid=(742,0,0)
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: GPU detected kernel '_Z12ClearKernel1iiPVi' finished on shader 3.
kernel '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(1,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_').
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_').
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(47,0,0)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 2 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim API:       1 :  stream operation kernel
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(436,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(1,0,0) tid=(411,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,0,0) tid=(334,0,0)
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_').
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_').
GPGPU-Sim uArch: GPU detected kernel '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_' finished on shader 2.
kernel '_Z12ClearKernel2iPViPVf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12ClearKernel2iPViPVf'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12ClearKernel2iPViPVf'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12ClearKernel2iPViPVf'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12ClearKernel2iPViPVf'
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z12ClearKernel2iPViPVf').
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z12ClearKernel2iPViPVf').
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z12ClearKernel2iPViPVf').
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z12ClearKernel2iPViPVf').
GPGPU-Sim uArch: GPU detected kernel '_Z12ClearKernel2iPViPVf' finished on shader 2.
kernel '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'
GPGPU-Sim uArch: CTA/core = 6, limited by: shmem
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(12,0,0) tid=(120,0,0)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_').
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_').
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 2392664 (ipc=47.9) sim_rate=170904 (inst/sec) elapsed = 0:0:00:14 / Sat Jan 21 14:37:35 2017
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_').
GPGPU-Sim uArch: GPU detected kernel '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_' finished on shader 1.
kernel '_Z10SortKerneliiPiS_PViS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z10SortKerneliiPiS_PViS_'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z10SortKerneliiPiS_PViS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z10SortKerneliiPiS_PViS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z10SortKerneliiPiS_PViS_'
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(18,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(21,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(17,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(19,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 2944121 (ipc=29.4) sim_rate=184007 (inst/sec) elapsed = 0:0:00:16 / Sat Jan 21 14:37:37 2017
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z10SortKerneliiPiS_PViS_').
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z10SortKerneliiPiS_PViS_').
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z10SortKerneliiPiS_PViS_').
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z10SortKerneliiPiS_PViS_').
GPGPU-Sim uArch: GPU detected kernel '_Z10SortKerneliiPiS_PViS_' finished on shader 2.
kernel '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(3,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(2,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(2,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(3,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(3,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(2,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(2,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(2,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,0,0) tid=(162,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(2,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(3,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(1,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(2,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(2,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(2,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 8640503 (ipc=57.6) sim_rate=360020 (inst/sec) elapsed = 0:0:00:24 / Sat Jan 21 14:37:45 2017
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,0,0) tid=(232,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(2,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(3,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(3,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(3,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(2,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(3,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(1,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(3,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(0,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(3,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(3,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(2,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(3,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(3,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(3,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(3,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(0,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(2,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(2,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(2,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(0,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(3,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(2,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(0,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 15171061 (ipc=75.9) sim_rate=474095 (inst/sec) elapsed = 0:0:00:32 / Sat Jan 21 14:37:53 2017
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(2,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(0,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(3,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(2,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(3,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(3,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(2,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(3,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(3,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(3,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(0,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(3,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(3,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(3,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(3,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(0,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(2,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(3,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(3,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(2,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(0,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1,0,0) tid=(216,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(3,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(2,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(3,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(3,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(2,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(3,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(2,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(3,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(2,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(0,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(3,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(2,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(3,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 21662960 (ipc=86.7) sim_rate=541574 (inst/sec) elapsed = 0:0:00:40 / Sat Jan 21 14:38:01 2017
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(3,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(2,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(3,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(2,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(3,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(2,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(2,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(0,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(2,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(2,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(3,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(3,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(1,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(1,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(0,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(0,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(1,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(2,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(1,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(3,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(2,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(1,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(3,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(1,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(3,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(1,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(3,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(3,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(3,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(1,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(2,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(3,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(2,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(3,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(0,0,0) tid=(84,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(0,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(0,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(1,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(0,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(3,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(2,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(2,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(3,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(1,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(2,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(2,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(2,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(2,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(0,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(1,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(3,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(1,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(1,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 28149877 (ipc=93.8) sim_rate=586455 (inst/sec) elapsed = 0:0:00:48 / Sat Jan 21 14:38:09 2017
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(3,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(2,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(0,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(1,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(1,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(2,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(1,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(2,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(1,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(1,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(2,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(2,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(2,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(2,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(1,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(2,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(1,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(3,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(2,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(3,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(3,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(2,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(3,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(2,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(2,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(0,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(0,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(3,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(0,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(0,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(1,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(3,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(1,0,0) tid=(232,0,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(0,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(3,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(3,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(2,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(0,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(0,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(3,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(2,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(2,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(2,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(0,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(0,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(1,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(2,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(3,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(0,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(1,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(3,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(2,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(2,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(2,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(0,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 34457187 (ipc=98.4) sim_rate=615306 (inst/sec) elapsed = 0:0:00:56 / Sat Jan 21 14:38:17 2017
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(1,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(3,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(3,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(0,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(3,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(2,0,0) tid=(228,0,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(3,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(3,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(1,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(1,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(3,0,0) tid=(232,0,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(2,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(2,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(1,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(1,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(3,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(2,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(2,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(1,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(2,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(2,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(2,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(3,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(2,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(1,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(3,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(2,0,0) tid=(228,0,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(3,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(3,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(2,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(3,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(3,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(3,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(1,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(2,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(1,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(1,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(1,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(1,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(3,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(3,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(1,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(2,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(1,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(1,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(2,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(1,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(1,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(2,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(2,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 400000  inst.: 40773603 (ipc=101.9) sim_rate=637087 (inst/sec) elapsed = 0:0:01:04 / Sat Jan 21 14:38:25 2017
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(1,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(1,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(0,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(2,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(0,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(2,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(3,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(2,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(2,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(0,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(2,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(3,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(1,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(3,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(0,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(3,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(1,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(3,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(2,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(0,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(0,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(1,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(2,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(2,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(1,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(3,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(2,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(2,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(0,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(0,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(1,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(2,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(0,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(2,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(2,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(2,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(1,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(3,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(2,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(3,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(2,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(3,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(1,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(3,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(2,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(3,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(1,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(1,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(3,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(0,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(3,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(0,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(3,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(0,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(3,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 47098724 (ipc=104.7) sim_rate=663362 (inst/sec) elapsed = 0:0:01:11 / Sat Jan 21 14:38:32 2017
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(1,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(3,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(3,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(1,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(3,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(3,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(3,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(1,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(1,0,0) tid=(130,0,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(1,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(3,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(3,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(1,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(3,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(2,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(2,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(3,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(3,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(3,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(2,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(3,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(1,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(2,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(3,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(3,0,0) tid=(142,0,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(2,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(2,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(3,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(3,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(1,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(3,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(1,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(0,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(1,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(1,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(2,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(3,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(3,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(3,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(2,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(0,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(2,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(3,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(1,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(3,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(3,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(0,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(2,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(3,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(1,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(1,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(0,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(1,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 52876020 (ipc=105.8) sim_rate=669316 (inst/sec) elapsed = 0:0:01:19 / Sat Jan 21 14:38:40 2017
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(3,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(2,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(1,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(3,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(2,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(3,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(3,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(1,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(3,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(2,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(0,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(3,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(3,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(1,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(3,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(1,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(1,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(1,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(0,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(2,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(1,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(2,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(2,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(2,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(2,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(1,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(2,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(1,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(1,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(2,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(2,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(1,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(2,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(0,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(2,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(1,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(2,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(1,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(2,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(2,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(2,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(2,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(1,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(1,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(3,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 550000  inst.: 57331839 (ipc=104.2) sim_rate=674492 (inst/sec) elapsed = 0:0:01:25 / Sat Jan 21 14:38:46 2017
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(1,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(2,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(1,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(3,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(1,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(1,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(2,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(2,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(1,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(1,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(2,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(2,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(1,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(3,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(0,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(0,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(2,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(1,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(1,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(1,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(1,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(2,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(2,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(1,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(2,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(0,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(2,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(1,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(2,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(2,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(2,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(2,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(2,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(2,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(2,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(1,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(2,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(1,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(1,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 61067936 (ipc=101.8) sim_rate=678532 (inst/sec) elapsed = 0:0:01:30 / Sat Jan 21 14:38:51 2017
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(1,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(2,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(1,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(2,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(1,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(2,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(2,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(2,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(1,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(2,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(1,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(2,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(2,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(2,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(1,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(2,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(2,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(1,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(1,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(2,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(2,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(2,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(2,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 63292481 (ipc=97.4) sim_rate=687961 (inst/sec) elapsed = 0:0:01:32 / Sat Jan 21 14:38:53 2017
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(1,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: GPU detected kernel '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' finished on shader 3.
kernel '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads regs
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_').
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_').
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_').
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_' finished on shader 2.
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
runtime: 0.0012 s  ( 0.0  0.0  0.0  0.0  0.0  0.0 ) = 0.0 ms
9.77e-03 2.98e-03 -1.20e-02
Exiting @ tick 3963476000 because target called exit()
