// This code was automatically generated by FPGA Register Builder
// Timestamp: 2020-08-20 12:34:28.472
// User: madorsky
// FPGA MGT+Register builder homepage: github.com/madorskya/mgt_builder

localparam REG_LAST = 33;
logic  [63:0] reg_  [103:0];
// Add the following to bus interface module IO list: rbld_iface.out rbld
// Add the following to IO list of modules that need to use any of the attributes: rbld_iface.in rbld
// Add the following to the top-level module: rbld_iface rbld();
// Inside the modules, access attributes like this: rbld.attribute_name

assign rbld.gth_rst = reg_[0][0:0];
assign rbld.inject_test_data = reg_[0][1:1];
assign rbld.spy_mem_rst = reg_[0][2:2];
assign rbld.gth_rx_buf_rst = reg_[0][3:3];
assign rbld.latency_test_en = reg_[0][4:4];
assign rbld.daq_rst = reg_[0][5:5];
assign rbld.force_oos = reg_[0][6:6];
assign rbld.mpc_links_hr_en = reg_[0][7:7];
assign reg_[34][9:0] = rbld.csc_link_id[0][2];
assign reg_[34][19:10] = rbld.csc_link_id[0][3];
assign reg_[34][29:20] = rbld.csc_link_id[0][4];
assign reg_[34][39:30] = rbld.csc_link_id[0][5];
assign reg_[34][49:40] = rbld.csc_link_id[0][6];
assign reg_[34][59:50] = rbld.csc_link_id[0][7];
assign reg_[35][9:0] = rbld.csc_link_id[0][8];
assign reg_[35][19:10] = rbld.csc_link_id[0][9];
assign reg_[35][29:20] = rbld.csc_link_id[1][2];
assign reg_[35][39:30] = rbld.csc_link_id[1][3];
assign reg_[35][49:40] = rbld.csc_link_id[1][4];
assign reg_[35][59:50] = rbld.csc_link_id[1][5];
assign reg_[36][9:0] = rbld.csc_link_id[1][6];
assign reg_[36][19:10] = rbld.csc_link_id[1][7];
assign reg_[36][29:20] = rbld.csc_link_id[1][8];
assign reg_[36][39:30] = rbld.csc_link_id[1][9];
assign reg_[36][49:40] = rbld.csc_link_id[2][2];
assign reg_[36][59:50] = rbld.csc_link_id[2][3];
assign reg_[37][9:0] = rbld.csc_link_id[2][4];
assign reg_[37][19:10] = rbld.csc_link_id[2][5];
assign reg_[37][29:20] = rbld.csc_link_id[2][6];
assign reg_[37][39:30] = rbld.csc_link_id[2][7];
assign reg_[37][49:40] = rbld.csc_link_id[2][8];
assign reg_[37][59:50] = rbld.csc_link_id[2][9];
assign reg_[38][9:0] = rbld.csc_link_id[3][2];
assign reg_[38][19:10] = rbld.csc_link_id[3][3];
assign reg_[38][29:20] = rbld.csc_link_id[3][4];
assign reg_[38][39:30] = rbld.csc_link_id[3][5];
assign reg_[38][49:40] = rbld.csc_link_id[3][6];
assign reg_[38][59:50] = rbld.csc_link_id[3][7];
assign reg_[39][9:0] = rbld.csc_link_id[3][8];
assign reg_[39][19:10] = rbld.csc_link_id[3][9];
assign reg_[39][29:20] = rbld.csc_link_id[4][2];
assign reg_[39][39:30] = rbld.csc_link_id[4][3];
assign reg_[39][49:40] = rbld.csc_link_id[4][4];
assign reg_[39][59:50] = rbld.csc_link_id[4][5];
assign reg_[40][9:0] = rbld.csc_link_id[4][6];
assign reg_[40][19:10] = rbld.csc_link_id[4][7];
assign reg_[40][29:20] = rbld.csc_link_id[4][8];
assign reg_[40][39:30] = rbld.csc_link_id[4][9];
assign reg_[40][49:40] = rbld.csc_link_id_n[0];
assign reg_[40][59:50] = rbld.csc_link_id_n[1];
assign reg_[41][9:0] = rbld.csc_link_id_n[2];
assign reg_[41][19:10] = rbld.csc_link_id_n[3];
assign reg_[41][29:20] = rbld.csc_link_id_n[4];
assign reg_[41][39:30] = rbld.csc_link_id_n[5];
assign reg_[41][49:40] = rbld.csc_link_id_n[6];
assign reg_[41][59:50] = rbld.csc_link_id_n[7];
assign reg_[42][9:0] = rbld.csc_link_id_n[8];
assign reg_[42][17:10] = rbld.cppf_link_id[1];
assign reg_[42][25:18] = rbld.cppf_link_id[2];
assign reg_[42][33:26] = rbld.cppf_link_id[3];
assign reg_[42][41:34] = rbld.cppf_link_id[4];
assign reg_[42][49:42] = rbld.cppf_link_id[5];
assign reg_[42][57:50] = rbld.cppf_link_id[6];
assign reg_[43][7:0] = rbld.cppf_link_id[7];
assign reg_[43][14:8] = rbld.cppf_crc_match;
assign rbld.csc_fiber_en[0] = reg_[0][15:8];
assign rbld.csc_fiber_en[1] = reg_[0][23:16];
assign rbld.csc_fiber_en[2] = reg_[0][31:24];
assign rbld.csc_fiber_en[3] = reg_[0][39:32];
assign rbld.csc_fiber_en[4] = reg_[0][47:40];
assign rbld.csc_fiber_en_n = reg_[0][56:48];
assign rbld.cppf_fiber_en = reg_[0][63:57];
assign rbld.ge11_fiber_en = reg_[1][6:0];
assign reg_[43][19:15] = rbld.csc_auto_delay[0][2];
assign reg_[43][24:20] = rbld.csc_auto_delay[0][3];
assign reg_[43][29:25] = rbld.csc_auto_delay[0][4];
assign reg_[43][34:30] = rbld.csc_auto_delay[0][5];
assign reg_[43][39:35] = rbld.csc_auto_delay[0][6];
assign reg_[43][44:40] = rbld.csc_auto_delay[0][7];
assign reg_[43][49:45] = rbld.csc_auto_delay[0][8];
assign reg_[43][54:50] = rbld.csc_auto_delay[0][9];
assign reg_[43][59:55] = rbld.csc_auto_delay[1][2];
assign reg_[44][4:0] = rbld.csc_auto_delay[1][3];
assign reg_[44][9:5] = rbld.csc_auto_delay[1][4];
assign reg_[44][14:10] = rbld.csc_auto_delay[1][5];
assign reg_[44][19:15] = rbld.csc_auto_delay[1][6];
assign reg_[44][24:20] = rbld.csc_auto_delay[1][7];
assign reg_[44][29:25] = rbld.csc_auto_delay[1][8];
assign reg_[44][34:30] = rbld.csc_auto_delay[1][9];
assign reg_[44][39:35] = rbld.csc_auto_delay[2][2];
assign reg_[44][44:40] = rbld.csc_auto_delay[2][3];
assign reg_[44][49:45] = rbld.csc_auto_delay[2][4];
assign reg_[44][54:50] = rbld.csc_auto_delay[2][5];
assign reg_[44][59:55] = rbld.csc_auto_delay[2][6];
assign reg_[45][4:0] = rbld.csc_auto_delay[2][7];
assign reg_[45][9:5] = rbld.csc_auto_delay[2][8];
assign reg_[45][14:10] = rbld.csc_auto_delay[2][9];
assign reg_[45][19:15] = rbld.csc_auto_delay[3][2];
assign reg_[45][24:20] = rbld.csc_auto_delay[3][3];
assign reg_[45][29:25] = rbld.csc_auto_delay[3][4];
assign reg_[45][34:30] = rbld.csc_auto_delay[3][5];
assign reg_[45][39:35] = rbld.csc_auto_delay[3][6];
assign reg_[45][44:40] = rbld.csc_auto_delay[3][7];
assign reg_[45][49:45] = rbld.csc_auto_delay[3][8];
assign reg_[45][54:50] = rbld.csc_auto_delay[3][9];
assign reg_[45][59:55] = rbld.csc_auto_delay[4][2];
assign reg_[46][4:0] = rbld.csc_auto_delay[4][3];
assign reg_[46][9:5] = rbld.csc_auto_delay[4][4];
assign reg_[46][14:10] = rbld.csc_auto_delay[4][5];
assign reg_[46][19:15] = rbld.csc_auto_delay[4][6];
assign reg_[46][24:20] = rbld.csc_auto_delay[4][7];
assign reg_[46][29:25] = rbld.csc_auto_delay[4][8];
assign reg_[46][34:30] = rbld.csc_auto_delay[4][9];
assign reg_[46][39:35] = rbld.csc_auto_delay_id1[0][0];
assign reg_[46][44:40] = rbld.csc_auto_delay_id1[0][1];
assign reg_[46][49:45] = rbld.csc_auto_delay_id1[0][2];
assign reg_[46][54:50] = rbld.csc_auto_delay_id1[0][3];
assign reg_[46][59:55] = rbld.csc_auto_delay_id1[0][4];
assign reg_[47][4:0] = rbld.csc_auto_delay_id1[0][5];
assign reg_[47][9:5] = rbld.csc_auto_delay_id1[0][6];
assign reg_[47][14:10] = rbld.csc_auto_delay_id1[0][7];
assign reg_[47][19:15] = rbld.csc_auto_delay_id1[1][0];
assign reg_[47][24:20] = rbld.csc_auto_delay_id1[1][1];
assign reg_[47][29:25] = rbld.csc_auto_delay_id1[1][2];
assign reg_[47][34:30] = rbld.csc_auto_delay_id1[1][3];
assign reg_[47][39:35] = rbld.csc_auto_delay_id1[1][4];
assign reg_[47][44:40] = rbld.csc_auto_delay_id1[1][5];
assign reg_[47][49:45] = rbld.csc_auto_delay_id1[1][6];
assign reg_[47][54:50] = rbld.csc_auto_delay_id1[1][7];
assign reg_[47][59:55] = rbld.csc_auto_delay_id1[2][0];
assign reg_[48][4:0] = rbld.csc_auto_delay_id1[2][1];
assign reg_[48][9:5] = rbld.csc_auto_delay_id1[2][2];
assign reg_[48][14:10] = rbld.csc_auto_delay_id1[2][3];
assign reg_[48][19:15] = rbld.csc_auto_delay_id1[2][4];
assign reg_[48][24:20] = rbld.csc_auto_delay_id1[2][5];
assign reg_[48][29:25] = rbld.csc_auto_delay_id1[2][6];
assign reg_[48][34:30] = rbld.csc_auto_delay_id1[2][7];
assign reg_[48][39:35] = rbld.csc_auto_delay_id1[3][0];
assign reg_[48][44:40] = rbld.csc_auto_delay_id1[3][1];
assign reg_[48][49:45] = rbld.csc_auto_delay_id1[3][2];
assign reg_[48][54:50] = rbld.csc_auto_delay_id1[3][3];
assign reg_[48][59:55] = rbld.csc_auto_delay_id1[3][4];
assign reg_[49][4:0] = rbld.csc_auto_delay_id1[3][5];
assign reg_[49][9:5] = rbld.csc_auto_delay_id1[3][6];
assign reg_[49][14:10] = rbld.csc_auto_delay_id1[3][7];
assign reg_[49][19:15] = rbld.csc_auto_delay_id1[4][0];
assign reg_[49][24:20] = rbld.csc_auto_delay_id1[4][1];
assign reg_[49][29:25] = rbld.csc_auto_delay_id1[4][2];
assign reg_[49][34:30] = rbld.csc_auto_delay_id1[4][3];
assign reg_[49][39:35] = rbld.csc_auto_delay_id1[4][4];
assign reg_[49][44:40] = rbld.csc_auto_delay_id1[4][5];
assign reg_[49][49:45] = rbld.csc_auto_delay_id1[4][6];
assign reg_[49][54:50] = rbld.csc_auto_delay_id1[4][7];
assign reg_[49][59:55] = rbld.csc_auto_delay_n[1];
assign reg_[50][4:0] = rbld.csc_auto_delay_n[2];
assign reg_[50][9:5] = rbld.csc_auto_delay_n[3];
assign reg_[50][14:10] = rbld.csc_auto_delay_n[4];
assign reg_[50][19:15] = rbld.csc_auto_delay_n[5];
assign reg_[50][24:20] = rbld.csc_auto_delay_n[6];
assign reg_[50][29:25] = rbld.csc_auto_delay_n[7];
assign reg_[50][34:30] = rbld.csc_auto_delay_n[8];
assign reg_[50][39:35] = rbld.csc_auto_delay_n[9];
assign rbld.csc_manual_delay[0][2] = reg_[1][11:7];
assign rbld.csc_manual_delay[0][3] = reg_[1][16:12];
assign rbld.csc_manual_delay[0][4] = reg_[1][21:17];
assign rbld.csc_manual_delay[0][5] = reg_[1][26:22];
assign rbld.csc_manual_delay[0][6] = reg_[1][31:27];
assign rbld.csc_manual_delay[0][7] = reg_[1][36:32];
assign rbld.csc_manual_delay[0][8] = reg_[1][41:37];
assign rbld.csc_manual_delay[0][9] = reg_[1][46:42];
assign rbld.csc_manual_delay[1][2] = reg_[1][51:47];
assign rbld.csc_manual_delay[1][3] = reg_[1][56:52];
assign rbld.csc_manual_delay[1][4] = reg_[1][61:57];
assign rbld.csc_manual_delay[1][5] = reg_[2][4:0];
assign rbld.csc_manual_delay[1][6] = reg_[2][9:5];
assign rbld.csc_manual_delay[1][7] = reg_[2][14:10];
assign rbld.csc_manual_delay[1][8] = reg_[2][19:15];
assign rbld.csc_manual_delay[1][9] = reg_[2][24:20];
assign rbld.csc_manual_delay[2][2] = reg_[2][29:25];
assign rbld.csc_manual_delay[2][3] = reg_[2][34:30];
assign rbld.csc_manual_delay[2][4] = reg_[2][39:35];
assign rbld.csc_manual_delay[2][5] = reg_[2][44:40];
assign rbld.csc_manual_delay[2][6] = reg_[2][49:45];
assign rbld.csc_manual_delay[2][7] = reg_[2][54:50];
assign rbld.csc_manual_delay[2][8] = reg_[2][59:55];
assign rbld.csc_manual_delay[2][9] = reg_[3][4:0];
assign rbld.csc_manual_delay[3][2] = reg_[3][9:5];
assign rbld.csc_manual_delay[3][3] = reg_[3][14:10];
assign rbld.csc_manual_delay[3][4] = reg_[3][19:15];
assign rbld.csc_manual_delay[3][5] = reg_[3][24:20];
assign rbld.csc_manual_delay[3][6] = reg_[3][29:25];
assign rbld.csc_manual_delay[3][7] = reg_[3][34:30];
assign rbld.csc_manual_delay[3][8] = reg_[3][39:35];
assign rbld.csc_manual_delay[3][9] = reg_[3][44:40];
assign rbld.csc_manual_delay[4][2] = reg_[3][49:45];
assign rbld.csc_manual_delay[4][3] = reg_[3][54:50];
assign rbld.csc_manual_delay[4][4] = reg_[3][59:55];
assign rbld.csc_manual_delay[4][5] = reg_[4][4:0];
assign rbld.csc_manual_delay[4][6] = reg_[4][9:5];
assign rbld.csc_manual_delay[4][7] = reg_[4][14:10];
assign rbld.csc_manual_delay[4][8] = reg_[4][19:15];
assign rbld.csc_manual_delay[4][9] = reg_[4][24:20];
assign rbld.csc_manual_delay_id1[0][0] = reg_[4][29:25];
assign rbld.csc_manual_delay_id1[0][1] = reg_[4][34:30];
assign rbld.csc_manual_delay_id1[0][2] = reg_[4][39:35];
assign rbld.csc_manual_delay_id1[0][3] = reg_[4][44:40];
assign rbld.csc_manual_delay_id1[0][4] = reg_[4][49:45];
assign rbld.csc_manual_delay_id1[0][5] = reg_[4][54:50];
assign rbld.csc_manual_delay_id1[0][6] = reg_[4][59:55];
assign rbld.csc_manual_delay_id1[0][7] = reg_[5][4:0];
assign rbld.csc_manual_delay_id1[1][0] = reg_[5][9:5];
assign rbld.csc_manual_delay_id1[1][1] = reg_[5][14:10];
assign rbld.csc_manual_delay_id1[1][2] = reg_[5][19:15];
assign rbld.csc_manual_delay_id1[1][3] = reg_[5][24:20];
assign rbld.csc_manual_delay_id1[1][4] = reg_[5][29:25];
assign rbld.csc_manual_delay_id1[1][5] = reg_[5][34:30];
assign rbld.csc_manual_delay_id1[1][6] = reg_[5][39:35];
assign rbld.csc_manual_delay_id1[1][7] = reg_[5][44:40];
assign rbld.csc_manual_delay_id1[2][0] = reg_[5][49:45];
assign rbld.csc_manual_delay_id1[2][1] = reg_[5][54:50];
assign rbld.csc_manual_delay_id1[2][2] = reg_[5][59:55];
assign rbld.csc_manual_delay_id1[2][3] = reg_[6][4:0];
assign rbld.csc_manual_delay_id1[2][4] = reg_[6][9:5];
assign rbld.csc_manual_delay_id1[2][5] = reg_[6][14:10];
assign rbld.csc_manual_delay_id1[2][6] = reg_[6][19:15];
assign rbld.csc_manual_delay_id1[2][7] = reg_[6][24:20];
assign rbld.csc_manual_delay_id1[3][0] = reg_[6][29:25];
assign rbld.csc_manual_delay_id1[3][1] = reg_[6][34:30];
assign rbld.csc_manual_delay_id1[3][2] = reg_[6][39:35];
assign rbld.csc_manual_delay_id1[3][3] = reg_[6][44:40];
assign rbld.csc_manual_delay_id1[3][4] = reg_[6][49:45];
assign rbld.csc_manual_delay_id1[3][5] = reg_[6][54:50];
assign rbld.csc_manual_delay_id1[3][6] = reg_[6][59:55];
assign rbld.csc_manual_delay_id1[3][7] = reg_[7][4:0];
assign rbld.csc_manual_delay_id1[4][0] = reg_[7][9:5];
assign rbld.csc_manual_delay_id1[4][1] = reg_[7][14:10];
assign rbld.csc_manual_delay_id1[4][2] = reg_[7][19:15];
assign rbld.csc_manual_delay_id1[4][3] = reg_[7][24:20];
assign rbld.csc_manual_delay_id1[4][4] = reg_[7][29:25];
assign rbld.csc_manual_delay_id1[4][5] = reg_[7][34:30];
assign rbld.csc_manual_delay_id1[4][6] = reg_[7][39:35];
assign rbld.csc_manual_delay_id1[4][7] = reg_[7][44:40];
assign rbld.csc_manual_delay_n[1] = reg_[7][49:45];
assign rbld.csc_manual_delay_n[2] = reg_[7][54:50];
assign rbld.csc_manual_delay_n[3] = reg_[7][59:55];
assign rbld.csc_manual_delay_n[4] = reg_[8][4:0];
assign rbld.csc_manual_delay_n[5] = reg_[8][9:5];
assign rbld.csc_manual_delay_n[6] = reg_[8][14:10];
assign rbld.csc_manual_delay_n[7] = reg_[8][19:15];
assign rbld.csc_manual_delay_n[8] = reg_[8][24:20];
assign rbld.csc_manual_delay_n[9] = reg_[8][29:25];
assign rbld.endcap = reg_[8][30:30];
assign rbld.sector = reg_[8][33:31];
assign rbld.spy_data_delay = reg_[8][42:34];
assign rbld.spy_write_at_l1a = reg_[8][43:43];
assign rbld.spy_write_at_stub = reg_[8][44:44];
assign rbld.spy_write_at_rank = reg_[8][45:45];
assign rbld.af_en = reg_[8][46:46];
assign rbld.tst_data_inj_en = reg_[8][47:47];
assign rbld.tst_data_inj_on_mpc_inj_cmd = reg_[8][48:48];
assign rbld.gth_prbs_mode = reg_[8][51:49];
assign rbld.af_ttc_bc0_delay = reg_[8][60:52];
assign rbld.gmt_link_comma_delay = reg_[9][11:0];
assign rbld.cppf_ttc_bc0_delay = reg_[9][17:12];
assign reg_[50][47:40] = rbld.csc_alg_out_range[0];
assign reg_[50][55:48] = rbld.csc_alg_out_range[1];
assign reg_[50][63:56] = rbld.csc_alg_out_range[2];
assign reg_[51][7:0] = rbld.csc_alg_out_range[3];
assign reg_[51][15:8] = rbld.csc_alg_out_range[4];
assign reg_[51][23:16] = rbld.csc_alg_out_range_id1[0];
assign reg_[51][31:24] = rbld.csc_alg_out_range_id1[1];
assign reg_[51][39:32] = rbld.csc_alg_out_range_id1[2];
assign reg_[51][47:40] = rbld.csc_alg_out_range_id1[3];
assign reg_[51][55:48] = rbld.csc_alg_out_range_id1[4];
assign reg_[52][8:0] = rbld.csc_alg_out_range_n;
assign reg_[52][16:9] = rbld.csc_bc0_period_err[0];
assign reg_[52][24:17] = rbld.csc_bc0_period_err[1];
assign reg_[52][32:25] = rbld.csc_bc0_period_err[2];
assign reg_[52][40:33] = rbld.csc_bc0_period_err[3];
assign reg_[52][48:41] = rbld.csc_bc0_period_err[4];
assign reg_[52][56:49] = rbld.csc_bc0_period_err_id1[0];
assign reg_[53][7:0] = rbld.csc_bc0_period_err_id1[1];
assign reg_[53][15:8] = rbld.csc_bc0_period_err_id1[2];
assign reg_[53][23:16] = rbld.csc_bc0_period_err_id1[3];
assign reg_[53][31:24] = rbld.csc_bc0_period_err_id1[4];
assign reg_[53][40:32] = rbld.csc_bc0_period_err_n;
assign reg_[53][48:41] = rbld.csc_crc_err[0];
assign reg_[53][56:49] = rbld.csc_crc_err[1];
assign reg_[54][7:0] = rbld.csc_crc_err[2];
assign reg_[54][15:8] = rbld.csc_crc_err[3];
assign reg_[54][23:16] = rbld.csc_crc_err[4];
assign reg_[54][32:24] = rbld.csc_crc_err_n;
assign reg_[54][40:33] = rbld.csc_tst_pat_err[0];
assign reg_[54][48:41] = rbld.csc_tst_pat_err[1];
assign reg_[54][56:49] = rbld.csc_tst_pat_err[2];
assign reg_[55][7:0] = rbld.csc_tst_pat_err[3];
assign reg_[55][15:8] = rbld.csc_tst_pat_err[4];
assign reg_[55][24:16] = rbld.csc_tst_pat_err_n;
assign reg_[55][34:25] = rbld.spy_current_addr;
assign reg_[56][31:0] = rbld.abs_time_cnt;
assign reg_[57][5:0] = rbld.core_fpga_fw_sec;
assign reg_[57][11:6] = rbld.core_fpga_fw_min;
assign reg_[57][16:12] = rbld.core_fpga_fw_hour;
assign reg_[57][22:17] = rbld.core_fpga_fw_year;
assign reg_[57][26:23] = rbld.core_fpga_fw_month;
assign reg_[57][31:27] = rbld.core_fpga_fw_day;
assign rbld.ptlut_clk_config_word = reg_[10][31:0];
assign rbld.ptlut_db_inp_del[0] = reg_[11][4:0];
assign rbld.ptlut_db_inp_del[1] = reg_[11][9:5];
assign rbld.ptlut_db_inp_del[2] = reg_[11][14:10];
assign rbld.ptlut_db_inp_del[3] = reg_[11][19:15];
assign rbld.ptlut_db_inp_del[4] = reg_[11][24:20];
assign rbld.ptlut_db_inp_del[5] = reg_[11][29:25];
assign rbld.ptlut_db_inp_del[6] = reg_[11][34:30];
assign rbld.ptlut_db_inp_del[7] = reg_[11][39:35];
assign rbld.ptlut_db_inp_del[8] = reg_[11][44:40];
assign rbld.ptlut_db_inp_del[9] = reg_[11][49:45];
assign rbld.ptlut_db_inp_del[10] = reg_[11][54:50];
assign rbld.ptlut_db_inp_del[11] = reg_[11][59:55];
assign rbld.ptlut_db_inp_del[12] = reg_[12][4:0];
assign rbld.ptlut_db_inp_del[13] = reg_[12][9:5];
assign rbld.ptlut_db_inp_del[14] = reg_[12][14:10];
assign rbld.ptlut_db_inp_del[15] = reg_[12][19:15];
assign rbld.ptlut_db_inp_del[16] = reg_[12][24:20];
assign rbld.ptlut_db_inp_del[17] = reg_[12][29:25];
assign rbld.ptlut_db_inp_del[18] = reg_[12][34:30];
assign rbld.ptlut_db_inp_del[19] = reg_[12][39:35];
assign rbld.ptlut_db_inp_del[20] = reg_[12][44:40];
assign rbld.ptlut_db_inp_del[21] = reg_[12][49:45];
assign rbld.ptlut_db_inp_del[22] = reg_[12][54:50];
assign rbld.ptlut_db_inp_del[23] = reg_[12][59:55];
assign rbld.ptlut_db_inp_del[24] = reg_[13][4:0];
assign rbld.ptlut_db_inp_del[25] = reg_[13][9:5];
assign rbld.ptlut_db_inp_del[26] = reg_[13][14:10];
assign rbld.ptlut_db_inp_del[27] = reg_[13][19:15];
assign rbld.ptlut_db_inp_del[28] = reg_[13][24:20];
assign rbld.ptlut_db_inp_del[29] = reg_[13][29:25];
assign rbld.ptlut_db_inp_del[30] = reg_[13][34:30];
assign rbld.ptlut_db_inp_del[31] = reg_[13][39:35];
assign rbld.ptlut_db_inp_del[32] = reg_[13][44:40];
assign rbld.ptlut_db_inp_del[33] = reg_[13][49:45];
assign rbld.ptlut_db_inp_del[34] = reg_[13][54:50];
assign rbld.ptlut_db_inp_del[35] = reg_[13][59:55];
assign rbld.ptlut_db_inp_del[36] = reg_[14][4:0];
assign rbld.ptlut_db_inp_del[37] = reg_[14][9:5];
assign rbld.ptlut_db_inp_del[38] = reg_[14][14:10];
assign rbld.ptlut_db_inp_del[39] = reg_[14][19:15];
assign rbld.ptlut_db_inp_del[40] = reg_[14][24:20];
assign rbld.ptlut_db_inp_del[41] = reg_[14][29:25];
assign rbld.ptlut_db_inp_del[42] = reg_[14][34:30];
assign rbld.ptlut_db_inp_del[43] = reg_[14][39:35];
assign rbld.ptlut_db_inp_del[44] = reg_[14][44:40];
assign rbld.ptlut_db_inp_del[45] = reg_[14][49:45];
assign rbld.ptlut_db_inp_del[46] = reg_[14][54:50];
assign rbld.ptlut_db_inp_del[47] = reg_[14][59:55];
assign rbld.ptlut_db_inp_del[48] = reg_[15][4:0];
assign rbld.ptlut_db_inp_del[49] = reg_[15][9:5];
assign rbld.ptlut_db_inp_del[50] = reg_[15][14:10];
assign rbld.ptlut_db_inp_del[51] = reg_[15][19:15];
assign rbld.ptlut_db_inp_del[52] = reg_[15][24:20];
assign rbld.ptlut_db_inp_del[53] = reg_[15][29:25];
assign rbld.ptlut_db_inp_del[54] = reg_[15][34:30];
assign rbld.ptlut_db_inp_del[55] = reg_[15][39:35];
assign rbld.ptlut_db_inp_del[56] = reg_[15][44:40];
assign rbld.ptlut_db_inp_del[57] = reg_[15][49:45];
assign rbld.ptlut_db_inp_del[58] = reg_[15][54:50];
assign rbld.ptlut_db_inp_del[59] = reg_[15][59:55];
assign rbld.ptlut_db_inp_del[60] = reg_[16][4:0];
assign rbld.ptlut_db_inp_del[61] = reg_[16][9:5];
assign rbld.ptlut_db_inp_del[62] = reg_[16][14:10];
assign rbld.ptlut_db_inp_del[63] = reg_[16][19:15];
assign rbld.ptlut_db_inp_del[64] = reg_[16][24:20];
assign rbld.ptlut_db_inp_del[65] = reg_[16][29:25];
assign rbld.ptlut_db_inp_del[66] = reg_[16][34:30];
assign rbld.ptlut_db_inp_del[67] = reg_[16][39:35];
assign rbld.ptlut_db_inp_del[68] = reg_[16][44:40];
assign rbld.ptlut_db_inp_del[69] = reg_[16][49:45];
assign rbld.ptlut_db_inp_del[70] = reg_[16][54:50];
assign rbld.ptlut_db_inp_del[71] = reg_[16][59:55];
assign rbld.ptlut_db_out_del[0] = reg_[17][4:0];
assign rbld.ptlut_db_out_del[1] = reg_[17][9:5];
assign rbld.ptlut_db_out_del[2] = reg_[17][14:10];
assign rbld.ptlut_db_out_del[3] = reg_[17][19:15];
assign rbld.ptlut_db_out_del[4] = reg_[17][24:20];
assign rbld.ptlut_db_out_del[5] = reg_[17][29:25];
assign rbld.ptlut_db_out_del[6] = reg_[17][34:30];
assign rbld.ptlut_db_out_del[7] = reg_[17][39:35];
assign rbld.ptlut_db_out_del[8] = reg_[17][44:40];
assign rbld.ptlut_db_out_del[9] = reg_[17][49:45];
assign rbld.ptlut_db_out_del[10] = reg_[17][54:50];
assign rbld.ptlut_db_out_del[11] = reg_[17][59:55];
assign rbld.ptlut_db_out_del[12] = reg_[18][4:0];
assign rbld.ptlut_db_out_del[13] = reg_[18][9:5];
assign rbld.ptlut_db_out_del[14] = reg_[18][14:10];
assign rbld.ptlut_db_out_del[15] = reg_[18][19:15];
assign rbld.ptlut_db_out_del[16] = reg_[18][24:20];
assign rbld.ptlut_db_out_del[17] = reg_[18][29:25];
assign rbld.ptlut_db_out_del[18] = reg_[18][34:30];
assign rbld.ptlut_db_out_del[19] = reg_[18][39:35];
assign rbld.ptlut_db_out_del[20] = reg_[18][44:40];
assign rbld.ptlut_db_out_del[21] = reg_[18][49:45];
assign rbld.ptlut_db_out_del[22] = reg_[18][54:50];
assign rbld.ptlut_db_out_del[23] = reg_[18][59:55];
assign rbld.ptlut_db_out_del[24] = reg_[19][4:0];
assign rbld.ptlut_db_out_del[25] = reg_[19][9:5];
assign rbld.ptlut_db_out_del[26] = reg_[19][14:10];
assign rbld.ptlut_db_out_del[27] = reg_[19][19:15];
assign rbld.ptlut_db_out_del[28] = reg_[19][24:20];
assign rbld.ptlut_db_out_del[29] = reg_[19][29:25];
assign rbld.ptlut_db_out_del[30] = reg_[19][34:30];
assign rbld.ptlut_db_out_del[31] = reg_[19][39:35];
assign rbld.ptlut_db_out_del[32] = reg_[19][44:40];
assign rbld.ptlut_db_out_del[33] = reg_[19][49:45];
assign rbld.ptlut_db_out_del[34] = reg_[19][54:50];
assign rbld.ptlut_db_out_del[35] = reg_[19][59:55];
assign rbld.ptlut_db_out_del[36] = reg_[20][4:0];
assign rbld.ptlut_db_out_del[37] = reg_[20][9:5];
assign rbld.ptlut_db_out_del[38] = reg_[20][14:10];
assign rbld.ptlut_db_out_del[39] = reg_[20][19:15];
assign rbld.ptlut_db_out_del[40] = reg_[20][24:20];
assign rbld.ptlut_db_out_del[41] = reg_[20][29:25];
assign rbld.ptlut_db_out_del[42] = reg_[20][34:30];
assign rbld.ptlut_db_out_del[43] = reg_[20][39:35];
assign rbld.ptlut_db_out_del[44] = reg_[20][44:40];
assign rbld.ptlut_db_out_del[45] = reg_[20][49:45];
assign rbld.ptlut_db_out_del[46] = reg_[20][54:50];
assign rbld.ptlut_db_out_del[47] = reg_[20][59:55];
assign rbld.ptlut_db_out_del[48] = reg_[21][4:0];
assign rbld.ptlut_db_out_del[49] = reg_[21][9:5];
assign rbld.ptlut_db_out_del[50] = reg_[21][14:10];
assign rbld.ptlut_db_out_del[51] = reg_[21][19:15];
assign rbld.ptlut_db_out_del[52] = reg_[21][24:20];
assign rbld.ptlut_db_out_del[53] = reg_[21][29:25];
assign rbld.ptlut_db_out_del[54] = reg_[21][34:30];
assign rbld.ptlut_db_out_del[55] = reg_[21][39:35];
assign rbld.ptlut_db_out_del[56] = reg_[21][44:40];
assign rbld.ptlut_db_out_del[57] = reg_[21][49:45];
assign rbld.ptlut_db_out_del[58] = reg_[21][54:50];
assign rbld.ptlut_db_out_del[59] = reg_[21][59:55];
assign rbld.ptlut_db_out_del[60] = reg_[22][4:0];
assign rbld.ptlut_db_out_del[61] = reg_[22][9:5];
assign rbld.ptlut_db_out_del[62] = reg_[22][14:10];
assign rbld.ptlut_db_out_del[63] = reg_[22][19:15];
assign rbld.ptlut_db_out_del[64] = reg_[22][24:20];
assign rbld.ptlut_db_out_del[65] = reg_[22][29:25];
assign rbld.ptlut_db_out_del[66] = reg_[22][34:30];
assign rbld.ptlut_db_out_del[67] = reg_[22][39:35];
assign rbld.ptlut_db_out_del[68] = reg_[22][44:40];
assign rbld.ptlut_db_out_del[69] = reg_[22][49:45];
assign rbld.ptlut_db_out_del[70] = reg_[22][54:50];
assign rbld.ptlut_db_out_del[71] = reg_[22][59:55];
assign rbld.ptlut_inp_clk_del = reg_[23][4:0];
assign reg_[58][4:0] = rbld.ptlut_db_inp_del_rb[0];
assign reg_[58][9:5] = rbld.ptlut_db_inp_del_rb[1];
assign reg_[58][14:10] = rbld.ptlut_db_inp_del_rb[2];
assign reg_[58][19:15] = rbld.ptlut_db_inp_del_rb[3];
assign reg_[58][24:20] = rbld.ptlut_db_inp_del_rb[4];
assign reg_[58][29:25] = rbld.ptlut_db_inp_del_rb[5];
assign reg_[58][34:30] = rbld.ptlut_db_inp_del_rb[6];
assign reg_[58][39:35] = rbld.ptlut_db_inp_del_rb[7];
assign reg_[58][44:40] = rbld.ptlut_db_inp_del_rb[8];
assign reg_[58][49:45] = rbld.ptlut_db_inp_del_rb[9];
assign reg_[58][54:50] = rbld.ptlut_db_inp_del_rb[10];
assign reg_[58][59:55] = rbld.ptlut_db_inp_del_rb[11];
assign reg_[59][4:0] = rbld.ptlut_db_inp_del_rb[12];
assign reg_[59][9:5] = rbld.ptlut_db_inp_del_rb[13];
assign reg_[59][14:10] = rbld.ptlut_db_inp_del_rb[14];
assign reg_[59][19:15] = rbld.ptlut_db_inp_del_rb[15];
assign reg_[59][24:20] = rbld.ptlut_db_inp_del_rb[16];
assign reg_[59][29:25] = rbld.ptlut_db_inp_del_rb[17];
assign reg_[59][34:30] = rbld.ptlut_db_inp_del_rb[18];
assign reg_[59][39:35] = rbld.ptlut_db_inp_del_rb[19];
assign reg_[59][44:40] = rbld.ptlut_db_inp_del_rb[20];
assign reg_[59][49:45] = rbld.ptlut_db_inp_del_rb[21];
assign reg_[59][54:50] = rbld.ptlut_db_inp_del_rb[22];
assign reg_[59][59:55] = rbld.ptlut_db_inp_del_rb[23];
assign reg_[60][4:0] = rbld.ptlut_db_inp_del_rb[24];
assign reg_[60][9:5] = rbld.ptlut_db_inp_del_rb[25];
assign reg_[60][14:10] = rbld.ptlut_db_inp_del_rb[26];
assign reg_[60][19:15] = rbld.ptlut_db_inp_del_rb[27];
assign reg_[60][24:20] = rbld.ptlut_db_inp_del_rb[28];
assign reg_[60][29:25] = rbld.ptlut_db_inp_del_rb[29];
assign reg_[60][34:30] = rbld.ptlut_db_inp_del_rb[30];
assign reg_[60][39:35] = rbld.ptlut_db_inp_del_rb[31];
assign reg_[60][44:40] = rbld.ptlut_db_inp_del_rb[32];
assign reg_[60][49:45] = rbld.ptlut_db_inp_del_rb[33];
assign reg_[60][54:50] = rbld.ptlut_db_inp_del_rb[34];
assign reg_[60][59:55] = rbld.ptlut_db_inp_del_rb[35];
assign reg_[61][4:0] = rbld.ptlut_db_inp_del_rb[36];
assign reg_[61][9:5] = rbld.ptlut_db_inp_del_rb[37];
assign reg_[61][14:10] = rbld.ptlut_db_inp_del_rb[38];
assign reg_[61][19:15] = rbld.ptlut_db_inp_del_rb[39];
assign reg_[61][24:20] = rbld.ptlut_db_inp_del_rb[40];
assign reg_[61][29:25] = rbld.ptlut_db_inp_del_rb[41];
assign reg_[61][34:30] = rbld.ptlut_db_inp_del_rb[42];
assign reg_[61][39:35] = rbld.ptlut_db_inp_del_rb[43];
assign reg_[61][44:40] = rbld.ptlut_db_inp_del_rb[44];
assign reg_[61][49:45] = rbld.ptlut_db_inp_del_rb[45];
assign reg_[61][54:50] = rbld.ptlut_db_inp_del_rb[46];
assign reg_[61][59:55] = rbld.ptlut_db_inp_del_rb[47];
assign reg_[62][4:0] = rbld.ptlut_db_inp_del_rb[48];
assign reg_[62][9:5] = rbld.ptlut_db_inp_del_rb[49];
assign reg_[62][14:10] = rbld.ptlut_db_inp_del_rb[50];
assign reg_[62][19:15] = rbld.ptlut_db_inp_del_rb[51];
assign reg_[62][24:20] = rbld.ptlut_db_inp_del_rb[52];
assign reg_[62][29:25] = rbld.ptlut_db_inp_del_rb[53];
assign reg_[62][34:30] = rbld.ptlut_db_inp_del_rb[54];
assign reg_[62][39:35] = rbld.ptlut_db_inp_del_rb[55];
assign reg_[62][44:40] = rbld.ptlut_db_inp_del_rb[56];
assign reg_[62][49:45] = rbld.ptlut_db_inp_del_rb[57];
assign reg_[62][54:50] = rbld.ptlut_db_inp_del_rb[58];
assign reg_[62][59:55] = rbld.ptlut_db_inp_del_rb[59];
assign reg_[63][4:0] = rbld.ptlut_db_inp_del_rb[60];
assign reg_[63][9:5] = rbld.ptlut_db_inp_del_rb[61];
assign reg_[63][14:10] = rbld.ptlut_db_inp_del_rb[62];
assign reg_[63][19:15] = rbld.ptlut_db_inp_del_rb[63];
assign reg_[63][24:20] = rbld.ptlut_db_inp_del_rb[64];
assign reg_[63][29:25] = rbld.ptlut_db_inp_del_rb[65];
assign reg_[63][34:30] = rbld.ptlut_db_inp_del_rb[66];
assign reg_[63][39:35] = rbld.ptlut_db_inp_del_rb[67];
assign reg_[63][44:40] = rbld.ptlut_db_inp_del_rb[68];
assign reg_[63][49:45] = rbld.ptlut_db_inp_del_rb[69];
assign reg_[63][54:50] = rbld.ptlut_db_inp_del_rb[70];
assign reg_[63][59:55] = rbld.ptlut_db_inp_del_rb[71];
assign reg_[64][4:0] = rbld.ptlut_db_out_del_rb[0];
assign reg_[64][9:5] = rbld.ptlut_db_out_del_rb[1];
assign reg_[64][14:10] = rbld.ptlut_db_out_del_rb[2];
assign reg_[64][19:15] = rbld.ptlut_db_out_del_rb[3];
assign reg_[64][24:20] = rbld.ptlut_db_out_del_rb[4];
assign reg_[64][29:25] = rbld.ptlut_db_out_del_rb[5];
assign reg_[64][34:30] = rbld.ptlut_db_out_del_rb[6];
assign reg_[64][39:35] = rbld.ptlut_db_out_del_rb[7];
assign reg_[64][44:40] = rbld.ptlut_db_out_del_rb[8];
assign reg_[64][49:45] = rbld.ptlut_db_out_del_rb[9];
assign reg_[64][54:50] = rbld.ptlut_db_out_del_rb[10];
assign reg_[64][59:55] = rbld.ptlut_db_out_del_rb[11];
assign reg_[65][4:0] = rbld.ptlut_db_out_del_rb[12];
assign reg_[65][9:5] = rbld.ptlut_db_out_del_rb[13];
assign reg_[65][14:10] = rbld.ptlut_db_out_del_rb[14];
assign reg_[65][19:15] = rbld.ptlut_db_out_del_rb[15];
assign reg_[65][24:20] = rbld.ptlut_db_out_del_rb[16];
assign reg_[65][29:25] = rbld.ptlut_db_out_del_rb[17];
assign reg_[65][34:30] = rbld.ptlut_db_out_del_rb[18];
assign reg_[65][39:35] = rbld.ptlut_db_out_del_rb[19];
assign reg_[65][44:40] = rbld.ptlut_db_out_del_rb[20];
assign reg_[65][49:45] = rbld.ptlut_db_out_del_rb[21];
assign reg_[65][54:50] = rbld.ptlut_db_out_del_rb[22];
assign reg_[65][59:55] = rbld.ptlut_db_out_del_rb[23];
assign reg_[66][4:0] = rbld.ptlut_db_out_del_rb[24];
assign reg_[66][9:5] = rbld.ptlut_db_out_del_rb[25];
assign reg_[66][14:10] = rbld.ptlut_db_out_del_rb[26];
assign reg_[66][19:15] = rbld.ptlut_db_out_del_rb[27];
assign reg_[66][24:20] = rbld.ptlut_db_out_del_rb[28];
assign reg_[66][29:25] = rbld.ptlut_db_out_del_rb[29];
assign reg_[66][34:30] = rbld.ptlut_db_out_del_rb[30];
assign reg_[66][39:35] = rbld.ptlut_db_out_del_rb[31];
assign reg_[66][44:40] = rbld.ptlut_db_out_del_rb[32];
assign reg_[66][49:45] = rbld.ptlut_db_out_del_rb[33];
assign reg_[66][54:50] = rbld.ptlut_db_out_del_rb[34];
assign reg_[66][59:55] = rbld.ptlut_db_out_del_rb[35];
assign reg_[67][4:0] = rbld.ptlut_db_out_del_rb[36];
assign reg_[67][9:5] = rbld.ptlut_db_out_del_rb[37];
assign reg_[67][14:10] = rbld.ptlut_db_out_del_rb[38];
assign reg_[67][19:15] = rbld.ptlut_db_out_del_rb[39];
assign reg_[67][24:20] = rbld.ptlut_db_out_del_rb[40];
assign reg_[67][29:25] = rbld.ptlut_db_out_del_rb[41];
assign reg_[67][34:30] = rbld.ptlut_db_out_del_rb[42];
assign reg_[67][39:35] = rbld.ptlut_db_out_del_rb[43];
assign reg_[67][44:40] = rbld.ptlut_db_out_del_rb[44];
assign reg_[67][49:45] = rbld.ptlut_db_out_del_rb[45];
assign reg_[67][54:50] = rbld.ptlut_db_out_del_rb[46];
assign reg_[67][59:55] = rbld.ptlut_db_out_del_rb[47];
assign reg_[68][4:0] = rbld.ptlut_db_out_del_rb[48];
assign reg_[68][9:5] = rbld.ptlut_db_out_del_rb[49];
assign reg_[68][14:10] = rbld.ptlut_db_out_del_rb[50];
assign reg_[68][19:15] = rbld.ptlut_db_out_del_rb[51];
assign reg_[68][24:20] = rbld.ptlut_db_out_del_rb[52];
assign reg_[68][29:25] = rbld.ptlut_db_out_del_rb[53];
assign reg_[68][34:30] = rbld.ptlut_db_out_del_rb[54];
assign reg_[68][39:35] = rbld.ptlut_db_out_del_rb[55];
assign reg_[68][44:40] = rbld.ptlut_db_out_del_rb[56];
assign reg_[68][49:45] = rbld.ptlut_db_out_del_rb[57];
assign reg_[68][54:50] = rbld.ptlut_db_out_del_rb[58];
assign reg_[68][59:55] = rbld.ptlut_db_out_del_rb[59];
assign reg_[69][4:0] = rbld.ptlut_db_out_del_rb[60];
assign reg_[69][9:5] = rbld.ptlut_db_out_del_rb[61];
assign reg_[69][14:10] = rbld.ptlut_db_out_del_rb[62];
assign reg_[69][19:15] = rbld.ptlut_db_out_del_rb[63];
assign reg_[69][24:20] = rbld.ptlut_db_out_del_rb[64];
assign reg_[69][29:25] = rbld.ptlut_db_out_del_rb[65];
assign reg_[69][34:30] = rbld.ptlut_db_out_del_rb[66];
assign reg_[69][39:35] = rbld.ptlut_db_out_del_rb[67];
assign reg_[69][44:40] = rbld.ptlut_db_out_del_rb[68];
assign reg_[69][49:45] = rbld.ptlut_db_out_del_rb[69];
assign reg_[69][54:50] = rbld.ptlut_db_out_del_rb[70];
assign reg_[69][59:55] = rbld.ptlut_db_out_del_rb[71];
assign rbld.ptlut_clk_rst = reg_[24][0:0];
assign rbld.ptlut_chips_rst = reg_[24][1:1];
assign rbld.ptlut_mrs_cmd = reg_[24][2:2];
assign rbld.ptlut_write_cmd = reg_[24][3:3];
assign rbld.ptlut_read_cmd = reg_[24][4:4];
assign rbld.ptlut_dbdel_clk_en = reg_[24][5:5];
assign rbld.ptlut_dbdel_ld = reg_[24][6:6];
assign rbld.ptlut_dbdel_rst = reg_[24][7:7];
assign rbld.ptlut_wr_term_count = reg_[24][19:8];
assign rbld.ptlut_rd_term_count = reg_[24][31:20];
assign rbld.ptlut_wr_latency = reg_[24][37:32];
assign rbld.ptlut_rd_latency = reg_[24][43:38];
assign rbld.ptlut_wr_phase_shift = reg_[24][44:44];
assign rbld.ptlut_rd_phase_shift = reg_[24][45:45];
assign rbld.ptlut_dpm_wr_del = reg_[24][50:46];
assign rbld.ptlut_wr_quad_del = reg_[24][55:51];
assign rbld.ptlut_rd_quad_del = reg_[24][60:56];
assign rbld.ptlut_refresh_en = reg_[24][61:61];
assign rbld.ptlut_rd_bank_timeout = reg_[25][2:0];
assign rbld.ptlut_refresh_bank_timout = reg_[25][5:3];
assign rbld.ptlut_core_rq_mask = reg_[25][8:6];
assign reg_[70][0:0] = rbld.ptlut_busy;
assign reg_[70][8:1] = rbld.ptlut_delay_ctl_locked;
assign rbld.th_window = reg_[26][6:0];
assign rbld.delay_two_mu = reg_[26][10:7];
assign rbld.single_en = reg_[26][11:11];
assign rbld.two_mu_en = reg_[26][12:12];
assign rbld.low_th_promote = reg_[26][13:13];
assign rbld.use_rpc = reg_[26][14:14];
assign rbld.th_window_z0 = reg_[26][21:15];
assign rbld.two_st_tight_timing = reg_[26][22:22];
assign reg_[71][25:0] = rbld.csc_rate_lct[0][1];
assign reg_[71][51:26] = rbld.csc_rate_lct[0][2];
assign reg_[72][25:0] = rbld.csc_rate_lct[0][3];
assign reg_[72][51:26] = rbld.csc_rate_lct[0][4];
assign reg_[73][25:0] = rbld.csc_rate_lct[0][5];
assign reg_[73][51:26] = rbld.csc_rate_lct[0][6];
assign reg_[74][25:0] = rbld.csc_rate_lct[0][7];
assign reg_[74][51:26] = rbld.csc_rate_lct[0][8];
assign reg_[75][25:0] = rbld.csc_rate_lct[0][9];
assign reg_[75][51:26] = rbld.csc_rate_lct[1][1];
assign reg_[76][25:0] = rbld.csc_rate_lct[1][2];
assign reg_[76][51:26] = rbld.csc_rate_lct[1][3];
assign reg_[77][25:0] = rbld.csc_rate_lct[1][4];
assign reg_[77][51:26] = rbld.csc_rate_lct[1][5];
assign reg_[78][25:0] = rbld.csc_rate_lct[1][6];
assign reg_[78][51:26] = rbld.csc_rate_lct[1][7];
assign reg_[79][25:0] = rbld.csc_rate_lct[1][8];
assign reg_[79][51:26] = rbld.csc_rate_lct[1][9];
assign reg_[80][25:0] = rbld.csc_rate_lct[2][1];
assign reg_[80][51:26] = rbld.csc_rate_lct[2][2];
assign reg_[81][25:0] = rbld.csc_rate_lct[2][3];
assign reg_[81][51:26] = rbld.csc_rate_lct[2][4];
assign reg_[82][25:0] = rbld.csc_rate_lct[2][5];
assign reg_[82][51:26] = rbld.csc_rate_lct[2][6];
assign reg_[83][25:0] = rbld.csc_rate_lct[2][7];
assign reg_[83][51:26] = rbld.csc_rate_lct[2][8];
assign reg_[84][25:0] = rbld.csc_rate_lct[2][9];
assign reg_[84][51:26] = rbld.csc_rate_lct[3][1];
assign reg_[85][25:0] = rbld.csc_rate_lct[3][2];
assign reg_[85][51:26] = rbld.csc_rate_lct[3][3];
assign reg_[86][25:0] = rbld.csc_rate_lct[3][4];
assign reg_[86][51:26] = rbld.csc_rate_lct[3][5];
assign reg_[87][25:0] = rbld.csc_rate_lct[3][6];
assign reg_[87][51:26] = rbld.csc_rate_lct[3][7];
assign reg_[88][25:0] = rbld.csc_rate_lct[3][8];
assign reg_[88][51:26] = rbld.csc_rate_lct[3][9];
assign reg_[89][25:0] = rbld.csc_rate_lct[4][1];
assign reg_[89][51:26] = rbld.csc_rate_lct[4][2];
assign reg_[90][25:0] = rbld.csc_rate_lct[4][3];
assign reg_[90][51:26] = rbld.csc_rate_lct[4][4];
assign reg_[91][25:0] = rbld.csc_rate_lct[4][5];
assign reg_[91][51:26] = rbld.csc_rate_lct[4][6];
assign reg_[92][25:0] = rbld.csc_rate_lct[4][7];
assign reg_[92][51:26] = rbld.csc_rate_lct[4][8];
assign reg_[93][25:0] = rbld.csc_rate_lct[4][9];
assign reg_[93][51:26] = rbld.csc_rate_lct[5][1];
assign reg_[94][25:0] = rbld.csc_rate_lct[5][2];
assign reg_[94][51:26] = rbld.csc_rate_lct[5][3];
assign reg_[95][25:0] = rbld.csc_rate_lct[5][4];
assign reg_[95][51:26] = rbld.csc_rate_lct[5][5];
assign reg_[96][25:0] = rbld.csc_rate_lct[5][6];
assign reg_[96][51:26] = rbld.csc_rate_lct[5][7];
assign reg_[97][25:0] = rbld.csc_rate_lct[5][8];
assign reg_[97][51:26] = rbld.csc_rate_lct[5][9];
assign reg_[98][25:0] = rbld.csc_rate_track[0];
assign reg_[98][51:26] = rbld.csc_rate_track[1];
assign reg_[99][25:0] = rbld.csc_rate_track[2];
assign rbld.daq_l1a_del = reg_[27][7:0];
assign rbld.daq_l1a_window = reg_[27][10:8];
assign rbld.daq_valor_delay = reg_[27][18:11];
assign rbld.daq_valor_window = reg_[27][21:19];
assign rbld.daq_bxn_offset = reg_[27][33:22];
assign rbld.daq_brd_id = reg_[27][49:34];
assign rbld.daq_stress_en = reg_[27][50:50];
assign rbld.daq_amc13_easy_en = reg_[27][51:51];
assign rbld.daq_report_wo_track = reg_[27][52:52];
assign rbld.daq_rpc_late_by = reg_[27][55:53];
assign reg_[100][7:0] = rbld.daq_amc13_timeout_cnt;
assign reg_[100][18:8] = rbld.daq_oos_cnt;
assign reg_[100][29:19] = rbld.daq_bsy_cnt;
assign reg_[100][40:30] = rbld.daq_wof_cnt;
assign reg_[100][51:41] = rbld.daq_rdy_cnt;
assign reg_[100][62:52] = rbld.daq_ill_cnt;
assign reg_[101][3:0] = rbld.daq_tts_state;
assign reg_[101][4:4] = rbld.amc13_ready_state;
assign reg_[101][5:5] = rbld.amc13_easy_triggered;
assign reg_[101][21:6] = rbld.amc13_not_ready_cnt;
assign reg_[101][37:22] = rbld.amc13_fifo_full_cnt;
assign rbld.use_bc0_ch1[0] = reg_[28][8:0];
assign rbld.use_bc0_ch1[1] = reg_[28][17:9];
assign rbld.use_bc0_ch1[2] = reg_[28][26:18];
assign rbld.use_bc0_ch1[3] = reg_[28][35:27];
assign rbld.use_bc0_ch1[4] = reg_[28][44:36];
assign rbld.use_bc0_ch1[5] = reg_[28][53:45];
assign rbld.en_auto_bc0_ch1[0] = reg_[29][8:0];
assign rbld.en_auto_bc0_ch1[1] = reg_[29][17:9];
assign rbld.en_auto_bc0_ch1[2] = reg_[29][26:18];
assign rbld.en_auto_bc0_ch1[3] = reg_[29][35:27];
assign rbld.en_auto_bc0_ch1[4] = reg_[29][44:36];
assign rbld.en_auto_bc0_ch1[5] = reg_[29][53:45];
assign reg_[102][15:0] = rbld.usrclk_unlock_cnt;
assign rbld.dbg_jtag_length = reg_[30][31:0];
assign rbld.dbg_jtag_tms = reg_[31][31:0];
assign rbld.dbg_jtag_tdi = reg_[32][31:0];
assign reg_[103][31:0] = rbld.dbg_jtag_tdo;
assign rbld.dbg_jtag_enable = reg_[33][0:0];
