$date
	Thu Jul 25 21:04:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! match_o $end
$var reg 1 " clk_i $end
$var reg 1 # data_i $end
$var reg 1 $ reset_i $end
$scope module pd0 $end
$var wire 1 " clk_i $end
$var wire 1 # data_i $end
$var wire 1 $ reset_i $end
$var reg 1 % curr_state $end
$var reg 1 ! match_o $end
$var reg 1 & next_state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
1$
x#
0"
x!
$end
#5
0%
0&
0!
0#
0$
1"
#10
0"
#15
1$
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1&
1#
1"
#50
0"
#55
1!
0&
1%
0#
1"
#60
0"
#65
0!
0%
1"
#70
0"
#75
1&
1#
1"
#80
0"
#85
1!
0&
1%
0#
1"
#90
0"
#95
1&
0!
0%
1#
1"
#100
0"
#105
1&
1%
1"
#110
0"
#115
1!
0&
0#
1"
#120
0"
#125
1&
0!
0%
1#
1"
#130
0"
#135
1&
1%
1"
#140
0"
#145
1"
