# Derypt modeule test in Hardware

* This hardware module takes a memory address and size and decrypts the data in 128 bit chuncks and writes it to memory. See the UML
* The Decrypt module is taken from - https://github.com/michaelehab/AES-Verilog
