$date
	Thu Aug 18 13:58:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! o2 [7:0] $end
$var wire 1 " o1 $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % v1 $end
$var reg 8 & v2 [7:0] $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 " o1 $end
$var wire 8 ' o2 [7:0] $end
$var wire 1 $ rst $end
$var wire 1 % v1 $end
$var wire 8 ( v2 [7:0] $end
$var reg 1 ) tmp1 $end
$var reg 8 * tmp2 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
0)
bx (
b0 '
bx &
x%
1$
0#
0"
b0 !
$end
#2
bx !
bx '
bx *
x"
x)
0$
#5
b10001011 !
b10001011 '
b10001011 *
1"
1)
b10000001 &
b10000001 (
0%
1#
#10
0#
#15
b1101101 !
b1101101 '
b1101101 *
0"
0)
1#
b1100011 &
b1100011 (
1%
#20
0#
#25
b10010111 !
b10010111 '
b10010111 *
1#
b10001101 &
b10001101 (
#30
0#
#35
b11100 !
b11100 '
b11100 *
1#
b10010 &
b10010 (
#40
0#
#45
b10111 !
b10111 '
b10111 *
1#
b1101 &
b1101 (
