{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "83322ca2",
   "metadata": {},
   "source": [
    "## Understanding the Full Adder Testbench\n",
    "\n",
    "A testbench is not hardware it’s used only for simulation and verification of a design."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f3e9e443",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Purpose of the Testbench\n",
    "\n",
    "The goal is to apply all possible input combinations (a, b, c) to the Full Adder and observe its outputs (sum, carry) to verify that it behaves correctly."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1667f136",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Step-by-Step Explanation\n",
    "\n",
    "\n",
    "1. Module Declaration\n",
    "\n",
    "    `module full_adder_test_1();`\n",
    "\n",
    "    - This defines a new module named full_adder_test_1, which serves as the testbench.\n",
    "\n",
    "---\n",
    "\n",
    "2. Variable Declarations\n",
    "\n",
    "    ```verilog\n",
    "    reg a, b, c;\n",
    "    wire sum, carry;\n",
    "    ```\n",
    "\n",
    "    - `reg` → used for variables that can be assigned values inside procedural blocks.\n",
    "\n",
    "    - `wire` → used for signals that connect components and carry output values from the design under test.\n",
    "\n",
    "---\n",
    "\n",
    "3. Instantiate the Design\n",
    "\n",
    "    `FullAdder f(sum, carry, a, b, c);`\n",
    "    This line connects the Full Adder module to the testbench variables:\n",
    "\n",
    "    - The Full Adder’s inputs (a, b, c) are connected to the testbench’s a, b, c.\n",
    "\n",
    "    - The outputs (sum, carry) are connected to sum and carry wires.\n",
    "\n",
    "---\n",
    "\n",
    "4. The initial Block\n",
    "\n",
    "    ```verilog\n",
    "    initial \n",
    "    begin \n",
    "    \n",
    "    end\n",
    "    ```\n",
    "\n",
    "\n",
    "    - The `initial` block executes only once at the start of the simulation.  \n",
    "    - All statements inside it run sequentially, just like a program.\n",
    "\n",
    "---\n",
    "\n",
    "5. Monitoring Signals  \n",
    "    `$monitor($time, \"a=%b, b=%b, c=%b, carry=%b, sum=%b\", a, b, c, carry, sum);`\n",
    "\n",
    "    - `$monitor` continuously prints signal values whenever any of them changes.\n",
    "\n",
    "    - `%b` means values are displayed in binary format (0 or 1).\n",
    "\n",
    "    - `$time` prints the current simulation time.\n",
    "\n",
    "---\n",
    "\n",
    "6. Applying Stimulus\n",
    "\n",
    "    ```verilog\n",
    "    a=0; b=0; c=0;\n",
    "    #10 a=0; b=0; c=1;\n",
    "    #10 a=0; b=1; c=0;\n",
    "    #10 a=0; b=1; c=1;\n",
    "    #10 a=1; b=0; c=0;\n",
    "    #10 a=1; b=0; c=1;\n",
    "    #10 a=1; b=1; c=0;\n",
    "    #10 a=1; b=1; c=1;\n",
    "    ```\n",
    "\n",
    "\n",
    "    `#10` means wait for 10 time units before executing the next statement.\n",
    "\n",
    "    This sequence tests all 8 possible input combinations for (a, b, c) (since 2³ = 8).\n",
    "\n",
    "\n",
    "---\n",
    "\n",
    "7. Ending the Simulation\n",
    "\n",
    "    `$finish;`\n",
    "\n",
    "\n",
    "    The `$finish` command terminates the simulation after all test cases are done.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c7ba26e0",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Summary Table\n",
    "\n",
    "| Element                     | Description                                            |\n",
    "| --------------------------- | ------------------------------------------------------ |\n",
    "| `module`                    | Defines the testbench                                  |\n",
    "| `reg`                       | Variable that can be assigned inside procedural blocks |\n",
    "| `wire`                      | Signal connecting outputs from the design              |\n",
    "| `FullAdder f(...)`          | Instantiates and connects the Full Adder module        |\n",
    "| `initial ... begin ... end` | Runs once at simulation start                          |\n",
    "| `$monitor`                  | Displays values whenever signals change                |\n",
    "| `#10`                       | Wait 10 time units before executing the next line      |\n",
    "| `$finish`                   | Stops the simulation                                   |\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7d28fa9b",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "![image.png](images/test1.png)\n",
    "\n",
    "---"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
