

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Fri Apr 26 02:51:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution17 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Coef_Clear_Loop_fu_378        |equalizer_Pipeline_Coef_Clear_Loop        |      107|      107|  1.070 us|  1.070 us|  107|  107|       no|
        |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_385  |equalizer_Pipeline_Shift_Accumulate_Loop  |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
        |grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_395        |equalizer_Pipeline_VITIS_LOOP_48_1        |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop     |        ?|        ?|   2 ~ 466|          -|          -|     ?|        no|
        | + Coef_Read_Loop  |      354|      354|       118|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    101|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|    1786|   2254|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    713|    -|
|Register         |        -|    -|     453|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    3|    2239|   3068|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                      |control_s_axi                             |        0|   0|  100|   168|    0|
    |grp_equalizer_Pipeline_Coef_Clear_Loop_fu_378        |equalizer_Pipeline_Coef_Clear_Loop        |        0|   0|   87|   155|    0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_385  |equalizer_Pipeline_Shift_Accumulate_Loop  |        0|   0|  358|   267|    0|
    |grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_395        |equalizer_Pipeline_VITIS_LOOP_48_1        |        0|   0|  358|   296|    0|
    |gmem_m_axi_U                                         |gmem_m_axi                                |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U19                               |mul_32s_32s_32_2_1                        |        0|   3|  165|    50|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                          |        0|   3| 1786|  2254|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |accumulate_fu_558_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln45_fu_521_p2                |         +|   0|  0|  10|           2|           1|
    |icmp_ln45_fu_515_p2               |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln61_fu_527_p2               |      icmp|   0|  0|  18|          32|          16|
    |state_2_fu_500_p2                 |      icmp|   0|  0|  18|          32|          16|
    |ap_block_state20                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state21                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op145_write_state20  |        or|   0|  0|   2|           1|           1|
    |select_ln23_fu_533_p3             |    select|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 101|         104|          72|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  113|         22|    1|         22|
    |ap_phi_mux_tmp_data_V_5_phi_fu_368_p6  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_dest_V_1_phi_fu_298_p6  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_id_V_1_phi_fu_312_p6    |    9|          2|    1|          2|
    |ap_phi_mux_tmp_keep_V_1_phi_fu_354_p6  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_strb_V_1_phi_fu_340_p6  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_user_V_1_phi_fu_326_p6  |    9|          2|    1|          2|
    |coef_scale_reg_251                     |    9|          2|   32|         64|
    |gmem_ARADDR                            |   20|          4|   64|        256|
    |gmem_ARLEN                             |   20|          4|   32|        128|
    |gmem_ARVALID                           |   20|          4|    1|          4|
    |gmem_AWADDR                            |   14|          3|   64|        192|
    |gmem_AWLEN                             |   14|          3|   32|         96|
    |gmem_AWVALID                           |   14|          3|    1|          3|
    |gmem_BREADY                            |   14|          3|    1|          3|
    |gmem_RREADY                            |   20|          4|    1|          4|
    |gmem_WDATA                             |   14|          3|   32|         96|
    |gmem_WSTRB                             |   14|          3|    4|         12|
    |gmem_WVALID                            |   14|          3|    1|          3|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |gmem_blk_n_R                           |    9|          2|    1|          2|
    |grp_fu_551_ce                          |   14|          3|    1|          3|
    |grp_fu_551_p0                          |   20|          4|   32|        128|
    |grp_fu_551_p1                          |   20|          4|   32|        128|
    |input_r_TDATA_blk_n                    |    9|          2|    1|          2|
    |input_r_TREADY_int_regslice            |   14|          3|    1|          3|
    |j_reg_240                              |    9|          2|    2|          4|
    |output_r_TDATA_blk_n                   |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice            |   14|          3|   32|         96|
    |output_r_TDEST_int_regslice            |   14|          3|    1|          3|
    |output_r_TID_int_regslice              |   14|          3|    1|          3|
    |output_r_TKEEP_int_regslice            |   14|          3|    4|         12|
    |output_r_TLAST_int_regslice            |   14|          3|    1|          3|
    |output_r_TSTRB_int_regslice            |   14|          3|    4|         12|
    |output_r_TUSER_int_regslice            |   14|          3|    1|          3|
    |signal_shift_reg_address0              |   14|          3|    7|         21|
    |signal_shift_reg_ce0                   |   14|          3|    1|          3|
    |signal_shift_reg_d0                    |   14|          3|   32|         96|
    |signal_shift_reg_we0                   |   14|          3|    1|          3|
    |state_fu_164                           |   20|          4|    2|          8|
    |tmp_data_V_2_reg_284                   |    9|          2|   32|         64|
    |tmp_data_V_5_reg_364                   |    9|          2|   32|         64|
    |tmp_dest_V_1_reg_294                   |    9|          2|    1|          2|
    |tmp_id_V_1_reg_308                     |    9|          2|    1|          2|
    |tmp_keep_V_1_reg_350                   |    9|          2|    4|          8|
    |tmp_last_V_1_reg_273                   |    9|          2|    1|          2|
    |tmp_strb_V_1_reg_336                   |    9|          2|    4|          8|
    |tmp_user_V_1_reg_322                   |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  713|        150|  544|       1658|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |accumulate_reg_766                                                |  32|   0|   32|          0|
    |add_ln45_reg_741                                                  |   2|   0|    2|          0|
    |ap_CS_fsm                                                         |  21|   0|   21|          0|
    |coef_scale_reg_251                                                |  32|   0|   32|          0|
    |coefs_read_reg_645                                                |  64|   0|   64|          0|
    |gmem_addr_read_reg_756                                            |  32|   0|   32|          0|
    |gmem_addr_reg_658                                                 |  64|   0|   64|          0|
    |grp_equalizer_Pipeline_Coef_Clear_Loop_fu_378_ap_start_reg        |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_385_ap_start_reg  |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_395_ap_start_reg        |   1|   0|    1|          0|
    |j_reg_240                                                         |   2|   0|    2|          0|
    |mul_ln76_reg_761                                                  |  32|   0|   32|          0|
    |p_4_0_0_0132_phi_reg_261                                          |   1|   0|    1|          0|
    |read_coefs_fu_160                                                 |   1|   0|    1|          0|
    |state_1_reg_682                                                   |   2|   0|    8|          6|
    |state_fu_164                                                      |   2|   0|    8|          6|
    |tmp_data_V_2_reg_284                                              |  32|   0|   32|          0|
    |tmp_data_V_5_reg_364                                              |  32|   0|   32|          0|
    |tmp_data_V_reg_686                                                |  32|   0|   32|          0|
    |tmp_dest_V_1_reg_294                                              |   1|   0|    1|          0|
    |tmp_dest_V_reg_728                                                |   1|   0|    1|          0|
    |tmp_id_V_1_reg_308                                                |   1|   0|    1|          0|
    |tmp_id_V_reg_721                                                  |   1|   0|    1|          0|
    |tmp_keep_V_1_reg_350                                              |   4|   0|    4|          0|
    |tmp_keep_V_reg_694                                                |   4|   0|    4|          0|
    |tmp_last_V_1_reg_273                                              |   1|   0|    1|          0|
    |tmp_last_V_reg_715                                                |   1|   0|    1|          0|
    |tmp_out_data_V_fu_136                                             |  32|   0|   32|          0|
    |tmp_out_dest_V_fu_156                                             |   1|   0|    1|          0|
    |tmp_out_id_V_fu_152                                               |   1|   0|    1|          0|
    |tmp_out_keep_V_fu_140                                             |   4|   0|    4|          0|
    |tmp_out_strb_V_fu_144                                             |   4|   0|    4|          0|
    |tmp_out_user_V_fu_148                                             |   1|   0|    1|          0|
    |tmp_strb_V_1_reg_336                                              |   4|   0|    4|          0|
    |tmp_strb_V_reg_701                                                |   4|   0|    4|          0|
    |tmp_user_V_1_reg_322                                              |   1|   0|    1|          0|
    |tmp_user_V_reg_708                                                |   1|   0|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 453|   0|  465|         12|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 7 20 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 20 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 2 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 22 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 23 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 24 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_out_user_V = alloca i32 1"   --->   Operation 25 'alloca' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_out_id_V = alloca i32 1"   --->   Operation 26 'alloca' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = alloca i32 1"   --->   Operation 27 'alloca' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%read_coefs = alloca i32 1"   --->   Operation 28 'alloca' 'read_coefs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 29 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 30 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accumulate_loc = alloca i64 1"   --->   Operation 31 'alloca' 'accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [equalizer.cpp:3]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 33 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:76]   --->   Operation 54 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i62 %trunc_ln" [equalizer.cpp:76]   --->   Operation 55 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln76" [equalizer.cpp:76]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.82ns)   --->   "%store_ln26 = store i8 0, i8 %state" [equalizer.cpp:26]   --->   Operation 57 'store' 'store_ln26' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln26 = store i1 0, i1 %read_coefs" [equalizer.cpp:26]   --->   Operation 58 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln26 = br void %while.body" [equalizer.cpp:26]   --->   Operation 59 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.49>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = load i32 %tmp_out_data_V"   --->   Operation 60 'load' 'tmp_out_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = load i4 %tmp_out_keep_V"   --->   Operation 61 'load' 'tmp_out_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = load i4 %tmp_out_strb_V"   --->   Operation 62 'load' 'tmp_out_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = load i1 %tmp_out_user_V"   --->   Operation 63 'load' 'tmp_out_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = load i1 %tmp_out_id_V"   --->   Operation 64 'load' 'tmp_out_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = load i1 %tmp_out_dest_V"   --->   Operation 65 'load' 'tmp_out_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%state_1 = load i8 %state"   --->   Operation 66 'load' 'state_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [equalizer.cpp:17]   --->   Operation 67 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 68 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 69 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 70 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 71 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 72 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 73 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 74 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 75 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.95ns)   --->   "%switch_ln29 = switch i8 %state_1, void %sw.bb, i8 2, void %for.inc47.preheader, i8 1, void %sw.bb2" [equalizer.cpp:29]   --->   Operation 76 'switch' 'switch_ln29' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%read_coefs_load = load i1 %read_coefs" [equalizer.cpp:37]   --->   Operation 77 'load' 'read_coefs_load' <Predicate = (state_1 == 1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln37 = br i1 %read_coefs_load, void %for.inc.preheader, void %if.end25" [equalizer.cpp:37]   --->   Operation 78 'br' 'br_ln37' <Predicate = (state_1 == 1)> <Delay = 1.58>
ST_2 : Operation 79 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Coef_Clear_Loop, i32 %gmem, i64 %coefs_read"   --->   Operation 79 'call' 'call_ln0' <Predicate = (state_1 == 1 & !read_coefs_load)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 80 'call' 'call_ln0' <Predicate = (state_1 == 2)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (2.47ns)   --->   "%state_2 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:31]   --->   Operation 81 'icmp' 'state_2' <Predicate = (state_1 != 2 & state_1 != 1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i1 %state_2" [equalizer.cpp:23]   --->   Operation 82 'zext' 'zext_ln23' <Predicate = (state_1 != 2 & state_1 != 1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln92 = br i1 %tmp_last_V, void %sw.bb.if.end67_crit_edge, void %while.end" [equalizer.cpp:92]   --->   Operation 83 'br' 'br_ln92' <Predicate = (state_1 != 2 & state_1 != 1)> <Delay = 1.58>
ST_2 : Operation 84 [1/1] (1.82ns)   --->   "%store_ln92 = store i8 %zext_ln23, i8 %state" [equalizer.cpp:92]   --->   Operation 84 'store' 'store_ln92' <Predicate = (state_1 != 2 & state_1 != 1 & !tmp_last_V)> <Delay = 1.82>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln92 = br void %if.end67" [equalizer.cpp:92]   --->   Operation 85 'br' 'br_ln92' <Predicate = (state_1 != 2 & state_1 != 1 & !tmp_last_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Coef_Clear_Loop, i32 %gmem, i64 %coefs_read"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln45 = br void %VITIS_LOOP_48_1" [equalizer.cpp:45]   --->   Operation 87 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.47>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln45, void %VITIS_LOOP_48_1.split, i2 0, void %for.inc.preheader" [equalizer.cpp:45]   --->   Operation 88 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%coef_scale = phi i32 %tmp_data_V_4, void %VITIS_LOOP_48_1.split, i32 %tmp_data_V, void %for.inc.preheader"   --->   Operation 89 'phi' 'coef_scale' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%p_4_0_0_0132_phi = phi i1 %tmp_last_V_2, void %VITIS_LOOP_48_1.split, i1 0, void %for.inc.preheader"   --->   Operation 90 'phi' 'p_4_0_0_0132_phi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.95ns)   --->   "%icmp_ln45 = icmp_eq  i2 %j, i2 3" [equalizer.cpp:45]   --->   Operation 91 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 92 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.56ns)   --->   "%add_ln45 = add i2 %j, i2 1" [equalizer.cpp:45]   --->   Operation 93 'add' 'add_ln45' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %VITIS_LOOP_48_1.split, void %if.end25.loopexit" [equalizer.cpp:45]   --->   Operation 94 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%empty_24 = wait i32 @_ssdm_op_Wait"   --->   Operation 95 'wait' 'empty_24' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (3.52ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_48_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read"   --->   Operation 96 'call' 'call_ln283' <Predicate = (!icmp_ln45)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end25"   --->   Operation 97 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_48_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read"   --->   Operation 98 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [equalizer.cpp:14]   --->   Operation 99 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 100 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%empty_26 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 101 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i44 %empty_26"   --->   Operation 102 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue i44 %empty_26"   --->   Operation 103 'extractvalue' 'tmp_last_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln45 = br void %VITIS_LOOP_48_1" [equalizer.cpp:45]   --->   Operation 104 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 5.27>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 %tmp_last_V, void %sw.bb2, i1 %p_4_0_0_0132_phi, void %if.end25.loopexit"   --->   Operation 105 'phi' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln61)   --->   "%tmp_data_V_2 = phi i32 %tmp_data_V, void %sw.bb2, i32 %coef_scale, void %if.end25.loopexit"   --->   Operation 106 'phi' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln61 = icmp_eq  i32 %tmp_data_V_2, i32 43962" [equalizer.cpp:61]   --->   Operation 107 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.98ns)   --->   "%select_ln23 = select i1 %icmp_ln61, i8 2, i8 1" [equalizer.cpp:23]   --->   Operation 108 'select' 'select_ln23' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln92 = br i1 %tmp_last_V_1, void %if.end25.if.end67_crit_edge, void %while.end" [equalizer.cpp:92]   --->   Operation 109 'br' 'br_ln92' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 110 [1/1] (1.82ns)   --->   "%store_ln92 = store i8 %select_ln23, i8 %state" [equalizer.cpp:92]   --->   Operation 110 'store' 'store_ln92' <Predicate = (!tmp_last_V_1)> <Delay = 1.82>
ST_7 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln92 = store i1 1, i1 %read_coefs" [equalizer.cpp:92]   --->   Operation 111 'store' 'store_ln92' <Predicate = (!tmp_last_V_1)> <Delay = 1.58>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln92 = br void %if.end67" [equalizer.cpp:92]   --->   Operation 112 'br' 'br_ln92' <Predicate = (!tmp_last_V_1)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 7.30>
ST_9 : Operation 114 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:76]   --->   Operation 114 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln77 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:77]   --->   Operation 115 'store' 'store_ln77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 10 <SV = 4> <Delay = 7.30>
ST_10 : Operation 116 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:76]   --->   Operation 116 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 5> <Delay = 7.30>
ST_11 : Operation 117 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:76]   --->   Operation 117 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 6> <Delay = 7.30>
ST_12 : Operation 118 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:76]   --->   Operation 118 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 7> <Delay = 7.30>
ST_13 : Operation 119 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:76]   --->   Operation 119 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 8> <Delay = 7.30>
ST_14 : Operation 120 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:76]   --->   Operation 120 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 9> <Delay = 7.30>
ST_15 : Operation 121 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:76]   --->   Operation 121 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 10> <Delay = 7.30>
ST_16 : Operation 122 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [equalizer.cpp:76]   --->   Operation 122 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 11> <Delay = 6.91>
ST_17 : Operation 123 [2/2] (6.91ns)   --->   "%mul_ln76 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:76]   --->   Operation 123 'mul' 'mul_ln76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 6.91>
ST_18 : Operation 124 [1/2] (6.91ns)   --->   "%mul_ln76 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:76]   --->   Operation 124 'mul' 'mul_ln76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 2.55>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%accumulate_loc_load = load i32 %accumulate_loc"   --->   Operation 125 'load' 'accumulate_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (2.55ns)   --->   "%accumulate = add i32 %mul_ln76, i32 %accumulate_loc_load" [equalizer.cpp:76]   --->   Operation 126 'add' 'accumulate' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 127 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 14> <Delay = 1.82>
ST_20 : Operation 128 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 128 'write' 'write_ln304' <Predicate = (state_1 == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 129 [1/1] (1.58ns)   --->   "%br_ln92 = br i1 %tmp_last_V, void %for.inc47.preheader.if.end67_crit_edge, void %while.end" [equalizer.cpp:92]   --->   Operation 129 'br' 'br_ln92' <Predicate = (state_1 == 2)> <Delay = 1.58>
ST_20 : Operation 130 [1/1] (1.82ns)   --->   "%store_ln92 = store i8 2, i8 %state" [equalizer.cpp:92]   --->   Operation 130 'store' 'store_ln92' <Predicate = (state_1 == 2 & !tmp_last_V)> <Delay = 1.82>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln92 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:92]   --->   Operation 131 'store' 'store_ln92' <Predicate = (state_1 == 2 & !tmp_last_V)> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln92 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:92]   --->   Operation 132 'store' 'store_ln92' <Predicate = (state_1 == 2 & !tmp_last_V)> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln92 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:92]   --->   Operation 133 'store' 'store_ln92' <Predicate = (state_1 == 2 & !tmp_last_V)> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln92 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:92]   --->   Operation 134 'store' 'store_ln92' <Predicate = (state_1 == 2 & !tmp_last_V)> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln92 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:92]   --->   Operation 135 'store' 'store_ln92' <Predicate = (state_1 == 2 & !tmp_last_V)> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %accumulate, i32 %tmp_out_data_V" [equalizer.cpp:92]   --->   Operation 136 'store' 'store_ln92' <Predicate = (state_1 == 2 & !tmp_last_V)> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln92 = br void %if.end67" [equalizer.cpp:92]   --->   Operation 137 'br' 'br_ln92' <Predicate = (state_1 == 2 & !tmp_last_V)> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln26 = br void %while.body" [equalizer.cpp:26]   --->   Operation 138 'br' 'br_ln26' <Predicate = (state_1 != 1 & !tmp_last_V) | (state_1 == 1 & !tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %if.end25, i1 %tmp_dest_V, void %for.inc47.preheader"   --->   Operation 139 'phi' 'tmp_dest_V_1' <Predicate = (state_1 != 1 & tmp_last_V) | (state_1 == 1 & tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %if.end25, i1 %tmp_id_V, void %for.inc47.preheader"   --->   Operation 140 'phi' 'tmp_id_V_1' <Predicate = (state_1 != 1 & tmp_last_V) | (state_1 == 1 & tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %if.end25, i1 %tmp_user_V, void %for.inc47.preheader"   --->   Operation 141 'phi' 'tmp_user_V_1' <Predicate = (state_1 != 1 & tmp_last_V) | (state_1 == 1 & tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %if.end25, i4 %tmp_strb_V, void %for.inc47.preheader"   --->   Operation 142 'phi' 'tmp_strb_V_1' <Predicate = (state_1 != 1 & tmp_last_V) | (state_1 == 1 & tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %if.end25, i4 %tmp_keep_V, void %for.inc47.preheader"   --->   Operation 143 'phi' 'tmp_keep_V_1' <Predicate = (state_1 != 1 & tmp_last_V) | (state_1 == 1 & tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %if.end25, i32 %accumulate, void %for.inc47.preheader"   --->   Operation 144 'phi' 'tmp_data_V_5' <Predicate = (state_1 != 1 & tmp_last_V) | (state_1 == 1 & tmp_last_V_1)> <Delay = 0.00>
ST_20 : Operation 145 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 145 'write' 'write_ln304' <Predicate = (state_1 != 1 & tmp_last_V) | (state_1 == 1 & tmp_last_V_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 15> <Delay = 0.00>
ST_21 : Operation 146 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 146 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [equalizer.cpp:98]   --->   Operation 147 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_out_data_V      (alloca           ) [ 0011111111111111111110]
tmp_out_keep_V      (alloca           ) [ 0011111111111111111110]
tmp_out_strb_V      (alloca           ) [ 0011111111111111111110]
tmp_out_user_V      (alloca           ) [ 0011111111111111111110]
tmp_out_id_V        (alloca           ) [ 0011111111111111111110]
tmp_out_dest_V      (alloca           ) [ 0011111111111111111110]
read_coefs          (alloca           ) [ 0111111111111111111110]
state               (alloca           ) [ 0111111111111111111110]
coefs_read          (read             ) [ 0011111111111111111110]
accumulate_loc      (alloca           ) [ 0011111111111111111110]
spectopmodule_ln3   (spectopmodule    ) [ 0000000000000000000000]
specinterface_ln3   (specinterface    ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
trunc_ln            (partselect       ) [ 0000000000000000000000]
sext_ln76           (sext             ) [ 0000000000000000000000]
gmem_addr           (getelementptr    ) [ 0011111111111111111110]
store_ln26          (store            ) [ 0000000000000000000000]
store_ln26          (store            ) [ 0000000000000000000000]
br_ln26             (br               ) [ 0000000000000000000000]
tmp_out_data_V_1    (load             ) [ 0011111111111111111110]
tmp_out_keep_V_1    (load             ) [ 0011111111111111111110]
tmp_out_strb_V_1    (load             ) [ 0011111111111111111110]
tmp_out_user_V_1    (load             ) [ 0011111111111111111110]
tmp_out_id_V_1      (load             ) [ 0011111111111111111110]
tmp_out_dest_V_1    (load             ) [ 0011111111111111111110]
state_1             (load             ) [ 0011111111111111111110]
specloopname_ln17   (specloopname     ) [ 0000000000000000000000]
empty               (read             ) [ 0000000000000000000000]
tmp_data_V          (extractvalue     ) [ 0011111111111111111110]
tmp_keep_V          (extractvalue     ) [ 0011111111111111111110]
tmp_strb_V          (extractvalue     ) [ 0011111111111111111110]
tmp_user_V          (extractvalue     ) [ 0011111111111111111110]
tmp_last_V          (extractvalue     ) [ 0011111111111111111110]
tmp_id_V            (extractvalue     ) [ 0011111111111111111110]
tmp_dest_V          (extractvalue     ) [ 0011111111111111111110]
switch_ln29         (switch           ) [ 0000000000000000000000]
read_coefs_load     (load             ) [ 0011111111111111111110]
br_ln37             (br               ) [ 0011111111111111111110]
state_2             (icmp             ) [ 0000000000000000000000]
zext_ln23           (zext             ) [ 0000000000000000000000]
br_ln92             (br               ) [ 0011111111111111111110]
store_ln92          (store            ) [ 0000000000000000000000]
br_ln92             (br               ) [ 0000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000]
br_ln45             (br               ) [ 0011111111111111111110]
j                   (phi              ) [ 0000100000000000000000]
coef_scale          (phi              ) [ 0010110111111111111110]
p_4_0_0_0132_phi    (phi              ) [ 0010100111111111111110]
icmp_ln45           (icmp             ) [ 0011111111111111111110]
empty_23            (speclooptripcount) [ 0000000000000000000000]
add_ln45            (add              ) [ 0011111111111111111110]
br_ln45             (br               ) [ 0000000000000000000000]
empty_24            (wait             ) [ 0000000000000000000000]
br_ln0              (br               ) [ 0011111111111111111110]
call_ln283          (call             ) [ 0000000000000000000000]
specloopname_ln14   (specloopname     ) [ 0000000000000000000000]
empty_25            (wait             ) [ 0000000000000000000000]
empty_26            (read             ) [ 0000000000000000000000]
tmp_data_V_4        (extractvalue     ) [ 0011111111111111111110]
tmp_last_V_2        (extractvalue     ) [ 0011111111111111111110]
br_ln45             (br               ) [ 0011111111111111111110]
tmp_last_V_1        (phi              ) [ 0011111111111111111110]
tmp_data_V_2        (phi              ) [ 0000000100000000000000]
icmp_ln61           (icmp             ) [ 0000000000000000000000]
select_ln23         (select           ) [ 0000000000000000000000]
br_ln92             (br               ) [ 0011111111111111111110]
store_ln92          (store            ) [ 0000000000000000000000]
store_ln92          (store            ) [ 0000000000000000000000]
br_ln92             (br               ) [ 0000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000]
store_ln77          (store            ) [ 0000000000000000000000]
gmem_load_1_req     (readreq          ) [ 0000000000000000000000]
gmem_addr_read      (read             ) [ 0000000000000000011000]
mul_ln76            (mul              ) [ 0000000000000000000100]
accumulate_loc_load (load             ) [ 0000000000000000000000]
accumulate          (add              ) [ 0011111100000000000010]
write_ln304         (write            ) [ 0000000000000000000000]
br_ln92             (br               ) [ 0000000000000000000000]
store_ln92          (store            ) [ 0000000000000000000000]
store_ln92          (store            ) [ 0000000000000000000000]
store_ln92          (store            ) [ 0000000000000000000000]
store_ln92          (store            ) [ 0000000000000000000000]
store_ln92          (store            ) [ 0000000000000000000000]
store_ln92          (store            ) [ 0000000000000000000000]
store_ln92          (store            ) [ 0000000000000000000000]
br_ln92             (br               ) [ 0000000000000000000000]
br_ln26             (br               ) [ 0000000000000000000000]
tmp_dest_V_1        (phi              ) [ 0000000011111111111111]
tmp_id_V_1          (phi              ) [ 0000000011111111111111]
tmp_user_V_1        (phi              ) [ 0000000011111111111111]
tmp_strb_V_1        (phi              ) [ 0000000011111111111111]
tmp_keep_V_1        (phi              ) [ 0000000011111111111111]
tmp_data_V_5        (phi              ) [ 0000000011111111111111]
write_ln304         (write            ) [ 0000000000000000000000]
ret_ln98            (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Coef_Clear_Loop"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_VITIS_LOOP_48_1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_out_data_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_out_keep_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_out_strb_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_out_user_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_user_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_out_id_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_id_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_out_dest_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_dest_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="read_coefs_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_coefs/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="state_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="accumulate_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulate_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="coefs_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="44" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="4" slack="0"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="184" dir="0" index="5" bw="1" slack="0"/>
<pin id="185" dir="0" index="6" bw="1" slack="0"/>
<pin id="186" dir="0" index="7" bw="1" slack="0"/>
<pin id="187" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_26/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_readreq_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="3"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="gmem_addr_read_read_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="10"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/16 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="4" slack="0"/>
<pin id="213" dir="0" index="4" bw="1" slack="0"/>
<pin id="214" dir="0" index="5" bw="1" slack="0"/>
<pin id="215" dir="0" index="6" bw="1" slack="0"/>
<pin id="216" dir="0" index="7" bw="1" slack="0"/>
<pin id="217" dir="0" index="8" bw="32" slack="0"/>
<pin id="218" dir="0" index="9" bw="4" slack="0"/>
<pin id="219" dir="0" index="10" bw="4" slack="0"/>
<pin id="220" dir="0" index="11" bw="1" slack="0"/>
<pin id="221" dir="0" index="12" bw="1" slack="0"/>
<pin id="222" dir="0" index="13" bw="1" slack="0"/>
<pin id="223" dir="0" index="14" bw="1" slack="0"/>
<pin id="224" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/19 write_ln304/20 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln77_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/9 "/>
</bind>
</comp>

<comp id="240" class="1005" name="j_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="1"/>
<pin id="242" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="251" class="1005" name="coef_scale_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coef_scale (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="coef_scale_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="32" slack="2"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="coef_scale/4 "/>
</bind>
</comp>

<comp id="261" class="1005" name="p_4_0_0_0132_phi_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_4_0_0_0132_phi (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_4_0_0_0132_phi_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4_0_0_0132_phi/4 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_last_V_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="10"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_last_V_1_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="3"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/7 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_data_V_2_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_data_V_2_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="3"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="32" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_2/7 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_dest_V_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_dest_V_1_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="4" bw="1" slack="13"/>
<pin id="304" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/20 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_id_V_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_id_V_1_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="4" bw="1" slack="13"/>
<pin id="318" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/20 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_user_V_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_user_V_1_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="4" bw="1" slack="13"/>
<pin id="332" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/20 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_strb_V_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_strb_V_1_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="4" bw="4" slack="13"/>
<pin id="346" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/20 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_keep_V_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_keep_V_1_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="4" slack="13"/>
<pin id="360" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/20 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_data_V_5_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_data_V_5_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="4" bw="32" slack="1"/>
<pin id="374" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_5/20 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_equalizer_Pipeline_Coef_Clear_Loop_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="64" slack="1"/>
<pin id="382" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="64" slack="1"/>
<pin id="389" dir="0" index="3" bw="32" slack="1"/>
<pin id="390" dir="0" index="4" bw="32" slack="0"/>
<pin id="391" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="0" index="3" bw="4" slack="0"/>
<pin id="400" dir="0" index="4" bw="4" slack="0"/>
<pin id="401" dir="0" index="5" bw="1" slack="0"/>
<pin id="402" dir="0" index="6" bw="1" slack="0"/>
<pin id="403" dir="0" index="7" bw="1" slack="0"/>
<pin id="404" dir="0" index="8" bw="1" slack="0"/>
<pin id="405" dir="0" index="9" bw="32" slack="0"/>
<pin id="406" dir="0" index="10" bw="64" slack="3"/>
<pin id="407" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="44" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_4/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="44" slack="0"/>
<pin id="424" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_2/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="62" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="0"/>
<pin id="429" dir="0" index="2" bw="3" slack="0"/>
<pin id="430" dir="0" index="3" bw="7" slack="0"/>
<pin id="431" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln76_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="62" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="gmem_addr_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln26_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln26_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_out_data_V_1_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_out_keep_V_1_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_out_strb_V_1_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_out_user_V_1_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_user_V_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_out_id_V_1_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_id_V_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_out_dest_V_1_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_dest_V_1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="state_1_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_keep_V_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="44" slack="0"/>
<pin id="479" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_strb_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="44" slack="0"/>
<pin id="483" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_user_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="44" slack="0"/>
<pin id="487" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_id_V_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="44" slack="0"/>
<pin id="491" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_dest_V_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="44" slack="0"/>
<pin id="495" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="read_coefs_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_coefs_load/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="state_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="state_2/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln23_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln92_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="1"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln45_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="2" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln45_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln61_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln23_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="0" index="2" bw="8" slack="0"/>
<pin id="537" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln92_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="4"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln92_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="4"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="32" slack="10"/>
<pin id="554" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76/17 mul_ln52/2 mul_ln73/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="accumulate_loc_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="13"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_loc_load/19 "/>
</bind>
</comp>

<comp id="558" class="1004" name="accumulate_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulate/19 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln92_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="14"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/20 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln92_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="13"/>
<pin id="571" dir="0" index="1" bw="1" slack="14"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/20 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln92_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="13"/>
<pin id="575" dir="0" index="1" bw="1" slack="14"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/20 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln92_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="13"/>
<pin id="579" dir="0" index="1" bw="1" slack="14"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/20 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln92_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="13"/>
<pin id="583" dir="0" index="1" bw="4" slack="14"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/20 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln92_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="13"/>
<pin id="587" dir="0" index="1" bw="4" slack="14"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/20 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln92_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="14"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/20 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_out_data_V_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_out_keep_V_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="1"/>
<pin id="601" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_out_strb_V_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="1"/>
<pin id="607" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_out_user_V_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp_out_id_V_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_out_dest_V_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V "/>
</bind>
</comp>

<comp id="629" class="1005" name="read_coefs_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="read_coefs "/>
</bind>
</comp>

<comp id="636" class="1005" name="state_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="state "/>
</bind>
</comp>

<comp id="645" class="1005" name="coefs_read_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="652" class="1005" name="accumulate_loc_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate_loc "/>
</bind>
</comp>

<comp id="658" class="1005" name="gmem_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="3"/>
<pin id="660" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="state_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="13"/>
<pin id="684" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_data_V_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="2"/>
<pin id="688" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_keep_V_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="12"/>
<pin id="696" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_strb_V_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="12"/>
<pin id="703" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_user_V_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="12"/>
<pin id="710" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_last_V_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="3"/>
<pin id="717" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_id_V_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="12"/>
<pin id="723" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="728" class="1005" name="tmp_dest_V_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="12"/>
<pin id="730" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="741" class="1005" name="add_ln45_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="2" slack="0"/>
<pin id="743" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_data_V_4_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_last_V_2_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="756" class="1005" name="gmem_addr_read_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="761" class="1005" name="mul_ln76_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln76 "/>
</bind>
</comp>

<comp id="766" class="1005" name="accumulate_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="94" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="201"><net_src comp="128" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="132" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="225"><net_src comp="134" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="208" pin=6"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="208" pin=7"/></net>

<net id="233"><net_src comp="126" pin="0"/><net_sink comp="208" pin=12"/></net>

<net id="239"><net_src comp="130" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="106" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="260"><net_src comp="254" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="264"><net_src comp="108" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="282"><net_src comp="261" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="293"><net_src comp="251" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="208" pin=14"/></net>

<net id="306"><net_src comp="298" pin="6"/><net_sink comp="208" pin=14"/></net>

<net id="307"><net_src comp="298" pin="6"/><net_sink comp="294" pin=0"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="208" pin=13"/></net>

<net id="320"><net_src comp="312" pin="6"/><net_sink comp="208" pin=13"/></net>

<net id="321"><net_src comp="312" pin="6"/><net_sink comp="308" pin=0"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="208" pin=11"/></net>

<net id="334"><net_src comp="326" pin="6"/><net_sink comp="208" pin=11"/></net>

<net id="335"><net_src comp="326" pin="6"/><net_sink comp="322" pin=0"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="208" pin=10"/></net>

<net id="348"><net_src comp="340" pin="6"/><net_sink comp="208" pin=10"/></net>

<net id="349"><net_src comp="340" pin="6"/><net_sink comp="336" pin=0"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="208" pin=9"/></net>

<net id="362"><net_src comp="354" pin="6"/><net_sink comp="208" pin=9"/></net>

<net id="363"><net_src comp="354" pin="6"/><net_sink comp="350" pin=0"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="208" pin=8"/></net>

<net id="376"><net_src comp="368" pin="6"/><net_sink comp="208" pin=8"/></net>

<net id="377"><net_src comp="368" pin="6"/><net_sink comp="364" pin=0"/></net>

<net id="383"><net_src comp="100" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="0" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="392"><net_src comp="102" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="0" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="385" pin=4"/></net>

<net id="408"><net_src comp="120" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="409"><net_src comp="0" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="410"><net_src comp="18" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="411"><net_src comp="20" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="412"><net_src comp="22" pin="0"/><net_sink comp="395" pin=4"/></net>

<net id="413"><net_src comp="24" pin="0"/><net_sink comp="395" pin=5"/></net>

<net id="414"><net_src comp="26" pin="0"/><net_sink comp="395" pin=6"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="395" pin=7"/></net>

<net id="416"><net_src comp="30" pin="0"/><net_sink comp="395" pin=8"/></net>

<net id="417"><net_src comp="254" pin="4"/><net_sink comp="395" pin=9"/></net>

<net id="421"><net_src comp="178" pin="8"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="178" pin="8"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="80" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="172" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="82" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="84" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="439"><net_src comp="426" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="0" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="86" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="88" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="480"><net_src comp="178" pin="8"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="178" pin="8"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="178" pin="8"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="178" pin="8"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="178" pin="8"/><net_sink comp="493" pin=0"/></net>

<net id="504"><net_src comp="418" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="104" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="244" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="110" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="244" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="116" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="287" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="124" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="96" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="98" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="126" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="562"><net_src comp="555" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="563"><net_src comp="558" pin="2"/><net_sink comp="208" pin=8"/></net>

<net id="568"><net_src comp="96" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="596"><net_src comp="136" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="602"><net_src comp="140" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="608"><net_src comp="144" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="614"><net_src comp="148" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="620"><net_src comp="152" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="626"><net_src comp="156" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="632"><net_src comp="160" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="639"><net_src comp="164" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="648"><net_src comp="172" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="395" pin=10"/></net>

<net id="655"><net_src comp="168" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="385" pin=3"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="661"><net_src comp="440" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="685"><net_src comp="474" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="418" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="697"><net_src comp="477" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="208" pin=9"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="704"><net_src comp="481" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="208" pin=10"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="711"><net_src comp="485" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="208" pin=11"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="326" pin=4"/></net>

<net id="718"><net_src comp="422" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="208" pin=12"/></net>

<net id="724"><net_src comp="489" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="208" pin=13"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="731"><net_src comp="493" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="208" pin=14"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="744"><net_src comp="521" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="749"><net_src comp="418" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="754"><net_src comp="422" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="759"><net_src comp="203" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="764"><net_src comp="551" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="769"><net_src comp="558" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="208" pin=8"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="368" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 }
	Port: output_r_V_data_V | {20 21 }
	Port: output_r_V_keep_V | {20 21 }
	Port: output_r_V_strb_V | {20 21 }
	Port: output_r_V_user_V | {20 21 }
	Port: output_r_V_last_V | {20 21 }
	Port: output_r_V_id_V | {20 21 }
	Port: output_r_V_dest_V | {20 21 }
	Port: signal_shift_reg | {2 8 9 }
 - Input state : 
	Port: equalizer : gmem | {2 4 5 8 9 10 11 12 13 14 15 16 }
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {2 4 5 6 }
	Port: equalizer : input_r_V_keep_V | {2 4 5 6 }
	Port: equalizer : input_r_V_strb_V | {2 4 5 6 }
	Port: equalizer : input_r_V_user_V | {2 4 5 6 }
	Port: equalizer : input_r_V_last_V | {2 4 5 6 }
	Port: equalizer : input_r_V_id_V | {2 4 5 6 }
	Port: equalizer : input_r_V_dest_V | {2 4 5 6 }
	Port: equalizer : signal_shift_reg | {2 8 }
  - Chain level:
	State 1
		sext_ln76 : 1
		gmem_addr : 2
		store_ln26 : 1
		store_ln26 : 1
	State 2
		switch_ln29 : 1
		br_ln37 : 1
		state_2 : 1
		zext_ln23 : 2
		br_ln92 : 1
		store_ln92 : 3
	State 3
	State 4
		icmp_ln45 : 1
		add_ln45 : 1
		br_ln45 : 2
		call_ln283 : 1
	State 5
	State 6
	State 7
		icmp_ln61 : 1
		select_ln23 : 2
		br_ln92 : 1
		store_ln92 : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		accumulate : 1
		write_ln304 : 2
	State 20
		tmp_dest_V_1 : 1
		tmp_id_V_1 : 1
		tmp_user_V_1 : 1
		tmp_strb_V_1 : 1
		tmp_keep_V_1 : 1
		tmp_data_V_5 : 1
		write_ln304 : 2
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_378    |    0    |  1.588  |    41   |    86   |
|   call   | grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_385 |    3    |  1.588  |   347   |   193   |
|          |    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_395    |    3    |  1.7073 |   365   |   184   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      grp_fu_551                     |    3    |    0    |   165   |    50   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    add   |                   add_ln45_fu_521                   |    0    |    0    |    0    |    10   |
|          |                  accumulate_fu_558                  |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                    state_2_fu_500                   |    0    |    0    |    0    |    18   |
|   icmp   |                   icmp_ln45_fu_515                  |    0    |    0    |    0    |    8    |
|          |                   icmp_ln61_fu_527                  |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  select  |                  select_ln23_fu_533                 |    0    |    0    |    0    |    8    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                coefs_read_read_fu_172               |    0    |    0    |    0    |    0    |
|   read   |                   grp_read_fu_178                   |    0    |    0    |    0    |    0    |
|          |              gmem_addr_read_read_fu_203             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_196                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   write  |                   grp_write_fu_208                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                      grp_fu_418                     |    0    |    0    |    0    |    0    |
|          |                      grp_fu_422                     |    0    |    0    |    0    |    0    |
|          |                  tmp_keep_V_fu_477                  |    0    |    0    |    0    |    0    |
|extractvalue|                  tmp_strb_V_fu_481                  |    0    |    0    |    0    |    0    |
|          |                  tmp_user_V_fu_485                  |    0    |    0    |    0    |    0    |
|          |                   tmp_id_V_fu_489                   |    0    |    0    |    0    |    0    |
|          |                  tmp_dest_V_fu_493                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   trunc_ln_fu_426                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                   sext_ln76_fu_436                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln23_fu_506                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    9    |  4.8833 |   918   |   614   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|signal_shift_reg|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| accumulate_loc_reg_652 |   32   |
|   accumulate_reg_766   |   32   |
|    add_ln45_reg_741    |    2   |
|   coef_scale_reg_251   |   32   |
|   coefs_read_reg_645   |   64   |
| gmem_addr_read_reg_756 |   32   |
|    gmem_addr_reg_658   |   32   |
|        j_reg_240       |    2   |
|    mul_ln76_reg_761    |   32   |
|p_4_0_0_0132_phi_reg_261|    1   |
|   read_coefs_reg_629   |    1   |
|     state_1_reg_682    |    8   |
|      state_reg_636     |    8   |
|  tmp_data_V_2_reg_284  |   32   |
|  tmp_data_V_4_reg_746  |   32   |
|  tmp_data_V_5_reg_364  |   32   |
|   tmp_data_V_reg_686   |   32   |
|  tmp_dest_V_1_reg_294  |    1   |
|   tmp_dest_V_reg_728   |    1   |
|   tmp_id_V_1_reg_308   |    1   |
|    tmp_id_V_reg_721    |    1   |
|  tmp_keep_V_1_reg_350  |    4   |
|   tmp_keep_V_reg_694   |    4   |
|  tmp_last_V_1_reg_273  |    1   |
|  tmp_last_V_2_reg_751  |    1   |
|   tmp_last_V_reg_715   |    1   |
| tmp_out_data_V_reg_593 |   32   |
| tmp_out_dest_V_reg_623 |    1   |
|  tmp_out_id_V_reg_617  |    1   |
| tmp_out_keep_V_reg_599 |    4   |
| tmp_out_strb_V_reg_605 |    4   |
| tmp_out_user_V_reg_611 |    1   |
|  tmp_strb_V_1_reg_336  |    4   |
|   tmp_strb_V_reg_701   |    4   |
|  tmp_user_V_1_reg_322  |    1   |
|   tmp_user_V_reg_708   |    1   |
+------------------------+--------+
|          Total         |   474  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_208     |  p8  |   4  |  32  |   128  ||    20   |
|     grp_write_fu_208     |  p9  |   3  |   4  |   12   ||    14   |
|     grp_write_fu_208     |  p10 |   3  |   4  |   12   ||    14   |
|     grp_write_fu_208     |  p11 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_208     |  p12 |   2  |   1  |    2   ||    9    |
|     grp_write_fu_208     |  p13 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_208     |  p14 |   3  |   1  |    3   ||    14   |
| p_4_0_0_0132_phi_reg_261 |  p0  |   2  |   1  |    2   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   165  || 13.5391 ||   108   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    4   |   918  |   614  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   474  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   18   |  1392  |   722  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
