Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 13 22:15:08 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.888        0.000                      0                  519        0.196        0.000                      0                  519        2.000        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_manager/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0      {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0      {0.000 4.000}        8.000           125.000         
sys_clk_pin               {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_manager/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            2.522        0.000                      0                  475        0.196        0.000                      0                  475        3.500        0.000                       0                   249  
  clkfbout_clk_wiz_0                                                                                                                                                        5.845        0.000                       0                     3  
sys_clk_pin                     4.652        0.000                      0                   44        0.313        0.000                      0                   44        3.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.888        0.000                      0                  277        0.957        0.000                      0                  277  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_manager/inst/clk_in1
  To Clock:  clk_manager/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_manager/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 w50counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.981ns (19.754%)  route 3.985ns (80.246%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 9.580 - 8.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.754     1.757    clk_125
    SLICE_X41Y6          FDCE                                         r  w50counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     2.213 f  w50counter_reg[13]/Q
                         net (fo=3, routed)           1.155     3.368    w50counter_reg_n_0_[13]
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.492 r  FSM_sequential_crossState[0]_i_7/O
                         net (fo=1, routed)           0.573     4.065    FSM_sequential_crossState[0]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  FSM_sequential_crossState[0]_i_4/O
                         net (fo=1, routed)           0.576     4.765    FSM_sequential_crossState[0]_i_4_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  FSM_sequential_crossState[0]_i_2/O
                         net (fo=34, routed)          1.049     5.938    debounce_inst_2/w50counter_reg[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.153     6.091 r  debounce_inst_2/w50counter[30]_i_1/O
                         net (fo=31, routed)          0.632     6.723    debounce_inst_2_n_5
    SLICE_X40Y0          FDCE                                         r  w50counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.577     9.580    clk_125
    SLICE_X40Y0          FDCE                                         r  w50counter_reg[2]/C
                         clock pessimism              0.143     9.723    
                         clock uncertainty           -0.069     9.654    
    SLICE_X40Y0          FDCE (Setup_fdce_C_CE)      -0.408     9.246    w50counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 w50counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.981ns (19.754%)  route 3.985ns (80.246%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 9.580 - 8.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.754     1.757    clk_125
    SLICE_X41Y6          FDCE                                         r  w50counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     2.213 f  w50counter_reg[13]/Q
                         net (fo=3, routed)           1.155     3.368    w50counter_reg_n_0_[13]
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.492 r  FSM_sequential_crossState[0]_i_7/O
                         net (fo=1, routed)           0.573     4.065    FSM_sequential_crossState[0]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  FSM_sequential_crossState[0]_i_4/O
                         net (fo=1, routed)           0.576     4.765    FSM_sequential_crossState[0]_i_4_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  FSM_sequential_crossState[0]_i_2/O
                         net (fo=34, routed)          1.049     5.938    debounce_inst_2/w50counter_reg[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.153     6.091 r  debounce_inst_2/w50counter[30]_i_1/O
                         net (fo=31, routed)          0.632     6.723    debounce_inst_2_n_5
    SLICE_X40Y0          FDCE                                         r  w50counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.577     9.580    clk_125
    SLICE_X40Y0          FDCE                                         r  w50counter_reg[3]/C
                         clock pessimism              0.143     9.723    
                         clock uncertainty           -0.069     9.654    
    SLICE_X40Y0          FDCE (Setup_fdce_C_CE)      -0.408     9.246    w50counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 w50counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.981ns (19.754%)  route 3.985ns (80.246%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 9.580 - 8.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.754     1.757    clk_125
    SLICE_X41Y6          FDCE                                         r  w50counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     2.213 f  w50counter_reg[13]/Q
                         net (fo=3, routed)           1.155     3.368    w50counter_reg_n_0_[13]
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.492 r  FSM_sequential_crossState[0]_i_7/O
                         net (fo=1, routed)           0.573     4.065    FSM_sequential_crossState[0]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  FSM_sequential_crossState[0]_i_4/O
                         net (fo=1, routed)           0.576     4.765    FSM_sequential_crossState[0]_i_4_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  FSM_sequential_crossState[0]_i_2/O
                         net (fo=34, routed)          1.049     5.938    debounce_inst_2/w50counter_reg[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.153     6.091 r  debounce_inst_2/w50counter[30]_i_1/O
                         net (fo=31, routed)          0.632     6.723    debounce_inst_2_n_5
    SLICE_X40Y0          FDCE                                         r  w50counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.577     9.580    clk_125
    SLICE_X40Y0          FDCE                                         r  w50counter_reg[4]/C
                         clock pessimism              0.143     9.723    
                         clock uncertainty           -0.069     9.654    
    SLICE_X40Y0          FDCE (Setup_fdce_C_CE)      -0.408     9.246    w50counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 w50counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.981ns (19.917%)  route 3.945ns (80.083%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.754     1.757    clk_125
    SLICE_X41Y6          FDCE                                         r  w50counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     2.213 f  w50counter_reg[13]/Q
                         net (fo=3, routed)           1.155     3.368    w50counter_reg_n_0_[13]
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.492 r  FSM_sequential_crossState[0]_i_7/O
                         net (fo=1, routed)           0.573     4.065    FSM_sequential_crossState[0]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  FSM_sequential_crossState[0]_i_4/O
                         net (fo=1, routed)           0.576     4.765    FSM_sequential_crossState[0]_i_4_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  FSM_sequential_crossState[0]_i_2/O
                         net (fo=34, routed)          1.049     5.938    debounce_inst_2/w50counter_reg[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.153     6.091 r  debounce_inst_2/w50counter[30]_i_1/O
                         net (fo=31, routed)          0.592     6.683    debounce_inst_2_n_5
    SLICE_X40Y4          FDCE                                         r  w50counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X40Y4          FDCE                                         r  w50counter_reg[12]/C
                         clock pessimism              0.143     9.722    
                         clock uncertainty           -0.069     9.653    
    SLICE_X40Y4          FDCE (Setup_fdce_C_CE)      -0.408     9.245    w50counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 w50counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.981ns (19.917%)  route 3.945ns (80.083%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.754     1.757    clk_125
    SLICE_X41Y6          FDCE                                         r  w50counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     2.213 f  w50counter_reg[13]/Q
                         net (fo=3, routed)           1.155     3.368    w50counter_reg_n_0_[13]
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.492 r  FSM_sequential_crossState[0]_i_7/O
                         net (fo=1, routed)           0.573     4.065    FSM_sequential_crossState[0]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  FSM_sequential_crossState[0]_i_4/O
                         net (fo=1, routed)           0.576     4.765    FSM_sequential_crossState[0]_i_4_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  FSM_sequential_crossState[0]_i_2/O
                         net (fo=34, routed)          1.049     5.938    debounce_inst_2/w50counter_reg[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.153     6.091 r  debounce_inst_2/w50counter[30]_i_1/O
                         net (fo=31, routed)          0.592     6.683    debounce_inst_2_n_5
    SLICE_X40Y4          FDCE                                         r  w50counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X40Y4          FDCE                                         r  w50counter_reg[17]/C
                         clock pessimism              0.143     9.722    
                         clock uncertainty           -0.069     9.653    
    SLICE_X40Y4          FDCE (Setup_fdce_C_CE)      -0.408     9.245    w50counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 w50counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.981ns (19.917%)  route 3.945ns (80.083%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.754     1.757    clk_125
    SLICE_X41Y6          FDCE                                         r  w50counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     2.213 f  w50counter_reg[13]/Q
                         net (fo=3, routed)           1.155     3.368    w50counter_reg_n_0_[13]
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.492 r  FSM_sequential_crossState[0]_i_7/O
                         net (fo=1, routed)           0.573     4.065    FSM_sequential_crossState[0]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  FSM_sequential_crossState[0]_i_4/O
                         net (fo=1, routed)           0.576     4.765    FSM_sequential_crossState[0]_i_4_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  FSM_sequential_crossState[0]_i_2/O
                         net (fo=34, routed)          1.049     5.938    debounce_inst_2/w50counter_reg[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.153     6.091 r  debounce_inst_2/w50counter[30]_i_1/O
                         net (fo=31, routed)          0.592     6.683    debounce_inst_2_n_5
    SLICE_X40Y4          FDCE                                         r  w50counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X40Y4          FDCE                                         r  w50counter_reg[19]/C
                         clock pessimism              0.143     9.722    
                         clock uncertainty           -0.069     9.653    
    SLICE_X40Y4          FDCE (Setup_fdce_C_CE)      -0.408     9.245    w50counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 w50counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.981ns (19.917%)  route 3.945ns (80.083%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.754     1.757    clk_125
    SLICE_X41Y6          FDCE                                         r  w50counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     2.213 f  w50counter_reg[13]/Q
                         net (fo=3, routed)           1.155     3.368    w50counter_reg_n_0_[13]
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.492 r  FSM_sequential_crossState[0]_i_7/O
                         net (fo=1, routed)           0.573     4.065    FSM_sequential_crossState[0]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  FSM_sequential_crossState[0]_i_4/O
                         net (fo=1, routed)           0.576     4.765    FSM_sequential_crossState[0]_i_4_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  FSM_sequential_crossState[0]_i_2/O
                         net (fo=34, routed)          1.049     5.938    debounce_inst_2/w50counter_reg[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.153     6.091 r  debounce_inst_2/w50counter[30]_i_1/O
                         net (fo=31, routed)          0.592     6.683    debounce_inst_2_n_5
    SLICE_X40Y4          FDCE                                         r  w50counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X40Y4          FDCE                                         r  w50counter_reg[20]/C
                         clock pessimism              0.143     9.722    
                         clock uncertainty           -0.069     9.653    
    SLICE_X40Y4          FDCE (Setup_fdce_C_CE)      -0.408     9.245    w50counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 w50counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.981ns (19.966%)  route 3.932ns (80.034%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.754     1.757    clk_125
    SLICE_X41Y6          FDCE                                         r  w50counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     2.213 f  w50counter_reg[13]/Q
                         net (fo=3, routed)           1.155     3.368    w50counter_reg_n_0_[13]
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.492 r  FSM_sequential_crossState[0]_i_7/O
                         net (fo=1, routed)           0.573     4.065    FSM_sequential_crossState[0]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  FSM_sequential_crossState[0]_i_4/O
                         net (fo=1, routed)           0.576     4.765    FSM_sequential_crossState[0]_i_4_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  FSM_sequential_crossState[0]_i_2/O
                         net (fo=34, routed)          1.049     5.938    debounce_inst_2/w50counter_reg[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.153     6.091 r  debounce_inst_2/w50counter[30]_i_1/O
                         net (fo=31, routed)          0.580     6.670    debounce_inst_2_n_5
    SLICE_X41Y5          FDCE                                         r  w50counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X41Y5          FDCE                                         r  w50counter_reg[11]/C
                         clock pessimism              0.143     9.722    
                         clock uncertainty           -0.069     9.653    
    SLICE_X41Y5          FDCE (Setup_fdce_C_CE)      -0.408     9.245    w50counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 w50counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.981ns (19.966%)  route 3.932ns (80.034%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.754     1.757    clk_125
    SLICE_X41Y6          FDCE                                         r  w50counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     2.213 f  w50counter_reg[13]/Q
                         net (fo=3, routed)           1.155     3.368    w50counter_reg_n_0_[13]
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.492 r  FSM_sequential_crossState[0]_i_7/O
                         net (fo=1, routed)           0.573     4.065    FSM_sequential_crossState[0]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  FSM_sequential_crossState[0]_i_4/O
                         net (fo=1, routed)           0.576     4.765    FSM_sequential_crossState[0]_i_4_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  FSM_sequential_crossState[0]_i_2/O
                         net (fo=34, routed)          1.049     5.938    debounce_inst_2/w50counter_reg[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.153     6.091 r  debounce_inst_2/w50counter[30]_i_1/O
                         net (fo=31, routed)          0.580     6.670    debounce_inst_2_n_5
    SLICE_X40Y5          FDCE                                         r  w50counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X40Y5          FDCE                                         r  w50counter_reg[21]/C
                         clock pessimism              0.143     9.722    
                         clock uncertainty           -0.069     9.653    
    SLICE_X40Y5          FDCE (Setup_fdce_C_CE)      -0.408     9.245    w50counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 w50counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.981ns (19.966%)  route 3.932ns (80.034%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.754     1.757    clk_125
    SLICE_X41Y6          FDCE                                         r  w50counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     2.213 f  w50counter_reg[13]/Q
                         net (fo=3, routed)           1.155     3.368    w50counter_reg_n_0_[13]
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.492 r  FSM_sequential_crossState[0]_i_7/O
                         net (fo=1, routed)           0.573     4.065    FSM_sequential_crossState[0]_i_7_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  FSM_sequential_crossState[0]_i_4/O
                         net (fo=1, routed)           0.576     4.765    FSM_sequential_crossState[0]_i_4_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124     4.889 r  FSM_sequential_crossState[0]_i_2/O
                         net (fo=34, routed)          1.049     5.938    debounce_inst_2/w50counter_reg[0]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.153     6.091 r  debounce_inst_2/w50counter[30]_i_1/O
                         net (fo=31, routed)          0.580     6.670    debounce_inst_2_n_5
    SLICE_X40Y5          FDCE                                         r  w50counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X40Y5          FDCE                                         r  w50counter_reg[22]/C
                         clock pessimism              0.143     9.722    
                         clock uncertainty           -0.069     9.653    
    SLICE_X40Y5          FDCE (Setup_fdce_C_CE)      -0.408     9.245    w50counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  2.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM_sequential_lState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.869%)  route 0.147ns (44.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.589     0.591    clk_125
    SLICE_X37Y9          FDCE                                         r  FSM_sequential_lState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  FSM_sequential_lState_reg[0]/Q
                         net (fo=20, routed)          0.147     0.879    debounce_inst_1/S10
    SLICE_X38Y9          LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  debounce_inst_1/currSeg2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.924    currSeg2[3]
    SLICE_X38Y9          FDCE                                         r  currSeg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.858     0.860    clk_125
    SLICE_X38Y9          FDCE                                         r  currSeg2_reg[3]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X38Y9          FDCE (Hold_fdce_C_D)         0.121     0.728    currSeg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 S10_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_crossState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.227ns (62.990%)  route 0.133ns (37.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.591     0.593    clk_125
    SLICE_X41Y7          FDCE                                         r  S10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.128     0.721 f  S10_reg/Q
                         net (fo=3, routed)           0.133     0.854    S10_reg_n_0
    SLICE_X38Y7          LUT5 (Prop_lut5_I2_O)        0.099     0.953 r  FSM_sequential_crossState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.953    FSM_sequential_crossState[1]_i_1_n_0
    SLICE_X38Y7          FDCE                                         r  FSM_sequential_crossState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.858     0.860    clk_125
    SLICE_X38Y7          FDCE                                         r  FSM_sequential_crossState_reg[1]/C
                         clock pessimism             -0.233     0.627    
    SLICE_X38Y7          FDCE (Hold_fdce_C_D)         0.120     0.747    FSM_sequential_crossState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 FSM_sequential_crossState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.591     0.593    clk_125
    SLICE_X41Y7          FDCE                                         r  FSM_sequential_crossState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141     0.734 f  FSM_sequential_crossState_reg[0]/Q
                         net (fo=38, routed)          0.143     0.877    crossState[0]
    SLICE_X40Y7          LUT5 (Prop_lut5_I1_O)        0.045     0.922 r  w50counter[30]_i_2/O
                         net (fo=1, routed)           0.000     0.922    w50counter[30]
    SLICE_X40Y7          FDCE                                         r  w50counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.860     0.862    clk_125
    SLICE_X40Y7          FDCE                                         r  w50counter_reg[30]/C
                         clock pessimism             -0.256     0.606    
    SLICE_X40Y7          FDCE (Hold_fdce_C_D)         0.092     0.698    w50counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 currSeg2_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.096%)  route 0.159ns (42.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.586     0.588    clk_125
    SLICE_X38Y14         FDCE                                         r  currSeg2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.164     0.752 r  currSeg2_reg[21]/Q
                         net (fo=6, routed)           0.159     0.911    currSeg2_reg_n_0_[21]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.048     0.959 r  segInput[21]_i_1/O
                         net (fo=1, routed)           0.000     0.959    segInput[21]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  segInput_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.853     0.855    clk_125
    SLICE_X38Y15         FDRE                                         r  segInput_reg[21]/C
                         clock pessimism             -0.253     0.602    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.131     0.733    segInput_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 oneScounter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oneScounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.065%)  route 0.178ns (48.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.590     0.592    clk_125
    SLICE_X40Y11         FDCE                                         r  oneScounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.141     0.733 f  oneScounter_reg[23]/Q
                         net (fo=30, routed)          0.178     0.911    debounce_inst_2/oneScounter_reg[0][1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.956 r  debounce_inst_2/oneScounter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.956    debounce_inst_2_n_30
    SLICE_X42Y11         FDCE                                         r  oneScounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.859     0.861    clk_125
    SLICE_X42Y11         FDCE                                         r  oneScounter_reg[2]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.121     0.729    oneScounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 oneScounter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oneScounter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.065%)  route 0.178ns (48.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.590     0.592    clk_125
    SLICE_X40Y11         FDCE                                         r  oneScounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.141     0.733 f  oneScounter_reg[23]/Q
                         net (fo=30, routed)          0.178     0.911    debounce_inst_2/oneScounter_reg[0][1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.956 r  debounce_inst_2/oneScounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.956    debounce_inst_2_n_28
    SLICE_X42Y11         FDCE                                         r  oneScounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.859     0.861    clk_125
    SLICE_X42Y11         FDCE                                         r  oneScounter_reg[4]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.121     0.729    oneScounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 currSeg1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.859%)  route 0.159ns (46.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.589     0.591    clk_125
    SLICE_X41Y12         FDCE                                         r  currSeg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  currSeg1_reg[10]/Q
                         net (fo=5, routed)           0.159     0.891    currSeg1_reg_n_0_[10]
    SLICE_X41Y13         LUT3 (Prop_lut3_I2_O)        0.045     0.936 r  segInput[10]_i_1/O
                         net (fo=1, routed)           0.000     0.936    segInput[10]_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  segInput_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.856     0.858    clk_125
    SLICE_X41Y13         FDRE                                         r  segInput_reg[10]/C
                         clock pessimism             -0.253     0.605    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.091     0.696    segInput_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 currSeg1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.467%)  route 0.162ns (46.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.588     0.590    clk_125
    SLICE_X41Y14         FDCE                                         r  currSeg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  currSeg1_reg[14]/Q
                         net (fo=5, routed)           0.162     0.892    currSeg1_reg_n_0_[14]
    SLICE_X43Y13         LUT3 (Prop_lut3_I2_O)        0.045     0.937 r  segInput[14]_i_1/O
                         net (fo=1, routed)           0.000     0.937    segInput[14]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  segInput_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.856     0.858    clk_125
    SLICE_X43Y13         FDRE                                         r  segInput_reg[14]/C
                         clock pessimism             -0.253     0.605    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091     0.696    segInput_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 currSeg1_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.021%)  route 0.171ns (44.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.585     0.587    clk_125
    SLICE_X38Y16         FDCE                                         r  currSeg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     0.751 r  currSeg1_reg[18]/Q
                         net (fo=5, routed)           0.171     0.921    currSeg1_reg_n_0_[18]
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.045     0.966 r  segInput[18]_i_1/O
                         net (fo=1, routed)           0.000     0.966    segInput[18]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  segInput_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.853     0.855    clk_125
    SLICE_X38Y15         FDRE                                         r  segInput_reg[18]/C
                         clock pessimism             -0.253     0.602    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.120     0.722    segInput_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 w50counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            w50counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.591     0.593    clk_125
    SLICE_X41Y8          FDCE                                         r  w50counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  w50counter_reg[5]/Q
                         net (fo=2, routed)           0.170     0.904    w50counter_reg_n_0_[5]
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.045     0.949 r  w50counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.949    w50counter[5]
    SLICE_X41Y8          FDCE                                         r  w50counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.860     0.862    clk_125
    SLICE_X41Y8          FDCE                                         r  w50counter_reg[5]/C
                         clock pessimism             -0.269     0.593    
    SLICE_X41Y8          FDCE (Hold_fdce_C_D)         0.091     0.684    w50counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    clk_manager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y9      FSM_sequential_c10States_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y9      FSM_sequential_c10States_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X35Y14     FSM_sequential_c1States_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X35Y9      FSM_sequential_c1States_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X41Y7      FSM_sequential_crossState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X38Y7      FSM_sequential_crossState_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X37Y9      FSM_sequential_lState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X42Y13     FSM_sequential_lState_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y9      FSM_sequential_c10States_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y9      FSM_sequential_c10States_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y9      FSM_sequential_c10States_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y9      FSM_sequential_c10States_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y14     FSM_sequential_c1States_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y14     FSM_sequential_c1States_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y9      FSM_sequential_c1States_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y9      FSM_sequential_c1States_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y7      FSM_sequential_crossState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y7      FSM_sequential_crossState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y9      FSM_sequential_c10States_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y9      FSM_sequential_c10States_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y9      FSM_sequential_c10States_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y9      FSM_sequential_c10States_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y14     FSM_sequential_c1States_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y14     FSM_sequential_c1States_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y9      FSM_sequential_c1States_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y9      FSM_sequential_c1States_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y7      FSM_sequential_crossState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y7      FSM_sequential_crossState_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 debounce_inst_1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/sig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.704ns (22.539%)  route 2.419ns (77.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.675     5.344    debounce_inst_1/CLKX
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDCE (Prop_fdce_C_Q)         0.456     5.800 f  debounce_inst_1/count_reg[15]/Q
                         net (fo=2, routed)           1.003     6.802    debounce_inst_1/count_reg[15]
    SLICE_X30Y11         LUT6 (Prop_lut6_I3_O)        0.124     6.926 r  debounce_inst_1/sig_i_3/O
                         net (fo=1, routed)           0.798     7.724    debounce_inst_1/sig_i_3_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I1_O)        0.124     7.848 r  debounce_inst_1/sig_i_1/O
                         net (fo=1, routed)           0.619     8.467    debounce_inst_1/sig0
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.576    12.968    debounce_inst_1/CLKX
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.324    
    SLICE_X37Y10         FDCE (Setup_fdce_C_CE)      -0.205    13.119    debounce_inst_1/sig_reg
  -------------------------------------------------------------------
                         required time                         13.119    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 debounce_inst_2/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/sig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.704ns (24.032%)  route 2.225ns (75.968%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.755     5.424    debounce_inst_2/CLKX
    SLICE_X36Y6          FDCE                                         r  debounce_inst_2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_fdce_C_Q)         0.456     5.880 f  debounce_inst_2/count_reg[15]/Q
                         net (fo=2, routed)           0.811     6.691    debounce_inst_2/count_reg[15]
    SLICE_X37Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.815 r  debounce_inst_2/sig_i_3__0/O
                         net (fo=1, routed)           0.796     7.611    debounce_inst_2/sig_i_3__0_n_0
    SLICE_X37Y6          LUT5 (Prop_lut5_I1_O)        0.124     7.735 r  debounce_inst_2/sig_i_1__0/O
                         net (fo=1, routed)           0.618     8.353    debounce_inst_2/sig_i_1__0_n_0
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.576    12.968    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.361    
    SLICE_X39Y10         FDCE (Setup_fdce_C_CE)      -0.205    13.156    debounce_inst_2/sig_reg
  -------------------------------------------------------------------
                         required time                         13.156    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 debounce_inst_2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.809ns (72.922%)  route 0.672ns (27.078%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.755     5.424    debounce_inst_2/CLKX
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.456     5.880 r  debounce_inst_2/count_reg[1]/Q
                         net (fo=2, routed)           0.672     6.551    debounce_inst_2/count_reg[1]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.675 r  debounce_inst_2/count[0]_i_4__0/O
                         net (fo=1, routed)           0.000     6.675    debounce_inst_2/count[0]_i_4__0_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.225 r  debounce_inst_2/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    debounce_inst_2/count_reg[0]_i_1__0_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  debounce_inst_2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.339    debounce_inst_2/count_reg[4]_i_1__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  debounce_inst_2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    debounce_inst_2/count_reg[8]_i_1__0_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  debounce_inst_2/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.567    debounce_inst_2/count_reg[12]_i_1__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  debounce_inst_2/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.681    debounce_inst_2/count_reg[16]_i_1__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.904 r  debounce_inst_2/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.904    debounce_inst_2/count_reg[20]_i_1__0_n_7
    SLICE_X36Y8          FDCE                                         r  debounce_inst_2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.577    12.969    debounce_inst_2/CLKX
    SLICE_X36Y8          FDCE                                         r  debounce_inst_2/count_reg[20]/C
                         clock pessimism              0.428    13.398    
                         clock uncertainty           -0.035    13.362    
    SLICE_X36Y8          FDCE (Setup_fdce_C_D)        0.062    13.424    debounce_inst_2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 debounce_inst_2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.806ns (72.889%)  route 0.672ns (27.111%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.755     5.424    debounce_inst_2/CLKX
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.456     5.880 r  debounce_inst_2/count_reg[1]/Q
                         net (fo=2, routed)           0.672     6.551    debounce_inst_2/count_reg[1]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.675 r  debounce_inst_2/count[0]_i_4__0/O
                         net (fo=1, routed)           0.000     6.675    debounce_inst_2/count[0]_i_4__0_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.225 r  debounce_inst_2/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    debounce_inst_2/count_reg[0]_i_1__0_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  debounce_inst_2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.339    debounce_inst_2/count_reg[4]_i_1__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  debounce_inst_2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    debounce_inst_2/count_reg[8]_i_1__0_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  debounce_inst_2/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.567    debounce_inst_2/count_reg[12]_i_1__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.901 r  debounce_inst_2/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.901    debounce_inst_2/count_reg[16]_i_1__0_n_6
    SLICE_X36Y7          FDCE                                         r  debounce_inst_2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.577    12.969    debounce_inst_2/CLKX
    SLICE_X36Y7          FDCE                                         r  debounce_inst_2/count_reg[17]/C
                         clock pessimism              0.428    13.398    
                         clock uncertainty           -0.035    13.362    
    SLICE_X36Y7          FDCE (Setup_fdce_C_D)        0.062    13.424    debounce_inst_2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 debounce_inst_1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 1.809ns (73.085%)  route 0.666ns (26.915%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.676     5.345    debounce_inst_1/CLKX
    SLICE_X31Y7          FDCE                                         r  debounce_inst_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     5.801 r  debounce_inst_1/count_reg[1]/Q
                         net (fo=2, routed)           0.666     6.467    debounce_inst_1/count_reg[1]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.591 r  debounce_inst_1/count[0]_i_4/O
                         net (fo=1, routed)           0.000     6.591    debounce_inst_1/count[0]_i_4_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  debounce_inst_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    debounce_inst_1/count_reg[0]_i_1_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  debounce_inst_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.255    debounce_inst_1/count_reg[4]_i_1_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  debounce_inst_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    debounce_inst_1/count_reg[8]_i_1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  debounce_inst_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.483    debounce_inst_1/count_reg[12]_i_1_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  debounce_inst_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.597    debounce_inst_1/count_reg[16]_i_1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.820 r  debounce_inst_1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.820    debounce_inst_1/count_reg[20]_i_1_n_7
    SLICE_X31Y12         FDCE                                         r  debounce_inst_1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.498    12.890    debounce_inst_1/CLKX
    SLICE_X31Y12         FDCE                                         r  debounce_inst_1/count_reg[20]/C
                         clock pessimism              0.426    13.317    
                         clock uncertainty           -0.035    13.281    
    SLICE_X31Y12         FDCE (Setup_fdce_C_D)        0.062    13.343    debounce_inst_1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 debounce_inst_1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 1.806ns (73.052%)  route 0.666ns (26.948%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.676     5.345    debounce_inst_1/CLKX
    SLICE_X31Y7          FDCE                                         r  debounce_inst_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     5.801 r  debounce_inst_1/count_reg[1]/Q
                         net (fo=2, routed)           0.666     6.467    debounce_inst_1/count_reg[1]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.591 r  debounce_inst_1/count[0]_i_4/O
                         net (fo=1, routed)           0.000     6.591    debounce_inst_1/count[0]_i_4_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  debounce_inst_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    debounce_inst_1/count_reg[0]_i_1_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  debounce_inst_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.255    debounce_inst_1/count_reg[4]_i_1_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  debounce_inst_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    debounce_inst_1/count_reg[8]_i_1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  debounce_inst_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.483    debounce_inst_1/count_reg[12]_i_1_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.817 r  debounce_inst_1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.817    debounce_inst_1/count_reg[16]_i_1_n_6
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.499    12.891    debounce_inst_1/CLKX
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[17]/C
                         clock pessimism              0.426    13.318    
                         clock uncertainty           -0.035    13.282    
    SLICE_X31Y11         FDCE (Setup_fdce_C_D)        0.062    13.344    debounce_inst_1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 debounce_inst_2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.785ns (72.658%)  route 0.672ns (27.342%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.755     5.424    debounce_inst_2/CLKX
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.456     5.880 r  debounce_inst_2/count_reg[1]/Q
                         net (fo=2, routed)           0.672     6.551    debounce_inst_2/count_reg[1]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.675 r  debounce_inst_2/count[0]_i_4__0/O
                         net (fo=1, routed)           0.000     6.675    debounce_inst_2/count[0]_i_4__0_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.225 r  debounce_inst_2/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    debounce_inst_2/count_reg[0]_i_1__0_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  debounce_inst_2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.339    debounce_inst_2/count_reg[4]_i_1__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  debounce_inst_2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    debounce_inst_2/count_reg[8]_i_1__0_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  debounce_inst_2/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.567    debounce_inst_2/count_reg[12]_i_1__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.880 r  debounce_inst_2/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.880    debounce_inst_2/count_reg[16]_i_1__0_n_4
    SLICE_X36Y7          FDCE                                         r  debounce_inst_2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.577    12.969    debounce_inst_2/CLKX
    SLICE_X36Y7          FDCE                                         r  debounce_inst_2/count_reg[19]/C
                         clock pessimism              0.428    13.398    
                         clock uncertainty           -0.035    13.362    
    SLICE_X36Y7          FDCE (Setup_fdce_C_D)        0.062    13.424    debounce_inst_2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 debounce_inst_1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 1.785ns (72.821%)  route 0.666ns (27.179%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.676     5.345    debounce_inst_1/CLKX
    SLICE_X31Y7          FDCE                                         r  debounce_inst_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     5.801 r  debounce_inst_1/count_reg[1]/Q
                         net (fo=2, routed)           0.666     6.467    debounce_inst_1/count_reg[1]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.591 r  debounce_inst_1/count[0]_i_4/O
                         net (fo=1, routed)           0.000     6.591    debounce_inst_1/count[0]_i_4_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  debounce_inst_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    debounce_inst_1/count_reg[0]_i_1_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  debounce_inst_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.255    debounce_inst_1/count_reg[4]_i_1_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  debounce_inst_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    debounce_inst_1/count_reg[8]_i_1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  debounce_inst_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.483    debounce_inst_1/count_reg[12]_i_1_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.796 r  debounce_inst_1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.796    debounce_inst_1/count_reg[16]_i_1_n_4
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.499    12.891    debounce_inst_1/CLKX
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[19]/C
                         clock pessimism              0.426    13.318    
                         clock uncertainty           -0.035    13.282    
    SLICE_X31Y11         FDCE (Setup_fdce_C_D)        0.062    13.344    debounce_inst_1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 debounce_inst_2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.711ns (71.809%)  route 0.672ns (28.191%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.755     5.424    debounce_inst_2/CLKX
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.456     5.880 r  debounce_inst_2/count_reg[1]/Q
                         net (fo=2, routed)           0.672     6.551    debounce_inst_2/count_reg[1]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.675 r  debounce_inst_2/count[0]_i_4__0/O
                         net (fo=1, routed)           0.000     6.675    debounce_inst_2/count[0]_i_4__0_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.225 r  debounce_inst_2/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    debounce_inst_2/count_reg[0]_i_1__0_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  debounce_inst_2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.339    debounce_inst_2/count_reg[4]_i_1__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  debounce_inst_2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    debounce_inst_2/count_reg[8]_i_1__0_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  debounce_inst_2/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.567    debounce_inst_2/count_reg[12]_i_1__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.806 r  debounce_inst_2/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.806    debounce_inst_2/count_reg[16]_i_1__0_n_5
    SLICE_X36Y7          FDCE                                         r  debounce_inst_2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.577    12.969    debounce_inst_2/CLKX
    SLICE_X36Y7          FDCE                                         r  debounce_inst_2/count_reg[18]/C
                         clock pessimism              0.428    13.398    
                         clock uncertainty           -0.035    13.362    
    SLICE_X36Y7          FDCE (Setup_fdce_C_D)        0.062    13.424    debounce_inst_2/count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 debounce_inst_1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 1.711ns (71.975%)  route 0.666ns (28.025%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.676     5.345    debounce_inst_1/CLKX
    SLICE_X31Y7          FDCE                                         r  debounce_inst_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.456     5.801 r  debounce_inst_1/count_reg[1]/Q
                         net (fo=2, routed)           0.666     6.467    debounce_inst_1/count_reg[1]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.591 r  debounce_inst_1/count[0]_i_4/O
                         net (fo=1, routed)           0.000     6.591    debounce_inst_1/count[0]_i_4_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.141 r  debounce_inst_1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.141    debounce_inst_1/count_reg[0]_i_1_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  debounce_inst_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.255    debounce_inst_1/count_reg[4]_i_1_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  debounce_inst_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    debounce_inst_1/count_reg[8]_i_1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  debounce_inst_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.483    debounce_inst_1/count_reg[12]_i_1_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.722 r  debounce_inst_1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.722    debounce_inst_1/count_reg[16]_i_1_n_5
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.499    12.891    debounce_inst_1/CLKX
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[18]/C
                         clock pessimism              0.426    13.318    
                         clock uncertainty           -0.035    13.282    
    SLICE_X31Y11         FDCE (Setup_fdce_C_D)        0.062    13.344    debounce_inst_1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  5.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debounce_inst_1/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.476    debounce_inst_1/CLKX
    SLICE_X31Y9          FDCE                                         r  debounce_inst_1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debounce_inst_1/count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.786    debounce_inst_1/count_reg[11]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  debounce_inst_1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    debounce_inst_1/count[8]_i_2_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  debounce_inst_1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    debounce_inst_1/count_reg[8]_i_1_n_4
    SLICE_X31Y9          FDCE                                         r  debounce_inst_1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.991    debounce_inst_1/CLKX
    SLICE_X31Y9          FDCE                                         r  debounce_inst_1/count_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X31Y9          FDCE (Hold_fdce_C_D)         0.105     1.581    debounce_inst_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debounce_inst_1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.475    debounce_inst_1/CLKX
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  debounce_inst_1/count_reg[19]/Q
                         net (fo=2, routed)           0.169     1.785    debounce_inst_1/count_reg[19]
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  debounce_inst_1/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.830    debounce_inst_1/count[16]_i_2_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  debounce_inst_1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    debounce_inst_1/count_reg[16]_i_1_n_4
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.990    debounce_inst_1/CLKX
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[19]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X31Y11         FDCE (Hold_fdce_C_D)         0.105     1.580    debounce_inst_1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 debounce_inst_1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.476    debounce_inst_1/CLKX
    SLICE_X31Y7          FDCE                                         r  debounce_inst_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debounce_inst_1/count_reg[3]/Q
                         net (fo=2, routed)           0.170     1.787    debounce_inst_1/count_reg[3]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  debounce_inst_1/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    debounce_inst_1/count[0]_i_2_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  debounce_inst_1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    debounce_inst_1/count_reg[0]_i_1_n_4
    SLICE_X31Y7          FDCE                                         r  debounce_inst_1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.991    debounce_inst_1/CLKX
    SLICE_X31Y7          FDCE                                         r  debounce_inst_1/count_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X31Y7          FDCE (Hold_fdce_C_D)         0.105     1.581    debounce_inst_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 debounce_inst_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.476    debounce_inst_1/CLKX
    SLICE_X31Y8          FDCE                                         r  debounce_inst_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  debounce_inst_1/count_reg[7]/Q
                         net (fo=2, routed)           0.170     1.787    debounce_inst_1/count_reg[7]
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  debounce_inst_1/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.832    debounce_inst_1/count[4]_i_2_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  debounce_inst_1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    debounce_inst_1/count_reg[4]_i_1_n_4
    SLICE_X31Y8          FDCE                                         r  debounce_inst_1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.991    debounce_inst_1/CLKX
    SLICE_X31Y8          FDCE                                         r  debounce_inst_1/count_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X31Y8          FDCE (Hold_fdce_C_D)         0.105     1.581    debounce_inst_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 debounce_inst_1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.475    debounce_inst_1/CLKX
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  debounce_inst_1/count_reg[15]/Q
                         net (fo=2, routed)           0.170     1.786    debounce_inst_1/count_reg[15]
    SLICE_X31Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  debounce_inst_1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.831    debounce_inst_1/count[12]_i_2_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  debounce_inst_1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    debounce_inst_1/count_reg[12]_i_1_n_4
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.990    debounce_inst_1/CLKX
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[15]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X31Y10         FDCE (Hold_fdce_C_D)         0.105     1.580    debounce_inst_1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 debounce_inst_2/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.503    debounce_inst_2/CLKX
    SLICE_X36Y7          FDCE                                         r  debounce_inst_2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  debounce_inst_2/count_reg[19]/Q
                         net (fo=2, routed)           0.172     1.816    debounce_inst_2/count_reg[19]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.861 r  debounce_inst_2/count[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.861    debounce_inst_2/count[16]_i_2__0_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.924 r  debounce_inst_2/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.924    debounce_inst_2/count_reg[16]_i_1__0_n_4
    SLICE_X36Y7          FDCE                                         r  debounce_inst_2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.019    debounce_inst_2/CLKX
    SLICE_X36Y7          FDCE                                         r  debounce_inst_2/count_reg[19]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X36Y7          FDCE (Hold_fdce_C_D)         0.105     1.608    debounce_inst_2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 debounce_inst_2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.504    debounce_inst_2/CLKX
    SLICE_X36Y4          FDCE                                         r  debounce_inst_2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  debounce_inst_2/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.817    debounce_inst_2/count_reg[7]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.862 r  debounce_inst_2/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.862    debounce_inst_2/count[4]_i_2__0_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.925 r  debounce_inst_2/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.925    debounce_inst_2/count_reg[4]_i_1__0_n_4
    SLICE_X36Y4          FDCE                                         r  debounce_inst_2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     2.020    debounce_inst_2/CLKX
    SLICE_X36Y4          FDCE                                         r  debounce_inst_2/count_reg[7]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X36Y4          FDCE (Hold_fdce_C_D)         0.105     1.609    debounce_inst_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 debounce_inst_2/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.504    debounce_inst_2/CLKX
    SLICE_X36Y5          FDCE                                         r  debounce_inst_2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  debounce_inst_2/count_reg[11]/Q
                         net (fo=2, routed)           0.173     1.818    debounce_inst_2/count_reg[11]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.863 r  debounce_inst_2/count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.863    debounce_inst_2/count[8]_i_2__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.926 r  debounce_inst_2/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.926    debounce_inst_2/count_reg[8]_i_1__0_n_4
    SLICE_X36Y5          FDCE                                         r  debounce_inst_2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     2.020    debounce_inst_2/CLKX
    SLICE_X36Y5          FDCE                                         r  debounce_inst_2/count_reg[11]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X36Y5          FDCE (Hold_fdce_C_D)         0.105     1.609    debounce_inst_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 debounce_inst_2/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.504    debounce_inst_2/CLKX
    SLICE_X36Y6          FDCE                                         r  debounce_inst_2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  debounce_inst_2/count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.818    debounce_inst_2/count_reg[15]
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.045     1.863 r  debounce_inst_2/count[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.863    debounce_inst_2/count[12]_i_2__0_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.926 r  debounce_inst_2/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.926    debounce_inst_2/count_reg[12]_i_1__0_n_4
    SLICE_X36Y6          FDCE                                         r  debounce_inst_2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     2.020    debounce_inst_2/CLKX
    SLICE_X36Y6          FDCE                                         r  debounce_inst_2/count_reg[15]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X36Y6          FDCE (Hold_fdce_C_D)         0.105     1.609    debounce_inst_2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 debounce_inst_2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.504    debounce_inst_2/CLKX
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  debounce_inst_2/count_reg[3]/Q
                         net (fo=2, routed)           0.173     1.818    debounce_inst_2/count_reg[3]
    SLICE_X36Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.863 r  debounce_inst_2/count[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.863    debounce_inst_2/count[0]_i_2__0_n_0
    SLICE_X36Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.926 r  debounce_inst_2/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.926    debounce_inst_2/count_reg[0]_i_1__0_n_4
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     2.020    debounce_inst_2/CLKX
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[3]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X36Y3          FDCE (Hold_fdce_C_D)         0.105     1.609    debounce_inst_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLKX }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLKX_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y7     debounce_inst_1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y9     debounce_inst_1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y9     debounce_inst_1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y10    debounce_inst_1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y10    debounce_inst_1/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y10    debounce_inst_1/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y10    debounce_inst_1/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y11    debounce_inst_1/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X31Y11    debounce_inst_1/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     debounce_inst_1/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     debounce_inst_1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y9     debounce_inst_1/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y9     debounce_inst_1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y9     debounce_inst_1/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y9     debounce_inst_1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y10    debounce_inst_1/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y10    debounce_inst_1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y10    debounce_inst_1/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y10    debounce_inst_1/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     debounce_inst_1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y7     debounce_inst_1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y9     debounce_inst_1/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y9     debounce_inst_1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y9     debounce_inst_1/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y9     debounce_inst_1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y10    debounce_inst_1/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y10    debounce_inst_1/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y10    debounce_inst_1/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X31Y10    debounce_inst_1/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.934ns (32.228%)  route 1.964ns (67.772%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.422    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.648     6.525    debounce_inst_2/btn_dbB
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.675 r  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.477     7.152    debounce_inst_2/timerDone_reg_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.328     7.480 r  debounce_inst_2/tenScounter[30]_i_1/O
                         net (fo=31, routed)          0.840     8.320    debounce_inst_2_n_35
    SLICE_X43Y4          FDCE                                         r  tenScounter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X43Y4          FDCE                                         r  tenScounter_reg[10]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X43Y4          FDCE (Setup_fdce_C_CE)      -0.205     9.208    tenScounter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.934ns (32.228%)  route 1.964ns (67.772%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.422    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.648     6.525    debounce_inst_2/btn_dbB
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.675 r  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.477     7.152    debounce_inst_2/timerDone_reg_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.328     7.480 r  debounce_inst_2/tenScounter[30]_i_1/O
                         net (fo=31, routed)          0.840     8.320    debounce_inst_2_n_35
    SLICE_X43Y4          FDCE                                         r  tenScounter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X43Y4          FDCE                                         r  tenScounter_reg[12]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X43Y4          FDCE (Setup_fdce_C_CE)      -0.205     9.208    tenScounter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.934ns (32.228%)  route 1.964ns (67.772%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.422    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.648     6.525    debounce_inst_2/btn_dbB
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.675 r  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.477     7.152    debounce_inst_2/timerDone_reg_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.328     7.480 r  debounce_inst_2/tenScounter[30]_i_1/O
                         net (fo=31, routed)          0.840     8.320    debounce_inst_2_n_35
    SLICE_X43Y4          FDCE                                         r  tenScounter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X43Y4          FDCE                                         r  tenScounter_reg[13]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X43Y4          FDCE (Setup_fdce_C_CE)      -0.205     9.208    tenScounter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.934ns (32.228%)  route 1.964ns (67.772%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.422    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.648     6.525    debounce_inst_2/btn_dbB
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.675 r  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.477     7.152    debounce_inst_2/timerDone_reg_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.328     7.480 r  debounce_inst_2/tenScounter[30]_i_1/O
                         net (fo=31, routed)          0.840     8.320    debounce_inst_2_n_35
    SLICE_X43Y4          FDCE                                         r  tenScounter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X43Y4          FDCE                                         r  tenScounter_reg[15]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X43Y4          FDCE (Setup_fdce_C_CE)      -0.205     9.208    tenScounter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.934ns (32.263%)  route 1.961ns (67.737%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.422    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.648     6.525    debounce_inst_2/btn_dbB
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.675 r  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.477     7.152    debounce_inst_2/timerDone_reg_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.328     7.480 r  debounce_inst_2/tenScounter[30]_i_1/O
                         net (fo=31, routed)          0.837     8.317    debounce_inst_2_n_35
    SLICE_X43Y5          FDCE                                         r  tenScounter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X43Y5          FDCE                                         r  tenScounter_reg[17]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X43Y5          FDCE (Setup_fdce_C_CE)      -0.205     9.208    tenScounter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.934ns (32.263%)  route 1.961ns (67.737%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.422    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.648     6.525    debounce_inst_2/btn_dbB
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.675 r  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.477     7.152    debounce_inst_2/timerDone_reg_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.328     7.480 r  debounce_inst_2/tenScounter[30]_i_1/O
                         net (fo=31, routed)          0.837     8.317    debounce_inst_2_n_35
    SLICE_X43Y5          FDCE                                         r  tenScounter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X43Y5          FDCE                                         r  tenScounter_reg[18]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X43Y5          FDCE (Setup_fdce_C_CE)      -0.205     9.208    tenScounter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.934ns (32.263%)  route 1.961ns (67.737%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.422    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.648     6.525    debounce_inst_2/btn_dbB
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.675 r  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.477     7.152    debounce_inst_2/timerDone_reg_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.328     7.480 r  debounce_inst_2/tenScounter[30]_i_1/O
                         net (fo=31, routed)          0.837     8.317    debounce_inst_2_n_35
    SLICE_X43Y5          FDCE                                         r  tenScounter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X43Y5          FDCE                                         r  tenScounter_reg[19]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X43Y5          FDCE (Setup_fdce_C_CE)      -0.205     9.208    tenScounter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.934ns (32.263%)  route 1.961ns (67.737%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.422    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.648     6.525    debounce_inst_2/btn_dbB
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.675 r  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.477     7.152    debounce_inst_2/timerDone_reg_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.328     7.480 r  debounce_inst_2/tenScounter[30]_i_1/O
                         net (fo=31, routed)          0.837     8.317    debounce_inst_2_n_35
    SLICE_X43Y5          FDCE                                         r  tenScounter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X43Y5          FDCE                                         r  tenScounter_reg[20]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X43Y5          FDCE (Setup_fdce_C_CE)      -0.205     9.208    tenScounter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.934ns (32.702%)  route 1.922ns (67.298%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.422    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.648     6.525    debounce_inst_2/btn_dbB
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.675 r  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.477     7.152    debounce_inst_2/timerDone_reg_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.328     7.480 r  debounce_inst_2/tenScounter[30]_i_1/O
                         net (fo=31, routed)          0.798     8.278    debounce_inst_2_n_35
    SLICE_X43Y3          FDCE                                         r  tenScounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X43Y3          FDCE                                         r  tenScounter_reg[0]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X43Y3          FDCE (Setup_fdce_C_CE)      -0.205     9.208    tenScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.934ns (32.702%)  route 1.922ns (67.298%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.579 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.422    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.648     6.525    debounce_inst_2/btn_dbB
    SLICE_X38Y9          LUT4 (Prop_lut4_I2_O)        0.150     6.675 r  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.477     7.152    debounce_inst_2/timerDone_reg_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.328     7.480 r  debounce_inst_2/tenScounter[30]_i_1/O
                         net (fo=31, routed)          0.798     8.278    debounce_inst_2_n_35
    SLICE_X43Y3          FDCE                                         r  tenScounter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.576     9.579    clk_125
    SLICE_X43Y3          FDCE                                         r  tenScounter_reg[11]/C
                         clock pessimism              0.000     9.579    
                         clock uncertainty           -0.166     9.413    
    SLICE_X43Y3          FDCE (Setup_fdce_C_CE)      -0.205     9.208    tenScounter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  0.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.302ns (52.716%)  route 0.271ns (47.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.502    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.185     1.828    debounce_inst_2/btn_dbB
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.051     1.879 f  debounce_inst_2/currSeg2[2]_i_4/O
                         net (fo=1, routed)           0.086     1.965    debounce_inst_2/currSeg2[2]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I3_O)        0.110     2.075 r  debounce_inst_2/currSeg2[2]_i_1/O
                         net (fo=1, routed)           0.000     2.075    currSeg2[2]
    SLICE_X39Y9          FDCE                                         r  currSeg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.858     0.860    clk_125
    SLICE_X39Y9          FDCE                                         r  currSeg2_reg[2]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.166     1.026    
    SLICE_X39Y9          FDCE (Hold_fdce_C_D)         0.092     1.118    currSeg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.516%)  route 0.385ns (62.484%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.502    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.161     1.804    debounce_inst_1/btn_dbB
    SLICE_X38Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  debounce_inst_1/currSeg2[3]_i_3/O
                         net (fo=1, routed)           0.224     2.073    debounce_inst_1/currSeg2[3]_i_3_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.045     2.118 r  debounce_inst_1/currSeg2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.118    currSeg2[3]
    SLICE_X38Y9          FDCE                                         r  currSeg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.858     0.860    clk_125
    SLICE_X38Y9          FDCE                                         r  currSeg2_reg[3]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.166     1.026    
    SLICE_X38Y9          FDCE (Hold_fdce_C_D)         0.121     1.147    currSeg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_lState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.190ns (37.681%)  route 0.314ns (62.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.502    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  debounce_inst_2/sig_reg/Q
                         net (fo=12, routed)          0.185     1.828    debounce_inst_2/btn_dbB
    SLICE_X39Y9          LUT5 (Prop_lut5_I1_O)        0.049     1.877 r  debounce_inst_2/FSM_sequential_lState[0]_i_1/O
                         net (fo=1, routed)           0.130     2.006    debounce_inst_2_n_1
    SLICE_X37Y9          FDCE                                         r  FSM_sequential_lState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.858     0.860    clk_125
    SLICE_X37Y9          FDCE                                         r  FSM_sequential_lState_reg[0]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.166     1.026    
    SLICE_X37Y9          FDCE (Hold_fdce_C_D)        -0.010     1.016    FSM_sequential_lState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.285%)  route 0.373ns (66.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.502    debounce_inst_1/CLKX
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  debounce_inst_1/sig_reg/Q
                         net (fo=12, routed)          0.190     1.833    debounce_inst_1/btn_dbA
    SLICE_X38Y9          LUT5 (Prop_lut5_I0_O)        0.045     1.878 r  debounce_inst_1/currSeg2[31]_i_1/O
                         net (fo=32, routed)          0.183     2.061    debounce_inst_1_n_64
    SLICE_X38Y9          FDCE                                         r  currSeg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.858     0.860    clk_125
    SLICE_X38Y9          FDCE                                         r  currSeg2_reg[3]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.166     1.026    
    SLICE_X38Y9          FDCE (Hold_fdce_C_CE)       -0.016     1.010    currSeg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.285%)  route 0.373ns (66.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.502    debounce_inst_1/CLKX
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  debounce_inst_1/sig_reg/Q
                         net (fo=12, routed)          0.190     1.833    debounce_inst_1/btn_dbA
    SLICE_X38Y9          LUT5 (Prop_lut5_I0_O)        0.045     1.878 r  debounce_inst_1/currSeg2[31]_i_1/O
                         net (fo=32, routed)          0.183     2.061    debounce_inst_1_n_64
    SLICE_X38Y9          FDCE                                         r  currSeg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.858     0.860    clk_125
    SLICE_X38Y9          FDCE                                         r  currSeg2_reg[4]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.166     1.026    
    SLICE_X38Y9          FDCE (Hold_fdce_C_CE)       -0.016     1.010    currSeg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.300ns (41.411%)  route 0.424ns (58.589%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.502    debounce_inst_1/CLKX
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  debounce_inst_1/sig_reg/Q
                         net (fo=12, routed)          0.190     1.833    debounce_inst_2/btn_dbA
    SLICE_X38Y9          LUT4 (Prop_lut4_I3_O)        0.048     1.881 f  debounce_inst_2/tenScounter[30]_i_3/O
                         net (fo=58, routed)          0.235     2.116    debounce_inst_1/currSeg2_reg[1]
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.111     2.227 r  debounce_inst_1/currSeg2[4]_i_1/O
                         net (fo=1, routed)           0.000     2.227    currSeg2[4]
    SLICE_X38Y9          FDCE                                         r  currSeg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.858     0.860    clk_125
    SLICE_X38Y9          FDCE                                         r  currSeg2_reg[4]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.166     1.026    
    SLICE_X38Y9          FDCE (Hold_fdce_C_D)         0.121     1.147    currSeg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.684%)  route 0.383ns (67.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.502    debounce_inst_1/CLKX
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  debounce_inst_1/sig_reg/Q
                         net (fo=12, routed)          0.190     1.833    debounce_inst_1/btn_dbA
    SLICE_X38Y9          LUT5 (Prop_lut5_I0_O)        0.045     1.878 r  debounce_inst_1/currSeg2[31]_i_1/O
                         net (fo=32, routed)          0.194     2.071    debounce_inst_1_n_64
    SLICE_X40Y9          FDCE                                         r  currSeg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.860     0.862    clk_125
    SLICE_X40Y9          FDCE                                         r  currSeg2_reg[0]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.166     1.028    
    SLICE_X40Y9          FDCE (Hold_fdce_C_CE)       -0.039     0.989    currSeg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.795%)  route 0.418ns (69.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.502    debounce_inst_1/CLKX
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  debounce_inst_1/sig_reg/Q
                         net (fo=12, routed)          0.264     1.907    debounce_inst_2/btn_dbA
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.952 r  debounce_inst_2/currSeg1[31]_i_1/O
                         net (fo=32, routed)          0.154     2.106    debounce_inst_2_n_4
    SLICE_X38Y11         FDCE                                         r  currSeg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.857     0.859    clk_125
    SLICE_X38Y11         FDCE                                         r  currSeg1_reg[4]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.166     1.025    
    SLICE_X38Y11         FDCE (Hold_fdce_C_CE)       -0.016     1.009    currSeg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.795%)  route 0.418ns (69.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.502    debounce_inst_1/CLKX
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  debounce_inst_1/sig_reg/Q
                         net (fo=12, routed)          0.264     1.907    debounce_inst_2/btn_dbA
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.952 r  debounce_inst_2/currSeg1[31]_i_1/O
                         net (fo=32, routed)          0.154     2.106    debounce_inst_2_n_4
    SLICE_X38Y11         FDCE                                         r  currSeg1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.857     0.859    clk_125
    SLICE_X38Y11         FDCE                                         r  currSeg1_reg[5]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.166     1.025    
    SLICE_X38Y11         FDCE (Hold_fdce_C_CE)       -0.016     1.009    currSeg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.795%)  route 0.418ns (69.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.502    debounce_inst_1/CLKX
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  debounce_inst_1/sig_reg/Q
                         net (fo=12, routed)          0.264     1.907    debounce_inst_2/btn_dbA
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.952 r  debounce_inst_2/currSeg1[31]_i_1/O
                         net (fo=32, routed)          0.154     2.106    debounce_inst_2_n_4
    SLICE_X38Y11         FDCE                                         r  currSeg1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.857     0.859    clk_125
    SLICE_X38Y11         FDCE                                         r  currSeg1_reg[7]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.166     1.025    
    SLICE_X38Y11         FDCE (Hold_fdce_C_CE)       -0.016     1.009    currSeg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  1.097    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segInput_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.616ns  (logic 4.775ns (44.978%)  route 5.841ns (55.022%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.750     1.753    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     2.209 f  segInput_reg[4]/Q
                         net (fo=1, routed)           0.991     3.200    segIn[4]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.324 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.669     3.993    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.124     4.117 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.947     5.064    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.188 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.654     5.842    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.117     5.959 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.580     8.539    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.830    12.369 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.369    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.496ns  (logic 4.786ns (45.594%)  route 5.711ns (54.406%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.750     1.753    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     2.209 f  segInput_reg[4]/Q
                         net (fo=1, routed)           0.991     3.200    segIn[4]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.324 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.669     3.993    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.124     4.117 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.947     5.064    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.188 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.643     5.831    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.116     5.947 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.461     8.408    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.842    12.249 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.249    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.486ns  (logic 4.549ns (43.377%)  route 5.937ns (56.623%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.750     1.753    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     2.209 f  segInput_reg[4]/Q
                         net (fo=1, routed)           0.991     3.200    segIn[4]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.324 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.669     3.993    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.124     4.117 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.947     5.064    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.188 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.654     5.842    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I1_O)        0.124     5.966 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.676     8.642    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    12.239 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.239    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.146ns  (logic 4.592ns (45.262%)  route 5.554ns (54.738%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.750     1.753    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     2.209 f  segInput_reg[4]/Q
                         net (fo=1, routed)           0.991     3.200    segIn[4]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.324 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.669     3.993    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.124     4.117 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.947     5.064    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.188 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.643     5.831    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124     5.955 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.304     8.259    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640    11.899 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.899    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.040ns  (logic 4.568ns (45.497%)  route 5.472ns (54.503%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.750     1.753    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     2.209 f  segInput_reg[4]/Q
                         net (fo=1, routed)           0.991     3.200    segIn[4]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.324 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.669     3.993    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.124     4.117 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.947     5.064    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.188 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.633     5.821    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.945 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.232     8.177    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616    11.793 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.793    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.564ns (46.203%)  route 5.314ns (53.797%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.750     1.753    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     2.209 f  segInput_reg[4]/Q
                         net (fo=1, routed)           0.991     3.200    segIn[4]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.324 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.669     3.993    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.124     4.117 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.947     5.064    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.188 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.616     5.804    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.124     5.928 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.091     8.019    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612    11.631 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.631    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.816ns  (logic 4.719ns (48.071%)  route 5.097ns (51.929%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.750     1.753    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     2.209 f  segInput_reg[4]/Q
                         net (fo=1, routed)           0.991     3.200    segIn[4]
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.324 f  jc_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.669     3.993    jc_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.124     4.117 f  jc_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.947     5.064    jc_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y15         LUT5 (Prop_lut5_I0_O)        0.124     5.188 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.616     5.804    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I3_O)        0.153     5.957 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.874     7.831    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.738    11.569 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.569    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_g_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.166ns  (logic 4.140ns (45.170%)  route 5.026ns (54.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.751     1.754    clk_125
    SLICE_X38Y7          FDCE                                         r  led_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDCE (Prop_fdce_C_Q)         0.478     2.232 r  led_g_reg/Q
                         net (fo=1, routed)           5.026     7.258    LEDG_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.662    10.920 r  LEDG_OBUF_inst/O
                         net (fo=0)                   0.000    10.920    LEDG
    G14                                                               r  LEDG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_ys_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 4.245ns (49.508%)  route 4.329ns (50.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.749     1.752    clk_125
    SLICE_X42Y13         FDCE                                         r  rgb_ys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.478     2.230 r  rgb_ys_reg/Q
                         net (fo=1, routed)           4.329     6.559    RGB_B_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.767    10.326 r  RGB_B_OBUF_inst/O
                         net (fo=0)                   0.000    10.326    RGB_B
    M17                                                               r  RGB_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_gs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.718ns  (logic 4.161ns (53.915%)  route 3.557ns (46.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.749     1.752    clk_125
    SLICE_X42Y13         FDCE                                         r  rgb_gs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.478     2.230 r  rgb_gs_reg/Q
                         net (fo=1, routed)           3.557     5.787    RGB_G_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.683     9.470 r  RGB_G_OBUF_inst/O
                         net (fo=0)                   0.000     9.470    RGB_G
    F17                                                               r  RGB_G (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_rs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.429ns (81.017%)  route 0.335ns (18.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.588     0.590    clk_125
    SLICE_X42Y13         FDCE                                         r  rgb_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.148     0.738 r  rgb_rs_reg/Q
                         net (fo=1, routed)           0.335     1.072    RGB_R_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.281     2.353 r  RGB_R_OBUF_inst/O
                         net (fo=0)                   0.000     2.353    RGB_R
    V16                                                               r  RGB_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.369ns (61.942%)  route 0.841ns (38.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.582     0.584    clk_125
    SLICE_X43Y21         FDRE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  segsel_reg/Q
                         net (fo=34, routed)          0.841     1.566    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.228     2.794 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.794    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.484ns (66.879%)  route 0.735ns (33.121%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.589     0.591    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  segInput_reg[2]/Q
                         net (fo=7, routed)           0.313     1.045    segIn[2]
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.044     1.089 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.511    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.299     2.810 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.810    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.543ns (68.235%)  route 0.718ns (31.765%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.589     0.591    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.128     0.719 f  segInput_reg[3]/Q
                         net (fo=7, routed)           0.134     0.853    segIn[3]
    SLICE_X42Y14         LUT5 (Prop_lut5_I3_O)        0.099     0.952 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.584     1.536    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     2.852 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.852    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.396ns (61.165%)  route 0.886ns (38.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.588     0.590    clk_125
    SLICE_X42Y13         FDCE                                         r  led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.164     0.754 r  led_r_reg/Q
                         net (fo=1, routed)           0.886     1.640    LEDR_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.872 r  LEDR_OBUF_inst/O
                         net (fo=0)                   0.000     2.872    LEDR
    M14                                                               r  LEDR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LEDY
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.404ns (61.071%)  route 0.895ns (38.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.588     0.590    clk_125
    SLICE_X42Y13         FDCE                                         r  led_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.164     0.754 r  led_y_reg/Q
                         net (fo=1, routed)           0.895     1.649    LEDY_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     2.888 r  LEDY_OBUF_inst/O
                         net (fo=0)                   0.000     2.888    LEDY
    M15                                                               r  LEDY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.498ns (63.905%)  route 0.846ns (36.095%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.589     0.591    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  segInput_reg[2]/Q
                         net (fo=7, routed)           0.313     1.045    segIn[2]
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.045     1.090 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.533     1.623    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     2.935 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.935    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.526ns (63.697%)  route 0.870ns (36.303%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.589     0.591    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.732 f  segInput_reg[2]/Q
                         net (fo=7, routed)           0.251     0.983    segIn[2]
    SLICE_X42Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.028 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.619     1.646    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.986 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.986    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_gs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.413ns (57.098%)  route 1.062ns (42.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.588     0.590    clk_125
    SLICE_X42Y13         FDCE                                         r  rgb_gs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDCE (Prop_fdce_C_Q)         0.148     0.738 r  rgb_gs_reg/Q
                         net (fo=1, routed)           1.062     1.800    RGB_G_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.265     3.065 r  RGB_G_OBUF_inst/O
                         net (fo=0)                   0.000     3.065    RGB_G
    F17                                                               r  RGB_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.587ns (63.597%)  route 0.909ns (36.403%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.589     0.591    clk_125
    SLICE_X43Y12         FDRE                                         r  segInput_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  segInput_reg[2]/Q
                         net (fo=7, routed)           0.251     0.983    segIn[2]
    SLICE_X42Y14         LUT5 (Prop_lut5_I2_O)        0.043     1.026 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.658     1.683    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.403     3.087 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.087    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 f  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680     5.680    clk_manager/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.142 f  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.902    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.003 f  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.680    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.548     0.548    clk_manager/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.548    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg2_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.903ns  (logic 1.489ns (16.722%)  route 7.415ns (83.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         7.415     8.903    BTNR_IBUF
    SLICE_X38Y14         FDCE                                         f  currSeg2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.570     1.573    clk_125
    SLICE_X38Y14         FDCE                                         r  currSeg2_reg[21]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg2_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.903ns  (logic 1.489ns (16.722%)  route 7.415ns (83.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         7.415     8.903    BTNR_IBUF
    SLICE_X38Y14         FDCE                                         f  currSeg2_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.570     1.573    clk_125
    SLICE_X38Y14         FDCE                                         r  currSeg2_reg[22]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg2_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.903ns  (logic 1.489ns (16.722%)  route 7.415ns (83.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         7.415     8.903    BTNR_IBUF
    SLICE_X38Y14         FDCE                                         f  currSeg2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.570     1.573    clk_125
    SLICE_X38Y14         FDCE                                         r  currSeg2_reg[23]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg2_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.903ns  (logic 1.489ns (16.722%)  route 7.415ns (83.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         7.415     8.903    BTNR_IBUF
    SLICE_X38Y14         FDCE                                         f  currSeg2_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.570     1.573    clk_125
    SLICE_X38Y14         FDCE                                         r  currSeg2_reg[24]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg1_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.489ns (17.332%)  route 7.101ns (82.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         7.101     8.590    BTNR_IBUF
    SLICE_X41Y14         FDCE                                         f  currSeg1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.571     1.574    clk_125
    SLICE_X41Y14         FDCE                                         r  currSeg1_reg[14]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg1_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.489ns (17.332%)  route 7.101ns (82.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         7.101     8.590    BTNR_IBUF
    SLICE_X41Y14         FDCE                                         f  currSeg1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.571     1.574    clk_125
    SLICE_X41Y14         FDCE                                         r  currSeg1_reg[17]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg1_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.489ns (17.332%)  route 7.101ns (82.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         7.101     8.590    BTNR_IBUF
    SLICE_X41Y14         FDCE                                         f  currSeg1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.571     1.574    clk_125
    SLICE_X41Y14         FDCE                                         r  currSeg1_reg[19]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg1_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.489ns (17.332%)  route 7.101ns (82.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         7.101     8.590    BTNR_IBUF
    SLICE_X41Y14         FDCE                                         f  currSeg1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.571     1.574    clk_125
    SLICE_X41Y14         FDCE                                         r  currSeg1_reg[20]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            FSM_sequential_lState_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.310ns  (logic 1.489ns (17.917%)  route 6.821ns (82.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         6.821     8.310    BTNR_IBUF
    SLICE_X42Y13         FDCE                                         f  FSM_sequential_lState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.571     1.574    clk_125
    SLICE_X42Y13         FDCE                                         r  FSM_sequential_lState_reg[1]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            led_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.310ns  (logic 1.489ns (17.917%)  route 6.821ns (82.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         6.821     8.310    BTNR_IBUF
    SLICE_X42Y13         FDCE                                         f  led_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         1.571     1.574    clk_125
    SLICE_X42Y13         FDCE                                         r  led_r_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            segsel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.302ns (20.349%)  route 1.181ns (79.651%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  BTNR_IBUF_inst/O
                         net (fo=250, routed)         1.181     1.437    BTNR_IBUF
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.482 r  segsel_i_1/O
                         net (fo=1, routed)           0.000     1.482    segsel_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  segsel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.849     0.851    clk_125
    SLICE_X43Y21         FDRE                                         r  segsel_reg/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.305ns (20.510%)  route 1.181ns (79.490%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  BTNR_IBUF_inst/O
                         net (fo=250, routed)         1.181     1.437    BTNR_IBUF
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.048     1.485 r  state_i_1/O
                         net (fo=1, routed)           0.000     1.485    state_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.849     0.851    clk_125
    SLICE_X43Y21         FDRE                                         r  state_reg/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg1_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.257ns (15.431%)  route 1.406ns (84.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         1.406     1.663    BTNR_IBUF
    SLICE_X40Y16         FDCE                                         f  currSeg1_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.854     0.856    clk_125
    SLICE_X40Y16         FDCE                                         r  currSeg1_reg[26]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg1_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.257ns (15.431%)  route 1.406ns (84.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         1.406     1.663    BTNR_IBUF
    SLICE_X40Y16         FDCE                                         f  currSeg1_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.854     0.856    clk_125
    SLICE_X40Y16         FDCE                                         r  currSeg1_reg[27]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg1_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.257ns (15.431%)  route 1.406ns (84.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         1.406     1.663    BTNR_IBUF
    SLICE_X40Y16         FDCE                                         f  currSeg1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.854     0.856    clk_125
    SLICE_X40Y16         FDCE                                         r  currSeg1_reg[28]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            currSeg1_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.257ns (15.431%)  route 1.406ns (84.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         1.406     1.663    BTNR_IBUF
    SLICE_X40Y16         FDCE                                         f  currSeg1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.854     0.856    clk_125
    SLICE_X40Y16         FDCE                                         r  currSeg1_reg[29]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            SSDcounter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.305ns (17.976%)  route 1.390ns (82.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         1.250     1.507    BTNR_IBUF
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.048     1.555 r  SSDcounter[0]_i_2/O
                         net (fo=13, routed)          0.140     1.695    p_0_in
    SLICE_X42Y21         FDRE                                         r  SSDcounter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.849     0.851    clk_125
    SLICE_X42Y21         FDRE                                         r  SSDcounter_reg[10]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            SSDcounter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.305ns (17.976%)  route 1.390ns (82.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         1.250     1.507    BTNR_IBUF
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.048     1.555 r  SSDcounter[0]_i_2/O
                         net (fo=13, routed)          0.140     1.695    p_0_in
    SLICE_X42Y21         FDRE                                         r  SSDcounter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.849     0.851    clk_125
    SLICE_X42Y21         FDRE                                         r  SSDcounter_reg[11]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            SSDcounter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.305ns (17.976%)  route 1.390ns (82.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         1.250     1.507    BTNR_IBUF
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.048     1.555 r  SSDcounter[0]_i_2/O
                         net (fo=13, routed)          0.140     1.695    p_0_in
    SLICE_X42Y21         FDRE                                         r  SSDcounter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.849     0.851    clk_125
    SLICE_X42Y21         FDRE                                         r  SSDcounter_reg[8]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            SSDcounter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.305ns (17.976%)  route 1.390ns (82.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         1.250     1.507    BTNR_IBUF
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.048     1.555 r  SSDcounter[0]_i_2/O
                         net (fo=13, routed)          0.140     1.695    p_0_in
    SLICE_X42Y21         FDRE                                         r  SSDcounter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=247, routed)         0.849     0.851    clk_125
    SLICE_X42Y21         FDRE                                         r  SSDcounter_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debounce_inst_2/sig_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.489ns (19.942%)  route 5.977ns (80.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         5.977     7.466    debounce_inst_2/BTNR_IBUF
    SLICE_X39Y10         FDCE                                         f  debounce_inst_2/sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.576     4.969    debounce_inst_2/CLKX
    SLICE_X39Y10         FDCE                                         r  debounce_inst_2/sig_reg/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debounce_inst_2/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.409ns  (logic 1.489ns (20.096%)  route 5.920ns (79.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         5.920     7.409    debounce_inst_2/BTNR_IBUF
    SLICE_X36Y3          FDCE                                         f  debounce_inst_2/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     4.970    debounce_inst_2/CLKX
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[0]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debounce_inst_2/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.409ns  (logic 1.489ns (20.096%)  route 5.920ns (79.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         5.920     7.409    debounce_inst_2/BTNR_IBUF
    SLICE_X36Y3          FDCE                                         f  debounce_inst_2/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     4.970    debounce_inst_2/CLKX
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[1]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debounce_inst_2/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.409ns  (logic 1.489ns (20.096%)  route 5.920ns (79.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         5.920     7.409    debounce_inst_2/BTNR_IBUF
    SLICE_X36Y3          FDCE                                         f  debounce_inst_2/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     4.970    debounce_inst_2/CLKX
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[2]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debounce_inst_2/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.409ns  (logic 1.489ns (20.096%)  route 5.920ns (79.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         5.920     7.409    debounce_inst_2/BTNR_IBUF
    SLICE_X36Y3          FDCE                                         f  debounce_inst_2/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     4.970    debounce_inst_2/CLKX
    SLICE_X36Y3          FDCE                                         r  debounce_inst_2/count_reg[3]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debounce_inst_2/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.280ns  (logic 1.489ns (20.452%)  route 5.791ns (79.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         5.791     7.280    debounce_inst_2/BTNR_IBUF
    SLICE_X36Y4          FDCE                                         f  debounce_inst_2/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     4.970    debounce_inst_2/CLKX
    SLICE_X36Y4          FDCE                                         r  debounce_inst_2/count_reg[4]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debounce_inst_2/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.280ns  (logic 1.489ns (20.452%)  route 5.791ns (79.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         5.791     7.280    debounce_inst_2/BTNR_IBUF
    SLICE_X36Y4          FDCE                                         f  debounce_inst_2/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     4.970    debounce_inst_2/CLKX
    SLICE_X36Y4          FDCE                                         r  debounce_inst_2/count_reg[5]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debounce_inst_2/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.280ns  (logic 1.489ns (20.452%)  route 5.791ns (79.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         5.791     7.280    debounce_inst_2/BTNR_IBUF
    SLICE_X36Y4          FDCE                                         f  debounce_inst_2/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     4.970    debounce_inst_2/CLKX
    SLICE_X36Y4          FDCE                                         r  debounce_inst_2/count_reg[6]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debounce_inst_2/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.280ns  (logic 1.489ns (20.452%)  route 5.791ns (79.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         5.791     7.280    debounce_inst_2/BTNR_IBUF
    SLICE_X36Y4          FDCE                                         f  debounce_inst_2/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     4.970    debounce_inst_2/CLKX
    SLICE_X36Y4          FDCE                                         r  debounce_inst_2/count_reg[7]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            debounce_inst_2/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.119ns  (logic 1.489ns (20.914%)  route 5.630ns (79.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  BTNR_IBUF_inst/O
                         net (fo=250, routed)         5.630     7.119    debounce_inst_2/BTNR_IBUF
    SLICE_X36Y5          FDCE                                         f  debounce_inst_2/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.578     4.970    debounce_inst_2/CLKX
    SLICE_X36Y5          FDCE                                         r  debounce_inst_2/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNSa
                            (input port)
  Destination:            debounce_inst_1/sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.222ns (28.787%)  route 0.548ns (71.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNSa (IN)
                         net (fo=0)                   0.000     0.000    BTNSa
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNSa_IBUF_inst/O
                         net (fo=24, routed)          0.548     0.770    debounce_inst_1/BTNSa_IBUF
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.859     2.018    debounce_inst_1/CLKX
    SLICE_X37Y10         FDCE                                         r  debounce_inst_1/sig_reg/C

Slack:                    inf
  Source:                 BTNSa
                            (input port)
  Destination:            debounce_inst_1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.332ns (32.750%)  route 0.681ns (67.250%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNSa (IN)
                         net (fo=0)                   0.000     0.000    BTNSa
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNSa_IBUF_inst/O
                         net (fo=24, routed)          0.681     0.902    debounce_inst_1/BTNSa_IBUF
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.947 r  debounce_inst_1/count[8]_i_4/O
                         net (fo=1, routed)           0.000     0.947    debounce_inst_1/count[8]_i_4_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.012 r  debounce_inst_1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.012    debounce_inst_1/count_reg[8]_i_1_n_6
    SLICE_X31Y9          FDCE                                         r  debounce_inst_1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.991    debounce_inst_1/CLKX
    SLICE_X31Y9          FDCE                                         r  debounce_inst_1/count_reg[9]/C

Slack:                    inf
  Source:                 BTNSa
                            (input port)
  Destination:            debounce_inst_1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.332ns (30.479%)  route 0.756ns (69.521%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNSa (IN)
                         net (fo=0)                   0.000     0.000    BTNSa
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNSa_IBUF_inst/O
                         net (fo=24, routed)          0.756     0.978    debounce_inst_1/BTNSa_IBUF
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.045     1.023 r  debounce_inst_1/count[12]_i_4/O
                         net (fo=1, routed)           0.000     1.023    debounce_inst_1/count[12]_i_4_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.088 r  debounce_inst_1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.088    debounce_inst_1/count_reg[12]_i_1_n_6
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.990    debounce_inst_1/CLKX
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[13]/C

Slack:                    inf
  Source:                 BTNSa
                            (input port)
  Destination:            debounce_inst_1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.333ns (30.249%)  route 0.767ns (69.751%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNSa (IN)
                         net (fo=0)                   0.000     0.000    BTNSa
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNSa_IBUF_inst/O
                         net (fo=24, routed)          0.767     0.988    debounce_inst_1/BTNSa_IBUF
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.033 r  debounce_inst_1/count[8]_i_3/O
                         net (fo=1, routed)           0.000     1.033    debounce_inst_1/count[8]_i_3_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.099 r  debounce_inst_1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.099    debounce_inst_1/count_reg[8]_i_1_n_5
    SLICE_X31Y9          FDCE                                         r  debounce_inst_1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.991    debounce_inst_1/CLKX
    SLICE_X31Y9          FDCE                                         r  debounce_inst_1/count_reg[10]/C

Slack:                    inf
  Source:                 BTNSa
                            (input port)
  Destination:            debounce_inst_1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.439ns (39.179%)  route 0.681ns (60.821%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNSa (IN)
                         net (fo=0)                   0.000     0.000    BTNSa
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNSa_IBUF_inst/O
                         net (fo=24, routed)          0.681     0.902    debounce_inst_1/BTNSa_IBUF
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.947 r  debounce_inst_1/count[8]_i_4/O
                         net (fo=1, routed)           0.000     0.947    debounce_inst_1/count[8]_i_4_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     1.119 r  debounce_inst_1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.119    debounce_inst_1/count_reg[8]_i_1_n_4
    SLICE_X31Y9          FDCE                                         r  debounce_inst_1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.991    debounce_inst_1/CLKX
    SLICE_X31Y9          FDCE                                         r  debounce_inst_1/count_reg[11]/C

Slack:                    inf
  Source:                 BTNSa
                            (input port)
  Destination:            debounce_inst_1/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.337ns (29.398%)  route 0.808ns (70.602%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNSa (IN)
                         net (fo=0)                   0.000     0.000    BTNSa
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNSa_IBUF_inst/O
                         net (fo=24, routed)          0.808     1.030    debounce_inst_1/BTNSa_IBUF
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.045     1.075 r  debounce_inst_1/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.075    debounce_inst_1/count[12]_i_5_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.145 r  debounce_inst_1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.145    debounce_inst_1/count_reg[12]_i_1_n_7
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.990    debounce_inst_1/CLKX
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[12]/C

Slack:                    inf
  Source:                 BTNSa
                            (input port)
  Destination:            debounce_inst_1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.487ns (41.680%)  route 0.681ns (58.320%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNSa (IN)
                         net (fo=0)                   0.000     0.000    BTNSa
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNSa_IBUF_inst/O
                         net (fo=24, routed)          0.681     0.902    debounce_inst_1/BTNSa_IBUF
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.947 r  debounce_inst_1/count[8]_i_4/O
                         net (fo=1, routed)           0.000     0.947    debounce_inst_1/count[8]_i_4_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.102 r  debounce_inst_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    debounce_inst_1/count_reg[8]_i_1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.167 r  debounce_inst_1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.167    debounce_inst_1/count_reg[12]_i_1_n_5
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.990    debounce_inst_1/CLKX
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[14]/C

Slack:                    inf
  Source:                 BTNSa
                            (input port)
  Destination:            debounce_inst_1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.512ns (42.902%)  route 0.681ns (57.098%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNSa (IN)
                         net (fo=0)                   0.000     0.000    BTNSa
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNSa_IBUF_inst/O
                         net (fo=24, routed)          0.681     0.902    debounce_inst_1/BTNSa_IBUF
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.947 r  debounce_inst_1/count[8]_i_4/O
                         net (fo=1, routed)           0.000     0.947    debounce_inst_1/count[8]_i_4_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.102 r  debounce_inst_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    debounce_inst_1/count_reg[8]_i_1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.192 r  debounce_inst_1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.192    debounce_inst_1/count_reg[12]_i_1_n_4
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.990    debounce_inst_1/CLKX
    SLICE_X31Y10         FDCE                                         r  debounce_inst_1/count_reg[15]/C

Slack:                    inf
  Source:                 BTNSa
                            (input port)
  Destination:            debounce_inst_1/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.515ns (43.046%)  route 0.681ns (56.954%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNSa (IN)
                         net (fo=0)                   0.000     0.000    BTNSa
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNSa_IBUF_inst/O
                         net (fo=24, routed)          0.681     0.902    debounce_inst_1/BTNSa_IBUF
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.947 r  debounce_inst_1/count[8]_i_4/O
                         net (fo=1, routed)           0.000     0.947    debounce_inst_1/count[8]_i_4_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.102 r  debounce_inst_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    debounce_inst_1/count_reg[8]_i_1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.141 r  debounce_inst_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    debounce_inst_1/count_reg[12]_i_1_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.195 r  debounce_inst_1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.195    debounce_inst_1/count_reg[16]_i_1_n_7
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.990    debounce_inst_1/CLKX
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[16]/C

Slack:                    inf
  Source:                 BTNSa
                            (input port)
  Destination:            debounce_inst_1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.526ns (43.565%)  route 0.681ns (56.435%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNSa (IN)
                         net (fo=0)                   0.000     0.000    BTNSa
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTNSa_IBUF_inst/O
                         net (fo=24, routed)          0.681     0.902    debounce_inst_1/BTNSa_IBUF
    SLICE_X31Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.947 r  debounce_inst_1/count[8]_i_4/O
                         net (fo=1, routed)           0.000     0.947    debounce_inst_1/count[8]_i_4_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.102 r  debounce_inst_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.102    debounce_inst_1/count_reg[8]_i_1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.141 r  debounce_inst_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.141    debounce_inst_1/count_reg[12]_i_1_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.206 r  debounce_inst_1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.206    debounce_inst_1/count_reg[16]_i_1_n_5
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.990    debounce_inst_1/CLKX
    SLICE_X31Y11         FDCE                                         r  debounce_inst_1/count_reg[18]/C





