
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module ALU4_2(

	//////////// KEY //////////
	input 		     [3:0]		KEY,

	//////////// SW //////////
	input 		     [9:0]		SW,

	//////////// LED //////////
	output		     [9:0]		LEDR
);



//=======================================================
//  REG/WIRE declarations
//=======================================================
assign LEDR[7:4] = 0;
myALU4_2 myALU(KEY[2:0], SW[3:0], SW[7:4], LEDR[3:0], LEDR[9], LEDR[8]);


//=======================================================
//  Structural coding
//=======================================================



endmodule
