<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/faults.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">faults.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2riscv_2faults_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2016 RISC-V Foundation</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2016 The University of Virginia</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2018 TU Dresden</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * Authors: Alec Roelke</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *          Robert Scheffel</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_FAULTS_HH__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_FAULTS_HH__</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2isa_8hh.html">arch/riscv/isa.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2registers_8hh.html">arch/riscv/registers.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2faults_8hh.html">sim/faults.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45">   47</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45">FloatException</a> : uint64_t {</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a44e5a5f04a4c286d1cbd7763af932103">   48</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a44e5a5f04a4c286d1cbd7763af932103">FloatInexact</a> = 0x1,</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a8b8ce0074284a6feb3b3ceb0f019aa94">   49</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a8b8ce0074284a6feb3b3ceb0f019aa94">FloatUnderflow</a> = 0x2,</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a5d93a851323ef2c8bab851fbcbbdf4f1">   50</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a5d93a851323ef2c8bab851fbcbbdf4f1">FloatOverflow</a> = 0x4,</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a526b88f422d6900287365e4c0812533a">   51</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a526b88f422d6900287365e4c0812533a">FloatDivZero</a> = 0x8,</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45aa76938fe54aaed774876b729e550ecfb">   52</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45aa76938fe54aaed774876b729e550ecfb">FloatInvalid</a> = 0x10</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;};</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * In RISC-V, exception and interrupt codes share some values. They can be</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * differentiated by an &#39;Interrupt&#39; flag that is enabled for interrupt faults</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * but not exceptions. The full fault cause can be computed by placing the</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * exception (or interrupt) code in the least significant bits of the CAUSE</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * CSR and then setting the highest bit of CAUSE with the &#39;Interrupt&#39; flag.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * For more details on exception causes, see Chapter 3.1.20 of the RISC-V</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> * privileged specification v 1.10. Codes are enumerated in Table 3.6.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">   64</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a> : uint64_t {</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a9ee4b22cfcdf3f397993a3862c880ffb">   65</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a9ee4b22cfcdf3f397993a3862c880ffb">INST_ADDR_MISALIGNED</a> = 0,</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a53d5edbff5fcf436a21fa636f236022d">   66</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a53d5edbff5fcf436a21fa636f236022d">INST_ACCESS</a> = 1,</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5c8846c92dae706bac61e250c66e7d6e">   67</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5c8846c92dae706bac61e250c66e7d6e">INST_ILLEGAL</a> = 2,</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938afda6b0529d5c000ff4c7e2a68cd16333">   68</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938afda6b0529d5c000ff4c7e2a68cd16333">BREAKPOINT</a> = 3,</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938afbefb5e5e79248d744ad872c598ca1ff">   69</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938afbefb5e5e79248d744ad872c598ca1ff">LOAD_ADDR_MISALIGNED</a> = 4,</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a7166a6d0262231992bd1b1ddec2cb9c0">   70</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a7166a6d0262231992bd1b1ddec2cb9c0">LOAD_ACCESS</a> = 5,</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a528ea13ed61792d5792fd175174c8bfd">   71</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a528ea13ed61792d5792fd175174c8bfd">STORE_ADDR_MISALIGNED</a> = 6,</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a9474a4b4ace2a34d97a24d60e8d8586f">   72</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a9474a4b4ace2a34d97a24d60e8d8586f">AMO_ADDR_MISALIGNED</a> = 6,</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938adad1049a34590fd7815ae16c8fd38571">   73</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938adad1049a34590fd7815ae16c8fd38571">STORE_ACCESS</a> = 7,</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a8b822a1fed67f476eed400a7c5edce47">   74</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a8b822a1fed67f476eed400a7c5edce47">AMO_ACCESS</a> = 7,</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5d614f99c295cf52c06b0fdab222c124">   75</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5d614f99c295cf52c06b0fdab222c124">ECALL_USER</a> = 8,</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938aeebf60a5738dcb16c4a858641bf29b57">   76</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938aeebf60a5738dcb16c4a858641bf29b57">ECALL_SUPER</a> = 9,</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a669be962c82a8ccf3101ca85ccf7ef42">   77</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a669be962c82a8ccf3101ca85ccf7ef42">ECALL_MACHINE</a> = 11,</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4bfdee0bf25467a7e83a40481a00c9ca">   78</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4bfdee0bf25467a7e83a40481a00c9ca">INST_PAGE</a> = 12,</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4203376325de60775ab9136f101f0d7f">   79</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4203376325de60775ab9136f101f0d7f">LOAD_PAGE</a> = 13,</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a456e0197c5921912e89757a3e01e8dd9">   80</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a456e0197c5921912e89757a3e01e8dd9">STORE_PAGE</a> = 15,</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a77dca00b7904ededad7c818665507dfb">   81</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a77dca00b7904ededad7c818665507dfb">AMO_PAGE</a> = 15,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a74359723cda62ae0f331887042d30330">   83</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a74359723cda62ae0f331887042d30330">INT_SOFTWARE_USER</a> = 0,</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a08654b59e9100505e322ff13be43d0a5">   84</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a08654b59e9100505e322ff13be43d0a5">INT_SOFTWARE_SUPER</a> = 1,</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a55017a112ca387959fd81ee74f1f15dd">   85</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a55017a112ca387959fd81ee74f1f15dd">INT_SOFTWARE_MACHINE</a> = 3,</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938af116c39329ea8b90c83708552f19a1e9">   86</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938af116c39329ea8b90c83708552f19a1e9">INT_TIMER_USER</a> = 4,</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a11c8ff264f6c1383dbe841904035cfb5">   87</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a11c8ff264f6c1383dbe841904035cfb5">INT_TIMER_SUPER</a> = 5,</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938aea13a5c5dbfda4a5072e8097e22bbd69">   88</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938aea13a5c5dbfda4a5072e8097e22bbd69">INT_TIMER_MACHINE</a> = 7,</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a162a507ca0a07bc7eeff0ecfedba2465">   89</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a162a507ca0a07bc7eeff0ecfedba2465">INT_EXT_USER</a> = 8,</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a68df617d2b74c308ef23a3cfdec297d7">   90</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a68df617d2b74c308ef23a3cfdec297d7">INT_EXT_SUPER</a> = 9,</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938ae95da6a5ba9edc953f96dc02843ccec4">   91</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938ae95da6a5ba9edc953f96dc02843ccec4">INT_EXT_MACHINE</a> = 11,</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4ac6e55a9e2a573ad5b402529c4f316e">   92</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4ac6e55a9e2a573ad5b402529c4f316e">NumInterruptTypes</a></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;};</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html">   95</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a> : <span class="keyword">public</span> <a class="code" href="classFaultBase.html">FaultBase</a></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html#a2ce85df93cddada4ccf67ae6c043c83a">   98</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a2ce85df93cddada4ccf67ae6c043c83a">_name</a>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html#a2364909fc621600d2fbc8ab8af3fd287">   99</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a2364909fc621600d2fbc8ab8af3fd287">_interrupt</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">  100</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html#ac558da1bbcb8953511beb9e51388ac79">  102</a></span>&#160;    <a class="code" href="classRiscvISA_1_1RiscvFault.html#ac558da1bbcb8953511beb9e51388ac79">RiscvFault</a>(<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">n</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">i</a>, <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a> <a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        : _name(n), _interrupt(i), _code(c)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    {}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html#a493f0dca0547d1507ff1f19afa43255c">  106</a></span>&#160;    <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a493f0dca0547d1507ff1f19afa43255c">name</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a2ce85df93cddada4ccf67ae6c043c83a">_name</a>; }</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html#ad2f94cf6a647cfd87027d812019c5a4d">  107</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#ad2f94cf6a647cfd87027d812019c5a4d">isInterrupt</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a2364909fc621600d2fbc8ab8af3fd287">_interrupt</a>; }</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html#a21f5a9fa00c385955f46b37987404443">  108</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a21f5a9fa00c385955f46b37987404443">exception</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a>; }</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html#ae6b422d9357dcbaee66a8defc6f47d5c">  109</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classRiscvISA_1_1RiscvFault.html#ae6b422d9357dcbaee66a8defc6f47d5c">trap_value</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a58447cb0559b422ea089fd19814ceb20">invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst) <span class="keyword">override</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;};</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Reset.html">  115</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1Reset.html">Reset</a> : <span class="keyword">public</span> <a class="code" href="classFaultBase.html">FaultBase</a></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Reset.html#acea91e0275fbf0217b2742f01b395e7f">  118</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classRiscvISA_1_1Reset.html#acea91e0275fbf0217b2742f01b395e7f">_name</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Reset.html#a836c542e3fbbd3665f2b1ce6e658a0ba">  121</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Reset.html#a836c542e3fbbd3665f2b1ce6e658a0ba">Reset</a>() : _name(<span class="stringliteral">&quot;reset&quot;</span>) {}</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Reset.html#ae210597ae3e8d1ec514e58a1d56722a3">  122</a></span>&#160;    <a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="classRiscvISA_1_1Reset.html#ae210597ae3e8d1ec514e58a1d56722a3">name</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a2ce85df93cddada4ccf67ae6c043c83a">_name</a>; }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a58447cb0559b422ea089fd19814ceb20">invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst =</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <a class="code" href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">StaticInst::nullStaticInstPtr</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;};</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1InterruptFault.html">  128</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1InterruptFault.html">InterruptFault</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;{</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1InterruptFault.html#a83d25fae6421f9dcd3993beb3ba74276">  131</a></span>&#160;    <a class="code" href="classRiscvISA_1_1InterruptFault.html#a83d25fae6421f9dcd3993beb3ba74276">InterruptFault</a>(<a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a> <a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>) : <a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a>(<span class="stringliteral">&quot;interrupt&quot;</span>, true, c) {}</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1InterruptFault.html#adf5bffce5b5a54dd2a2c6d5e0dba9057">  132</a></span>&#160;    <a class="code" href="classRiscvISA_1_1InterruptFault.html#adf5bffce5b5a54dd2a2c6d5e0dba9057">InterruptFault</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>) : <a class="code" href="classRiscvISA_1_1InterruptFault.html">InterruptFault</a>(static_cast&lt;<a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a>&gt;(c)) {}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;};</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1InstFault.html">  135</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1InstFault.html">InstFault</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1InstFault.html#a3e899e0463c7488ed210a4f85efda231">  138</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a> <a class="code" href="classRiscvISA_1_1InstFault.html#a3e899e0463c7488ed210a4f85efda231">_inst</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1InstFault.html#a80cf296d566dfe6c96db709f66405983">  141</a></span>&#160;    <a class="code" href="classRiscvISA_1_1InstFault.html#a80cf296d566dfe6c96db709f66405983">InstFault</a>(<a class="code" href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a> <a class="code" href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">n</a>, <span class="keyword">const</span> <a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a> inst)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        : <a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a>(n, false, <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5c8846c92dae706bac61e250c66e7d6e">INST_ILLEGAL</a>), _inst(inst)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    {}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1InstFault.html#a5542a44c095a8f090f11cce07c59402f">  145</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classRiscvISA_1_1InstFault.html#a5542a44c095a8f090f11cce07c59402f">trap_value</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> _inst; }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;};</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1UnknownInstFault.html">  148</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1UnknownInstFault.html">UnknownInstFault</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1InstFault.html">InstFault</a></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;{</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1UnknownInstFault.html#aedd0fd1322121b2badd95b21cfbae5a8">  151</a></span>&#160;    <a class="code" href="classRiscvISA_1_1UnknownInstFault.html#aedd0fd1322121b2badd95b21cfbae5a8">UnknownInstFault</a>(<span class="keyword">const</span> <a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a> inst)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        : <a class="code" href="classRiscvISA_1_1InstFault.html">InstFault</a>(<span class="stringliteral">&quot;Unknown instruction&quot;</span>, inst)</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    {}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst) <span class="keyword">override</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;};</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1IllegalInstFault.html">  158</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1IllegalInstFault.html">IllegalInstFault</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1InstFault.html">InstFault</a></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1IllegalInstFault.html#a9202af6564e7375feef3755bcc60a2e4">  161</a></span>&#160;    <span class="keyword">const</span> std::string <a class="code" href="classRiscvISA_1_1IllegalInstFault.html#a9202af6564e7375feef3755bcc60a2e4">reason</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1IllegalInstFault.html#a7937ba2bd46ade8432d5b247f4ff768b">  164</a></span>&#160;    <a class="code" href="classRiscvISA_1_1IllegalInstFault.html#a7937ba2bd46ade8432d5b247f4ff768b">IllegalInstFault</a>(std::string <a class="code" href="namespaceRiscvISA.html#a5631cb4101c8b8e4f6587ebb60d38ec4">r</a>, <span class="keyword">const</span> <a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a> inst)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        : <a class="code" href="classRiscvISA_1_1InstFault.html">InstFault</a>(<span class="stringliteral">&quot;Illegal instruction&quot;</span>, inst)</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    {}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst) <span class="keyword">override</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;};</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1UnimplementedFault.html">  171</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1UnimplementedFault.html">UnimplementedFault</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1InstFault.html">InstFault</a></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1UnimplementedFault.html#acbf54b6afe49edd6d168b2af1620a87a">  174</a></span>&#160;    <span class="keyword">const</span> std::string <a class="code" href="classRiscvISA_1_1UnimplementedFault.html#acbf54b6afe49edd6d168b2af1620a87a">instName</a>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1UnimplementedFault.html#a54828ab4c74bf27ce06e036b6461defb">  177</a></span>&#160;    <a class="code" href="classRiscvISA_1_1UnimplementedFault.html#a54828ab4c74bf27ce06e036b6461defb">UnimplementedFault</a>(std::string <a class="code" href="classRiscvISA_1_1RiscvFault.html#a493f0dca0547d1507ff1f19afa43255c">name</a>, <span class="keyword">const</span> <a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a> inst)</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        : <a class="code" href="classRiscvISA_1_1InstFault.html">InstFault</a>(<span class="stringliteral">&quot;Unimplemented instruction&quot;</span>, inst),</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;          instName(name)</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    {}</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst) <span class="keyword">override</span>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;};</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1IllegalFrmFault.html">  185</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1IllegalFrmFault.html">IllegalFrmFault</a>: <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1InstFault.html">InstFault</a></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1IllegalFrmFault.html#a9451e14eb22097cf5efb25693271d542">  188</a></span>&#160;    <span class="keyword">const</span> uint8_t <a class="code" href="classRiscvISA_1_1IllegalFrmFault.html#a9451e14eb22097cf5efb25693271d542">frm</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1IllegalFrmFault.html#a7a7aa78a0f699929d12bd3bf32c1e088">  191</a></span>&#160;    <a class="code" href="classRiscvISA_1_1IllegalFrmFault.html#a7a7aa78a0f699929d12bd3bf32c1e088">IllegalFrmFault</a>(uint8_t <a class="code" href="namespaceRiscvISA.html#a5631cb4101c8b8e4f6587ebb60d38ec4">r</a>, <span class="keyword">const</span> <a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a> inst)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        : <a class="code" href="classRiscvISA_1_1InstFault.html">InstFault</a>(<span class="stringliteral">&quot;Illegal floating-point rounding mode&quot;</span>, inst),</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;          frm(r)</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    {}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst) <span class="keyword">override</span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;};</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AddressFault.html">  199</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1AddressFault.html">AddressFault</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AddressFault.html#acaee654a82c09422f61dc345a61d6699">  202</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classRiscvISA_1_1AddressFault.html#acaee654a82c09422f61dc345a61d6699">_addr</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AddressFault.html#a6299e4d3347cd9e1ffd2785e08d5ecfe">  205</a></span>&#160;    <a class="code" href="classRiscvISA_1_1AddressFault.html#a6299e4d3347cd9e1ffd2785e08d5ecfe">AddressFault</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">ExceptionCode</a> code)</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        : <a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a>(<span class="stringliteral">&quot;Address&quot;</span>, false, code), _addr(addr)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    {}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AddressFault.html#a9e203efe3b6c5fdc2b4760ccf0932bf2">  209</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classRiscvISA_1_1AddressFault.html#a9e203efe3b6c5fdc2b4760ccf0932bf2">trap_value</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> _addr; }</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;};</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1BreakpointFault.html">  212</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1BreakpointFault.html">BreakpointFault</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1BreakpointFault.html#a0199facea8b3c64f44ef9ff23ad2fcac">  215</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> <a class="code" href="classRiscvISA_1_1BreakpointFault.html#a0199facea8b3c64f44ef9ff23ad2fcac">pcState</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1BreakpointFault.html#a06c92022960ac50fac2642dff05678e5">  218</a></span>&#160;    <a class="code" href="classRiscvISA_1_1BreakpointFault.html#a06c92022960ac50fac2642dff05678e5">BreakpointFault</a>(<span class="keyword">const</span> <a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;<a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        : <a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a>(<span class="stringliteral">&quot;Breakpoint&quot;</span>, false, <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938afda6b0529d5c000ff4c7e2a68cd16333">BREAKPOINT</a>), pcState(pc)</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    {}</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1BreakpointFault.html#a9a3e725630b2c94dcf9036dc1906cdd0">  222</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classRiscvISA_1_1BreakpointFault.html#a9a3e725630b2c94dcf9036dc1906cdd0">trap_value</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> pcState.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>(); }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst) <span class="keyword">override</span>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;};</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1SyscallFault.html">  226</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1SyscallFault.html">SyscallFault</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1SyscallFault.html#afd46db36ed5b7a07958c14f5defb3e9a">  229</a></span>&#160;    <a class="code" href="classRiscvISA_1_1SyscallFault.html#afd46db36ed5b7a07958c14f5defb3e9a">SyscallFault</a>(<a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">PrivilegeMode</a> prv)</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        : <a class="code" href="classRiscvISA_1_1RiscvFault.html">RiscvFault</a>(<span class="stringliteral">&quot;System call&quot;</span>, false, <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5d614f99c295cf52c06b0fdab222c124">ECALL_USER</a>)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keywordflow">switch</span> (prv) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">PRV_U</a>:</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a> = <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5d614f99c295cf52c06b0fdab222c124">ECALL_USER</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">PRV_S</a>:</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a> = <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938aeebf60a5738dcb16c4a858641bf29b57">ECALL_SUPER</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">PRV_M</a>:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a> = <a class="code" href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a669be962c82a8ccf3101ca85ccf7ef42">ECALL_MACHINE</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unknown privilege mode %d.&quot;</span>, prv);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        }</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    }</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst) <span class="keyword">override</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;};</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;} <span class="comment">// namespace RiscvISA</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#endif // __ARCH_RISCV_FAULTS_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classRiscvISA_1_1UnimplementedFault_html_a54828ab4c74bf27ce06e036b6461defb"><div class="ttname"><a href="classRiscvISA_1_1UnimplementedFault.html#a54828ab4c74bf27ce06e036b6461defb">RiscvISA::UnimplementedFault::UnimplementedFault</a></div><div class="ttdeci">UnimplementedFault(std::string name, const ExtMachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00177">faults.hh:177</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">RiscvISA::PRV_M</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00062">isa.hh:62</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938af116c39329ea8b90c83708552f19a1e9"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938af116c39329ea8b90c83708552f19a1e9">RiscvISA::INT_TIMER_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00086">faults.hh:86</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html"><div class="ttname"><a href="classRiscvISA_1_1PCState.html">RiscvISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00057">types.hh:57</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Reset_html_a836c542e3fbbd3665f2b1ce6e658a0ba"><div class="ttname"><a href="classRiscvISA_1_1Reset.html#a836c542e3fbbd3665f2b1ce6e658a0ba">RiscvISA::Reset::Reset</a></div><div class="ttdeci">Reset()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00121">faults.hh:121</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a58447cb0559b422ea089fd19814ceb20"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a58447cb0559b422ea089fd19814ceb20">RiscvISA::RiscvFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00054">faults.cc:54</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a669be962c82a8ccf3101ca85ccf7ef42"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a669be962c82a8ccf3101ca85ccf7ef42">RiscvISA::ECALL_MACHINE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00077">faults.hh:77</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938ae95da6a5ba9edc953f96dc02843ccec4"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938ae95da6a5ba9edc953f96dc02843ccec4">RiscvISA::INT_EXT_MACHINE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00091">faults.hh:91</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a81bb3491284a95cad0dae9e6a167f551"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">RiscvISA::RiscvFault::_code</a></div><div class="ttdeci">ExceptionCode _code</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00100">faults.hh:100</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a55017a112ca387959fd81ee74f1f15dd"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a55017a112ca387959fd81ee74f1f15dd">RiscvISA::INT_SOFTWARE_MACHINE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00085">faults.hh:85</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938adad1049a34590fd7815ae16c8fd38571"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938adad1049a34590fd7815ae16c8fd38571">RiscvISA::STORE_ACCESS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00073">faults.hh:73</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a528ea13ed61792d5792fd175174c8bfd"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a528ea13ed61792d5792fd175174c8bfd">RiscvISA::STORE_ADDR_MISALIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00071">faults.hh:71</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classRiscvISA_1_1IllegalFrmFault_html_a7a7aa78a0f699929d12bd3bf32c1e088"><div class="ttname"><a href="classRiscvISA_1_1IllegalFrmFault.html#a7a7aa78a0f699929d12bd3bf32c1e088">RiscvISA::IllegalFrmFault::IllegalFrmFault</a></div><div class="ttdeci">IllegalFrmFault(uint8_t r, const ExtMachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00191">faults.hh:191</a></div></div>
<div class="ttc" id="classRiscvISA_1_1UnknownInstFault_html"><div class="ttname"><a href="classRiscvISA_1_1UnknownInstFault.html">RiscvISA::UnknownInstFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00148">faults.hh:148</a></div></div>
<div class="ttc" id="classRiscvISA_1_1IllegalInstFault_html_a9202af6564e7375feef3755bcc60a2e4"><div class="ttname"><a href="classRiscvISA_1_1IllegalInstFault.html#a9202af6564e7375feef3755bcc60a2e4">RiscvISA::IllegalInstFault::reason</a></div><div class="ttdeci">const std::string reason</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00161">faults.hh:161</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5631cb4101c8b8e4f6587ebb60d38ec4"><div class="ttname"><a href="namespaceRiscvISA.html#a5631cb4101c8b8e4f6587ebb60d38ec4">RiscvISA::r</a></div><div class="ttdeci">r</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00097">pra_constants.hh:97</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938">RiscvISA::ExceptionCode</a></div><div class="ttdeci">ExceptionCode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00064">faults.hh:64</a></div></div>
<div class="ttc" id="classRiscvISA_1_1BreakpointFault_html"><div class="ttname"><a href="classRiscvISA_1_1BreakpointFault.html">RiscvISA::BreakpointFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00212">faults.hh:212</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classRiscvISA_1_1InstFault_html_a80cf296d566dfe6c96db709f66405983"><div class="ttname"><a href="classRiscvISA_1_1InstFault.html#a80cf296d566dfe6c96db709f66405983">RiscvISA::InstFault::InstFault</a></div><div class="ttdeci">InstFault(FaultName n, const ExtMachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00141">faults.hh:141</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad320475d833ce523b9dd98e892488182"><div class="ttname"><a href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">RiscvISA::ExtMachInst</a></div><div class="ttdeci">uint64_t ExtMachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00055">types.hh:55</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a984e5e8da8ed5f2e930c68338674bd45a8b8ce0074284a6feb3b3ceb0f019aa94"><div class="ttname"><a href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a8b8ce0074284a6feb3b3ceb0f019aa94">RiscvISA::FloatUnderflow</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00049">faults.hh:49</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a08654b59e9100505e322ff13be43d0a5"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a08654b59e9100505e322ff13be43d0a5">RiscvISA::INT_SOFTWARE_SUPER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00084">faults.hh:84</a></div></div>
<div class="ttc" id="classRiscvISA_1_1IllegalFrmFault_html"><div class="ttname"><a href="classRiscvISA_1_1IllegalFrmFault.html">RiscvISA::IllegalFrmFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00185">faults.hh:185</a></div></div>
<div class="ttc" id="riscv_2isa_8hh_html"><div class="ttname"><a href="riscv_2isa_8hh.html">isa.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_ae6b422d9357dcbaee66a8defc6f47d5c"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#ae6b422d9357dcbaee66a8defc6f47d5c">RiscvISA::RiscvFault::trap_value</a></div><div class="ttdeci">virtual RegVal trap_value() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00109">faults.hh:109</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a9ee4b22cfcdf3f397993a3862c880ffb"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a9ee4b22cfcdf3f397993a3862c880ffb">RiscvISA::INST_ADDR_MISALIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00065">faults.hh:65</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classRiscvISA_1_1UnimplementedFault_html"><div class="ttname"><a href="classRiscvISA_1_1UnimplementedFault.html">RiscvISA::UnimplementedFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00171">faults.hh:171</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938aeebf60a5738dcb16c4a858641bf29b57"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938aeebf60a5738dcb16c4a858641bf29b57">RiscvISA::ECALL_SUPER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00076">faults.hh:76</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938aea13a5c5dbfda4a5072e8097e22bbd69"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938aea13a5c5dbfda4a5072e8097e22bbd69">RiscvISA::INT_TIMER_MACHINE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00088">faults.hh:88</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AddressFault_html_a9e203efe3b6c5fdc2b4760ccf0932bf2"><div class="ttname"><a href="classRiscvISA_1_1AddressFault.html#a9e203efe3b6c5fdc2b4760ccf0932bf2">RiscvISA::AddressFault::trap_value</a></div><div class="ttdeci">RegVal trap_value() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00209">faults.hh:209</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Reset_html_ae210597ae3e8d1ec514e58a1d56722a3"><div class="ttname"><a href="classRiscvISA_1_1Reset.html#ae210597ae3e8d1ec514e58a1d56722a3">RiscvISA::Reset::name</a></div><div class="ttdeci">FaultName name() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00122">faults.hh:122</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acfba495c8a299a0b25c8db39ebf39d45"><div class="ttname"><a href="namespaceArmISA.html#acfba495c8a299a0b25c8db39ebf39d45">ArmISA::n</a></div><div class="ttdeci">Bitfield&lt; 31 &gt; n</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00429">miscregs_types.hh:429</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a4ac6e55a9e2a573ad5b402529c4f316e"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4ac6e55a9e2a573ad5b402529c4f316e">RiscvISA::NumInterruptTypes</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00092">faults.hh:92</a></div></div>
<div class="ttc" id="classRiscvISA_1_1InterruptFault_html_a83d25fae6421f9dcd3993beb3ba74276"><div class="ttname"><a href="classRiscvISA_1_1InterruptFault.html#a83d25fae6421f9dcd3993beb3ba74276">RiscvISA::InterruptFault::InterruptFault</a></div><div class="ttdeci">InterruptFault(ExceptionCode c)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00131">faults.hh:131</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a8b822a1fed67f476eed400a7c5edce47"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a8b822a1fed67f476eed400a7c5edce47">RiscvISA::AMO_ACCESS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00074">faults.hh:74</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a4203376325de60775ab9136f101f0d7f"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4203376325de60775ab9136f101f0d7f">RiscvISA::LOAD_PAGE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00079">faults.hh:79</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a770c316c240645e7fedca335c746fa60"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">RiscvISA::RiscvFault::invokeSE</a></div><div class="ttdeci">virtual void invokeSE(ThreadContext *tc, const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00048">faults.cc:48</a></div></div>
<div class="ttc" id="classRiscvISA_1_1InterruptFault_html"><div class="ttname"><a href="classRiscvISA_1_1InterruptFault.html">RiscvISA::InterruptFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00128">faults.hh:128</a></div></div>
<div class="ttc" id="classRiscvISA_1_1UnimplementedFault_html_acbf54b6afe49edd6d168b2af1620a87a"><div class="ttname"><a href="classRiscvISA_1_1UnimplementedFault.html#acbf54b6afe49edd6d168b2af1620a87a">RiscvISA::UnimplementedFault::instName</a></div><div class="ttdeci">const std::string instName</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00174">faults.hh:174</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5d01d3308f5a6ce118bfe0e7701a57fb"><div class="ttname"><a href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">RiscvISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classRiscvISA_1_1BreakpointFault_html_a9a3e725630b2c94dcf9036dc1906cdd0"><div class="ttname"><a href="classRiscvISA_1_1BreakpointFault.html#a9a3e725630b2c94dcf9036dc1906cdd0">RiscvISA::BreakpointFault::trap_value</a></div><div class="ttdeci">RegVal trap_value() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00222">faults.hh:222</a></div></div>
<div class="ttc" id="classRiscvISA_1_1BreakpointFault_html_a0199facea8b3c64f44ef9ff23ad2fcac"><div class="ttname"><a href="classRiscvISA_1_1BreakpointFault.html#a0199facea8b3c64f44ef9ff23ad2fcac">RiscvISA::BreakpointFault::pcState</a></div><div class="ttdeci">const PCState pcState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00215">faults.hh:215</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AddressFault_html_acaee654a82c09422f61dc345a61d6699"><div class="ttname"><a href="classRiscvISA_1_1AddressFault.html#acaee654a82c09422f61dc345a61d6699">RiscvISA::AddressFault::_addr</a></div><div class="ttdeci">const Addr _addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00202">faults.hh:202</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938afbefb5e5e79248d744ad872c598ca1ff"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938afbefb5e5e79248d744ad872c598ca1ff">RiscvISA::LOAD_ADDR_MISALIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00069">faults.hh:69</a></div></div>
<div class="ttc" id="sim_2faults_8hh_html_abb196df64725e5c2568c900cf130d8d7"><div class="ttname"><a href="sim_2faults_8hh.html#abb196df64725e5c2568c900cf130d8d7">FaultName</a></div><div class="ttdeci">const char * FaultName</div><div class="ttdef"><b>Definition:</b> <a href="sim_2faults_8hh_source.html#l00039">faults.hh:39</a></div></div>
<div class="ttc" id="classRiscvISA_1_1SyscallFault_html"><div class="ttname"><a href="classRiscvISA_1_1SyscallFault.html">RiscvISA::SyscallFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00226">faults.hh:226</a></div></div>
<div class="ttc" id="classRiscvISA_1_1InstFault_html"><div class="ttname"><a href="classRiscvISA_1_1InstFault.html">RiscvISA::InstFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00135">faults.hh:135</a></div></div>
<div class="ttc" id="sim_2faults_8hh_html"><div class="ttname"><a href="sim_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a27a1be6737c34c800fd7ea4ca2a189d6"><div class="ttname"><a href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">RiscvISA::i</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00278">pra_constants.hh:278</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">RiscvISA::PRV_S</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00061">isa.hh:61</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a9474a4b4ace2a34d97a24d60e8d8586f"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a9474a4b4ace2a34d97a24d60e8d8586f">RiscvISA::AMO_ADDR_MISALIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00072">faults.hh:72</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a5c8846c92dae706bac61e250c66e7d6e"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5c8846c92dae706bac61e250c66e7d6e">RiscvISA::INST_ILLEGAL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00067">faults.hh:67</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Reset_html"><div class="ttname"><a href="classRiscvISA_1_1Reset.html">RiscvISA::Reset</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00115">faults.hh:115</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a984e5e8da8ed5f2e930c68338674bd45a5d93a851323ef2c8bab851fbcbbdf4f1"><div class="ttname"><a href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a5d93a851323ef2c8bab851fbcbbdf4f1">RiscvISA::FloatOverflow</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00050">faults.hh:50</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a5d614f99c295cf52c06b0fdab222c124"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a5d614f99c295cf52c06b0fdab222c124">RiscvISA::ECALL_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00075">faults.hh:75</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a456e0197c5921912e89757a3e01e8dd9"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a456e0197c5921912e89757a3e01e8dd9">RiscvISA::STORE_PAGE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00080">faults.hh:80</a></div></div>
<div class="ttc" id="riscv_2registers_8hh_html"><div class="ttname"><a href="riscv_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1IllegalFrmFault_html_a9451e14eb22097cf5efb25693271d542"><div class="ttname"><a href="classRiscvISA_1_1IllegalFrmFault.html#a9451e14eb22097cf5efb25693271d542">RiscvISA::IllegalFrmFault::frm</a></div><div class="ttdeci">const uint8_t frm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00188">faults.hh:188</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a74359723cda62ae0f331887042d30330"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a74359723cda62ae0f331887042d30330">RiscvISA::INT_SOFTWARE_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00083">faults.hh:83</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">RiscvISA::PrivilegeMode</a></div><div class="ttdeci">PrivilegeMode</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00059">isa.hh:59</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html">RiscvISA::RiscvFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00095">faults.hh:95</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a4bfdee0bf25467a7e83a40481a00c9ca"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a4bfdee0bf25467a7e83a40481a00c9ca">RiscvISA::INST_PAGE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00078">faults.hh:78</a></div></div>
<div class="ttc" id="classRiscvISA_1_1InstFault_html_a3e899e0463c7488ed210a4f85efda231"><div class="ttname"><a href="classRiscvISA_1_1InstFault.html#a3e899e0463c7488ed210a4f85efda231">RiscvISA::InstFault::_inst</a></div><div class="ttdeci">const ExtMachInst _inst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00138">faults.hh:138</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_ad2f94cf6a647cfd87027d812019c5a4d"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#ad2f94cf6a647cfd87027d812019c5a4d">RiscvISA::RiscvFault::isInterrupt</a></div><div class="ttdeci">bool isInterrupt() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00107">faults.hh:107</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_ac558da1bbcb8953511beb9e51388ac79"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#ac558da1bbcb8953511beb9e51388ac79">RiscvISA::RiscvFault::RiscvFault</a></div><div class="ttdeci">RiscvFault(FaultName n, bool i, ExceptionCode c)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00102">faults.hh:102</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a53d5edbff5fcf436a21fa636f236022d"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a53d5edbff5fcf436a21fa636f236022d">RiscvISA::INST_ACCESS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00066">faults.hh:66</a></div></div>
<div class="ttc" id="classRiscvISA_1_1IllegalInstFault_html_a7937ba2bd46ade8432d5b247f4ff768b"><div class="ttname"><a href="classRiscvISA_1_1IllegalInstFault.html#a7937ba2bd46ade8432d5b247f4ff768b">RiscvISA::IllegalInstFault::IllegalInstFault</a></div><div class="ttdeci">IllegalInstFault(std::string r, const ExtMachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00164">faults.hh:164</a></div></div>
<div class="ttc" id="classRiscvISA_1_1InterruptFault_html_adf5bffce5b5a54dd2a2c6d5e0dba9057"><div class="ttname"><a href="classRiscvISA_1_1InterruptFault.html#adf5bffce5b5a54dd2a2c6d5e0dba9057">RiscvISA::InterruptFault::InterruptFault</a></div><div class="ttdeci">InterruptFault(int c)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00132">faults.hh:132</a></div></div>
<div class="ttc" id="classRiscvISA_1_1UnknownInstFault_html_aedd0fd1322121b2badd95b21cfbae5a8"><div class="ttname"><a href="classRiscvISA_1_1UnknownInstFault.html#aedd0fd1322121b2badd95b21cfbae5a8">RiscvISA::UnknownInstFault::UnknownInstFault</a></div><div class="ttdeci">UnknownInstFault(const ExtMachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00151">faults.hh:151</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1SyscallFault_html_afd46db36ed5b7a07958c14f5defb3e9a"><div class="ttname"><a href="classRiscvISA_1_1SyscallFault.html#afd46db36ed5b7a07958c14f5defb3e9a">RiscvISA::SyscallFault::SyscallFault</a></div><div class="ttdeci">SyscallFault(PrivilegeMode prv)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00229">faults.hh:229</a></div></div>
<div class="ttc" id="classRiscvISA_1_1BreakpointFault_html_a06c92022960ac50fac2642dff05678e5"><div class="ttname"><a href="classRiscvISA_1_1BreakpointFault.html#a06c92022960ac50fac2642dff05678e5">RiscvISA::BreakpointFault::BreakpointFault</a></div><div class="ttdeci">BreakpointFault(const PCState &amp;pc)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00218">faults.hh:218</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a493f0dca0547d1507ff1f19afa43255c"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a493f0dca0547d1507ff1f19afa43255c">RiscvISA::RiscvFault::name</a></div><div class="ttdeci">FaultName name() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00106">faults.hh:106</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AddressFault_html"><div class="ttname"><a href="classRiscvISA_1_1AddressFault.html">RiscvISA::AddressFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00199">faults.hh:199</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">RiscvISA::PRV_U</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00060">isa.hh:60</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AddressFault_html_a6299e4d3347cd9e1ffd2785e08d5ecfe"><div class="ttname"><a href="classRiscvISA_1_1AddressFault.html#a6299e4d3347cd9e1ffd2785e08d5ecfe">RiscvISA::AddressFault::AddressFault</a></div><div class="ttdeci">AddressFault(const Addr addr, ExceptionCode code)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00205">faults.hh:205</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a984e5e8da8ed5f2e930c68338674bd45a44e5a5f04a4c286d1cbd7763af932103"><div class="ttname"><a href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a44e5a5f04a4c286d1cbd7763af932103">RiscvISA::FloatInexact</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00048">faults.hh:48</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938afda6b0529d5c000ff4c7e2a68cd16333"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938afda6b0529d5c000ff4c7e2a68cd16333">RiscvISA::BREAKPOINT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00068">faults.hh:68</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a984e5e8da8ed5f2e930c68338674bd45aa76938fe54aaed774876b729e550ecfb"><div class="ttname"><a href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45aa76938fe54aaed774876b729e550ecfb">RiscvISA::FloatInvalid</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00052">faults.hh:52</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a984e5e8da8ed5f2e930c68338674bd45a526b88f422d6900287365e4c0812533a"><div class="ttname"><a href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45a526b88f422d6900287365e4c0812533a">RiscvISA::FloatDivZero</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00051">faults.hh:51</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a77dca00b7904ededad7c818665507dfb"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a77dca00b7904ededad7c818665507dfb">RiscvISA::AMO_PAGE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00081">faults.hh:81</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a11c8ff264f6c1383dbe841904035cfb5"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a11c8ff264f6c1383dbe841904035cfb5">RiscvISA::INT_TIMER_SUPER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00087">faults.hh:87</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a7166a6d0262231992bd1b1ddec2cb9c0"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a7166a6d0262231992bd1b1ddec2cb9c0">RiscvISA::LOAD_ACCESS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00070">faults.hh:70</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a162a507ca0a07bc7eeff0ecfedba2465"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a162a507ca0a07bc7eeff0ecfedba2465">RiscvISA::INT_EXT_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00089">faults.hh:89</a></div></div>
<div class="ttc" id="classStaticInst_html_a72613b9d07ecd43566ff4fac109ac689"><div class="ttname"><a href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">StaticInst::nullStaticInstPtr</a></div><div class="ttdeci">static StaticInstPtr nullStaticInstPtr</div><div class="ttdoc">Pointer to a statically allocated &quot;null&quot; instruction object. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00223">static_inst.hh:223</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a21f5a9fa00c385955f46b37987404443"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a21f5a9fa00c385955f46b37987404443">RiscvISA::RiscvFault::exception</a></div><div class="ttdeci">ExceptionCode exception() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00108">faults.hh:108</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a984e5e8da8ed5f2e930c68338674bd45"><div class="ttname"><a href="namespaceRiscvISA.html#a984e5e8da8ed5f2e930c68338674bd45">RiscvISA::FloatException</a></div><div class="ttdeci">FloatException</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00047">faults.hh:47</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6c932ac2f8a0d6a52bdb6abc72a2a883"><div class="ttname"><a href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">RiscvISA::c</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00058">pra_constants.hh:58</a></div></div>
<div class="ttc" id="classRiscvISA_1_1IllegalInstFault_html"><div class="ttname"><a href="classRiscvISA_1_1IllegalInstFault.html">RiscvISA::IllegalInstFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00158">faults.hh:158</a></div></div>
<div class="ttc" id="classRiscvISA_1_1InstFault_html_a5542a44c095a8f090f11cce07c59402f"><div class="ttname"><a href="classRiscvISA_1_1InstFault.html#a5542a44c095a8f090f11cce07c59402f">RiscvISA::InstFault::trap_value</a></div><div class="ttdeci">RegVal trap_value() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00145">faults.hh:145</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a2364909fc621600d2fbc8ab8af3fd287"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a2364909fc621600d2fbc8ab8af3fd287">RiscvISA::RiscvFault::_interrupt</a></div><div class="ttdeci">const bool _interrupt</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00099">faults.hh:99</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a43b0c6fb6142ef5cffed78b841873938a68df617d2b74c308ef23a3cfdec297d7"><div class="ttname"><a href="namespaceRiscvISA.html#a43b0c6fb6142ef5cffed78b841873938a68df617d2b74c308ef23a3cfdec297d7">RiscvISA::INT_EXT_SUPER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00090">faults.hh:90</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a2ce85df93cddada4ccf67ae6c043c83a"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a2ce85df93cddada4ccf67ae6c043c83a">RiscvISA::RiscvFault::_name</a></div><div class="ttdeci">const FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00098">faults.hh:98</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Reset_html_acea91e0275fbf0217b2742f01b395e7f"><div class="ttname"><a href="classRiscvISA_1_1Reset.html#acea91e0275fbf0217b2742f01b395e7f">RiscvISA::Reset::_name</a></div><div class="ttdeci">const FaultName _name</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00118">faults.hh:118</a></div></div>
<div class="ttc" id="classFaultBase_html"><div class="ttname"><a href="classFaultBase.html">FaultBase</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2faults_8hh_source.html#l00044">faults.hh:44</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
