Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Sep 27 20:13:18 2025
| Host         : HOME-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file TimeCardTop_methodology_drc_routed.rpt -pb TimeCardTop_methodology_drc_routed.pb -rpx TimeCardTop_methodology_drc_routed.rpx
| Design       : TimeCardTop
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 806
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                                                           | Violations |
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+
| CKBF-1    | Warning  | connects_I_driver_BUFR                                                                                | 1          |
| DPIR-1    | Warning  | Asynchronous driver check                                                                             | 643        |
| LUTAR-1   | Warning  | LUT drives async reset alert                                                                          | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic                                                                                     | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                                                                      | 1          |
| TIMING-18 | Warning  | Missing input or output delay                                                                         | 12         |
| TIMING-20 | Warning  | Non-clocked latch                                                                                     | 1          |
| TIMING-24 | Warning  | Overridden Max delay datapath only                                                                    | 105        |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint                                                  | 17         |
| TIMING-47 | Warning  | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 16         |
| TIMING-56 | Warning  | Missing logically or physically excluded clock groups constraint                                      | 2          |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction                                                           | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source                                                | 1          |
| LATCH-1   | Advisory | Existing latches in the design                                                                        | 1          |
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKBF-1#1 Warning
connects_I_driver_BUFR  
The BUFGCTRL cell Bd_Inst/TimeCard_i/BufgMux_IPI_0/U0/BufgMux_Inst I1 pin is driven by a BUFR cell BufrClk0_Inst. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFGCTRL cascade.
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/PulseWidthCounter_CntReg0 input pin Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/PulseWidthCounter_CntReg0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#99 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#100 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#101 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#102 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#103 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#104 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#105 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#106 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#107 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#108 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#109 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#110 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#111 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#112 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#113 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#114 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#115 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#116 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#117 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#118 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#119 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#120 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#121 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#122 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#123 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#124 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#125 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#126 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#127 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#128 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#129 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#130 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#131 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#132 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#133 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#134 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#135 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#136 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#137 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#138 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#139 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#140 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#141 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#142 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#143 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#144 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#145 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#146 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#147 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#148 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#149 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#150 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#151 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#152 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#153 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#154 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#155 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#156 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#157 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#158 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#159 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#160 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#161 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#162 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#163 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#164 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#165 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#166 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#167 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#168 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#169 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#170 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#171 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#172 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#173 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#174 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#175 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#176 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#177 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__4/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#178 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#179 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#180 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#181 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#182 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#183 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#184 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#185 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#186 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#187 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#188 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#189 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#190 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#191 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#192 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#193 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#194 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#195 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#196 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#197 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#198 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#199 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#200 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#201 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#202 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#203 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#204 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#205 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#206 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#207 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__5/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#208 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#209 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#210 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#211 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#212 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#213 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#214 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#215 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#216 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#217 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#218 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#219 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#220 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#221 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#222 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#223 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#224 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#225 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#226 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#227 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#228 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#229 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#230 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#231 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#232 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#233 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#234 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#235 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#236 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#237 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#238 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#239 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__6/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#240 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#241 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#242 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#243 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#244 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#245 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#246 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#247 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#248 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#249 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#250 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#251 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#252 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#253 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#254 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#255 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#256 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__7/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#257 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#258 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#259 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#260 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#261 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#262 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#263 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#264 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#265 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#266 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#267 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#268 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#269 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#270 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#271 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#272 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#273 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#274 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#275 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#276 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#277 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#278 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#279 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#280 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#281 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#282 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#283 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#284 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#285 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#286 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#287 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#288 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#289 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#290 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__8/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#291 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#292 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#293 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#294 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#295 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#296 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#297 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#298 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#299 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#300 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#301 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#302 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#303 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#304 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#305 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#306 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#307 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#308 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#309 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#310 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#311 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#312 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#313 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#314 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#315 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#316 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#317 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#318 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#319 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#320 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#321 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#322 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg0__9/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#323 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#324 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#325 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#326 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#327 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#328 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#329 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#330 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#331 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#332 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#333 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#334 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#335 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#336 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#337 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#338 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#339 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#340 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#341 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#342 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#343 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#344 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#345 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#346 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#347 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#348 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#349 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#350 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#351 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#352 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#353 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#354 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#355 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#356 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#357 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#358 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#359 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#360 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#361 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#362 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#363 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#364 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#365 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#366 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#367 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#368 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#369 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#370 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#371 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#372 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#373 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#374 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#375 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#376 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#377 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#378 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#379 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#380 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#381 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#382 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#383 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#384 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#385 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#386 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#387 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#388 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#389 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#390 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#391 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#392 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#393 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#394 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#395 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#396 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#397 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#398 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#399 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#400 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#401 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#402 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#403 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#404 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#405 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#406 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#407 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#408 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#409 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#410 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#411 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#412 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#413 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#414 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#415 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#416 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#417 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#418 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#419 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#420 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#421 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#422 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#423 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#424 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#425 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#426 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#427 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#428 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#429 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#430 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#431 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#432 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#433 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#434 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#435 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#436 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#437 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#438 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#439 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#440 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#441 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#442 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#443 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#444 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#445 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#446 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#447 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#448 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#449 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#450 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#451 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#452 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#453 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#454 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#455 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#456 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#457 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#458 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#459 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#460 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#461 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#462 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#463 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#464 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#465 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#466 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#467 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#468 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#469 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#470 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#471 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#472 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#473 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#474 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#475 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#476 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#477 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#478 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#479 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#480 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#481 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#482 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#483 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#484 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#485 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#486 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#487 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#488 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#489 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#490 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#491 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#492 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#493 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#494 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#495 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#496 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#497 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#498 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__4/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#499 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#500 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#501 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#502 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#503 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#504 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#505 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#506 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#507 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#508 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#509 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#510 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#511 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#512 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#513 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#514 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#515 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#516 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#517 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#518 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#519 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#520 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#521 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#522 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#523 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#524 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#525 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#526 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#527 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#528 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__5/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#529 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#530 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#531 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#532 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#533 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#534 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#535 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#536 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#537 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#538 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#539 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#540 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#541 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#542 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#543 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#544 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#545 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#546 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#547 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#548 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#549 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#550 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#551 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#552 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#553 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#554 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#555 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#556 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#557 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#558 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#559 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#560 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__6/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#561 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#562 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#563 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#564 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#565 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#566 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#567 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#568 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#569 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#570 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#571 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#572 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#573 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#574 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#575 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#576 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#577 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__7/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#578 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#579 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#580 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#581 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#582 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#583 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#584 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#585 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#586 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#587 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#588 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#589 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#590 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#591 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#592 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#593 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#594 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#595 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#596 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#597 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#598 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#599 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#600 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#601 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#602 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#603 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#604 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#605 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#606 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#607 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#608 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#609 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#610 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#611 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__8/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#612 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#613 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#614 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#615 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#616 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#617 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#618 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#619 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#620 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#621 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#622 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#623 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#624 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#625 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#626 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#627 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#628 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#629 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#630 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#631 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#632 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#633 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#634 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#635 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#636 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#637 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#638 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#639 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#640 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#641 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#642 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#643 Warning
Asynchronous driver check  
DSP Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9 input pin Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg0__9/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClockRstN_RstOut_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bd_Inst/TimeCard_i/clk_wiz_1/inst/mmcm_adv_inst/RST
Bd_Inst/TimeCard_i/clk_wiz_2/inst/mmcm_adv_inst/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Gnss1Tp_DatIn[0] relative to clock(s) Mhz200Clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on MacPpsN_EvtIn relative to clock(s) Mhz200Clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on MacPpsP_EvtIn relative to clock(s) Mhz200Clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SmaIn2_DatIn relative to clock(s) Mhz200Clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SmaIn3_DatIn relative to clock(s) Mhz200Clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SmaIn4_DatIn relative to clock(s) Mhz200Clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SpiFlashDq0_DatInOut relative to clock(s) DummyClk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SpiFlashDq1_DatInOut relative to clock(s) DummyClk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SpiFlashDq2_DatInOut relative to clock(s) DummyClk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SpiFlashDq3_DatInOut relative to clock(s) DummyClk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on Led_DatOut[2] relative to clock(s) Mhz200Clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on SpiFlashCsN_EnaOut relative to clock(s) DummyClk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Bd_Inst/TimeCard_i/TC_FpgaVersion_0/U0/FpgaVersion_DatReg_reg[15]_LDC cannot be properly analyzed as its control pin Bd_Inst/TimeCard_i/TC_FpgaVersion_0/U0/FpgaVersion_DatReg_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 108). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 217). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 219). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 225). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 227). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 229). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 235). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 237). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#9 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 239). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#10 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 245). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#11 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 247). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#12 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 249). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#13 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 255). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#14 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 267). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#15 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 269). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#16 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 275). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#17 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 277). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#18 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 279). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#19 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 285). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#20 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 287). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#21 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 297). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#22 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 299). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#23 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 305). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#24 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 307). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#25 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 309). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#26 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 315). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#27 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 317). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#28 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 319). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#29 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 325). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#30 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 327). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#31 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 329). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#32 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 335). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#33 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 337). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#34 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 339). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#35 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 345). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#36 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 347). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#37 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 349). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#38 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 105 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 355). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#39 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 107). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#40 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 221). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#41 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 223). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#42 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 231). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#43 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 233). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#44 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 241). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#45 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 243). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#46 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 251). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#47 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 253). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#48 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 271). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#49 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 273). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#50 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 281). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#51 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 283). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#52 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 291). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#53 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 293). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#54 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 301). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#55 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 303). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#56 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 311). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#57 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 313). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#58 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 321). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#59 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 323). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#60 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 331). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#61 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 333). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#62 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 341). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#63 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 343). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#64 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 351). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#65 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and userclk1 overrides a set_max_delay -datapath_only (position 353). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#66 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 109 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src1 overrides a set_max_delay -datapath_only (position 112). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#67 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 109 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src1 overrides a set_max_delay -datapath_only (position 207). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#68 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 109 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src1 overrides a set_max_delay -datapath_only (position 209). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#69 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 109 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src1 overrides a set_max_delay -datapath_only (position 215). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#70 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src1 and userclk1 overrides a set_max_delay -datapath_only (position 111). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#71 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src1 and userclk1 overrides a set_max_delay -datapath_only (position 211). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#72 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src1 and userclk1 overrides a set_max_delay -datapath_only (position 213). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#73 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src1 and userclk1 overrides a set_max_delay -datapath_only (position 257). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#74 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src1 and userclk1 overrides a set_max_delay -datapath_only (position 259). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#75 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 110 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src1 and userclk1 overrides a set_max_delay -datapath_only (position 265). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#76 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 113 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src2 overrides a set_max_delay -datapath_only (position 116). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#77 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 113 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src2 overrides a set_max_delay -datapath_only (position 207). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#78 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 113 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src2 overrides a set_max_delay -datapath_only (position 209). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#79 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 113 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src2 overrides a set_max_delay -datapath_only (position 215). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#80 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 114 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src2 and userclk1 overrides a set_max_delay -datapath_only (position 115). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#81 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 114 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src2 and userclk1 overrides a set_max_delay -datapath_only (position 211). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#82 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 114 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src2 and userclk1 overrides a set_max_delay -datapath_only (position 213). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#83 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 114 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src2 and userclk1 overrides a set_max_delay -datapath_only (position 257). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#84 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 114 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src2 and userclk1 overrides a set_max_delay -datapath_only (position 259). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#85 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 114 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src2 and userclk1 overrides a set_max_delay -datapath_only (position 265). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#86 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 117 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src3 overrides a set_max_delay -datapath_only (position 120). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#87 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 117 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src3 overrides a set_max_delay -datapath_only (position 207). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#88 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 117 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src3 overrides a set_max_delay -datapath_only (position 209). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#89 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 117 in the Timing Constraints window in Vivado IDE) between clocks userclk1 and PllDynMhz50Clk_Src3 overrides a set_max_delay -datapath_only (position 215). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#90 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 118 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src3 and userclk1 overrides a set_max_delay -datapath_only (position 119). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#91 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 118 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src3 and userclk1 overrides a set_max_delay -datapath_only (position 211). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#92 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 118 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src3 and userclk1 overrides a set_max_delay -datapath_only (position 213). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#93 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 118 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src3 and userclk1 overrides a set_max_delay -datapath_only (position 257). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#94 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 118 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src3 and userclk1 overrides a set_max_delay -datapath_only (position 259). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#95 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 118 in the Timing Constraints window in Vivado IDE) between clocks PllDynMhz50Clk_Src3 and userclk1 overrides a set_max_delay -datapath_only (position 265). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#96 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 51 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and Mhz10Clk overrides a set_max_delay -datapath_only (position 53). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#97 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 52 in the Timing Constraints window in Vivado IDE) between clocks Mhz10Clk and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 54). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#98 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 55 in the Timing Constraints window in Vivado IDE) between clocks PllFixMhz50Clk and Mhz10ClkExt overrides a set_max_delay -datapath_only (position 57). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#99 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 56 in the Timing Constraints window in Vivado IDE) between clocks Mhz10ClkExt and PllFixMhz50Clk overrides a set_max_delay -datapath_only (position 58). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#100 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 60 in the Timing Constraints window in Vivado IDE) between clocks Mhz10ClkExt and PllDynMhz50Clk_Src1 overrides a set_max_delay -datapath_only (position 62). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#101 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 64 in the Timing Constraints window in Vivado IDE) between clocks Mhz10ClkExt and PllDynMhz50Clk_Src2 overrides a set_max_delay -datapath_only (position 66). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#102 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 68 in the Timing Constraints window in Vivado IDE) between clocks Mhz10ClkExt and PllDynMhz50Clk_Src3 overrides a set_max_delay -datapath_only (position 70). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#103 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 72 in the Timing Constraints window in Vivado IDE) between clocks Mhz10ClkExt and PllMhz200Clk_Src1 overrides a set_max_delay -datapath_only (position 74). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#104 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 76 in the Timing Constraints window in Vivado IDE) between clocks Mhz10ClkExt and PllMhz200Clk_Src2 overrides a set_max_delay -datapath_only (position 78). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#105 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 80 in the Timing Constraints window in Vivado IDE) between clocks Mhz10ClkExt and PllMhz200Clk_Src3 overrides a set_max_delay -datapath_only (position 82). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 105 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 106 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#3 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 107 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#4 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 108 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#5 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 109 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#6 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 110 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#7 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 111 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#8 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 112 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#9 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 113 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#10 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 114 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#11 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 115 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#12 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 116 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#13 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 117 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#14 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 118 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#15 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 119 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#16 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 120 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-28#17 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock userclk1 is referenced by name inside timing constraint (see constraint position 50 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2]
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks DummyClk and PllDynMhz50Clk_Src1 (see constraint position 129 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks DummyClk and PllDynMhz50Clk_Src2 (see constraint position 131 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks DummyClk and PllDynMhz50Clk_Src3 (see constraint position 133 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks DummyClk and PllMhz200Clk_Src1 (see constraint position 123 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#5 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks DummyClk and PllMhz200Clk_Src2 (see constraint position 125 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#6 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks DummyClk and PllMhz200Clk_Src3 (see constraint position 127 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#7 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Mhz10ClkExt and PllDynMhz50Clk_Src2 (see constraint position 64 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#8 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks Mhz10ClkExt and PllMhz200Clk_Src2 (see constraint position 76 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#9 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks PllDynMhz50Clk_Src1 and DummyClk (see constraint position 130 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#10 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks PllDynMhz50Clk_Src2 and DummyClk (see constraint position 132 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#11 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks PllDynMhz50Clk_Src2 and Mhz10ClkExt (see constraint position 63 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#12 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks PllDynMhz50Clk_Src3 and DummyClk (see constraint position 134 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#13 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks PllMhz200Clk_Src1 and DummyClk (see constraint position 124 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#14 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks PllMhz200Clk_Src2 and DummyClk (see constraint position 126 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#15 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks PllMhz200Clk_Src2 and Mhz10ClkExt (see constraint position 75 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#16 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks PllMhz200Clk_Src3 and DummyClk (see constraint position 128 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-56#1 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin Bd_Inst/TimeCard_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clkfbout_TimeCard_clk_wiz_1_0_2, clkfbout_TimeCard_clk_wiz_1_0_3
Related violations: <none>

TIMING-56#2 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin Bd_Inst/TimeCard_i/clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clkfbout_TimeCard_clk_wiz_2_0_4, clkfbout_TimeCard_clk_wiz_2_0_5
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1495 control sets (vs. available limit of 15850, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name Mhz200Clk -waveform {0.000 2.500} [get_ports Mhz200ClkP_ClkIn] (Source: C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/Constraints/TimingConstraint.sdc (Line: 9))
Previous: create_clock -period 5.000 [get_ports Mhz200ClkP_ClkIn] (Source: c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 1 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


