head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.20
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.18
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.16
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.14
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.12
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.10
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.8
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.6
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.4
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.2
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.2
	binutils-2_18-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2008.05.07.14.46.44;	author amodra;	state Exp;
branches;
next	1.1;

1.1
date	2007.03.27.08.36.27;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.2
log
@bfd/
	* elf32-spu.c (spu_elf_special_sections): Add "._ea".
	(spu_elf_relocate_section): Handle relocations against symbols
	defined in ._ea specially.
binutils/
	* embedspu.sh: Take note of R_SPU_PPU32/64 relocs without a symbol,
	and if present, put image in ".data.speelf".  Put program handle
	in ".data.spehandle".
ld/emulparams/
	* elf32_spu.sh (OTHER_SECTIONS): Add "._ea".
	* elf32ppc.sh: If building with spu support, put ".data.spehandle"
	sections at the start of ".data" and provide a symbol to locate
	the directory of embedded spe programs.
ld/testsuite/
	* ld-spu/ear.s: Align various sections.
	* ld-spu/embed.rd: Update.
@
text
@
Relocation section '\.rela\.rodata\.speelf' at .* contains 3 entries:
 Offset +Info +Type +Sym\. Value +Symbol's Name \+ Addend
0+184 .* R_PPC_ADDR32 +0+0 +main \+ 0
0+1a4 .* R_PPC_ADDR32 +0+0 +foo \+ 0
0+1b4 .* R_PPC_ADDR32 +0+0 +blah \+ 0

Relocation section '\.rela\.data\.spetoe' at .* contains 2 entries:
 Offset +Info +Type +Sym\. Value +Symbol's Name \+ Addend
0+004 .* R_PPC_ADDR32 +0+0 +\.rodata\.speelf \+ 0
0+014 .* R_PPC_ADDR32 +0+0 +bar \+ 0

Relocation section '\.rela\.data\.spehandle' at .* contains 2 entries:
 Offset +Info +Type +Sym\. Value +Symbol's Name \+ Addend
0+004 .* R_PPC_ADDR32 +0+0 +\.rodata\.speelf \+ 0
0+008 .* R_PPC_ADDR32 +0+0 +\.data\.spetoe \+ 0
@


1.1
log
@	* ld-spu/spu.exp (embed_test): New.
	* ld-spu/ear.s: New.
	* ld-spu/ear.d: New.
	* ld-spu/embed.rd: New.
	* ld-spu/ovl2.s: New.
	* ld-spu/ovl2.d: New.
@
text
@d3 4
a6 4
 Offset     Info    Type                Sym\. Value  Symbol's Name \+ Addend
00000184  00000601 R_PPC_ADDR32           00000000   main \+ 0
000001a4  00000901 R_PPC_ADDR32           00000000   foo \+ 0
000001b4  00000701 R_PPC_ADDR32           00000000   blah \+ 0
d8 4
a11 4
Relocation section '\.rela\.data' at .* contains 2 entries:
 Offset     Info    Type                Sym\. Value  Symbol's Name \+ Addend
00000004  00000201 R_PPC_ADDR32           00000000   \.rodata\.speelf \+ 0
00000008  00000401 R_PPC_ADDR32           00000000   \.data\.spetoe \+ 0
d13 4
a16 4
Relocation section '\.rela\.data\.spetoe' at .* contains 2 entries:
 Offset     Info    Type                Sym\. Value  Symbol's Name \+ Addend
00000004  00000201 R_PPC_ADDR32           00000000   \.rodata\.speelf \+ 0
00000014  00000a01 R_PPC_ADDR32           00000000   bar \+ 0
@

