<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='74' type='1219'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='74'>// llvm.amdgcn.else</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4631' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4302' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='994' c='_ZNK4llvm10GCNTTIImpl15isAlwaysUniformEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp' l='135' u='r' c='_ZN12_GLOBAL__N_121SIAnnotateControlFlow10initializeERN4llvm6ModuleERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4850' c='_ZNK4llvm16SITargetLowering13isCFIntrinsicEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11816' c='_ZL9hasCFUserPKN4llvm5ValueERNS_11SmallPtrSetIS2_Lj16EEEj'/>
