<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP_2|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP_2|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP_2|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP_2|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP_2|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP_2|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP_2|dc_fifo|read_crosser</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP_2|dc_fifo|write_crosser</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP_2|dc_fifo</TD>
<TD >142</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >66</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP_2</TD>
<TD >70</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >66</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP|dc_fifo|read_crosser</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP|dc_fifo|write_crosser</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP|dc_fifo</TD>
<TD >142</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >66</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_RX_TOP</TD>
<TD >70</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >66</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP_2|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP_2|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP_2|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP_2|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP_2|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP_2|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP_2|dc_fifo|read_crosser</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP_2|dc_fifo|write_crosser</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP_2|dc_fifo</TD>
<TD >142</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >66</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP_2</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP|dc_fifo|read_crosser</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP|dc_fifo|write_crosser</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP|dc_fifo</TD>
<TD >142</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >66</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_DC_FIFO_TX_TOP</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_SYSCTRL_TOP_|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_SYSCTRL_TOP_|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_SYSCTRL_TOP_|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_SYSCTRL_TOP_|mm_interconnect_0|onchip_memory2_0_s1_translator</TD>
<TD >108</TD>
<TD >8</TD>
<TD >16</TD>
<TD >8</TD>
<TD >81</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_SYSCTRL_TOP_|mm_interconnect_0|mm_bridge_m0_translator</TD>
<TD >109</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >101</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_SYSCTRL_TOP_|mm_interconnect_0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >81</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_SYSCTRL_TOP_|onchip_memory2_0|the_altsyncram|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_SYSCTRL_TOP_|onchip_memory2_0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_SYSCTRL_TOP_|mm_bridge</TD>
<TD >100</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_SYSCTRL_TOP_</TD>
<TD >66</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2|mm_interconnect_0|onchip_memory2_0_s1_translator</TD>
<TD >108</TD>
<TD >8</TD>
<TD >14</TD>
<TD >8</TD>
<TD >83</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2|mm_interconnect_0|mm_bridge_m0_translator</TD>
<TD >109</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >101</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2|mm_interconnect_0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2|onchip_memory2_0|MON</TD>
<TD >164</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2|onchip_memory2_0|the_altsyncram|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2|onchip_memory2_0</TD>
<TD >171</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2|mm_bridge</TD>
<TD >100</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP_2</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|mm_interconnect_0|onchip_memory2_0_s1_translator</TD>
<TD >108</TD>
<TD >8</TD>
<TD >14</TD>
<TD >8</TD>
<TD >83</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|mm_interconnect_0|mm_bridge_m0_translator</TD>
<TD >109</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >101</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|mm_interconnect_0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|onchip_memory2_0|GEN|prbs_tx3</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|onchip_memory2_0|GEN|prbs_tx2</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|onchip_memory2_0|GEN|prbs_tx1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|onchip_memory2_0|GEN|prbs_tx0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|onchip_memory2_0|GEN</TD>
<TD >110</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >103</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|onchip_memory2_0|the_altsyncram|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|onchip_memory2_0</TD>
<TD >117</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2|mm_bridge</TD>
<TD >100</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP_2</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|rsp_mux</TD>
<TD >104</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|rsp_demux</TD>
<TD >104</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|cmd_mux</TD>
<TD >104</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|cmd_demux</TD>
<TD >104</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|dc_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|dc_sub</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|db_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|db_sub</TD>
<TD >14</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|da_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|da_sub</TD>
<TD >14</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|bc_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|bc_sub</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|ac_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|ac_sub</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|ab_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|ab_sub</TD>
<TD >14</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min</TD>
<TD >22</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_burstwrap_increment</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|align_address_to_size</TD>
<TD >32</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >26</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1</TD>
<TD >104</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|router_001</TD>
<TD >103</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|router</TD>
<TD >103</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >102</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo</TD>
<TD >143</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >102</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_agent</TD>
<TD >279</TD>
<TD >39</TD>
<TD >38</TD>
<TD >39</TD>
<TD >306</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|mm_bridge_m0_agent</TD>
<TD >175</TD>
<TD >29</TD>
<TD >69</TD>
<TD >29</TD>
<TD >135</TD>
<TD >29</TD>
<TD >29</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_translator</TD>
<TD >108</TD>
<TD >6</TD>
<TD >5</TD>
<TD >6</TD>
<TD >87</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0|mm_bridge_m0_translator</TD>
<TD >112</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >104</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_interconnect_0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|mm_bridge</TD>
<TD >103</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|crosser_003|clock_xer</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|crosser_003</TD>
<TD >122</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >116</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|crosser_002|clock_xer</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|crosser_002</TD>
<TD >122</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >116</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|crosser_001|clock_xer</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|crosser_001</TD>
<TD >122</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >116</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|crosser|clock_xer</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|crosser</TD>
<TD >122</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >116</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >24</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rsp_mux|arb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rsp_mux</TD>
<TD >693</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >121</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rsp_demux_005</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rsp_demux_004</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rsp_demux_003</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rsp_demux_002</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rsp_demux_001</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rsp_demux</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|cmd_mux_005</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|cmd_mux_004</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|cmd_mux_003</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|cmd_mux_002</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|cmd_mux_001</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|cmd_mux</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|cmd_demux</TD>
<TD >128</TD>
<TD >36</TD>
<TD >2</TD>
<TD >36</TD>
<TD >691</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|altera_avalon_mm_bridge_avalon_universal_master_0_limiter</TD>
<TD >234</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_006</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_005</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_004</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_003</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_002</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router_001</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|router</TD>
<TD >112</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_mdio_csr_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_mdio_csr_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_mdio_csr_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rx_sc_fifo_csr_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rx_sc_fifo_csr_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rx_sc_fifo_csr_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rx_sc_fifo_csr_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|tx_sc_fifo_csr_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|tx_sc_fifo_csr_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|tx_sc_fifo_csr_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|tx_sc_fifo_csr_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_loopback_composed_csr_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_loopback_composed_csr_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_loopback_composed_csr_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_10g_mac_csr_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_10g_mac_csr_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_10g_mac_csr_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|altera_10gbaser_phy_mgmt_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|altera_10gbaser_phy_mgmt_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|altera_10gbaser_phy_mgmt_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|altera_avalon_mm_bridge_avalon_universal_master_0_agent</TD>
<TD >194</TD>
<TD >36</TD>
<TD >83</TD>
<TD >36</TD>
<TD >144</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_mdio_csr_translator</TD>
<TD >116</TD>
<TD >6</TD>
<TD >26</TD>
<TD >6</TD>
<TD >74</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|rx_sc_fifo_csr_translator</TD>
<TD >116</TD>
<TD >7</TD>
<TD >29</TD>
<TD >7</TD>
<TD >71</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|tx_sc_fifo_csr_translator</TD>
<TD >116</TD>
<TD >7</TD>
<TD >29</TD>
<TD >7</TD>
<TD >71</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_loopback_composed_csr_translator</TD>
<TD >116</TD>
<TD >6</TD>
<TD >28</TD>
<TD >6</TD>
<TD >72</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|eth_10g_mac_csr_translator</TD>
<TD >116</TD>
<TD >6</TD>
<TD >19</TD>
<TD >6</TD>
<TD >81</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|altera_10gbaser_phy_mgmt_translator</TD>
<TD >116</TD>
<TD >6</TD>
<TD >23</TD>
<TD >6</TD>
<TD >77</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0|altera_avalon_mm_bridge_avalon_universal_master_0_translator</TD>
<TD >119</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >109</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|mm_interconnect_0</TD>
<TD >278</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_mdio</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_fifo_pause_ctrl_adapter</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|pa_pg_after_timing_adapter</TD>
<TD >5</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|pa_pg_before_timing_adapter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|dc_fifo_pause_adapt_pause_gen|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|dc_fifo_pause_adapt_pause_gen|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|dc_fifo_pause_adapt_pause_gen</TD>
<TD >80</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >4</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|rx_sc_fifo</TD>
<TD >117</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >111</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|tx_sc_fifo</TD>
<TD >112</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >104</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_003|clock_xer</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_003</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >82</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_002|clock_xer</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_002</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >82</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_001|clock_xer</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_001</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >82</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser|clock_xer</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >82</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|rsp_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|rsp_mux</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|rsp_demux_001</TD>
<TD >84</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >82</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|rsp_demux</TD>
<TD >84</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >82</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|cmd_mux_001</TD>
<TD >84</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|cmd_mux</TD>
<TD >84</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|cmd_demux</TD>
<TD >86</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >163</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|mm_pipeline_bridge_avalon_universal_master_0_limiter</TD>
<TD >166</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router_002</TD>
<TD >82</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router_001</TD>
<TD >82</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router</TD>
<TD >82</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|line_loopback_control_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|line_loopback_control_agent_rsp_fifo</TD>
<TD >122</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >81</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|line_loopback_control_agent|uncompressor</TD>
<TD >20</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|line_loopback_control_agent</TD>
<TD >238</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >246</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|local_loopback_control_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|local_loopback_control_agent_rsp_fifo</TD>
<TD >122</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >81</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|local_loopback_control_agent|uncompressor</TD>
<TD >20</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|local_loopback_control_agent</TD>
<TD >238</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >246</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|mm_pipeline_bridge_avalon_universal_master_0_agent</TD>
<TD >134</TD>
<TD >32</TD>
<TD >49</TD>
<TD >32</TD>
<TD >114</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|line_loopback_control_translator</TD>
<TD >90</TD>
<TD >7</TD>
<TD >5</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|local_loopback_control_translator</TD>
<TD >90</TD>
<TD >7</TD>
<TD >5</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|mm_pipeline_bridge_avalon_universal_master_0_translator</TD>
<TD >93</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >83</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|mm_pipeline_bridge</TD>
<TD >89</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >82</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_2|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_2|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_2</TD>
<TD >150</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >74</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_1|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_1|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_1</TD>
<TD >150</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >74</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|lc_lb_timing_adapter</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|local_loopback</TD>
<TD >184</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|line_splitter</TD>
<TD >96</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >147</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|line_splitter_timing_adapter</TD>
<TD >75</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|line_lb_timing_adapter</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|line_loopback</TD>
<TD >184</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|local_splitter</TD>
<TD >96</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >147</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed|lc_splitter_timing_adapter</TD>
<TD >75</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_loopback_composed</TD>
<TD >188</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >177</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_004|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_004|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_004</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_003|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_003|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_003</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_mux|arb|adder</TD>
<TD >28</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_mux|arb</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_mux</TD>
<TD >689</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_006</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_005</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_004</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_003</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_002</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_001</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_006</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_005</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_004</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_003</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_002</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_001</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_demux</TD>
<TD >113</TD>
<TD >49</TD>
<TD >2</TD>
<TD >49</TD>
<TD >687</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_bridge_m0_limiter</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >204</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_007</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_006</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_005</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_004</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_003</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_002</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_001</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router</TD>
<TD >94</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_lane_decoder_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_lane_decoder_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_lane_decoder_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_statistics_collector_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_statistics_collector_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_statistics_collector_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_packet_overflow_control_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_packet_overflow_control_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_packet_overflow_control_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_checker_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_checker_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_checker_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_pad_rem_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_pad_rem_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_pad_rem_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_bridge_m0_agent</TD>
<TD >159</TD>
<TD >36</TD>
<TD >66</TD>
<TD >36</TD>
<TD >126</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_lane_decoder_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_statistics_collector_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >74</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_packet_overflow_control_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >12</TD>
<TD >7</TD>
<TD >37</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >9</TD>
<TD >7</TD>
<TD >73</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_checker_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_pad_rem_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >12</TD>
<TD >7</TD>
<TD >70</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_bridge_m0_translator</TD>
<TD >99</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >91</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2</TD>
<TD >280</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_mux|arb|adder</TD>
<TD >32</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_mux|arb</TD>
<TD >12</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_mux</TD>
<TD >795</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_007</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_006</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_005</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_004</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_003</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_002</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_001</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_007</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_006</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_005</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_004</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_003</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_002</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_001</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_demux</TD>
<TD >116</TD>
<TD >64</TD>
<TD >2</TD>
<TD >64</TD>
<TD >793</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_bridge_m0_limiter</TD>
<TD >202</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >207</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_008|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_008</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_007</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_006</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_005</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_004</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_003</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_002</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_001</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router</TD>
<TD >94</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_crc_inserter_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_crc_inserter_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_crc_inserter_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_statistics_collector_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_statistics_collector_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_statistics_collector_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_frame_decoder_avalom_mm_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_frame_decoder_avalom_mm_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_address_inserter_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_address_inserter_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_address_inserter_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pad_inserter_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pad_inserter_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pad_inserter_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_bridge_m0_agent</TD>
<TD >160</TD>
<TD >36</TD>
<TD >67</TD>
<TD >36</TD>
<TD >126</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_crc_inserter_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_statistics_collector_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >74</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_frame_decoder_avalom_mm_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >9</TD>
<TD >7</TD>
<TD >73</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >36</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_address_inserter_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >12</TD>
<TD >7</TD>
<TD >70</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >12</TD>
<TD >7</TD>
<TD >70</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pad_inserter_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_bridge_m0_translator</TD>
<TD >99</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >91</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1</TD>
<TD >312</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_003|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_003</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_002|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_002</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_001|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_001</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rsp_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rsp_mux</TD>
<TD >183</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rsp_demux_001</TD>
<TD >93</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >91</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rsp_demux</TD>
<TD >93</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >91</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|cmd_mux_001</TD>
<TD >93</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|cmd_mux</TD>
<TD >93</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|cmd_demux</TD>
<TD >95</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >181</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|merlin_master_translator_avalon_universal_master_0_limiter</TD>
<TD >184</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >183</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router_002</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router_001</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router</TD>
<TD >91</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rx_bridge_s0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rx_bridge_s0_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rx_bridge_s0_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rx_bridge_s0_agent</TD>
<TD >256</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >273</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|tx_bridge_s0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|tx_bridge_s0_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|tx_bridge_s0_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|tx_bridge_s0_agent</TD>
<TD >256</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >273</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|merlin_master_translator_avalon_universal_master_0_agent</TD>
<TD >152</TD>
<TD >32</TD>
<TD >58</TD>
<TD >32</TD>
<TD >123</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rx_bridge_s0_translator</TD>
<TD >99</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >88</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|tx_bridge_s0_translator</TD>
<TD >99</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >88</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|merlin_master_translator_avalon_universal_master_0_translator</TD>
<TD >102</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >92</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rxtx_timing_adapter_pauselen_tx</TD>
<TD >19</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_pauselen|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_pauselen|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_pauselen</TD>
<TD >94</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >18</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rxtx_timing_adapter_pauselen_rx</TD>
<TD >20</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rxtx_timing_adapter_link_fault_status_tx</TD>
<TD >5</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_link_fault_status|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_link_fault_status|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_link_fault_status</TD>
<TD >80</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >4</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|txrx_timing_adapter_link_fault_status_export</TD>
<TD >5</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|txrx_st_splitter_link_fault_status</TD>
<TD >26</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >7</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|txrx_timing_adapter_link_fault_status_rx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_eth_statistics_collector</TD>
<TD >90</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_status_statistics_delay|DELAY_PORT[0].U</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_status_statistics_delay</TD>
<TD >54</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >48</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_splitter_status_output</TD>
<TD >50</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_splitter_status_statistics</TD>
<TD >50</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_status_splitter</TD>
<TD >70</TD>
<TD >18</TD>
<TD >2</TD>
<TD >18</TD>
<TD >97</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_splitter_status_in</TD>
<TD >51</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_error_adapter_stat</TD>
<TD >48</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >48</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_status_output_delay|DELAY_PORT[1].U</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_status_output_delay|DELAY_PORT[0].U</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_status_output_delay</TD>
<TD >54</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >48</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_eth_packet_overflow_control</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_eth_crc_pad_rem</TD>
<TD >138</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_eth_frame_status_merger</TD>
<TD >347</TD>
<TD >137</TD>
<TD >74</TD>
<TD >137</TD>
<TD >138</TD>
<TD >137</TD>
<TD >137</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_timing_adapter_frame_status_out_crc_checker</TD>
<TD >73</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_timing_adapter_frame_status_out_frame_decoder</TD>
<TD >73</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_eth_crc_checker</TD>
<TD >111</TD>
<TD >2</TD>
<TD >30</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_eth_frame_decoder</TD>
<TD >114</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >192</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_frame_status_splitter</TD>
<TD >90</TD>
<TD >15</TD>
<TD >2</TD>
<TD >15</TD>
<TD >143</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_frame_status_in</TD>
<TD >74</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_eth_pkt_backpressure_control</TD>
<TD >143</TD>
<TD >34</TD>
<TD >31</TD>
<TD >34</TD>
<TD >103</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_eth_lane_decoder</TD>
<TD >110</TD>
<TD >31</TD>
<TD >32</TD>
<TD >31</TD>
<TD >103</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_eth_link_fault_detection</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_link_fault_detection</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_lane_decoder</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_splitter_xgmii</TD>
<TD >98</TD>
<TD >21</TD>
<TD >2</TD>
<TD >21</TD>
<TD >147</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_interface_conversion</TD>
<TD >75</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_register_map</TD>
<TD >44</TD>
<TD >40</TD>
<TD >2</TD>
<TD >40</TD>
<TD >0</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|rx_bridge</TD>
<TD >90</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_link_fault_generation</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_splitter_out_0</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_splitter_xgmii</TD>
<TD >98</TD>
<TD >22</TD>
<TD >2</TD>
<TD >22</TD>
<TD >74</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_splitter_in</TD>
<TD >75</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_xgmii_termination</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_packet_formatter</TD>
<TD >141</TD>
<TD >65</TD>
<TD >0</TD>
<TD >65</TD>
<TD >79</TD>
<TD >65</TD>
<TD >65</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_status_output_delay_to_statistic|DELAY_PORT[0].U</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_status_output_delay_to_statistic</TD>
<TD >54</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >48</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_statistics_collector</TD>
<TD >90</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_splitter_status_statistics</TD>
<TD >50</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_status_splitter</TD>
<TD >70</TD>
<TD >18</TD>
<TD >2</TD>
<TD >18</TD>
<TD >97</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_splitter_status_output</TD>
<TD >50</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_splitter_status_in</TD>
<TD >51</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_error_adapter_stat</TD>
<TD >49</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_frame_decoder</TD>
<TD >116</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >79</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_frame_decoder</TD>
<TD >75</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >74</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_splitter_1</TD>
<TD >92</TD>
<TD >15</TD>
<TD >2</TD>
<TD >15</TD>
<TD >147</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_pipeline_stage_rs|core</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_pipeline_stage_rs</TD>
<TD >77</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >74</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_crc_inserter</TD>
<TD >112</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_address_inserter</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_mux_flow_control_user_frame|outpipe</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_mux_flow_control_user_frame</TD>
<TD >147</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_st_pause_ctrl_error_adapter</TD>
<TD >74</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_pause_ctrl_gen</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_pause_beat_conversion</TD>
<TD >21</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >33</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_pkt_backpressure_control</TD>
<TD >144</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_pad_inserter</TD>
<TD >111</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_eth_packet_underflow_control</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_register_map</TD>
<TD >44</TD>
<TD >40</TD>
<TD >2</TD>
<TD >40</TD>
<TD >0</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|tx_bridge</TD>
<TD >90</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac|merlin_master_translator</TD>
<TD >98</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >91</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|eth_10g_mac</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >280</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|wait_gen|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|wait_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|hi_ber_resync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|block_lock_resync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber_latch|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber_latch</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock_latch|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock_latch</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_errored_block_cnt|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_errored_block_cnt</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_ber_cnt|o_narrow</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_ber_cnt</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_scrambler_error|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_scrambler_error</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_sync_head_error|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_sync_head_error</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_fifo_full|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_fifo_full</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_tx_fifo_full|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_tx_fifo_full</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_data_ready|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_data_ready</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_pcs_status|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_pcs_status</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_ber_cnt|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_ber_cnt</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_errblk_cnt|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_errblk_cnt</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map</TD>
<TD >69</TD>
<TD >2</TD>
<TD >29</TD>
<TD >2</TD>
<TD >34</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|generic_csr</TD>
<TD >54</TD>
<TD >1</TD>
<TD >29</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >6</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|sv_reconfig_bundle_merger_inst</TD>
<TD >232</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >232</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|av_reconfig_bundle_merger_inst</TD>
<TD >232</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >232</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >23</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >119</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >61</TD>
<TD >0</TD>
<TD >61</TD>
<TD >48</TD>
<TD >61</TD>
<TD >61</TD>
<TD >61</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >63</TD>
<TD >0</TD>
<TD >63</TD>
<TD >183</TD>
<TD >63</TD>
<TD >63</TD>
<TD >63</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >87</TD>
<TD >0</TD>
<TD >87</TD>
<TD >266</TD>
<TD >87</TD>
<TD >87</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >192</TD>
<TD >179</TD>
<TD >192</TD>
<TD >601</TD>
<TD >192</TD>
<TD >192</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst</TD>
<TD >132</TD>
<TD >6</TD>
<TD >9</TD>
<TD >6</TD>
<TD >64</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma</TD>
<TD >132</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >58</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma</TD>
<TD >140</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >213</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst</TD>
<TD >531</TD>
<TD >302</TD>
<TD >0</TD>
<TD >302</TD>
<TD >218</TD>
<TD >302</TD>
<TD >302</TD>
<TD >302</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst|gen_status_reg_pll.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst</TD>
<TD >25</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >92</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls</TD>
<TD >73</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >55</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst</TD>
<TD >232</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >180</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|av_10gbaser_soft_pcs_inst</TD>
<TD >184</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >205</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst</TD>
<TD >228</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst</TD>
<TD >265</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >241</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_10gbaser</TD>
<TD >270</TD>
<TD >10</TD>
<TD >1</TD>
<TD >10</TD>
<TD >202</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0|altera_avalon_mm_bridge</TD>
<TD >106</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >108</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2|eth_10g_design_example_0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >215</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP_2</TD>
<TD >147</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >168</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP|mm_interconnect_0|onchip_memory2_0_s1_translator</TD>
<TD >108</TD>
<TD >8</TD>
<TD >14</TD>
<TD >8</TD>
<TD >83</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP|mm_interconnect_0|mm_bridge_m0_translator</TD>
<TD >109</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >101</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP|mm_interconnect_0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP|onchip_memory2_0|MON</TD>
<TD >164</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP|onchip_memory2_0|the_altsyncram|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP|onchip_memory2_0</TD>
<TD >171</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP|mm_bridge</TD>
<TD >100</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_MON_TOP</TD>
<TD >185</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|mm_interconnect_0|onchip_memory2_0_s1_translator</TD>
<TD >108</TD>
<TD >8</TD>
<TD >14</TD>
<TD >8</TD>
<TD >83</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|mm_interconnect_0|mm_bridge_m0_translator</TD>
<TD >109</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >101</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|mm_interconnect_0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|onchip_memory2_0|GEN|prbs_tx3</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|onchip_memory2_0|GEN|prbs_tx2</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|onchip_memory2_0|GEN|prbs_tx1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|onchip_memory2_0|GEN|prbs_tx0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|onchip_memory2_0|GEN</TD>
<TD >110</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >103</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|onchip_memory2_0|the_altsyncram|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|onchip_memory2_0</TD>
<TD >117</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP|mm_bridge</TD>
<TD >100</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >AVALON_GEN_TOP</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|rsp_mux</TD>
<TD >104</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|rsp_demux</TD>
<TD >104</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|cmd_mux</TD>
<TD >104</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|cmd_demux</TD>
<TD >104</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|dc_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|dc_sub</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|db_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|db_sub</TD>
<TD >14</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|da_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|da_sub</TD>
<TD >14</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|bc_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|bc_sub</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|ac_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|ac_sub</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|ab_sub|subtract</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min|ab_sub</TD>
<TD >14</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_min</TD>
<TD >22</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|the_burstwrap_increment</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1|align_address_to_size</TD>
<TD >32</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >26</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full.the_ba_13_1</TD>
<TD >104</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter_13_1</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|router_001</TD>
<TD >103</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|router</TD>
<TD >103</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >102</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo</TD>
<TD >143</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >102</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_agent</TD>
<TD >279</TD>
<TD >39</TD>
<TD >38</TD>
<TD >39</TD>
<TD >306</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|mm_bridge_m0_agent</TD>
<TD >175</TD>
<TD >29</TD>
<TD >69</TD>
<TD >29</TD>
<TD >135</TD>
<TD >29</TD>
<TD >29</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|eth_10g_design_example_0_mm_pipeline_bridge_translator</TD>
<TD >108</TD>
<TD >6</TD>
<TD >5</TD>
<TD >6</TD>
<TD >87</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0|mm_bridge_m0_translator</TD>
<TD >112</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >104</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_interconnect_0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|mm_bridge</TD>
<TD >103</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|crosser_003|clock_xer</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|crosser_003</TD>
<TD >122</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >116</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|crosser_002|clock_xer</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|crosser_002</TD>
<TD >122</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >116</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|crosser_001|clock_xer</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|crosser_001</TD>
<TD >122</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >116</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|crosser|clock_xer</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|crosser</TD>
<TD >122</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >116</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >24</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rsp_mux|arb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rsp_mux</TD>
<TD >693</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >121</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rsp_demux_005</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rsp_demux_004</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rsp_demux_003</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rsp_demux_002</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rsp_demux_001</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rsp_demux</TD>
<TD >118</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >116</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|cmd_mux_005</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|cmd_mux_004</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|cmd_mux_003</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|cmd_mux_002</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|cmd_mux_001</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|cmd_mux</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|cmd_demux</TD>
<TD >128</TD>
<TD >36</TD>
<TD >2</TD>
<TD >36</TD>
<TD >691</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|altera_avalon_mm_bridge_avalon_universal_master_0_limiter</TD>
<TD >234</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_006</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_005</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_004</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_003</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_002</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router_001</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|router</TD>
<TD >112</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_mdio_csr_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_mdio_csr_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_mdio_csr_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rx_sc_fifo_csr_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rx_sc_fifo_csr_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rx_sc_fifo_csr_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rx_sc_fifo_csr_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|tx_sc_fifo_csr_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|tx_sc_fifo_csr_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|tx_sc_fifo_csr_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|tx_sc_fifo_csr_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_loopback_composed_csr_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_loopback_composed_csr_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_loopback_composed_csr_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_10g_mac_csr_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_10g_mac_csr_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_10g_mac_csr_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|altera_10gbaser_phy_mgmt_agent_rsp_fifo</TD>
<TD >152</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >111</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|altera_10gbaser_phy_mgmt_agent|uncompressor</TD>
<TD >46</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|altera_10gbaser_phy_mgmt_agent</TD>
<TD >302</TD>
<TD >39</TD>
<TD >43</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|altera_avalon_mm_bridge_avalon_universal_master_0_agent</TD>
<TD >194</TD>
<TD >36</TD>
<TD >83</TD>
<TD >36</TD>
<TD >144</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_mdio_csr_translator</TD>
<TD >116</TD>
<TD >6</TD>
<TD >26</TD>
<TD >6</TD>
<TD >74</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|rx_sc_fifo_csr_translator</TD>
<TD >116</TD>
<TD >7</TD>
<TD >29</TD>
<TD >7</TD>
<TD >71</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|tx_sc_fifo_csr_translator</TD>
<TD >116</TD>
<TD >7</TD>
<TD >29</TD>
<TD >7</TD>
<TD >71</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_loopback_composed_csr_translator</TD>
<TD >116</TD>
<TD >6</TD>
<TD >28</TD>
<TD >6</TD>
<TD >72</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|eth_10g_mac_csr_translator</TD>
<TD >116</TD>
<TD >6</TD>
<TD >19</TD>
<TD >6</TD>
<TD >81</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|altera_10gbaser_phy_mgmt_translator</TD>
<TD >116</TD>
<TD >6</TD>
<TD >23</TD>
<TD >6</TD>
<TD >77</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0|altera_avalon_mm_bridge_avalon_universal_master_0_translator</TD>
<TD >119</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >109</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|mm_interconnect_0</TD>
<TD >278</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_mdio</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_fifo_pause_ctrl_adapter</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|pa_pg_after_timing_adapter</TD>
<TD >5</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|pa_pg_before_timing_adapter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|dc_fifo_pause_adapt_pause_gen|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|dc_fifo_pause_adapt_pause_gen|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|dc_fifo_pause_adapt_pause_gen</TD>
<TD >80</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >4</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|rx_sc_fifo</TD>
<TD >117</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >111</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|tx_sc_fifo</TD>
<TD >112</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >104</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_003|clock_xer</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_003</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >82</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_002|clock_xer</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_002</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >82</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_001|clock_xer</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser_001</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >82</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser|clock_xer</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|crosser</TD>
<TD >88</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >82</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|rsp_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|rsp_mux</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|rsp_demux_001</TD>
<TD >84</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >82</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|rsp_demux</TD>
<TD >84</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >82</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|cmd_mux_001</TD>
<TD >84</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|cmd_mux</TD>
<TD >84</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|cmd_demux</TD>
<TD >86</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >163</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|mm_pipeline_bridge_avalon_universal_master_0_limiter</TD>
<TD >166</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router_002</TD>
<TD >82</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router_001</TD>
<TD >82</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|router</TD>
<TD >82</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|line_loopback_control_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|line_loopback_control_agent_rsp_fifo</TD>
<TD >122</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >81</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|line_loopback_control_agent|uncompressor</TD>
<TD >20</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|line_loopback_control_agent</TD>
<TD >238</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >246</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|local_loopback_control_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|local_loopback_control_agent_rsp_fifo</TD>
<TD >122</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >81</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|local_loopback_control_agent|uncompressor</TD>
<TD >20</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|local_loopback_control_agent</TD>
<TD >238</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >246</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|mm_pipeline_bridge_avalon_universal_master_0_agent</TD>
<TD >134</TD>
<TD >32</TD>
<TD >49</TD>
<TD >32</TD>
<TD >114</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|line_loopback_control_translator</TD>
<TD >90</TD>
<TD >7</TD>
<TD >5</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|local_loopback_control_translator</TD>
<TD >90</TD>
<TD >7</TD>
<TD >5</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0|mm_pipeline_bridge_avalon_universal_master_0_translator</TD>
<TD >93</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >83</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_interconnect_0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|mm_pipeline_bridge</TD>
<TD >89</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >82</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_2|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_2|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_2</TD>
<TD >150</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >74</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_1|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_1|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|dc_fifo_1</TD>
<TD >150</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >74</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|lc_lb_timing_adapter</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|local_loopback</TD>
<TD >184</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|line_splitter</TD>
<TD >96</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >147</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|line_splitter_timing_adapter</TD>
<TD >75</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|line_lb_timing_adapter</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|line_loopback</TD>
<TD >184</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|local_splitter</TD>
<TD >96</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >147</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed|lc_splitter_timing_adapter</TD>
<TD >75</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_loopback_composed</TD>
<TD >188</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >177</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_004|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_004|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_004</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_003|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_003|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_003</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_mux|arb|adder</TD>
<TD >28</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_mux|arb</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_mux</TD>
<TD >689</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_006</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_005</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_004</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_003</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_002</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux_001</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rsp_demux</TD>
<TD >101</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_006</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_005</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_004</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_003</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_002</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux_001</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_mux</TD>
<TD >101</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|cmd_demux</TD>
<TD >113</TD>
<TD >49</TD>
<TD >2</TD>
<TD >49</TD>
<TD >687</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_bridge_m0_limiter</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >204</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_007</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_006</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_005</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_004</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_003</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_002</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router_001</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|router</TD>
<TD >94</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_lane_decoder_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_lane_decoder_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_lane_decoder_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_statistics_collector_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_statistics_collector_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_statistics_collector_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_packet_overflow_control_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_packet_overflow_control_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_packet_overflow_control_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_checker_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_checker_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_checker_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_pad_rem_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_pad_rem_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_pad_rem_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_agent</TD>
<TD >267</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_bridge_m0_agent</TD>
<TD >159</TD>
<TD >36</TD>
<TD >66</TD>
<TD >36</TD>
<TD >126</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_lane_decoder_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_statistics_collector_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >74</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_packet_overflow_control_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >12</TD>
<TD >7</TD>
<TD >37</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_frame_decoder_avalom_mm_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >9</TD>
<TD >7</TD>
<TD >73</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_checker_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_crc_pad_rem_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >12</TD>
<TD >7</TD>
<TD >70</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_eth_pkt_backpressure_control_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2|rx_bridge_m0_translator</TD>
<TD >99</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >91</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_2</TD>
<TD >280</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_mux|arb|adder</TD>
<TD >32</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_mux|arb</TD>
<TD >12</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_mux</TD>
<TD >795</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_007</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_006</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_005</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_004</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_003</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_002</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux_001</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|rsp_demux</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_007</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_006</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_005</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_004</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_003</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_002</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux_001</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_mux</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|cmd_demux</TD>
<TD >116</TD>
<TD >64</TD>
<TD >2</TD>
<TD >64</TD>
<TD >793</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_bridge_m0_limiter</TD>
<TD >202</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >207</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_008|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_008</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_007</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_006</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_005</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_004</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_003</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_002</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router_001</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router|the_default_decode</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|router</TD>
<TD >94</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_crc_inserter_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_crc_inserter_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_crc_inserter_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_statistics_collector_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_statistics_collector_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_statistics_collector_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_frame_decoder_avalom_mm_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_frame_decoder_avalom_mm_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_address_inserter_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_address_inserter_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_address_inserter_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pad_inserter_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pad_inserter_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pad_inserter_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo</TD>
<TD >134</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >93</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_agent|uncompressor</TD>
<TD >28</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_agent</TD>
<TD >268</TD>
<TD >39</TD>
<TD >45</TD>
<TD >39</TD>
<TD >278</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_bridge_m0_agent</TD>
<TD >160</TD>
<TD >36</TD>
<TD >67</TD>
<TD >36</TD>
<TD >126</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_crc_inserter_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_statistics_collector_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >74</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_frame_decoder_avalom_mm_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >9</TD>
<TD >7</TD>
<TD >73</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_packet_underflow_control_avalon_slave_0_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >36</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_address_inserter_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >12</TD>
<TD >7</TD>
<TD >70</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pause_ctrl_gen_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >12</TD>
<TD >7</TD>
<TD >70</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pad_inserter_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_eth_pkt_backpressure_control_csr_translator</TD>
<TD >98</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >69</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1|tx_bridge_m0_translator</TD>
<TD >99</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >91</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_1</TD>
<TD >312</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_003|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_003</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_002|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_002</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_001|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser_001</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser|clock_xer</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|crosser</TD>
<TD >97</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >91</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rsp_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rsp_mux</TD>
<TD >183</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rsp_demux_001</TD>
<TD >93</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >91</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rsp_demux</TD>
<TD >93</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >91</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|cmd_mux_001</TD>
<TD >93</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|cmd_mux</TD>
<TD >93</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|cmd_demux</TD>
<TD >95</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >181</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|merlin_master_translator_avalon_universal_master_0_limiter</TD>
<TD >184</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >183</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router_002</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router_001</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|router</TD>
<TD >91</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rx_bridge_s0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rx_bridge_s0_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rx_bridge_s0_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rx_bridge_s0_agent</TD>
<TD >256</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >273</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|tx_bridge_s0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|tx_bridge_s0_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|tx_bridge_s0_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|tx_bridge_s0_agent</TD>
<TD >256</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >273</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|merlin_master_translator_avalon_universal_master_0_agent</TD>
<TD >152</TD>
<TD >32</TD>
<TD >58</TD>
<TD >32</TD>
<TD >123</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|rx_bridge_s0_translator</TD>
<TD >99</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >88</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|tx_bridge_s0_translator</TD>
<TD >99</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >88</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0|merlin_master_translator_avalon_universal_master_0_translator</TD>
<TD >102</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >92</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|mm_interconnect_0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rxtx_timing_adapter_pauselen_tx</TD>
<TD >19</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_pauselen|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_pauselen|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_pauselen</TD>
<TD >94</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >18</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rxtx_timing_adapter_pauselen_rx</TD>
<TD >20</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rxtx_timing_adapter_link_fault_status_tx</TD>
<TD >5</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_link_fault_status|read_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_link_fault_status|write_crosser</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rxtx_dc_fifo_link_fault_status</TD>
<TD >80</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >4</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|txrx_timing_adapter_link_fault_status_export</TD>
<TD >5</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|txrx_st_splitter_link_fault_status</TD>
<TD >26</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >7</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|txrx_timing_adapter_link_fault_status_rx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_eth_statistics_collector</TD>
<TD >90</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_status_statistics_delay|DELAY_PORT[0].U</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_status_statistics_delay</TD>
<TD >54</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >48</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_splitter_status_output</TD>
<TD >50</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_splitter_status_statistics</TD>
<TD >50</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_status_splitter</TD>
<TD >70</TD>
<TD >18</TD>
<TD >2</TD>
<TD >18</TD>
<TD >97</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_splitter_status_in</TD>
<TD >51</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_error_adapter_stat</TD>
<TD >48</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >48</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_status_output_delay|DELAY_PORT[1].U</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_status_output_delay|DELAY_PORT[0].U</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_status_output_delay</TD>
<TD >54</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >48</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_eth_packet_overflow_control</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_eth_crc_pad_rem</TD>
<TD >138</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_eth_frame_status_merger</TD>
<TD >347</TD>
<TD >137</TD>
<TD >74</TD>
<TD >137</TD>
<TD >138</TD>
<TD >137</TD>
<TD >137</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_timing_adapter_frame_status_out_crc_checker</TD>
<TD >73</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_timing_adapter_frame_status_out_frame_decoder</TD>
<TD >73</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_eth_crc_checker</TD>
<TD >111</TD>
<TD >2</TD>
<TD >30</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_eth_frame_decoder</TD>
<TD >114</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >192</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_frame_status_splitter</TD>
<TD >90</TD>
<TD >15</TD>
<TD >2</TD>
<TD >15</TD>
<TD >143</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_frame_status_in</TD>
<TD >74</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_eth_pkt_backpressure_control</TD>
<TD >143</TD>
<TD >34</TD>
<TD >31</TD>
<TD >34</TD>
<TD >103</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_eth_lane_decoder</TD>
<TD >110</TD>
<TD >31</TD>
<TD >32</TD>
<TD >31</TD>
<TD >103</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_eth_link_fault_detection</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_link_fault_detection</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_lane_decoder</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_splitter_xgmii</TD>
<TD >98</TD>
<TD >21</TD>
<TD >2</TD>
<TD >21</TD>
<TD >147</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_st_timing_adapter_interface_conversion</TD>
<TD >75</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_register_map</TD>
<TD >44</TD>
<TD >40</TD>
<TD >2</TD>
<TD >40</TD>
<TD >0</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|rx_bridge</TD>
<TD >90</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_link_fault_generation</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_splitter_out_0</TD>
<TD >75</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_splitter_xgmii</TD>
<TD >98</TD>
<TD >22</TD>
<TD >2</TD>
<TD >22</TD>
<TD >74</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_splitter_in</TD>
<TD >75</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_xgmii_termination</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_packet_formatter</TD>
<TD >141</TD>
<TD >65</TD>
<TD >0</TD>
<TD >65</TD>
<TD >79</TD>
<TD >65</TD>
<TD >65</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_status_output_delay_to_statistic|DELAY_PORT[0].U</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_status_output_delay_to_statistic</TD>
<TD >54</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >48</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_statistics_collector</TD>
<TD >90</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_splitter_status_statistics</TD>
<TD >50</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_status_splitter</TD>
<TD >70</TD>
<TD >18</TD>
<TD >2</TD>
<TD >18</TD>
<TD >97</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_splitter_status_output</TD>
<TD >50</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_splitter_status_in</TD>
<TD >51</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_error_adapter_stat</TD>
<TD >49</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_frame_decoder</TD>
<TD >116</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >79</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_timing_adapter_frame_decoder</TD>
<TD >75</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >74</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_splitter_1</TD>
<TD >92</TD>
<TD >15</TD>
<TD >2</TD>
<TD >15</TD>
<TD >147</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_pipeline_stage_rs|core</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_pipeline_stage_rs</TD>
<TD >77</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >74</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_crc_inserter</TD>
<TD >112</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_address_inserter</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_mux_flow_control_user_frame|outpipe</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_mux_flow_control_user_frame</TD>
<TD >147</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_st_pause_ctrl_error_adapter</TD>
<TD >74</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >73</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_pause_ctrl_gen</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_pause_beat_conversion</TD>
<TD >21</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >33</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_pkt_backpressure_control</TD>
<TD >144</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_pad_inserter</TD>
<TD >111</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_eth_packet_underflow_control</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_register_map</TD>
<TD >44</TD>
<TD >40</TD>
<TD >2</TD>
<TD >40</TD>
<TD >0</TD>
<TD >40</TD>
<TD >40</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|tx_bridge</TD>
<TD >90</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac|merlin_master_translator</TD>
<TD >98</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >91</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|eth_10g_mac</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >280</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|wait_gen|rst_sync</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|wait_gen</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|hi_ber_resync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|block_lock_resync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber_latch|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber_latch</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock_latch|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock_latch</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_errored_block_cnt|o_narrow</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_errored_block_cnt</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_ber_cnt|o_narrow</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_ber_cnt</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_scrambler_error|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_scrambler_error</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_sync_head_error|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_sync_head_error</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_fifo_full|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_fifo_full</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_tx_fifo_full|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_tx_fifo_full</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_data_ready|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_rx_data_ready</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_block_lock</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_hi_ber</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_pcs_status|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|mux_pcs_status</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_ber_cnt|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_ber_cnt</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_errblk_cnt|o_narrow</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map|wmux_rclr_errblk_cnt</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|pcs_map</TD>
<TD >69</TD>
<TD >2</TD>
<TD >29</TD>
<TD >2</TD>
<TD >34</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|generic_csr</TD>
<TD >54</TD>
<TD >1</TD>
<TD >29</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_ready</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|gen_embedded_reset.reset_controller</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >6</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|sv_reconfig_bundle_merger_inst</TD>
<TD >232</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >232</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|av_reconfig_bundle_merger_inst</TD>
<TD >232</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >232</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_rx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|gen_status_reg_tx.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].sv_xcvr_avmm_csr_inst</TD>
<TD >30</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >23</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >5</TD>
<TD >22</TD>
<TD >5</TD>
<TD >94</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_xcvr_avmm</TD>
<TD >415</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface</TD>
<TD >146</TD>
<TD >25</TD>
<TD >0</TD>
<TD >25</TD>
<TD >119</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface</TD>
<TD >125</TD>
<TD >61</TD>
<TD >0</TD>
<TD >61</TD>
<TD >48</TD>
<TD >61</TD>
<TD >61</TD>
<TD >61</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface</TD>
<TD >194</TD>
<TD >63</TD>
<TD >0</TD>
<TD >63</TD>
<TD >183</TD>
<TD >63</TD>
<TD >63</TD>
<TD >63</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface</TD>
<TD >156</TD>
<TD >87</TD>
<TD >0</TD>
<TD >87</TD>
<TD >266</TD>
<TD >87</TD>
<TD >87</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch</TD>
<TD >461</TD>
<TD >192</TD>
<TD >179</TD>
<TD >192</TD>
<TD >601</TD>
<TD >192</TD>
<TD >192</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pcs</TD>
<TD >429</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst</TD>
<TD >132</TD>
<TD >6</TD>
<TD >9</TD>
<TD >6</TD>
<TD >64</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_tx_pma</TD>
<TD >132</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >58</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma|av_rx_pma</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|inst_av_pma</TD>
<TD >140</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >213</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst</TD>
<TD >531</TD>
<TD >302</TD>
<TD >0</TD>
<TD >302</TD>
<TD >218</TD>
<TD >302</TD>
<TD >302</TD>
<TD >302</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst|gen_status_reg_pll.alt_xcvr_resync_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_xcvr_avmm_csr_inst</TD>
<TD >25</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_reconfig_bundle_to_xcvr_inst</TD>
<TD >111</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >92</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls</TD>
<TD >73</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >55</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av_inst</TD>
<TD >232</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >180</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst|av_10gbaser_soft_pcs_inst</TD>
<TD >184</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >205</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst|ch[0].av_xcvr_10gbaser_native_inst</TD>
<TD >228</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser|av_xcvr_10gbaser_nr_inst</TD>
<TD >265</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >241</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_10gbaser</TD>
<TD >270</TD>
<TD >10</TD>
<TD >1</TD>
<TD >10</TD>
<TD >202</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0|altera_avalon_mm_bridge</TD>
<TD >106</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >108</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP|eth_10g_design_example_0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >215</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >ETH10G_TOP</TD>
<TD >147</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >168</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|rsp_mux|arb|adder</TD>
<TD >28</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|rsp_mux|arb</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|rsp_mux</TD>
<TD >836</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|rsp_demux_006</TD>
<TD >122</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >120</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|rsp_demux_005</TD>
<TD >122</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >120</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|rsp_demux_004</TD>
<TD >122</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >120</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|rsp_demux_003</TD>
<TD >122</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >120</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|rsp_demux_002</TD>
<TD >122</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >120</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|rsp_demux_001</TD>
<TD >122</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >120</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|rsp_demux</TD>
<TD >122</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >120</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|cmd_mux_006</TD>
<TD >122</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|cmd_mux_005</TD>
<TD >122</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|cmd_mux_004</TD>
<TD >122</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|cmd_mux_003</TD>
<TD >122</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|cmd_mux_002</TD>
<TD >122</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|cmd_mux_001</TD>
<TD >122</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|cmd_mux</TD>
<TD >122</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|cmd_demux</TD>
<TD >134</TD>
<TD >49</TD>
<TD >2</TD>
<TD >49</TD>
<TD >834</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_master_m0_limiter</TD>
<TD >242</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >246</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_007</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_006</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_005</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_004</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_003</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_002</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router_001</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|router</TD>
<TD >115</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s6_s0_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s6_s0_agent|uncompressor</TD>
<TD >49</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s6_s0_agent</TD>
<TD >309</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >341</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s5_s0_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s5_s0_agent|uncompressor</TD>
<TD >49</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s5_s0_agent</TD>
<TD >309</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >341</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s4_s0_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s4_s0_agent|uncompressor</TD>
<TD >49</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s4_s0_agent</TD>
<TD >309</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >341</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s3_s0_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s3_s0_agent|uncompressor</TD>
<TD >49</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s3_s0_agent</TD>
<TD >309</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >341</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s2_s0_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s2_s0_agent|uncompressor</TD>
<TD >49</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s2_s0_agent</TD>
<TD >309</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >341</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s1_s0_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s1_s0_agent|uncompressor</TD>
<TD >49</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s1_s0_agent</TD>
<TD >309</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >341</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s0_s0_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s0_s0_agent|uncompressor</TD>
<TD >49</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s0_s0_agent</TD>
<TD >309</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >341</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_master_m0_agent</TD>
<TD >201</TD>
<TD >33</TD>
<TD >87</TD>
<TD >33</TD>
<TD >147</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s6_s0_translator</TD>
<TD >119</TD>
<TD >5</TD>
<TD >14</TD>
<TD >5</TD>
<TD >95</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s5_s0_translator</TD>
<TD >119</TD>
<TD >5</TD>
<TD >14</TD>
<TD >5</TD>
<TD >95</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s4_s0_translator</TD>
<TD >119</TD>
<TD >5</TD>
<TD >14</TD>
<TD >5</TD>
<TD >95</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s3_s0_translator</TD>
<TD >119</TD>
<TD >5</TD>
<TD >8</TD>
<TD >5</TD>
<TD >101</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s2_s0_translator</TD>
<TD >119</TD>
<TD >5</TD>
<TD >14</TD>
<TD >5</TD>
<TD >95</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s1_s0_translator</TD>
<TD >119</TD>
<TD >5</TD>
<TD >14</TD>
<TD >5</TD>
<TD >95</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_s0_s0_translator</TD>
<TD >119</TD>
<TD >5</TD>
<TD >8</TD>
<TD >5</TD>
<TD >101</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1|mm_bridge_master_m0_translator</TD>
<TD >120</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >112</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_1</TD>
<TD >315</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >473</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|rsp_mux</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >110</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|rsp_demux</TD>
<TD >112</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >110</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|cmd_mux</TD>
<TD >112</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >110</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|cmd_demux</TD>
<TD >112</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >110</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|router_001</TD>
<TD >111</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >110</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|router</TD>
<TD >111</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >110</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|mm_bridge_master_s0_agent_rsp_fifo</TD>
<TD >151</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >110</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|mm_bridge_master_s0_agent|uncompressor</TD>
<TD >49</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >47</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|mm_bridge_master_s0_agent</TD>
<TD >295</TD>
<TD >39</TD>
<TD >38</TD>
<TD >39</TD>
<TD >333</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|jtag_master_master_agent</TD>
<TD >188</TD>
<TD >35</TD>
<TD >77</TD>
<TD >35</TD>
<TD >143</TD>
<TD >35</TD>
<TD >35</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|mm_bridge_master_s0_translator</TD>
<TD >119</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >109</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0|jtag_master_master_translator</TD>
<TD >117</TD>
<TD >14</TD>
<TD >2</TD>
<TD >14</TD>
<TD >109</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_interconnect_0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_bridge_s6</TD>
<TD >97</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_bridge_s5</TD>
<TD >97</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_bridge_s4</TD>
<TD >97</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_bridge_s3</TD>
<TD >103</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_bridge_s2</TD>
<TD >97</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_bridge_s1</TD>
<TD >97</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_bridge_s0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|mm_bridge_master</TD>
<TD >111</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|p2b_adapter</TD>
<TD >14</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >20</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|b2p_adapter</TD>
<TD >22</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|transacto|p2m</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|transacto</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|p2b</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|b2p</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|fifo</TD>
<TD >53</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >10</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|timing_adt</TD>
<TD >12</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|node</TD>
<TD >4</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >13</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master|jtag_phy_embedded_in_jtag_master</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP|jtag_master</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >JTAG_SYSTEM_TOP</TD>
<TD >240</TD>
<TD >22</TD>
<TD >0</TD>
<TD >22</TD>
<TD >439</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >LED_CTRL_MUX</TD>
<TD >34</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >LED_CONTROL</TD>
<TD >11</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >16</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
