var searchData=
[
  ['fault_20handling_0',['Fault Handling',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/rtos_process_isolation_faults.html',0,'']]],
  ['features_20source_20variant_20only_1',['Safety features (Source variant only)',['../config_rtx5.html#safetyConfig_safety',1,'']]],
  ['ffcr_2',['FFCR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structTPI__Type.html#a3f68b6e73561b4849ebf953a894df8d2',0,'TPI_Type']]],
  ['ffsr_3',['FFSR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structTPI__Type.html#a6c47a0b4c7ffc66093ef993d36bb441c',0,'TPI_Type']]],
  ['fifo_20queue_4',['ISR FIFO Queue',['../config_rtx5.html#systemConfig_isr_fifo',1,'']]],
  ['fifo0_5',['FIFO0',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structTPI__Type.html#aa4d7b5cf39dff9f53bf7f69bc287a814',0,'TPI_Type']]],
  ['fifo1_6',['FIFO1',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structTPI__Type.html#a061372fcd72f1eea871e2d9c1be849bc',0,'TPI_Type']]],
  ['file_7',['RTX5 Header File',['../cre_rtx_proj.html#rtx_os_h',1,'']]],
  ['file_20device_20h_8',['Device Header File &lt;Device.h&gt;',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/device_h_pg.html',0,'']]],
  ['file_20lt_20device_20gt_20_5fac6_20sct_9',['Scatter-Loading description file &amp;lt;device&amp;gt;_ac6.sct',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/linker_sct_pg.html',0,'']]],
  ['file_20startup_5f_20lt_20device_20gt_20c_10',['Startup File startup_&amp;lt;Device&amp;gt;.c',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/startup_c_pg.html',0,'']]],
  ['files_11',['Files',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/cmsis_device_files.html',0,'CMSIS-Core Device Files'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/cmsis_core_files.html',0,'CMSIS-Core Files']]],
  ['files_20system_5f_20device_20c_20and_20system_5f_20device_20h_12',['System Configuration Files system_&lt;Device&gt;.c and system_&lt;Device&gt;.h',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/system_c_pg.html',0,'']]],
  ['finfo_13',['finfo',['../group__rtx5__specific__types.html#ab415a6615c5ddf5365ed86e58a1e1809',1,'osRtxTimer_t']]],
  ['first_20cmsis_20rtos2_20project_14',['Exercise 1 - A First CMSIS-RTOS2 Project',['../rtos2_tutorial.html#rtos2_tutorial_ex1',1,'']]],
  ['first_20steps_20with_20keil_20rtx5_15',['First Steps with Keil RTX5',['../rtos2_tutorial.html#rtos2_tutorial_first_steps',1,'']]],
  ['flags_16',['Flags',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__EventFlags.html',0,'Event Flags'],['../rtos2_tutorial.html#rtos2_tutorial_event_flags',1,'Event Flags'],['../rtos2_tutorial.html#rtos2_tutorial_ex10',1,'Exercise 10 - Event Flags'],['../rtos2_tutorial.html#rtos2_tutorial_ex9',1,'Exercise 9 - Thread Flags'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__ThreadFlagsMgmt.html',0,'Thread Flags'],['../rtos2_tutorial.html#rtos2_tutorial_thread_flags',1,'Thread Flags']]],
  ['flags_17',['flags',['../group__rtx5__specific__types.html#aa2585d779da0ab21273a8d92de9a0ebe',1,'osRtxThread_t::flags'],['../group__rtx5__specific__types.html#aa2585d779da0ab21273a8d92de9a0ebe',1,'osRtxTimer_t::flags'],['../group__rtx5__specific__types.html#aa2585d779da0ab21273a8d92de9a0ebe',1,'osRtxEventFlags_t::flags'],['../group__rtx5__specific__types.html#aa2585d779da0ab21273a8d92de9a0ebe',1,'osRtxMutex_t::flags'],['../group__rtx5__specific__types.html#aa2585d779da0ab21273a8d92de9a0ebe',1,'osRtxSemaphore_t::flags'],['../group__rtx5__specific__types.html#aa2585d779da0ab21273a8d92de9a0ebe',1,'osRtxMemoryPool_t::flags'],['../group__rtx5__specific__types.html#aa2585d779da0ab21273a8d92de9a0ebe',1,'osRtxMessage_t::flags'],['../group__rtx5__specific__types.html#aa2585d779da0ab21273a8d92de9a0ebe',1,'osRtxMessageQueue_t::flags'],['../group__rtx5__specific__types.html#aa2585d779da0ab21273a8d92de9a0ebe',1,'osRtxObject_t::flags'],['../structosRtxConfig__t.html#a773b39d480759f67926cb18ae2219281',1,'osRtxConfig_t::flags']]],
  ['flags_20configuration_18',['Event Flags Configuration',['../config_rtx5.html#eventFlagsConfig',1,'']]],
  ['flags_20functions_19',['Flags Functions',['../group__rtx__evr__event__flags.html',1,'Event Flags Functions'],['../group__rtx__evr__thread__flags.html',1,'Thread Flags Functions']]],
  ['flags_20functions_20error_20codes_20',['Flags Functions Error Codes',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__flags__error__codes.html',0,'']]],
  ['flags_5foptions_21',['flags_options',['../group__rtx5__specific__types.html#a87c898585d0aeffdcf67c9e1b3befefe',1,'osRtxThread_t']]],
  ['foldcnt_22',['FOLDCNT',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a1cfc48384ebd8fd8fb7e5d955aae6c97',0,'DWT_Type']]],
  ['for_20armv6_20m_20v7_20m_23',['MPU Functions for Armv6-M/v7-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html',0,'']]],
  ['for_20armv8_201_20m_24',['for Armv8 1 M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armv81.html',0,'PMU Events for Armv8.1-M'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html',0,'PMU Functions for Armv8.1-M']]],
  ['for_20armv8_20m_25',['for Armv8 M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html',0,'MPU Functions for Armv8-M'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/using_TrustZone_pg.html',0,'Using TrustZone for Armv8-M']]],
  ['for_20armv8_20m_20v8_201_20m_26',['TrustZone for Armv8-M/v8.1-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__trustzone__functions.html',0,'']]],
  ['for_20cortex_20m55_27',['PMU Events for Cortex-M55',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armcm55.html',0,'']]],
  ['for_20cortex_20m85_28',['PMU Events for Cortex-M85',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armcm85.html',0,'']]],
  ['for_20cpu_20instructions_29',['Intrinsic Functions for CPU Instructions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__intrinsic__CPU__gr.html',0,'']]],
  ['for_20parameter_20checking_30',['[MISRA Note 1]: Return statements for parameter checking',['../misraCompliance5.html#MISRA_1',1,'']]],
  ['for_20proper_20pointer_20alignment_31',['[MISRA Note 7]: Check for proper pointer alignment',['../misraCompliance5.html#MISRA_7',1,'']]],
  ['for_20register_20access_32',['[MISRA Note 9]: Pointer conversions for register access',['../misraCompliance5.html#MISRA_9',1,'']]],
  ['for_20rtx_20on_20cortex_20a_33',['Additional requirements for RTX on Cortex-A',['../cre_rtx_proj.html#cre_rtx_cortexa',1,'']]],
  ['for_20rtx_20specific_20functions_34',['Add support for RTX specific functions',['../cre_rtx_proj.html#cre_rtx_proj_specifics',1,'']]],
  ['for_20simd_20instructions_35',['Intrinsic Functions for SIMD Instructions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__intrinsic__SIMD__gr.html',0,'']]],
  ['for_20thread_20execution_36',['Processor Mode for Thread Execution',['../config_rtx5.html#threadConfig_procmode',1,'']]],
  ['fpca_37',['FPCA',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/unionCONTROL__Type.html#ac62cfff08e6f055e0101785bad7094cd',0,'CONTROL_Type']]],
  ['fpcar_38',['FPCAR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structFPU__Type.html#a55263b468d0f8e11ac77aec9ff87c820',0,'FPU_Type']]],
  ['fpccr_39',['FPCCR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structFPU__Type.html#af1b708c5e413739150df3d16ca3b7061',0,'FPU_Type']]],
  ['fpdscr_40',['FPDSCR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structFPU__Type.html#a58d1989664a06db6ec2e122eefa9f04a',0,'FPU_Type']]],
  ['fpu_20functions_41',['FPU Functions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__fpu__functions.html',0,'']]],
  ['fpu_5ftype_42',['FPU_Type',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structFPU__Type.html',0,'']]],
  ['from_20interrupt_20service_20routines_43',['Calls from Interrupt Service Routines',['../theory_of_operation.html#CMSIS_RTOS_ISR_Calls',1,'']]],
  ['from_20unified_20object_20control_20blocks_44',['[MISRA Note 4]: Conversion from unified object control blocks',['../misraCompliance5.html#MISRA_4',1,'']]],
  ['from_20user_20provided_20storage_45',['[MISRA Note 6]: Conversion from user provided storage',['../misraCompliance5.html#MISRA_6',1,'']]],
  ['fscr_46',['FSCR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structTPI__Type.html#ad6901bfd8a0089ca7e8a20475cf494a8',0,'TPI_Type']]],
  ['func_47',['func',['../group__rtx5__specific__types.html#aaf8577e5ddcbff356a1d27310baa8a1f',1,'osRtxTimerFinfo_t']]],
  ['function_20like_20macros_48',['[MISRA Note 10]: SVC calls use function-like macros',['../misraCompliance5.html#MISRA_10',1,'']]],
  ['function0_49',['FUNCTION0',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a579ae082f58a0317b7ef029b20f52889',0,'DWT_Type']]],
  ['function1_50',['FUNCTION1',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a8dfcf25675f9606aa305c46e85182e4e',0,'DWT_Type']]],
  ['function2_51',['FUNCTION2',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#ab1b60d6600c38abae515bab8e86a188f',0,'DWT_Type']]],
  ['function3_52',['FUNCTION3',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a52d4ff278fae6f9216c63b74ce328841',0,'DWT_Type']]],
  ['functions_53',['Functions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__coreregister__trustzone__functions.html',0,'Core Register Access Functions'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__Dcache__functions__m7.html',0,'D-Cache Functions'],['../group__rtx__evr__event__flags.html',1,'Event Flags Functions'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__fpu__functions.html',0,'FPU Functions'],['../group__rtx5__specific__functions.html',1,'Functions'],['../group__rtx__evr__wait.html',1,'Generic Wait Functions'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__Wait.html',0,'Generic Wait Functions'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__Icache__functions__m7.html',0,'I-Cache Functions'],['../group__rtx__evr__kernel.html',1,'Kernel Functions'],['../group__rtx__evr__memory.html',1,'Memory Functions'],['../group__rtx__evr__memory__pool.html',1,'Memory Pool Functions'],['../group__rtx__evr__message__queue.html',1,'Message Queue Functions'],['../group__rtx__evr__mutex.html',1,'Mutex Functions'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mve__functions.html',0,'MVE Functions'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__nvic__trustzone__functions.html',0,'NVIC Functions'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__sau__trustzone__functions.html',0,'SAU Functions'],['../group__rtx__evr__semaphore.html',1,'Semaphore Functions'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__stacksealing__support__trustzone__functions.html',0,'Stack Sealing Support Functions'],['../theory_of_operation.html#CMSIS_RTOS_svcFunctions',1,'SVC Functions'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__systick__trustzone__functions.html',0,'SysTick Functions'],['../group__rtx__evr__thread__flags.html',1,'Thread Flags Functions'],['../group__rtx__evr__thread.html',1,'Thread Functions'],['../group__rtx__evr__timer.html',1,'Timer Functions']]],
  ['functions_54',['functions',['../cre_rtx_proj.html#cre_rtx_proj_specifics',1,'Add support for RTX specific functions'],['../group__rtx__evr.html',1,'Event functions']]],
  ['functions_20error_20codes_55',['Flags Functions Error Codes',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__flags__error__codes.html',0,'']]],
  ['functions_20for_20armv6_20m_20v7_20m_56',['MPU Functions for Armv6-M/v7-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html',0,'']]],
  ['functions_20for_20armv8_201_20m_57',['PMU Functions for Armv8.1-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html',0,'']]],
  ['functions_20for_20armv8_20m_58',['MPU Functions for Armv8-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html',0,'']]],
  ['functions_20for_20cpu_20instructions_59',['Intrinsic Functions for CPU Instructions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__intrinsic__CPU__gr.html',0,'']]],
  ['functions_20for_20simd_20instructions_60',['Intrinsic Functions for SIMD Instructions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__intrinsic__SIMD__gr.html',0,'']]],
  ['functions_20level_201_61',['Cache Functions (Level-1)',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__cache__functions__m7.html',0,'']]]
];
