// Seed: 694238590
module module_0 (
    input  wand  id_0,
    input  wor   id_1,
    output logic id_2
);
  reg id_4 = 1;
  id_5 :
  assert property (@(posedge id_4) 1) id_2 <= #id_1 id_4;
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2
    , id_8,
    output logic id_3,
    input wire id_4,
    input wire id_5,
    input logic id_6
);
  always begin
    begin
      id_3 <= id_6;
    end
    id_3 = 1 - id_8 - id_0;
  end
  xnor (id_3, id_0, id_1, id_2, id_8);
  module_0(
      id_2, id_5, id_3
  );
endmodule
