 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_in
Version: K-2015.06-SP2
Date   : Sat Mar 22 07:19:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__31_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__31_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__27_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__27_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__26_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__26_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__25_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__25_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__24_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__24_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__23_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__23_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__22_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__22_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__21_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__21_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__20_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__20_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__19_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__19_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__18_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__18_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__17_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__17_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__16_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__16_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__15_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__15_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__14_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__14_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__13_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__13_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__12_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__12_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__10_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__10_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__9_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__9_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__8_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__8_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__7_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__7_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__6_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__6_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__5_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__5_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__4_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__4_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__3_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__3_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__2_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__2_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__1_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__1_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_0__0_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_0__0_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__31_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__31_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__30_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__30_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__29_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__29_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__23_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__23_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__22_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__22_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__21_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__21_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__20_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__20_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__19_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__19_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__7_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__7_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__6_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__6_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__5_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__5_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__4_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__4_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__3_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__3_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__2_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__2_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__1_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__1_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U768/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n679 (net)                     4        0.003               0.000      0.603 f
  U770/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n934 (net)                    26        0.021               0.000      0.860 r
  U779/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1347 (net)                   40        0.032               0.000      1.086 r
  U855/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N132 (net)                    21        0.039               0.000      1.375 r
  U872/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1355 (net)                   44        0.084               0.000      1.668 r
  memory_reg_1__0_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_1__0_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__31_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__31_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__27_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__27_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__26_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__26_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__25_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__25_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__24_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__24_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__23_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__23_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__22_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__22_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__21_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__21_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__20_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__20_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__19_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__19_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__18_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__18_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__17_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__17_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__16_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__16_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__15_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__15_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__14_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__14_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__13_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__13_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__12_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__12_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__10_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__10_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__9_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__9_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__8_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__8_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__7_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__7_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__6_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__6_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__5_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__5_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__4_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__4_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__3_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__3_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__2_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__2_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__1_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__1_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_8__0_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_8__0_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__31_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__31_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__30_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__30_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__29_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__29_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__23_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__23_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__22_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__22_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__21_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__21_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__20_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__20_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__19_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__19_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__7_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__7_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__6_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__6_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__5_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__5_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__4_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__4_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__3_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__3_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__2_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__2_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__1_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__1_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U755/ZN (INVD0)                                   0.024     0.017      0.568 r
  n674 (net)                     2        0.002               0.000      0.568 r
  U756/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n680 (net)                     4        0.003               0.000      0.603 f
  U765/ZN (NR2D0)                                   0.448     0.258      0.860 r
  n932 (net)                    26        0.021               0.000      0.860 r
  U777/Z (BUFFD0)                                   0.351     0.226      1.086 r
  n1343 (net)                   40        0.032               0.000      1.086 r
  U856/ZN (INR2D1)                                  0.455     0.289      1.375 r
  N128 (net)                    21        0.039               0.000      1.375 r
  U873/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1359 (net)                   44        0.084               0.000      1.668 r
  memory_reg_9__0_/E (EDFQD1)                       0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_9__0_/CP (EDFQD1)                                0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.737


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__12_/E (EDFQD1)                     0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__12_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__10_/E (EDFQD1)                     0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__10_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__9_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__9_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__8_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__8_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__7_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__6_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__6_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__5_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__5_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__4_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__4_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__3_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__3_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__2_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__2_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__1_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__1_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_24__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.010     0.001      0.551 f
  A[1] (net)                     3        0.002               0.000      0.551 f
  U754/ZN (INVD0)                                   0.024     0.017      0.568 r
  n671 (net)                     2        0.002               0.000      0.568 r
  U764/ZN (CKND2D0)                                 0.046     0.034      0.603 f
  n681 (net)                     4        0.003               0.000      0.603 f
  U758/ZN (NR2D0)                                   0.448     0.257      0.859 r
  n924 (net)                    26        0.021               0.000      0.859 r
  U773/Z (BUFFD0)                                   0.351     0.226      1.085 r
  n1331 (net)                   40        0.032               0.000      1.085 r
  U853/ZN (INR2D1)                                  0.455     0.289      1.374 r
  N120 (net)                    21        0.039               0.000      1.374 r
  U870/Z (CKBD1)                                    0.480     0.294      1.668 r
  n1367 (net)                   44        0.084               0.000      1.668 r
  memory_reg_24__0_/E (EDFQD1)                      0.480     0.000      1.668 r
  data arrival time                                                      1.668

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_24__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.094      3.406
  data required time                                                     3.406
  -------------------------------------------------------------------------------
  data required time                                                     3.406
  data arrival time                                                     -1.668
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.738


1
