# //  Questa Sim
# //  Version 2023.2_1 linux May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project proc_test
# reading /cae/apps/data/mentor-2023/questasim/linux/../modelsim.ini
# Loading project proc_test
# Compile of execute.sv failed with 2 errors.
# reading /cae/apps/data/mentor-2023/questasim/linux/../modelsim.ini
# Loading project proc_test_custom
# Compile of alu.sv was successful.
# Compile of branch_ctrl.sv was successful.
# Compile of data_memory_wrapper.sv was successful.
# Compile of decode.sv was successful.
# Compile of dmembank.v was successful.
# Compile of execute.sv failed with 2 errors.
# Compile of fetch.sv was successful.
# Compile of forwarding.sv was successful.
# Compile of hazard.sv was successful.
# Compile of imembank.v was successful.
# Compile of inst_memory_wrapper.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of memory.sv was successful.
# Compile of placeholder_mem.sv was successful.
# Compile of proc.sv was successful.
# Compile of proc_tb.sv was successful.
# Compile of registerfile.sv was successful.
# 17 compiles, 1 failed with 2 errors.
# reading /cae/apps/data/mentor-2023/questasim/linux/../modelsim.ini
# Loading project proc_test
# reading /cae/apps/data/mentor-2023/questasim/linux/../modelsim.ini
# Loading project proc_test_custom
# Compile of alu.sv was successful.
# Compile of branch_ctrl.sv was successful.
# Compile of data_memory_wrapper.sv was successful.
# Compile of decode.sv was successful.
# Compile of dmembank.v was successful.
# Compile of execute.sv was successful.
# Compile of fetch.sv was successful.
# Compile of forwarding.sv was successful.
# Compile of hazard.sv was successful.
# Compile of imembank.v was successful.
# Compile of inst_memory_wrapper.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of memory.sv was successful.
# Compile of placeholder_mem.sv was successful.
# Compile of proc.sv was successful.
# Compile of proc_tb.sv was successful.
# Compile of registerfile.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.proc_tb
# vsim -voptargs="+acc" work.proc_tb 
# Start time: 11:39:39 on Apr 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/dmembank.v(69): Module 'altsyncram' is not defined.
#  For instance 'altsyncram_component' at path 'proc_tb.dut.proc_mem.dmem.dbank0'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 11:39:40 on Apr 09,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 13
vsim work.proc_tb -L /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf -voptargs="+acc"
# vsim work.proc_tb -L /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf -voptargs=""+acc"" 
# Start time: 11:39:53 on Apr 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
do /filespace/z/ztsimons/Documents/ECE554/Battleship/Verilog/processor/LandStesting.do
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/proc_tb/dut/proc_de/src_register_if_id'.
# Executing ONERROR command at macro /filespace/z/ztsimons/Documents/ECE554/Battleship/Verilog/processor/LandStesting.do line 49
run -all
# ** Warning: (vsim-7) Failed to open readmem file "custom.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/placeholder_mem.sv(14)
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/dut/proc_fe/imem
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 226 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 266 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 306 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 326 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 346 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLT x4, x1, x2 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 426 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTU x5, x1, x2 => Register x5 mismatch: expected 00000001, got 00000000
#    Time: 446 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 466 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 526 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 566 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 586 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 666 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 686 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 706 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000000
#    Time: 726 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 9075 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/interrupt_key \
sim:/proc_tb/interrupt_eth \
sim:/proc_tb/accelerator_data \
sim:/proc_tb/sac \
sim:/proc_tb/snd \
sim:/proc_tb/uad \
sim:/proc_tb/ppu_send
add wave -position insertpoint  \
sim:/proc_tb/dut/interrupt
add wave -position insertpoint  \
sim:/proc_tb/dut/pc_fe_dec
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "custom.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/placeholder_mem.sv(14)
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/dut/proc_fe/imem
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 226 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 266 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 306 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 326 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 346 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLT x4, x1, x2 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 426 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTU x5, x1, x2 => Register x5 mismatch: expected 00000001, got 00000000
#    Time: 446 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 466 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 526 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 566 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 586 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 666 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 686 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 706 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000000
#    Time: 726 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 9075 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/i_reg
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/pc_q
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/pc_d
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "custom.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/placeholder_mem.sv(14)
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/dut/proc_fe/imem
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 226 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 266 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 306 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 326 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 346 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLT x4, x1, x2 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 426 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTU x5, x1, x2 => Register x5 mismatch: expected 00000001, got 00000000
#    Time: 446 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 466 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 526 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 566 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 586 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 666 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 686 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 706 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000000
#    Time: 726 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 9075 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
quit -sim
# End time: 11:46:29 on Apr 09,2025, Elapsed time: 0:06:36
# Errors: 24, Warnings: 3
# reading /cae/apps/data/mentor-2023/questasim/linux/../modelsim.ini
# Loading project proc_test
# 0 compiles, 17 failed with no errors.
# Compile of alu.sv was successful.
# Compile of branch_ctrl.sv was successful.
# Compile of data_memory_wrapper.sv was successful.
# Compile of decode.sv was successful.
# Compile of dmembank.v was successful.
# Compile of execute.sv was successful.
# Compile of fetch.sv was successful.
# Compile of forwarding.sv was successful.
# Compile of hazard.sv was successful.
# Compile of imembank.v was successful.
# Compile of inst_memory_wrapper.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of memory.sv was successful.
# Compile of placeholder_mem.sv was successful.
# Compile of proc.sv was successful.
# Compile of proc_tb.sv was successful.
# Compile of registerfile.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim work.proc_tb -L /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf -voptargs="+acc"
# vsim work.proc_tb -L /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf -voptargs=""+acc"" 
# Start time: 11:47:34 on Apr 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
do /filespace/z/ztsimons/Documents/ECE554/Battleship/Verilog/processor/LandStesting.do
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/proc_tb/dut/proc_de/src_register_if_id'.
# Executing ONERROR command at macro /filespace/z/ztsimons/Documents/ECE554/Battleship/Verilog/processor/LandStesting.do line 49
add wave -position insertpoint  \
sim:/proc_tb/interrupt_key \
sim:/proc_tb/interrupt_eth \
sim:/proc_tb/accelerator_data \
sim:/proc_tb/interrupt_source_data \
sim:/proc_tb/sac \
sim:/proc_tb/snd \
sim:/proc_tb/uad \
sim:/proc_tb/ppu_send \
sim:/proc_tb/interface_data
add wave -position insertpoint  \
sim:/proc_tb/dut/interrupt \
sim:/proc_tb/dut/inst_fe_dec \
sim:/proc_tb/dut/pc_fe_dec
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/i_reg \
sim:/proc_tb/dut/proc_fe/pc_q \
sim:/proc_tb/dut/proc_fe/instruction_fe \
sim:/proc_tb/dut/proc_fe/pc_d
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 226 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 296 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 386 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 506 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000038
#    Time: 526 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8875 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_de/rsi_ex
add wave -position 24  -format Default -height 18 -label rsi_ex -max 0 -min 0
# Missing signal name or pattern.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 226 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 296 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 386 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 506 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000038
#    Time: 526 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8875 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/interrupt_latch
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 226 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 296 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 386 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 506 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000038
#    Time: 526 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8875 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of execute.sv was successful.
# Compile of fetch.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of proc.sv was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 226 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 296 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 386 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 506 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000038
#    Time: 526 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8875 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_ex/curr_pc_exe
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 226 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 296 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 386 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 506 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000038
#    Time: 526 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8875 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/pc_ex
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 226 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 296 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 386 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 506 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000038
#    Time: 526 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8875 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/inter_temp \
sim:/proc_tb/dut/proc_fe/inter_stall
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/clk
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
# Compile of proc.sv was successful.
# 3 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /filespace/z/ztsimons/Documents/ECE554/Battleship/Verilog/processor/LandStesting.do
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/branch \
sim:/proc_tb/dut/proc_fe/interrupt_branch_alert \
sim:/proc_tb/dut/proc_fe/inter_temp \
sim:/proc_tb/dut/proc_fe/branch_in_fetch
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of decode.sv was successful.
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/flushnop
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_de/instruction_ex
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_de/hazard \
sim:/proc_tb/dut/proc_de/flush \
sim:/proc_tb/dut/proc_de/fluhaz
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
# Compile of proc.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/pc_ex \
sim:/proc_tb/dut/proc_fe/instruction_dec \
sim:/proc_tb/dut/proc_fe/pc_q \
sim:/proc_tb/dut/proc_fe/instruction_fe \
sim:/proc_tb/dut/proc_fe/pc_d \
sim:/proc_tb/dut/proc_fe/pc_curr_dec_q0 \
sim:/proc_tb/dut/proc_fe/pc_curr_dec_q1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /filespace/z/ztsimons/Documents/ECE554/Battleship/Verilog/processor/LandStesting.do
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 96 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 116 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLT x4, x1, x2 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTU x5, x1, x2 => Register x5 mismatch: expected 00000001, got 00000000
#    Time: 266 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 276 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 306 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 326 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 386 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 396 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8755 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/interrupt_nop
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 96 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 116 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLT x4, x1, x2 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTU x5, x1, x2 => Register x5 mismatch: expected 00000001, got 00000000
#    Time: 266 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 276 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 306 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 326 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 386 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 396 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8755 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 96 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 116 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLT x4, x1, x2 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTU x5, x1, x2 => Register x5 mismatch: expected 00000001, got 00000000
#    Time: 266 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 276 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 306 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 326 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 386 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 396 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8755 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 96 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 116 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLT x4, x1, x2 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTU x5, x1, x2 => Register x5 mismatch: expected 00000001, got 00000000
#    Time: 266 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 276 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 306 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 326 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 386 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 396 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8755 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/branch_mux
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/branch
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/nxt_pc
add wave -position insertpoint  \
sim:/proc_tb/dut/proc_fe/pc_ex
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
# Compile of alu.sv was successful.
# Compile of branch_ctrl.sv was successful.
# Compile of data_memory_wrapper.sv was successful.
# Compile of decode.sv was successful.
# Compile of dmembank.v was successful.
# Compile of execute.sv was successful.
# Compile of fetch.sv was successful.
# Compile of forwarding.sv was successful.
# Compile of hazard.sv was successful.
# Compile of imembank.v was successful.
# Compile of inst_memory_wrapper.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of memory.sv was successful.
# Compile of placeholder_mem.sv was successful.
# Compile of proc.sv was successful.
# Compile of proc_tb.sv was successful.
# Compile of registerfile.sv was successful.
# 17 compiles, 0 failed with no errors.
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8875 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8845 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8845 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8835 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8835 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8835 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8795 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8805 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8805 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 226 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 246 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 276 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 296 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 00000000
#    Time: 346 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLT x4, x1, x2 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 356 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTU x5, x1, x2 => Register x5 mismatch: expected 00000001, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 396 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 426 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 446 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 456 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 506 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 526 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 546 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 00000000
#    Time: 566 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8855 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8805 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /filespace/z/ztsimons/Documents/ECE554/Battleship/Verilog/processor/LandStesting.do
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8805 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8805 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of alu.sv was successful.
# Compile of branch_ctrl.sv was successful.
# Compile of data_memory_wrapper.sv was successful.
# Compile of decode.sv was successful.
# Compile of dmembank.v was successful.
# Compile of execute.sv was successful.
# Compile of fetch.sv was successful.
# Compile of forwarding.sv was successful.
# Compile of hazard.sv was successful.
# Compile of imembank.v was successful.
# Compile of inst_memory_wrapper.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of memory.sv was successful.
# Compile of placeholder_mem.sv was successful.
# Compile of proc.sv was successful.
# Compile of proc_tb.sv was successful.
# Compile of registerfile.sv was successful.
# 17 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8795 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
# Compile of proc_tb.sv was successful.
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8795 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8805 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8815 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8825 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8825 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8825 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8825 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of alu.sv was successful.
# Compile of branch_ctrl.sv was successful.
# Compile of data_memory_wrapper.sv was successful.
# Compile of decode.sv was successful.
# Compile of dmembank.v was successful.
# Compile of execute.sv was successful.
# Compile of fetch.sv was successful.
# Compile of forwarding.sv was successful.
# Compile of hazard.sv was successful.
# Compile of imembank.v was successful.
# Compile of inst_memory_wrapper.sv was successful.
# Compile of instruction_decoder.sv was successful.
# Compile of memory.sv was successful.
# Compile of placeholder_mem.sv was successful.
# Compile of proc.sv was successful.
# Compile of proc_tb.sv was successful.
# Compile of registerfile.sv was successful.
# 17 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8825 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8835 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8835 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8845 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8855 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8805 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8815 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of fetch.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8815 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8805 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8825 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8835 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8845 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8855 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8865 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8875 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8885 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8895 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8905 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8905 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8915 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8925 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
# Compile of proc_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.proc_tb(fast)
# Loading work.proc(fast)
# Loading work.fetch(fast)
# Loading work.placeholder_mem(fast)
# Loading work.decode(fast)
# Loading work.registerfile(fast)
# Loading work.instruction_decoder(fast)
# Loading work.execute(fast)
# Loading work.alu(fast)
# Loading work.branch_ctrl(fast)
# Loading work.memory(fast)
# Loading work.data_memory_wrapper(fast)
# Loading work.dmembank(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading /cae/apps/data/quartus-20/modelsim_ase/altera/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.forwarding(fast)
# Loading work.hazard(fast)
run -all
# ** Error: FAILED: ORI x24, x24, 0xF => Register x24 mismatch: expected 0000000f, got 00000000
#    Time: 106 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: AUIPC x25, 0x12345 (PC=4) => Register x25 mismatch: expected 12345004, got 00000000
#    Time: 126 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x1, x1, 1 => Register x1 mismatch: expected 00000001, got 00000000
#    Time: 136 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x2, x2, 2 => Register x2 mismatch: expected 00000002, got 00000000
#    Time: 146 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x3, x1, x2 => Register x3 mismatch: expected 00000003, got 00000000
#    Time: 156 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SUB x4, x1, x2 => Register x4 mismatch: expected ffffffff, got 00000000
#    Time: 166 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: OR x5, x1, x2 => Register x5 mismatch: expected 00000003, got 00000000
#    Time: 176 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTI x3, x1, 10 => Register x3 mismatch: expected 00000001, got 0000000a
#    Time: 186 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLTIU x4, x1, 10 => Register x4 mismatch: expected 00000001, got 00000000
#    Time: 196 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: XORI x5, x1, 0xFF => Register x5 mismatch: expected 000000fe, got 00000000
#    Time: 206 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ORI x6, x1, 0xABC => Register x6 mismatch: expected fffffabd, got 00000000
#    Time: 216 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ANDI x7, x1, 0xF => Register x7 mismatch: expected 00000001, got 00000000
#    Time: 236 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: SLLI x8, x1, 2 => Register x8 mismatch: expected 00000004, got 00000000
#    Time: 256 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRLI x9, x1, 1 => Register x9 matched expected value 00000000
# SUCCESS: SRAI x10, x1, 1 => Register x10 matched expected value 00000000
# ** Error: FAILED: SLL x3, x1, x2 => Register x3 mismatch: expected 00000004, got 0000000a
#    Time: 286 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SLT x4, x1, x2 => Register x4 matched expected value 00000001
# SUCCESS: SLTU x5, x1, x2 => Register x5 matched expected value 00000001
# ** Error: FAILED: XOR x6, x1, x2 => Register x6 mismatch: expected 00000003, got 00000000
#    Time: 336 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SRL x7, x1, x2 => Register x7 matched expected value 00000000
# SUCCESS: SRA x8, x1, x2 => Register x8 matched expected value 00000000
# ** Error: FAILED: OR x9, x1, x2 => Register x9 mismatch: expected 00000003, got 00000000
#    Time: 376 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: AND x10, x1, x2 => Register x10 matched expected value 00000000
# ** Error: FAILED: LUI x11, 0xDEADC => Register x11 mismatch: expected deadc000, got 00000000
#    Time: 406 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADDI x11, x11, 0xEEF => Register x11 mismatch: expected deadbeef, got 00000000
#    Time: 416 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# SUCCESS: SB x11, 2(x2) => Register x0 matched expected value 00000000
# SUCCESS: SH x11, 4(x2) => Register x0 matched expected value 00000000
# SUCCESS: SW x11, 6(x2) => Register x0 matched expected value 00000000
# ** Error: FAILED: LB x12, 2(x2) => Register x12 mismatch: expected ffffffef, got 00000000
#    Time: 476 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LH x13, 4(x2) => Register x13 mismatch: expected ffffbeef, got 00000000
#    Time: 486 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: LW x14, 6(x2) => Register x14 mismatch: expected deadbeef, got 00000000
#    Time: 496 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# ** Error: FAILED: ADD x15, x14, x0 => Register x15 mismatch: expected deadbeef, got 0000003c
#    Time: 516 ns  Scope: proc_tb.check_register File: /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv Line: 380
# Finished stepping through all instructions!
# ** Note: $stop    : /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv(369)
#    Time: 8935 ns  Iteration: 1  Instance: /proc_tb
# Break in Module proc_tb at /filespace/z/ztsimons/Documents/ECE554/Capstone/Battleship/Verilog/processor/proc_tb.sv line 369
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /filespace/z/ztsimons/Documents/ECE554/Battleship/Verilog/processor/LandStesting.do
# End time: 18:02:06 on Apr 09,2025, Elapsed time: 6:14:32
# Errors: 22, Warnings: 2
