#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018728a4d590 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v0000018728b5e490_0 .net "PC", 31 0, v0000018728b4b640_0;  1 drivers
v0000018728b5def0_0 .var "clk", 0 0;
v0000018728b5e3f0_0 .net "clkout", 0 0, L_0000018728a4a5c0;  1 drivers
v0000018728b5d3b0_0 .net "cycles_consumed", 31 0, v0000018728b5bc90_0;  1 drivers
v0000018728b5cff0_0 .net "regs0", 31 0, L_0000018728bbb470;  1 drivers
v0000018728b5d270_0 .net "regs1", 31 0, L_0000018728bbba20;  1 drivers
v0000018728b5da90_0 .net "regs2", 31 0, L_0000018728bbbcc0;  1 drivers
v0000018728b5ceb0_0 .net "regs3", 31 0, L_0000018728bbb9b0;  1 drivers
v0000018728b5d450_0 .net "regs4", 31 0, L_0000018728bbbd30;  1 drivers
v0000018728b5d630_0 .net "regs5", 31 0, L_0000018728bbb010;  1 drivers
v0000018728b5d6d0_0 .var "rst", 0 0;
S_00000187289b2140 .scope module, "cpu" "processor" 2 36, 3 4 0, S_0000018728a4d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000018728a4e640 .param/l "RType" 0 4 2, C4<000000>;
P_0000018728a4e678 .param/l "add" 0 4 5, C4<100000>;
P_0000018728a4e6b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018728a4e6e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018728a4e720 .param/l "and_" 0 4 5, C4<100100>;
P_0000018728a4e758 .param/l "andi" 0 4 8, C4<001100>;
P_0000018728a4e790 .param/l "beq" 0 4 10, C4<000100>;
P_0000018728a4e7c8 .param/l "bge" 0 4 10, C4<001010>;
P_0000018728a4e800 .param/l "bgt" 0 4 10, C4<001001>;
P_0000018728a4e838 .param/l "ble" 0 4 10, C4<000111>;
P_0000018728a4e870 .param/l "blt" 0 4 10, C4<000110>;
P_0000018728a4e8a8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018728a4e8e0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000018728a4e918 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018728a4e950 .param/l "j" 0 4 12, C4<000010>;
P_0000018728a4e988 .param/l "jal" 0 4 12, C4<000011>;
P_0000018728a4e9c0 .param/l "jr" 0 4 6, C4<001000>;
P_0000018728a4e9f8 .param/l "lw" 0 4 8, C4<100011>;
P_0000018728a4ea30 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018728a4ea68 .param/l "or_" 0 4 5, C4<100101>;
P_0000018728a4eaa0 .param/l "ori" 0 4 8, C4<001101>;
P_0000018728a4ead8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018728a4eb10 .param/l "sll" 0 4 6, C4<000000>;
P_0000018728a4eb48 .param/l "slt" 0 4 5, C4<101010>;
P_0000018728a4eb80 .param/l "slti" 0 4 8, C4<101010>;
P_0000018728a4ebb8 .param/l "srl" 0 4 6, C4<000010>;
P_0000018728a4ebf0 .param/l "sub" 0 4 5, C4<100010>;
P_0000018728a4ec28 .param/l "subu" 0 4 5, C4<100011>;
P_0000018728a4ec60 .param/l "sw" 0 4 8, C4<101011>;
P_0000018728a4ec98 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018728a4ecd0 .param/l "xori" 0 4 8, C4<001110>;
L_0000018728a4b4a0 .functor NOT 1, v0000018728b5d6d0_0, C4<0>, C4<0>, C4<0>;
L_0000018728a4a860 .functor NOT 1, v0000018728b5d6d0_0, C4<0>, C4<0>, C4<0>;
L_0000018728a4aef0 .functor NOT 1, v0000018728b5d6d0_0, C4<0>, C4<0>, C4<0>;
L_0000018728a4b2e0 .functor NOT 1, v0000018728b5d6d0_0, C4<0>, C4<0>, C4<0>;
L_0000018728a4ac50 .functor NOT 1, v0000018728b5d6d0_0, C4<0>, C4<0>, C4<0>;
L_0000018728a4b270 .functor NOT 1, v0000018728b5d6d0_0, C4<0>, C4<0>, C4<0>;
L_0000018728a4b350 .functor NOT 1, v0000018728b5d6d0_0, C4<0>, C4<0>, C4<0>;
L_0000018728a4b3c0 .functor NOT 1, v0000018728b5d6d0_0, C4<0>, C4<0>, C4<0>;
L_0000018728a4a5c0 .functor OR 1, v0000018728b5def0_0, v0000018728b42f20_0, C4<0>, C4<0>;
L_0000018728bbbb70 .functor OR 1, L_0000018728ba7840, L_0000018728ba7de0, C4<0>, C4<0>;
L_0000018728bbb860 .functor AND 1, L_0000018728ba89c0, L_0000018728ba8ce0, C4<1>, C4<1>;
L_0000018728bbb400 .functor NOT 1, v0000018728b5d6d0_0, C4<0>, C4<0>, C4<0>;
L_0000018728bbae50 .functor OR 1, L_0000018728ba9320, L_0000018728ba8100, C4<0>, C4<0>;
L_0000018728bbbb00 .functor OR 1, L_0000018728bbae50, L_0000018728ba8920, C4<0>, C4<0>;
L_0000018728bbaec0 .functor OR 1, L_0000018728ba73e0, L_0000018728ba9500, C4<0>, C4<0>;
L_0000018728bbaf30 .functor AND 1, L_0000018728ba9460, L_0000018728bbaec0, C4<1>, C4<1>;
L_0000018728bbb5c0 .functor OR 1, L_0000018728bc1090, L_0000018728bc19f0, C4<0>, C4<0>;
L_0000018728bbafa0 .functor AND 1, L_0000018728ba7340, L_0000018728bbb5c0, C4<1>, C4<1>;
v0000018728b4ac40_0 .net "ALUOp", 3 0, v0000018728a37490_0;  1 drivers
v0000018728b4ace0_0 .net "ALUResult", 31 0, v0000018728b4b5a0_0;  1 drivers
v0000018728b4b6e0_0 .net "ALUSrc", 0 0, v0000018728a260c0_0;  1 drivers
v0000018728b4a1a0_0 .net "ALUin2", 31 0, L_0000018728ba95a0;  1 drivers
v0000018728b49fc0_0 .net "MemReadEn", 0 0, v0000018728a26160_0;  1 drivers
v0000018728b4ad80_0 .net "MemWriteEn", 0 0, v0000018728b44000_0;  1 drivers
v0000018728b4bdc0_0 .net "MemtoReg", 0 0, v0000018728b43ce0_0;  1 drivers
v0000018728b4ae20_0 .net "PC", 31 0, v0000018728b4b640_0;  alias, 1 drivers
v0000018728b4b500_0 .net "PCPlus1", 31 0, L_0000018728ba7480;  1 drivers
v0000018728b4a060_0 .net "PCsrc", 1 0, v0000018728b4ab00_0;  1 drivers
v0000018728b4aec0_0 .net "RegDst", 0 0, v0000018728b43100_0;  1 drivers
v0000018728b4a100_0 .net "RegWriteEn", 0 0, v0000018728b43f60_0;  1 drivers
v0000018728b4b780_0 .net "WriteRegister", 4 0, L_0000018728ba7fc0;  1 drivers
v0000018728b4b8c0_0 .net *"_ivl_0", 0 0, L_0000018728a4b4a0;  1 drivers
L_0000018728b5ee20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018728b4b000_0 .net/2u *"_ivl_10", 4 0, L_0000018728b5ee20;  1 drivers
L_0000018728b5fc30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b4a240_0 .net *"_ivl_101", 15 0, L_0000018728b5fc30;  1 drivers
v0000018728b4b0a0_0 .net *"_ivl_102", 31 0, L_0000018728ba6e40;  1 drivers
L_0000018728b5fc78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b4b140_0 .net *"_ivl_105", 25 0, L_0000018728b5fc78;  1 drivers
L_0000018728b5fcc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b4a420_0 .net/2u *"_ivl_106", 31 0, L_0000018728b5fcc0;  1 drivers
v0000018728b4b280_0 .net *"_ivl_108", 0 0, L_0000018728ba89c0;  1 drivers
L_0000018728b5fd08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018728b4b320_0 .net/2u *"_ivl_110", 5 0, L_0000018728b5fd08;  1 drivers
v0000018728b51c60_0 .net *"_ivl_112", 0 0, L_0000018728ba8ce0;  1 drivers
v0000018728b51a80_0 .net *"_ivl_115", 0 0, L_0000018728bbb860;  1 drivers
v0000018728b50b80_0 .net *"_ivl_116", 47 0, L_0000018728ba8060;  1 drivers
L_0000018728b5fd50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b522a0_0 .net *"_ivl_119", 15 0, L_0000018728b5fd50;  1 drivers
L_0000018728b5ee68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018728b51b20_0 .net/2u *"_ivl_12", 5 0, L_0000018728b5ee68;  1 drivers
v0000018728b51940_0 .net *"_ivl_120", 47 0, L_0000018728ba75c0;  1 drivers
L_0000018728b5fd98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b520c0_0 .net *"_ivl_123", 15 0, L_0000018728b5fd98;  1 drivers
v0000018728b51bc0_0 .net *"_ivl_125", 0 0, L_0000018728ba8ba0;  1 drivers
v0000018728b50ae0_0 .net *"_ivl_126", 31 0, L_0000018728ba70c0;  1 drivers
v0000018728b51e40_0 .net *"_ivl_128", 47 0, L_0000018728ba93c0;  1 drivers
v0000018728b50a40_0 .net *"_ivl_130", 47 0, L_0000018728ba9140;  1 drivers
v0000018728b51440_0 .net *"_ivl_132", 47 0, L_0000018728ba82e0;  1 drivers
v0000018728b51ee0_0 .net *"_ivl_134", 47 0, L_0000018728ba91e0;  1 drivers
L_0000018728b5fde0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018728b523e0_0 .net/2u *"_ivl_138", 1 0, L_0000018728b5fde0;  1 drivers
v0000018728b513a0_0 .net *"_ivl_14", 0 0, L_0000018728b5d950;  1 drivers
v0000018728b51260_0 .net *"_ivl_140", 0 0, L_0000018728ba8d80;  1 drivers
L_0000018728b5fe28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018728b51f80_0 .net/2u *"_ivl_142", 1 0, L_0000018728b5fe28;  1 drivers
v0000018728b51760_0 .net *"_ivl_144", 0 0, L_0000018728ba8420;  1 drivers
L_0000018728b5fe70 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018728b507c0_0 .net/2u *"_ivl_146", 1 0, L_0000018728b5fe70;  1 drivers
v0000018728b52160_0 .net *"_ivl_148", 0 0, L_0000018728ba8740;  1 drivers
L_0000018728b5feb8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018728b50ea0_0 .net/2u *"_ivl_150", 31 0, L_0000018728b5feb8;  1 drivers
L_0000018728b5ff00 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018728b52020_0 .net/2u *"_ivl_152", 31 0, L_0000018728b5ff00;  1 drivers
v0000018728b51d00_0 .net *"_ivl_154", 31 0, L_0000018728ba8e20;  1 drivers
v0000018728b52200_0 .net *"_ivl_156", 31 0, L_0000018728ba7c00;  1 drivers
L_0000018728b5eeb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018728b51da0_0 .net/2u *"_ivl_16", 4 0, L_0000018728b5eeb0;  1 drivers
v0000018728b52340_0 .net *"_ivl_160", 0 0, L_0000018728bbb400;  1 drivers
L_0000018728b5ff90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b50c20_0 .net/2u *"_ivl_162", 31 0, L_0000018728b5ff90;  1 drivers
L_0000018728b60068 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018728b52480_0 .net/2u *"_ivl_166", 5 0, L_0000018728b60068;  1 drivers
v0000018728b50cc0_0 .net *"_ivl_168", 0 0, L_0000018728ba9320;  1 drivers
L_0000018728b600b0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018728b505e0_0 .net/2u *"_ivl_170", 5 0, L_0000018728b600b0;  1 drivers
v0000018728b50e00_0 .net *"_ivl_172", 0 0, L_0000018728ba8100;  1 drivers
v0000018728b50720_0 .net *"_ivl_175", 0 0, L_0000018728bbae50;  1 drivers
L_0000018728b600f8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018728b51300_0 .net/2u *"_ivl_176", 5 0, L_0000018728b600f8;  1 drivers
v0000018728b50680_0 .net *"_ivl_178", 0 0, L_0000018728ba8920;  1 drivers
v0000018728b518a0_0 .net *"_ivl_181", 0 0, L_0000018728bbbb00;  1 drivers
L_0000018728b60140 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b50860_0 .net/2u *"_ivl_182", 15 0, L_0000018728b60140;  1 drivers
v0000018728b51120_0 .net *"_ivl_184", 31 0, L_0000018728ba86a0;  1 drivers
v0000018728b50900_0 .net *"_ivl_187", 0 0, L_0000018728ba81a0;  1 drivers
v0000018728b50f40_0 .net *"_ivl_188", 15 0, L_0000018728ba8240;  1 drivers
v0000018728b509a0_0 .net *"_ivl_19", 4 0, L_0000018728b5df90;  1 drivers
v0000018728b50d60_0 .net *"_ivl_190", 31 0, L_0000018728ba7660;  1 drivers
v0000018728b50fe0_0 .net *"_ivl_194", 31 0, L_0000018728ba8560;  1 drivers
L_0000018728b60188 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b511c0_0 .net *"_ivl_197", 25 0, L_0000018728b60188;  1 drivers
L_0000018728b601d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b51080_0 .net/2u *"_ivl_198", 31 0, L_0000018728b601d0;  1 drivers
L_0000018728b5edd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018728b514e0_0 .net/2u *"_ivl_2", 5 0, L_0000018728b5edd8;  1 drivers
v0000018728b51800_0 .net *"_ivl_20", 4 0, L_0000018728b5dbd0;  1 drivers
v0000018728b51580_0 .net *"_ivl_200", 0 0, L_0000018728ba9460;  1 drivers
L_0000018728b60218 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018728b51620_0 .net/2u *"_ivl_202", 5 0, L_0000018728b60218;  1 drivers
v0000018728b516c0_0 .net *"_ivl_204", 0 0, L_0000018728ba73e0;  1 drivers
L_0000018728b60260 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018728b519e0_0 .net/2u *"_ivl_206", 5 0, L_0000018728b60260;  1 drivers
v0000018728b5b1f0_0 .net *"_ivl_208", 0 0, L_0000018728ba9500;  1 drivers
v0000018728b5acf0_0 .net *"_ivl_211", 0 0, L_0000018728bbaec0;  1 drivers
v0000018728b5bdd0_0 .net *"_ivl_213", 0 0, L_0000018728bbaf30;  1 drivers
L_0000018728b602a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018728b5c690_0 .net/2u *"_ivl_214", 5 0, L_0000018728b602a8;  1 drivers
v0000018728b5ac50_0 .net *"_ivl_216", 0 0, L_0000018728ba7520;  1 drivers
L_0000018728b602f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018728b5cd70_0 .net/2u *"_ivl_218", 31 0, L_0000018728b602f0;  1 drivers
v0000018728b5b0b0_0 .net *"_ivl_220", 31 0, L_0000018728ba77a0;  1 drivers
v0000018728b5b790_0 .net *"_ivl_224", 31 0, L_0000018728ba72a0;  1 drivers
L_0000018728b60338 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b5b5b0_0 .net *"_ivl_227", 25 0, L_0000018728b60338;  1 drivers
L_0000018728b60380 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b5b830_0 .net/2u *"_ivl_228", 31 0, L_0000018728b60380;  1 drivers
v0000018728b5c910_0 .net *"_ivl_230", 0 0, L_0000018728ba7340;  1 drivers
L_0000018728b603c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018728b5c9b0_0 .net/2u *"_ivl_232", 5 0, L_0000018728b603c8;  1 drivers
v0000018728b5c4b0_0 .net *"_ivl_234", 0 0, L_0000018728bc1090;  1 drivers
L_0000018728b60410 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018728b5c190_0 .net/2u *"_ivl_236", 5 0, L_0000018728b60410;  1 drivers
v0000018728b5a890_0 .net *"_ivl_238", 0 0, L_0000018728bc19f0;  1 drivers
v0000018728b5c550_0 .net *"_ivl_24", 0 0, L_0000018728a4aef0;  1 drivers
v0000018728b5c5f0_0 .net *"_ivl_241", 0 0, L_0000018728bbb5c0;  1 drivers
v0000018728b5b290_0 .net *"_ivl_243", 0 0, L_0000018728bbafa0;  1 drivers
L_0000018728b60458 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018728b5c410_0 .net/2u *"_ivl_244", 5 0, L_0000018728b60458;  1 drivers
v0000018728b5ae30_0 .net *"_ivl_246", 0 0, L_0000018728bc1770;  1 drivers
v0000018728b5aed0_0 .net *"_ivl_248", 31 0, L_0000018728bc0690;  1 drivers
L_0000018728b5eef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018728b5c730_0 .net/2u *"_ivl_26", 4 0, L_0000018728b5eef8;  1 drivers
v0000018728b5cc30_0 .net *"_ivl_29", 4 0, L_0000018728baa720;  1 drivers
v0000018728b5b3d0_0 .net *"_ivl_32", 0 0, L_0000018728a4b2e0;  1 drivers
L_0000018728b5ef40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018728b5a750_0 .net/2u *"_ivl_34", 4 0, L_0000018728b5ef40;  1 drivers
v0000018728b5b510_0 .net *"_ivl_37", 4 0, L_0000018728baa040;  1 drivers
v0000018728b5a930_0 .net *"_ivl_40", 0 0, L_0000018728a4ac50;  1 drivers
L_0000018728b5ef88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b5b010_0 .net/2u *"_ivl_42", 15 0, L_0000018728b5ef88;  1 drivers
v0000018728b5af70_0 .net *"_ivl_45", 15 0, L_0000018728baac20;  1 drivers
v0000018728b5b150_0 .net *"_ivl_48", 0 0, L_0000018728a4b270;  1 drivers
v0000018728b5c870_0 .net *"_ivl_5", 5 0, L_0000018728b5d810;  1 drivers
L_0000018728b5efd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b5c7d0_0 .net/2u *"_ivl_50", 36 0, L_0000018728b5efd0;  1 drivers
L_0000018728b5f018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b5c230_0 .net/2u *"_ivl_52", 31 0, L_0000018728b5f018;  1 drivers
v0000018728b5a9d0_0 .net *"_ivl_55", 4 0, L_0000018728baacc0;  1 drivers
v0000018728b5ca50_0 .net *"_ivl_56", 36 0, L_0000018728baa0e0;  1 drivers
v0000018728b5bb50_0 .net *"_ivl_58", 36 0, L_0000018728ba9aa0;  1 drivers
v0000018728b5caf0_0 .net *"_ivl_62", 0 0, L_0000018728a4b350;  1 drivers
L_0000018728b5f060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018728b5b330_0 .net/2u *"_ivl_64", 5 0, L_0000018728b5f060;  1 drivers
v0000018728b5c2d0_0 .net *"_ivl_67", 5 0, L_0000018728baaa40;  1 drivers
v0000018728b5ad90_0 .net *"_ivl_70", 0 0, L_0000018728a4b3c0;  1 drivers
L_0000018728b5f0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b5b6f0_0 .net/2u *"_ivl_72", 57 0, L_0000018728b5f0a8;  1 drivers
L_0000018728b5f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b5b970_0 .net/2u *"_ivl_74", 31 0, L_0000018728b5f0f0;  1 drivers
v0000018728b5aa70_0 .net *"_ivl_77", 25 0, L_0000018728ba9780;  1 drivers
v0000018728b5bd30_0 .net *"_ivl_78", 57 0, L_0000018728ba9f00;  1 drivers
v0000018728b5c050_0 .net *"_ivl_8", 0 0, L_0000018728a4a860;  1 drivers
v0000018728b5cb90_0 .net *"_ivl_80", 57 0, L_0000018728baa180;  1 drivers
L_0000018728b5fb58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018728b5b470_0 .net/2u *"_ivl_84", 31 0, L_0000018728b5fb58;  1 drivers
L_0000018728b5fba0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018728b5b650_0 .net/2u *"_ivl_88", 5 0, L_0000018728b5fba0;  1 drivers
v0000018728b5ccd0_0 .net *"_ivl_90", 0 0, L_0000018728ba7840;  1 drivers
L_0000018728b5fbe8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018728b5b8d0_0 .net/2u *"_ivl_92", 5 0, L_0000018728b5fbe8;  1 drivers
v0000018728b5ba10_0 .net *"_ivl_94", 0 0, L_0000018728ba7de0;  1 drivers
v0000018728b5bab0_0 .net *"_ivl_97", 0 0, L_0000018728bbbb70;  1 drivers
v0000018728b5bbf0_0 .net *"_ivl_98", 47 0, L_0000018728ba7a20;  1 drivers
v0000018728b5a610_0 .net "adderResult", 31 0, L_0000018728ba8a60;  1 drivers
v0000018728b5a6b0_0 .net "address", 31 0, L_0000018728baa900;  1 drivers
v0000018728b5bfb0_0 .net "clk", 0 0, L_0000018728a4a5c0;  alias, 1 drivers
v0000018728b5bc90_0 .var "cycles_consumed", 31 0;
v0000018728b5be70_0 .net "excep_flag", 0 0, L_0000018728ba7020;  1 drivers
v0000018728b5a7f0_0 .net "extImm", 31 0, L_0000018728ba84c0;  1 drivers
v0000018728b5ab10_0 .net "funct", 5 0, L_0000018728baa7c0;  1 drivers
v0000018728b5bf10_0 .net "hlt", 0 0, v0000018728b42f20_0;  1 drivers
v0000018728b5abb0_0 .net "imm", 15 0, L_0000018728baa680;  1 drivers
v0000018728b5c0f0_0 .net "immediate", 31 0, L_0000018728ba8600;  1 drivers
v0000018728b5c370_0 .net "input_clk", 0 0, v0000018728b5def0_0;  1 drivers
v0000018728b5d1d0_0 .net "instruction", 31 0, L_0000018728ba7b60;  1 drivers
v0000018728b5e350_0 .net "memoryReadData", 31 0, v0000018728b4b820_0;  1 drivers
v0000018728b5dd10_0 .net "nextPC", 31 0, L_0000018728ba7f20;  1 drivers
v0000018728b5dc70_0 .net "opcode", 5 0, L_0000018728b5d8b0;  1 drivers
v0000018728b5e210_0 .net "rd", 4 0, L_0000018728baa400;  1 drivers
v0000018728b5d9f0_0 .net "readData1", 31 0, L_0000018728bbb550;  1 drivers
v0000018728b5d770_0 .net "readData1_w", 31 0, L_0000018728bc0730;  1 drivers
v0000018728b5d4f0_0 .net "readData2", 31 0, L_0000018728bbbbe0;  1 drivers
v0000018728b5de50_0 .net "regs0", 31 0, L_0000018728bbb470;  alias, 1 drivers
v0000018728b5e0d0_0 .net "regs1", 31 0, L_0000018728bbba20;  alias, 1 drivers
v0000018728b5d090_0 .net "regs2", 31 0, L_0000018728bbbcc0;  alias, 1 drivers
v0000018728b5e170_0 .net "regs3", 31 0, L_0000018728bbb9b0;  alias, 1 drivers
v0000018728b5cf50_0 .net "regs4", 31 0, L_0000018728bbbd30;  alias, 1 drivers
v0000018728b5d130_0 .net "regs5", 31 0, L_0000018728bbb010;  alias, 1 drivers
v0000018728b5e030_0 .net "rs", 4 0, L_0000018728ba9960;  1 drivers
v0000018728b5db30_0 .net "rst", 0 0, v0000018728b5d6d0_0;  1 drivers
v0000018728b5d310_0 .net "rt", 4 0, L_0000018728baa860;  1 drivers
v0000018728b5ce10_0 .net "shamt", 31 0, L_0000018728ba98c0;  1 drivers
v0000018728b5d590_0 .net "wire_instruction", 31 0, L_0000018728bbb390;  1 drivers
v0000018728b5e2b0_0 .net "writeData", 31 0, L_0000018728bc0b90;  1 drivers
v0000018728b5ddb0_0 .net "zero", 0 0, L_0000018728bc23f0;  1 drivers
L_0000018728b5d810 .part L_0000018728ba7b60, 26, 6;
L_0000018728b5d8b0 .functor MUXZ 6, L_0000018728b5d810, L_0000018728b5edd8, L_0000018728a4b4a0, C4<>;
L_0000018728b5d950 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5ee68;
L_0000018728b5df90 .part L_0000018728ba7b60, 11, 5;
L_0000018728b5dbd0 .functor MUXZ 5, L_0000018728b5df90, L_0000018728b5eeb0, L_0000018728b5d950, C4<>;
L_0000018728baa400 .functor MUXZ 5, L_0000018728b5dbd0, L_0000018728b5ee20, L_0000018728a4a860, C4<>;
L_0000018728baa720 .part L_0000018728ba7b60, 21, 5;
L_0000018728ba9960 .functor MUXZ 5, L_0000018728baa720, L_0000018728b5eef8, L_0000018728a4aef0, C4<>;
L_0000018728baa040 .part L_0000018728ba7b60, 16, 5;
L_0000018728baa860 .functor MUXZ 5, L_0000018728baa040, L_0000018728b5ef40, L_0000018728a4b2e0, C4<>;
L_0000018728baac20 .part L_0000018728ba7b60, 0, 16;
L_0000018728baa680 .functor MUXZ 16, L_0000018728baac20, L_0000018728b5ef88, L_0000018728a4ac50, C4<>;
L_0000018728baacc0 .part L_0000018728ba7b60, 6, 5;
L_0000018728baa0e0 .concat [ 5 32 0 0], L_0000018728baacc0, L_0000018728b5f018;
L_0000018728ba9aa0 .functor MUXZ 37, L_0000018728baa0e0, L_0000018728b5efd0, L_0000018728a4b270, C4<>;
L_0000018728ba98c0 .part L_0000018728ba9aa0, 0, 32;
L_0000018728baaa40 .part L_0000018728ba7b60, 0, 6;
L_0000018728baa7c0 .functor MUXZ 6, L_0000018728baaa40, L_0000018728b5f060, L_0000018728a4b350, C4<>;
L_0000018728ba9780 .part L_0000018728ba7b60, 0, 26;
L_0000018728ba9f00 .concat [ 26 32 0 0], L_0000018728ba9780, L_0000018728b5f0f0;
L_0000018728baa180 .functor MUXZ 58, L_0000018728ba9f00, L_0000018728b5f0a8, L_0000018728a4b3c0, C4<>;
L_0000018728baa900 .part L_0000018728baa180, 0, 32;
L_0000018728ba7480 .arith/sum 32, v0000018728b4b640_0, L_0000018728b5fb58;
L_0000018728ba7840 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5fba0;
L_0000018728ba7de0 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5fbe8;
L_0000018728ba7a20 .concat [ 32 16 0 0], L_0000018728baa900, L_0000018728b5fc30;
L_0000018728ba6e40 .concat [ 6 26 0 0], L_0000018728b5d8b0, L_0000018728b5fc78;
L_0000018728ba89c0 .cmp/eq 32, L_0000018728ba6e40, L_0000018728b5fcc0;
L_0000018728ba8ce0 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5fd08;
L_0000018728ba8060 .concat [ 32 16 0 0], L_0000018728bbb550, L_0000018728b5fd50;
L_0000018728ba75c0 .concat [ 32 16 0 0], v0000018728b4b640_0, L_0000018728b5fd98;
L_0000018728ba8ba0 .part L_0000018728baa680, 15, 1;
LS_0000018728ba70c0_0_0 .concat [ 1 1 1 1], L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0;
LS_0000018728ba70c0_0_4 .concat [ 1 1 1 1], L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0;
LS_0000018728ba70c0_0_8 .concat [ 1 1 1 1], L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0;
LS_0000018728ba70c0_0_12 .concat [ 1 1 1 1], L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0;
LS_0000018728ba70c0_0_16 .concat [ 1 1 1 1], L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0;
LS_0000018728ba70c0_0_20 .concat [ 1 1 1 1], L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0;
LS_0000018728ba70c0_0_24 .concat [ 1 1 1 1], L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0;
LS_0000018728ba70c0_0_28 .concat [ 1 1 1 1], L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0, L_0000018728ba8ba0;
LS_0000018728ba70c0_1_0 .concat [ 4 4 4 4], LS_0000018728ba70c0_0_0, LS_0000018728ba70c0_0_4, LS_0000018728ba70c0_0_8, LS_0000018728ba70c0_0_12;
LS_0000018728ba70c0_1_4 .concat [ 4 4 4 4], LS_0000018728ba70c0_0_16, LS_0000018728ba70c0_0_20, LS_0000018728ba70c0_0_24, LS_0000018728ba70c0_0_28;
L_0000018728ba70c0 .concat [ 16 16 0 0], LS_0000018728ba70c0_1_0, LS_0000018728ba70c0_1_4;
L_0000018728ba93c0 .concat [ 16 32 0 0], L_0000018728baa680, L_0000018728ba70c0;
L_0000018728ba9140 .arith/sum 48, L_0000018728ba75c0, L_0000018728ba93c0;
L_0000018728ba82e0 .functor MUXZ 48, L_0000018728ba9140, L_0000018728ba8060, L_0000018728bbb860, C4<>;
L_0000018728ba91e0 .functor MUXZ 48, L_0000018728ba82e0, L_0000018728ba7a20, L_0000018728bbbb70, C4<>;
L_0000018728ba8a60 .part L_0000018728ba91e0, 0, 32;
L_0000018728ba8d80 .cmp/eq 2, v0000018728b4ab00_0, L_0000018728b5fde0;
L_0000018728ba8420 .cmp/eq 2, v0000018728b4ab00_0, L_0000018728b5fe28;
L_0000018728ba8740 .cmp/eq 2, v0000018728b4ab00_0, L_0000018728b5fe70;
L_0000018728ba8e20 .functor MUXZ 32, L_0000018728b5ff00, L_0000018728b5feb8, L_0000018728ba8740, C4<>;
L_0000018728ba7c00 .functor MUXZ 32, L_0000018728ba8e20, L_0000018728ba8a60, L_0000018728ba8420, C4<>;
L_0000018728ba7f20 .functor MUXZ 32, L_0000018728ba7c00, L_0000018728ba7480, L_0000018728ba8d80, C4<>;
L_0000018728ba7b60 .functor MUXZ 32, L_0000018728bbb390, L_0000018728b5ff90, L_0000018728bbb400, C4<>;
L_0000018728ba9320 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b60068;
L_0000018728ba8100 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b600b0;
L_0000018728ba8920 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b600f8;
L_0000018728ba86a0 .concat [ 16 16 0 0], L_0000018728baa680, L_0000018728b60140;
L_0000018728ba81a0 .part L_0000018728baa680, 15, 1;
LS_0000018728ba8240_0_0 .concat [ 1 1 1 1], L_0000018728ba81a0, L_0000018728ba81a0, L_0000018728ba81a0, L_0000018728ba81a0;
LS_0000018728ba8240_0_4 .concat [ 1 1 1 1], L_0000018728ba81a0, L_0000018728ba81a0, L_0000018728ba81a0, L_0000018728ba81a0;
LS_0000018728ba8240_0_8 .concat [ 1 1 1 1], L_0000018728ba81a0, L_0000018728ba81a0, L_0000018728ba81a0, L_0000018728ba81a0;
LS_0000018728ba8240_0_12 .concat [ 1 1 1 1], L_0000018728ba81a0, L_0000018728ba81a0, L_0000018728ba81a0, L_0000018728ba81a0;
L_0000018728ba8240 .concat [ 4 4 4 4], LS_0000018728ba8240_0_0, LS_0000018728ba8240_0_4, LS_0000018728ba8240_0_8, LS_0000018728ba8240_0_12;
L_0000018728ba7660 .concat [ 16 16 0 0], L_0000018728baa680, L_0000018728ba8240;
L_0000018728ba84c0 .functor MUXZ 32, L_0000018728ba7660, L_0000018728ba86a0, L_0000018728bbbb00, C4<>;
L_0000018728ba8560 .concat [ 6 26 0 0], L_0000018728b5d8b0, L_0000018728b60188;
L_0000018728ba9460 .cmp/eq 32, L_0000018728ba8560, L_0000018728b601d0;
L_0000018728ba73e0 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b60218;
L_0000018728ba9500 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b60260;
L_0000018728ba7520 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b602a8;
L_0000018728ba77a0 .functor MUXZ 32, L_0000018728ba84c0, L_0000018728b602f0, L_0000018728ba7520, C4<>;
L_0000018728ba8600 .functor MUXZ 32, L_0000018728ba77a0, L_0000018728ba98c0, L_0000018728bbaf30, C4<>;
L_0000018728ba72a0 .concat [ 6 26 0 0], L_0000018728b5d8b0, L_0000018728b60338;
L_0000018728ba7340 .cmp/eq 32, L_0000018728ba72a0, L_0000018728b60380;
L_0000018728bc1090 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b603c8;
L_0000018728bc19f0 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b60410;
L_0000018728bc1770 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b60458;
L_0000018728bc0690 .functor MUXZ 32, L_0000018728bbb550, v0000018728b4b640_0, L_0000018728bc1770, C4<>;
L_0000018728bc0730 .functor MUXZ 32, L_0000018728bc0690, L_0000018728bbbbe0, L_0000018728bbafa0, C4<>;
S_0000018728a4ed10 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018728ae0310 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018728bbb160 .functor NOT 1, v0000018728a260c0_0, C4<0>, C4<0>, C4<0>;
v0000018728a36270_0 .net *"_ivl_0", 0 0, L_0000018728bbb160;  1 drivers
v0000018728a363b0_0 .net "in1", 31 0, L_0000018728bbbbe0;  alias, 1 drivers
v0000018728a36450_0 .net "in2", 31 0, L_0000018728ba8600;  alias, 1 drivers
v0000018728a364f0_0 .net "out", 31 0, L_0000018728ba95a0;  alias, 1 drivers
v0000018728a36590_0 .net "s", 0 0, v0000018728a260c0_0;  alias, 1 drivers
L_0000018728ba95a0 .functor MUXZ 32, L_0000018728ba8600, L_0000018728bbbbe0, L_0000018728bbb160, C4<>;
S_00000187289b22d0 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000018728b42150 .param/l "RType" 0 4 2, C4<000000>;
P_0000018728b42188 .param/l "add" 0 4 5, C4<100000>;
P_0000018728b421c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018728b421f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018728b42230 .param/l "and_" 0 4 5, C4<100100>;
P_0000018728b42268 .param/l "andi" 0 4 8, C4<001100>;
P_0000018728b422a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018728b422d8 .param/l "bge" 0 4 10, C4<001010>;
P_0000018728b42310 .param/l "bgt" 0 4 10, C4<001001>;
P_0000018728b42348 .param/l "ble" 0 4 10, C4<000111>;
P_0000018728b42380 .param/l "blt" 0 4 10, C4<000110>;
P_0000018728b423b8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018728b423f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018728b42428 .param/l "j" 0 4 12, C4<000010>;
P_0000018728b42460 .param/l "jal" 0 4 12, C4<000011>;
P_0000018728b42498 .param/l "jr" 0 4 6, C4<001000>;
P_0000018728b424d0 .param/l "lw" 0 4 8, C4<100011>;
P_0000018728b42508 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018728b42540 .param/l "or_" 0 4 5, C4<100101>;
P_0000018728b42578 .param/l "ori" 0 4 8, C4<001101>;
P_0000018728b425b0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018728b425e8 .param/l "sll" 0 4 6, C4<000000>;
P_0000018728b42620 .param/l "slt" 0 4 5, C4<101010>;
P_0000018728b42658 .param/l "slti" 0 4 8, C4<101010>;
P_0000018728b42690 .param/l "srl" 0 4 6, C4<000010>;
P_0000018728b426c8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018728b42700 .param/l "subu" 0 4 5, C4<100011>;
P_0000018728b42738 .param/l "sw" 0 4 8, C4<101011>;
P_0000018728b42770 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018728b427a8 .param/l "xori" 0 4 8, C4<001110>;
v0000018728a37490_0 .var "ALUOp", 3 0;
v0000018728a260c0_0 .var "ALUSrc", 0 0;
v0000018728a26160_0 .var "MemReadEn", 0 0;
v0000018728b44000_0 .var "MemWriteEn", 0 0;
v0000018728b43ce0_0 .var "MemtoReg", 0 0;
v0000018728b43100_0 .var "RegDst", 0 0;
v0000018728b43f60_0 .var "RegWriteEn", 0 0;
v0000018728b432e0_0 .net "funct", 5 0, L_0000018728baa7c0;  alias, 1 drivers
v0000018728b42f20_0 .var "hlt", 0 0;
v0000018728b440a0_0 .net "opcode", 5 0, L_0000018728b5d8b0;  alias, 1 drivers
v0000018728b44640_0 .net "rst", 0 0, v0000018728b5d6d0_0;  alias, 1 drivers
E_0000018728ae0990 .event anyedge, v0000018728b44640_0, v0000018728b440a0_0, v0000018728b432e0_0;
S_00000187289d6a20 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_0000018728b44800 .param/l "RType" 0 4 2, C4<000000>;
P_0000018728b44838 .param/l "add" 0 4 5, C4<100000>;
P_0000018728b44870 .param/l "addi" 0 4 8, C4<001000>;
P_0000018728b448a8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018728b448e0 .param/l "and_" 0 4 5, C4<100100>;
P_0000018728b44918 .param/l "andi" 0 4 8, C4<001100>;
P_0000018728b44950 .param/l "beq" 0 4 10, C4<000100>;
P_0000018728b44988 .param/l "bge" 0 4 10, C4<001010>;
P_0000018728b449c0 .param/l "bgt" 0 4 10, C4<001001>;
P_0000018728b449f8 .param/l "ble" 0 4 10, C4<000111>;
P_0000018728b44a30 .param/l "blt" 0 4 10, C4<000110>;
P_0000018728b44a68 .param/l "bne" 0 4 10, C4<000101>;
P_0000018728b44aa0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018728b44ad8 .param/l "j" 0 4 12, C4<000010>;
P_0000018728b44b10 .param/l "jal" 0 4 12, C4<000011>;
P_0000018728b44b48 .param/l "jr" 0 4 6, C4<001000>;
P_0000018728b44b80 .param/l "lw" 0 4 8, C4<100011>;
P_0000018728b44bb8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018728b44bf0 .param/l "or_" 0 4 5, C4<100101>;
P_0000018728b44c28 .param/l "ori" 0 4 8, C4<001101>;
P_0000018728b44c60 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018728b44c98 .param/l "sll" 0 4 6, C4<000000>;
P_0000018728b44cd0 .param/l "slt" 0 4 5, C4<101010>;
P_0000018728b44d08 .param/l "slti" 0 4 8, C4<101010>;
P_0000018728b44d40 .param/l "srl" 0 4 6, C4<000010>;
P_0000018728b44d78 .param/l "sub" 0 4 5, C4<100010>;
P_0000018728b44db0 .param/l "subu" 0 4 5, C4<100011>;
P_0000018728b44de8 .param/l "sw" 0 4 8, C4<101011>;
P_0000018728b44e20 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018728b44e58 .param/l "xori" 0 4 8, C4<001110>;
L_0000018728a4a9b0 .functor NOT 1, v0000018728b5d6d0_0, C4<0>, C4<0>, C4<0>;
L_0000018728a4b430 .functor OR 1, L_0000018728ba9fa0, L_0000018728baaae0, C4<0>, C4<0>;
L_0000018728a4a630 .functor OR 1, L_0000018728a4b430, L_0000018728baa9a0, C4<0>, C4<0>;
L_0000018728a4a6a0 .functor OR 1, L_0000018728a4a630, L_0000018728ba9b40, C4<0>, C4<0>;
L_0000018728a4acc0 .functor OR 1, L_0000018728a4a6a0, L_0000018728baa220, C4<0>, C4<0>;
L_0000018728a4aa20 .functor OR 1, L_0000018728a4acc0, L_0000018728ba9c80, C4<0>, C4<0>;
L_0000018728a4ad30 .functor OR 1, L_0000018728a4aa20, L_0000018728ba9640, C4<0>, C4<0>;
L_0000018728a4aa90 .functor OR 1, L_0000018728a4ad30, L_0000018728ba96e0, C4<0>, C4<0>;
L_0000018728a4a710 .functor OR 1, L_0000018728a4aa90, L_0000018728ba9d20, C4<0>, C4<0>;
L_0000018728a4ab70 .functor OR 1, L_0000018728a4a710, L_0000018728ba9820, C4<0>, C4<0>;
L_0000018728a4ab00 .functor OR 1, L_0000018728a4ab70, L_0000018728baa2c0, C4<0>, C4<0>;
L_0000018728a4abe0 .functor OR 1, L_0000018728a4ab00, L_0000018728ba9a00, C4<0>, C4<0>;
L_0000018728a4ada0 .functor OR 1, L_0000018728a4abe0, L_0000018728ba9dc0, C4<0>, C4<0>;
L_0000018728a4af60 .functor OR 1, L_0000018728baa360, L_0000018728baa4a0, C4<0>, C4<0>;
L_0000018728a4ae80 .functor OR 1, L_0000018728a4af60, L_0000018728baa5e0, C4<0>, C4<0>;
L_0000018728a4afd0 .functor OR 1, L_0000018728a4ae80, L_0000018728baa540, C4<0>, C4<0>;
L_0000018728a24e50 .functor OR 1, L_0000018728a4afd0, L_0000018728ba6f80, C4<0>, C4<0>;
L_0000018728bbb4e0 .functor OR 1, L_0000018728a24e50, L_0000018728ba7160, C4<0>, C4<0>;
L_0000018728bbba90 .functor OR 1, L_0000018728bbb4e0, L_0000018728ba9000, C4<0>, C4<0>;
L_0000018728bbb080 .functor OR 1, L_0000018728bbba90, L_0000018728ba78e0, C4<0>, C4<0>;
L_0000018728bbbc50 .functor OR 1, L_0000018728bbb080, L_0000018728ba7700, C4<0>, C4<0>;
L_0000018728bbb940 .functor OR 1, L_0000018728bbbc50, L_0000018728ba7d40, C4<0>, C4<0>;
L_0000018728bbb240 .functor OR 1, L_0000018728bbb940, L_0000018728ba8ec0, C4<0>, C4<0>;
L_0000018728bbb630 .functor OR 1, L_0000018728bbb240, L_0000018728ba90a0, C4<0>, C4<0>;
L_0000018728bbb780 .functor OR 1, L_0000018728bbb630, L_0000018728ba7ac0, C4<0>, C4<0>;
L_0000018728bbb320 .functor OR 1, L_0000018728bbb780, L_0000018728ba8b00, C4<0>, C4<0>;
L_0000018728bbb6a0 .functor OR 1, L_0000018728bbb320, L_0000018728ba7e80, C4<0>, C4<0>;
L_0000018728bbb2b0 .functor OR 1, L_0000018728bbb6a0, L_0000018728ba6ee0, C4<0>, C4<0>;
v0000018728b439c0_0 .net "PC", 31 0, v0000018728b4b640_0;  alias, 1 drivers
v0000018728b42840_0 .net *"_ivl_0", 0 0, L_0000018728a4a9b0;  1 drivers
v0000018728b42de0_0 .net *"_ivl_10", 0 0, L_0000018728ba9be0;  1 drivers
v0000018728b44140_0 .net *"_ivl_100", 0 0, L_0000018728baa4a0;  1 drivers
v0000018728b43a60_0 .net *"_ivl_103", 0 0, L_0000018728a4af60;  1 drivers
L_0000018728b5f6d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018728b441e0_0 .net/2u *"_ivl_104", 5 0, L_0000018728b5f6d8;  1 drivers
v0000018728b43d80_0 .net *"_ivl_106", 0 0, L_0000018728baa5e0;  1 drivers
v0000018728b43ba0_0 .net *"_ivl_109", 0 0, L_0000018728a4ae80;  1 drivers
L_0000018728b5f720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018728b431a0_0 .net/2u *"_ivl_110", 5 0, L_0000018728b5f720;  1 drivers
v0000018728b43c40_0 .net *"_ivl_112", 0 0, L_0000018728baa540;  1 drivers
v0000018728b434c0_0 .net *"_ivl_115", 0 0, L_0000018728a4afd0;  1 drivers
L_0000018728b5f768 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000018728b445a0_0 .net/2u *"_ivl_116", 5 0, L_0000018728b5f768;  1 drivers
v0000018728b446e0_0 .net *"_ivl_118", 0 0, L_0000018728ba6f80;  1 drivers
L_0000018728b5f210 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0000018728b42fc0_0 .net/2u *"_ivl_12", 5 0, L_0000018728b5f210;  1 drivers
v0000018728b43e20_0 .net *"_ivl_121", 0 0, L_0000018728a24e50;  1 drivers
L_0000018728b5f7b0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000018728b44460_0 .net/2u *"_ivl_122", 5 0, L_0000018728b5f7b0;  1 drivers
v0000018728b43240_0 .net *"_ivl_124", 0 0, L_0000018728ba7160;  1 drivers
v0000018728b44280_0 .net *"_ivl_127", 0 0, L_0000018728bbb4e0;  1 drivers
L_0000018728b5f7f8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000018728b43ec0_0 .net/2u *"_ivl_128", 5 0, L_0000018728b5f7f8;  1 drivers
v0000018728b43380_0 .net *"_ivl_130", 0 0, L_0000018728ba9000;  1 drivers
v0000018728b44320_0 .net *"_ivl_133", 0 0, L_0000018728bbba90;  1 drivers
L_0000018728b5f840 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000018728b43420_0 .net/2u *"_ivl_134", 5 0, L_0000018728b5f840;  1 drivers
v0000018728b43060_0 .net *"_ivl_136", 0 0, L_0000018728ba78e0;  1 drivers
v0000018728b42b60_0 .net *"_ivl_139", 0 0, L_0000018728bbb080;  1 drivers
v0000018728b42e80_0 .net *"_ivl_14", 0 0, L_0000018728ba9fa0;  1 drivers
L_0000018728b5f888 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0000018728b428e0_0 .net/2u *"_ivl_140", 5 0, L_0000018728b5f888;  1 drivers
v0000018728b43560_0 .net *"_ivl_142", 0 0, L_0000018728ba7700;  1 drivers
v0000018728b43600_0 .net *"_ivl_145", 0 0, L_0000018728bbbc50;  1 drivers
L_0000018728b5f8d0 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0000018728b42c00_0 .net/2u *"_ivl_146", 5 0, L_0000018728b5f8d0;  1 drivers
v0000018728b43b00_0 .net *"_ivl_148", 0 0, L_0000018728ba7d40;  1 drivers
v0000018728b42ca0_0 .net *"_ivl_151", 0 0, L_0000018728bbb940;  1 drivers
L_0000018728b5f918 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0000018728b443c0_0 .net/2u *"_ivl_152", 5 0, L_0000018728b5f918;  1 drivers
v0000018728b42d40_0 .net *"_ivl_154", 0 0, L_0000018728ba8ec0;  1 drivers
v0000018728b436a0_0 .net *"_ivl_157", 0 0, L_0000018728bbb240;  1 drivers
L_0000018728b5f960 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0000018728b43740_0 .net/2u *"_ivl_158", 5 0, L_0000018728b5f960;  1 drivers
L_0000018728b5f258 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0000018728b437e0_0 .net/2u *"_ivl_16", 5 0, L_0000018728b5f258;  1 drivers
v0000018728b43880_0 .net *"_ivl_160", 0 0, L_0000018728ba90a0;  1 drivers
v0000018728b43920_0 .net *"_ivl_163", 0 0, L_0000018728bbb630;  1 drivers
L_0000018728b5f9a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018728b44500_0 .net/2u *"_ivl_164", 5 0, L_0000018728b5f9a8;  1 drivers
v0000018728b42980_0 .net *"_ivl_166", 0 0, L_0000018728ba7ac0;  1 drivers
v0000018728b42a20_0 .net *"_ivl_169", 0 0, L_0000018728bbb780;  1 drivers
L_0000018728b5f9f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018728b42ac0_0 .net/2u *"_ivl_170", 5 0, L_0000018728b5f9f0;  1 drivers
v0000018728b46a70_0 .net *"_ivl_172", 0 0, L_0000018728ba8b00;  1 drivers
v0000018728b45d50_0 .net *"_ivl_175", 0 0, L_0000018728bbb320;  1 drivers
L_0000018728b5fa38 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000018728b45e90_0 .net/2u *"_ivl_176", 5 0, L_0000018728b5fa38;  1 drivers
v0000018728b44f90_0 .net *"_ivl_178", 0 0, L_0000018728ba7e80;  1 drivers
v0000018728b46bb0_0 .net *"_ivl_18", 0 0, L_0000018728baaae0;  1 drivers
v0000018728b44ef0_0 .net *"_ivl_181", 0 0, L_0000018728bbb6a0;  1 drivers
L_0000018728b5fa80 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0000018728b45fd0_0 .net/2u *"_ivl_182", 5 0, L_0000018728b5fa80;  1 drivers
v0000018728b455d0_0 .net *"_ivl_184", 0 0, L_0000018728ba6ee0;  1 drivers
v0000018728b46110_0 .net *"_ivl_187", 0 0, L_0000018728bbb2b0;  1 drivers
L_0000018728b5fac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018728b46890_0 .net/2u *"_ivl_188", 0 0, L_0000018728b5fac8;  1 drivers
L_0000018728b5fb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018728b45670_0 .net/2u *"_ivl_190", 0 0, L_0000018728b5fb10;  1 drivers
v0000018728b46cf0_0 .net *"_ivl_192", 0 0, L_0000018728ba8380;  1 drivers
v0000018728b464d0_0 .net *"_ivl_194", 0 0, L_0000018728ba8c40;  1 drivers
L_0000018728b5f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018728b46390_0 .net/2u *"_ivl_2", 0 0, L_0000018728b5f138;  1 drivers
v0000018728b46b10_0 .net *"_ivl_21", 0 0, L_0000018728a4b430;  1 drivers
L_0000018728b5f2a0 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0000018728b46070_0 .net/2u *"_ivl_22", 5 0, L_0000018728b5f2a0;  1 drivers
v0000018728b45cb0_0 .net *"_ivl_24", 0 0, L_0000018728baa9a0;  1 drivers
v0000018728b45ad0_0 .net *"_ivl_27", 0 0, L_0000018728a4a630;  1 drivers
L_0000018728b5f2e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000018728b46930_0 .net/2u *"_ivl_28", 5 0, L_0000018728b5f2e8;  1 drivers
v0000018728b45490_0 .net *"_ivl_30", 0 0, L_0000018728ba9b40;  1 drivers
v0000018728b45350_0 .net *"_ivl_33", 0 0, L_0000018728a4a6a0;  1 drivers
L_0000018728b5f330 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0000018728b453f0_0 .net/2u *"_ivl_34", 5 0, L_0000018728b5f330;  1 drivers
v0000018728b46c50_0 .net *"_ivl_36", 0 0, L_0000018728baa220;  1 drivers
v0000018728b45030_0 .net *"_ivl_39", 0 0, L_0000018728a4acc0;  1 drivers
v0000018728b45c10_0 .net *"_ivl_4", 31 0, L_0000018728baab80;  1 drivers
L_0000018728b5f378 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0000018728b45df0_0 .net/2u *"_ivl_40", 5 0, L_0000018728b5f378;  1 drivers
v0000018728b461b0_0 .net *"_ivl_42", 0 0, L_0000018728ba9c80;  1 drivers
v0000018728b46250_0 .net *"_ivl_45", 0 0, L_0000018728a4aa20;  1 drivers
L_0000018728b5f3c0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0000018728b452b0_0 .net/2u *"_ivl_46", 5 0, L_0000018728b5f3c0;  1 drivers
v0000018728b46d90_0 .net *"_ivl_48", 0 0, L_0000018728ba9640;  1 drivers
v0000018728b45990_0 .net *"_ivl_51", 0 0, L_0000018728a4ad30;  1 drivers
L_0000018728b5f408 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v0000018728b450d0_0 .net/2u *"_ivl_52", 5 0, L_0000018728b5f408;  1 drivers
v0000018728b46750_0 .net *"_ivl_54", 0 0, L_0000018728ba96e0;  1 drivers
v0000018728b462f0_0 .net *"_ivl_57", 0 0, L_0000018728a4aa90;  1 drivers
L_0000018728b5f450 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018728b469d0_0 .net/2u *"_ivl_58", 5 0, L_0000018728b5f450;  1 drivers
v0000018728b46610_0 .net *"_ivl_60", 0 0, L_0000018728ba9d20;  1 drivers
v0000018728b45170_0 .net *"_ivl_63", 0 0, L_0000018728a4a710;  1 drivers
L_0000018728b5f498 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018728b45210_0 .net/2u *"_ivl_64", 5 0, L_0000018728b5f498;  1 drivers
v0000018728b45530_0 .net *"_ivl_66", 0 0, L_0000018728ba9820;  1 drivers
v0000018728b45a30_0 .net *"_ivl_69", 0 0, L_0000018728a4ab70;  1 drivers
L_0000018728b5f180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b46430_0 .net *"_ivl_7", 25 0, L_0000018728b5f180;  1 drivers
L_0000018728b5f4e0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018728b45f30_0 .net/2u *"_ivl_70", 5 0, L_0000018728b5f4e0;  1 drivers
v0000018728b46570_0 .net *"_ivl_72", 0 0, L_0000018728baa2c0;  1 drivers
v0000018728b45710_0 .net *"_ivl_75", 0 0, L_0000018728a4ab00;  1 drivers
L_0000018728b5f528 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000018728b466b0_0 .net/2u *"_ivl_76", 5 0, L_0000018728b5f528;  1 drivers
v0000018728b45b70_0 .net *"_ivl_78", 0 0, L_0000018728ba9a00;  1 drivers
L_0000018728b5f1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b457b0_0 .net/2u *"_ivl_8", 31 0, L_0000018728b5f1c8;  1 drivers
v0000018728b45850_0 .net *"_ivl_81", 0 0, L_0000018728a4abe0;  1 drivers
L_0000018728b5f570 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000018728b467f0_0 .net/2u *"_ivl_82", 5 0, L_0000018728b5f570;  1 drivers
v0000018728b458f0_0 .net *"_ivl_84", 0 0, L_0000018728ba9dc0;  1 drivers
v0000018728b46f00_0 .net *"_ivl_87", 0 0, L_0000018728a4ada0;  1 drivers
L_0000018728b5f5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018728b47720_0 .net/2u *"_ivl_88", 0 0, L_0000018728b5f5b8;  1 drivers
L_0000018728b5f600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018728b48c60_0 .net/2u *"_ivl_90", 0 0, L_0000018728b5f600;  1 drivers
v0000018728b48800_0 .net *"_ivl_92", 0 0, L_0000018728ba9e60;  1 drivers
L_0000018728b5f648 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018728b486c0_0 .net/2u *"_ivl_94", 5 0, L_0000018728b5f648;  1 drivers
v0000018728b475e0_0 .net *"_ivl_96", 0 0, L_0000018728baa360;  1 drivers
L_0000018728b5f690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018728b47b80_0 .net/2u *"_ivl_98", 5 0, L_0000018728b5f690;  1 drivers
v0000018728b47e00_0 .net "clk", 0 0, L_0000018728a4a5c0;  alias, 1 drivers
v0000018728b47220_0 .net "excep_flag", 0 0, L_0000018728ba7020;  alias, 1 drivers
v0000018728b488a0_0 .net "funct", 5 0, L_0000018728baa7c0;  alias, 1 drivers
v0000018728b48d00_0 .net "opcode", 5 0, L_0000018728b5d8b0;  alias, 1 drivers
v0000018728b48580_0 .net "rst", 0 0, v0000018728b5d6d0_0;  alias, 1 drivers
L_0000018728baab80 .concat [ 6 26 0 0], L_0000018728b5d8b0, L_0000018728b5f180;
L_0000018728ba9be0 .cmp/eq 32, L_0000018728baab80, L_0000018728b5f1c8;
L_0000018728ba9fa0 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f210;
L_0000018728baaae0 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f258;
L_0000018728baa9a0 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f2a0;
L_0000018728ba9b40 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f2e8;
L_0000018728baa220 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f330;
L_0000018728ba9c80 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f378;
L_0000018728ba9640 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f3c0;
L_0000018728ba96e0 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f408;
L_0000018728ba9d20 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f450;
L_0000018728ba9820 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f498;
L_0000018728baa2c0 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f4e0;
L_0000018728ba9a00 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f528;
L_0000018728ba9dc0 .cmp/eq 6, L_0000018728baa7c0, L_0000018728b5f570;
L_0000018728ba9e60 .functor MUXZ 1, L_0000018728b5f600, L_0000018728b5f5b8, L_0000018728a4ada0, C4<>;
L_0000018728baa360 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f648;
L_0000018728baa4a0 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f690;
L_0000018728baa5e0 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f6d8;
L_0000018728baa540 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f720;
L_0000018728ba6f80 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f768;
L_0000018728ba7160 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f7b0;
L_0000018728ba9000 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f7f8;
L_0000018728ba78e0 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f840;
L_0000018728ba7700 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f888;
L_0000018728ba7d40 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f8d0;
L_0000018728ba8ec0 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f918;
L_0000018728ba90a0 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f960;
L_0000018728ba7ac0 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f9a8;
L_0000018728ba8b00 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5f9f0;
L_0000018728ba7e80 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5fa38;
L_0000018728ba6ee0 .cmp/eq 6, L_0000018728b5d8b0, L_0000018728b5fa80;
L_0000018728ba8380 .functor MUXZ 1, L_0000018728b5fb10, L_0000018728b5fac8, L_0000018728bbb2b0, C4<>;
L_0000018728ba8c40 .functor MUXZ 1, L_0000018728ba8380, L_0000018728ba9e60, L_0000018728ba9be0, C4<>;
L_0000018728ba7020 .functor MUXZ 1, L_0000018728ba8c40, L_0000018728b5f138, L_0000018728a4a9b0, C4<>;
S_00000187289d6bb0 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000018728bbb390 .functor BUFZ 32, L_0000018728ba7980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018728b48620 .array "InstMem", 0 1023, 31 0;
v0000018728b472c0_0 .net *"_ivl_0", 31 0, L_0000018728ba7980;  1 drivers
v0000018728b48940_0 .net *"_ivl_3", 9 0, L_0000018728ba7ca0;  1 drivers
v0000018728b48760_0 .net *"_ivl_4", 11 0, L_0000018728ba7200;  1 drivers
L_0000018728b5ff48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018728b46fa0_0 .net *"_ivl_7", 1 0, L_0000018728b5ff48;  1 drivers
v0000018728b48440_0 .net "address", 31 0, v0000018728b4b640_0;  alias, 1 drivers
v0000018728b48120_0 .var/i "i", 31 0;
v0000018728b489e0_0 .net "q", 31 0, L_0000018728bbb390;  alias, 1 drivers
L_0000018728ba7980 .array/port v0000018728b48620, L_0000018728ba7200;
L_0000018728ba7ca0 .part v0000018728b4b640_0, 0, 10;
L_0000018728ba7200 .concat [ 10 2 0 0], L_0000018728ba7ca0, L_0000018728b5ff48;
S_00000187289ce0b0 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000018728bbb550 .functor BUFZ 32, L_0000018728ba87e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018728bbbbe0 .functor BUFZ 32, L_0000018728ba8f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018728b47d60_1 .array/port v0000018728b47d60, 1;
L_0000018728bbb470 .functor BUFZ 32, v0000018728b47d60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018728b47d60_2 .array/port v0000018728b47d60, 2;
L_0000018728bbba20 .functor BUFZ 32, v0000018728b47d60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018728b47d60_3 .array/port v0000018728b47d60, 3;
L_0000018728bbbcc0 .functor BUFZ 32, v0000018728b47d60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018728b47d60_4 .array/port v0000018728b47d60, 4;
L_0000018728bbb9b0 .functor BUFZ 32, v0000018728b47d60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018728b47d60_5 .array/port v0000018728b47d60, 5;
L_0000018728bbbd30 .functor BUFZ 32, v0000018728b47d60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018728b47d60_6 .array/port v0000018728b47d60, 6;
L_0000018728bbb010 .functor BUFZ 32, v0000018728b47d60_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018728b48da0_0 .net *"_ivl_0", 31 0, L_0000018728ba87e0;  1 drivers
v0000018728b481c0_0 .net *"_ivl_10", 6 0, L_0000018728ba8880;  1 drivers
L_0000018728b60020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018728b48a80_0 .net *"_ivl_13", 1 0, L_0000018728b60020;  1 drivers
v0000018728b48b20_0 .net *"_ivl_2", 6 0, L_0000018728ba9280;  1 drivers
L_0000018728b5ffd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018728b484e0_0 .net *"_ivl_5", 1 0, L_0000018728b5ffd8;  1 drivers
v0000018728b47040_0 .net *"_ivl_8", 31 0, L_0000018728ba8f60;  1 drivers
v0000018728b47c20_0 .net "clk", 0 0, L_0000018728a4a5c0;  alias, 1 drivers
v0000018728b48bc0_0 .var/i "i", 31 0;
v0000018728b47360_0 .net "readData1", 31 0, L_0000018728bbb550;  alias, 1 drivers
v0000018728b470e0_0 .net "readData2", 31 0, L_0000018728bbbbe0;  alias, 1 drivers
v0000018728b47cc0_0 .net "readRegister1", 4 0, L_0000018728ba9960;  alias, 1 drivers
v0000018728b47400_0 .net "readRegister2", 4 0, L_0000018728baa860;  alias, 1 drivers
v0000018728b47d60 .array "registers", 31 0, 31 0;
v0000018728b47fe0_0 .net "regs0", 31 0, L_0000018728bbb470;  alias, 1 drivers
v0000018728b47ea0_0 .net "regs1", 31 0, L_0000018728bbba20;  alias, 1 drivers
v0000018728b47180_0 .net "regs2", 31 0, L_0000018728bbbcc0;  alias, 1 drivers
v0000018728b474a0_0 .net "regs3", 31 0, L_0000018728bbb9b0;  alias, 1 drivers
v0000018728b47540_0 .net "regs4", 31 0, L_0000018728bbbd30;  alias, 1 drivers
v0000018728b47680_0 .net "regs5", 31 0, L_0000018728bbb010;  alias, 1 drivers
v0000018728b477c0_0 .net "rst", 0 0, v0000018728b5d6d0_0;  alias, 1 drivers
v0000018728b47f40_0 .net "we", 0 0, v0000018728b43f60_0;  alias, 1 drivers
v0000018728b47860_0 .net "writeData", 31 0, L_0000018728bc0b90;  alias, 1 drivers
v0000018728b48260_0 .net "writeRegister", 4 0, L_0000018728ba7fc0;  alias, 1 drivers
E_0000018728ae0ed0/0 .event negedge, v0000018728b44640_0;
E_0000018728ae0ed0/1 .event posedge, v0000018728b47e00_0;
E_0000018728ae0ed0 .event/or E_0000018728ae0ed0/0, E_0000018728ae0ed0/1;
L_0000018728ba87e0 .array/port v0000018728b47d60, L_0000018728ba9280;
L_0000018728ba9280 .concat [ 5 2 0 0], L_0000018728ba9960, L_0000018728b5ffd8;
L_0000018728ba8f60 .array/port v0000018728b47d60, L_0000018728ba8880;
L_0000018728ba8880 .concat [ 5 2 0 0], L_0000018728baa860, L_0000018728b60020;
S_00000187289ce240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_00000187289ce0b0;
 .timescale 0 0;
v0000018728b48080_0 .var/i "i", 31 0;
S_0000018728999ad0 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000018728ae0f10 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000018728bbb7f0 .functor NOT 1, v0000018728b43100_0, C4<0>, C4<0>, C4<0>;
v0000018728b47900_0 .net *"_ivl_0", 0 0, L_0000018728bbb7f0;  1 drivers
v0000018728b479a0_0 .net "in1", 4 0, L_0000018728baa860;  alias, 1 drivers
v0000018728b47a40_0 .net "in2", 4 0, L_0000018728baa400;  alias, 1 drivers
v0000018728b47ae0_0 .net "out", 4 0, L_0000018728ba7fc0;  alias, 1 drivers
v0000018728b48300_0 .net "s", 0 0, v0000018728b43100_0;  alias, 1 drivers
L_0000018728ba7fc0 .functor MUXZ 5, L_0000018728baa400, L_0000018728baa860, L_0000018728bbb7f0, C4<>;
S_0000018728999c60 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018728ae0c50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018728bbb710 .functor NOT 1, v0000018728b43ce0_0, C4<0>, C4<0>, C4<0>;
v0000018728b483a0_0 .net *"_ivl_0", 0 0, L_0000018728bbb710;  1 drivers
v0000018728b4b1e0_0 .net "in1", 31 0, v0000018728b4b5a0_0;  alias, 1 drivers
v0000018728b4bc80_0 .net "in2", 31 0, v0000018728b4b820_0;  alias, 1 drivers
v0000018728b4b960_0 .net "out", 31 0, L_0000018728bc0b90;  alias, 1 drivers
v0000018728b4bd20_0 .net "s", 0 0, v0000018728b43ce0_0;  alias, 1 drivers
L_0000018728bc0b90 .functor MUXZ 32, v0000018728b4b820_0, v0000018728b4b5a0_0, L_0000018728bbb710, C4<>;
S_0000018728996af0 .scope module, "alu" "ALU" 3 100, 10 1 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000018728996c80 .param/l "ADD" 0 10 12, C4<0000>;
P_0000018728996cb8 .param/l "AND" 0 10 12, C4<0010>;
P_0000018728996cf0 .param/l "NOR" 0 10 12, C4<0101>;
P_0000018728996d28 .param/l "OR" 0 10 12, C4<0011>;
P_0000018728996d60 .param/l "SGT" 0 10 12, C4<0111>;
P_0000018728996d98 .param/l "SLL" 0 10 12, C4<1000>;
P_0000018728996dd0 .param/l "SLT" 0 10 12, C4<0110>;
P_0000018728996e08 .param/l "SRL" 0 10 12, C4<1001>;
P_0000018728996e40 .param/l "SUB" 0 10 12, C4<0001>;
P_0000018728996e78 .param/l "XOR" 0 10 12, C4<0100>;
P_0000018728996eb0 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_0000018728996ee8 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_0000018728b604a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018728b49f20_0 .net/2u *"_ivl_0", 31 0, L_0000018728b604a0;  1 drivers
v0000018728b4a600_0 .net "opSel", 3 0, v0000018728a37490_0;  alias, 1 drivers
v0000018728b4a9c0_0 .net "operand1", 31 0, L_0000018728bc0730;  alias, 1 drivers
v0000018728b4baa0_0 .net "operand2", 31 0, L_0000018728ba95a0;  alias, 1 drivers
v0000018728b4b5a0_0 .var "result", 31 0;
v0000018728b4a7e0_0 .net "zero", 0 0, L_0000018728bc23f0;  alias, 1 drivers
E_0000018728ae01d0 .event anyedge, v0000018728a37490_0, v0000018728b4a9c0_0, v0000018728a364f0_0;
L_0000018728bc23f0 .cmp/eq 32, v0000018728b4b5a0_0, L_0000018728b604a0;
S_00000187289ca300 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000018728b4bee0 .param/l "RType" 0 4 2, C4<000000>;
P_0000018728b4bf18 .param/l "add" 0 4 5, C4<100000>;
P_0000018728b4bf50 .param/l "addi" 0 4 8, C4<001000>;
P_0000018728b4bf88 .param/l "addu" 0 4 5, C4<100001>;
P_0000018728b4bfc0 .param/l "and_" 0 4 5, C4<100100>;
P_0000018728b4bff8 .param/l "andi" 0 4 8, C4<001100>;
P_0000018728b4c030 .param/l "beq" 0 4 10, C4<000100>;
P_0000018728b4c068 .param/l "bge" 0 4 10, C4<001010>;
P_0000018728b4c0a0 .param/l "bgt" 0 4 10, C4<001001>;
P_0000018728b4c0d8 .param/l "ble" 0 4 10, C4<000111>;
P_0000018728b4c110 .param/l "blt" 0 4 10, C4<000110>;
P_0000018728b4c148 .param/l "bne" 0 4 10, C4<000101>;
P_0000018728b4c180 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018728b4c1b8 .param/l "j" 0 4 12, C4<000010>;
P_0000018728b4c1f0 .param/l "jal" 0 4 12, C4<000011>;
P_0000018728b4c228 .param/l "jr" 0 4 6, C4<001000>;
P_0000018728b4c260 .param/l "lw" 0 4 8, C4<100011>;
P_0000018728b4c298 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018728b4c2d0 .param/l "or_" 0 4 5, C4<100101>;
P_0000018728b4c308 .param/l "ori" 0 4 8, C4<001101>;
P_0000018728b4c340 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018728b4c378 .param/l "sll" 0 4 6, C4<000000>;
P_0000018728b4c3b0 .param/l "slt" 0 4 5, C4<101010>;
P_0000018728b4c3e8 .param/l "slti" 0 4 8, C4<101010>;
P_0000018728b4c420 .param/l "srl" 0 4 6, C4<000010>;
P_0000018728b4c458 .param/l "sub" 0 4 5, C4<100010>;
P_0000018728b4c490 .param/l "subu" 0 4 5, C4<100011>;
P_0000018728b4c4c8 .param/l "sw" 0 4 8, C4<101011>;
P_0000018728b4c500 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018728b4c538 .param/l "xori" 0 4 8, C4<001110>;
v0000018728b4ab00_0 .var "PCsrc", 1 0;
v0000018728b4b3c0_0 .net "excep_flag", 0 0, L_0000018728ba7020;  alias, 1 drivers
v0000018728b4bbe0_0 .net "funct", 5 0, L_0000018728baa7c0;  alias, 1 drivers
v0000018728b4bb40_0 .net "opcode", 5 0, L_0000018728b5d8b0;  alias, 1 drivers
v0000018728b4a740_0 .net "operand1", 31 0, L_0000018728bbb550;  alias, 1 drivers
v0000018728b4a560_0 .net "operand2", 31 0, L_0000018728ba95a0;  alias, 1 drivers
v0000018728b4aa60_0 .net "rst", 0 0, v0000018728b5d6d0_0;  alias, 1 drivers
E_0000018728ae0210/0 .event anyedge, v0000018728b44640_0, v0000018728b47220_0, v0000018728b440a0_0, v0000018728b47360_0;
E_0000018728ae0210/1 .event anyedge, v0000018728a364f0_0, v0000018728b432e0_0;
E_0000018728ae0210 .event/or E_0000018728ae0210/0, E_0000018728ae0210/1;
S_00000187289ca490 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000018728b4a880 .array "DataMem", 0 1023, 31 0;
v0000018728b4a6a0_0 .net "address", 31 0, v0000018728b4b5a0_0;  alias, 1 drivers
v0000018728b4b460_0 .net "clock", 0 0, L_0000018728a4a5c0;  alias, 1 drivers
v0000018728b4af60_0 .net "data", 31 0, L_0000018728bbbbe0;  alias, 1 drivers
v0000018728b4a920_0 .var/i "i", 31 0;
v0000018728b4b820_0 .var "q", 31 0;
v0000018728b4aba0_0 .net "rden", 0 0, v0000018728a26160_0;  alias, 1 drivers
v0000018728b4ba00_0 .net "wren", 0 0, v0000018728b44000_0;  alias, 1 drivers
E_0000018728ae0f90 .event negedge, v0000018728b47e00_0;
S_00000187289c3190 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_00000187289b2140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000018728ae0fd0 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v0000018728b4a4c0_0 .net "PCin", 31 0, L_0000018728ba7f20;  alias, 1 drivers
v0000018728b4b640_0 .var "PCout", 31 0;
v0000018728b4a2e0_0 .net "clk", 0 0, L_0000018728a4a5c0;  alias, 1 drivers
v0000018728b4a380_0 .net "rst", 0 0, v0000018728b5d6d0_0;  alias, 1 drivers
    .scope S_00000187289ca300;
T_0 ;
    %wait E_0000018728ae0210;
    %load/vec4 v0000018728b4aa60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018728b4ab00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018728b4b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018728b4ab00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018728b4bb40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v0000018728b4a740_0;
    %load/vec4 v0000018728b4a560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v0000018728b4bb40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v0000018728b4a740_0;
    %load/vec4 v0000018728b4a560_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v0000018728b4bb40_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v0000018728b4a740_0;
    %load/vec4 v0000018728b4a560_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v0000018728b4bb40_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v0000018728b4a740_0;
    %load/vec4 v0000018728b4a560_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v0000018728b4bb40_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v0000018728b4a560_0;
    %load/vec4 v0000018728b4a740_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000018728b4bb40_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v0000018728b4a560_0;
    %load/vec4 v0000018728b4a740_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000018728b4bb40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000018728b4bb40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000018728b4bb40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v0000018728b4bbe0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018728b4ab00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018728b4ab00_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000187289c3190;
T_1 ;
    %wait E_0000018728ae0ed0;
    %load/vec4 v0000018728b4a380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018728b4b640_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018728b4a4c0_0;
    %assign/vec4 v0000018728b4b640_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000187289d6bb0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018728b48120_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018728b48120_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018728b48120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %load/vec4 v0000018728b48120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018728b48120_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b48620, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000187289b22d0;
T_3 ;
    %wait E_0000018728ae0990;
    %load/vec4 v0000018728b44640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000018728b42f20_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018728b43f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018728b44000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018728b43ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018728a26160_0, 0;
    %assign/vec4 v0000018728b43100_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018728b42f20_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018728a37490_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000018728a260c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018728b43f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018728b44000_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018728b43ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018728a26160_0, 0, 1;
    %store/vec4 v0000018728b43100_0, 0, 1;
    %load/vec4 v0000018728b440a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b42f20_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43f60_0, 0;
    %load/vec4 v0000018728b432e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018728b43100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a26160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b43ce0_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728b44000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018728a260c0_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018728a37490_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000187289ce0b0;
T_4 ;
    %wait E_0000018728ae0ed0;
    %fork t_1, S_00000187289ce240;
    %jmp t_0;
    .scope S_00000187289ce240;
t_1 ;
    %load/vec4 v0000018728b477c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018728b48080_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000018728b48080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018728b48080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b47d60, 0, 4;
    %load/vec4 v0000018728b48080_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018728b48080_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018728b47f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000018728b47860_0;
    %load/vec4 v0000018728b48260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b47d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b47d60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000187289ce0b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000187289ce0b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018728b48bc0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018728b48bc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000018728b48bc0_0;
    %ix/getv/s 4, v0000018728b48bc0_0;
    %load/vec4a v0000018728b47d60, 4;
    %ix/getv/s 4, v0000018728b48bc0_0;
    %load/vec4a v0000018728b47d60, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018728b48bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018728b48bc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018728996af0;
T_6 ;
    %wait E_0000018728ae01d0;
    %load/vec4 v0000018728b4a600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000018728b4a9c0_0;
    %load/vec4 v0000018728b4baa0_0;
    %add;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000018728b4a9c0_0;
    %load/vec4 v0000018728b4baa0_0;
    %sub;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000018728b4a9c0_0;
    %load/vec4 v0000018728b4baa0_0;
    %and;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000018728b4a9c0_0;
    %load/vec4 v0000018728b4baa0_0;
    %or;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000018728b4a9c0_0;
    %load/vec4 v0000018728b4baa0_0;
    %xor;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000018728b4a9c0_0;
    %load/vec4 v0000018728b4baa0_0;
    %or;
    %inv;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000018728b4a9c0_0;
    %load/vec4 v0000018728b4baa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000018728b4baa0_0;
    %load/vec4 v0000018728b4a9c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000018728b4a9c0_0;
    %ix/getv 4, v0000018728b4baa0_0;
    %shiftl 4;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000018728b4a9c0_0;
    %ix/getv 4, v0000018728b4baa0_0;
    %shiftr 4;
    %assign/vec4 v0000018728b4b5a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000187289ca490;
T_7 ;
    %wait E_0000018728ae0f90;
    %load/vec4 v0000018728b4aba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018728b4a6a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018728b4a880, 4;
    %assign/vec4 v0000018728b4b820_0, 0;
T_7.0 ;
    %load/vec4 v0000018728b4ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000018728b4af60_0;
    %ix/getv 3, v0000018728b4a6a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018728b4a880, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000187289ca490;
T_8 ;
    %end;
    .thread T_8;
    .scope S_00000187289ca490;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018728b4a920_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000018728b4a920_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000018728b4a920_0;
    %load/vec4a v0000018728b4a880, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v0000018728b4a920_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018728b4a920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018728b4a920_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000187289b2140;
T_10 ;
    %wait E_0000018728ae0ed0;
    %load/vec4 v0000018728b5db30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018728b5bc90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018728b5bc90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018728b5bc90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018728a4d590;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018728b5def0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018728b5d6d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018728a4d590;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000018728b5def0_0;
    %inv;
    %assign/vec4 v0000018728b5def0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018728a4d590;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018728b5d6d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018728b5d6d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v0000018728b5d3b0_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
