

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               1d1fd91f79a04be419695e7e30b34791  /home/pli11/Desktop/re_test/megakv/insert/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/insert/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi : hostFun 0x0x4030de, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_1" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "$str" from 0x100 to 0x114 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX: finished loading globals (20 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi' : regs=32, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi' : regs=35, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi' : regs=34, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi' : regs=33, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x402fa2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402ea8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi : hostFun 0x0x402d8c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi : hostFun 0x0x402c2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi : hostFun 0x0x402ad0, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 2 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API:       1 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe86e20de8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe86e20de0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe86e20dd8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4030de (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding dominators for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: reconvergence points for _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1bb0 (run.1.sm_70.ptx:1387) @%p2 bra BB5_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (run.1.sm_70.ptx:1675) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1bf0 (run.1.sm_70.ptx:1396) bra.uni BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa0 (run.1.sm_70.ptx:1553) cvt.s64.s32%rd5, %r121;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c70 (run.1.sm_70.ptx:1414) @%p17 bra BB5_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1cc8 (run.1.sm_70.ptx:1427) @%p20 bra BB5_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (run.1.sm_70.ptx:1453) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cd0 (run.1.sm_70.ptx:1428) bra.uni BB5_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d30 (run.1.sm_70.ptx:1445) neg.s32 %r97, %r30;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1cf0 (run.1.sm_70.ptx:1434) @%p21 bra BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (run.1.sm_70.ptx:1453) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1d28 (run.1.sm_70.ptx:1442) bra.uni BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (run.1.sm_70.ptx:1453) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d68 (run.1.sm_70.ptx:1454) @%p20 bra BB5_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (run.1.sm_70.ptx:1470) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1d70 (run.1.sm_70.ptx:1455) bra.uni BB5_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d90 (run.1.sm_70.ptx:1463) setp.ne.s32%p23, %r1, %r139;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1d80 (run.1.sm_70.ptx:1459) @%p24 bra BB5_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (run.1.sm_70.ptx:1470) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1d88 (run.1.sm_70.ptx:1460) bra.uni BB5_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da0 (run.1.sm_70.ptx:1467) st.global.u32 [%rd57], %r25;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1d98 (run.1.sm_70.ptx:1464) @%p23 bra BB5_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (run.1.sm_70.ptx:1470) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1de0 (run.1.sm_70.ptx:1477) @%p20 bra BB5_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1df8 (run.1.sm_70.ptx:1481) @%p25 bra BB5_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1e00 (run.1.sm_70.ptx:1482) bra.uni BB5_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f48 (run.1.sm_70.ptx:1536) setp.ne.s32%p26, %r1, %r139;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1e10 (run.1.sm_70.ptx:1486) @%p27 bra BB5_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1e18 (run.1.sm_70.ptx:1487) bra.uni BB5_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f60 (run.1.sm_70.ptx:1541) setp.ne.s32%p28, %r1, %r139;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1e30 (run.1.sm_70.ptx:1492) @%p31 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1e40 (run.1.sm_70.ptx:1495) @%p32 bra BB5_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (run.1.sm_70.ptx:1500) xor.b32 %r106, %r36, %r12;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1ed0 (run.1.sm_70.ptx:1516) @%p35 bra BB5_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1f10 (run.1.sm_70.ptx:1526) @%p36 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1f40 (run.1.sm_70.ptx:1533) bra.uni BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1f50 (run.1.sm_70.ptx:1537) @%p26 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1f58 (run.1.sm_70.ptx:1538) bra.uni BB5_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (run.1.sm_70.ptx:1548) st.global.u32 [%rd14], %r27;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1f80 (run.1.sm_70.ptx:1545) @%p30 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1f98 (run.1.sm_70.ptx:1550) bra.uni BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1fd8 (run.1.sm_70.ptx:1560) @%p3 bra BB5_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1fe0 (run.1.sm_70.ptx:1561) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (run.1.sm_70.ptx:1589) ld.u32 %r12, [%rd6+4];
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2020 (run.1.sm_70.ptx:1586) bra.uni BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2098 (run.1.sm_70.ptx:1603) @%p6 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x20a0 (run.1.sm_70.ptx:1604) bra.uni BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d8 (run.1.sm_70.ptx:1655) neg.s32 %r59, %r13;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2120 (run.1.sm_70.ptx:1624) @%p10 bra BB5_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (run.1.sm_70.ptx:1639) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x2160 (run.1.sm_70.ptx:1633) @%p11 bra BB5_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (run.1.sm_70.ptx:1639) bar.sync 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2180 (run.1.sm_70.ptx:1640) @%p10 bra BB5_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x21b8 (run.1.sm_70.ptx:1648) @%p13 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x21c8 (run.1.sm_70.ptx:1651) @%p14 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x21d0 (run.1.sm_70.ptx:1652) bra.uni BB5_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2218 (run.1.sm_70.ptx:1665) st.global.u32 [%rd8+32], %r27;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2210 (run.1.sm_70.ptx:1662) @%p7 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2240 (run.1.sm_70.ptx:1672) @%p37 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (run.1.sm_70.ptx:1675) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'.
GPGPU-Sim PTX: pushing kernel '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
Destroy streams for kernel 1: size 0
kernel_name = _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 136432
gpu_sim_insn = 31318016
gpu_ipc =     229.5504
gpu_tot_sim_cycle = 136432
gpu_tot_sim_insn = 31318016
gpu_tot_ipc =     229.5504
gpu_tot_issued_cta = 8
gpu_occupancy = 49.9749% 
gpu_tot_occupancy = 49.9749% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1015
partiton_level_parallism_total  =       2.1015
partiton_level_parallism_util =       2.4740
partiton_level_parallism_util_total  =       2.4740
L2_BW  =      76.1237 GB/Sec
L2_BW_total  =      76.1237 GB/Sec
gpu_total_sim_rate=131037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 53312, Miss = 32826, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 53312, Miss = 32829, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 53312, Miss = 32831, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 53312, Miss = 32830, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 53312, Miss = 32830, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 53312, Miss = 32824, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 53312, Miss = 32831, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 53312, Miss = 32830, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 426496
	L1D_total_cache_misses = 262631
	L1D_total_cache_miss_rate = 0.6158
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.158
	L1D_cache_fill_port_util = 0.150
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 140816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56278
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65536
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 295424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 
gpgpu_n_tot_thrd_icount = 35856384
gpgpu_n_tot_w_icount = 1120512
gpgpu_n_stall_shd_mem = 294912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155636
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3162112
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 294912
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188118	W0_Idle:89978	W0_Scoreboard:2754412	W1:0	W2:0	W3:0	W4:81920	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1038592
single_issue_nums: WS0:280128	WS1:280128	WS2:280128	WS3:280128	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1245088 {8:155636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5242880 {40:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6225440 {40:155636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1048576 {8:131072,}
maxmflatency = 1097 
max_icnt2mem_latency = 129 
maxmrqlatency = 266 
max_icnt2sh_latency = 17 
averagemflatency = 298 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:63234 	14616 	2053 	2141 	4677 	6190 	2298 	159 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	211656 	36999 	38041 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	286343 	106 	258 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	258420 	27364 	919 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	185 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         8         8         6         8         8         8        16         1         1         1         1 
dram[1]:         8         8         8        16         8        16         8         8         8         8         8        12         2         1         1         2 
dram[2]:         8         8        12        12        16         8         8         8        11         8         8        14         1         1         1         1 
dram[3]:         8         8         8         8         8         8         8         8         8         8         8        12         1         1         1         1 
dram[4]:         8         8         8         8         8         8         4         8         8         6         8        16         2         1         1         1 
dram[5]:         8         8        12         8         8         8         7         8         8         8        16        16         2         1         1         2 
dram[6]:         8         8         8         8         8         8         8         4         5         8         8        16         1         2         1         1 
dram[7]:         7         8         8         8         8         9         8         8         8         8         8        16         1         1         1         1 
dram[8]:         8         8         8         8         8        16         8         8         8         8        16        15         1         1         1         1 
dram[9]:         8         8         8         8        15         8         8         8         8         8        15        16         1         1         1         1 
dram[10]:         8         7         8         8        16        16         8         6         5         8        12        16         1         1         1         1 
dram[11]:         4         8         8        12         8         8         8         8         4         8        10        16         1         2         2         1 
dram[12]:         8         8         8         8         8        12         8         8        12         8        12        16         1         2         2         1 
dram[13]:         8         8         8        12        16         8         8         8         8         8         8        16         2         2         1         1 
dram[14]:         8         8         8        12         8         8         8         8         8         8        12        16         1         1         1         1 
dram[15]:         8         8         8         4         8         8         7         8         8         8        16        12         1         1         1         1 
dram[16]:         8         8         8         8         8         8         8         8         7         8        16        16         1         1         1         1 
dram[17]:         8         7         4         8        14         8         8         8         8         8        16        16         1         1         1         2 
dram[18]:         8         8         8        16         8         8         8         8         4         8        15        16         2         1         1         1 
dram[19]:         8         8         8        10         8         8         8         8         8         8        12         8         1         1         1         1 
dram[20]:         8         8         8        12        16         8         8         8         8         8        16        13         2         1         1         1 
dram[21]:         8         8         8        16         8         8         8         8         8         8        16        16         1         1         1         1 
dram[22]:         8         8         8         4         8         8         8         8         8         8        16        14         1         2         1         2 
dram[23]:         8         8         8         8         8         8         8         8         8         8        12         9         1         1         1         1 
dram[24]:         8         8        12         8         8         8         8         8         8         8        16        12         1         1         1         1 
dram[25]:         8         8         8         8         8         8         8         8         8         8         8        16         1         1         1         1 
dram[26]:         8         8         8        10        16         8         8         8         8         8        12         9         1         1         1         1 
dram[27]:         8         8         8         8         8         8         8         8         8         8        12        12         2         1         1         2 
dram[28]:         8         8         8         9         8         8         8         8         7         8        12        16         1         1         1         1 
dram[29]:         8         8         8         9         8         8         8         8         8         8        16         8         1         1         1         1 
dram[30]:         8         8         8         8         8         8         8         8         8         8        12        16         1         1         1         1 
dram[31]:         8         8         8        12         8        16         8         8         8         8        16         9         1         1         1         1 
maximum service time to same row:
dram[0]:      6382      6208      6305      6274      6365      6362      6250      6253      6270      6265      6226      7838      6378      7940      6330      7877 
dram[1]:      6417      7726      6389      6381      6249      6250      6290      6350      6349      6270      8003      6269      6422      6425      6245      6345 
dram[2]:      6309      6212      6273      6337      6361      7830      6306      6381      6253      6329      6318      7723      6390      6254      6209      6365 
dram[3]:      6216      6261      6402      6269      6337      6245      6341      6305      6326      6373      6273      6361      6422      6289      6317      6253 
dram[4]:      6234      6301      6212      8128      6432      7770      6253      6433      6241      6365      6394      6211      6249      6297      7931      7902 
dram[5]:      6249      6229      6250      6212      6298      6245      6301      6377      6358      6310      6341      8143      7918      7899      7810      6253 
dram[6]:      7679      6531      6241      6318      6229      7188      6361      7798      7746      6310      7886      6302      6394      6224      6290      6230 
dram[7]:      6285      6337      6358      6385      7762      7790      6386      6281      7743      6388      6369      6341      6242      6212      6289      7802 
dram[8]:      6543      7846      6216      6305      6374      6290      6310      6224      6261      6265      7834      6286      6266      7706      6253      6205 
dram[9]:      6262      7045      6417      6312      6334      9262      6254      6390      6357      6246      6333      6366      6377      6265      7893      7883 
dram[10]:      6269      6215      6940      6211      6258      6296      7973      6321      6313      6261      6358      6230      6237      6305      6208      6293 
dram[11]:      6229      6241      8647      6381      6330      6233      8895      6265      7818      6301      6325      6302      6357      6397      7156      9183 
dram[12]:      7890      6293      6406      7849      6757      6230      6373      6265      6249      6350      6266      6233      6208      6270      6337      6370 
dram[13]:      6386      6936      7778      6250      6254      6365      6293      6378      6329      6385      6246      6396      6209      7851      6413      6385 
dram[14]:      6241      6386      6398      6381      6341      6269      7706      6369      6301      6361      6370      6229      6230      6277      6800      7795 
dram[15]:      6337      6245      6249      6207      6413      6285      7743      6313      6246      6253      7935      6226      6233      6242      6458      7145 
dram[16]:      6289      6341      6381      6212      6233      6241      6385      6253      6338      6361      6290      6384      6249      6262      6269      6230 
dram[17]:      6373      7699      6298      6293      6369      6417      7682      6394      6405      6317      7138      6342      7799      7678      6402      6297 
dram[18]:      9344      7706      6253      6298      6257      6234      6233      6208      6297      8059      6290      6237      6265      6776      7787      6261 
dram[19]:      6334      9409      6306      6426      6393      7738      6386      6402      6273      6266      6309      6382      6401      6298      6314      6269 
dram[20]:      6241      6370      6293      6406      6273      6225      6250      6365      7923      9457      6212      6603      6309      6286      6398      6305 
dram[21]:      6269      6365      6241      7798      6334      7831      6434      7779      6246      6257      6253      6341      6381      6225      6213      6390 
dram[22]:      7739      6465      6301      6258      6370      6338      6229      6381      7859      6257      6293      7762      6334      6389      6266      7835 
dram[23]:      6253      6207      6294      6237      6277      6349      6318      6249      6241      7774      6401      6245      6365      6309      6257      6233 
dram[24]:      6341      6285      6381      6421      7750      6258      6286      6269      9303      6429      6229      6254      6216      6246      6297      6433 
dram[25]:      6333      7919      6245      6249      6237      8063      6433      6414      6317      6329      6230      6224      6285      6262      6261      7850 
dram[26]:      6317      8653      6293      6212      6286      6345      6432      6430      6332      7714      6378      9247      6333      6429      7798      7979 
dram[27]:      6213      6282      6265      6289      6341      6245      7687      6325      6301      6237     12222      6285      9340      6378      6366      7770 
dram[28]:      6386      6382      6261      6301      6297      7730      6213      6211      9618      6208      6341      6242      6381      7815      7906      6212 
dram[29]:      6277      7718      7875      6318      6301      6245      6365      6432      6364      6224      6337      6339      6258      7782      6333      6305 
dram[30]:      6250      6277      6358      6249      6215      6385      7855      6257      6285      6382      6242      6241      6353      6254      6301      6326 
dram[31]:      6358      6249      6266      6313      6369      6237      7305      6349      6229      7826      6350      6301      6262      6357      6273      6285 
average row accesses per activate:
dram[0]:  1.069893  1.120690  1.128205  1.090047  1.160428  1.167568  1.099415  1.060773  1.079755  1.102410  1.187879  1.178161  1.000000  1.000000  1.000000  1.000000 
dram[1]:  1.068493  1.096970  1.078652  1.149701  1.123457  1.170068  1.054795  1.086667  1.053763  1.090909  1.136364  1.163399  1.005128  1.000000  1.000000  1.006098 
dram[2]:  1.090323  1.094444  1.093137  1.114943  1.196429  1.232704  1.088608  1.082051  1.133333  1.080808  1.092486  1.188172  1.000000  1.000000  1.000000  1.000000 
dram[3]:  1.083832  1.075145  1.121429  1.114458  1.174194  1.184524  1.059524  1.092715  1.071429  1.104938  1.129943  1.136612  1.000000  1.000000  1.000000  1.000000 
dram[4]:  1.059880  1.093168  1.069930  1.101449  1.125874  1.211268  1.042253  1.068493  1.075581  1.070588  1.118056  1.220690  1.007194  1.000000  1.000000  1.000000 
dram[5]:  1.038462  1.114754  1.099010  1.109948  1.116279  1.113300  1.111111  1.085000  1.071823  1.116279  1.168421  1.214765  1.006135  1.000000  1.000000  1.006452 
dram[6]:  1.095238  1.109677  1.074286  1.130435  1.111732  1.166667  1.074286  1.064286  1.064748  1.089041  1.125786  1.159341  1.000000  1.005952  1.000000  1.000000 
dram[7]:  1.058064  1.102941  1.080925  1.092715  1.147239  1.165681  1.077348  1.062893  1.082759  1.114286  1.157534  1.189024  1.000000  1.000000  1.000000  1.000000 
dram[8]:  1.044304  1.114286  1.077348  1.096970  1.141176  1.151685  1.092025  1.132353  1.064935  1.097701  1.216867  1.202614  1.000000  1.000000  1.000000  1.000000 
dram[9]:  1.092715  1.110429  1.079545  1.092683  1.149733  1.189873  1.074713  1.083832  1.071038  1.103261  1.140704  1.170213  1.000000  1.000000  1.000000  1.000000 
dram[10]:  1.075145  1.067797  1.083871  1.087379  1.170588  1.172414  1.086420  1.048387  1.066298  1.103659  1.180645  1.239130  1.000000  1.000000  1.000000  1.000000 
dram[11]:  1.016304  1.093264  1.098160  1.140351  1.106667  1.165049  1.118881  1.077273  1.035503  1.111732  1.150754  1.153846  1.000000  1.011765  1.006452  1.000000 
dram[12]:  1.084337  1.082927  1.102564  1.147436  1.137755  1.182320  1.067708  1.070175  1.138122  1.111111  1.147368  1.175824  1.000000  1.004831  1.006173  1.000000 
dram[13]:  1.062112  1.070922  1.082902  1.150602  1.178161  1.143791  1.077844  1.102273  1.088398  1.106250  1.150838  1.170213  1.005650  1.006757  1.000000  1.000000 
dram[14]:  1.093923  1.114754  1.097143  1.155280  1.126374  1.197605  1.120805  1.103896  1.117284  1.112994  1.143713  1.240260  1.000000  1.000000  1.000000  1.000000 
dram[15]:  1.071429  1.145833  1.090000  1.055556  1.172414  1.155440  1.034483  1.100719  1.094340  1.110497  1.181250  1.153846  1.000000  1.000000  1.000000  1.000000 
dram[16]:  1.059172  1.119048  1.094444  1.137143  1.122699  1.176768  1.074286  1.069893  1.052326  1.095477  1.186046  1.188172  1.000000  1.000000  1.000000  1.000000 
dram[17]:  1.096386  1.090452  1.053892  1.124324  1.213415  1.180000  1.084270  1.083333  1.103030  1.103261  1.157068  1.171123  1.000000  1.000000  1.000000  1.005405 
dram[18]:  1.059701  1.126437  1.111842  1.242424  1.112994  1.137255  1.091503  1.123656  1.038217  1.128049  1.177632  1.223776  1.007407  1.000000  1.000000  1.000000 
dram[19]:  1.061350  1.085714  1.098592  1.153846  1.147651  1.196429  1.106061  1.112903  1.064516  1.103774  1.133333  1.161290  1.000000  1.000000  1.000000  1.000000 
dram[20]:  1.071823  1.079545  1.168831  1.158823  1.161677  1.156250  1.135135  1.119318  1.088608  1.129252  1.164706  1.193370  1.005319  1.000000  1.000000  1.000000 
dram[21]:  1.086957  1.120000  1.180645  1.197531  1.140351  1.153846  1.104046  1.138728  1.077348  1.110465  1.172619  1.209581  1.000000  1.000000  1.000000  1.000000 
dram[22]:  1.065789  1.058140  1.106250  1.070175  1.166667  1.120879  1.086420  1.090323  1.097297  1.102941  1.230769  1.207407  1.000000  1.006135  1.000000  1.006024 
dram[23]:  1.082840  1.087432  1.096774  1.130435  1.146465  1.192893  1.090425  1.067010  1.124224  1.136054  1.165681  1.193370  1.000000  1.000000  1.000000  1.000000 
dram[24]:  1.090909  1.116022  1.148148  1.168478  1.186747  1.157895  1.079096  1.102326  1.084849  1.171598  1.213333  1.140351  1.000000  1.000000  1.000000  1.000000 
dram[25]:  1.096591  1.111842  1.141176  1.113636  1.182857  1.179191  1.075145  1.115385  1.107843  1.133333  1.153846  1.185567  1.000000  1.000000  1.000000  1.000000 
dram[26]:  1.084849  1.111765  1.111111  1.203704  1.179775  1.177083  1.085890  1.097561  1.096386  1.136905  1.197531  1.281046  1.000000  1.000000  1.000000  1.000000 
dram[27]:  1.063107  1.081395  1.119048  1.143713  1.160804  1.228916  1.096386  1.098592  1.104167  1.124260  1.145455  1.243056  1.006623  1.000000  1.000000  1.006410 
dram[28]:  1.074713  1.122699  1.081340  1.144860  1.156250  1.168317  1.093407  1.091324  1.051136  1.107477  1.155172  1.191176  1.000000  1.000000  1.000000  1.000000 
dram[29]:  1.049020  1.159236  1.105263  1.150838  1.185629  1.181818  1.094972  1.084158  1.098160  1.128655  1.195266  1.177143  1.000000  1.000000  1.000000  1.000000 
dram[30]:  1.094444  1.099379  1.101064  1.139394  1.161491  1.144231  1.115607  1.067308  1.081967  1.141844  1.156425  1.214765  1.000000  1.000000  1.000000  1.000000 
dram[31]:  1.113636  1.144330  1.114754  1.153846  1.183246  1.206452  1.100000  1.095506  1.103825  1.136364  1.165681  1.162304  1.000000  1.000000  1.000000  1.000000 
average row locality = 95369/87294 = 1.092504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       153       140       177       171       174       145       153       141       146       163       155       137       118       119       124 
dram[1]:       127       144       146       159       146       136       117       131       148       135       160       140       149       121       125       126 
dram[2]:       133       151       173       154       156       164       138       158       164       160       150       173       134       138       127       127 
dram[3]:       142       147       134       149       146       165       143       129       117       144       162       169       138        99       123       114 
dram[4]:       138       136       122       123       133       146       119       126       155       148       131       140       115       131       132       135 
dram[5]:       147       157       172       161       148       175       150       168       148       154       170       142       127       131       115       116 
dram[6]:       135       143       151       147       162       138       145       123       114       128       142       164       113       131       137       139 
dram[7]:       133       176       148       133       154       159       145       131       129       152       139       156       117       129       142       124 
dram[8]:       133       161       152       139       157       166       140       118       137       153       166       152       122       129       106       114 
dram[9]:       126       141       154       170       170       158       148       145       153       155       179       178       127       123        92       114 
dram[10]:       143       148       128       172       154       138       139       156       159       143       151       141       140       118       134       135 
dram[11]:       148       169       145       154       129       188       129       174       142       152       178       153       112       128       123       113 
dram[12]:       144       163       139       148       173       168       153       177       165       155       170       170       145       151       124       124 
dram[13]:       134       126       162       157       163       140       140       154       152       140       164       166       132       120       121       122 
dram[14]:       151       161       152       150       163       161       136       137       147       156       153       157       142       131       117       119 
dram[15]:       145       131       169       142       164       173       144       122       141       161       156       163       132       125       114       128 
dram[16]:       142       152       153       154       142       189       153       142       142       169       160       170       123       155       138       130 
dram[17]:       150       169       135       160       168       191       151       136       142       155       175       173       108       114       119       138 
dram[18]:       116       157       139       135       162       183       137       159       124       152       149       141       111       133       122       122 
dram[19]:       136       119       126       164       135       168       119       163       136       172       162       169       128       155       135       133 
dram[20]:       153       151       149       163       153       184       143       154       141       129       153       170       140       116       120       122 
dram[21]:       137       139       147       156       157       164       156       155       151       149       156       162       115       122       131       135 
dram[22]:       128       143       140       146       184       159       139       137       162       173       157       128       133       127       128       127 
dram[23]:       148       155       156       159       179       185       157       164       141       132       157       164       129       123       128       140 
dram[24]:       137       153       153       168       161       180       148       183       146       153       145       150       127       136       130       143 
dram[25]:       151       135       159       152       164       169       141       157       171       137       179       180       117       127       124       116 
dram[26]:       139       143       151       157       172       177       136       172       142       152       159       161       117       147       129       142 
dram[27]:       165       145       145       150       183       171       138       124       167       154       156       149       120       133       121       125 
dram[28]:       146       140       177       187       176       181       153       174       136       175       155       196       149       125       130       134 
dram[29]:       163       138       171       160       160       201       148       164       139       150       158       170       128       126       136       114 
dram[30]:       147       137       168       147       151       186       145       171       157       133       163       151       131       134       132       137 
dram[31]:       151       175       161       166       170       144       155       155       161       153       163       177       119       126       131       123 
total dram reads = 74889
bank skew: 201/92 = 2.18
chip skew: 2534/2130 = 1.19
number of total write accesses:
dram[0]:        82        84        72       106        92        84        86        78        70        74        66       100        86        84        82        82 
dram[1]:        58        74        92        66        72        72        74        64        96        42        80        76        94        56        66        78 
dram[2]:        72        92       100        80        90        64        68       106        80       108        78        96        94        80        76        78 
dram[3]:        78        78        46        72        72        68        70        72        66        70        76        78        72        62        72        64 
dram[4]:        78        80        62        58        56        52        58        60        60        68        60        74        50        62        76        64 
dram[5]:        84        94       100       102        88       102        80        98        92        76       104        78        74        62        62        80 
dram[6]:        52        58        76        70        74        60        86        52        68        62        74        94        64        76        72        96 
dram[7]:        64        98        78        64        66        76       100        76        56        86        60        78        64        68        86        84 
dram[8]:        64        68        86        84        74        78        76        72        54        76        72        64        76        60        72        60 
dram[9]:        78        82        72       108        90        60        78        72        86        96        96        84        84        86        42        60 
dram[10]:        86        82        80       104        90        64        74        78        68        76        64        60        86        78        84        86 
dram[11]:        78        84        68        82        76       104        62       126        66        94       102        84        66        88        66        76 
dram[12]:        72       118        66        62       100        92       104       134        82        90        96        88       120       114        78        82 
dram[13]:        74        50        94        68        84        70        80        80        90        74        84       108        92        58        64        62 
dram[14]:        94        86        80        72        84        78        62        66        68        82        76        68       100        78        64        66 
dram[15]:       100        68       100        58        80       100        72        62        66        80        66        94        96        70        64        72 
dram[16]:        74        72        88        90        82        88        70       114        78        98        88       102        80       108        84        94 
dram[17]:        64        96        82        96        62        90        84        92        80        96        92        92        60        72        82        96 
dram[18]:        52        78        60        58        70        98        60       100        78        66        60        68        50        70        76        72 
dram[19]:        74        66        60        92        72        66        54        88        58       124        84        94        60       108        72        90 
dram[20]:        82        78        62        68        82        76        50        86        62        74        90        92        98        66        82        82 
dram[21]:        76        58        72        76        76        92        70        84        88        84        82        80        80        70        60        88 
dram[22]:        68        78        74        74        94        90        74        64        82       104        70        70        76        74        98        80 
dram[23]:        70        88        96        98        96       100        96        88        80        70        80       104        90        76        62        74 
dram[24]:        62        98        66        94        72        80        86       108        66        90        74        90        94       112        70       100 
dram[25]:        84        68        70        88        86        70        90        92       110        66        92       100        74        78        66        52 
dram[26]:        80        94        78        76        76        98        82       108        80        78        70        70        60        86        68        82 
dram[27]:       108        82        88        82        96        66        88        64        90        72        66        60        64        80        78        64 
dram[28]:        82        88        98       118        92       110        92       130        98       124        92        94       108        80        84        94 
dram[29]:       102        88        78        94        76        92        96       110        80        86        88        72        88        78        80        68 
dram[30]:       100        80        78        82        72       104        96       102        82        56        88        60        86        98        78        98 
dram[31]:        90        94        86        88       112        86        86        80        82        94        68        90        70        82        96        68 
total dram writes = 40994
bank skew: 134/42 = 3.19
chip skew: 1584/1018 = 1.56
average mf latency per bank:
dram[0]:        753       723       755       719       702       743       711       782       793       780       781       662       699       669       677       672
dram[1]:        820       752       721       806       753       724       753       779       728       904       749       728       697       794       752       691
dram[2]:        776       719       717       742       707       795       801       685       779       695       768       693       664       746       727       720
dram[3]:        742       741       878       754       728       773       792       739       764       759       756       762       759       692       738       730
dram[4]:        756       728       782       789       798       803       819       785       840       797       786       698       779       776       725       771
dram[5]:        774       720       725       696       720       716       758       736       707       775       690       709       732       785       771       678
dram[6]:        857       830       763       754       783       789       714       842       737       781       748       703       722       727       734       679
dram[7]:        798       715       758       790       782       743       683       738       797       720       781       733       732       756       718       679
dram[8]:        803       791       734       724       772       775       751       708       861       767       760       778       712       782       683       750
dram[9]:        721       742       802       699       727       794       766       803       746       708       725       743       674       676       795       751
dram[10]:        744       749       726       711       695       773       753       796       825       760       787       758       713       694       706       699
dram[11]:        806       781       786       726       718       707       787       677       837       711       705       740       720       682       769       684
dram[12]:        792       672       780       801       724       704       696       665       760       723       707       741       627       657       724       702
dram[13]:        758       849       713       766       722       746       751       764       737       752       747       650       666       771       754       767
dram[14]:        709       734       756       756       751       726       792       794       792       744       749       749       666       716       749       732
dram[15]:        692       744       715       826       736       695       802       780       804       754       786       690       658       746       741       746
dram[16]:        792       793       720       702       729       761       798       643       769       730       704       673       701       687       712       664
dram[17]:        803       736       731       720       794       750       752       704       731       702       732       722       742       706       692       686
dram[18]:        836       754       805       731       796       721       794       668       727       796       779       715       788       743       696       715
dram[19]:        774       758       786       706       736       795       811       746       844       662       746       715       790       681       744       697
dram[20]:        748       782       784       778       715       792       864       745       826       718       688       711       668       752       687       688
dram[21]:        754       808       758       725       766       711       811       723       742       727       735       732       670       737       783       694
dram[22]:        781       784       749       773       726       724       753       811       778       716       756       702       740       748       644       709
dram[23]:        807       745       706       692       729       704       716       770       731       760       762       660       676       703       786       776
dram[24]:        813       713       779       690       743       777       746       726       822       708       724       715       655       619       755       680
dram[25]:        737       778       786       723       731       793       713       718       691       773       733       704       708       716       756       809
dram[26]:        741       698       747       716       769       712       729       718       726       746       771       751       766       757       755       747
dram[27]:        716       742       721       724       749       774       679       779       739       769       791       783       772       726       720       772
dram[28]:        773       704       766       688       720       687       729       659       709       672       707       748       684       721       724       684
dram[29]:        743       679       813       697       764       750       702       684       753       729       699       786       697       719       762       729
dram[30]:        685       737       799       721       760       725       691       738       775       831       738       802       694       668       731       665
dram[31]:        710       735       754       729       646       676       753       766       771       690       795       748       733       709       667       765
maximum mf latency per bank:
dram[0]:        925       856       933       896       887       936       895       915       921       934       888       898       916       897       939       896
dram[1]:        884       882      1036       885       891       854       885       919       956       930       932       923       899       895       886       895
dram[2]:        885       893       924       937       926       926       881       899       911       918       907       932       914       892       906       926
dram[3]:        886       890       896       883       883       876       927       884       894       896       893       932       939       904       927       879
dram[4]:        899       866       892       892       910       890       911       891       866       994       892       899       890       904       894       898
dram[5]:        939       890       934       906       937       907       897       931       870       925       918       892       901       915       892       893
dram[6]:        930       892       952       895       881       893       908       919       901       882       935      1043       887       899       888       930
dram[7]:        899       878       886       930       981       894       895       944       891       906       894       895       914       891       878       874
dram[8]:        907       908       867       900       917       936       893       876       924       864       939       932       879      1004       878       916
dram[9]:        917       924       902       927       904       895       944       902       882       903       956       954       891       890       860       892
dram[10]:        929       919       897       939       889       924       920       931       929       880       915       855       919       915       897       909
dram[11]:        877       904       916       930       905       888       908       947       881       904       897       894       896       894       920       904
dram[12]:        864       911       921       888       954       918       981       869       936       895       918       930       893       874       969       941
dram[13]:        940       890       935       875       896       913       900       901       882       888       908       905       882       892       913       915
dram[14]:        897       940       886       944       895       895       892       938       894       941       981       911       915       983       889       874
dram[15]:        894       908       931       957       944       898       914       888       888       924       881       941       851       906       885       880
dram[16]:        942       911       888       899       895       911       916       933       936       917       892       896       895       886       950       891
dram[17]:        883       919       896       899       878       926       897       894       852       897       991       954       864       860       889       912
dram[18]:        893       904       895       877       967       929       863       894       893       906       903       858       886       888       903       896
dram[19]:        940       895       951       916       919       892       889       912       887       929       902       953       888       892       909       893
dram[20]:       1097       876       887       856       894       897       896       895       938       927       895       896       896       894       874       903
dram[21]:        876       948       936       956       921       889       880       904       904       892       894       937       868       974       869       887
dram[22]:        932       888       879       903       896       907       933       915       895       889       886       898       893       892      1005       877
dram[23]:        896       896       965       896       901       897       964       905       944       930       935       895       891       941       892       898
dram[24]:        890       894       894       950       920       917       888       949       908      1057       886       937       870       896       925       904
dram[25]:        895       872       977       919       893       890       918       892       890       882       897       892       894       888       888       891
dram[26]:        896       986       906       904       883       901       881      1030       870       905       905       929       875       918       893       932
dram[27]:        939       915       880       892       932       897       908       867       894       871       897       957       915       910       941       892
dram[28]:        873       901       975       900       908       962       905       927       979       931       906       923       956       904       881       870
dram[29]:        921       937       898       894       922       885       890       954       914       912       870       886       891       910       940       879
dram[30]:        930       896       979       901       895       915       893       916       941       939       917       932       920       953       890       896
dram[31]:        900       962       885       923       876       895       927       868       906       926       897       903       894       917       888       904
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93568 n_act=2784 n_pre=2768 n_ref_event=0 n_req=3038 n_rd=2374 n_rd_L2_A=0 n_write=0 n_wr_bk=1328 bw_util=0.03614
n_activity=47111 dram_eff=0.07858
bk0: 158a 97169i bk1: 153a 97689i bk2: 140a 98084i bk3: 177a 96228i bk4: 171a 97137i bk5: 174a 97000i bk6: 145a 97528i bk7: 153a 97256i bk8: 141a 97782i bk9: 146a 97733i bk10: 163a 97722i bk11: 155a 97435i bk12: 137a 97330i bk13: 118a 98147i bk14: 119a 97857i bk15: 124a 97752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083608
Row_Buffer_Locality_read = 0.106992
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.344597
Bank_Level_Parallism_Col = 1.633262
Bank_Level_Parallism_Ready = 1.037007
write_to_read_ratio_blp_rw_average = 0.258553
GrpLevelPara = 1.456096 

BW Util details:
bwutil = 0.036137 
total_CMD = 102444 
util_bw = 3702 
Wasted_Col = 19923 
Wasted_Row = 11474 
Idle = 67345 

BW Util Bottlenecks: 
RCDc_limit = 22326 
RCDWRc_limit = 5572 
WTRc_limit = 4470 
RTWc_limit = 3225 
CCDLc_limit = 1630 
rwq = 0 
CCDLc_limit_alone = 1213 
WTRc_limit_alone = 4142 
RTWc_limit_alone = 3136 

Commands details: 
total_CMD = 102444 
n_nop = 93568 
Read = 2374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1328 
n_act = 2784 
n_pre = 2768 
n_ref = 0 
n_req = 3038 
total_req = 3702 

Dual Bus Interface Util: 
issued_total_row = 5552 
issued_total_col = 3702 
Row_Bus_Util =  0.054195 
CoL_Bus_Util = 0.036137 
Either_Row_CoL_Bus_Util = 0.086642 
Issued_on_Two_Bus_Simul_Util = 0.003690 
issued_two_Eff = 0.042587 
queue_avg = 0.136719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.136719
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=94313 n_act=2585 n_pre=2569 n_ref_event=0 n_req=2790 n_rd=2210 n_rd_L2_A=0 n_write=0 n_wr_bk=1160 bw_util=0.0329
n_activity=45359 dram_eff=0.0743
bk0: 127a 98401i bk1: 144a 97706i bk2: 146a 97146i bk3: 159a 97729i bk4: 146a 97857i bk5: 136a 98327i bk6: 117a 98423i bk7: 131a 98290i bk8: 148a 97175i bk9: 135a 98358i bk10: 160a 97356i bk11: 140a 98087i bk12: 149a 96799i bk13: 121a 98221i bk14: 125a 98035i bk15: 126a 97845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073477
Row_Buffer_Locality_read = 0.092760
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.332476
Bank_Level_Parallism_Col = 1.649013
Bank_Level_Parallism_Ready = 1.046884
write_to_read_ratio_blp_rw_average = 0.238856
GrpLevelPara = 1.460376 

BW Util details:
bwutil = 0.032896 
total_CMD = 102444 
util_bw = 3370 
Wasted_Col = 18406 
Wasted_Row = 10867 
Idle = 69801 

BW Util Bottlenecks: 
RCDc_limit = 21083 
RCDWRc_limit = 4886 
WTRc_limit = 4231 
RTWc_limit = 3057 
CCDLc_limit = 1498 
rwq = 0 
CCDLc_limit_alone = 1074 
WTRc_limit_alone = 3913 
RTWc_limit_alone = 2951 

Commands details: 
total_CMD = 102444 
n_nop = 94313 
Read = 2210 
Write = 0 
L2_Alloc = 0 
L2_WB = 1160 
n_act = 2585 
n_pre = 2569 
n_ref = 0 
n_req = 2790 
total_req = 3370 

Dual Bus Interface Util: 
issued_total_row = 5154 
issued_total_col = 3370 
Row_Bus_Util =  0.050310 
CoL_Bus_Util = 0.032896 
Either_Row_CoL_Bus_Util = 0.079370 
Issued_on_Two_Bus_Simul_Util = 0.003836 
issued_two_Eff = 0.048334 
queue_avg = 0.107132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.107132
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93468 n_act=2820 n_pre=2804 n_ref_event=0 n_req=3081 n_rd=2400 n_rd_L2_A=0 n_write=0 n_wr_bk=1362 bw_util=0.03672
n_activity=46585 dram_eff=0.08076
bk0: 133a 97875i bk1: 151a 97248i bk2: 173a 96462i bk3: 154a 97423i bk4: 156a 97586i bk5: 164a 97766i bk6: 138a 97886i bk7: 158a 96592i bk8: 164a 97184i bk9: 160a 96577i bk10: 150a 97573i bk11: 173a 97086i bk12: 134a 97266i bk13: 138a 97209i bk14: 127a 97821i bk15: 127a 97706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084713
Row_Buffer_Locality_read = 0.108750
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.436942
Bank_Level_Parallism_Col = 1.664568
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.254062
GrpLevelPara = 1.465499 

BW Util details:
bwutil = 0.036723 
total_CMD = 102444 
util_bw = 3762 
Wasted_Col = 19833 
Wasted_Row = 11254 
Idle = 67595 

BW Util Bottlenecks: 
RCDc_limit = 22399 
RCDWRc_limit = 5693 
WTRc_limit = 4556 
RTWc_limit = 3431 
CCDLc_limit = 1735 
rwq = 0 
CCDLc_limit_alone = 1314 
WTRc_limit_alone = 4214 
RTWc_limit_alone = 3352 

Commands details: 
total_CMD = 102444 
n_nop = 93468 
Read = 2400 
Write = 0 
L2_Alloc = 0 
L2_WB = 1362 
n_act = 2820 
n_pre = 2804 
n_ref = 0 
n_req = 3081 
total_req = 3762 

Dual Bus Interface Util: 
issued_total_row = 5624 
issued_total_col = 3762 
Row_Bus_Util =  0.054898 
CoL_Bus_Util = 0.036723 
Either_Row_CoL_Bus_Util = 0.087619 
Issued_on_Two_Bus_Simul_Util = 0.004002 
issued_two_Eff = 0.045677 
queue_avg = 0.169419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.169419
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=94317 n_act=2558 n_pre=2542 n_ref_event=0 n_req=2778 n_rd=2221 n_rd_L2_A=0 n_write=0 n_wr_bk=1116 bw_util=0.03257
n_activity=45835 dram_eff=0.0728
bk0: 142a 97707i bk1: 147a 97431i bk2: 134a 98510i bk3: 149a 97715i bk4: 146a 97931i bk5: 165a 97812i bk6: 143a 97719i bk7: 129a 98118i bk8: 117a 98486i bk9: 144a 97960i bk10: 162a 97406i bk11: 169a 97307i bk12: 138a 97371i bk13: 99a 98859i bk14: 123a 97934i bk15: 114a 98474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079194
Row_Buffer_Locality_read = 0.099054
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.254080
Bank_Level_Parallism_Col = 1.618883
Bank_Level_Parallism_Ready = 1.041654
write_to_read_ratio_blp_rw_average = 0.228525
GrpLevelPara = 1.444739 

BW Util details:
bwutil = 0.032574 
total_CMD = 102444 
util_bw = 3337 
Wasted_Col = 18809 
Wasted_Row = 11190 
Idle = 69108 

BW Util Bottlenecks: 
RCDc_limit = 21325 
RCDWRc_limit = 4650 
WTRc_limit = 3845 
RTWc_limit = 3204 
CCDLc_limit = 1435 
rwq = 0 
CCDLc_limit_alone = 1007 
WTRc_limit_alone = 3543 
RTWc_limit_alone = 3078 

Commands details: 
total_CMD = 102444 
n_nop = 94317 
Read = 2221 
Write = 0 
L2_Alloc = 0 
L2_WB = 1116 
n_act = 2558 
n_pre = 2542 
n_ref = 0 
n_req = 2778 
total_req = 3337 

Dual Bus Interface Util: 
issued_total_row = 5100 
issued_total_col = 3337 
Row_Bus_Util =  0.049783 
CoL_Bus_Util = 0.032574 
Either_Row_CoL_Bus_Util = 0.079331 
Issued_on_Two_Bus_Simul_Util = 0.003026 
issued_two_Eff = 0.038144 
queue_avg = 0.113281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.113281
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=94730 n_act=2451 n_pre=2435 n_ref_event=0 n_req=2639 n_rd=2130 n_rd_L2_A=0 n_write=0 n_wr_bk=1018 bw_util=0.03073
n_activity=43937 dram_eff=0.07165
bk0: 138a 97591i bk1: 136a 97810i bk2: 122a 98507i bk3: 123a 98675i bk4: 133a 98479i bk5: 146a 98545i bk6: 119a 98437i bk7: 126a 98388i bk8: 155a 97501i bk9: 148a 97697i bk10: 131a 98419i bk11: 140a 98272i bk12: 115a 98546i bk13: 131a 97663i bk14: 132a 97532i bk15: 135a 97752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071239
Row_Buffer_Locality_read = 0.088263
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.274651
Bank_Level_Parallism_Col = 1.594480
Bank_Level_Parallism_Ready = 1.029860
write_to_read_ratio_blp_rw_average = 0.212496
GrpLevelPara = 1.434129 

BW Util details:
bwutil = 0.030729 
total_CMD = 102444 
util_bw = 3148 
Wasted_Col = 17664 
Wasted_Row = 10810 
Idle = 70822 

BW Util Bottlenecks: 
RCDc_limit = 20555 
RCDWRc_limit = 4328 
WTRc_limit = 3970 
RTWc_limit = 2063 
CCDLc_limit = 1323 
rwq = 0 
CCDLc_limit_alone = 971 
WTRc_limit_alone = 3681 
RTWc_limit_alone = 2000 

Commands details: 
total_CMD = 102444 
n_nop = 94730 
Read = 2130 
Write = 0 
L2_Alloc = 0 
L2_WB = 1018 
n_act = 2451 
n_pre = 2435 
n_ref = 0 
n_req = 2639 
total_req = 3148 

Dual Bus Interface Util: 
issued_total_row = 4886 
issued_total_col = 3148 
Row_Bus_Util =  0.047694 
CoL_Bus_Util = 0.030729 
Either_Row_CoL_Bus_Util = 0.075300 
Issued_on_Two_Bus_Simul_Util = 0.003124 
issued_two_Eff = 0.041483 
queue_avg = 0.108772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.108772
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93469 n_act=2822 n_pre=2806 n_ref_event=0 n_req=3069 n_rd=2381 n_rd_L2_A=0 n_write=0 n_wr_bk=1376 bw_util=0.03667
n_activity=47407 dram_eff=0.07925
bk0: 147a 97122i bk1: 157a 96977i bk2: 172a 96524i bk3: 161a 96947i bk4: 148a 97626i bk5: 175a 96467i bk6: 150a 97485i bk7: 168a 96595i bk8: 148a 97288i bk9: 154a 97405i bk10: 170a 96929i bk11: 142a 98337i bk12: 127a 97832i bk13: 131a 97778i bk14: 115a 98183i bk15: 116a 97998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080482
Row_Buffer_Locality_read = 0.103738
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.401384
Bank_Level_Parallism_Col = 1.671692
Bank_Level_Parallism_Ready = 1.056694
write_to_read_ratio_blp_rw_average = 0.260829
GrpLevelPara = 1.468765 

BW Util details:
bwutil = 0.036674 
total_CMD = 102444 
util_bw = 3757 
Wasted_Col = 19975 
Wasted_Row = 11531 
Idle = 67181 

BW Util Bottlenecks: 
RCDc_limit = 22443 
RCDWRc_limit = 5737 
WTRc_limit = 4700 
RTWc_limit = 3677 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1234 
WTRc_limit_alone = 4329 
RTWc_limit_alone = 3546 

Commands details: 
total_CMD = 102444 
n_nop = 93469 
Read = 2381 
Write = 0 
L2_Alloc = 0 
L2_WB = 1376 
n_act = 2822 
n_pre = 2806 
n_ref = 0 
n_req = 3069 
total_req = 3757 

Dual Bus Interface Util: 
issued_total_row = 5628 
issued_total_col = 3757 
Row_Bus_Util =  0.054937 
CoL_Bus_Util = 0.036674 
Either_Row_CoL_Bus_Util = 0.087609 
Issued_on_Two_Bus_Simul_Util = 0.004002 
issued_two_Eff = 0.045682 
queue_avg = 0.147232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.147232
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=94305 n_act=2575 n_pre=2559 n_ref_event=0 n_req=2778 n_rd=2212 n_rd_L2_A=0 n_write=0 n_wr_bk=1134 bw_util=0.03266
n_activity=45322 dram_eff=0.07383
bk0: 135a 98278i bk1: 143a 97957i bk2: 151a 97347i bk3: 147a 97834i bk4: 162a 97202i bk5: 138a 98258i bk6: 145a 97544i bk7: 123a 98430i bk8: 114a 98544i bk9: 128a 98376i bk10: 142a 97998i bk11: 164a 97251i bk12: 113a 98254i bk13: 131a 97615i bk14: 137a 97641i bk15: 139a 97006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073074
Row_Buffer_Locality_read = 0.091772
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.307183
Bank_Level_Parallism_Col = 1.623855
Bank_Level_Parallism_Ready = 1.045128
write_to_read_ratio_blp_rw_average = 0.224957
GrpLevelPara = 1.436952 

BW Util details:
bwutil = 0.032662 
total_CMD = 102444 
util_bw = 3346 
Wasted_Col = 18630 
Wasted_Row = 11115 
Idle = 69353 

BW Util Bottlenecks: 
RCDc_limit = 21307 
RCDWRc_limit = 4688 
WTRc_limit = 4223 
RTWc_limit = 2884 
CCDLc_limit = 1494 
rwq = 0 
CCDLc_limit_alone = 1062 
WTRc_limit_alone = 3897 
RTWc_limit_alone = 2778 

Commands details: 
total_CMD = 102444 
n_nop = 94305 
Read = 2212 
Write = 0 
L2_Alloc = 0 
L2_WB = 1134 
n_act = 2575 
n_pre = 2559 
n_ref = 0 
n_req = 2778 
total_req = 3346 

Dual Bus Interface Util: 
issued_total_row = 5134 
issued_total_col = 3346 
Row_Bus_Util =  0.050115 
CoL_Bus_Util = 0.032662 
Either_Row_CoL_Bus_Util = 0.079448 
Issued_on_Two_Bus_Simul_Util = 0.003329 
issued_two_Eff = 0.041897 
queue_avg = 0.115751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.115751
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=94061 n_act=2648 n_pre=2632 n_ref_event=0 n_req=2868 n_rd=2267 n_rd_L2_A=0 n_write=0 n_wr_bk=1204 bw_util=0.03388
n_activity=46185 dram_eff=0.07515
bk0: 133a 97854i bk1: 176a 96709i bk2: 148a 97535i bk3: 133a 98186i bk4: 154a 97886i bk5: 159a 97630i bk6: 145a 97217i bk7: 131a 97789i bk8: 129a 98423i bk9: 152a 97552i bk10: 139a 98272i bk11: 156a 97801i bk12: 117a 98211i bk13: 129a 97852i bk14: 142a 97217i bk15: 124a 97651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076709
Row_Buffer_Locality_read = 0.097045
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.317682
Bank_Level_Parallism_Col = 1.615962
Bank_Level_Parallism_Ready = 1.046096
write_to_read_ratio_blp_rw_average = 0.241137
GrpLevelPara = 1.445795 

BW Util details:
bwutil = 0.033882 
total_CMD = 102444 
util_bw = 3471 
Wasted_Col = 19264 
Wasted_Row = 11000 
Idle = 68709 

BW Util Bottlenecks: 
RCDc_limit = 21728 
RCDWRc_limit = 5037 
WTRc_limit = 4222 
RTWc_limit = 2963 
CCDLc_limit = 1543 
rwq = 0 
CCDLc_limit_alone = 1149 
WTRc_limit_alone = 3946 
RTWc_limit_alone = 2845 

Commands details: 
total_CMD = 102444 
n_nop = 94061 
Read = 2267 
Write = 0 
L2_Alloc = 0 
L2_WB = 1204 
n_act = 2648 
n_pre = 2632 
n_ref = 0 
n_req = 2868 
total_req = 3471 

Dual Bus Interface Util: 
issued_total_row = 5280 
issued_total_col = 3471 
Row_Bus_Util =  0.051540 
CoL_Bus_Util = 0.033882 
Either_Row_CoL_Bus_Util = 0.081830 
Issued_on_Two_Bus_Simul_Util = 0.003592 
issued_two_Eff = 0.043898 
queue_avg = 0.121335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.121335
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=94299 n_act=2578 n_pre=2562 n_ref_event=0 n_req=2813 n_rd=2245 n_rd_L2_A=0 n_write=0 n_wr_bk=1136 bw_util=0.033
n_activity=44484 dram_eff=0.076
bk0: 133a 97873i bk1: 161a 97421i bk2: 152a 97228i bk3: 139a 97555i bk4: 157a 97487i bk5: 166a 97216i bk6: 140a 97765i bk7: 118a 98532i bk8: 137a 97941i bk9: 153a 97472i bk10: 166a 97431i bk11: 152a 98030i bk12: 122a 97850i bk13: 129a 97825i bk14: 106a 98381i bk15: 114a 98392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083541
Row_Buffer_Locality_read = 0.104232
Row_Buffer_Locality_write = 0.001761
Bank_Level_Parallism = 2.387594
Bank_Level_Parallism_Col = 1.665505
Bank_Level_Parallism_Ready = 1.051760
write_to_read_ratio_blp_rw_average = 0.239374
GrpLevelPara = 1.466609 

BW Util details:
bwutil = 0.033003 
total_CMD = 102444 
util_bw = 3381 
Wasted_Col = 18273 
Wasted_Row = 10813 
Idle = 69977 

BW Util Bottlenecks: 
RCDc_limit = 21160 
RCDWRc_limit = 4741 
WTRc_limit = 4111 
RTWc_limit = 3145 
CCDLc_limit = 1514 
rwq = 0 
CCDLc_limit_alone = 1076 
WTRc_limit_alone = 3787 
RTWc_limit_alone = 3031 

Commands details: 
total_CMD = 102444 
n_nop = 94299 
Read = 2245 
Write = 0 
L2_Alloc = 0 
L2_WB = 1136 
n_act = 2578 
n_pre = 2562 
n_ref = 0 
n_req = 2813 
total_req = 3381 

Dual Bus Interface Util: 
issued_total_row = 5140 
issued_total_col = 3381 
Row_Bus_Util =  0.050174 
CoL_Bus_Util = 0.033003 
Either_Row_CoL_Bus_Util = 0.079507 
Issued_on_Two_Bus_Simul_Util = 0.003670 
issued_two_Eff = 0.046163 
queue_avg = 0.134337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.134337
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93803 n_act=2727 n_pre=2711 n_ref_event=0 n_req=2969 n_rd=2333 n_rd_L2_A=0 n_write=0 n_wr_bk=1274 bw_util=0.03521
n_activity=46738 dram_eff=0.07717
bk0: 126a 98080i bk1: 141a 97816i bk2: 154a 97435i bk3: 170a 96455i bk4: 170a 97033i bk5: 158a 97978i bk6: 148a 97563i bk7: 145a 97497i bk8: 153a 97083i bk9: 155a 97002i bk10: 179a 96713i bk11: 178a 96925i bk12: 127a 97763i bk13: 123a 97776i bk14: 92a 99228i bk15: 114a 98324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081509
Row_Buffer_Locality_read = 0.103729
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.353475
Bank_Level_Parallism_Col = 1.653228
Bank_Level_Parallism_Ready = 1.046022
write_to_read_ratio_blp_rw_average = 0.242446
GrpLevelPara = 1.474660 

BW Util details:
bwutil = 0.035209 
total_CMD = 102444 
util_bw = 3607 
Wasted_Col = 19357 
Wasted_Row = 11624 
Idle = 67856 

BW Util Bottlenecks: 
RCDc_limit = 22040 
RCDWRc_limit = 5336 
WTRc_limit = 4382 
RTWc_limit = 3089 
CCDLc_limit = 1613 
rwq = 0 
CCDLc_limit_alone = 1208 
WTRc_limit_alone = 4091 
RTWc_limit_alone = 2975 

Commands details: 
total_CMD = 102444 
n_nop = 93803 
Read = 2333 
Write = 0 
L2_Alloc = 0 
L2_WB = 1274 
n_act = 2727 
n_pre = 2711 
n_ref = 0 
n_req = 2969 
total_req = 3607 

Dual Bus Interface Util: 
issued_total_row = 5438 
issued_total_col = 3607 
Row_Bus_Util =  0.053083 
CoL_Bus_Util = 0.035209 
Either_Row_CoL_Bus_Util = 0.084349 
Issued_on_Two_Bus_Simul_Util = 0.003944 
issued_two_Eff = 0.046754 
queue_avg = 0.141580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.14158
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93897 n_act=2706 n_pre=2690 n_ref_event=0 n_req=2929 n_rd=2299 n_rd_L2_A=0 n_write=0 n_wr_bk=1260 bw_util=0.03474
n_activity=45555 dram_eff=0.07813
bk0: 143a 97437i bk1: 148a 97409i bk2: 128a 98004i bk3: 172a 96354i bk4: 154a 97556i bk5: 138a 98068i bk6: 139a 97728i bk7: 156a 97159i bk8: 159a 97202i bk9: 143a 97820i bk10: 151a 98096i bk11: 141a 98579i bk12: 140a 97150i bk13: 118a 97957i bk14: 134a 97413i bk15: 135a 97301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076135
Row_Buffer_Locality_read = 0.096999
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.425625
Bank_Level_Parallism_Col = 1.657429
Bank_Level_Parallism_Ready = 1.037932
write_to_read_ratio_blp_rw_average = 0.253565
GrpLevelPara = 1.485402 

BW Util details:
bwutil = 0.034741 
total_CMD = 102444 
util_bw = 3559 
Wasted_Col = 19030 
Wasted_Row = 10722 
Idle = 69133 

BW Util Bottlenecks: 
RCDc_limit = 21742 
RCDWRc_limit = 5246 
WTRc_limit = 4309 
RTWc_limit = 3236 
CCDLc_limit = 1578 
rwq = 0 
CCDLc_limit_alone = 1176 
WTRc_limit_alone = 4014 
RTWc_limit_alone = 3129 

Commands details: 
total_CMD = 102444 
n_nop = 93897 
Read = 2299 
Write = 0 
L2_Alloc = 0 
L2_WB = 1260 
n_act = 2706 
n_pre = 2690 
n_ref = 0 
n_req = 2929 
total_req = 3559 

Dual Bus Interface Util: 
issued_total_row = 5396 
issued_total_col = 3559 
Row_Bus_Util =  0.052673 
CoL_Bus_Util = 0.034741 
Either_Row_CoL_Bus_Util = 0.083431 
Issued_on_Two_Bus_Simul_Util = 0.003983 
issued_two_Eff = 0.047736 
queue_avg = 0.134063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.134063
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93698 n_act=2766 n_pre=2750 n_ref_event=0 n_req=2996 n_rd=2337 n_rd_L2_A=0 n_write=0 n_wr_bk=1322 bw_util=0.03572
n_activity=46353 dram_eff=0.07894
bk0: 148a 97043i bk1: 169a 96835i bk2: 145a 97650i bk3: 154a 97576i bk4: 129a 98057i bk5: 188a 96401i bk6: 129a 98327i bk7: 174a 95978i bk8: 142a 97691i bk9: 152a 97301i bk10: 178a 96624i bk11: 153a 97554i bk12: 112a 98325i bk13: 128a 97622i bk14: 123a 97950i bk15: 113a 98188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076769
Row_Buffer_Locality_read = 0.097561
Row_Buffer_Locality_write = 0.003035
Bank_Level_Parallism = 2.441176
Bank_Level_Parallism_Col = 1.690568
Bank_Level_Parallism_Ready = 1.052747
write_to_read_ratio_blp_rw_average = 0.253401
GrpLevelPara = 1.489992 

BW Util details:
bwutil = 0.035717 
total_CMD = 102444 
util_bw = 3659 
Wasted_Col = 19228 
Wasted_Row = 11104 
Idle = 68453 

BW Util Bottlenecks: 
RCDc_limit = 22020 
RCDWRc_limit = 5490 
WTRc_limit = 4779 
RTWc_limit = 3394 
CCDLc_limit = 1685 
rwq = 0 
CCDLc_limit_alone = 1200 
WTRc_limit_alone = 4405 
RTWc_limit_alone = 3283 

Commands details: 
total_CMD = 102444 
n_nop = 93698 
Read = 2337 
Write = 0 
L2_Alloc = 0 
L2_WB = 1322 
n_act = 2766 
n_pre = 2750 
n_ref = 0 
n_req = 2996 
total_req = 3659 

Dual Bus Interface Util: 
issued_total_row = 5516 
issued_total_col = 3659 
Row_Bus_Util =  0.053844 
CoL_Bus_Util = 0.035717 
Either_Row_CoL_Bus_Util = 0.085373 
Issued_on_Two_Bus_Simul_Util = 0.004188 
issued_two_Eff = 0.049051 
queue_avg = 0.123580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.12358
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93081 n_act=2950 n_pre=2934 n_ref_event=0 n_req=3216 n_rd=2469 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.03872
n_activity=48190 dram_eff=0.08232
bk0: 144a 97620i bk1: 163a 96562i bk2: 139a 97994i bk3: 148a 98072i bk4: 173a 96513i bk5: 168a 97215i bk6: 153a 96865i bk7: 177a 95659i bk8: 165a 97248i bk9: 155a 97346i bk10: 170a 96927i bk11: 170a 97135i bk12: 145a 96520i bk13: 151a 96360i bk14: 124a 97711i bk15: 124a 97790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082711
Row_Buffer_Locality_read = 0.107736
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.489639
Bank_Level_Parallism_Col = 1.711699
Bank_Level_Parallism_Ready = 1.058230
write_to_read_ratio_blp_rw_average = 0.264919
GrpLevelPara = 1.514096 

BW Util details:
bwutil = 0.038724 
total_CMD = 102444 
util_bw = 3967 
Wasted_Col = 20305 
Wasted_Row = 11389 
Idle = 66783 

BW Util Bottlenecks: 
RCDc_limit = 22929 
RCDWRc_limit = 6186 
WTRc_limit = 4962 
RTWc_limit = 3933 
CCDLc_limit = 1811 
rwq = 0 
CCDLc_limit_alone = 1362 
WTRc_limit_alone = 4630 
RTWc_limit_alone = 3816 

Commands details: 
total_CMD = 102444 
n_nop = 93081 
Read = 2469 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 2950 
n_pre = 2934 
n_ref = 0 
n_req = 3216 
total_req = 3967 

Dual Bus Interface Util: 
issued_total_row = 5884 
issued_total_col = 3967 
Row_Bus_Util =  0.057436 
CoL_Bus_Util = 0.038724 
Either_Row_CoL_Bus_Util = 0.091396 
Issued_on_Two_Bus_Simul_Util = 0.004764 
issued_two_Eff = 0.052120 
queue_avg = 0.159472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.159472
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93970 n_act=2669 n_pre=2653 n_ref_event=0 n_req=2908 n_rd=2293 n_rd_L2_A=0 n_write=0 n_wr_bk=1232 bw_util=0.03441
n_activity=45558 dram_eff=0.07737
bk0: 134a 97904i bk1: 126a 98313i bk2: 162a 96839i bk3: 157a 97741i bk4: 163a 97521i bk5: 140a 98035i bk6: 140a 97659i bk7: 154a 97324i bk8: 152a 97361i bk9: 140a 97961i bk10: 164a 97236i bk11: 166a 96905i bk12: 132a 97485i bk13: 120a 98366i bk14: 121a 98175i bk15: 122a 98115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082187
Row_Buffer_Locality_read = 0.103358
Row_Buffer_Locality_write = 0.003252
Bank_Level_Parallism = 2.343985
Bank_Level_Parallism_Col = 1.630893
Bank_Level_Parallism_Ready = 1.049645
write_to_read_ratio_blp_rw_average = 0.240400
GrpLevelPara = 1.456615 

BW Util details:
bwutil = 0.034409 
total_CMD = 102444 
util_bw = 3525 
Wasted_Col = 19212 
Wasted_Row = 10997 
Idle = 68710 

BW Util Bottlenecks: 
RCDc_limit = 21731 
RCDWRc_limit = 5091 
WTRc_limit = 4151 
RTWc_limit = 3083 
CCDLc_limit = 1551 
rwq = 0 
CCDLc_limit_alone = 1159 
WTRc_limit_alone = 3839 
RTWc_limit_alone = 3003 

Commands details: 
total_CMD = 102444 
n_nop = 93970 
Read = 2293 
Write = 0 
L2_Alloc = 0 
L2_WB = 1232 
n_act = 2669 
n_pre = 2653 
n_ref = 0 
n_req = 2908 
total_req = 3525 

Dual Bus Interface Util: 
issued_total_row = 5322 
issued_total_col = 3525 
Row_Bus_Util =  0.051950 
CoL_Bus_Util = 0.034409 
Either_Row_CoL_Bus_Util = 0.082718 
Issued_on_Two_Bus_Simul_Util = 0.003641 
issued_two_Eff = 0.044017 
queue_avg = 0.132599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.132599
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93938 n_act=2675 n_pre=2659 n_ref_event=0 n_req=2945 n_rd=2333 n_rd_L2_A=0 n_write=0 n_wr_bk=1224 bw_util=0.03472
n_activity=46711 dram_eff=0.07615
bk0: 151a 97193i bk1: 161a 97064i bk2: 152a 97482i bk3: 150a 97735i bk4: 163a 97275i bk5: 161a 97623i bk6: 136a 98238i bk7: 137a 97830i bk8: 147a 97683i bk9: 156a 97348i bk10: 153a 97692i bk11: 157a 98039i bk12: 142a 96958i bk13: 131a 97509i bk14: 117a 98058i bk15: 119a 98242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091681
Row_Buffer_Locality_read = 0.115731
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.333945
Bank_Level_Parallism_Col = 1.631063
Bank_Level_Parallism_Ready = 1.044982
write_to_read_ratio_blp_rw_average = 0.242659
GrpLevelPara = 1.440801 

BW Util details:
bwutil = 0.034721 
total_CMD = 102444 
util_bw = 3557 
Wasted_Col = 19315 
Wasted_Row = 11439 
Idle = 68133 

BW Util Bottlenecks: 
RCDc_limit = 21744 
RCDWRc_limit = 5134 
WTRc_limit = 4181 
RTWc_limit = 3430 
CCDLc_limit = 1631 
rwq = 0 
CCDLc_limit_alone = 1169 
WTRc_limit_alone = 3852 
RTWc_limit_alone = 3297 

Commands details: 
total_CMD = 102444 
n_nop = 93938 
Read = 2333 
Write = 0 
L2_Alloc = 0 
L2_WB = 1224 
n_act = 2675 
n_pre = 2659 
n_ref = 0 
n_req = 2945 
total_req = 3557 

Dual Bus Interface Util: 
issued_total_row = 5334 
issued_total_col = 3557 
Row_Bus_Util =  0.052067 
CoL_Bus_Util = 0.034721 
Either_Row_CoL_Bus_Util = 0.083031 
Issued_on_Two_Bus_Simul_Util = 0.003758 
issued_two_Eff = 0.045262 
queue_avg = 0.141219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.141219
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93898 n_act=2700 n_pre=2684 n_ref_event=0 n_req=2933 n_rd=2310 n_rd_L2_A=0 n_write=0 n_wr_bk=1248 bw_util=0.03473
n_activity=46648 dram_eff=0.07627
bk0: 145a 97507i bk1: 131a 98299i bk2: 169a 96659i bk3: 142a 97877i bk4: 164a 97413i bk5: 173a 96979i bk6: 144a 97500i bk7: 122a 98500i bk8: 141a 97877i bk9: 161a 97340i bk10: 156a 97962i bk11: 163a 97190i bk12: 132a 97334i bk13: 125a 97767i bk14: 114a 98293i bk15: 128a 97710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079441
Row_Buffer_Locality_read = 0.100866
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.342017
Bank_Level_Parallism_Col = 1.638341
Bank_Level_Parallism_Ready = 1.041596
write_to_read_ratio_blp_rw_average = 0.236982
GrpLevelPara = 1.460860 

BW Util details:
bwutil = 0.034731 
total_CMD = 102444 
util_bw = 3558 
Wasted_Col = 19138 
Wasted_Row = 11390 
Idle = 68358 

BW Util Bottlenecks: 
RCDc_limit = 21834 
RCDWRc_limit = 5179 
WTRc_limit = 4611 
RTWc_limit = 2938 
CCDLc_limit = 1564 
rwq = 0 
CCDLc_limit_alone = 1143 
WTRc_limit_alone = 4287 
RTWc_limit_alone = 2841 

Commands details: 
total_CMD = 102444 
n_nop = 93898 
Read = 2310 
Write = 0 
L2_Alloc = 0 
L2_WB = 1248 
n_act = 2700 
n_pre = 2684 
n_ref = 0 
n_req = 2933 
total_req = 3558 

Dual Bus Interface Util: 
issued_total_row = 5384 
issued_total_col = 3558 
Row_Bus_Util =  0.052556 
CoL_Bus_Util = 0.034731 
Either_Row_CoL_Bus_Util = 0.083421 
Issued_on_Two_Bus_Simul_Util = 0.003866 
issued_two_Eff = 0.046337 
queue_avg = 0.122994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.122994
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93304 n_act=2872 n_pre=2856 n_ref_event=0 n_req=3119 n_rd=2414 n_rd_L2_A=0 n_write=0 n_wr_bk=1410 bw_util=0.03733
n_activity=48534 dram_eff=0.07879
bk0: 142a 97622i bk1: 152a 97607i bk2: 153a 97265i bk3: 154a 97454i bk4: 142a 97819i bk5: 189a 96733i bk6: 153a 97404i bk7: 142a 97076i bk8: 142a 97564i bk9: 169a 96591i bk10: 160a 97571i bk11: 170a 97037i bk12: 123a 97833i bk13: 155a 96209i bk14: 138a 97162i bk15: 130a 97251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079192
Row_Buffer_Locality_read = 0.102320
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.398979
Bank_Level_Parallism_Col = 1.665628
Bank_Level_Parallism_Ready = 1.056485
write_to_read_ratio_blp_rw_average = 0.251890
GrpLevelPara = 1.481477 

BW Util details:
bwutil = 0.037328 
total_CMD = 102444 
util_bw = 3824 
Wasted_Col = 20354 
Wasted_Row = 11681 
Idle = 66585 

BW Util Bottlenecks: 
RCDc_limit = 22848 
RCDWRc_limit = 5885 
WTRc_limit = 4807 
RTWc_limit = 3782 
CCDLc_limit = 1670 
rwq = 0 
CCDLc_limit_alone = 1199 
WTRc_limit_alone = 4455 
RTWc_limit_alone = 3663 

Commands details: 
total_CMD = 102444 
n_nop = 93304 
Read = 2414 
Write = 0 
L2_Alloc = 0 
L2_WB = 1410 
n_act = 2872 
n_pre = 2856 
n_ref = 0 
n_req = 3119 
total_req = 3824 

Dual Bus Interface Util: 
issued_total_row = 5728 
issued_total_col = 3824 
Row_Bus_Util =  0.055913 
CoL_Bus_Util = 0.037328 
Either_Row_CoL_Bus_Util = 0.089219 
Issued_on_Two_Bus_Simul_Util = 0.004022 
issued_two_Eff = 0.045077 
queue_avg = 0.140477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.140477
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93574 n_act=2787 n_pre=2771 n_ref_event=0 n_req=3052 n_rd=2384 n_rd_L2_A=0 n_write=0 n_wr_bk=1336 bw_util=0.03631
n_activity=47658 dram_eff=0.07806
bk0: 150a 97820i bk1: 169a 96781i bk2: 135a 97633i bk3: 160a 97143i bk4: 168a 97720i bk5: 191a 96610i bk6: 151a 97311i bk7: 136a 97636i bk8: 142a 97817i bk9: 155a 97247i bk10: 175a 96633i bk11: 173a 97180i bk12: 108a 98426i bk13: 114a 98190i bk14: 119a 97885i bk15: 138a 97170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086828
Row_Buffer_Locality_read = 0.110319
Row_Buffer_Locality_write = 0.002994
Bank_Level_Parallism = 2.375272
Bank_Level_Parallism_Col = 1.649760
Bank_Level_Parallism_Ready = 1.040860
write_to_read_ratio_blp_rw_average = 0.255308
GrpLevelPara = 1.466986 

BW Util details:
bwutil = 0.036313 
total_CMD = 102444 
util_bw = 3720 
Wasted_Col = 19868 
Wasted_Row = 11336 
Idle = 67520 

BW Util Bottlenecks: 
RCDc_limit = 22340 
RCDWRc_limit = 5583 
WTRc_limit = 4630 
RTWc_limit = 3558 
CCDLc_limit = 1684 
rwq = 0 
CCDLc_limit_alone = 1210 
WTRc_limit_alone = 4269 
RTWc_limit_alone = 3445 

Commands details: 
total_CMD = 102444 
n_nop = 93574 
Read = 2384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1336 
n_act = 2787 
n_pre = 2771 
n_ref = 0 
n_req = 3052 
total_req = 3720 

Dual Bus Interface Util: 
issued_total_row = 5558 
issued_total_col = 3720 
Row_Bus_Util =  0.054254 
CoL_Bus_Util = 0.036313 
Either_Row_CoL_Bus_Util = 0.086584 
Issued_on_Two_Bus_Simul_Util = 0.003983 
issued_two_Eff = 0.045998 
queue_avg = 0.133204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.133204
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=94365 n_act=2549 n_pre=2533 n_ref_event=0 n_req=2800 n_rd=2242 n_rd_L2_A=0 n_write=0 n_wr_bk=1116 bw_util=0.03278
n_activity=44800 dram_eff=0.07496
bk0: 116a 98734i bk1: 157a 97332i bk2: 139a 98079i bk3: 135a 98812i bk4: 162a 97256i bk5: 183a 96650i bk6: 137a 98090i bk7: 159a 97132i bk8: 124a 97979i bk9: 152a 97897i bk10: 149a 98236i bk11: 141a 98368i bk12: 111a 98613i bk13: 133a 97752i bk14: 122a 97830i bk15: 122a 98045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089643
Row_Buffer_Locality_read = 0.111954
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.285284
Bank_Level_Parallism_Col = 1.614611
Bank_Level_Parallism_Ready = 1.045563
write_to_read_ratio_blp_rw_average = 0.222130
GrpLevelPara = 1.448192 

BW Util details:
bwutil = 0.032779 
total_CMD = 102444 
util_bw = 3358 
Wasted_Col = 18544 
Wasted_Row = 10960 
Idle = 69582 

BW Util Bottlenecks: 
RCDc_limit = 21108 
RCDWRc_limit = 4708 
WTRc_limit = 4040 
RTWc_limit = 2833 
CCDLc_limit = 1430 
rwq = 0 
CCDLc_limit_alone = 1065 
WTRc_limit_alone = 3760 
RTWc_limit_alone = 2748 

Commands details: 
total_CMD = 102444 
n_nop = 94365 
Read = 2242 
Write = 0 
L2_Alloc = 0 
L2_WB = 1116 
n_act = 2549 
n_pre = 2533 
n_ref = 0 
n_req = 2800 
total_req = 3358 

Dual Bus Interface Util: 
issued_total_row = 5082 
issued_total_col = 3358 
Row_Bus_Util =  0.049608 
CoL_Bus_Util = 0.032779 
Either_Row_CoL_Bus_Util = 0.078863 
Issued_on_Two_Bus_Simul_Util = 0.003524 
issued_two_Eff = 0.044684 
queue_avg = 0.122135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.122135
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93870 n_act=2711 n_pre=2695 n_ref_event=0 n_req=2951 n_rd=2320 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.03497
n_activity=46733 dram_eff=0.07665
bk0: 136a 97730i bk1: 119a 98537i bk2: 126a 98496i bk3: 164a 97278i bk4: 135a 98159i bk5: 168a 97628i bk6: 119a 98782i bk7: 163a 97104i bk8: 136a 97962i bk9: 172a 96236i bk10: 162a 97221i bk11: 169a 97105i bk12: 128a 97946i bk13: 155a 96474i bk14: 135a 97622i bk15: 133a 97241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081328
Row_Buffer_Locality_read = 0.103448
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.313531
Bank_Level_Parallism_Col = 1.619444
Bank_Level_Parallism_Ready = 1.042714
write_to_read_ratio_blp_rw_average = 0.246677
GrpLevelPara = 1.433593 

BW Util details:
bwutil = 0.034965 
total_CMD = 102444 
util_bw = 3582 
Wasted_Col = 19731 
Wasted_Row = 11497 
Idle = 67634 

BW Util Bottlenecks: 
RCDc_limit = 21954 
RCDWRc_limit = 5281 
WTRc_limit = 4477 
RTWc_limit = 3075 
CCDLc_limit = 1640 
rwq = 0 
CCDLc_limit_alone = 1200 
WTRc_limit_alone = 4138 
RTWc_limit_alone = 2974 

Commands details: 
total_CMD = 102444 
n_nop = 93870 
Read = 2320 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 2711 
n_pre = 2695 
n_ref = 0 
n_req = 2951 
total_req = 3582 

Dual Bus Interface Util: 
issued_total_row = 5406 
issued_total_col = 3582 
Row_Bus_Util =  0.052770 
CoL_Bus_Util = 0.034965 
Either_Row_CoL_Bus_Util = 0.083695 
Issued_on_Two_Bus_Simul_Util = 0.004041 
issued_two_Eff = 0.048286 
queue_avg = 0.142937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.142937
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93923 n_act=2681 n_pre=2665 n_ref_event=0 n_req=2956 n_rd=2341 n_rd_L2_A=0 n_write=0 n_wr_bk=1230 bw_util=0.03486
n_activity=46291 dram_eff=0.07714
bk0: 153a 97163i bk1: 151a 97308i bk2: 149a 98145i bk3: 163a 97563i bk4: 153a 97662i bk5: 184a 96906i bk6: 143a 98282i bk7: 154a 97432i bk8: 141a 97937i bk9: 129a 98209i bk10: 153a 97718i bk11: 170a 97317i bk12: 140a 97025i bk13: 116a 98109i bk14: 120a 97908i bk15: 122a 97665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093031
Row_Buffer_Locality_read = 0.117471
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.351079
Bank_Level_Parallism_Col = 1.656637
Bank_Level_Parallism_Ready = 1.049286
write_to_read_ratio_blp_rw_average = 0.233528
GrpLevelPara = 1.467489 

BW Util details:
bwutil = 0.034858 
total_CMD = 102444 
util_bw = 3571 
Wasted_Col = 18937 
Wasted_Row = 11396 
Idle = 68540 

BW Util Bottlenecks: 
RCDc_limit = 21716 
RCDWRc_limit = 5161 
WTRc_limit = 4583 
RTWc_limit = 2891 
CCDLc_limit = 1650 
rwq = 0 
CCDLc_limit_alone = 1164 
WTRc_limit_alone = 4205 
RTWc_limit_alone = 2783 

Commands details: 
total_CMD = 102444 
n_nop = 93923 
Read = 2341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1230 
n_act = 2681 
n_pre = 2665 
n_ref = 0 
n_req = 2956 
total_req = 3571 

Dual Bus Interface Util: 
issued_total_row = 5346 
issued_total_col = 3571 
Row_Bus_Util =  0.052185 
CoL_Bus_Util = 0.034858 
Either_Row_CoL_Bus_Util = 0.083177 
Issued_on_Two_Bus_Simul_Util = 0.003866 
issued_two_Eff = 0.046473 
queue_avg = 0.137158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.137158
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93949 n_act=2667 n_pre=2651 n_ref_event=0 n_req=2950 n_rd=2332 n_rd_L2_A=0 n_write=0 n_wr_bk=1236 bw_util=0.03483
n_activity=46054 dram_eff=0.07747
bk0: 137a 97982i bk1: 139a 98221i bk2: 147a 97985i bk3: 156a 97726i bk4: 157a 97526i bk5: 164a 97199i bk6: 156a 97539i bk7: 155a 97475i bk8: 151a 97305i bk9: 149a 97475i bk10: 156a 97527i bk11: 162a 97555i bk12: 115a 98065i bk13: 122a 97829i bk14: 131a 97930i bk15: 135a 97256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095932
Row_Buffer_Locality_read = 0.121355
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.345653
Bank_Level_Parallism_Col = 1.638966
Bank_Level_Parallism_Ready = 1.042040
write_to_read_ratio_blp_rw_average = 0.243776
GrpLevelPara = 1.463786 

BW Util details:
bwutil = 0.034829 
total_CMD = 102444 
util_bw = 3568 
Wasted_Col = 19194 
Wasted_Row = 11113 
Idle = 68569 

BW Util Bottlenecks: 
RCDc_limit = 21638 
RCDWRc_limit = 5149 
WTRc_limit = 4242 
RTWc_limit = 3364 
CCDLc_limit = 1578 
rwq = 0 
CCDLc_limit_alone = 1131 
WTRc_limit_alone = 3940 
RTWc_limit_alone = 3219 

Commands details: 
total_CMD = 102444 
n_nop = 93949 
Read = 2332 
Write = 0 
L2_Alloc = 0 
L2_WB = 1236 
n_act = 2667 
n_pre = 2651 
n_ref = 0 
n_req = 2950 
total_req = 3568 

Dual Bus Interface Util: 
issued_total_row = 5318 
issued_total_col = 3568 
Row_Bus_Util =  0.051911 
CoL_Bus_Util = 0.034829 
Either_Row_CoL_Bus_Util = 0.082923 
Issued_on_Two_Bus_Simul_Util = 0.003817 
issued_two_Eff = 0.046027 
queue_avg = 0.113594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.113594
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93845 n_act=2709 n_pre=2693 n_ref_event=0 n_req=2946 n_rd=2311 n_rd_L2_A=0 n_write=0 n_wr_bk=1270 bw_util=0.03496
n_activity=46149 dram_eff=0.0776
bk0: 128a 98044i bk1: 143a 97503i bk2: 140a 97911i bk3: 146a 97541i bk4: 184a 96637i bk5: 159a 97301i bk6: 139a 97843i bk7: 137a 98125i bk8: 162a 96910i bk9: 173a 96591i bk10: 157a 97851i bk11: 128a 98690i bk12: 133a 97486i bk13: 127a 97615i bk14: 128a 97295i bk15: 127a 97587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080448
Row_Buffer_Locality_read = 0.102553
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.370751
Bank_Level_Parallism_Col = 1.634749
Bank_Level_Parallism_Ready = 1.042167
write_to_read_ratio_blp_rw_average = 0.244894
GrpLevelPara = 1.452488 

BW Util details:
bwutil = 0.034956 
total_CMD = 102444 
util_bw = 3581 
Wasted_Col = 19424 
Wasted_Row = 11212 
Idle = 68227 

BW Util Bottlenecks: 
RCDc_limit = 21852 
RCDWRc_limit = 5286 
WTRc_limit = 4629 
RTWc_limit = 3173 
CCDLc_limit = 1620 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 4294 
RTWc_limit_alone = 3076 

Commands details: 
total_CMD = 102444 
n_nop = 93845 
Read = 2311 
Write = 0 
L2_Alloc = 0 
L2_WB = 1270 
n_act = 2709 
n_pre = 2693 
n_ref = 0 
n_req = 2946 
total_req = 3581 

Dual Bus Interface Util: 
issued_total_row = 5402 
issued_total_col = 3581 
Row_Bus_Util =  0.052731 
CoL_Bus_Util = 0.034956 
Either_Row_CoL_Bus_Util = 0.083939 
Issued_on_Two_Bus_Simul_Util = 0.003748 
issued_two_Eff = 0.044656 
queue_avg = 0.127523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.127523
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93467 n_act=2828 n_pre=2812 n_ref_event=0 n_req=3100 n_rd=2417 n_rd_L2_A=0 n_write=0 n_wr_bk=1368 bw_util=0.03695
n_activity=47580 dram_eff=0.07955
bk0: 148a 97659i bk1: 155a 97024i bk2: 156a 97002i bk3: 159a 97027i bk4: 179a 96808i bk5: 185a 96736i bk6: 157a 96889i bk7: 164a 96893i bk8: 141a 97817i bk9: 132a 98072i bk10: 157a 97441i bk11: 164a 97245i bk12: 129a 97419i bk13: 123a 97915i bk14: 128a 97886i bk15: 140a 97345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087742
Row_Buffer_Locality_read = 0.112536
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.409693
Bank_Level_Parallism_Col = 1.655730
Bank_Level_Parallism_Ready = 1.048349
write_to_read_ratio_blp_rw_average = 0.254601
GrpLevelPara = 1.467387 

BW Util details:
bwutil = 0.036947 
total_CMD = 102444 
util_bw = 3785 
Wasted_Col = 20046 
Wasted_Row = 11454 
Idle = 67159 

BW Util Bottlenecks: 
RCDc_limit = 22478 
RCDWRc_limit = 5713 
WTRc_limit = 4671 
RTWc_limit = 3608 
CCDLc_limit = 1721 
rwq = 0 
CCDLc_limit_alone = 1280 
WTRc_limit_alone = 4341 
RTWc_limit_alone = 3497 

Commands details: 
total_CMD = 102444 
n_nop = 93467 
Read = 2417 
Write = 0 
L2_Alloc = 0 
L2_WB = 1368 
n_act = 2828 
n_pre = 2812 
n_ref = 0 
n_req = 3100 
total_req = 3785 

Dual Bus Interface Util: 
issued_total_row = 5640 
issued_total_col = 3785 
Row_Bus_Util =  0.055054 
CoL_Bus_Util = 0.036947 
Either_Row_CoL_Bus_Util = 0.087628 
Issued_on_Two_Bus_Simul_Util = 0.004373 
issued_two_Eff = 0.049905 
queue_avg = 0.142341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.142341
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93502 n_act=2808 n_pre=2792 n_ref_event=0 n_req=3094 n_rd=2413 n_rd_L2_A=0 n_write=0 n_wr_bk=1362 bw_util=0.03685
n_activity=47482 dram_eff=0.0795
bk0: 137a 98126i bk1: 153a 97228i bk2: 153a 97790i bk3: 168a 96937i bk4: 161a 97580i bk5: 180a 96927i bk6: 148a 97298i bk7: 183a 96109i bk8: 146a 97578i bk9: 153a 97512i bk10: 145a 97877i bk11: 150a 97404i bk12: 127a 97513i bk13: 136a 96912i bk14: 130a 97663i bk15: 143a 96933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092437
Row_Buffer_Locality_read = 0.118525
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.402170
Bank_Level_Parallism_Col = 1.662609
Bank_Level_Parallism_Ready = 1.048742
write_to_read_ratio_blp_rw_average = 0.259160
GrpLevelPara = 1.466406 

BW Util details:
bwutil = 0.036849 
total_CMD = 102444 
util_bw = 3775 
Wasted_Col = 20043 
Wasted_Row = 11488 
Idle = 67138 

BW Util Bottlenecks: 
RCDc_limit = 22371 
RCDWRc_limit = 5661 
WTRc_limit = 4322 
RTWc_limit = 4120 
CCDLc_limit = 1783 
rwq = 0 
CCDLc_limit_alone = 1318 
WTRc_limit_alone = 4021 
RTWc_limit_alone = 3956 

Commands details: 
total_CMD = 102444 
n_nop = 93502 
Read = 2413 
Write = 0 
L2_Alloc = 0 
L2_WB = 1362 
n_act = 2808 
n_pre = 2792 
n_ref = 0 
n_req = 3094 
total_req = 3775 

Dual Bus Interface Util: 
issued_total_row = 5600 
issued_total_col = 3775 
Row_Bus_Util =  0.054664 
CoL_Bus_Util = 0.036849 
Either_Row_CoL_Bus_Util = 0.087287 
Issued_on_Two_Bus_Simul_Util = 0.004227 
issued_two_Eff = 0.048423 
queue_avg = 0.159248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.159248
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93734 n_act=2739 n_pre=2723 n_ref_event=0 n_req=3022 n_rd=2379 n_rd_L2_A=0 n_write=0 n_wr_bk=1286 bw_util=0.03578
n_activity=45231 dram_eff=0.08103
bk0: 151a 97460i bk1: 135a 98095i bk2: 159a 97412i bk3: 152a 97330i bk4: 164a 97595i bk5: 169a 97355i bk6: 141a 97488i bk7: 157a 97217i bk8: 171a 96459i bk9: 137a 98135i bk10: 179a 96876i bk11: 180a 96904i bk12: 117a 98094i bk13: 127a 97596i bk14: 124a 97922i bk15: 116a 98467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093647
Row_Buffer_Locality_read = 0.118117
Row_Buffer_Locality_write = 0.003110
Bank_Level_Parallism = 2.445419
Bank_Level_Parallism_Col = 1.669562
Bank_Level_Parallism_Ready = 1.040109
write_to_read_ratio_blp_rw_average = 0.244082
GrpLevelPara = 1.483300 

BW Util details:
bwutil = 0.035776 
total_CMD = 102444 
util_bw = 3665 
Wasted_Col = 18993 
Wasted_Row = 10760 
Idle = 69026 

BW Util Bottlenecks: 
RCDc_limit = 21867 
RCDWRc_limit = 5348 
WTRc_limit = 4765 
RTWc_limit = 3002 
CCDLc_limit = 1686 
rwq = 0 
CCDLc_limit_alone = 1271 
WTRc_limit_alone = 4434 
RTWc_limit_alone = 2918 

Commands details: 
total_CMD = 102444 
n_nop = 93734 
Read = 2379 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286 
n_act = 2739 
n_pre = 2723 
n_ref = 0 
n_req = 3022 
total_req = 3665 

Dual Bus Interface Util: 
issued_total_row = 5462 
issued_total_col = 3665 
Row_Bus_Util =  0.053317 
CoL_Bus_Util = 0.035776 
Either_Row_CoL_Bus_Util = 0.085022 
Issued_on_Two_Bus_Simul_Util = 0.004071 
issued_two_Eff = 0.047876 
queue_avg = 0.124048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.124048
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93718 n_act=2738 n_pre=2722 n_ref_event=0 n_req=3037 n_rd=2396 n_rd_L2_A=0 n_write=0 n_wr_bk=1286 bw_util=0.03594
n_activity=47514 dram_eff=0.07749
bk0: 139a 97896i bk1: 143a 97454i bk2: 151a 97407i bk3: 157a 97669i bk4: 172a 97268i bk5: 177a 96931i bk6: 136a 97756i bk7: 172a 96277i bk8: 142a 97629i bk9: 152a 97618i bk10: 159a 97850i bk11: 161a 98098i bk12: 117a 98257i bk13: 147a 96885i bk14: 129a 97660i bk15: 142a 97131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.098452
Row_Buffer_Locality_read = 0.124791
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.359337
Bank_Level_Parallism_Col = 1.636073
Bank_Level_Parallism_Ready = 1.046171
write_to_read_ratio_blp_rw_average = 0.240789
GrpLevelPara = 1.459169 

BW Util details:
bwutil = 0.035942 
total_CMD = 102444 
util_bw = 3682 
Wasted_Col = 19624 
Wasted_Row = 11600 
Idle = 67538 

BW Util Bottlenecks: 
RCDc_limit = 21997 
RCDWRc_limit = 5404 
WTRc_limit = 4617 
RTWc_limit = 3403 
CCDLc_limit = 1621 
rwq = 0 
CCDLc_limit_alone = 1208 
WTRc_limit_alone = 4281 
RTWc_limit_alone = 3326 

Commands details: 
total_CMD = 102444 
n_nop = 93718 
Read = 2396 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286 
n_act = 2738 
n_pre = 2722 
n_ref = 0 
n_req = 3037 
total_req = 3682 

Dual Bus Interface Util: 
issued_total_row = 5460 
issued_total_col = 3682 
Row_Bus_Util =  0.053297 
CoL_Bus_Util = 0.035942 
Either_Row_CoL_Bus_Util = 0.085178 
Issued_on_Two_Bus_Simul_Util = 0.004061 
issued_two_Eff = 0.047674 
queue_avg = 0.158701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.158701
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93875 n_act=2696 n_pre=2680 n_ref_event=0 n_req=2969 n_rd=2346 n_rd_L2_A=0 n_write=0 n_wr_bk=1248 bw_util=0.03508
n_activity=46757 dram_eff=0.07687
bk0: 165a 96248i bk1: 145a 97358i bk2: 145a 97525i bk3: 150a 97543i bk4: 183a 96528i bk5: 171a 97720i bk6: 138a 97721i bk7: 124a 98485i bk8: 167a 97054i bk9: 154a 97512i bk10: 156a 97844i bk11: 149a 98177i bk12: 120a 98200i bk13: 133a 97451i bk14: 121a 97901i bk15: 125a 97925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091950
Row_Buffer_Locality_read = 0.116368
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.355506
Bank_Level_Parallism_Col = 1.648705
Bank_Level_Parallism_Ready = 1.043684
write_to_read_ratio_blp_rw_average = 0.242889
GrpLevelPara = 1.444368 

BW Util details:
bwutil = 0.035083 
total_CMD = 102444 
util_bw = 3594 
Wasted_Col = 19204 
Wasted_Row = 11539 
Idle = 68107 

BW Util Bottlenecks: 
RCDc_limit = 21828 
RCDWRc_limit = 5180 
WTRc_limit = 4458 
RTWc_limit = 3297 
CCDLc_limit = 1683 
rwq = 0 
CCDLc_limit_alone = 1201 
WTRc_limit_alone = 4113 
RTWc_limit_alone = 3160 

Commands details: 
total_CMD = 102444 
n_nop = 93875 
Read = 2346 
Write = 0 
L2_Alloc = 0 
L2_WB = 1248 
n_act = 2696 
n_pre = 2680 
n_ref = 0 
n_req = 2969 
total_req = 3594 

Dual Bus Interface Util: 
issued_total_row = 5376 
issued_total_col = 3594 
Row_Bus_Util =  0.052477 
CoL_Bus_Util = 0.035083 
Either_Row_CoL_Bus_Util = 0.083646 
Issued_on_Two_Bus_Simul_Util = 0.003914 
issued_two_Eff = 0.046797 
queue_avg = 0.164871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.164871
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=92730 n_act=3044 n_pre=3028 n_ref_event=0 n_req=3324 n_rd=2534 n_rd_L2_A=0 n_write=0 n_wr_bk=1584 bw_util=0.0402
n_activity=48962 dram_eff=0.08411
bk0: 146a 97404i bk1: 140a 97589i bk2: 177a 96348i bk3: 187a 96165i bk4: 176a 96827i bk5: 181a 96392i bk6: 153a 97141i bk7: 174a 95843i bk8: 136a 97363i bk9: 175a 96193i bk10: 155a 97362i bk11: 196a 96495i bk12: 149a 96477i bk13: 125a 97768i bk14: 130a 97469i bk15: 134a 97230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084236
Row_Buffer_Locality_read = 0.110497
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.491220
Bank_Level_Parallism_Col = 1.702359
Bank_Level_Parallism_Ready = 1.059009
write_to_read_ratio_blp_rw_average = 0.276709
GrpLevelPara = 1.495683 

BW Util details:
bwutil = 0.040198 
total_CMD = 102444 
util_bw = 4118 
Wasted_Col = 21180 
Wasted_Row = 11777 
Idle = 65369 

BW Util Bottlenecks: 
RCDc_limit = 23526 
RCDWRc_limit = 6545 
WTRc_limit = 5174 
RTWc_limit = 4474 
CCDLc_limit = 1966 
rwq = 0 
CCDLc_limit_alone = 1392 
WTRc_limit_alone = 4779 
RTWc_limit_alone = 4295 

Commands details: 
total_CMD = 102444 
n_nop = 92730 
Read = 2534 
Write = 0 
L2_Alloc = 0 
L2_WB = 1584 
n_act = 3044 
n_pre = 3028 
n_ref = 0 
n_req = 3324 
total_req = 4118 

Dual Bus Interface Util: 
issued_total_row = 6072 
issued_total_col = 4118 
Row_Bus_Util =  0.059271 
CoL_Bus_Util = 0.040198 
Either_Row_CoL_Bus_Util = 0.094823 
Issued_on_Two_Bus_Simul_Util = 0.004646 
issued_two_Eff = 0.049001 
queue_avg = 0.156769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.156769
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93457 n_act=2826 n_pre=2810 n_ref_event=0 n_req=3113 n_rd=2426 n_rd_L2_A=0 n_write=0 n_wr_bk=1376 bw_util=0.03711
n_activity=46466 dram_eff=0.08182
bk0: 163a 96480i bk1: 138a 97835i bk2: 171a 96871i bk3: 160a 97327i bk4: 160a 97449i bk5: 201a 96404i bk6: 148a 97374i bk7: 164a 96692i bk8: 139a 97619i bk9: 150a 97472i bk10: 158a 97510i bk11: 170a 97418i bk12: 128a 97432i bk13: 126a 97584i bk14: 136a 97343i bk15: 114a 98267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092194
Row_Buffer_Locality_read = 0.118302
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.499633
Bank_Level_Parallism_Col = 1.689595
Bank_Level_Parallism_Ready = 1.048133
write_to_read_ratio_blp_rw_average = 0.256026
GrpLevelPara = 1.492780 

BW Util details:
bwutil = 0.037113 
total_CMD = 102444 
util_bw = 3802 
Wasted_Col = 19423 
Wasted_Row = 10836 
Idle = 68383 

BW Util Bottlenecks: 
RCDc_limit = 22157 
RCDWRc_limit = 5734 
WTRc_limit = 5125 
RTWc_limit = 3284 
CCDLc_limit = 1810 
rwq = 0 
CCDLc_limit_alone = 1364 
WTRc_limit_alone = 4764 
RTWc_limit_alone = 3199 

Commands details: 
total_CMD = 102444 
n_nop = 93457 
Read = 2426 
Write = 0 
L2_Alloc = 0 
L2_WB = 1376 
n_act = 2826 
n_pre = 2810 
n_ref = 0 
n_req = 3113 
total_req = 3802 

Dual Bus Interface Util: 
issued_total_row = 5636 
issued_total_col = 3802 
Row_Bus_Util =  0.055015 
CoL_Bus_Util = 0.037113 
Either_Row_CoL_Bus_Util = 0.087726 
Issued_on_Two_Bus_Simul_Util = 0.004402 
issued_two_Eff = 0.050184 
queue_avg = 0.138622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.138622
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93537 n_act=2810 n_pre=2794 n_ref_event=0 n_req=3070 n_rd=2390 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.03661
n_activity=46807 dram_eff=0.08012
bk0: 147a 97287i bk1: 137a 97952i bk2: 168a 97017i bk3: 147a 97723i bk4: 151a 97775i bk5: 186a 96219i bk6: 145a 97380i bk7: 171a 96342i bk8: 157a 97022i bk9: 133a 98366i bk10: 163a 97155i bk11: 151a 98161i bk12: 131a 97428i bk13: 134a 97118i bk14: 132a 97599i bk15: 137a 97092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084691
Row_Buffer_Locality_read = 0.108787
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.448035
Bank_Level_Parallism_Col = 1.672142
Bank_Level_Parallism_Ready = 1.050400
write_to_read_ratio_blp_rw_average = 0.253636
GrpLevelPara = 1.490738 

BW Util details:
bwutil = 0.036605 
total_CMD = 102444 
util_bw = 3750 
Wasted_Col = 19715 
Wasted_Row = 11068 
Idle = 67911 

BW Util Bottlenecks: 
RCDc_limit = 22274 
RCDWRc_limit = 5682 
WTRc_limit = 4731 
RTWc_limit = 3602 
CCDLc_limit = 1690 
rwq = 0 
CCDLc_limit_alone = 1236 
WTRc_limit_alone = 4399 
RTWc_limit_alone = 3480 

Commands details: 
total_CMD = 102444 
n_nop = 93537 
Read = 2390 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 2810 
n_pre = 2794 
n_ref = 0 
n_req = 3070 
total_req = 3750 

Dual Bus Interface Util: 
issued_total_row = 5604 
issued_total_col = 3750 
Row_Bus_Util =  0.054703 
CoL_Bus_Util = 0.036605 
Either_Row_CoL_Bus_Util = 0.086945 
Issued_on_Two_Bus_Simul_Util = 0.004363 
issued_two_Eff = 0.050185 
queue_avg = 0.160019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.160019
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102444 n_nop=93457 n_act=2815 n_pre=2799 n_ref_event=0 n_req=3116 n_rd=2430 n_rd_L2_A=0 n_write=0 n_wr_bk=1372 bw_util=0.03711
n_activity=47053 dram_eff=0.0808
bk0: 151a 97370i bk1: 175a 96791i bk2: 161a 97167i bk3: 166a 96930i bk4: 170a 96903i bk5: 144a 98076i bk6: 155a 97178i bk7: 155a 97288i bk8: 161a 97098i bk9: 153a 97250i bk10: 163a 97630i bk11: 177a 96856i bk12: 119a 98074i bk13: 126a 97625i bk14: 131a 97330i bk15: 123a 97874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.096598
Row_Buffer_Locality_read = 0.123868
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.434738
Bank_Level_Parallism_Col = 1.663450
Bank_Level_Parallism_Ready = 1.047606
write_to_read_ratio_blp_rw_average = 0.262124
GrpLevelPara = 1.479350 

BW Util details:
bwutil = 0.037113 
total_CMD = 102444 
util_bw = 3802 
Wasted_Col = 19803 
Wasted_Row = 11216 
Idle = 67623 

BW Util Bottlenecks: 
RCDc_limit = 22283 
RCDWRc_limit = 5733 
WTRc_limit = 4723 
RTWc_limit = 3515 
CCDLc_limit = 1762 
rwq = 0 
CCDLc_limit_alone = 1303 
WTRc_limit_alone = 4383 
RTWc_limit_alone = 3396 

Commands details: 
total_CMD = 102444 
n_nop = 93457 
Read = 2430 
Write = 0 
L2_Alloc = 0 
L2_WB = 1372 
n_act = 2815 
n_pre = 2799 
n_ref = 0 
n_req = 3116 
total_req = 3802 

Dual Bus Interface Util: 
issued_total_row = 5614 
issued_total_col = 3802 
Row_Bus_Util =  0.054801 
CoL_Bus_Util = 0.037113 
Either_Row_CoL_Bus_Util = 0.087726 
Issued_on_Two_Bus_Simul_Util = 0.004188 
issued_two_Eff = 0.047736 
queue_avg = 0.134317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.134317

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4500, Miss = 2201, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4564, Miss = 2245, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4467, Miss = 2137, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4212, Miss = 2049, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4539, Miss = 2214, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4612, Miss = 2282, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4334, Miss = 2093, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4288, Miss = 2092, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4196, Miss = 1998, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4200, Miss = 2039, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4572, Miss = 2224, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4582, Miss = 2254, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4360, Miss = 2093, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4312, Miss = 2095, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4358, Miss = 2101, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4464, Miss = 2180, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4364, Miss = 2108, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4304, Miss = 2112, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4480, Miss = 2173, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4506, Miss = 2215, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4472, Miss = 2170, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4448, Miss = 2167, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4380, Miss = 2105, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4675, Miss = 2304, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4664, Miss = 2283, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4763, Miss = 2351, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4532, Miss = 2205, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4308, Miss = 2106, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4468, Miss = 2182, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4368, Miss = 2168, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4520, Miss = 2199, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4404, Miss = 2150, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4520, Miss = 2187, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4752, Miss = 2353, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4423, Miss = 2158, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4672, Miss = 2308, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4196, Miss = 2013, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4380, Miss = 2181, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4252, Miss = 2044, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4659, Miss = 2312, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4427, Miss = 2163, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4456, Miss = 2207, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4415, Miss = 2158, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4404, Miss = 2187, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4480, Miss = 2195, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4436, Miss = 2153, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4570, Miss = 2242, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4592, Miss = 2274, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4387, Miss = 2148, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4718, Miss = 2350, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4568, Miss = 2252, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4414, Miss = 2181, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4372, Miss = 2142, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4580, Miss = 2300, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4566, Miss = 2241, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4316, Miss = 2134, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4732, Miss = 2309, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4852, Miss = 2429, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4612, Miss = 2260, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4527, Miss = 2259, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4567, Miss = 2240, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4532, Miss = 2233, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4576, Miss = 2259, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4539, Miss = 2258, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 286708
L2_total_cache_misses = 140425
L2_total_cache_miss_rate = 0.4898
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7226
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65536
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=286708
icnt_total_pkts_simt_to_mem=286708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 286708
Req_Network_cycles = 136432
Req_Network_injected_packets_per_cycle =       2.1015 
Req_Network_conflicts_per_cycle =       0.0580
Req_Network_conflicts_per_cycle_util =       0.0683
Req_Bank_Level_Parallism =       2.4740
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0031
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0328

Reply_Network_injected_packets_num = 286708
Reply_Network_cycles = 136432
Reply_Network_injected_packets_per_cycle =        2.1015
Reply_Network_conflicts_per_cycle =        0.7697
Reply_Network_conflicts_per_cycle_util =       0.9068
Reply_Bank_Level_Parallism =       2.4759
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0133
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0263
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 59 sec (239 sec)
gpgpu_simulation_rate = 131037 (inst/sec)
gpgpu_simulation_rate = 570 (cycle/sec)
gpgpu_silicon_slowdown = 1985964x
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402fa2 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding dominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding postdominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: reconvergence points for _Z15kernel_l2wb_pctv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1ae8 (run.1.sm_70.ptx:1337) @%p1 bra BB4_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (run.1.sm_70.ptx:1347) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15kernel_l2wb_pctv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15kernel_l2wb_pctv'.
GPGPU-Sim PTX: pushing kernel '_Z15kernel_l2wb_pctv' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z15kernel_l2wb_pctv'
Destroy streams for kernel 2: size 0
kernel_name = _Z15kernel_l2wb_pctv 
kernel_launch_uid = 2 
gpu_sim_cycle = 5199
gpu_sim_insn = 147472
gpu_ipc =      28.3655
gpu_tot_sim_cycle = 141631
gpu_tot_sim_insn = 31465488
gpu_tot_ipc =     222.1653
gpu_tot_issued_cta = 16
gpu_occupancy = 36.4689% 
gpu_tot_occupancy = 49.9544% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       2.0243
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =       2.4740
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =      73.3294 GB/Sec
gpu_total_sim_rate=128956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 53312, Miss = 32826, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 53312, Miss = 32829, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 53312, Miss = 32831, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 53312, Miss = 32830, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 53312, Miss = 32830, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 53312, Miss = 32824, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 53312, Miss = 32831, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 53312, Miss = 32830, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 426496
	L1D_total_cache_misses = 262631
	L1D_total_cache_miss_rate = 0.6158
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.158
	L1D_cache_fill_port_util = 0.150
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 140816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56278
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65536
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 295424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 
gpgpu_n_tot_thrd_icount = 36004608
gpgpu_n_tot_w_icount = 1125144
gpgpu_n_stall_shd_mem = 294912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155636
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3162112
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 294912
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:188694	W0_Idle:90682	W0_Scoreboard:2754836	W1:24	W2:0	W3:0	W4:81920	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1043200
single_issue_nums: WS0:281304	WS1:281280	WS2:281280	WS3:281280	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1245088 {8:155636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5242880 {40:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6225440 {40:155636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1048576 {8:131072,}
maxmflatency = 1097 
max_icnt2mem_latency = 129 
maxmrqlatency = 266 
max_icnt2sh_latency = 17 
averagemflatency = 298 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:63234 	14616 	2053 	2141 	4677 	6190 	2298 	159 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	211656 	36999 	38041 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	286343 	106 	258 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	258420 	27364 	919 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	185 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         8         8         6         8         8         8        16         1         1         1         1 
dram[1]:         8         8         8        16         8        16         8         8         8         8         8        12         2         1         1         2 
dram[2]:         8         8        12        12        16         8         8         8        11         8         8        14         1         1         1         1 
dram[3]:         8         8         8         8         8         8         8         8         8         8         8        12         1         1         1         1 
dram[4]:         8         8         8         8         8         8         4         8         8         6         8        16         2         1         1         1 
dram[5]:         8         8        12         8         8         8         7         8         8         8        16        16         2         1         1         2 
dram[6]:         8         8         8         8         8         8         8         4         5         8         8        16         1         2         1         1 
dram[7]:         7         8         8         8         8         9         8         8         8         8         8        16         1         1         1         1 
dram[8]:         8         8         8         8         8        16         8         8         8         8        16        15         1         1         1         1 
dram[9]:         8         8         8         8        15         8         8         8         8         8        15        16         1         1         1         1 
dram[10]:         8         7         8         8        16        16         8         6         5         8        12        16         1         1         1         1 
dram[11]:         4         8         8        12         8         8         8         8         4         8        10        16         1         2         2         1 
dram[12]:         8         8         8         8         8        12         8         8        12         8        12        16         1         2         2         1 
dram[13]:         8         8         8        12        16         8         8         8         8         8         8        16         2         2         1         1 
dram[14]:         8         8         8        12         8         8         8         8         8         8        12        16         1         1         1         1 
dram[15]:         8         8         8         4         8         8         7         8         8         8        16        12         1         1         1         1 
dram[16]:         8         8         8         8         8         8         8         8         7         8        16        16         1         1         1         1 
dram[17]:         8         7         4         8        14         8         8         8         8         8        16        16         1         1         1         2 
dram[18]:         8         8         8        16         8         8         8         8         4         8        15        16         2         1         1         1 
dram[19]:         8         8         8        10         8         8         8         8         8         8        12         8         1         1         1         1 
dram[20]:         8         8         8        12        16         8         8         8         8         8        16        13         2         1         1         1 
dram[21]:         8         8         8        16         8         8         8         8         8         8        16        16         1         1         1         1 
dram[22]:         8         8         8         4         8         8         8         8         8         8        16        14         1         2         1         2 
dram[23]:         8         8         8         8         8         8         8         8         8         8        12         9         1         1         1         1 
dram[24]:         8         8        12         8         8         8         8         8         8         8        16        12         1         1         1         1 
dram[25]:         8         8         8         8         8         8         8         8         8         8         8        16         1         1         1         1 
dram[26]:         8         8         8        10        16         8         8         8         8         8        12         9         1         1         1         1 
dram[27]:         8         8         8         8         8         8         8         8         8         8        12        12         2         1         1         2 
dram[28]:         8         8         8         9         8         8         8         8         7         8        12        16         1         1         1         1 
dram[29]:         8         8         8         9         8         8         8         8         8         8        16         8         1         1         1         1 
dram[30]:         8         8         8         8         8         8         8         8         8         8        12        16         1         1         1         1 
dram[31]:         8         8         8        12         8        16         8         8         8         8        16         9         1         1         1         1 
maximum service time to same row:
dram[0]:      6382      6208      6305      6274      6365      6362      6250      6253      6270      6265      6226      7838      6378      7940      6330      7877 
dram[1]:      6417      7726      6389      6381      6249      6250      6290      6350      6349      6270      8003      6269      6422      6425      6245      6345 
dram[2]:      6309      6212      6273      6337      6361      7830      6306      6381      6253      6329      6318      7723      6390      6254      6209      6365 
dram[3]:      6216      6261      6402      6269      6337      6245      6341      6305      6326      6373      6273      6361      6422      6289      6317      6253 
dram[4]:      6234      6301      6212      8128      6432      7770      6253      6433      6241      6365      6394      6211      6249      6297      7931      7902 
dram[5]:      6249      6229      6250      6212      6298      6245      6301      6377      6358      6310      6341      8143      7918      7899      7810      6253 
dram[6]:      7679      6531      6241      6318      6229      7188      6361      7798      7746      6310      7886      6302      6394      6224      6290      6230 
dram[7]:      6285      6337      6358      6385      7762      7790      6386      6281      7743      6388      6369      6341      6242      6212      6289      7802 
dram[8]:      6543      7846      6216      6305      6374      6290      6310      6224      6261      6265      7834      6286      6266      7706      6253      6205 
dram[9]:      6262      7045      6417      6312      6334      9262      6254      6390      6357      6246      6333      6366      6377      6265      7893      7883 
dram[10]:      6269      6215      6940      6211      6258      6296      7973      6321      6313      6261      6358      6230      6237      6305      6208      6293 
dram[11]:      6229      6241      8647      6381      6330      6233      8895      6265      7818      6301      6325      6302      6357      6397      7156      9183 
dram[12]:      7890      6293      6406      7849      6757      6230      6373      6265      6249      6350      6266      6233      6208      6270      6337      6370 
dram[13]:      6386      6936      7778      6250      6254      6365      6293      6378      6329      6385      6246      6396      6209      7851      6413      6385 
dram[14]:      6241      6386      6398      6381      6341      6269      7706      6369      6301      6361      6370      6229      6230      6277      6800      7795 
dram[15]:      6337      6245      6249      6207      6413      6285      7743      6313      6246      6253      7935      6226      6233      6242      6458      7145 
dram[16]:      6289      6341      6381      6212      6233      6241      6385      6253      6338      6361      6290      6384      6249      6262      6269      6230 
dram[17]:      6373      7699      6298      6293      6369      6417      7682      6394      6405      6317      7138      6342      7799      7678      6402      6297 
dram[18]:      9344      7706      6253      6298      6257      6234      6233      6208      6297      8059      6290      6237      6265      6776      7787      6261 
dram[19]:      6334      9409      6306      6426      6393      7738      6386      6402      6273      6266      6309      6382      6401      6298      6314      6269 
dram[20]:      6241      6370      6293      6406      6273      6225      6250      6365      7923      9457      6212      6603      6309      6286      6398      6305 
dram[21]:      6269      6365      6241      7798      6334      7831      6434      7779      6246      6257      6253      6341      6381      6225      6213      6390 
dram[22]:      7739      6465      6301      6258      6370      6338      6229      6381      7859      6257      6293      7762      6334      6389      6266      7835 
dram[23]:      6253      6207      6294      6237      6277      6349      6318      6249      6241      7774      6401      6245      6365      6309      6257      6233 
dram[24]:      6341      6285      6381      6421      7750      6258      6286      6269      9303      6429      6229      6254      6216      6246      6297      6433 
dram[25]:      6333      7919      6245      6249      6237      8063      6433      6414      6317      6329      6230      6224      6285      6262      6261      7850 
dram[26]:      6317      8653      6293      6212      6286      6345      6432      6430      6332      7714      6378      9247      6333      6429      7798      7979 
dram[27]:      6213      6282      6265      6289      6341      6245      7687      6325      6301      6237     12222      6285      9340      6378      6366      7770 
dram[28]:      6386      6382      6261      6301      6297      7730      6213      6211      9618      6208      6341      6242      6381      7815      7906      6212 
dram[29]:      6277      7718      7875      6318      6301      6245      6365      6432      6364      6224      6337      6339      6258      7782      6333      6305 
dram[30]:      6250      6277      6358      6249      6215      6385      7855      6257      6285      6382      6242      6241      6353      6254      6301      6326 
dram[31]:      6358      6249      6266      6313      6369      6237      7305      6349      6229      7826      6350      6301      6262      6357      6273      6285 
average row accesses per activate:
dram[0]:  1.069893  1.120690  1.128205  1.090047  1.160428  1.167568  1.099415  1.060773  1.079755  1.102410  1.187879  1.178161  1.000000  1.000000  1.000000  1.000000 
dram[1]:  1.068493  1.096970  1.078652  1.149701  1.123457  1.170068  1.054795  1.086667  1.053763  1.090909  1.136364  1.163399  1.005128  1.000000  1.000000  1.006098 
dram[2]:  1.090323  1.094444  1.093137  1.114943  1.196429  1.232704  1.088608  1.082051  1.133333  1.080808  1.092486  1.188172  1.000000  1.000000  1.000000  1.000000 
dram[3]:  1.083832  1.075145  1.121429  1.114458  1.174194  1.184524  1.059524  1.092715  1.071429  1.104938  1.129943  1.136612  1.000000  1.000000  1.000000  1.000000 
dram[4]:  1.059880  1.093168  1.069930  1.101449  1.125874  1.211268  1.042253  1.068493  1.075581  1.070588  1.118056  1.220690  1.007194  1.000000  1.000000  1.000000 
dram[5]:  1.038462  1.114754  1.099010  1.109948  1.116279  1.113300  1.111111  1.085000  1.071823  1.116279  1.168421  1.214765  1.006135  1.000000  1.000000  1.006452 
dram[6]:  1.095238  1.109677  1.074286  1.130435  1.111732  1.166667  1.074286  1.064286  1.064748  1.089041  1.125786  1.159341  1.000000  1.005952  1.000000  1.000000 
dram[7]:  1.058064  1.102941  1.080925  1.092715  1.147239  1.165681  1.077348  1.062893  1.082759  1.114286  1.157534  1.189024  1.000000  1.000000  1.000000  1.000000 
dram[8]:  1.044304  1.114286  1.077348  1.096970  1.141176  1.151685  1.092025  1.132353  1.064935  1.097701  1.216867  1.202614  1.000000  1.000000  1.000000  1.000000 
dram[9]:  1.092715  1.110429  1.079545  1.092683  1.149733  1.189873  1.074713  1.083832  1.071038  1.103261  1.140704  1.170213  1.000000  1.000000  1.000000  1.000000 
dram[10]:  1.075145  1.067797  1.083871  1.087379  1.170588  1.172414  1.086420  1.048387  1.066298  1.103659  1.180645  1.239130  1.000000  1.000000  1.000000  1.000000 
dram[11]:  1.016304  1.093264  1.098160  1.140351  1.106667  1.165049  1.118881  1.077273  1.035503  1.111732  1.150754  1.153846  1.000000  1.011765  1.006452  1.000000 
dram[12]:  1.084337  1.082927  1.102564  1.147436  1.137755  1.182320  1.067708  1.070175  1.138122  1.111111  1.147368  1.175824  1.000000  1.004831  1.006173  1.000000 
dram[13]:  1.062112  1.070922  1.082902  1.150602  1.178161  1.143791  1.077844  1.102273  1.088398  1.106250  1.150838  1.170213  1.005650  1.006757  1.000000  1.000000 
dram[14]:  1.093923  1.114754  1.097143  1.155280  1.126374  1.197605  1.120805  1.103896  1.117284  1.112994  1.143713  1.240260  1.000000  1.000000  1.000000  1.000000 
dram[15]:  1.071429  1.145833  1.090000  1.055556  1.172414  1.155440  1.034483  1.100719  1.094340  1.110497  1.181250  1.153846  1.000000  1.000000  1.000000  1.000000 
dram[16]:  1.059172  1.119048  1.094444  1.137143  1.122699  1.176768  1.074286  1.069893  1.052326  1.095477  1.186046  1.188172  1.000000  1.000000  1.000000  1.000000 
dram[17]:  1.096386  1.090452  1.053892  1.124324  1.213415  1.180000  1.084270  1.083333  1.103030  1.103261  1.157068  1.171123  1.000000  1.000000  1.000000  1.005405 
dram[18]:  1.059701  1.126437  1.111842  1.242424  1.112994  1.137255  1.091503  1.123656  1.038217  1.128049  1.177632  1.223776  1.007407  1.000000  1.000000  1.000000 
dram[19]:  1.061350  1.085714  1.098592  1.153846  1.147651  1.196429  1.106061  1.112903  1.064516  1.103774  1.133333  1.161290  1.000000  1.000000  1.000000  1.000000 
dram[20]:  1.071823  1.079545  1.168831  1.158823  1.161677  1.156250  1.135135  1.119318  1.088608  1.129252  1.164706  1.193370  1.005319  1.000000  1.000000  1.000000 
dram[21]:  1.086957  1.120000  1.180645  1.197531  1.140351  1.153846  1.104046  1.138728  1.077348  1.110465  1.172619  1.209581  1.000000  1.000000  1.000000  1.000000 
dram[22]:  1.065789  1.058140  1.106250  1.070175  1.166667  1.120879  1.086420  1.090323  1.097297  1.102941  1.230769  1.207407  1.000000  1.006135  1.000000  1.006024 
dram[23]:  1.082840  1.087432  1.096774  1.130435  1.146465  1.192893  1.090425  1.067010  1.124224  1.136054  1.165681  1.193370  1.000000  1.000000  1.000000  1.000000 
dram[24]:  1.090909  1.116022  1.148148  1.168478  1.186747  1.157895  1.079096  1.102326  1.084849  1.171598  1.213333  1.140351  1.000000  1.000000  1.000000  1.000000 
dram[25]:  1.096591  1.111842  1.141176  1.113636  1.182857  1.179191  1.075145  1.115385  1.107843  1.133333  1.153846  1.185567  1.000000  1.000000  1.000000  1.000000 
dram[26]:  1.084849  1.111765  1.111111  1.203704  1.179775  1.177083  1.085890  1.097561  1.096386  1.136905  1.197531  1.281046  1.000000  1.000000  1.000000  1.000000 
dram[27]:  1.063107  1.081395  1.119048  1.143713  1.160804  1.228916  1.096386  1.098592  1.104167  1.124260  1.145455  1.243056  1.006623  1.000000  1.000000  1.006410 
dram[28]:  1.074713  1.122699  1.081340  1.144860  1.156250  1.168317  1.093407  1.091324  1.051136  1.107477  1.155172  1.191176  1.000000  1.000000  1.000000  1.000000 
dram[29]:  1.049020  1.159236  1.105263  1.150838  1.185629  1.181818  1.094972  1.084158  1.098160  1.128655  1.195266  1.177143  1.000000  1.000000  1.000000  1.000000 
dram[30]:  1.094444  1.099379  1.101064  1.139394  1.161491  1.144231  1.115607  1.067308  1.081967  1.141844  1.156425  1.214765  1.000000  1.000000  1.000000  1.000000 
dram[31]:  1.113636  1.144330  1.114754  1.153846  1.183246  1.206452  1.100000  1.095506  1.103825  1.136364  1.165681  1.162304  1.000000  1.000000  1.000000  1.000000 
average row locality = 95369/87294 = 1.092504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       153       140       177       171       174       145       153       141       146       163       155       137       118       119       124 
dram[1]:       127       144       146       159       146       136       117       131       148       135       160       140       149       121       125       126 
dram[2]:       133       151       173       154       156       164       138       158       164       160       150       173       134       138       127       127 
dram[3]:       142       147       134       149       146       165       143       129       117       144       162       169       138        99       123       114 
dram[4]:       138       136       122       123       133       146       119       126       155       148       131       140       115       131       132       135 
dram[5]:       147       157       172       161       148       175       150       168       148       154       170       142       127       131       115       116 
dram[6]:       135       143       151       147       162       138       145       123       114       128       142       164       113       131       137       139 
dram[7]:       133       176       148       133       154       159       145       131       129       152       139       156       117       129       142       124 
dram[8]:       133       161       152       139       157       166       140       118       137       153       166       152       122       129       106       114 
dram[9]:       126       141       154       170       170       158       148       145       153       155       179       178       127       123        92       114 
dram[10]:       143       148       128       172       154       138       139       156       159       143       151       141       140       118       134       135 
dram[11]:       148       169       145       154       129       188       129       174       142       152       178       153       112       128       123       113 
dram[12]:       144       163       139       148       173       168       153       177       165       155       170       170       145       151       124       124 
dram[13]:       134       126       162       157       163       140       140       154       152       140       164       166       132       120       121       122 
dram[14]:       151       161       152       150       163       161       136       137       147       156       153       157       142       131       117       119 
dram[15]:       145       131       169       142       164       173       144       122       141       161       156       163       132       125       114       128 
dram[16]:       142       152       153       154       142       189       153       142       142       169       160       170       123       155       138       130 
dram[17]:       150       169       135       160       168       191       151       136       142       155       175       173       108       114       119       138 
dram[18]:       116       157       139       135       162       183       137       159       124       152       149       141       111       133       122       122 
dram[19]:       136       119       126       164       135       168       119       163       136       172       162       169       128       155       135       133 
dram[20]:       153       151       149       163       153       184       143       154       141       129       153       170       140       116       120       122 
dram[21]:       137       139       147       156       157       164       156       155       151       149       156       162       115       122       131       135 
dram[22]:       128       143       140       146       184       159       139       137       162       173       157       128       133       127       128       127 
dram[23]:       148       155       156       159       179       185       157       164       141       132       157       164       129       123       128       140 
dram[24]:       137       153       153       168       161       180       148       183       146       153       145       150       127       136       130       143 
dram[25]:       151       135       159       152       164       169       141       157       171       137       179       180       117       127       124       116 
dram[26]:       139       143       151       157       172       177       136       172       142       152       159       161       117       147       129       142 
dram[27]:       165       145       145       150       183       171       138       124       167       154       156       149       120       133       121       125 
dram[28]:       146       140       177       187       176       181       153       174       136       175       155       196       149       125       130       134 
dram[29]:       163       138       171       160       160       201       148       164       139       150       158       170       128       126       136       114 
dram[30]:       147       137       168       147       151       186       145       171       157       133       163       151       131       134       132       137 
dram[31]:       151       175       161       166       170       144       155       155       161       153       163       177       119       126       131       123 
total dram reads = 74889
bank skew: 201/92 = 2.18
chip skew: 2534/2130 = 1.19
number of total write accesses:
dram[0]:        82        84        72       106        92        84        86        78        70        74        66       100        86        84        82        82 
dram[1]:        58        74        92        66        72        72        74        64        96        42        80        76        94        56        66        78 
dram[2]:        72        92       100        80        90        64        68       106        80       108        78        96        94        80        76        78 
dram[3]:        78        78        46        72        72        68        70        72        66        70        76        78        72        62        72        64 
dram[4]:        78        80        62        58        56        52        58        60        60        68        60        74        50        62        76        64 
dram[5]:        84        94       100       102        88       102        80        98        92        76       104        78        74        62        62        80 
dram[6]:        52        58        76        70        74        60        86        52        68        62        74        94        64        76        72        96 
dram[7]:        64        98        78        64        66        76       100        76        56        86        60        78        64        68        86        84 
dram[8]:        64        68        86        84        74        78        76        72        54        76        72        64        76        60        72        60 
dram[9]:        78        82        72       108        90        60        78        72        86        96        96        84        84        86        42        60 
dram[10]:        86        82        80       104        90        64        74        78        68        76        64        60        86        78        84        86 
dram[11]:        78        84        68        82        76       104        62       126        66        94       102        84        66        88        66        76 
dram[12]:        72       118        66        62       100        92       104       134        82        90        96        88       120       114        78        82 
dram[13]:        74        50        94        68        84        70        80        80        90        74        84       108        92        58        64        62 
dram[14]:        94        86        80        72        84        78        62        66        68        82        76        68       100        78        64        66 
dram[15]:       100        68       100        58        80       100        72        62        66        80        66        94        96        70        64        72 
dram[16]:        74        72        88        90        82        88        70       114        78        98        88       102        80       108        84        94 
dram[17]:        64        96        82        96        62        90        84        92        80        96        92        92        60        72        82        96 
dram[18]:        52        78        60        58        70        98        60       100        78        66        60        68        50        70        76        72 
dram[19]:        74        66        60        92        72        66        54        88        58       124        84        94        60       108        72        90 
dram[20]:        82        78        62        68        82        76        50        86        62        74        90        92        98        66        82        82 
dram[21]:        76        58        72        76        76        92        70        84        88        84        82        80        80        70        60        88 
dram[22]:        68        78        74        74        94        90        74        64        82       104        70        70        76        74        98        80 
dram[23]:        70        88        96        98        96       100        96        88        80        70        80       104        90        76        62        74 
dram[24]:        62        98        66        94        72        80        86       108        66        90        74        90        94       112        70       100 
dram[25]:        84        68        70        88        86        70        90        92       110        66        92       100        74        78        66        52 
dram[26]:        80        94        78        76        76        98        82       108        80        78        70        70        60        86        68        82 
dram[27]:       108        82        88        82        96        66        88        64        90        72        66        60        64        80        78        64 
dram[28]:        82        88        98       118        92       110        92       130        98       124        92        94       108        80        84        94 
dram[29]:       102        88        78        94        76        92        96       110        80        86        88        72        88        78        80        68 
dram[30]:       100        80        78        82        72       104        96       102        82        56        88        60        86        98        78        98 
dram[31]:        90        94        86        88       112        86        86        80        82        94        68        90        70        82        96        68 
total dram writes = 40994
bank skew: 134/42 = 3.19
chip skew: 1584/1018 = 1.56
average mf latency per bank:
dram[0]:        753       723       755       719       702       743       711       782       793       780       781       662       699       669       677       672
dram[1]:        820       752       721       806       753       724       753       779       728       904       749       728       697       794       752       691
dram[2]:        776       719       717       742       707       795       801       685       779       695       768       693       664       746       727       720
dram[3]:        742       741       878       754       728       773       792       739       764       759       756       762       759       692       738       730
dram[4]:        756       728       782       789       798       803       819       785       840       797       786       698       779       776       725       771
dram[5]:        774       720       725       696       720       716       758       736       707       775       690       709       732       785       771       678
dram[6]:        857       830       763       754       783       789       714       842       737       781       748       703       722       727       734       679
dram[7]:        798       715       758       790       782       743       683       738       797       720       781       733       732       756       718       679
dram[8]:        803       791       734       724       772       775       751       708       861       767       760       778       712       782       683       750
dram[9]:        721       742       802       699       727       794       766       803       746       708       725       743       674       676       795       751
dram[10]:        744       749       726       711       695       773       753       796       825       760       787       758       713       694       706       699
dram[11]:        806       781       786       726       718       707       787       677       837       711       705       740       720       682       769       684
dram[12]:        792       672       780       801       724       704       696       665       760       723       707       741       627       657       724       702
dram[13]:        758       849       713       766       722       746       751       764       737       752       747       650       666       771       754       767
dram[14]:        709       734       756       756       751       726       792       794       792       744       749       749       666       716       749       732
dram[15]:        692       744       715       826       736       695       802       780       804       754       786       690       658       746       741       746
dram[16]:        792       793       720       702       729       761       798       643       769       730       704       673       701       687       712       664
dram[17]:        803       736       731       720       794       750       752       704       731       702       732       722       742       706       692       686
dram[18]:        836       754       805       731       796       721       794       668       727       796       779       715       788       743       696       715
dram[19]:        774       758       786       706       736       795       811       746       844       662       746       715       790       681       744       697
dram[20]:        748       782       784       778       715       792       864       745       826       718       688       711       668       752       687       688
dram[21]:        754       808       758       725       766       711       811       723       742       727       735       732       670       737       783       694
dram[22]:        781       784       749       773       726       724       753       811       778       716       756       702       740       748       644       709
dram[23]:        807       745       706       692       729       704       716       770       731       760       762       660       676       703       786       776
dram[24]:        813       713       779       690       743       777       746       726       822       708       724       715       655       619       755       680
dram[25]:        737       778       786       723       731       793       713       718       691       773       733       704       708       716       756       809
dram[26]:        741       698       747       716       769       712       729       718       726       746       771       751       766       757       755       747
dram[27]:        716       742       721       724       749       774       679       779       739       769       791       783       772       726       720       772
dram[28]:        773       704       766       688       720       687       729       659       709       672       707       748       684       721       724       684
dram[29]:        743       679       813       697       764       750       702       684       753       729       699       786       697       719       762       729
dram[30]:        685       737       799       721       760       725       691       738       775       831       738       802       694       668       731       665
dram[31]:        710       735       754       729       646       676       753       766       771       690       795       748       733       709       667       765
maximum mf latency per bank:
dram[0]:        925       856       933       896       887       936       895       915       921       934       888       898       916       897       939       896
dram[1]:        884       882      1036       885       891       854       885       919       956       930       932       923       899       895       886       895
dram[2]:        885       893       924       937       926       926       881       899       911       918       907       932       914       892       906       926
dram[3]:        886       890       896       883       883       876       927       884       894       896       893       932       939       904       927       879
dram[4]:        899       866       892       892       910       890       911       891       866       994       892       899       890       904       894       898
dram[5]:        939       890       934       906       937       907       897       931       870       925       918       892       901       915       892       893
dram[6]:        930       892       952       895       881       893       908       919       901       882       935      1043       887       899       888       930
dram[7]:        899       878       886       930       981       894       895       944       891       906       894       895       914       891       878       874
dram[8]:        907       908       867       900       917       936       893       876       924       864       939       932       879      1004       878       916
dram[9]:        917       924       902       927       904       895       944       902       882       903       956       954       891       890       860       892
dram[10]:        929       919       897       939       889       924       920       931       929       880       915       855       919       915       897       909
dram[11]:        877       904       916       930       905       888       908       947       881       904       897       894       896       894       920       904
dram[12]:        864       911       921       888       954       918       981       869       936       895       918       930       893       874       969       941
dram[13]:        940       890       935       875       896       913       900       901       882       888       908       905       882       892       913       915
dram[14]:        897       940       886       944       895       895       892       938       894       941       981       911       915       983       889       874
dram[15]:        894       908       931       957       944       898       914       888       888       924       881       941       851       906       885       880
dram[16]:        942       911       888       899       895       911       916       933       936       917       892       896       895       886       950       891
dram[17]:        883       919       896       899       878       926       897       894       852       897       991       954       864       860       889       912
dram[18]:        893       904       895       877       967       929       863       894       893       906       903       858       886       888       903       896
dram[19]:        940       895       951       916       919       892       889       912       887       929       902       953       888       892       909       893
dram[20]:       1097       876       887       856       894       897       896       895       938       927       895       896       896       894       874       903
dram[21]:        876       948       936       956       921       889       880       904       904       892       894       937       868       974       869       887
dram[22]:        932       888       879       903       896       907       933       915       895       889       886       898       893       892      1005       877
dram[23]:        896       896       965       896       901       897       964       905       944       930       935       895       891       941       892       898
dram[24]:        890       894       894       950       920       917       888       949       908      1057       886       937       870       896       925       904
dram[25]:        895       872       977       919       893       890       918       892       890       882       897       892       894       888       888       891
dram[26]:        896       986       906       904       883       901       881      1030       870       905       905       929       875       918       893       932
dram[27]:        939       915       880       892       932       897       908       867       894       871       897       957       915       910       941       892
dram[28]:        873       901       975       900       908       962       905       927       979       931       906       923       956       904       881       870
dram[29]:        921       937       898       894       922       885       890       954       914       912       870       886       891       910       940       879
dram[30]:        930       896       979       901       895       915       893       916       941       939       917       932       920       953       890       896
dram[31]:        900       962       885       923       876       895       927       868       906       926       897       903       894       917       888       904
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97472 n_act=2784 n_pre=2768 n_ref_event=0 n_req=3038 n_rd=2374 n_rd_L2_A=0 n_write=0 n_wr_bk=1328 bw_util=0.03481
n_activity=47111 dram_eff=0.07858
bk0: 158a 101073i bk1: 153a 101593i bk2: 140a 101988i bk3: 177a 100132i bk4: 171a 101041i bk5: 174a 100904i bk6: 145a 101432i bk7: 153a 101160i bk8: 141a 101686i bk9: 146a 101637i bk10: 163a 101626i bk11: 155a 101339i bk12: 137a 101234i bk13: 118a 102051i bk14: 119a 101761i bk15: 124a 101656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083608
Row_Buffer_Locality_read = 0.106992
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.344597
Bank_Level_Parallism_Col = 1.633262
Bank_Level_Parallism_Ready = 1.037007
write_to_read_ratio_blp_rw_average = 0.258553
GrpLevelPara = 1.456096 

BW Util details:
bwutil = 0.034810 
total_CMD = 106348 
util_bw = 3702 
Wasted_Col = 19923 
Wasted_Row = 11474 
Idle = 71249 

BW Util Bottlenecks: 
RCDc_limit = 22326 
RCDWRc_limit = 5572 
WTRc_limit = 4470 
RTWc_limit = 3225 
CCDLc_limit = 1630 
rwq = 0 
CCDLc_limit_alone = 1213 
WTRc_limit_alone = 4142 
RTWc_limit_alone = 3136 

Commands details: 
total_CMD = 106348 
n_nop = 97472 
Read = 2374 
Write = 0 
L2_Alloc = 0 
L2_WB = 1328 
n_act = 2784 
n_pre = 2768 
n_ref = 0 
n_req = 3038 
total_req = 3702 

Dual Bus Interface Util: 
issued_total_row = 5552 
issued_total_col = 3702 
Row_Bus_Util =  0.052206 
CoL_Bus_Util = 0.034810 
Either_Row_CoL_Bus_Util = 0.083462 
Issued_on_Two_Bus_Simul_Util = 0.003554 
issued_two_Eff = 0.042587 
queue_avg = 0.131700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.1317
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=98217 n_act=2585 n_pre=2569 n_ref_event=0 n_req=2790 n_rd=2210 n_rd_L2_A=0 n_write=0 n_wr_bk=1160 bw_util=0.03169
n_activity=45359 dram_eff=0.0743
bk0: 127a 102305i bk1: 144a 101610i bk2: 146a 101050i bk3: 159a 101633i bk4: 146a 101761i bk5: 136a 102231i bk6: 117a 102327i bk7: 131a 102194i bk8: 148a 101079i bk9: 135a 102262i bk10: 160a 101260i bk11: 140a 101991i bk12: 149a 100703i bk13: 121a 102125i bk14: 125a 101939i bk15: 126a 101749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073477
Row_Buffer_Locality_read = 0.092760
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.332476
Bank_Level_Parallism_Col = 1.649013
Bank_Level_Parallism_Ready = 1.046884
write_to_read_ratio_blp_rw_average = 0.238856
GrpLevelPara = 1.460376 

BW Util details:
bwutil = 0.031688 
total_CMD = 106348 
util_bw = 3370 
Wasted_Col = 18406 
Wasted_Row = 10867 
Idle = 73705 

BW Util Bottlenecks: 
RCDc_limit = 21083 
RCDWRc_limit = 4886 
WTRc_limit = 4231 
RTWc_limit = 3057 
CCDLc_limit = 1498 
rwq = 0 
CCDLc_limit_alone = 1074 
WTRc_limit_alone = 3913 
RTWc_limit_alone = 2951 

Commands details: 
total_CMD = 106348 
n_nop = 98217 
Read = 2210 
Write = 0 
L2_Alloc = 0 
L2_WB = 1160 
n_act = 2585 
n_pre = 2569 
n_ref = 0 
n_req = 2790 
total_req = 3370 

Dual Bus Interface Util: 
issued_total_row = 5154 
issued_total_col = 3370 
Row_Bus_Util =  0.048464 
CoL_Bus_Util = 0.031688 
Either_Row_CoL_Bus_Util = 0.076457 
Issued_on_Two_Bus_Simul_Util = 0.003695 
issued_two_Eff = 0.048334 
queue_avg = 0.103199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.103199
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97372 n_act=2820 n_pre=2804 n_ref_event=0 n_req=3081 n_rd=2400 n_rd_L2_A=0 n_write=0 n_wr_bk=1362 bw_util=0.03537
n_activity=46585 dram_eff=0.08076
bk0: 133a 101779i bk1: 151a 101152i bk2: 173a 100366i bk3: 154a 101327i bk4: 156a 101490i bk5: 164a 101670i bk6: 138a 101790i bk7: 158a 100496i bk8: 164a 101088i bk9: 160a 100481i bk10: 150a 101477i bk11: 173a 100990i bk12: 134a 101170i bk13: 138a 101113i bk14: 127a 101725i bk15: 127a 101610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084713
Row_Buffer_Locality_read = 0.108750
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.436942
Bank_Level_Parallism_Col = 1.664568
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.254062
GrpLevelPara = 1.465499 

BW Util details:
bwutil = 0.035374 
total_CMD = 106348 
util_bw = 3762 
Wasted_Col = 19833 
Wasted_Row = 11254 
Idle = 71499 

BW Util Bottlenecks: 
RCDc_limit = 22399 
RCDWRc_limit = 5693 
WTRc_limit = 4556 
RTWc_limit = 3431 
CCDLc_limit = 1735 
rwq = 0 
CCDLc_limit_alone = 1314 
WTRc_limit_alone = 4214 
RTWc_limit_alone = 3352 

Commands details: 
total_CMD = 106348 
n_nop = 97372 
Read = 2400 
Write = 0 
L2_Alloc = 0 
L2_WB = 1362 
n_act = 2820 
n_pre = 2804 
n_ref = 0 
n_req = 3081 
total_req = 3762 

Dual Bus Interface Util: 
issued_total_row = 5624 
issued_total_col = 3762 
Row_Bus_Util =  0.052883 
CoL_Bus_Util = 0.035374 
Either_Row_CoL_Bus_Util = 0.084402 
Issued_on_Two_Bus_Simul_Util = 0.003855 
issued_two_Eff = 0.045677 
queue_avg = 0.163200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.1632
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=98221 n_act=2558 n_pre=2542 n_ref_event=0 n_req=2778 n_rd=2221 n_rd_L2_A=0 n_write=0 n_wr_bk=1116 bw_util=0.03138
n_activity=45835 dram_eff=0.0728
bk0: 142a 101611i bk1: 147a 101335i bk2: 134a 102414i bk3: 149a 101619i bk4: 146a 101835i bk5: 165a 101716i bk6: 143a 101623i bk7: 129a 102022i bk8: 117a 102390i bk9: 144a 101864i bk10: 162a 101310i bk11: 169a 101211i bk12: 138a 101275i bk13: 99a 102763i bk14: 123a 101838i bk15: 114a 102378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079194
Row_Buffer_Locality_read = 0.099054
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.254080
Bank_Level_Parallism_Col = 1.618883
Bank_Level_Parallism_Ready = 1.041654
write_to_read_ratio_blp_rw_average = 0.228525
GrpLevelPara = 1.444739 

BW Util details:
bwutil = 0.031378 
total_CMD = 106348 
util_bw = 3337 
Wasted_Col = 18809 
Wasted_Row = 11190 
Idle = 73012 

BW Util Bottlenecks: 
RCDc_limit = 21325 
RCDWRc_limit = 4650 
WTRc_limit = 3845 
RTWc_limit = 3204 
CCDLc_limit = 1435 
rwq = 0 
CCDLc_limit_alone = 1007 
WTRc_limit_alone = 3543 
RTWc_limit_alone = 3078 

Commands details: 
total_CMD = 106348 
n_nop = 98221 
Read = 2221 
Write = 0 
L2_Alloc = 0 
L2_WB = 1116 
n_act = 2558 
n_pre = 2542 
n_ref = 0 
n_req = 2778 
total_req = 3337 

Dual Bus Interface Util: 
issued_total_row = 5100 
issued_total_col = 3337 
Row_Bus_Util =  0.047956 
CoL_Bus_Util = 0.031378 
Either_Row_CoL_Bus_Util = 0.076419 
Issued_on_Two_Bus_Simul_Util = 0.002915 
issued_two_Eff = 0.038144 
queue_avg = 0.109123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.109123
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=98634 n_act=2451 n_pre=2435 n_ref_event=0 n_req=2639 n_rd=2130 n_rd_L2_A=0 n_write=0 n_wr_bk=1018 bw_util=0.0296
n_activity=43937 dram_eff=0.07165
bk0: 138a 101495i bk1: 136a 101714i bk2: 122a 102411i bk3: 123a 102579i bk4: 133a 102383i bk5: 146a 102449i bk6: 119a 102341i bk7: 126a 102292i bk8: 155a 101405i bk9: 148a 101601i bk10: 131a 102323i bk11: 140a 102176i bk12: 115a 102450i bk13: 131a 101567i bk14: 132a 101436i bk15: 135a 101656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.071239
Row_Buffer_Locality_read = 0.088263
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.274651
Bank_Level_Parallism_Col = 1.594480
Bank_Level_Parallism_Ready = 1.029860
write_to_read_ratio_blp_rw_average = 0.212496
GrpLevelPara = 1.434129 

BW Util details:
bwutil = 0.029601 
total_CMD = 106348 
util_bw = 3148 
Wasted_Col = 17664 
Wasted_Row = 10810 
Idle = 74726 

BW Util Bottlenecks: 
RCDc_limit = 20555 
RCDWRc_limit = 4328 
WTRc_limit = 3970 
RTWc_limit = 2063 
CCDLc_limit = 1323 
rwq = 0 
CCDLc_limit_alone = 971 
WTRc_limit_alone = 3681 
RTWc_limit_alone = 2000 

Commands details: 
total_CMD = 106348 
n_nop = 98634 
Read = 2130 
Write = 0 
L2_Alloc = 0 
L2_WB = 1018 
n_act = 2451 
n_pre = 2435 
n_ref = 0 
n_req = 2639 
total_req = 3148 

Dual Bus Interface Util: 
issued_total_row = 4886 
issued_total_col = 3148 
Row_Bus_Util =  0.045944 
CoL_Bus_Util = 0.029601 
Either_Row_CoL_Bus_Util = 0.072535 
Issued_on_Two_Bus_Simul_Util = 0.003009 
issued_two_Eff = 0.041483 
queue_avg = 0.104779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.104779
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97373 n_act=2822 n_pre=2806 n_ref_event=0 n_req=3069 n_rd=2381 n_rd_L2_A=0 n_write=0 n_wr_bk=1376 bw_util=0.03533
n_activity=47407 dram_eff=0.07925
bk0: 147a 101026i bk1: 157a 100881i bk2: 172a 100428i bk3: 161a 100851i bk4: 148a 101530i bk5: 175a 100371i bk6: 150a 101389i bk7: 168a 100499i bk8: 148a 101192i bk9: 154a 101309i bk10: 170a 100833i bk11: 142a 102241i bk12: 127a 101736i bk13: 131a 101682i bk14: 115a 102087i bk15: 116a 101902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080482
Row_Buffer_Locality_read = 0.103738
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.401384
Bank_Level_Parallism_Col = 1.671692
Bank_Level_Parallism_Ready = 1.056694
write_to_read_ratio_blp_rw_average = 0.260829
GrpLevelPara = 1.468765 

BW Util details:
bwutil = 0.035327 
total_CMD = 106348 
util_bw = 3757 
Wasted_Col = 19975 
Wasted_Row = 11531 
Idle = 71085 

BW Util Bottlenecks: 
RCDc_limit = 22443 
RCDWRc_limit = 5737 
WTRc_limit = 4700 
RTWc_limit = 3677 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1234 
WTRc_limit_alone = 4329 
RTWc_limit_alone = 3546 

Commands details: 
total_CMD = 106348 
n_nop = 97373 
Read = 2381 
Write = 0 
L2_Alloc = 0 
L2_WB = 1376 
n_act = 2822 
n_pre = 2806 
n_ref = 0 
n_req = 3069 
total_req = 3757 

Dual Bus Interface Util: 
issued_total_row = 5628 
issued_total_col = 3757 
Row_Bus_Util =  0.052921 
CoL_Bus_Util = 0.035327 
Either_Row_CoL_Bus_Util = 0.084393 
Issued_on_Two_Bus_Simul_Util = 0.003855 
issued_two_Eff = 0.045682 
queue_avg = 0.141827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.141827
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=98209 n_act=2575 n_pre=2559 n_ref_event=0 n_req=2778 n_rd=2212 n_rd_L2_A=0 n_write=0 n_wr_bk=1134 bw_util=0.03146
n_activity=45322 dram_eff=0.07383
bk0: 135a 102182i bk1: 143a 101861i bk2: 151a 101251i bk3: 147a 101738i bk4: 162a 101106i bk5: 138a 102162i bk6: 145a 101448i bk7: 123a 102334i bk8: 114a 102448i bk9: 128a 102280i bk10: 142a 101902i bk11: 164a 101155i bk12: 113a 102158i bk13: 131a 101519i bk14: 137a 101545i bk15: 139a 100910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.073074
Row_Buffer_Locality_read = 0.091772
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.307183
Bank_Level_Parallism_Col = 1.623855
Bank_Level_Parallism_Ready = 1.045128
write_to_read_ratio_blp_rw_average = 0.224957
GrpLevelPara = 1.436952 

BW Util details:
bwutil = 0.031463 
total_CMD = 106348 
util_bw = 3346 
Wasted_Col = 18630 
Wasted_Row = 11115 
Idle = 73257 

BW Util Bottlenecks: 
RCDc_limit = 21307 
RCDWRc_limit = 4688 
WTRc_limit = 4223 
RTWc_limit = 2884 
CCDLc_limit = 1494 
rwq = 0 
CCDLc_limit_alone = 1062 
WTRc_limit_alone = 3897 
RTWc_limit_alone = 2778 

Commands details: 
total_CMD = 106348 
n_nop = 98209 
Read = 2212 
Write = 0 
L2_Alloc = 0 
L2_WB = 1134 
n_act = 2575 
n_pre = 2559 
n_ref = 0 
n_req = 2778 
total_req = 3346 

Dual Bus Interface Util: 
issued_total_row = 5134 
issued_total_col = 3346 
Row_Bus_Util =  0.048275 
CoL_Bus_Util = 0.031463 
Either_Row_CoL_Bus_Util = 0.076532 
Issued_on_Two_Bus_Simul_Util = 0.003206 
issued_two_Eff = 0.041897 
queue_avg = 0.111502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.111502
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97965 n_act=2648 n_pre=2632 n_ref_event=0 n_req=2868 n_rd=2267 n_rd_L2_A=0 n_write=0 n_wr_bk=1204 bw_util=0.03264
n_activity=46185 dram_eff=0.07515
bk0: 133a 101758i bk1: 176a 100613i bk2: 148a 101439i bk3: 133a 102090i bk4: 154a 101790i bk5: 159a 101534i bk6: 145a 101121i bk7: 131a 101693i bk8: 129a 102327i bk9: 152a 101456i bk10: 139a 102176i bk11: 156a 101705i bk12: 117a 102115i bk13: 129a 101756i bk14: 142a 101121i bk15: 124a 101555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076709
Row_Buffer_Locality_read = 0.097045
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.317682
Bank_Level_Parallism_Col = 1.615962
Bank_Level_Parallism_Ready = 1.046096
write_to_read_ratio_blp_rw_average = 0.241137
GrpLevelPara = 1.445795 

BW Util details:
bwutil = 0.032638 
total_CMD = 106348 
util_bw = 3471 
Wasted_Col = 19264 
Wasted_Row = 11000 
Idle = 72613 

BW Util Bottlenecks: 
RCDc_limit = 21728 
RCDWRc_limit = 5037 
WTRc_limit = 4222 
RTWc_limit = 2963 
CCDLc_limit = 1543 
rwq = 0 
CCDLc_limit_alone = 1149 
WTRc_limit_alone = 3946 
RTWc_limit_alone = 2845 

Commands details: 
total_CMD = 106348 
n_nop = 97965 
Read = 2267 
Write = 0 
L2_Alloc = 0 
L2_WB = 1204 
n_act = 2648 
n_pre = 2632 
n_ref = 0 
n_req = 2868 
total_req = 3471 

Dual Bus Interface Util: 
issued_total_row = 5280 
issued_total_col = 3471 
Row_Bus_Util =  0.049648 
CoL_Bus_Util = 0.032638 
Either_Row_CoL_Bus_Util = 0.078826 
Issued_on_Two_Bus_Simul_Util = 0.003460 
issued_two_Eff = 0.043898 
queue_avg = 0.116880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.11688
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=98203 n_act=2578 n_pre=2562 n_ref_event=0 n_req=2813 n_rd=2245 n_rd_L2_A=0 n_write=0 n_wr_bk=1136 bw_util=0.03179
n_activity=44484 dram_eff=0.076
bk0: 133a 101777i bk1: 161a 101325i bk2: 152a 101132i bk3: 139a 101459i bk4: 157a 101391i bk5: 166a 101120i bk6: 140a 101669i bk7: 118a 102436i bk8: 137a 101845i bk9: 153a 101376i bk10: 166a 101335i bk11: 152a 101934i bk12: 122a 101754i bk13: 129a 101729i bk14: 106a 102285i bk15: 114a 102296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083541
Row_Buffer_Locality_read = 0.104232
Row_Buffer_Locality_write = 0.001761
Bank_Level_Parallism = 2.387594
Bank_Level_Parallism_Col = 1.665505
Bank_Level_Parallism_Ready = 1.051760
write_to_read_ratio_blp_rw_average = 0.239374
GrpLevelPara = 1.466609 

BW Util details:
bwutil = 0.031792 
total_CMD = 106348 
util_bw = 3381 
Wasted_Col = 18273 
Wasted_Row = 10813 
Idle = 73881 

BW Util Bottlenecks: 
RCDc_limit = 21160 
RCDWRc_limit = 4741 
WTRc_limit = 4111 
RTWc_limit = 3145 
CCDLc_limit = 1514 
rwq = 0 
CCDLc_limit_alone = 1076 
WTRc_limit_alone = 3787 
RTWc_limit_alone = 3031 

Commands details: 
total_CMD = 106348 
n_nop = 98203 
Read = 2245 
Write = 0 
L2_Alloc = 0 
L2_WB = 1136 
n_act = 2578 
n_pre = 2562 
n_ref = 0 
n_req = 2813 
total_req = 3381 

Dual Bus Interface Util: 
issued_total_row = 5140 
issued_total_col = 3381 
Row_Bus_Util =  0.048332 
CoL_Bus_Util = 0.031792 
Either_Row_CoL_Bus_Util = 0.076588 
Issued_on_Two_Bus_Simul_Util = 0.003536 
issued_two_Eff = 0.046163 
queue_avg = 0.129405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.129405
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97707 n_act=2727 n_pre=2711 n_ref_event=0 n_req=2969 n_rd=2333 n_rd_L2_A=0 n_write=0 n_wr_bk=1274 bw_util=0.03392
n_activity=46738 dram_eff=0.07717
bk0: 126a 101984i bk1: 141a 101720i bk2: 154a 101339i bk3: 170a 100359i bk4: 170a 100937i bk5: 158a 101882i bk6: 148a 101467i bk7: 145a 101401i bk8: 153a 100987i bk9: 155a 100906i bk10: 179a 100617i bk11: 178a 100829i bk12: 127a 101667i bk13: 123a 101680i bk14: 92a 103132i bk15: 114a 102228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081509
Row_Buffer_Locality_read = 0.103729
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.353475
Bank_Level_Parallism_Col = 1.653228
Bank_Level_Parallism_Ready = 1.046022
write_to_read_ratio_blp_rw_average = 0.242446
GrpLevelPara = 1.474660 

BW Util details:
bwutil = 0.033917 
total_CMD = 106348 
util_bw = 3607 
Wasted_Col = 19357 
Wasted_Row = 11624 
Idle = 71760 

BW Util Bottlenecks: 
RCDc_limit = 22040 
RCDWRc_limit = 5336 
WTRc_limit = 4382 
RTWc_limit = 3089 
CCDLc_limit = 1613 
rwq = 0 
CCDLc_limit_alone = 1208 
WTRc_limit_alone = 4091 
RTWc_limit_alone = 2975 

Commands details: 
total_CMD = 106348 
n_nop = 97707 
Read = 2333 
Write = 0 
L2_Alloc = 0 
L2_WB = 1274 
n_act = 2727 
n_pre = 2711 
n_ref = 0 
n_req = 2969 
total_req = 3607 

Dual Bus Interface Util: 
issued_total_row = 5438 
issued_total_col = 3607 
Row_Bus_Util =  0.051134 
CoL_Bus_Util = 0.033917 
Either_Row_CoL_Bus_Util = 0.081252 
Issued_on_Two_Bus_Simul_Util = 0.003799 
issued_two_Eff = 0.046754 
queue_avg = 0.136382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.136382
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97801 n_act=2706 n_pre=2690 n_ref_event=0 n_req=2929 n_rd=2299 n_rd_L2_A=0 n_write=0 n_wr_bk=1260 bw_util=0.03347
n_activity=45555 dram_eff=0.07813
bk0: 143a 101341i bk1: 148a 101313i bk2: 128a 101908i bk3: 172a 100258i bk4: 154a 101460i bk5: 138a 101972i bk6: 139a 101632i bk7: 156a 101063i bk8: 159a 101106i bk9: 143a 101724i bk10: 151a 102000i bk11: 141a 102483i bk12: 140a 101054i bk13: 118a 101861i bk14: 134a 101317i bk15: 135a 101205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076135
Row_Buffer_Locality_read = 0.096999
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.425625
Bank_Level_Parallism_Col = 1.657429
Bank_Level_Parallism_Ready = 1.037932
write_to_read_ratio_blp_rw_average = 0.253565
GrpLevelPara = 1.485402 

BW Util details:
bwutil = 0.033466 
total_CMD = 106348 
util_bw = 3559 
Wasted_Col = 19030 
Wasted_Row = 10722 
Idle = 73037 

BW Util Bottlenecks: 
RCDc_limit = 21742 
RCDWRc_limit = 5246 
WTRc_limit = 4309 
RTWc_limit = 3236 
CCDLc_limit = 1578 
rwq = 0 
CCDLc_limit_alone = 1176 
WTRc_limit_alone = 4014 
RTWc_limit_alone = 3129 

Commands details: 
total_CMD = 106348 
n_nop = 97801 
Read = 2299 
Write = 0 
L2_Alloc = 0 
L2_WB = 1260 
n_act = 2706 
n_pre = 2690 
n_ref = 0 
n_req = 2929 
total_req = 3559 

Dual Bus Interface Util: 
issued_total_row = 5396 
issued_total_col = 3559 
Row_Bus_Util =  0.050739 
CoL_Bus_Util = 0.033466 
Either_Row_CoL_Bus_Util = 0.080368 
Issued_on_Two_Bus_Simul_Util = 0.003836 
issued_two_Eff = 0.047736 
queue_avg = 0.129142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.129142
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97602 n_act=2766 n_pre=2750 n_ref_event=0 n_req=2996 n_rd=2337 n_rd_L2_A=0 n_write=0 n_wr_bk=1322 bw_util=0.03441
n_activity=46353 dram_eff=0.07894
bk0: 148a 100947i bk1: 169a 100739i bk2: 145a 101554i bk3: 154a 101480i bk4: 129a 101961i bk5: 188a 100305i bk6: 129a 102231i bk7: 174a 99882i bk8: 142a 101595i bk9: 152a 101205i bk10: 178a 100528i bk11: 153a 101458i bk12: 112a 102229i bk13: 128a 101526i bk14: 123a 101854i bk15: 113a 102092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076769
Row_Buffer_Locality_read = 0.097561
Row_Buffer_Locality_write = 0.003035
Bank_Level_Parallism = 2.441176
Bank_Level_Parallism_Col = 1.690568
Bank_Level_Parallism_Ready = 1.052747
write_to_read_ratio_blp_rw_average = 0.253401
GrpLevelPara = 1.489992 

BW Util details:
bwutil = 0.034406 
total_CMD = 106348 
util_bw = 3659 
Wasted_Col = 19228 
Wasted_Row = 11104 
Idle = 72357 

BW Util Bottlenecks: 
RCDc_limit = 22020 
RCDWRc_limit = 5490 
WTRc_limit = 4779 
RTWc_limit = 3394 
CCDLc_limit = 1685 
rwq = 0 
CCDLc_limit_alone = 1200 
WTRc_limit_alone = 4405 
RTWc_limit_alone = 3283 

Commands details: 
total_CMD = 106348 
n_nop = 97602 
Read = 2337 
Write = 0 
L2_Alloc = 0 
L2_WB = 1322 
n_act = 2766 
n_pre = 2750 
n_ref = 0 
n_req = 2996 
total_req = 3659 

Dual Bus Interface Util: 
issued_total_row = 5516 
issued_total_col = 3659 
Row_Bus_Util =  0.051867 
CoL_Bus_Util = 0.034406 
Either_Row_CoL_Bus_Util = 0.082239 
Issued_on_Two_Bus_Simul_Util = 0.004034 
issued_two_Eff = 0.049051 
queue_avg = 0.119043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.119043
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=96985 n_act=2950 n_pre=2934 n_ref_event=0 n_req=3216 n_rd=2469 n_rd_L2_A=0 n_write=0 n_wr_bk=1498 bw_util=0.0373
n_activity=48190 dram_eff=0.08232
bk0: 144a 101524i bk1: 163a 100466i bk2: 139a 101898i bk3: 148a 101976i bk4: 173a 100417i bk5: 168a 101119i bk6: 153a 100769i bk7: 177a 99563i bk8: 165a 101152i bk9: 155a 101250i bk10: 170a 100831i bk11: 170a 101039i bk12: 145a 100424i bk13: 151a 100264i bk14: 124a 101615i bk15: 124a 101694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082711
Row_Buffer_Locality_read = 0.107736
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.489639
Bank_Level_Parallism_Col = 1.711699
Bank_Level_Parallism_Ready = 1.058230
write_to_read_ratio_blp_rw_average = 0.264919
GrpLevelPara = 1.514096 

BW Util details:
bwutil = 0.037302 
total_CMD = 106348 
util_bw = 3967 
Wasted_Col = 20305 
Wasted_Row = 11389 
Idle = 70687 

BW Util Bottlenecks: 
RCDc_limit = 22929 
RCDWRc_limit = 6186 
WTRc_limit = 4962 
RTWc_limit = 3933 
CCDLc_limit = 1811 
rwq = 0 
CCDLc_limit_alone = 1362 
WTRc_limit_alone = 4630 
RTWc_limit_alone = 3816 

Commands details: 
total_CMD = 106348 
n_nop = 96985 
Read = 2469 
Write = 0 
L2_Alloc = 0 
L2_WB = 1498 
n_act = 2950 
n_pre = 2934 
n_ref = 0 
n_req = 3216 
total_req = 3967 

Dual Bus Interface Util: 
issued_total_row = 5884 
issued_total_col = 3967 
Row_Bus_Util =  0.055328 
CoL_Bus_Util = 0.037302 
Either_Row_CoL_Bus_Util = 0.088041 
Issued_on_Two_Bus_Simul_Util = 0.004589 
issued_two_Eff = 0.052120 
queue_avg = 0.153618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.153618
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97874 n_act=2669 n_pre=2653 n_ref_event=0 n_req=2908 n_rd=2293 n_rd_L2_A=0 n_write=0 n_wr_bk=1232 bw_util=0.03315
n_activity=45558 dram_eff=0.07737
bk0: 134a 101808i bk1: 126a 102217i bk2: 162a 100743i bk3: 157a 101645i bk4: 163a 101425i bk5: 140a 101939i bk6: 140a 101563i bk7: 154a 101228i bk8: 152a 101265i bk9: 140a 101865i bk10: 164a 101140i bk11: 166a 100809i bk12: 132a 101389i bk13: 120a 102270i bk14: 121a 102079i bk15: 122a 102019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082187
Row_Buffer_Locality_read = 0.103358
Row_Buffer_Locality_write = 0.003252
Bank_Level_Parallism = 2.343985
Bank_Level_Parallism_Col = 1.630893
Bank_Level_Parallism_Ready = 1.049645
write_to_read_ratio_blp_rw_average = 0.240400
GrpLevelPara = 1.456615 

BW Util details:
bwutil = 0.033146 
total_CMD = 106348 
util_bw = 3525 
Wasted_Col = 19212 
Wasted_Row = 10997 
Idle = 72614 

BW Util Bottlenecks: 
RCDc_limit = 21731 
RCDWRc_limit = 5091 
WTRc_limit = 4151 
RTWc_limit = 3083 
CCDLc_limit = 1551 
rwq = 0 
CCDLc_limit_alone = 1159 
WTRc_limit_alone = 3839 
RTWc_limit_alone = 3003 

Commands details: 
total_CMD = 106348 
n_nop = 97874 
Read = 2293 
Write = 0 
L2_Alloc = 0 
L2_WB = 1232 
n_act = 2669 
n_pre = 2653 
n_ref = 0 
n_req = 2908 
total_req = 3525 

Dual Bus Interface Util: 
issued_total_row = 5322 
issued_total_col = 3525 
Row_Bus_Util =  0.050043 
CoL_Bus_Util = 0.033146 
Either_Row_CoL_Bus_Util = 0.079682 
Issued_on_Two_Bus_Simul_Util = 0.003507 
issued_two_Eff = 0.044017 
queue_avg = 0.127732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.127732
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97842 n_act=2675 n_pre=2659 n_ref_event=0 n_req=2945 n_rd=2333 n_rd_L2_A=0 n_write=0 n_wr_bk=1224 bw_util=0.03345
n_activity=46711 dram_eff=0.07615
bk0: 151a 101097i bk1: 161a 100968i bk2: 152a 101386i bk3: 150a 101639i bk4: 163a 101179i bk5: 161a 101527i bk6: 136a 102142i bk7: 137a 101734i bk8: 147a 101587i bk9: 156a 101252i bk10: 153a 101596i bk11: 157a 101943i bk12: 142a 100862i bk13: 131a 101413i bk14: 117a 101962i bk15: 119a 102146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091681
Row_Buffer_Locality_read = 0.115731
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.333945
Bank_Level_Parallism_Col = 1.631063
Bank_Level_Parallism_Ready = 1.044982
write_to_read_ratio_blp_rw_average = 0.242659
GrpLevelPara = 1.440801 

BW Util details:
bwutil = 0.033447 
total_CMD = 106348 
util_bw = 3557 
Wasted_Col = 19315 
Wasted_Row = 11439 
Idle = 72037 

BW Util Bottlenecks: 
RCDc_limit = 21744 
RCDWRc_limit = 5134 
WTRc_limit = 4181 
RTWc_limit = 3430 
CCDLc_limit = 1631 
rwq = 0 
CCDLc_limit_alone = 1169 
WTRc_limit_alone = 3852 
RTWc_limit_alone = 3297 

Commands details: 
total_CMD = 106348 
n_nop = 97842 
Read = 2333 
Write = 0 
L2_Alloc = 0 
L2_WB = 1224 
n_act = 2675 
n_pre = 2659 
n_ref = 0 
n_req = 2945 
total_req = 3557 

Dual Bus Interface Util: 
issued_total_row = 5334 
issued_total_col = 3557 
Row_Bus_Util =  0.050156 
CoL_Bus_Util = 0.033447 
Either_Row_CoL_Bus_Util = 0.079983 
Issued_on_Two_Bus_Simul_Util = 0.003620 
issued_two_Eff = 0.045262 
queue_avg = 0.136035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.136035
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97802 n_act=2700 n_pre=2684 n_ref_event=0 n_req=2933 n_rd=2310 n_rd_L2_A=0 n_write=0 n_wr_bk=1248 bw_util=0.03346
n_activity=46648 dram_eff=0.07627
bk0: 145a 101411i bk1: 131a 102203i bk2: 169a 100563i bk3: 142a 101781i bk4: 164a 101317i bk5: 173a 100883i bk6: 144a 101404i bk7: 122a 102404i bk8: 141a 101781i bk9: 161a 101244i bk10: 156a 101866i bk11: 163a 101094i bk12: 132a 101238i bk13: 125a 101671i bk14: 114a 102197i bk15: 128a 101614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079441
Row_Buffer_Locality_read = 0.100866
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.342017
Bank_Level_Parallism_Col = 1.638341
Bank_Level_Parallism_Ready = 1.041596
write_to_read_ratio_blp_rw_average = 0.236982
GrpLevelPara = 1.460860 

BW Util details:
bwutil = 0.033456 
total_CMD = 106348 
util_bw = 3558 
Wasted_Col = 19138 
Wasted_Row = 11390 
Idle = 72262 

BW Util Bottlenecks: 
RCDc_limit = 21834 
RCDWRc_limit = 5179 
WTRc_limit = 4611 
RTWc_limit = 2938 
CCDLc_limit = 1564 
rwq = 0 
CCDLc_limit_alone = 1143 
WTRc_limit_alone = 4287 
RTWc_limit_alone = 2841 

Commands details: 
total_CMD = 106348 
n_nop = 97802 
Read = 2310 
Write = 0 
L2_Alloc = 0 
L2_WB = 1248 
n_act = 2700 
n_pre = 2684 
n_ref = 0 
n_req = 2933 
total_req = 3558 

Dual Bus Interface Util: 
issued_total_row = 5384 
issued_total_col = 3558 
Row_Bus_Util =  0.050626 
CoL_Bus_Util = 0.033456 
Either_Row_CoL_Bus_Util = 0.080359 
Issued_on_Two_Bus_Simul_Util = 0.003724 
issued_two_Eff = 0.046337 
queue_avg = 0.118479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.118479
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97208 n_act=2872 n_pre=2856 n_ref_event=0 n_req=3119 n_rd=2414 n_rd_L2_A=0 n_write=0 n_wr_bk=1410 bw_util=0.03596
n_activity=48534 dram_eff=0.07879
bk0: 142a 101526i bk1: 152a 101511i bk2: 153a 101169i bk3: 154a 101358i bk4: 142a 101723i bk5: 189a 100637i bk6: 153a 101308i bk7: 142a 100980i bk8: 142a 101468i bk9: 169a 100495i bk10: 160a 101475i bk11: 170a 100941i bk12: 123a 101737i bk13: 155a 100113i bk14: 138a 101066i bk15: 130a 101155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079192
Row_Buffer_Locality_read = 0.102320
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.398979
Bank_Level_Parallism_Col = 1.665628
Bank_Level_Parallism_Ready = 1.056485
write_to_read_ratio_blp_rw_average = 0.251890
GrpLevelPara = 1.481477 

BW Util details:
bwutil = 0.035957 
total_CMD = 106348 
util_bw = 3824 
Wasted_Col = 20354 
Wasted_Row = 11681 
Idle = 70489 

BW Util Bottlenecks: 
RCDc_limit = 22848 
RCDWRc_limit = 5885 
WTRc_limit = 4807 
RTWc_limit = 3782 
CCDLc_limit = 1670 
rwq = 0 
CCDLc_limit_alone = 1199 
WTRc_limit_alone = 4455 
RTWc_limit_alone = 3663 

Commands details: 
total_CMD = 106348 
n_nop = 97208 
Read = 2414 
Write = 0 
L2_Alloc = 0 
L2_WB = 1410 
n_act = 2872 
n_pre = 2856 
n_ref = 0 
n_req = 3119 
total_req = 3824 

Dual Bus Interface Util: 
issued_total_row = 5728 
issued_total_col = 3824 
Row_Bus_Util =  0.053861 
CoL_Bus_Util = 0.035957 
Either_Row_CoL_Bus_Util = 0.085944 
Issued_on_Two_Bus_Simul_Util = 0.003874 
issued_two_Eff = 0.045077 
queue_avg = 0.135320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.13532
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97478 n_act=2787 n_pre=2771 n_ref_event=0 n_req=3052 n_rd=2384 n_rd_L2_A=0 n_write=0 n_wr_bk=1336 bw_util=0.03498
n_activity=47658 dram_eff=0.07806
bk0: 150a 101724i bk1: 169a 100685i bk2: 135a 101537i bk3: 160a 101047i bk4: 168a 101624i bk5: 191a 100514i bk6: 151a 101215i bk7: 136a 101540i bk8: 142a 101721i bk9: 155a 101151i bk10: 175a 100537i bk11: 173a 101084i bk12: 108a 102330i bk13: 114a 102094i bk14: 119a 101789i bk15: 138a 101074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086828
Row_Buffer_Locality_read = 0.110319
Row_Buffer_Locality_write = 0.002994
Bank_Level_Parallism = 2.375272
Bank_Level_Parallism_Col = 1.649760
Bank_Level_Parallism_Ready = 1.040860
write_to_read_ratio_blp_rw_average = 0.255308
GrpLevelPara = 1.466986 

BW Util details:
bwutil = 0.034979 
total_CMD = 106348 
util_bw = 3720 
Wasted_Col = 19868 
Wasted_Row = 11336 
Idle = 71424 

BW Util Bottlenecks: 
RCDc_limit = 22340 
RCDWRc_limit = 5583 
WTRc_limit = 4630 
RTWc_limit = 3558 
CCDLc_limit = 1684 
rwq = 0 
CCDLc_limit_alone = 1210 
WTRc_limit_alone = 4269 
RTWc_limit_alone = 3445 

Commands details: 
total_CMD = 106348 
n_nop = 97478 
Read = 2384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1336 
n_act = 2787 
n_pre = 2771 
n_ref = 0 
n_req = 3052 
total_req = 3720 

Dual Bus Interface Util: 
issued_total_row = 5558 
issued_total_col = 3720 
Row_Bus_Util =  0.052262 
CoL_Bus_Util = 0.034979 
Either_Row_CoL_Bus_Util = 0.083405 
Issued_on_Two_Bus_Simul_Util = 0.003836 
issued_two_Eff = 0.045998 
queue_avg = 0.128315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.128315
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=98269 n_act=2549 n_pre=2533 n_ref_event=0 n_req=2800 n_rd=2242 n_rd_L2_A=0 n_write=0 n_wr_bk=1116 bw_util=0.03158
n_activity=44800 dram_eff=0.07496
bk0: 116a 102638i bk1: 157a 101236i bk2: 139a 101983i bk3: 135a 102716i bk4: 162a 101160i bk5: 183a 100554i bk6: 137a 101994i bk7: 159a 101036i bk8: 124a 101883i bk9: 152a 101801i bk10: 149a 102140i bk11: 141a 102272i bk12: 111a 102517i bk13: 133a 101656i bk14: 122a 101734i bk15: 122a 101949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089643
Row_Buffer_Locality_read = 0.111954
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.285284
Bank_Level_Parallism_Col = 1.614611
Bank_Level_Parallism_Ready = 1.045563
write_to_read_ratio_blp_rw_average = 0.222130
GrpLevelPara = 1.448192 

BW Util details:
bwutil = 0.031576 
total_CMD = 106348 
util_bw = 3358 
Wasted_Col = 18544 
Wasted_Row = 10960 
Idle = 73486 

BW Util Bottlenecks: 
RCDc_limit = 21108 
RCDWRc_limit = 4708 
WTRc_limit = 4040 
RTWc_limit = 2833 
CCDLc_limit = 1430 
rwq = 0 
CCDLc_limit_alone = 1065 
WTRc_limit_alone = 3760 
RTWc_limit_alone = 2748 

Commands details: 
total_CMD = 106348 
n_nop = 98269 
Read = 2242 
Write = 0 
L2_Alloc = 0 
L2_WB = 1116 
n_act = 2549 
n_pre = 2533 
n_ref = 0 
n_req = 2800 
total_req = 3358 

Dual Bus Interface Util: 
issued_total_row = 5082 
issued_total_col = 3358 
Row_Bus_Util =  0.047787 
CoL_Bus_Util = 0.031576 
Either_Row_CoL_Bus_Util = 0.075968 
Issued_on_Two_Bus_Simul_Util = 0.003395 
issued_two_Eff = 0.044684 
queue_avg = 0.117651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.117651
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97774 n_act=2711 n_pre=2695 n_ref_event=0 n_req=2951 n_rd=2320 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.03368
n_activity=46733 dram_eff=0.07665
bk0: 136a 101634i bk1: 119a 102441i bk2: 126a 102400i bk3: 164a 101182i bk4: 135a 102063i bk5: 168a 101532i bk6: 119a 102686i bk7: 163a 101008i bk8: 136a 101866i bk9: 172a 100140i bk10: 162a 101125i bk11: 169a 101009i bk12: 128a 101850i bk13: 155a 100378i bk14: 135a 101526i bk15: 133a 101145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081328
Row_Buffer_Locality_read = 0.103448
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.313531
Bank_Level_Parallism_Col = 1.619444
Bank_Level_Parallism_Ready = 1.042714
write_to_read_ratio_blp_rw_average = 0.246677
GrpLevelPara = 1.433593 

BW Util details:
bwutil = 0.033682 
total_CMD = 106348 
util_bw = 3582 
Wasted_Col = 19731 
Wasted_Row = 11497 
Idle = 71538 

BW Util Bottlenecks: 
RCDc_limit = 21954 
RCDWRc_limit = 5281 
WTRc_limit = 4477 
RTWc_limit = 3075 
CCDLc_limit = 1640 
rwq = 0 
CCDLc_limit_alone = 1200 
WTRc_limit_alone = 4138 
RTWc_limit_alone = 2974 

Commands details: 
total_CMD = 106348 
n_nop = 97774 
Read = 2320 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 2711 
n_pre = 2695 
n_ref = 0 
n_req = 2951 
total_req = 3582 

Dual Bus Interface Util: 
issued_total_row = 5406 
issued_total_col = 3582 
Row_Bus_Util =  0.050833 
CoL_Bus_Util = 0.033682 
Either_Row_CoL_Bus_Util = 0.080622 
Issued_on_Two_Bus_Simul_Util = 0.003893 
issued_two_Eff = 0.048286 
queue_avg = 0.137689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.137689
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97827 n_act=2681 n_pre=2665 n_ref_event=0 n_req=2956 n_rd=2341 n_rd_L2_A=0 n_write=0 n_wr_bk=1230 bw_util=0.03358
n_activity=46291 dram_eff=0.07714
bk0: 153a 101067i bk1: 151a 101212i bk2: 149a 102049i bk3: 163a 101467i bk4: 153a 101566i bk5: 184a 100810i bk6: 143a 102186i bk7: 154a 101336i bk8: 141a 101841i bk9: 129a 102113i bk10: 153a 101622i bk11: 170a 101221i bk12: 140a 100929i bk13: 116a 102013i bk14: 120a 101812i bk15: 122a 101569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093031
Row_Buffer_Locality_read = 0.117471
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.351079
Bank_Level_Parallism_Col = 1.656637
Bank_Level_Parallism_Ready = 1.049286
write_to_read_ratio_blp_rw_average = 0.233528
GrpLevelPara = 1.467489 

BW Util details:
bwutil = 0.033578 
total_CMD = 106348 
util_bw = 3571 
Wasted_Col = 18937 
Wasted_Row = 11396 
Idle = 72444 

BW Util Bottlenecks: 
RCDc_limit = 21716 
RCDWRc_limit = 5161 
WTRc_limit = 4583 
RTWc_limit = 2891 
CCDLc_limit = 1650 
rwq = 0 
CCDLc_limit_alone = 1164 
WTRc_limit_alone = 4205 
RTWc_limit_alone = 2783 

Commands details: 
total_CMD = 106348 
n_nop = 97827 
Read = 2341 
Write = 0 
L2_Alloc = 0 
L2_WB = 1230 
n_act = 2681 
n_pre = 2665 
n_ref = 0 
n_req = 2956 
total_req = 3571 

Dual Bus Interface Util: 
issued_total_row = 5346 
issued_total_col = 3571 
Row_Bus_Util =  0.050269 
CoL_Bus_Util = 0.033578 
Either_Row_CoL_Bus_Util = 0.080124 
Issued_on_Two_Bus_Simul_Util = 0.003724 
issued_two_Eff = 0.046473 
queue_avg = 0.132123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.132123
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97853 n_act=2667 n_pre=2651 n_ref_event=0 n_req=2950 n_rd=2332 n_rd_L2_A=0 n_write=0 n_wr_bk=1236 bw_util=0.03355
n_activity=46054 dram_eff=0.07747
bk0: 137a 101886i bk1: 139a 102125i bk2: 147a 101889i bk3: 156a 101630i bk4: 157a 101430i bk5: 164a 101103i bk6: 156a 101443i bk7: 155a 101379i bk8: 151a 101209i bk9: 149a 101379i bk10: 156a 101431i bk11: 162a 101459i bk12: 115a 101969i bk13: 122a 101733i bk14: 131a 101834i bk15: 135a 101160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095932
Row_Buffer_Locality_read = 0.121355
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.345653
Bank_Level_Parallism_Col = 1.638966
Bank_Level_Parallism_Ready = 1.042040
write_to_read_ratio_blp_rw_average = 0.243776
GrpLevelPara = 1.463786 

BW Util details:
bwutil = 0.033550 
total_CMD = 106348 
util_bw = 3568 
Wasted_Col = 19194 
Wasted_Row = 11113 
Idle = 72473 

BW Util Bottlenecks: 
RCDc_limit = 21638 
RCDWRc_limit = 5149 
WTRc_limit = 4242 
RTWc_limit = 3364 
CCDLc_limit = 1578 
rwq = 0 
CCDLc_limit_alone = 1131 
WTRc_limit_alone = 3940 
RTWc_limit_alone = 3219 

Commands details: 
total_CMD = 106348 
n_nop = 97853 
Read = 2332 
Write = 0 
L2_Alloc = 0 
L2_WB = 1236 
n_act = 2667 
n_pre = 2651 
n_ref = 0 
n_req = 2950 
total_req = 3568 

Dual Bus Interface Util: 
issued_total_row = 5318 
issued_total_col = 3568 
Row_Bus_Util =  0.050006 
CoL_Bus_Util = 0.033550 
Either_Row_CoL_Bus_Util = 0.079879 
Issued_on_Two_Bus_Simul_Util = 0.003677 
issued_two_Eff = 0.046027 
queue_avg = 0.109424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.109424
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97749 n_act=2709 n_pre=2693 n_ref_event=0 n_req=2946 n_rd=2311 n_rd_L2_A=0 n_write=0 n_wr_bk=1270 bw_util=0.03367
n_activity=46149 dram_eff=0.0776
bk0: 128a 101948i bk1: 143a 101407i bk2: 140a 101815i bk3: 146a 101445i bk4: 184a 100541i bk5: 159a 101205i bk6: 139a 101747i bk7: 137a 102029i bk8: 162a 100814i bk9: 173a 100495i bk10: 157a 101755i bk11: 128a 102594i bk12: 133a 101390i bk13: 127a 101519i bk14: 128a 101199i bk15: 127a 101491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080448
Row_Buffer_Locality_read = 0.102553
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.370751
Bank_Level_Parallism_Col = 1.634749
Bank_Level_Parallism_Ready = 1.042167
write_to_read_ratio_blp_rw_average = 0.244894
GrpLevelPara = 1.452488 

BW Util details:
bwutil = 0.033672 
total_CMD = 106348 
util_bw = 3581 
Wasted_Col = 19424 
Wasted_Row = 11212 
Idle = 72131 

BW Util Bottlenecks: 
RCDc_limit = 21852 
RCDWRc_limit = 5286 
WTRc_limit = 4629 
RTWc_limit = 3173 
CCDLc_limit = 1620 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 4294 
RTWc_limit_alone = 3076 

Commands details: 
total_CMD = 106348 
n_nop = 97749 
Read = 2311 
Write = 0 
L2_Alloc = 0 
L2_WB = 1270 
n_act = 2709 
n_pre = 2693 
n_ref = 0 
n_req = 2946 
total_req = 3581 

Dual Bus Interface Util: 
issued_total_row = 5402 
issued_total_col = 3581 
Row_Bus_Util =  0.050796 
CoL_Bus_Util = 0.033672 
Either_Row_CoL_Bus_Util = 0.080857 
Issued_on_Two_Bus_Simul_Util = 0.003611 
issued_two_Eff = 0.044656 
queue_avg = 0.122842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.122842
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97371 n_act=2828 n_pre=2812 n_ref_event=0 n_req=3100 n_rd=2417 n_rd_L2_A=0 n_write=0 n_wr_bk=1368 bw_util=0.03559
n_activity=47580 dram_eff=0.07955
bk0: 148a 101563i bk1: 155a 100928i bk2: 156a 100906i bk3: 159a 100931i bk4: 179a 100712i bk5: 185a 100640i bk6: 157a 100793i bk7: 164a 100797i bk8: 141a 101721i bk9: 132a 101976i bk10: 157a 101345i bk11: 164a 101149i bk12: 129a 101323i bk13: 123a 101819i bk14: 128a 101790i bk15: 140a 101249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087742
Row_Buffer_Locality_read = 0.112536
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.409693
Bank_Level_Parallism_Col = 1.655730
Bank_Level_Parallism_Ready = 1.048349
write_to_read_ratio_blp_rw_average = 0.254601
GrpLevelPara = 1.467387 

BW Util details:
bwutil = 0.035591 
total_CMD = 106348 
util_bw = 3785 
Wasted_Col = 20046 
Wasted_Row = 11454 
Idle = 71063 

BW Util Bottlenecks: 
RCDc_limit = 22478 
RCDWRc_limit = 5713 
WTRc_limit = 4671 
RTWc_limit = 3608 
CCDLc_limit = 1721 
rwq = 0 
CCDLc_limit_alone = 1280 
WTRc_limit_alone = 4341 
RTWc_limit_alone = 3497 

Commands details: 
total_CMD = 106348 
n_nop = 97371 
Read = 2417 
Write = 0 
L2_Alloc = 0 
L2_WB = 1368 
n_act = 2828 
n_pre = 2812 
n_ref = 0 
n_req = 3100 
total_req = 3785 

Dual Bus Interface Util: 
issued_total_row = 5640 
issued_total_col = 3785 
Row_Bus_Util =  0.053033 
CoL_Bus_Util = 0.035591 
Either_Row_CoL_Bus_Util = 0.084412 
Issued_on_Two_Bus_Simul_Util = 0.004213 
issued_two_Eff = 0.049905 
queue_avg = 0.137116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.137116
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97406 n_act=2808 n_pre=2792 n_ref_event=0 n_req=3094 n_rd=2413 n_rd_L2_A=0 n_write=0 n_wr_bk=1362 bw_util=0.0355
n_activity=47482 dram_eff=0.0795
bk0: 137a 102030i bk1: 153a 101132i bk2: 153a 101694i bk3: 168a 100841i bk4: 161a 101484i bk5: 180a 100831i bk6: 148a 101202i bk7: 183a 100013i bk8: 146a 101482i bk9: 153a 101416i bk10: 145a 101781i bk11: 150a 101308i bk12: 127a 101417i bk13: 136a 100816i bk14: 130a 101567i bk15: 143a 100837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092437
Row_Buffer_Locality_read = 0.118525
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.402170
Bank_Level_Parallism_Col = 1.662609
Bank_Level_Parallism_Ready = 1.048742
write_to_read_ratio_blp_rw_average = 0.259160
GrpLevelPara = 1.466406 

BW Util details:
bwutil = 0.035497 
total_CMD = 106348 
util_bw = 3775 
Wasted_Col = 20043 
Wasted_Row = 11488 
Idle = 71042 

BW Util Bottlenecks: 
RCDc_limit = 22371 
RCDWRc_limit = 5661 
WTRc_limit = 4322 
RTWc_limit = 4120 
CCDLc_limit = 1783 
rwq = 0 
CCDLc_limit_alone = 1318 
WTRc_limit_alone = 4021 
RTWc_limit_alone = 3956 

Commands details: 
total_CMD = 106348 
n_nop = 97406 
Read = 2413 
Write = 0 
L2_Alloc = 0 
L2_WB = 1362 
n_act = 2808 
n_pre = 2792 
n_ref = 0 
n_req = 3094 
total_req = 3775 

Dual Bus Interface Util: 
issued_total_row = 5600 
issued_total_col = 3775 
Row_Bus_Util =  0.052657 
CoL_Bus_Util = 0.035497 
Either_Row_CoL_Bus_Util = 0.084082 
Issued_on_Two_Bus_Simul_Util = 0.004072 
issued_two_Eff = 0.048423 
queue_avg = 0.153402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.153402
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97638 n_act=2739 n_pre=2723 n_ref_event=0 n_req=3022 n_rd=2379 n_rd_L2_A=0 n_write=0 n_wr_bk=1286 bw_util=0.03446
n_activity=45231 dram_eff=0.08103
bk0: 151a 101364i bk1: 135a 101999i bk2: 159a 101316i bk3: 152a 101234i bk4: 164a 101499i bk5: 169a 101259i bk6: 141a 101392i bk7: 157a 101121i bk8: 171a 100363i bk9: 137a 102039i bk10: 179a 100780i bk11: 180a 100808i bk12: 117a 101998i bk13: 127a 101500i bk14: 124a 101826i bk15: 116a 102371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093647
Row_Buffer_Locality_read = 0.118117
Row_Buffer_Locality_write = 0.003110
Bank_Level_Parallism = 2.445419
Bank_Level_Parallism_Col = 1.669562
Bank_Level_Parallism_Ready = 1.040109
write_to_read_ratio_blp_rw_average = 0.244082
GrpLevelPara = 1.483300 

BW Util details:
bwutil = 0.034462 
total_CMD = 106348 
util_bw = 3665 
Wasted_Col = 18993 
Wasted_Row = 10760 
Idle = 72930 

BW Util Bottlenecks: 
RCDc_limit = 21867 
RCDWRc_limit = 5348 
WTRc_limit = 4765 
RTWc_limit = 3002 
CCDLc_limit = 1686 
rwq = 0 
CCDLc_limit_alone = 1271 
WTRc_limit_alone = 4434 
RTWc_limit_alone = 2918 

Commands details: 
total_CMD = 106348 
n_nop = 97638 
Read = 2379 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286 
n_act = 2739 
n_pre = 2723 
n_ref = 0 
n_req = 3022 
total_req = 3665 

Dual Bus Interface Util: 
issued_total_row = 5462 
issued_total_col = 3665 
Row_Bus_Util =  0.051360 
CoL_Bus_Util = 0.034462 
Either_Row_CoL_Bus_Util = 0.081901 
Issued_on_Two_Bus_Simul_Util = 0.003921 
issued_two_Eff = 0.047876 
queue_avg = 0.119494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.119494
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97622 n_act=2738 n_pre=2722 n_ref_event=0 n_req=3037 n_rd=2396 n_rd_L2_A=0 n_write=0 n_wr_bk=1286 bw_util=0.03462
n_activity=47514 dram_eff=0.07749
bk0: 139a 101800i bk1: 143a 101358i bk2: 151a 101311i bk3: 157a 101573i bk4: 172a 101172i bk5: 177a 100835i bk6: 136a 101660i bk7: 172a 100181i bk8: 142a 101533i bk9: 152a 101522i bk10: 159a 101754i bk11: 161a 102002i bk12: 117a 102161i bk13: 147a 100789i bk14: 129a 101564i bk15: 142a 101035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.098452
Row_Buffer_Locality_read = 0.124791
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.359337
Bank_Level_Parallism_Col = 1.636073
Bank_Level_Parallism_Ready = 1.046171
write_to_read_ratio_blp_rw_average = 0.240789
GrpLevelPara = 1.459169 

BW Util details:
bwutil = 0.034622 
total_CMD = 106348 
util_bw = 3682 
Wasted_Col = 19624 
Wasted_Row = 11600 
Idle = 71442 

BW Util Bottlenecks: 
RCDc_limit = 21997 
RCDWRc_limit = 5404 
WTRc_limit = 4617 
RTWc_limit = 3403 
CCDLc_limit = 1621 
rwq = 0 
CCDLc_limit_alone = 1208 
WTRc_limit_alone = 4281 
RTWc_limit_alone = 3326 

Commands details: 
total_CMD = 106348 
n_nop = 97622 
Read = 2396 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286 
n_act = 2738 
n_pre = 2722 
n_ref = 0 
n_req = 3037 
total_req = 3682 

Dual Bus Interface Util: 
issued_total_row = 5460 
issued_total_col = 3682 
Row_Bus_Util =  0.051341 
CoL_Bus_Util = 0.034622 
Either_Row_CoL_Bus_Util = 0.082051 
Issued_on_Two_Bus_Simul_Util = 0.003912 
issued_two_Eff = 0.047674 
queue_avg = 0.152875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.152875
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97779 n_act=2696 n_pre=2680 n_ref_event=0 n_req=2969 n_rd=2346 n_rd_L2_A=0 n_write=0 n_wr_bk=1248 bw_util=0.03379
n_activity=46757 dram_eff=0.07687
bk0: 165a 100152i bk1: 145a 101262i bk2: 145a 101429i bk3: 150a 101447i bk4: 183a 100432i bk5: 171a 101624i bk6: 138a 101625i bk7: 124a 102389i bk8: 167a 100958i bk9: 154a 101416i bk10: 156a 101748i bk11: 149a 102081i bk12: 120a 102104i bk13: 133a 101355i bk14: 121a 101805i bk15: 125a 101829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091950
Row_Buffer_Locality_read = 0.116368
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.355506
Bank_Level_Parallism_Col = 1.648705
Bank_Level_Parallism_Ready = 1.043684
write_to_read_ratio_blp_rw_average = 0.242889
GrpLevelPara = 1.444368 

BW Util details:
bwutil = 0.033795 
total_CMD = 106348 
util_bw = 3594 
Wasted_Col = 19204 
Wasted_Row = 11539 
Idle = 72011 

BW Util Bottlenecks: 
RCDc_limit = 21828 
RCDWRc_limit = 5180 
WTRc_limit = 4458 
RTWc_limit = 3297 
CCDLc_limit = 1683 
rwq = 0 
CCDLc_limit_alone = 1201 
WTRc_limit_alone = 4113 
RTWc_limit_alone = 3160 

Commands details: 
total_CMD = 106348 
n_nop = 97779 
Read = 2346 
Write = 0 
L2_Alloc = 0 
L2_WB = 1248 
n_act = 2696 
n_pre = 2680 
n_ref = 0 
n_req = 2969 
total_req = 3594 

Dual Bus Interface Util: 
issued_total_row = 5376 
issued_total_col = 3594 
Row_Bus_Util =  0.050551 
CoL_Bus_Util = 0.033795 
Either_Row_CoL_Bus_Util = 0.080575 
Issued_on_Two_Bus_Simul_Util = 0.003771 
issued_two_Eff = 0.046797 
queue_avg = 0.158818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.158818
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=96634 n_act=3044 n_pre=3028 n_ref_event=0 n_req=3324 n_rd=2534 n_rd_L2_A=0 n_write=0 n_wr_bk=1584 bw_util=0.03872
n_activity=48962 dram_eff=0.08411
bk0: 146a 101308i bk1: 140a 101493i bk2: 177a 100252i bk3: 187a 100069i bk4: 176a 100731i bk5: 181a 100296i bk6: 153a 101045i bk7: 174a 99747i bk8: 136a 101267i bk9: 175a 100097i bk10: 155a 101266i bk11: 196a 100399i bk12: 149a 100381i bk13: 125a 101672i bk14: 130a 101373i bk15: 134a 101134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084236
Row_Buffer_Locality_read = 0.110497
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.491220
Bank_Level_Parallism_Col = 1.702359
Bank_Level_Parallism_Ready = 1.059009
write_to_read_ratio_blp_rw_average = 0.276709
GrpLevelPara = 1.495683 

BW Util details:
bwutil = 0.038722 
total_CMD = 106348 
util_bw = 4118 
Wasted_Col = 21180 
Wasted_Row = 11777 
Idle = 69273 

BW Util Bottlenecks: 
RCDc_limit = 23526 
RCDWRc_limit = 6545 
WTRc_limit = 5174 
RTWc_limit = 4474 
CCDLc_limit = 1966 
rwq = 0 
CCDLc_limit_alone = 1392 
WTRc_limit_alone = 4779 
RTWc_limit_alone = 4295 

Commands details: 
total_CMD = 106348 
n_nop = 96634 
Read = 2534 
Write = 0 
L2_Alloc = 0 
L2_WB = 1584 
n_act = 3044 
n_pre = 3028 
n_ref = 0 
n_req = 3324 
total_req = 4118 

Dual Bus Interface Util: 
issued_total_row = 6072 
issued_total_col = 4118 
Row_Bus_Util =  0.057096 
CoL_Bus_Util = 0.038722 
Either_Row_CoL_Bus_Util = 0.091342 
Issued_on_Two_Bus_Simul_Util = 0.004476 
issued_two_Eff = 0.049001 
queue_avg = 0.151014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.151014
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97361 n_act=2826 n_pre=2810 n_ref_event=0 n_req=3113 n_rd=2426 n_rd_L2_A=0 n_write=0 n_wr_bk=1376 bw_util=0.03575
n_activity=46466 dram_eff=0.08182
bk0: 163a 100384i bk1: 138a 101739i bk2: 171a 100775i bk3: 160a 101231i bk4: 160a 101353i bk5: 201a 100308i bk6: 148a 101278i bk7: 164a 100596i bk8: 139a 101523i bk9: 150a 101376i bk10: 158a 101414i bk11: 170a 101322i bk12: 128a 101336i bk13: 126a 101488i bk14: 136a 101247i bk15: 114a 102171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092194
Row_Buffer_Locality_read = 0.118302
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.499633
Bank_Level_Parallism_Col = 1.689595
Bank_Level_Parallism_Ready = 1.048133
write_to_read_ratio_blp_rw_average = 0.256026
GrpLevelPara = 1.492780 

BW Util details:
bwutil = 0.035751 
total_CMD = 106348 
util_bw = 3802 
Wasted_Col = 19423 
Wasted_Row = 10836 
Idle = 72287 

BW Util Bottlenecks: 
RCDc_limit = 22157 
RCDWRc_limit = 5734 
WTRc_limit = 5125 
RTWc_limit = 3284 
CCDLc_limit = 1810 
rwq = 0 
CCDLc_limit_alone = 1364 
WTRc_limit_alone = 4764 
RTWc_limit_alone = 3199 

Commands details: 
total_CMD = 106348 
n_nop = 97361 
Read = 2426 
Write = 0 
L2_Alloc = 0 
L2_WB = 1376 
n_act = 2826 
n_pre = 2810 
n_ref = 0 
n_req = 3113 
total_req = 3802 

Dual Bus Interface Util: 
issued_total_row = 5636 
issued_total_col = 3802 
Row_Bus_Util =  0.052996 
CoL_Bus_Util = 0.035751 
Either_Row_CoL_Bus_Util = 0.084506 
Issued_on_Two_Bus_Simul_Util = 0.004241 
issued_two_Eff = 0.050184 
queue_avg = 0.133533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.133533
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97441 n_act=2810 n_pre=2794 n_ref_event=0 n_req=3070 n_rd=2390 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.03526
n_activity=46807 dram_eff=0.08012
bk0: 147a 101191i bk1: 137a 101856i bk2: 168a 100921i bk3: 147a 101627i bk4: 151a 101679i bk5: 186a 100123i bk6: 145a 101284i bk7: 171a 100246i bk8: 157a 100926i bk9: 133a 102270i bk10: 163a 101059i bk11: 151a 102065i bk12: 131a 101332i bk13: 134a 101022i bk14: 132a 101503i bk15: 137a 100996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084691
Row_Buffer_Locality_read = 0.108787
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.448035
Bank_Level_Parallism_Col = 1.672142
Bank_Level_Parallism_Ready = 1.050400
write_to_read_ratio_blp_rw_average = 0.253636
GrpLevelPara = 1.490738 

BW Util details:
bwutil = 0.035262 
total_CMD = 106348 
util_bw = 3750 
Wasted_Col = 19715 
Wasted_Row = 11068 
Idle = 71815 

BW Util Bottlenecks: 
RCDc_limit = 22274 
RCDWRc_limit = 5682 
WTRc_limit = 4731 
RTWc_limit = 3602 
CCDLc_limit = 1690 
rwq = 0 
CCDLc_limit_alone = 1236 
WTRc_limit_alone = 4399 
RTWc_limit_alone = 3480 

Commands details: 
total_CMD = 106348 
n_nop = 97441 
Read = 2390 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 2810 
n_pre = 2794 
n_ref = 0 
n_req = 3070 
total_req = 3750 

Dual Bus Interface Util: 
issued_total_row = 5604 
issued_total_col = 3750 
Row_Bus_Util =  0.052695 
CoL_Bus_Util = 0.035262 
Either_Row_CoL_Bus_Util = 0.083753 
Issued_on_Two_Bus_Simul_Util = 0.004203 
issued_two_Eff = 0.050185 
queue_avg = 0.154145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.154145
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=106348 n_nop=97361 n_act=2815 n_pre=2799 n_ref_event=0 n_req=3116 n_rd=2430 n_rd_L2_A=0 n_write=0 n_wr_bk=1372 bw_util=0.03575
n_activity=47053 dram_eff=0.0808
bk0: 151a 101274i bk1: 175a 100695i bk2: 161a 101071i bk3: 166a 100834i bk4: 170a 100807i bk5: 144a 101980i bk6: 155a 101082i bk7: 155a 101192i bk8: 161a 101002i bk9: 153a 101154i bk10: 163a 101534i bk11: 177a 100760i bk12: 119a 101978i bk13: 126a 101529i bk14: 131a 101234i bk15: 123a 101778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.096598
Row_Buffer_Locality_read = 0.123868
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.434738
Bank_Level_Parallism_Col = 1.663450
Bank_Level_Parallism_Ready = 1.047606
write_to_read_ratio_blp_rw_average = 0.262124
GrpLevelPara = 1.479350 

BW Util details:
bwutil = 0.035751 
total_CMD = 106348 
util_bw = 3802 
Wasted_Col = 19803 
Wasted_Row = 11216 
Idle = 71527 

BW Util Bottlenecks: 
RCDc_limit = 22283 
RCDWRc_limit = 5733 
WTRc_limit = 4723 
RTWc_limit = 3515 
CCDLc_limit = 1762 
rwq = 0 
CCDLc_limit_alone = 1303 
WTRc_limit_alone = 4383 
RTWc_limit_alone = 3396 

Commands details: 
total_CMD = 106348 
n_nop = 97361 
Read = 2430 
Write = 0 
L2_Alloc = 0 
L2_WB = 1372 
n_act = 2815 
n_pre = 2799 
n_ref = 0 
n_req = 3116 
total_req = 3802 

Dual Bus Interface Util: 
issued_total_row = 5614 
issued_total_col = 3802 
Row_Bus_Util =  0.052789 
CoL_Bus_Util = 0.035751 
Either_Row_CoL_Bus_Util = 0.084506 
Issued_on_Two_Bus_Simul_Util = 0.004034 
issued_two_Eff = 0.047736 
queue_avg = 0.129387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.129387

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4500, Miss = 2201, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4564, Miss = 2245, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4467, Miss = 2137, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4212, Miss = 2049, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4539, Miss = 2214, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4612, Miss = 2282, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4334, Miss = 2093, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4288, Miss = 2092, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4196, Miss = 1998, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4200, Miss = 2039, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4572, Miss = 2224, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4582, Miss = 2254, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4360, Miss = 2093, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4312, Miss = 2095, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4358, Miss = 2101, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4464, Miss = 2180, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4364, Miss = 2108, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4304, Miss = 2112, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4480, Miss = 2173, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4506, Miss = 2215, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4472, Miss = 2170, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4448, Miss = 2167, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4380, Miss = 2105, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4675, Miss = 2304, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4664, Miss = 2283, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4763, Miss = 2351, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4532, Miss = 2205, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4308, Miss = 2106, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4468, Miss = 2182, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4368, Miss = 2168, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4520, Miss = 2199, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4404, Miss = 2150, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4520, Miss = 2187, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4752, Miss = 2353, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4423, Miss = 2158, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4672, Miss = 2308, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4196, Miss = 2013, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4380, Miss = 2181, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4252, Miss = 2044, Miss_rate = 0.481, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4659, Miss = 2312, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4427, Miss = 2163, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4456, Miss = 2207, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4415, Miss = 2158, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4404, Miss = 2187, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4480, Miss = 2195, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4436, Miss = 2153, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4570, Miss = 2242, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4592, Miss = 2274, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4387, Miss = 2148, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4718, Miss = 2350, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4568, Miss = 2252, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4414, Miss = 2181, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4372, Miss = 2142, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4580, Miss = 2300, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4566, Miss = 2241, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4316, Miss = 2134, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4732, Miss = 2309, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4852, Miss = 2429, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4612, Miss = 2260, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4527, Miss = 2259, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4567, Miss = 2240, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4532, Miss = 2233, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4576, Miss = 2259, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4539, Miss = 2258, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 286708
L2_total_cache_misses = 140425
L2_total_cache_miss_rate = 0.4898
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7226
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65536
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=286708
icnt_total_pkts_simt_to_mem=286708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 286708
Req_Network_cycles = 141631
Req_Network_injected_packets_per_cycle =       2.0243 
Req_Network_conflicts_per_cycle =       0.0559
Req_Network_conflicts_per_cycle_util =       0.0683
Req_Bank_Level_Parallism =       2.4740
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0030
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0316

Reply_Network_injected_packets_num = 286708
Reply_Network_cycles = 141631
Reply_Network_injected_packets_per_cycle =        2.0243
Reply_Network_conflicts_per_cycle =        0.7414
Reply_Network_conflicts_per_cycle_util =       0.9068
Reply_Bank_Level_Parallism =       2.4759
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0128
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0253
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 4 sec (244 sec)
gpgpu_simulation_rate = 128956 (inst/sec)
gpgpu_simulation_rate = 580 (cycle/sec)
gpgpu_silicon_slowdown = 1951724x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 221123108 us


gen_hists: 1 laps, 221123108.000000 us/lap, 27640388.500000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
