Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2a6902fc1fd145ecb86ed762b49f6de1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot arr_mul_ap_tb_behav xil_defaultlib.arr_mul_ap_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.arr_mul_ap
Compiling module xil_defaultlib.arr_mul_ap_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot arr_mul_ap_tb_behav
