{
    "block_comment": "This block of Verilog code is used to manage data width in a Wishbone bus system. Depending on the \"WB_DWIDTH\" parameter, the block either subdivides a 128-bit data input (\"i_wb_dat\") into 32-bit sections by evaluating the bits 3 and 2 of the address input (\"i_wb_adr\") and assigns it to \"wb_wdata32\", or directly assigns the entirety of \"i_wb_dat\" to \"wb_wdata32\". In the case of a 128-bit data width, the output data (\"o_wb_dat\") is an array of four copies of \"wb_rdata32\". Conversely, if the data width is not 128, the output data will be identical to \"wb_rdata32\"."
}