<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8" /> 
<meta name="viewport" content="width=device-width, initial-scale=1, viewport-fit=cover"> 
<title>Hardcaml: 2.2.7 Gray Counter</title>
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/css/katex.min.css">
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/main.css">
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/css/global-overrides.css">
</head>
<link rel="shortcut icon" href="/hardcaml-docs/favicon.png"type="image/ico"/>
<body class="znai-theme theme-znai-dark">
<script>(function() {
    var themeNameKey = 'znaiTheme';
    var darkThemeName = 'znai-dark';
    var lightThemeName = 'default';

    var znaiTheme = {
        changeHandlers: [],
        addChangeHandler(handler) {
            this.changeHandlers.push(handler);
        },
        removeChangeHandler(handler) {
            var idx = this.changeHandlers.indexOf(handler);
            this.changeHandlers.splice(idx, 1);
        },
        set(name) {
            this.name = name;
            document.body.className = 'znai-theme theme-' + name;

            var idx = 0;
            var len = this.changeHandlers.length;
            for (; idx < len; idx++) {
                this.changeHandlers[idx](name);
            }
        },
        setExplicitly(name) {
            storeThemeName(name);
            this.set(name);
        },
        setExplicitlyIfNotSetAlready(name) {
            const themeName = getStoredThemeName();
            if (themeName) {
                return
            }

            this.setExplicitly(name)
        },
        toggle() {
            this.setExplicitly(this.name === lightThemeName ? darkThemeName : lightThemeName)
        }
    };

    var mediaThemeName = setLightMatchMediaListenerAndGetThemeName()
    var themeName = getStoredThemeName() || mediaThemeName;
    znaiTheme.set(themeName);

    window.znaiTheme = znaiTheme;

    function getStoredThemeName() {
        return localStorage.getItem(themeNameKey);
    }

    function storeThemeName(name) {
        return localStorage.setItem(themeNameKey, name);
    }

    function setLightMatchMediaListenerAndGetThemeName() {
        if (!window.matchMedia) {
            return darkThemeName;
        }

        var lightQuery = window.matchMedia('(prefers-color-scheme: light)');
        lightQuery.addListener(function (e) {
            const newThemeName = e.matches ? lightThemeName : darkThemeName;
            znaiTheme.setExplicitly(newThemeName);
        });

        return lightQuery.matches ? lightThemeName : darkThemeName;
    }
})()</script>
<div id="znai"><div id="znai-initial-page-loading" style="margin: -20px 0 0 -20px; padding: 0 40px 40px 0; width: 100vw; height: 100vh; display: flex; justify-content: center; align-items: center">
    <div></div>
</div><section id="page-content" style="max-width: 640px; margin-left: auto; margin-right: auto;">
<article>
<header><h1>Gray Counter</h1></header>
<p>A Gray code is a binary number system in which each successive code differs by a single bit This property makes Gray codes useful for reducing switching noise error detection and rotary encoders Although sequential examples in this section focus on examples with a single clock domain Gray codes are also fundamental for safely transferring counters across multiple clock domains Here we implement a Gray code counter It is done by using a binary counter and converting the value to a gray code Binary to Gray code conversion To convert a binary number to Gray code The most significant bit remains unchanged Each remaining bit is XORed with the bit to its left Verilog VHDL Hardcaml Direct translation Idiomatic Hardcaml module gray_counter # parameter N 4 input clock clear output reg N 1 0 q reg N 1 0 count always @ posedge clock begin if clear begin count &lt; 0 q &lt; 0 end else begin count &lt; count 1 q &lt; count N 1 count N 1 1 ^ count N 2 0 end end endmodule library ieee use ieee std_logic_1164 all use ieee numeric_std all entity gray_counter is generic N integer 4 port clock clear in std_logic q out std_logic_vector N 1 downto 0 end entity architecture rtl of gray_counter is signal count std_logic_vector N 1 downto 0 signal q_int std_logic_vector N 1 downto 0 begin q &lt; q_int process clock begin if rising_edge clock then if clear 1 then count &lt; others &gt; 0 q_int &lt; others &gt; 0 else count &lt; std_logic_vector unsigned count 1 q_int &lt; count N 1 &amp; count N 1 downto 1 xor count N 2 downto 0 end if end if end process end architecture let gray_counter_1 n clock clear let spec Reg_spec create clock clear in let q Always Variable reg spec width n in let out Always Variable reg spec width n in Always compile q &lt; q value 1 out &lt; q value n 1 @ q value n 1 1 ^ q value n 2 0 out value let gray_counter_2 n clock clear let spec Reg_spec create clock clear in let q reg_fb spec width n f fun q &gt; q 1 in reg spec msb q @ msbs q ^ lsbs q</p>
</article>
</section>
<section id="table-of-contents" style="max-width: 640px; margin-left: auto; margin-right: auto;">
<article>
<a href="/hardcaml-docs/introduction/why/">1.1 Why Hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/introduction/installing_with_opam/">1.2 Installing the Opensource Release</a>
</article>

<article>
<a href="/hardcaml-docs/introduction/quick_overview/">1.3 Quick Overview</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/combinational_logic/">2.1 Combinational Logic</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/rom/">2.1.1 ROM</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/mux4/">2.1.2 Mux4</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/priority_encoder/">2.1.3 Priority Encoder</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/parity/">2.1.4 Parity</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/alu/">2.1.5 ALU</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/sequential_logic/">2.2 Sequential Logic</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/jk_flip_flop/">2.2.1 JK Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/t_flip_flop/">2.2.2 T Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/d_flip_flop/">2.2.3 D Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/ring_counter/">2.2.4 Ring Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/mobius_counter/">2.2.5 Mobius Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/modulo_n_counter/">2.2.6 Modulo N Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/gray_counter/">2.2.7 Gray Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/bidirectional_shift_reg/">2.2.8 Bidirectional Shift Register</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/single_port_ram/">2.2.9 Single Port RAM</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/sync_fifo/">2.2.10 Synchronous FIFO</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/circuits/">2.3 Circuits</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/rtl_generation/">2.4 RTL Generation</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/simulation/">3.1 Simulating with Cyclesim</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/waveforms/">3.2 Waveforms</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/waveterm_interactive_viewer/">3.3 Interactive Viewer</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/naming/">4.1 Naming</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/always/">4.2 Always DSL</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/binary_coded_decimal/">4.2.1 BCD Conversion</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/cylon_eye/">4.2.2 Cylon Eye</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/state_machine_always_api/">4.3 Designing State Machines</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/sequence_detector/">4.3.1 Sequence Detector</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/double_dabble/">4.3.2 Double Dabble</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/instantiation/">4.4 Instantiation</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/structural/">4.5 Working with Structural</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/conversion-to-rtl/">4.6 How Hardcaml Converts Signals</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/hardcaml_interfaces/">5.1 Hardcaml Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/interfaces_with_ppx_hardcaml/">5.2 Interfaces with ppx_hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/module_interfaces/">5.3 Module Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/simulating_with_interfaces/">5.4 Simulating with Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/enums_in_hardcaml/">5.5 Enums in Hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/typed_alu/">5.5.1 Typed ALU</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/scopes/">5.6 Scopes</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/module_hierarchies/">5.7 Module Hierarchies</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/naming_with_ppx_hardcaml/">5.8 Naming with ppx_hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/examples/counter/">6.1 Counter</a>
</article>

<article>
<a href="/hardcaml-docs/examples/serial_multiplier/">6.2 Serial Multipler</a>
</article>

<article>
<a href="/hardcaml-docs/examples/fibonacci_numbers/">6.3 Fibonacci Numbers</a>
</article>

<article>
<a href="/hardcaml-docs/examples/fft/">6.4 FFT</a>
</article>

<article>
<a href="/hardcaml-docs/examples/binary_search/">6.5 Binary Search</a>
</article>

<article>
<a href="/hardcaml-docs/examples/quicksort/">6.6 Quicksort</a>
</article>

<article>
<a href="/hardcaml-docs/libraries/high_performance_simulation_backends/">7.1 High Performance Simulation Backends</a>
</article>
</section>
</div>
<script type="text/javascript" src="/hardcaml-docs/footer.js"></script>
<script type="text/javascript" src="/hardcaml-docs/toc.js"></script>
<script type="text/javascript" src="/hardcaml-docs/assets.js"></script>
<script type="module" src="/hardcaml-docs/static/main.js"></script>
<script type="module" src="/hardcaml-docs/search-index.js"></script>
<script type="module">
document.getElementById('znai').innerHTML = '';
/*<!--*/
window.ReactDOM.render(React.createElement(Documentation, {
  "docMeta" : {
    "viewOn" : {
      "link" : "https://github.com/janestreet/hardcaml",
      "title" : "View Source"
    },
    "id" : "hardcaml-docs",
    "title" : "Hardcaml",
    "type" : "",
    "previewEnabled" : false
  },
  "page" : {
    "type" : "Page",
    "content" : [ {
      "id" : "gray-counter",
      "additionalIds" : [ ],
      "title" : "Gray Counter",
      "type" : "Section",
      "content" : [ {
        "type" : "Paragraph",
        "content" : [ {
          "text" : "A Gray code is a binary number system in which each successive code differs by a single",
          "type" : "SimpleText"
        }, {
          "type" : "SoftLineBreak"
        }, {
          "text" : "bit. This property makes Gray codes useful for reducing switching noise, error detection,",
          "type" : "SimpleText"
        }, {
          "type" : "SoftLineBreak"
        }, {
          "text" : "and rotary encoders. Although sequential examples in this section focus on examples with a",
          "type" : "SimpleText"
        }, {
          "type" : "SoftLineBreak"
        }, {
          "text" : "single clock domain, Gray codes are also fundamental for safely transferring counters",
          "type" : "SimpleText"
        }, {
          "type" : "SoftLineBreak"
        }, {
          "text" : "across multiple clock domains.",
          "type" : "SimpleText"
        } ]
      }, {
        "type" : "Paragraph",
        "content" : [ {
          "text" : "Here we implement a Gray code counter. It is done by using a binary counter and converting",
          "type" : "SimpleText"
        }, {
          "type" : "SoftLineBreak"
        }, {
          "text" : "the value to a gray code.",
          "type" : "SimpleText"
        } ]
      }, {
        "id" : "gray-counter-binary-to-gray-code-conversion",
        "additionalIds" : [ "binary-to-gray-code-conversion" ],
        "level" : 2,
        "title" : "Binary to Gray code conversion",
        "type" : "SubHeading"
      }, {
        "type" : "Paragraph",
        "content" : [ {
          "text" : "To convert a binary number to Gray code:",
          "type" : "SimpleText"
        } ]
      }, {
        "bulletMarker" : "-",
        "tight" : true,
        "type" : "BulletList",
        "content" : [ {
          "type" : "ListItem",
          "content" : [ {
            "type" : "Paragraph",
            "content" : [ {
              "text" : "The most significant bit remains unchanged",
              "type" : "SimpleText"
            } ]
          } ]
        }, {
          "type" : "ListItem",
          "content" : [ {
            "type" : "Paragraph",
            "content" : [ {
              "text" : "Each remaining bit is XORed with the bit to its left",
              "type" : "SimpleText"
            } ]
          } ]
        } ]
      }, {
        "id" : "gray-counter-verilog",
        "additionalIds" : [ "verilog" ],
        "level" : 2,
        "title" : "Verilog",
        "type" : "SubHeading"
      }, {
        "lang" : "verilog",
        "snippet" : "module gray_counter #(\n  parameter N = 4\n) (\n  input clock, clear,\n  output reg [N-1:0] q\n);\n  reg [N-1:0] count;\n\n   always @(posedge clock) begin\n     if (clear) begin\n        count <= 0;\n        q <= 0;\n      end else begin\n        count <= count + 1;\n        q <= { count[N-1], count[N-1:1] ^ count[N-2:0] };\n      end\n   end\n\nendmodule",
        "lineNumber" : "",
        "type" : "Snippet"
      }, {
        "id" : "gray-counter-vhdl",
        "additionalIds" : [ "vhdl" ],
        "level" : 2,
        "title" : "VHDL",
        "type" : "SubHeading"
      }, {
        "lang" : "vhdl",
        "snippet" : "library ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity gray_counter is\n  generic (\n    N : integer := 4\n  );\n  port (\n    clock, clear : in std_logic;\n    q : out std_logic_vector(N-1 downto 0)\n  );\nend entity;\n\narchitecture rtl of gray_counter is \n  signal count : std_logic_vector(N-1 downto 0);\n  signal q_int : std_logic_vector(N-1 downto 0);\nbegin\n\n  q <= q_int;\n\n  process (clock) begin\n    if rising_edge(clock) then\n      if clear = '1' then \n        count <= (others => '0');\n        q_int <= (others => '0');\n      else \n        count <= std_logic_vector(unsigned(count) + 1);\n        q_int <= count(N-1) & (count(N-1 downto 1) xor count(N-2 downto 0));\n      end if;\n    end if;\n  end process;\n\nend architecture;",
        "lineNumber" : "",
        "type" : "Snippet"
      }, {
        "id" : "gray-counter-hardcaml",
        "additionalIds" : [ "hardcaml" ],
        "level" : 2,
        "title" : "Hardcaml",
        "type" : "SubHeading"
      }, {
        "id" : "gray-counter-hardcaml-direct-translation",
        "additionalIds" : [ "direct-translation" ],
        "level" : 3,
        "title" : "Direct translation",
        "type" : "SubHeading"
      }, {
        "lang" : "ocaml",
        "snippet" : "let gray_counter_1 ~n ~clock ~clear =\n  let spec = Reg_spec.create ~clock ~clear () in\n  let q = Always.Variable.reg spec ~width:n in\n  let out = Always.Variable.reg spec ~width:n in\n  Always.(\n    compile\n      [ q <-- q.value +:. 1\n      ; out <-- q.value.:(n - 1) @: q.value.:[n - 1, 1] ^: q.value.:[n - 2, 0]\n      ]);\n  out.value\n;;",
        "lineNumber" : "",
        "type" : "Snippet"
      }, {
        "id" : "gray-counter-hardcaml-idiomatic-hardcaml",
        "additionalIds" : [ "idiomatic-hardcaml" ],
        "level" : 3,
        "title" : "Idiomatic Hardcaml",
        "type" : "SubHeading"
      }, {
        "lang" : "ocaml",
        "snippet" : "let gray_counter_2 ~n ~clock ~clear =\n  let spec = Reg_spec.create ~clock ~clear () in\n  let q = reg_fb spec ~width:n ~f:(fun q -> q +:. 1) in\n  reg spec (msb q @: msbs q ^: lsbs q)\n;;",
        "lineNumber" : "",
        "type" : "Snippet"
      } ]
    } ],
    "lastModifiedTime" : 1750709444024,
    "tocItem" : {
      "chapterTitle" : "Designing Circuits",
      "pageTitle" : "2.2.7 Gray Counter",
      "pageMeta" : {
        "parent" : [ "sequential_logic.mdx" ],
        "title" : [ "2.2.7 Gray Counter" ],
        "uuid" : [ "26e3d25f-3f3a-3cdc-bb0d-a4c300a0b5d4" ]
      },
      "dirName" : "designing-circuits",
      "fileName" : "gray_counter",
      "fileExtension" : "md",
      "viewOnRelativePath" : null,
      "pageSectionIdTitles" : [ {
        "title" : "Gray Counter",
        "id" : "gray-counter",
        "customAnchorId" : "gray-counter"
      } ]
    }
  }
}), document.getElementById("znai"));
/*-->*/

</script>

</body>
</html>
