#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar  1 03:08:21 2024
# Process ID: 34918
# Current directory: /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_Batch_0_0_synth_1
# Command line: vivado -log finn_design_Thresholding_Batch_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_Thresholding_Batch_0_0.tcl
# Log file: /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_Batch_0_0_synth_1/finn_design_Thresholding_Batch_0_0.vds
# Journal file: /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_Batch_0_0_synth_1/vivado.jou
# Running On: artti-desktop, OS: Linux, CPU Frequency: 3973.224 MHz, CPU Physical cores: 6, Host memory: 16689 MB
#-----------------------------------------------------------
source finn_design_Thresholding_Batch_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.766 ; gain = 0.023 ; free physical = 2019 ; free virtual = 9372
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/artti/Desktop/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_0__4zh_l2k/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_0_67kvum50/project_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_1__5kud3bo/project_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_0_y8e9p8bj/project_FMPadding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_2__utui9ov/project_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_0_7jlsbrs7/project_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_3_7ld679uy/project_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_0vm64gti/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_1_pqw_ruey/project_Thresholding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_2_6vq4feh_/project_Thresholding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_6_m2t8wwiz/project_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_1_70n3qvut/project_FMPadding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_7_iu3sxmag/project_StreamingFIFO_7/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_1_5v75f3x2/project_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_8__8v1bg9w/project_StreamingFIFO_8/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_1_w0mv_wzk/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_3_7ypbgh70/project_Thresholding_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_4_vg83ee_x/project_Thresholding_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_2_mzgwzo4y/project_FMPadding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_12_f2zdnjow/project_StreamingFIFO_12/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_2_ruue1qfd/project_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_13_m9zk1oq0/project_StreamingFIFO_13/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_2_bqkc6j7o/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_5_t7_9f8lu/project_Thresholding_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_6_oycw_ll6/project_Thresholding_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_3_mkrl0729/project_FMPadding_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_17_4xdwllc6/project_StreamingFIFO_17/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_3_2b_1or5q/project_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_18_97swl15m/project_StreamingFIFO_18/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_3_ijcbbx8h/project_MatrixVectorActivation_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_7_901tt180/project_Thresholding_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_4_vcfod7w4/project_ConvolutionInputGenerator_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Pool_Batch_0_a3up63aq/project_Pool_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_Thresholding_Batch_0_0
Command: synth_design -top finn_design_Thresholding_Batch_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34947
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2063.980 ; gain = 403.715 ; free physical = 959 ; free virtual = 8311
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_Thresholding_Batch_0_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_0_0/synth/finn_design_Thresholding_Batch_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_0_Thresholding_Batch' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_128_ROM_2P_LUTRAM_1R' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_128_ROM_2P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_0_67kvum50/project_Thresholding_Batch_0/sol1/impl/ip/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_128_ROM_2P_LUTRAM_1R.dat' is read successfully [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_128_ROM_2P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_128_ROM_2P_LUTRAM_1R' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_128_ROM_2P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_0_67kvum50/project_Thresholding_Batch_0/sol1/impl/ip/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R.dat' is read successfully [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_0_flow_control_loop_pipe_sequential_init' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_0_Thresholding_Batch' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_0_regslice_both' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_0_regslice_both' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8496/hdl/verilog/Thresholding_Batch_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_Thresholding_Batch_0_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_0_0/synth/finn_design_Thresholding_Batch_0_0.v:53]
WARNING: [Synth 8-7129] Port reset in module Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_128_ROM_2P_LUTRAM_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2160.949 ; gain = 500.684 ; free physical = 840 ; free virtual = 8194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2175.793 ; gain = 515.527 ; free physical = 837 ; free virtual = 8191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2175.793 ; gain = 515.527 ; free physical = 837 ; free virtual = 8191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2175.793 ; gain = 0.000 ; free physical = 837 ; free virtual = 8191
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_0_0/constraints/Thresholding_Batch_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_Batch_0_0/constraints/Thresholding_Batch_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_Batch_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_Batch_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.535 ; gain = 0.000 ; free physical = 821 ; free virtual = 8174
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2300.570 ; gain = 0.000 ; free physical = 821 ; free virtual = 8174
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 818 ; free virtual = 8172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 818 ; free virtual = 8172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_Batch_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 818 ; free virtual = 8172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'Thresholding_Batch_0_Thresholding_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'Thresholding_Batch_0_Thresholding_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'Thresholding_Batch_0_Thresholding_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'Thresholding_Batch_0_Thresholding_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'Thresholding_Batch_0_Thresholding_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'Thresholding_Batch_0_Thresholding_Batch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 818 ; free virtual = 8173
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_130_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_131_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_132_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_133_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_134_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_135_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_136_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_137_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_138_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_139_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_140_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_141_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_142_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_143_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_144_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_145_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_146_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_147_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_148_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_149_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_150_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_151_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_152_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_153_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_154_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_155_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_156_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_157_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_158_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_159_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_160_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_161_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_162_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_163_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_164_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_165_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_166_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_167_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_168_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_169_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_170_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_171_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_172_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_173_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_174_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_175_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_176_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_177_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_178_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_179_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_180_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_181_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_182_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_183_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_184_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_185_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_186_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_187_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_188_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_189_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_190_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_191_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_192_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_193_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_194_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_195_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_196_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_197_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_198_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_199_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_200_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_201_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_202_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_203_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_204_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_205_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_206_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_207_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_208_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_209_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_210_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_211_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_212_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_213_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_214_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_215_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_216_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_217_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_218_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_219_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_220_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_221_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_222_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_223_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_224_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_225_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_226_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_227_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_228_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_129_U' (Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R) to 'inst/grp_Thresholding_Batch_fu_546/p_ZL7threshs_229_U'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
+---XORs : 
	  17 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 808 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                               | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------+------------+---------------+----------------+
|Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_128_ROM_2P_LUTRAM_1R | rom0       | 4x2           | LUT            | 
|Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_129_ROM_2P_LUTRAM_1R | rom0       | 4x2           | LUT            | 
+--------------------------------------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 806 ; free virtual = 8161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 806 ; free virtual = 8161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 799 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 799 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 799 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 799 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 799 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 798 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 799 ; free virtual = 8153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |     8|
|4     |LUT3   |    31|
|5     |LUT4   |     8|
|6     |LUT5   |    14|
|7     |LUT6   |    11|
|8     |FDRE   |    71|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 799 ; free virtual = 8153
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2300.570 ; gain = 515.527 ; free physical = 798 ; free virtual = 8153
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.570 ; gain = 640.305 ; free physical = 798 ; free virtual = 8153
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.570 ; gain = 0.000 ; free physical = 798 ; free virtual = 8153
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.570 ; gain = 0.000 ; free physical = 1083 ; free virtual = 8438
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: eac91ae4
INFO: [Common 17-83] Releasing license: Synthesis
176 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2300.570 ; gain = 969.805 ; free physical = 1083 ; free virtual = 8438
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1852.773; main = 1551.710; forked = 377.670
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3299.094; main = 2300.539; forked = 1014.562
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2324.547 ; gain = 0.000 ; free physical = 1083 ; free virtual = 8438
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_Batch_0_0_synth_1/finn_design_Thresholding_Batch_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_Thresholding_Batch_0_0, cache-ID = 9fcba21d349b7da1
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2324.547 ; gain = 0.000 ; free physical = 1067 ; free virtual = 8422
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_Thresholding_Batch_0_0_synth_1/finn_design_Thresholding_Batch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_Thresholding_Batch_0_0_utilization_synth.rpt -pb finn_design_Thresholding_Batch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 03:08:53 2024...
