###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Mon Apr 11 15:25:28 2016
#  Design:            FreqDiv64
#  Command:           timeDesign -prePlace -expandedViews
###############################################################
Path 1: MET Clock Gating Setup Check with Pin g443/C1 
Endpoint:   g443/B1 (v) checked with trailing edge of 'Fin'
Beginpoint: Fsel[2] (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time         12.500
- Clock Gating Setup            0.000
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                12.400
- Arrival Time                  3.868
= Slack Time                    8.532
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   0.249
     = Beginpoint Arrival Time            3.249
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Pin   |  Edge |   Net   |    Cell     | Delay | Arrival | Required | 
     |         |       |         |             |       |  Time   |   Time   | 
     |---------+-------+---------+-------------+-------+---------+----------| 
     | Fsel[2] |   ^   | Fsel[2] |             |       |   3.249 |   11.781 | 
     | g460/A  |   ^   | Fsel[2] | INVXL_HV    | 0.000 |   3.249 |   11.781 | 
     | g460/Q  |   v   | n_29    | INVXL_HV    | 0.070 |   3.319 |   11.851 | 
     | g455/A  |   v   | n_29    | OR2X2_HV    | 0.000 |   3.319 |   11.851 | 
     | g455/Q  |   v   | n_34    | OR2X2_HV    | 0.245 |   3.564 |   12.096 | 
     | g446/B2 |   v   | n_34    | OA22X3_HV   | 0.000 |   3.564 |   12.096 | 
     | g446/Q  |   v   | n_43    | OA22X3_HV   | 0.304 |   3.868 |   12.400 | 
     | g443/B1 |   v   | n_43    | OAI211X3_HV | 0.000 |   3.868 |   12.400 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     = Beginpoint Arrival Time           12.500
     Other End Path:
     +--------------------------------------------------------------------+ 
     |   Pin   |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |         |       |       |             |       |  Time   |   Time   | 
     |---------+-------+-------+-------------+-------+---------+----------| 
     | Fin     |   v   | Fin   |             |       |  12.500 |    3.968 | 
     | g447/A1 |   v   | Fin   | OAI221X3_HV | 0.000 |  12.500 |    3.968 | 
     | g447/Q  |   ^   | n_42  | OAI221X3_HV | 0.000 |  12.500 |    3.968 | 
     | g443/C1 |   ^   | n_42  | OAI211X3_HV | 0.000 |  12.500 |    3.968 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin g443/C1 
Endpoint:   g443/A1 (^) checked with trailing edge of 'Fin'
Beginpoint: Fsel[2] (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time         12.500
- Clock Gating Setup            0.000
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                12.400
- Arrival Time                  3.552
= Slack Time                    8.848
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   0.249
     = Beginpoint Arrival Time            3.249
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Pin   |  Edge |   Net   |    Cell     | Delay | Arrival | Required | 
     |         |       |         |             |       |  Time   |   Time   | 
     |---------+-------+---------+-------------+-------+---------+----------| 
     | Fsel[2] |   ^   | Fsel[2] |             |       |   3.249 |   12.097 | 
     | g451/S  |   ^   | Fsel[2] | IMUX2XL_HV  | 0.000 |   3.249 |   12.097 | 
     | g451/Q  |   ^   | n_38    | IMUX2XL_HV  | 0.303 |   3.552 |   12.400 | 
     | g443/A1 |   ^   | n_38    | OAI211X3_HV | 0.000 |   3.552 |   12.400 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     = Beginpoint Arrival Time           12.500
     Other End Path:
     +--------------------------------------------------------------------+ 
     |   Pin   |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |         |       |       |             |       |  Time   |   Time   | 
     |---------+-------+-------+-------------+-------+---------+----------| 
     | Fin     |   v   | Fin   |             |       |  12.500 |    3.652 | 
     | g447/A1 |   v   | Fin   | OAI221X3_HV | 0.000 |  12.500 |    3.652 | 
     | g447/Q  |   ^   | n_42  | OAI221X3_HV | 0.000 |  12.500 |    3.652 | 
     | g443/C1 |   ^   | n_42  | OAI211X3_HV | 0.000 |  12.500 |    3.652 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin g443/C1 
Endpoint:   g443/A2 (v) checked with trailing edge of 'Fin'
Beginpoint: Fsel[0] (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time         12.500
- Clock Gating Setup            0.000
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                12.400
- Arrival Time                  3.412
= Slack Time                    8.988
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   0.253
     = Beginpoint Arrival Time            3.253
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Pin   |  Edge |   Net   |    Cell     | Delay | Arrival | Required | 
     |         |       |         |             |       |  Time   |   Time   | 
     |---------+-------+---------+-------------+-------+---------+----------| 
     | Fsel[0] |   ^   | Fsel[0] |             |       |   3.253 |   12.241 | 
     | g459/A  |   ^   | Fsel[0] | NAND2XL_HV  | 0.000 |   3.253 |   12.241 | 
     | g459/Q  |   v   | n_30    | NAND2XL_HV  | 0.159 |   3.412 |   12.400 | 
     | g443/A2 |   v   | n_30    | OAI211X3_HV | 0.000 |   3.412 |   12.400 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     = Beginpoint Arrival Time           12.500
     Other End Path:
     +--------------------------------------------------------------------+ 
     |   Pin   |  Edge |  Net  |    Cell     | Delay | Arrival | Required | 
     |         |       |       |             |       |  Time   |   Time   | 
     |---------+-------+-------+-------------+-------+---------+----------| 
     | Fin     |   v   | Fin   |             |       |  12.500 |    3.512 | 
     | g447/A1 |   v   | Fin   | OAI221X3_HV | 0.000 |  12.500 |    3.512 | 
     | g447/Q  |   ^   | n_42  | OAI221X3_HV | 0.000 |  12.500 |    3.512 | 
     | g443/C1 |   ^   | n_42  | OAI211X3_HV | 0.000 |  12.500 |    3.512 | 
     +--------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   Fout    (^) checked with  leading edge of 'Fin'
Beginpoint: Fsel[2] (v) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  4.090
= Slack Time                   16.810
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   0.136
     = Beginpoint Arrival Time            3.136
     +----------------------------------------------------------------------+ 
     |   Pin   |  Edge |   Net   |    Cell     | Delay | Arrival | Required | 
     |         |       |         |             |       |  Time   |   Time   | 
     |---------+-------+---------+-------------+-------+---------+----------| 
     | Fsel[2] |   v   | Fsel[2] |             |       |   3.136 |   19.946 | 
     | g458/B  |   v   | Fsel[2] | NOR2XL_HV   | 0.000 |   3.136 |   19.946 | 
     | g458/Q  |   ^   | n_31    | NOR2XL_HV   | 0.426 |   3.562 |   20.372 | 
     | g457/A  |   ^   | n_31    | INVXL_HV    | 0.000 |   3.562 |   20.372 | 
     | g457/Q  |   v   | n_32    | INVXL_HV    | 0.124 |   3.685 |   20.495 | 
     | g444/B2 |   v   | n_32    | OAI221X3_HV | 0.000 |   3.685 |   20.495 | 
     | g444/Q  |   ^   | n_45    | OAI221X3_HV | 0.247 |   3.933 |   20.743 | 
     | g442/B  |   ^   | n_45    | MUX2X3_HV   | 0.000 |   3.933 |   20.743 | 
     | g442/Q  |   ^   | Fout    | MUX2X3_HV   | 0.155 |   4.088 |   20.898 | 
     | Fout    |   ^   | Fout    | FreqDiv64   | 0.002 |   4.090 |   20.900 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   F_PFD            (^) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                20.900
- Arrival Time                  1.595
= Slack Time                   19.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                   |       |       |           |       |  Time   |   Time   | 
     |-------------------+-------+-------+-----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |           |       |   0.000 |   19.305 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV  | 0.000 |   0.000 |   19.305 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV  | 1.595 |   1.595 |   20.900 | 
     | F_PFD             |   ^   | F_PFD | FreqDiv64 | 0.000 |   1.595 |   20.900 | 
     +----------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin divider_reg[5]/CP 
Endpoint:   divider_reg[5]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn            (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.573
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.327
- Arrival Time                  4.038
= Slack Time                   20.289
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |        |          |       |  Time   |   Time   | 
     |-------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn            |   ^   | Resetn |          |       |   4.038 |   24.327 | 
     | divider_reg[5]/RN |   ^   | Resetn | DFCX3_HV | 0.000 |   4.038 |   24.327 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -20.289 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |  -20.289 | 
     +---------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin divider_reg[14]/CP 
Endpoint:   divider_reg[14]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn             (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                    |       |        |          |       |  Time   |   Time   | 
     |--------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn             |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[14]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | Fin                |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[14]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin divider_reg[13]/CP 
Endpoint:   divider_reg[13]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn             (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                    |       |        |          |       |  Time   |   Time   | 
     |--------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn             |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[13]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | Fin                |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[13]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +----------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin divider_reg[12]/CP 
Endpoint:   divider_reg[12]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn             (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                    |       |        |          |       |  Time   |   Time   | 
     |--------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn             |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[12]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | Fin                |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[12]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +----------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin divider_reg[11]/CP 
Endpoint:   divider_reg[11]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn             (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                    |       |        |          |       |  Time   |   Time   | 
     |--------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn             |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[11]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | Fin                |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[11]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +----------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin divider_reg[10]/CP 
Endpoint:   divider_reg[10]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn             (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                    |       |        |          |       |  Time   |   Time   | 
     |--------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn             |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[10]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | Fin                |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[10]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +----------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin divider_reg[9]/CP 
Endpoint:   divider_reg[9]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn            (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |        |          |       |  Time   |   Time   | 
     |-------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn            |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[9]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[9]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +---------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin divider_reg[8]/CP 
Endpoint:   divider_reg[8]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn            (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |        |          |       |  Time   |   Time   | 
     |-------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn            |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[8]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[8]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +---------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin divider_reg[7]/CP 
Endpoint:   divider_reg[7]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn            (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |        |          |       |  Time   |   Time   | 
     |-------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn            |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[7]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[7]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +---------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin divider_reg[6]/CP 
Endpoint:   divider_reg[6]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn            (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |        |          |       |  Time   |   Time   | 
     |-------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn            |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[6]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[6]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +---------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin divider_reg[4]/CP 
Endpoint:   divider_reg[4]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn            (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |        |          |       |  Time   |   Time   | 
     |-------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn            |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[4]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[4]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +---------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin divider_reg[3]/CP 
Endpoint:   divider_reg[3]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn            (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |        |          |       |  Time   |   Time   | 
     |-------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn            |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[3]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[3]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +---------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin divider_reg[2]/CP 
Endpoint:   divider_reg[2]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn            (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |        |          |       |  Time   |   Time   | 
     |-------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn            |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[2]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[2]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +---------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin divider_reg[1]/CP 
Endpoint:   divider_reg[1]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn            (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |        |          |       |  Time   |   Time   | 
     |-------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn            |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[1]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[1]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +---------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin divider_reg[0]/CP 
Endpoint:   divider_reg[0]/RN (^) checked with  leading edge of 'Fin'
Beginpoint: Resetn            (^) triggered by  leading edge of 'Fin'
Analysis View: test_max
Other End Arrival Time          0.000
- Recovery                      0.523
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.377
- Arrival Time                  4.038
= Slack Time                   20.339
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     + Drive Adjustment                   1.038
     = Beginpoint Arrival Time            4.037
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |        |          |       |  Time   |   Time   | 
     |-------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn            |   ^   | Resetn |          |       |   4.038 |   24.377 | 
     | divider_reg[0]/RN |   ^   | Resetn | DFCX1_HV | 0.000 |   4.038 |   24.377 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -20.339 | 
     | divider_reg[0]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -20.339 | 
     +---------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin divider_reg[14]/CP 
Endpoint:   divider_reg[14]/D (^) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q  (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.242
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.658
- Arrival Time                  3.314
= Slack Time                   21.344
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                   |       |       |           |       |  Time   |   Time   | 
     |-------------------+-------+-------+-----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |           |       |   0.000 |   21.344 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV  | 0.000 |   0.000 |   21.344 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV  | 1.595 |   1.595 |   22.938 | 
     | g284/B            |   ^   | F_PFD | HAX3_HV   | 0.000 |   1.595 |   22.938 | 
     | g284/CO           |   ^   | n_9   | HAX3_HV   | 0.220 |   1.815 |   23.158 | 
     | g282/A            |   ^   | n_9   | HAX3_HV   | 0.000 |   1.815 |   23.158 | 
     | g282/CO           |   ^   | n_11  | HAX3_HV   | 0.173 |   1.987 |   23.331 | 
     | g280/A            |   ^   | n_11  | HAX3_HV   | 0.000 |   1.987 |   23.331 | 
     | g280/CO           |   ^   | n_13  | HAX3_HV   | 0.162 |   2.149 |   23.493 | 
     | g278/A            |   ^   | n_13  | HAX3_HV   | 0.000 |   2.149 |   23.493 | 
     | g278/CO           |   ^   | n_15  | HAX3_HV   | 0.162 |   2.312 |   23.655 | 
     | g276/A            |   ^   | n_15  | HAX3_HV   | 0.000 |   2.312 |   23.655 | 
     | g276/CO           |   ^   | n_17  | HAX3_HV   | 0.162 |   2.474 |   23.818 | 
     | g274/A            |   ^   | n_17  | HAX3_HV   | 0.000 |   2.474 |   23.818 | 
     | g274/CO           |   ^   | n_19  | HAX3_HV   | 0.162 |   2.636 |   23.980 | 
     | g272/A            |   ^   | n_19  | HAX3_HV   | 0.000 |   2.636 |   23.980 | 
     | g272/CO           |   ^   | n_21  | HAX3_HV   | 0.162 |   2.798 |   24.142 | 
     | g270/A            |   ^   | n_21  | HAX3_HV   | 0.000 |   2.798 |   24.142 | 
     | g270/CO           |   ^   | n_23  | HAX3_HV   | 0.162 |   2.961 |   24.304 | 
     | g268/A            |   ^   | n_23  | HAX3_HV   | 0.000 |   2.961 |   24.304 | 
     | g268/CO           |   ^   | n_25  | HAX3_HV   | 0.160 |   3.120 |   24.464 | 
     | g266/B            |   ^   | n_25  | XOR2X1_HV | 0.000 |   3.120 |   24.464 | 
     | g266/Q            |   ^   | n_27  | XOR2X1_HV | 0.194 |   3.314 |   24.658 | 
     | divider_reg[14]/D |   ^   | n_27  | DFCX1_HV  | 0.000 |   3.314 |   24.658 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | Fin                |   ^   | Fin   |          |       |   0.000 |  -21.344 | 
     | divider_reg[14]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -21.344 | 
     +----------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin divider_reg[13]/CP 
Endpoint:   divider_reg[13]/D (v) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q  (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.730
- Arrival Time                  3.234
= Slack Time                   21.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |   21.495 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |   21.495 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV | 1.595 |   1.595 |   23.090 | 
     | g284/B            |   ^   | F_PFD | HAX3_HV  | 0.000 |   1.595 |   23.090 | 
     | g284/CO           |   ^   | n_9   | HAX3_HV  | 0.220 |   1.815 |   23.310 | 
     | g282/A            |   ^   | n_9   | HAX3_HV  | 0.000 |   1.815 |   23.310 | 
     | g282/CO           |   ^   | n_11  | HAX3_HV  | 0.173 |   1.987 |   23.483 | 
     | g280/A            |   ^   | n_11  | HAX3_HV  | 0.000 |   1.987 |   23.483 | 
     | g280/CO           |   ^   | n_13  | HAX3_HV  | 0.162 |   2.149 |   23.645 | 
     | g278/A            |   ^   | n_13  | HAX3_HV  | 0.000 |   2.149 |   23.645 | 
     | g278/CO           |   ^   | n_15  | HAX3_HV  | 0.162 |   2.312 |   23.807 | 
     | g276/A            |   ^   | n_15  | HAX3_HV  | 0.000 |   2.312 |   23.807 | 
     | g276/CO           |   ^   | n_17  | HAX3_HV  | 0.162 |   2.474 |   23.969 | 
     | g274/A            |   ^   | n_17  | HAX3_HV  | 0.000 |   2.474 |   23.969 | 
     | g274/CO           |   ^   | n_19  | HAX3_HV  | 0.162 |   2.636 |   24.132 | 
     | g272/A            |   ^   | n_19  | HAX3_HV  | 0.000 |   2.636 |   24.132 | 
     | g272/CO           |   ^   | n_21  | HAX3_HV  | 0.162 |   2.798 |   24.294 | 
     | g270/A            |   ^   | n_21  | HAX3_HV  | 0.000 |   2.798 |   24.294 | 
     | g270/CO           |   ^   | n_23  | HAX3_HV  | 0.162 |   2.961 |   24.456 | 
     | g268/A            |   ^   | n_23  | HAX3_HV  | 0.000 |   2.961 |   24.456 | 
     | g268/SUM          |   v   | n_26  | HAX3_HV  | 0.274 |   3.234 |   24.730 | 
     | divider_reg[13]/D |   v   | n_26  | DFCX1_HV | 0.000 |   3.234 |   24.730 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | Fin                |   ^   | Fin   |          |       |   0.000 |  -21.496 | 
     | divider_reg[13]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -21.496 | 
     +----------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin divider_reg[12]/CP 
Endpoint:   divider_reg[12]/D (v) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q  (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.730
- Arrival Time                  3.072
= Slack Time                   21.658
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |   21.658 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |   21.658 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV | 1.595 |   1.595 |   23.252 | 
     | g284/B            |   ^   | F_PFD | HAX3_HV  | 0.000 |   1.595 |   23.252 | 
     | g284/CO           |   ^   | n_9   | HAX3_HV  | 0.220 |   1.815 |   23.472 | 
     | g282/A            |   ^   | n_9   | HAX3_HV  | 0.000 |   1.815 |   23.472 | 
     | g282/CO           |   ^   | n_11  | HAX3_HV  | 0.173 |   1.987 |   23.645 | 
     | g280/A            |   ^   | n_11  | HAX3_HV  | 0.000 |   1.987 |   23.645 | 
     | g280/CO           |   ^   | n_13  | HAX3_HV  | 0.162 |   2.149 |   23.807 | 
     | g278/A            |   ^   | n_13  | HAX3_HV  | 0.000 |   2.149 |   23.807 | 
     | g278/CO           |   ^   | n_15  | HAX3_HV  | 0.162 |   2.312 |   23.969 | 
     | g276/A            |   ^   | n_15  | HAX3_HV  | 0.000 |   2.312 |   23.969 | 
     | g276/CO           |   ^   | n_17  | HAX3_HV  | 0.162 |   2.474 |   24.132 | 
     | g274/A            |   ^   | n_17  | HAX3_HV  | 0.000 |   2.474 |   24.132 | 
     | g274/CO           |   ^   | n_19  | HAX3_HV  | 0.162 |   2.636 |   24.294 | 
     | g272/A            |   ^   | n_19  | HAX3_HV  | 0.000 |   2.636 |   24.294 | 
     | g272/CO           |   ^   | n_21  | HAX3_HV  | 0.162 |   2.798 |   24.456 | 
     | g270/A            |   ^   | n_21  | HAX3_HV  | 0.000 |   2.798 |   24.456 | 
     | g270/SUM          |   v   | n_24  | HAX3_HV  | 0.274 |   3.072 |   24.730 | 
     | divider_reg[12]/D |   v   | n_24  | DFCX1_HV | 0.000 |   3.072 |   24.730 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | Fin                |   ^   | Fin   |          |       |   0.000 |  -21.658 | 
     | divider_reg[12]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -21.658 | 
     +----------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin divider_reg[11]/CP 
Endpoint:   divider_reg[11]/D (v) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q  (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.730
- Arrival Time                  2.910
= Slack Time                   21.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |   21.820 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |   21.820 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV | 1.595 |   1.595 |   23.415 | 
     | g284/B            |   ^   | F_PFD | HAX3_HV  | 0.000 |   1.595 |   23.415 | 
     | g284/CO           |   ^   | n_9   | HAX3_HV  | 0.220 |   1.815 |   23.634 | 
     | g282/A            |   ^   | n_9   | HAX3_HV  | 0.000 |   1.815 |   23.634 | 
     | g282/CO           |   ^   | n_11  | HAX3_HV  | 0.173 |   1.987 |   23.807 | 
     | g280/A            |   ^   | n_11  | HAX3_HV  | 0.000 |   1.987 |   23.807 | 
     | g280/CO           |   ^   | n_13  | HAX3_HV  | 0.162 |   2.149 |   23.969 | 
     | g278/A            |   ^   | n_13  | HAX3_HV  | 0.000 |   2.149 |   23.969 | 
     | g278/CO           |   ^   | n_15  | HAX3_HV  | 0.162 |   2.312 |   24.132 | 
     | g276/A            |   ^   | n_15  | HAX3_HV  | 0.000 |   2.312 |   24.132 | 
     | g276/CO           |   ^   | n_17  | HAX3_HV  | 0.162 |   2.474 |   24.294 | 
     | g274/A            |   ^   | n_17  | HAX3_HV  | 0.000 |   2.474 |   24.294 | 
     | g274/CO           |   ^   | n_19  | HAX3_HV  | 0.162 |   2.636 |   24.456 | 
     | g272/A            |   ^   | n_19  | HAX3_HV  | 0.000 |   2.636 |   24.456 | 
     | g272/SUM          |   v   | n_22  | HAX3_HV  | 0.274 |   2.910 |   24.730 | 
     | divider_reg[11]/D |   v   | n_22  | DFCX1_HV | 0.000 |   2.910 |   24.730 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | Fin                |   ^   | Fin   |          |       |   0.000 |  -21.820 | 
     | divider_reg[11]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -21.820 | 
     +----------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin divider_reg[10]/CP 
Endpoint:   divider_reg[10]/D (v) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q  (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.730
- Arrival Time                  2.748
= Slack Time                   21.982
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |   21.982 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |   21.982 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV | 1.595 |   1.595 |   23.577 | 
     | g284/B            |   ^   | F_PFD | HAX3_HV  | 0.000 |   1.595 |   23.577 | 
     | g284/CO           |   ^   | n_9   | HAX3_HV  | 0.220 |   1.815 |   23.797 | 
     | g282/A            |   ^   | n_9   | HAX3_HV  | 0.000 |   1.815 |   23.797 | 
     | g282/CO           |   ^   | n_11  | HAX3_HV  | 0.173 |   1.987 |   23.969 | 
     | g280/A            |   ^   | n_11  | HAX3_HV  | 0.000 |   1.987 |   23.969 | 
     | g280/CO           |   ^   | n_13  | HAX3_HV  | 0.162 |   2.149 |   24.132 | 
     | g278/A            |   ^   | n_13  | HAX3_HV  | 0.000 |   2.149 |   24.132 | 
     | g278/CO           |   ^   | n_15  | HAX3_HV  | 0.162 |   2.312 |   24.294 | 
     | g276/A            |   ^   | n_15  | HAX3_HV  | 0.000 |   2.312 |   24.294 | 
     | g276/CO           |   ^   | n_17  | HAX3_HV  | 0.162 |   2.474 |   24.456 | 
     | g274/A            |   ^   | n_17  | HAX3_HV  | 0.000 |   2.474 |   24.456 | 
     | g274/SUM          |   v   | n_20  | HAX3_HV  | 0.274 |   2.748 |   24.730 | 
     | divider_reg[10]/D |   v   | n_20  | DFCX1_HV | 0.000 |   2.748 |   24.730 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | Fin                |   ^   | Fin   |          |       |   0.000 |  -21.982 | 
     | divider_reg[10]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -21.982 | 
     +----------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin divider_reg[9]/CP 
Endpoint:   divider_reg[9]/D (v) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.730
- Arrival Time                  2.586
= Slack Time                   22.144
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |   22.144 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |   22.144 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV | 1.595 |   1.595 |   23.739 | 
     | g284/B            |   ^   | F_PFD | HAX3_HV  | 0.000 |   1.595 |   23.739 | 
     | g284/CO           |   ^   | n_9   | HAX3_HV  | 0.220 |   1.815 |   23.959 | 
     | g282/A            |   ^   | n_9   | HAX3_HV  | 0.000 |   1.815 |   23.959 | 
     | g282/CO           |   ^   | n_11  | HAX3_HV  | 0.173 |   1.987 |   24.132 | 
     | g280/A            |   ^   | n_11  | HAX3_HV  | 0.000 |   1.987 |   24.132 | 
     | g280/CO           |   ^   | n_13  | HAX3_HV  | 0.162 |   2.149 |   24.294 | 
     | g278/A            |   ^   | n_13  | HAX3_HV  | 0.000 |   2.149 |   24.294 | 
     | g278/CO           |   ^   | n_15  | HAX3_HV  | 0.162 |   2.312 |   24.456 | 
     | g276/A            |   ^   | n_15  | HAX3_HV  | 0.000 |   2.312 |   24.456 | 
     | g276/SUM          |   v   | n_18  | HAX3_HV  | 0.274 |   2.586 |   24.730 | 
     | divider_reg[9]/D  |   v   | n_18  | DFCX1_HV | 0.000 |   2.586 |   24.730 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -22.144 | 
     | divider_reg[9]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -22.144 | 
     +---------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin divider_reg[8]/CP 
Endpoint:   divider_reg[8]/D (v) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.730
- Arrival Time                  2.423
= Slack Time                   22.306
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |   22.306 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |   22.306 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV | 1.595 |   1.595 |   23.901 | 
     | g284/B            |   ^   | F_PFD | HAX3_HV  | 0.000 |   1.595 |   23.901 | 
     | g284/CO           |   ^   | n_9   | HAX3_HV  | 0.220 |   1.815 |   24.121 | 
     | g282/A            |   ^   | n_9   | HAX3_HV  | 0.000 |   1.815 |   24.121 | 
     | g282/CO           |   ^   | n_11  | HAX3_HV  | 0.173 |   1.987 |   24.294 | 
     | g280/A            |   ^   | n_11  | HAX3_HV  | 0.000 |   1.987 |   24.294 | 
     | g280/CO           |   ^   | n_13  | HAX3_HV  | 0.162 |   2.150 |   24.456 | 
     | g278/A            |   ^   | n_13  | HAX3_HV  | 0.000 |   2.150 |   24.456 | 
     | g278/SUM          |   v   | n_16  | HAX3_HV  | 0.274 |   2.423 |   24.730 | 
     | divider_reg[8]/D  |   v   | n_16  | DFCX1_HV | 0.000 |   2.423 |   24.730 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -22.306 | 
     | divider_reg[8]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -22.306 | 
     +---------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin divider_reg[7]/CP 
Endpoint:   divider_reg[7]/D (v) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.730
- Arrival Time                  2.261
= Slack Time                   22.469
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |   22.469 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |   22.469 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV | 1.595 |   1.595 |   24.063 | 
     | g284/B            |   ^   | F_PFD | HAX3_HV  | 0.000 |   1.595 |   24.063 | 
     | g284/CO           |   ^   | n_9   | HAX3_HV  | 0.220 |   1.815 |   24.283 | 
     | g282/A            |   ^   | n_9   | HAX3_HV  | 0.000 |   1.815 |   24.283 | 
     | g282/CO           |   ^   | n_11  | HAX3_HV  | 0.173 |   1.987 |   24.456 | 
     | g280/A            |   ^   | n_11  | HAX3_HV  | 0.000 |   1.987 |   24.456 | 
     | g280/SUM          |   v   | n_14  | HAX3_HV  | 0.274 |   2.261 |   24.730 | 
     | divider_reg[7]/D  |   v   | n_14  | DFCX1_HV | 0.000 |   2.261 |   24.730 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -22.469 | 
     | divider_reg[7]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -22.469 | 
     +---------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin divider_reg[6]/CP 
Endpoint:   divider_reg[6]/D (v) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.730
- Arrival Time                  2.098
= Slack Time                   22.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |   22.632 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |   22.632 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV | 1.595 |   1.595 |   24.226 | 
     | g284/B            |   ^   | F_PFD | HAX3_HV  | 0.000 |   1.595 |   24.226 | 
     | g284/CO           |   ^   | n_9   | HAX3_HV  | 0.220 |   1.815 |   24.446 | 
     | g282/A            |   ^   | n_9   | HAX3_HV  | 0.000 |   1.815 |   24.446 | 
     | g282/SUM          |   v   | n_12  | HAX3_HV  | 0.284 |   2.098 |   24.730 | 
     | divider_reg[6]/D  |   v   | n_12  | DFCX1_HV | 0.000 |   2.098 |   24.730 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -22.632 | 
     | divider_reg[6]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -22.632 | 
     +---------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin divider_reg[5]/CP 
Endpoint:   divider_reg[5]/D (v) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[5]/Q (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.163
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.736
- Arrival Time                  1.945
= Slack Time                   22.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |   22.791 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |   22.791 | 
     | divider_reg[5]/Q  |   ^   | F_PFD | DFCX3_HV | 1.595 |   1.595 |   24.386 | 
     | g284/B            |   ^   | F_PFD | HAX3_HV  | 0.000 |   1.595 |   24.386 | 
     | g284/SUM          |   v   | n_10  | HAX3_HV  | 0.351 |   1.945 |   24.736 | 
     | divider_reg[5]/D  |   v   | n_10  | DFCX3_HV | 0.000 |   1.945 |   24.736 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -22.791 | 
     | divider_reg[5]/CP |   ^   | Fin   | DFCX3_HV | 0.000 |   0.000 |  -22.791 | 
     +---------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin divider_reg[4]/CP 
Endpoint:   divider_reg[4]/D (^) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[0]/Q (v) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.217
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.683
- Arrival Time                  1.237
= Slack Time                   23.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin        |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                   |       |            |          |       |  Time   |   Time   | 
     |-------------------+-------+------------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin        |          |       |   0.000 |   23.446 | 
     | divider_reg[0]/CP |   ^   | Fin        | DFCX1_HV | 0.000 |   0.000 |   23.446 | 
     | divider_reg[0]/Q  |   v   | divider[0] | DFCX1_HV | 0.406 |   0.406 |   23.852 | 
     | g292/A            |   v   | divider[0] | HAX3_HV  | 0.000 |   0.406 |   23.852 | 
     | g292/CO           |   v   | n_1        | HAX3_HV  | 0.186 |   0.591 |   24.038 | 
     | g290/A            |   v   | n_1        | HAX3_HV  | 0.000 |   0.591 |   24.038 | 
     | g290/CO           |   v   | n_3        | HAX3_HV  | 0.173 |   0.764 |   24.211 | 
     | g288/A            |   v   | n_3        | HAX3_HV  | 0.000 |   0.764 |   24.211 | 
     | g288/CO           |   v   | n_5        | HAX3_HV  | 0.173 |   0.938 |   24.384 | 
     | g286/A            |   v   | n_5        | HAX3_HV  | 0.000 |   0.938 |   24.384 | 
     | g286/SUM          |   ^   | n_8        | HAX3_HV  | 0.299 |   1.237 |   24.683 | 
     | divider_reg[4]/D  |   ^   | n_8        | DFCX1_HV | 0.000 |   1.237 |   24.683 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -23.446 | 
     | divider_reg[4]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -23.446 | 
     +---------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin divider_reg[3]/CP 
Endpoint:   divider_reg[3]/D (^) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[0]/Q (v) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.217
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.683
- Arrival Time                  1.063
= Slack Time                   23.620
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin        |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                   |       |            |          |       |  Time   |   Time   | 
     |-------------------+-------+------------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin        |          |       |   0.000 |   23.620 | 
     | divider_reg[0]/CP |   ^   | Fin        | DFCX1_HV | 0.000 |   0.000 |   23.620 | 
     | divider_reg[0]/Q  |   v   | divider[0] | DFCX1_HV | 0.406 |   0.406 |   24.025 | 
     | g292/A            |   v   | divider[0] | HAX3_HV  | 0.000 |   0.406 |   24.025 | 
     | g292/CO           |   v   | n_1        | HAX3_HV  | 0.186 |   0.591 |   24.211 | 
     | g290/A            |   v   | n_1        | HAX3_HV  | 0.000 |   0.591 |   24.211 | 
     | g290/CO           |   v   | n_3        | HAX3_HV  | 0.173 |   0.764 |   24.384 | 
     | g288/A            |   v   | n_3        | HAX3_HV  | 0.000 |   0.764 |   24.384 | 
     | g288/SUM          |   ^   | n_6        | HAX3_HV  | 0.299 |   1.063 |   24.683 | 
     | divider_reg[3]/D  |   ^   | n_6        | DFCX1_HV | 0.000 |   1.063 |   24.683 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -23.620 | 
     | divider_reg[3]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -23.620 | 
     +---------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin divider_reg[2]/CP 
Endpoint:   divider_reg[2]/D (^) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[0]/Q (v) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.217
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.683
- Arrival Time                  0.890
= Slack Time                   23.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin        |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                   |       |            |          |       |  Time   |   Time   | 
     |-------------------+-------+------------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin        |          |       |   0.000 |   23.793 | 
     | divider_reg[0]/CP |   ^   | Fin        | DFCX1_HV | 0.000 |   0.000 |   23.793 | 
     | divider_reg[0]/Q  |   v   | divider[0] | DFCX1_HV | 0.406 |   0.406 |   24.199 | 
     | g292/A            |   v   | divider[0] | HAX3_HV  | 0.000 |   0.406 |   24.199 | 
     | g292/CO           |   v   | n_1        | HAX3_HV  | 0.186 |   0.591 |   24.384 | 
     | g290/A            |   v   | n_1        | HAX3_HV  | 0.000 |   0.591 |   24.384 | 
     | g290/SUM          |   ^   | n_4        | HAX3_HV  | 0.299 |   0.890 |   24.683 | 
     | divider_reg[2]/D  |   ^   | n_4        | DFCX1_HV | 0.000 |   0.890 |   24.683 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -23.793 | 
     | divider_reg[2]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -23.793 | 
     +---------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin divider_reg[1]/CP 
Endpoint:   divider_reg[1]/D (^) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[0]/Q (v) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.217
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.683
- Arrival Time                  0.717
= Slack Time                   23.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |        Pin        |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                   |       |            |          |       |  Time   |   Time   | 
     |-------------------+-------+------------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin        |          |       |   0.000 |   23.966 | 
     | divider_reg[0]/CP |   ^   | Fin        | DFCX1_HV | 0.000 |   0.000 |   23.966 | 
     | divider_reg[0]/Q  |   v   | divider[0] | DFCX1_HV | 0.406 |   0.406 |   24.372 | 
     | g292/A            |   v   | divider[0] | HAX3_HV  | 0.000 |   0.406 |   24.372 | 
     | g292/SUM          |   ^   | n_2        | HAX3_HV  | 0.311 |   0.717 |   24.683 | 
     | divider_reg[1]/D  |   ^   | n_2        | DFCX1_HV | 0.000 |   0.717 |   24.683 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -23.966 | 
     | divider_reg[1]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -23.966 | 
     +---------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin divider_reg[0]/CP 
Endpoint:   divider_reg[0]/D  (^) checked with  leading edge of 'Fin'
Beginpoint: divider_reg[0]/QN (^) triggered by  leading edge of 'Fin'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.220
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.680
- Arrival Time                  0.446
= Slack Time                   24.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |   24.234 | 
     | divider_reg[0]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |   24.234 | 
     | divider_reg[0]/QN |   ^   | n_0   | DFCX1_HV | 0.446 |   0.446 |   24.680 | 
     | divider_reg[0]/D  |   ^   | n_0   | DFCX1_HV | 0.000 |   0.446 |   24.680 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                   |       |       |          |       |  Time   |   Time   | 
     |-------------------+-------+-------+----------+-------+---------+----------| 
     | Fin               |   ^   | Fin   |          |       |   0.000 |  -24.234 | 
     | divider_reg[0]/CP |   ^   | Fin   | DFCX1_HV | 0.000 |   0.000 |  -24.234 | 
     +---------------------------------------------------------------------------+ 

