// Seed: 3695247040
module module_0 (
    output uwire id_0#(.id_5(-1), .id_6(1), .id_7(1)),
    input  tri   id_1,
    input  wand  id_2,
    output wire  id_3
);
  assign id_3 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd49,
    parameter id_1 = 32'd15
) (
    output wire _id_0,
    inout tri1 _id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wire id_4
);
  logic [id_1 : id_0] id_6;
  ;
  logic id_7 = -1'h0;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_3
  );
endmodule
