
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000345                       # Number of seconds simulated (Second)
simTicks                                    345149000                       # Number of ticks simulated (Tick)
finalTick                                   345149000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.16                       # Real time elapsed on the host (Second)
hostTickRate                               2123941565                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    6471488                       # Number of bytes of host memory used (Byte)
simInsts                                       159290                       # Number of instructions simulated (Count)
simOps                                         293076                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   979902                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1802879                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data        39644                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total        39644                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data        39644                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total        39644                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data          970                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total          970                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data          970                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total          970                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data        40614                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total        40614                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data        40614                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total        40614                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.023883                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.023883                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.023883                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.023883                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks          162                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total          162                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.replacements          717                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.cores.core.data           21                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total           21                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.misses::processor.cores.core.data            3                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.cores.core.data           24                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total           24                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.missRate::processor.cores.core.data     0.125000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.missRate::total     0.125000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.cores.core.data           24                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total           24                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.cores.core.data           24                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total           24                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data        25032                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total        25032                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data          805                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total          805                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data        25837                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total        25837                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.031157                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.031157                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data        14612                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total        14612                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data          165                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total          165                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data        14777                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total        14777                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.011166                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.011166                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse   249.401389                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs        40662                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs          973                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs    41.790339                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick         4000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   249.401389                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.974224                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.974224                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          152                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2           83                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses       326269                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses       326269                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst       210750                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total       210750                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst       210750                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total       210750                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst          660                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total          660                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst          660                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total          660                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst       211410                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total       211410                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst       211410                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total       211410                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.003122                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.003122                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.003122                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.003122                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.replacements          404                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst       210750                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total       210750                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst          660                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total          660                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst       211410                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total       211410                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.003122                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.003122                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   251.810392                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs       211410                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs          660                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs   320.318182                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   251.810392                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.983634                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.983634                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0           77                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1          129                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2           50                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses      1691940                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses      1691940                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadReq           18                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadResp         1483                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteReq           39                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteResp           39                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WritebackDirty          162                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict          959                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq          168                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp          168                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq         1465                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         1724                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2777                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total         4501                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        42240                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        72761                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total       115001                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops                  1                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples         1691                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.000591                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     0.024318                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0         1690     99.94%     99.94% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1            1      0.06%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total         1691                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.snoop_filter.totRequests         2754                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests         1121                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops            1                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores.core.inst            8                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores.core.data           48                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::total           56                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores.core.inst            8                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores.core.data           48                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::total           56                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores.core.inst          652                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores.core.data          925                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::total         1577                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores.core.inst          652                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores.core.data          925                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::total         1577                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores.core.inst          660                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores.core.data          973                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::total         1633                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores.core.inst          660                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores.core.data          973                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::total         1633                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores.core.inst     0.987879                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores.core.data     0.950668                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::total     0.965707                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores.core.inst     0.987879                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores.core.data     0.950668                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::total     0.965707                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.replacements            1                       # number of replacements (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores.core.data           12                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::total           12                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores.core.data          156                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::total          156                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores.core.data          168                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::total          168                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores.core.data     0.928571                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::total     0.928571                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores.core.inst            8                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores.core.data           36                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::total           44                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores.core.inst          652                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores.core.data          769                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::total         1421                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores.core.inst          660                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores.core.data          805                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::total         1465                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores.core.inst     0.987879                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores.core.data     0.955280                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::total     0.969966                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.WritebackDirty.hits::writebacks          162                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::total          162                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::writebacks          162                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::total          162                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.tags.tagsInUse  1055.228500                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2cache.tags.totalRefs         2753                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.sampledRefs         1577                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.avgRefs     1.745720                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores.core.inst   448.502439                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores.core.data   606.726061                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores.core.inst     0.109498                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores.core.data     0.148126                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::total     0.257624                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1024         1576                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::1          264                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::2         1227                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1024     0.384766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.tagAccesses        45641                       # Number of tag accesses (Count)
board.cache_hierarchy.l2cache.tags.dataAccesses        45641                       # Number of data accesses (Count)
board.cache_hierarchy.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq           18                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp         1439                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           39                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           39                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict            1                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq          156                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp          156                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         1421                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.memory.mem_ctrl.port         3155                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.pim.mem_ctrl.port          114                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::total         3269                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         3269                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.memory.mem_ctrl.port       100928                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.pim.mem_ctrl.port          121                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::total       101049                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       101049                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         1634                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         1634    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         1634                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.snoop_filter.totRequests         1578                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                           1000                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState              0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                      0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                    0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  0.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys                  0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys           0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                        0                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                      nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        41728                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data        59200                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       100928                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        41728                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        41728                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst          652                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data          925                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         1577                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst    120898510                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data    171520126                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    292418637                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst    120898510                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total    120898510                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst    120898510                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data    171520126                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    292418637                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts               0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat                  0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat                0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat             0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat                nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat              nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat           nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits              0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW                  0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.00                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.00                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate            nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 112656759.264000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 112656759.264000                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   326.400364                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    345149000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 112656759.264000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 112656759.264000                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   326.400364                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    345149000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.pim.mem_ctrl.priorityMinLatency    0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.pim.mem_ctrl.priorityMaxLatency    0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.pim.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.pim.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.pim.mem_ctrl.numStayReadState                 0                       # Number of times bus staying in READ state (Count)
board.pim.mem_ctrl.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
board.pim.mem_ctrl.readReqs                         0                       # Number of read requests accepted (Count)
board.pim.mem_ctrl.writeReqs                        0                       # Number of write requests accepted (Count)
board.pim.mem_ctrl.readBursts                       0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.pim.mem_ctrl.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.pim.mem_ctrl.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
board.pim.mem_ctrl.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
board.pim.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.pim.mem_ctrl.avgRdQLen                     0.00                       # Average read queue length when enqueuing ((Count/Tick))
board.pim.mem_ctrl.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.pim.mem_ctrl.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
board.pim.mem_ctrl.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
board.pim.mem_ctrl.readPktSize::0                   0                       # Read request sizes (log2) (Count)
board.pim.mem_ctrl.readPktSize::1                   0                       # Read request sizes (log2) (Count)
board.pim.mem_ctrl.readPktSize::2                   0                       # Read request sizes (log2) (Count)
board.pim.mem_ctrl.readPktSize::3                   0                       # Read request sizes (log2) (Count)
board.pim.mem_ctrl.readPktSize::4                   0                       # Read request sizes (log2) (Count)
board.pim.mem_ctrl.readPktSize::5                   0                       # Read request sizes (log2) (Count)
board.pim.mem_ctrl.readPktSize::6                   0                       # Read request sizes (log2) (Count)
board.pim.mem_ctrl.writePktSize::0                  0                       # Write request sizes (log2) (Count)
board.pim.mem_ctrl.writePktSize::1                  0                       # Write request sizes (log2) (Count)
board.pim.mem_ctrl.writePktSize::2                  0                       # Write request sizes (log2) (Count)
board.pim.mem_ctrl.writePktSize::3                  0                       # Write request sizes (log2) (Count)
board.pim.mem_ctrl.writePktSize::4                  0                       # Write request sizes (log2) (Count)
board.pim.mem_ctrl.writePktSize::5                  0                       # Write request sizes (log2) (Count)
board.pim.mem_ctrl.writePktSize::6                  0                       # Write request sizes (log2) (Count)
board.pim.mem_ctrl.rdQLenPdf::0                     0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::1                     0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::2                     0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::3                     0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::4                     0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
board.pim.mem_ctrl.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
board.pim.mem_ctrl.bytesReadSys                     0                       # Total read bytes from the system interface side (Byte)
board.pim.mem_ctrl.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
board.pim.mem_ctrl.avgRdBWSys              0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.pim.mem_ctrl.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.pim.mem_ctrl.totGap                           0                       # Total gap between requests (Tick)
board.pim.mem_ctrl.avgGap                         nan                       # Average gap between requests ((Tick/Count))
board.pim.mem_ctrl.dram.bytesRead::processor.cores.core.data           32                       # Number of bytes read from this memory (Byte)
board.pim.mem_ctrl.dram.bytesRead::total           32                       # Number of bytes read from this memory (Byte)
board.pim.mem_ctrl.dram.bytesWritten::processor.cores.core.data           64                       # Number of bytes written to this memory (Byte)
board.pim.mem_ctrl.dram.bytesWritten::total           64                       # Number of bytes written to this memory (Byte)
board.pim.mem_ctrl.dram.numReads::processor.cores.core.data           16                       # Number of read requests responded to by this memory (Count)
board.pim.mem_ctrl.dram.numReads::total            16                       # Number of read requests responded to by this memory (Count)
board.pim.mem_ctrl.dram.numWrites::processor.cores.core.data           32                       # Number of write requests responded to by this memory (Count)
board.pim.mem_ctrl.dram.numWrites::total           32                       # Number of write requests responded to by this memory (Count)
board.pim.mem_ctrl.dram.bwRead::processor.cores.core.data        92714                       # Total read bandwidth from this memory ((Byte/Second))
board.pim.mem_ctrl.dram.bwRead::total           92714                       # Total read bandwidth from this memory ((Byte/Second))
board.pim.mem_ctrl.dram.bwWrite::processor.cores.core.data       185427                       # Write bandwidth from this memory ((Byte/Second))
board.pim.mem_ctrl.dram.bwWrite::total         185427                       # Write bandwidth from this memory ((Byte/Second))
board.pim.mem_ctrl.dram.bwTotal::processor.cores.core.data       278141                       # Total bandwidth to/from this memory ((Byte/Second))
board.pim.mem_ctrl.dram.bwTotal::total         278141                       # Total bandwidth to/from this memory ((Byte/Second))
board.pim.mem_ctrl.dram.readBursts                  0                       # Number of DRAM read bursts (Count)
board.pim.mem_ctrl.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.pim.mem_ctrl.dram.totQLat                     0                       # Total ticks spent queuing (Tick)
board.pim.mem_ctrl.dram.totBusLat                   0                       # Total ticks spent in databus transfers (Tick)
board.pim.mem_ctrl.dram.totMemAccLat                0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.pim.mem_ctrl.dram.avgQLat                   nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.pim.mem_ctrl.dram.avgBusLat                 nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.pim.mem_ctrl.dram.avgMemAccLat              nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.pim.mem_ctrl.dram.readRowHits                 0                       # Number of row buffer hits during reads (Count)
board.pim.mem_ctrl.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
board.pim.mem_ctrl.dram.readRowHitRate            nan                       # Row buffer hit rate for reads (Ratio)
board.pim.mem_ctrl.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
board.pim.mem_ctrl.dram.dramBytesRead               0                       # Total bytes read (Byte)
board.pim.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.pim.mem_ctrl.dram.avgRdBW                     0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.pim.mem_ctrl.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.pim.mem_ctrl.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.pim.mem_ctrl.dram.busUtil                  0.00                       # Data bus utilization in percentage (Ratio)
board.pim.mem_ctrl.dram.busUtilRead              0.00                       # Data bus utilization in percentage for reads (Ratio)
board.pim.mem_ctrl.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
board.pim.mem_ctrl.dram.pageHitRate               nan                       # Row buffer hit rate, read and write combined (Ratio)
board.pim.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.pim.mem_ctrl.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.preBackEnergy 225313518.528000                       # Energy for precharge background per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.totalEnergy 225313518.528000                       # Total energy per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank0.averagePower   652.800728                       # Core power per rank (mW) (Watt)
board.pim.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.pim.mem_ctrl.dram.rank0.pwrStateTime::IDLE    345149000                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank1.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.preBackEnergy 225313518.528000                       # Energy for precharge background per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.totalEnergy 225313518.528000                       # Total energy per rank (pJ) (Joule)
board.pim.mem_ctrl.dram.rank1.averagePower   652.800728                       # Core power per rank (mW) (Watt)
board.pim.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.pim.mem_ctrl.dram.rank1.pwrStateTime::IDLE    345149000                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.pim.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.pim.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles           345196                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               2.167091                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               0.461448                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.issuedInstType_0::No_OpClass          932      0.32%      0.32% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::IntAlu       249293     85.06%     85.38% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::IntMult           91      0.03%     85.41% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::IntDiv          140      0.05%     85.46% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::FloatAdd          255      0.09%     85.54% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::FloatCmp            0      0.00%     85.54% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::FloatCvt            0      0.00%     85.54% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::FloatMult            0      0.00%     85.54% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::FloatMultAcc            0      0.00%     85.54% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::FloatDiv            0      0.00%     85.54% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::FloatMisc            0      0.00%     85.54% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::FloatSqrt            0      0.00%     85.54% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdAdd           10      0.00%     85.55% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdAddAcc            0      0.00%     85.55% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdAlu          519      0.18%     85.73% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdCmp            4      0.00%     85.73% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdCvt          350      0.12%     85.85% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdMisc          782      0.27%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdMult            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdMultAcc            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdMatMultAcc            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdShift            3      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdShiftAcc            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdDiv            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdSqrt            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatAdd            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatAlu            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatCmp            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatCvt            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatDiv            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatMisc            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatMult            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatMultAcc            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatSqrt            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdReduceAdd            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdReduceAlu            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdReduceCmp            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdAes            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdAesMix            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdSha1Hash            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdSha1Hash2            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdSha256Hash            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdSha256Hash2            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdShaSigma2            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdShaSigma3            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdSha3            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdSm4e            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdCrc            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdPredAlu            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdDotProd            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::Matrix            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::MatrixMov            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::MatrixOP            0      0.00%     86.11% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::MemRead        25435      8.68%     94.79% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::MemWrite        13982      4.77%     99.56% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::FloatMemRead          432      0.15%     99.71% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::FloatMemWrite          848      0.29%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdExt            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdBf16Add            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdBf16Cmp            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdBf16Mult            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::Bf16Cvt            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::System            0      0.00%    100.00% # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.issuedInstType_0::total       293076                       # Number of insts issued per FU, per thread (Count)
board.processor.cores.core.commitStats0.numInsts       159290                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps       293076                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP       159290                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP       293076                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.numUserInsts       159290                       # Numbrer of instructions committed in user mode (Count)
board.processor.cores.core.commitStats0.numUserOps       293076                       # Number of ops committed in user mode (Count)
board.processor.cores.core.commitStats0.ratioUserInsts            1                       # Ratio of instructions committed in user mode (Ratio)
board.processor.cores.core.commitStats0.ratioUserOps            1                       # Ratio of ops committed in user mode (Ratio)
board.processor.cores.core.commitStats0.cpi     2.167091                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     0.461448                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs        40697                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts         3622                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts       289939                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts        25867                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts        14830                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass          932      0.32%      0.32% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu       249293     85.06%     85.38% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult           91      0.03%     85.41% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv          140      0.05%     85.46% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd          255      0.09%     85.54% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            0      0.00%     85.54% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            0      0.00%     85.54% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     85.54% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.54% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     85.54% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            0      0.00%     85.54% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.54% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd           10      0.00%     85.55% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.55% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu          519      0.18%     85.73% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            4      0.00%     85.73% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt          350      0.12%     85.85% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc          782      0.27%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift            3      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha3            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSm4e            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCrc            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDotProd            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead        25435      8.68%     94.79% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite        13982      4.77%     99.56% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead          432      0.15%     99.71% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite          848      0.29%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdBf16Add            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdBf16Cmp            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdBf16Mult            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::System            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total       293076                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl        39595                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl        34141                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl         5454                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl        27457                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl        12138                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall         2923                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn         2918                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.functionCalls         2923                       # Number of function calls committed (Count)
board.processor.cores.core.commitStats0.numCallsReturns         5841                       # Number of function calls and returns committed (Count)
board.processor.cores.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores.core.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.numBusyCycles 345195.999000                       # Number of busy cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
board.processor.cores.core.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
board.processor.cores.core.executeStats0.numInsts       159290                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches        39595                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts        25867                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts        14830                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate     0.461448                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numCCRegReads       168942                       # Number of times the CC registers were read (Count)
board.processor.cores.core.executeStats0.numCCRegWrites        97047                       # Number of times the CC registers were written (Count)
board.processor.cores.core.executeStats0.numFpAluAccesses         3622                       # Number of float alu accesses (Count)
board.processor.cores.core.executeStats0.numFpRegReads         4949                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites         2525                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntAluAccesses       289939                       # Number of integer alu accesses (Count)
board.processor.cores.core.executeStats0.numIntRegReads       328533                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites       207230                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs        40697                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads       117471                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetchStats0.numInsts       159337                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps       293125                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     0.461584                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches        39595                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.114703                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.interrupts.clk_domain.clock        16000                       # Clock period in ticks (Tick)
board.processor.cores.core.mmu.dtb.rdAccesses        25880                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrAccesses        14843                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.dtb.exAccesses            0                       # TLB accesses on execute (instr) requests (Count)
board.processor.cores.core.mmu.dtb.rdMisses           50                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.dtb.exMisses            0                       # TLB misses on execute (instr) requests (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.itb.exAccesses       211410                       # TLB accesses on execute (instr) requests (Count)
board.processor.cores.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.itb.exMisses           84                       # TLB misses on execute (instr) requests (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON    345149000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.thread_0.numInsts       159290                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps       293076                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs        40697                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls           45                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
