Loading db file '/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct  6 21:37:24 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                4.22e-03    0.138 9.93e+06    0.152 100.0
  UART_I0 (UART)                       1.17e-04 2.09e-04 1.32e+06 1.65e-03   1.1
    UART_TX_I0 (UART_TX)               2.15e-07 6.12e-07 5.68e+05 5.69e-04   0.4
      Parity_Calc_I (Parity_Calc)         0.000 2.08e-07 2.21e+05 2.21e-04   0.1
      MUX_I (MUX)                         0.000 6.55e-08 3.51e+04 3.52e-05   0.0
      FSM_I (FSM)                         0.000 8.65e-08 9.69e+04 9.70e-05   0.1
      serializer_I (serializer)           0.000 2.36e-07 2.10e+05 2.11e-04   0.1
    UART_RX_I0 (UART_RX)               1.17e-04 2.08e-04 7.45e+05 1.07e-03   0.7
      RX_FSM (RX_FSM)                  6.03e-05 1.24e-04 1.20e+05 3.04e-04   0.2
      edge_bit_counter_I (edge_bit_counter)
                                       3.72e-05 7.19e-05 1.36e+05 2.46e-04   0.2
      data_sampling_I (data_sampling)  1.96e-05 1.14e-05 2.42e+05 2.73e-04   0.2
      stop_check_I (stop_check)           0.000    0.000 1.32e+04 1.32e-05   0.0
      parity_check_I (parity_check)       0.000    0.000 1.17e+05 1.17e-04   0.1
      strt_check_I (strt_check)           0.000    0.000 2.78e+03 2.78e-06   0.0
      deserializer_I (deserializer)       0.000 1.13e-06 1.09e+05 1.10e-04   0.1
  ALU_I0 (ALU)                            0.000 1.16e-02 4.20e+06 1.58e-02  10.4
    mult_65 (ALU_DW02_mult_0)             0.000    0.000 1.65e+06 1.65e-03   1.1
    add_59 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_62 (ALU_DW01_sub_0)               0.000    0.000 2.48e+05 2.48e-04   0.2
    div_68 (ALU_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   0.8
  SYS_CTRL_I0 (SYS_CTRL)                  0.000 1.09e-02 5.58e+05 1.14e-02   7.5
    SYS_CTRL_TX_I0 (SYS_CTRL_TX)          0.000 2.17e-03 1.89e+05 2.36e-03   1.6
    SYS_CTRL_RX_I0 (SYS_CTRL_RX)          0.000 8.68e-03 3.66e+05 9.05e-03   6.0
  RST_SYNC_I1 (RST_SYNC_1)             8.13e-09 1.46e-05 2.25e+04 3.70e-05   0.0
  RST_SYNC_I0 (RST_SYNC_0)             1.32e-05 2.24e-03 2.54e+04 2.28e-03   1.5
  DATA_SYNC_I1 (DATA_SYNC_1)              0.000 2.57e-07 1.49e+05 1.49e-04   0.1
    MultiFlipFlop (Multi_Flip_Flop_1)     0.000 4.28e-08 1.68e+04 1.68e-05   0.0
  DATA_SYNC_I0 (DATA_SYNC_0)              0.000 8.68e-03 1.73e+05 8.85e-03   5.8
    MultiFlipFlop (Multi_Flip_Flop_0)     0.000 1.45e-03 2.07e+04 1.47e-03   1.0
  BIT_SYNC_I0 (BIT_SYNC)                  0.000 1.45e-03 2.07e+04 1.47e-03   1.0
  Clock_Gating_I0 (Clock_Gating)       1.42e-03 2.94e-03 2.39e+04 4.39e-03   2.9
  ClkDiv_I0 (ClkDiv)                   1.40e-07 1.25e-06 2.37e+05 2.39e-04   0.2
  RegFile_I0 (RegFile)                 1.96e-03 9.97e-02 3.17e+06    0.105  69.0
1
