

================================================================
== Vivado HLS Report for 'convolve_Loop_BUFFER_RESET_proc'
================================================================
* Date:           Wed Nov 30 17:10:27 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        convolution_layer_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.20|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  91881|  91881|  91881|  91881|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- BUFFER_RESET  |    117|    117|         1|          -|          -|   117|    no    |
        |- SCAN_LINE     |  91761|  91761|       151|        117|          1|   784|    yes   |
        +----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    845|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     754|   1504|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1998|
|Register         |        -|      -|    2828|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|    3582|   4347|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |convolve_fadd_32ns_32ns_32_5_full_dsp_U1  |convolve_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |convolve_fcmp_32ns_32ns_1_1_U4            |convolve_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |convolve_fmul_32ns_32ns_32_4_max_dsp_U2   |convolve_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |convolve_sitofp_32ns_32_6_U3              |convolve_sitofp_32ns_32_6              |        0|      0|  340|  554|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|      5|  754| 1504|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +------------+------------------------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |                  Module                  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------------------------+---------+---+----+------+-----+------+-------------+
    |linebuff_U  |convolve_Loop_BUFFER_RESET_proc_linebuff  |        1|  0|   0|   117|    8|     1|          936|
    +------------+------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                                          |        1|  0|   0|   117|    8|     1|          936|
    +------------+------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |pixels_read_1_fu_1577_p2  |     +    |      0|  0|   10|          10|           1|
    |pos_fu_1560_p2            |     +    |      0|  0|    7|           7|           1|
    |sh_assign_2_fu_2001_p2    |     +    |      0|  0|    9|           8|           9|
    |sh_assign_fu_1842_p2      |     +    |      0|  0|    9|           8|           9|
    |t_1_fu_1599_p2            |     +    |      0|  0|   32|           5|          32|
    |m_fu_1587_p2              |     -    |      0|  0|   32|          32|          32|
    |p_Val2_7_i_i_fu_1928_p2   |     -    |      0|  0|   32|           1|          32|
    |tmp_1_i_i_fu_1856_p2      |     -    |      0|  0|    8|           7|           8|
    |tmp_9_i_i_fu_2015_p2      |     -    |      0|  0|    8|           7|           8|
    |conv_output_V_TDATA       |  Select  |      0|  0|    8|           1|           8|
    |p_Val2_10_fu_1934_p3      |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_1_fu_1802_p3       |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_4_fu_1921_p3       |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_s_fu_1968_p3       |  Select  |      0|  0|   32|           1|          31|
    |p_t_fu_1605_p3            |  Select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_1866_p3    |  Select  |      0|  0|    9|           1|           9|
    |sh_assign_3_fu_2025_p3    |  Select  |      0|  0|    9|           1|           9|
    |ap_sig_bdd_1561           |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_183            |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_191            |    and   |      0|  0|    1|           1|           1|
    |or_cond_fu_1652_p2        |    and   |      0|  0|    1|           1|           1|
    |tmp8_fu_1641_p2           |    and   |      0|  0|    1|           1|           1|
    |tmp_11_fu_1796_p2         |    and   |      0|  0|    1|           1|           1|
    |exitcond6_fu_1571_p2      |   icmp   |      0|  0|    4|          10|           9|
    |exitcond7_i_i_fu_1554_p2  |   icmp   |      0|  0|    3|           7|           5|
    |icmp1_fu_1629_p2          |   icmp   |      0|  0|   10|          30|           1|
    |icmp_fu_1955_p2           |   icmp   |      0|  0|    9|          24|           1|
    |notlhs_fu_1778_p2         |   icmp   |      0|  0|    3|           8|           2|
    |notrhs_fu_1784_p2         |   icmp   |      0|  0|    8|          23|           1|
    |tmp_1_fu_1613_p2          |   icmp   |      0|  0|    4|          10|           7|
    |tmp_4_fu_1593_p2          |   icmp   |      0|  0|   11|          32|           5|
    |tmp_11_i_i_fu_2037_p2     |   lshr   |      0|  0|   63|          24|          24|
    |tmp_3_i_i_fu_1878_p2      |   lshr   |      0|  0|   63|          24|          24|
    |ap_sig_bdd_1427           |    or    |      0|  0|    1|           1|           1|
    |tmp_7_fu_1790_p2          |    or    |      0|  0|    1|           1|           1|
    |tmp_13_i_i_fu_2057_p2     |    shl   |      0|  0|   85|          31|          31|
    |tmp_5_i_i_fu_1902_p2      |    shl   |      0|  0|  239|          78|          78|
    |not_s_fu_1635_p2          |    xor   |      0|  0|    2|           1|           2|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  845|         403|         515|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  266|        121|    1|        121|
    |ap_sig_ioackin_conv_output_V_TREADY  |    1|          2|    1|          2|
    |grp_fu_1434_p0                       |   32|          4|   32|        128|
    |grp_fu_1434_p1                       |  192|         23|   32|        736|
    |grp_fu_1439_p0                       |   32|          6|   32|        192|
    |grp_fu_1439_p1                       |  192|         23|   32|        736|
    |grp_fu_1443_p0                       |  224|         27|   32|        864|
    |linebuff_address0                    |  224|        100|    7|        700|
    |linebuff_address1                    |  224|        100|    7|        700|
    |linebuff_d0                          |  136|         57|    8|        456|
    |linebuff_d1                          |  136|         58|    8|        464|
    |pixels_read_phi_fu_1427_p4           |   10|          2|   10|         20|
    |pixels_read_reg_1423                 |   10|          2|   10|         20|
    |pos_0_i_i_reg_1401                   |    7|          2|    7|         14|
    |reg_1451                             |    8|          2|    8|         16|
    |reg_1467                             |   32|          2|   32|         64|
    |reg_1473                             |    8|          2|    8|         16|
    |reg_1496                             |    8|          2|    8|         16|
    |t_phi_fu_1416_p4                     |   32|          2|   32|         64|
    |t_reg_1412                           |   32|          2|   32|         64|
    |weights_Addr_A_orig                  |   96|         14|   32|        448|
    |weights_Addr_B_orig                  |   96|         13|   32|        416|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1998|        566|  403|       6257|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                |  120|   0|  120|          0|
    |ap_done_reg                              |    1|   0|    1|          0|
    |ap_reg_ioackin_conv_output_V_TREADY      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                    |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |    1|   0|    1|          0|
    |ap_reg_ppstg_exitcond6_reg_2883_pp0_it1  |    1|   0|    1|          0|
    |ap_reg_ppstg_or_cond_reg_2917_pp0_it1    |    1|   0|    1|          0|
    |exitcond6_reg_2883                       |    1|   0|    1|          0|
    |icmp1_reg_2897                           |    1|   0|    1|          0|
    |icmp_reg_3797                            |    1|   0|    1|          0|
    |isNeg_1_reg_3812                         |    1|   0|    1|          0|
    |isNeg_reg_3772                           |    1|   0|    1|          0|
    |linebuff_addr_100_reg_2650               |    0|   0|    7|          7|
    |linebuff_addr_101_reg_2656               |    0|   0|    7|          7|
    |linebuff_addr_102_reg_2662               |    0|   0|    7|          7|
    |linebuff_addr_103_reg_2668               |    0|   0|    7|          7|
    |linebuff_addr_104_reg_2674               |    0|   0|    7|          7|
    |linebuff_addr_105_reg_2680               |    0|   0|    7|          7|
    |linebuff_addr_106_reg_2686               |    0|   0|    7|          7|
    |linebuff_addr_107_reg_2692               |    0|   0|    7|          7|
    |linebuff_addr_108_reg_2698               |    0|   0|    7|          7|
    |linebuff_addr_109_reg_2704               |    0|   0|    7|          7|
    |linebuff_addr_10_reg_2143                |    0|   0|    7|          7|
    |linebuff_addr_110_reg_2710               |    0|   0|    7|          7|
    |linebuff_addr_111_reg_2716               |    0|   0|    7|          7|
    |linebuff_addr_112_reg_2722               |    0|   0|    7|          7|
    |linebuff_addr_113_reg_2728               |    0|   0|    7|          7|
    |linebuff_addr_114_reg_2734               |    0|   0|    7|          7|
    |linebuff_addr_115_reg_2740               |    0|   0|    7|          7|
    |linebuff_addr_116_reg_2746               |    0|   0|    7|          7|
    |linebuff_addr_117_reg_2752               |    0|   0|    7|          7|
    |linebuff_addr_11_reg_2149                |    0|   0|    7|          7|
    |linebuff_addr_12_reg_2155                |    0|   0|    7|          7|
    |linebuff_addr_13_reg_2161                |    0|   0|    7|          7|
    |linebuff_addr_14_reg_2167                |    0|   0|    7|          7|
    |linebuff_addr_15_reg_2173                |    0|   0|    7|          7|
    |linebuff_addr_16_reg_2179                |    0|   0|    7|          7|
    |linebuff_addr_17_reg_2185                |    0|   0|    7|          7|
    |linebuff_addr_18_reg_2191                |    0|   0|    7|          7|
    |linebuff_addr_19_reg_2197                |    0|   0|    7|          7|
    |linebuff_addr_1_reg_2093                 |    0|   0|    7|          7|
    |linebuff_addr_20_reg_2203                |    0|   0|    7|          7|
    |linebuff_addr_21_reg_2209                |    0|   0|    7|          7|
    |linebuff_addr_22_reg_2215                |    0|   0|    7|          7|
    |linebuff_addr_23_reg_2221                |    0|   0|    7|          7|
    |linebuff_addr_24_reg_2227                |    0|   0|    7|          7|
    |linebuff_addr_25_reg_2233                |    0|   0|    7|          7|
    |linebuff_addr_26_reg_2239                |    0|   0|    7|          7|
    |linebuff_addr_27_reg_2245                |    0|   0|    7|          7|
    |linebuff_addr_28_reg_2251                |    0|   0|    7|          7|
    |linebuff_addr_29_reg_2257                |    0|   0|    7|          7|
    |linebuff_addr_2_reg_2099                 |    0|   0|    7|          7|
    |linebuff_addr_30_reg_2263                |    0|   0|    7|          7|
    |linebuff_addr_31_reg_2268                |    0|   0|    7|          7|
    |linebuff_addr_32_reg_2273                |    0|   0|    7|          7|
    |linebuff_addr_33_reg_2278                |    0|   0|    7|          7|
    |linebuff_addr_34_reg_2283                |    0|   0|    7|          7|
    |linebuff_addr_35_reg_2288                |    0|   0|    7|          7|
    |linebuff_addr_36_reg_2294                |    0|   0|    7|          7|
    |linebuff_addr_37_reg_2300                |    0|   0|    7|          7|
    |linebuff_addr_38_reg_2306                |    0|   0|    7|          7|
    |linebuff_addr_39_reg_2312                |    0|   0|    7|          7|
    |linebuff_addr_3_reg_2104                 |    0|   0|    7|          7|
    |linebuff_addr_40_reg_2318                |    0|   0|    7|          7|
    |linebuff_addr_41_reg_2324                |    0|   0|    7|          7|
    |linebuff_addr_42_reg_2330                |    0|   0|    7|          7|
    |linebuff_addr_43_reg_2336                |    0|   0|    7|          7|
    |linebuff_addr_44_reg_2342                |    0|   0|    7|          7|
    |linebuff_addr_45_reg_2348                |    0|   0|    7|          7|
    |linebuff_addr_46_reg_2354                |    0|   0|    7|          7|
    |linebuff_addr_47_reg_2360                |    0|   0|    7|          7|
    |linebuff_addr_48_reg_2366                |    0|   0|    7|          7|
    |linebuff_addr_49_reg_2372                |    0|   0|    7|          7|
    |linebuff_addr_4_reg_2110                 |    0|   0|    7|          7|
    |linebuff_addr_50_reg_2378                |    0|   0|    7|          7|
    |linebuff_addr_51_reg_2384                |    0|   0|    7|          7|
    |linebuff_addr_52_reg_2390                |    0|   0|    7|          7|
    |linebuff_addr_53_reg_2396                |    0|   0|    7|          7|
    |linebuff_addr_54_reg_2402                |    0|   0|    7|          7|
    |linebuff_addr_55_reg_2408                |    0|   0|    7|          7|
    |linebuff_addr_56_reg_2414                |    0|   0|    7|          7|
    |linebuff_addr_57_reg_2420                |    0|   0|    7|          7|
    |linebuff_addr_58_reg_2426                |    0|   0|    7|          7|
    |linebuff_addr_59_reg_2432                |    0|   0|    7|          7|
    |linebuff_addr_5_reg_2115                 |    0|   0|    7|          7|
    |linebuff_addr_60_reg_2438                |    0|   0|    7|          7|
    |linebuff_addr_61_reg_2444                |    0|   0|    7|          7|
    |linebuff_addr_62_reg_2450                |    0|   0|    7|          7|
    |linebuff_addr_63_reg_2456                |    0|   0|    7|          7|
    |linebuff_addr_64_reg_2461                |    0|   0|    7|          7|
    |linebuff_addr_65_reg_2466                |    0|   0|    7|          7|
    |linebuff_addr_66_reg_2471                |    0|   0|    7|          7|
    |linebuff_addr_67_reg_2476                |    0|   0|    7|          7|
    |linebuff_addr_68_reg_2481                |    0|   0|    7|          7|
    |linebuff_addr_69_reg_2486                |    0|   0|    7|          7|
    |linebuff_addr_6_reg_2120                 |    0|   0|    7|          7|
    |linebuff_addr_70_reg_2491                |    0|   0|    7|          7|
    |linebuff_addr_71_reg_2496                |    0|   0|    7|          7|
    |linebuff_addr_72_reg_2501                |    0|   0|    7|          7|
    |linebuff_addr_73_reg_2506                |    0|   0|    7|          7|
    |linebuff_addr_74_reg_2511                |    0|   0|    7|          7|
    |linebuff_addr_75_reg_2516                |    0|   0|    7|          7|
    |linebuff_addr_76_reg_2521                |    0|   0|    7|          7|
    |linebuff_addr_77_reg_2526                |    0|   0|    7|          7|
    |linebuff_addr_78_reg_2531                |    0|   0|    7|          7|
    |linebuff_addr_79_reg_2536                |    0|   0|    7|          7|
    |linebuff_addr_7_reg_2125                 |    0|   0|    7|          7|
    |linebuff_addr_80_reg_2541                |    0|   0|    7|          7|
    |linebuff_addr_81_reg_2546                |    0|   0|    7|          7|
    |linebuff_addr_82_reg_2551                |    0|   0|    7|          7|
    |linebuff_addr_83_reg_2556                |    0|   0|    7|          7|
    |linebuff_addr_84_reg_2561                |    0|   0|    7|          7|
    |linebuff_addr_85_reg_2566                |    0|   0|    7|          7|
    |linebuff_addr_86_reg_2571                |    0|   0|    7|          7|
    |linebuff_addr_87_reg_2576                |    0|   0|    7|          7|
    |linebuff_addr_88_reg_2581                |    0|   0|    7|          7|
    |linebuff_addr_89_reg_2586                |    0|   0|    7|          7|
    |linebuff_addr_8_reg_2131                 |    0|   0|    7|          7|
    |linebuff_addr_90_reg_2591                |    0|   0|    7|          7|
    |linebuff_addr_91_reg_2596                |    0|   0|    7|          7|
    |linebuff_addr_92_reg_2602                |    0|   0|    7|          7|
    |linebuff_addr_93_reg_2608                |    0|   0|    7|          7|
    |linebuff_addr_94_reg_2614                |    0|   0|    7|          7|
    |linebuff_addr_95_reg_2620                |    0|   0|    7|          7|
    |linebuff_addr_96_reg_2626                |    0|   0|    7|          7|
    |linebuff_addr_97_reg_2632                |    0|   0|    7|          7|
    |linebuff_addr_98_reg_2638                |    0|   0|    7|          7|
    |linebuff_addr_99_reg_2644                |    0|   0|    7|          7|
    |linebuff_addr_9_reg_2137                 |    0|   0|    7|          7|
    |linebuff_load_100_reg_3702               |    8|   0|    8|          0|
    |linebuff_load_101_reg_3707               |    8|   0|    8|          0|
    |linebuff_load_102_reg_3712               |    8|   0|    8|          0|
    |linebuff_load_103_reg_3717               |    8|   0|    8|          0|
    |linebuff_load_104_reg_3722               |    8|   0|    8|          0|
    |linebuff_load_105_reg_3727               |    8|   0|    8|          0|
    |linebuff_load_106_reg_3732               |    8|   0|    8|          0|
    |linebuff_load_107_reg_3737               |    8|   0|    8|          0|
    |linebuff_load_108_reg_3742               |    8|   0|    8|          0|
    |linebuff_load_109_reg_3747               |    8|   0|    8|          0|
    |linebuff_load_10_reg_3212                |    8|   0|    8|          0|
    |linebuff_load_112_reg_3145               |    8|   0|    8|          0|
    |linebuff_load_113_reg_3151               |    8|   0|    8|          0|
    |linebuff_load_11_reg_3227                |    8|   0|    8|          0|
    |linebuff_load_12_reg_3232                |    8|   0|    8|          0|
    |linebuff_load_13_reg_3247                |    8|   0|    8|          0|
    |linebuff_load_14_reg_3252                |    8|   0|    8|          0|
    |linebuff_load_15_reg_3267                |    8|   0|    8|          0|
    |linebuff_load_16_reg_3272                |    8|   0|    8|          0|
    |linebuff_load_17_reg_3282                |    8|   0|    8|          0|
    |linebuff_load_18_reg_3287                |    8|   0|    8|          0|
    |linebuff_load_19_reg_3302                |    8|   0|    8|          0|
    |linebuff_load_20_reg_3307                |    8|   0|    8|          0|
    |linebuff_load_21_reg_3322                |    8|   0|    8|          0|
    |linebuff_load_22_reg_3327                |    8|   0|    8|          0|
    |linebuff_load_23_reg_3342                |    8|   0|    8|          0|
    |linebuff_load_24_reg_3347                |    8|   0|    8|          0|
    |linebuff_load_25_reg_3362                |    8|   0|    8|          0|
    |linebuff_load_26_reg_3367                |    8|   0|    8|          0|
    |linebuff_load_27_reg_3372                |    8|   0|    8|          0|
    |linebuff_load_28_reg_2936                |    8|   0|    8|          0|
    |linebuff_load_30_reg_2957                |    8|   0|    8|          0|
    |linebuff_load_31_reg_2978                |    8|   0|    8|          0|
    |linebuff_load_32_reg_2984                |    8|   0|    8|          0|
    |linebuff_load_33_reg_3377                |    8|   0|    8|          0|
    |linebuff_load_34_reg_3387                |    8|   0|    8|          0|
    |linebuff_load_35_reg_3392                |    8|   0|    8|          0|
    |linebuff_load_36_reg_3402                |    8|   0|    8|          0|
    |linebuff_load_37_reg_3407                |    8|   0|    8|          0|
    |linebuff_load_38_reg_3417                |    8|   0|    8|          0|
    |linebuff_load_39_reg_3422                |    8|   0|    8|          0|
    |linebuff_load_40_reg_3432                |    8|   0|    8|          0|
    |linebuff_load_41_reg_3437                |    8|   0|    8|          0|
    |linebuff_load_42_reg_3442                |    8|   0|    8|          0|
    |linebuff_load_43_reg_3447                |    8|   0|    8|          0|
    |linebuff_load_44_reg_3457                |    8|   0|    8|          0|
    |linebuff_load_45_reg_3462                |    8|   0|    8|          0|
    |linebuff_load_46_reg_3472                |    8|   0|    8|          0|
    |linebuff_load_47_reg_3477                |    8|   0|    8|          0|
    |linebuff_load_48_reg_3487                |    8|   0|    8|          0|
    |linebuff_load_49_reg_3492                |    8|   0|    8|          0|
    |linebuff_load_50_reg_3502                |    8|   0|    8|          0|
    |linebuff_load_51_reg_3507                |    8|   0|    8|          0|
    |linebuff_load_52_reg_3512                |    8|   0|    8|          0|
    |linebuff_load_53_reg_3517                |    8|   0|    8|          0|
    |linebuff_load_54_reg_3522                |    8|   0|    8|          0|
    |linebuff_load_55_reg_3527                |    8|   0|    8|          0|
    |linebuff_load_56_reg_3010                |    8|   0|    8|          0|
    |linebuff_load_57_reg_3016                |    8|   0|    8|          0|
    |linebuff_load_58_reg_3037                |    8|   0|    8|          0|
    |linebuff_load_59_reg_3043                |    8|   0|    8|          0|
    |linebuff_load_60_reg_3064                |    8|   0|    8|          0|
    |linebuff_load_61_reg_3532                |    8|   0|    8|          0|
    |linebuff_load_62_reg_3537                |    8|   0|    8|          0|
    |linebuff_load_63_reg_3542                |    8|   0|    8|          0|
    |linebuff_load_64_reg_3547                |    8|   0|    8|          0|
    |linebuff_load_65_reg_3552                |    8|   0|    8|          0|
    |linebuff_load_66_reg_3557                |    8|   0|    8|          0|
    |linebuff_load_67_reg_3562                |    8|   0|    8|          0|
    |linebuff_load_68_reg_3567                |    8|   0|    8|          0|
    |linebuff_load_69_reg_3572                |    8|   0|    8|          0|
    |linebuff_load_70_reg_3577                |    8|   0|    8|          0|
    |linebuff_load_71_reg_3582                |    8|   0|    8|          0|
    |linebuff_load_72_reg_3587                |    8|   0|    8|          0|
    |linebuff_load_73_reg_3592                |    8|   0|    8|          0|
    |linebuff_load_74_reg_3597                |    8|   0|    8|          0|
    |linebuff_load_75_reg_3602                |    8|   0|    8|          0|
    |linebuff_load_76_reg_3607                |    8|   0|    8|          0|
    |linebuff_load_77_reg_3612                |    8|   0|    8|          0|
    |linebuff_load_78_reg_3617                |    8|   0|    8|          0|
    |linebuff_load_79_reg_3622                |    8|   0|    8|          0|
    |linebuff_load_80_reg_3627                |    8|   0|    8|          0|
    |linebuff_load_81_reg_3632                |    8|   0|    8|          0|
    |linebuff_load_82_reg_3637                |    8|   0|    8|          0|
    |linebuff_load_83_reg_3642                |    8|   0|    8|          0|
    |linebuff_load_84_reg_3070                |    8|   0|    8|          0|
    |linebuff_load_85_reg_3091                |    8|   0|    8|          0|
    |linebuff_load_86_reg_3097                |    8|   0|    8|          0|
    |linebuff_load_87_reg_3118                |    8|   0|    8|          0|
    |linebuff_load_88_reg_3124                |    8|   0|    8|          0|
    |linebuff_load_89_reg_3647                |    8|   0|    8|          0|
    |linebuff_load_90_reg_3652                |    8|   0|    8|          0|
    |linebuff_load_91_reg_3657                |    8|   0|    8|          0|
    |linebuff_load_92_reg_3662                |    8|   0|    8|          0|
    |linebuff_load_93_reg_3667                |    8|   0|    8|          0|
    |linebuff_load_94_reg_3672                |    8|   0|    8|          0|
    |linebuff_load_95_reg_3677                |    8|   0|    8|          0|
    |linebuff_load_96_reg_3682                |    8|   0|    8|          0|
    |linebuff_load_97_reg_3687                |    8|   0|    8|          0|
    |linebuff_load_98_reg_3692                |    8|   0|    8|          0|
    |linebuff_load_99_reg_3697                |    8|   0|    8|          0|
    |linebuff_load_9_reg_3207                 |    8|   0|    8|          0|
    |or_cond_reg_2917                         |    1|   0|    1|          0|
    |output_2_4_4_to_int_reg_3752             |   32|   0|   32|          0|
    |p_Result_1_reg_3767                      |   23|   0|   24|          1|
    |p_Result_2_reg_3807                      |   23|   0|   24|          1|
    |p_Result_s_reg_3762                      |    1|   0|    1|          0|
    |p_t_reg_2892                             |   32|   0|   32|          0|
    |pixels_read_1_reg_2887                   |   10|   0|   10|          0|
    |pixels_read_reg_1423                     |   10|   0|   10|          0|
    |pos_0_i_i_reg_1401                       |    7|   0|    7|          0|
    |read_reg_2907                            |    8|   0|    8|          0|
    |reg_1451                                 |    8|   0|    8|          0|
    |reg_1457                                 |    8|   0|    8|          0|
    |reg_1462                                 |   32|   0|   32|          0|
    |reg_1467                                 |   32|   0|   32|          0|
    |reg_1473                                 |    8|   0|    8|          0|
    |reg_1479                                 |    8|   0|    8|          0|
    |reg_1485                                 |   32|   0|   32|          0|
    |reg_1490                                 |    8|   0|    8|          0|
    |reg_1496                                 |    8|   0|    8|          0|
    |reg_1502                                 |   32|   0|   32|          0|
    |reg_1507                                 |   32|   0|   32|          0|
    |reg_1512                                 |   32|   0|   32|          0|
    |reg_1517                                 |   32|   0|   32|          0|
    |reg_1522                                 |   32|   0|   32|          0|
    |reg_1528                                 |   32|   0|   32|          0|
    |reg_1533                                 |   32|   0|   32|          0|
    |reg_1538                                 |   32|   0|   32|          0|
    |reg_1543                                 |   32|   0|   32|          0|
    |reg_1548                                 |   32|   0|   32|          0|
    |sh_assign_1_reg_3777                     |    9|   0|    9|          0|
    |sh_assign_3_reg_3817                     |    9|   0|    9|          0|
    |t_reg_1412                               |   32|   0|   32|          0|
    |tmp8_reg_2902                            |    1|   0|    1|          0|
    |tmp_11_reg_3757                          |    1|   0|    1|          0|
    |tmp_15_reg_3782                          |    1|   0|    1|          0|
    |tmp_16_reg_3787                          |    8|   0|    8|          0|
    |tmp_17_reg_3792                          |   24|   0|   24|          0|
    |tmp_20_4_4_reg_3000                      |   32|   0|   32|          0|
    |tmp_23_0_4_reg_3187                      |   32|   0|   32|          0|
    |tmp_23_1_1_reg_3202                      |   32|   0|   32|          0|
    |tmp_23_1_2_reg_3222                      |   32|   0|   32|          0|
    |tmp_23_1_3_reg_3242                      |   32|   0|   32|          0|
    |tmp_23_1_4_reg_3262                      |   32|   0|   32|          0|
    |tmp_23_2_1_reg_3297                      |   32|   0|   32|          0|
    |tmp_23_2_2_reg_3317                      |   32|   0|   32|          0|
    |tmp_23_2_3_reg_3337                      |   32|   0|   32|          0|
    |tmp_23_2_4_reg_3357                      |   32|   0|   32|          0|
    |tmp_23_3_1_reg_3382                      |   32|   0|   32|          0|
    |tmp_23_3_2_reg_3397                      |   32|   0|   32|          0|
    |tmp_23_3_3_reg_3412                      |   32|   0|   32|          0|
    |tmp_23_3_4_reg_3427                      |   32|   0|   32|          0|
    |tmp_23_4_1_reg_3452                      |   32|   0|   32|          0|
    |tmp_23_4_2_reg_3467                      |   32|   0|   32|          0|
    |tmp_23_4_3_reg_3482                      |   32|   0|   32|          0|
    |tmp_23_4_4_reg_3497                      |   32|   0|   32|          0|
    |tmp_23_reg_3822                          |    1|   0|    1|          0|
    |weights_addr_10_reg_2808                 |    0|   0|    5|          5|
    |weights_addr_11_reg_2813                 |    0|   0|    5|          5|
    |weights_addr_12_reg_2818                 |    0|   0|    5|          5|
    |weights_addr_13_reg_2823                 |    0|   0|    5|          5|
    |weights_addr_14_reg_2828                 |    0|   0|    5|          5|
    |weights_addr_15_reg_2833                 |    0|   0|    5|          5|
    |weights_addr_16_reg_2838                 |    0|   0|    5|          5|
    |weights_addr_17_reg_2843                 |    0|   0|    5|          5|
    |weights_addr_18_reg_2848                 |    0|   0|    5|          5|
    |weights_addr_19_reg_2853                 |    0|   0|    5|          5|
    |weights_addr_1_reg_2763                  |    0|   0|    5|          5|
    |weights_addr_20_reg_2858                 |    0|   0|    5|          5|
    |weights_addr_21_reg_2863                 |    0|   0|    5|          5|
    |weights_addr_22_reg_2868                 |    0|   0|    5|          5|
    |weights_addr_23_reg_2873                 |    0|   0|    5|          5|
    |weights_addr_24_reg_2878                 |    0|   0|    5|          5|
    |weights_addr_2_reg_2768                  |    0|   0|    5|          5|
    |weights_addr_3_reg_2773                  |    0|   0|    5|          5|
    |weights_addr_4_reg_2778                  |    0|   0|    5|          5|
    |weights_addr_5_reg_2783                  |    0|   0|    5|          5|
    |weights_addr_6_reg_2788                  |    0|   0|    5|          5|
    |weights_addr_7_reg_2793                  |    0|   0|    5|          5|
    |weights_addr_8_reg_2798                  |    0|   0|    5|          5|
    |weights_addr_9_reg_2803                  |    0|   0|    5|          5|
    |weights_addr_reg_2758                    |    0|   0|    5|          5|
    |weights_load_10_reg_3022                 |   32|   0|   32|          0|
    |weights_load_11_reg_3027                 |   32|   0|   32|          0|
    |weights_load_12_reg_3049                 |   32|   0|   32|          0|
    |weights_load_13_reg_3054                 |   32|   0|   32|          0|
    |weights_load_14_reg_3076                 |   32|   0|   32|          0|
    |weights_load_15_reg_3081                 |   32|   0|   32|          0|
    |weights_load_16_reg_3103                 |   32|   0|   32|          0|
    |weights_load_17_reg_3108                 |   32|   0|   32|          0|
    |weights_load_18_reg_3130                 |   32|   0|   32|          0|
    |weights_load_19_reg_3135                 |   32|   0|   32|          0|
    |weights_load_21_reg_3157                 |   32|   0|   32|          0|
    |weights_load_23_reg_3167                 |   32|   0|   32|          0|
    |weights_load_3_reg_2926                  |   32|   0|   32|          0|
    |weights_load_4_reg_2942                  |   32|   0|   32|          0|
    |weights_load_5_reg_2947                  |   32|   0|   32|          0|
    |weights_load_6_reg_2963                  |   32|   0|   32|          0|
    |weights_load_7_reg_2968                  |   32|   0|   32|          0|
    |weights_load_8_reg_2990                  |   32|   0|   32|          0|
    |weights_load_9_reg_2995                  |   32|   0|   32|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    | 2828|   0| 3774|        946|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_start              |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_done               | out |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_idle               | out |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_ready              | out |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|image_V_TDATA         |  in |    8|    axis    |             image_V             |    pointer   |
|image_V_TVALID        |  in |    1|    axis    |             image_V             |    pointer   |
|image_V_TREADY        | out |    1|    axis    |             image_V             |    pointer   |
|weights_Addr_A        | out |   32|    bram    |             weights             |     array    |
|weights_EN_A          | out |    1|    bram    |             weights             |     array    |
|weights_WEN_A         | out |    4|    bram    |             weights             |     array    |
|weights_Din_A         | out |   32|    bram    |             weights             |     array    |
|weights_Dout_A        |  in |   32|    bram    |             weights             |     array    |
|weights_Addr_B        | out |   32|    bram    |             weights             |     array    |
|weights_EN_B          | out |    1|    bram    |             weights             |     array    |
|weights_WEN_B         | out |    4|    bram    |             weights             |     array    |
|weights_Din_B         | out |   32|    bram    |             weights             |     array    |
|weights_Dout_B        |  in |   32|    bram    |             weights             |     array    |
|conv_output_V_TDATA   | out |    8|    axis    |          conv_output_V          |    pointer   |
|conv_output_V_TVALID  | out |    1|    axis    |          conv_output_V          |    pointer   |
|conv_output_V_TREADY  |  in |    1|    axis    |          conv_output_V          |    pointer   |
+----------------------+-----+-----+------------+---------------------------------+--------------+

