TrivialCPU cpu Finished after 102 issued reads, 92 returned (9999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  192
  [2, 4]  1074
  [4, 6]  1578
  [6, 8]  2158
  [8, 10]  3266
  [10, 12]  1731

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           100
     GetS:                                       88
     GetX:                                       12
     GetSEx:                                     0
- Total misses:                                  100
     GetS, miss on arrival:                      88
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      12
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   88
- GetS   M(present at another cache):            0
- GetX   I->M:                                   12
- GetX   S->M:                                   0
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 37
- PutM received:                                 1
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    229
- Requests handled by MSHR (MSHR hits):          91
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        705
- Latency GetS   I->S                            648
- Latency GetX   I->M                            591
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           102
     GetS:                                       90
     GetX:                                       12
     GetSEx:                                     0
- Total misses:                                  101
     GetS, miss on arrival:                      89
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      12
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    1
     GetS, hit on arrival:                       1
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.980%
- Miss ratio:                                    99.020%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   89
- GetX   I->M:                                   12
- GetX   S->M:                                   0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 38]
- PUTE sent due to [inv, evictions]:             [0, 1]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    193
- Requests handled by MSHR (MSHR hits):          92
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        735
- Latency GetS   I->S                            668
- Latency GetX   I->M                            616

------------------------------------------------------------------------
--- Cache Stats
--- Name: l3cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           100
     GetS:                                       88
     GetX:                                       12
     GetSEx:                                     0
- Total misses:                                  100
     GetS, miss on arrival:                      88
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      12
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   88
- GetS   M(present at another cache):            0
- GetX   I->M:                                   12
- GetX   S->M:                                   0
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 0
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    191
- Requests handled by MSHR (MSHR hits):          91
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        634
- Latency GetS   I->S                            583
- Latency GetX   I->M                            532
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0
Simulation is complete, simulated time: 10 us
