|CALC1
Clk => Clk.IN2


|CALC1|ALU:instALU
input1[0] => Add0.IN32
input1[0] => Add1.IN64
input1[0] => Mult0.IN31
input1[0] => Div0.IN31
input1[0] => Mux31.IN4
input1[0] => Mux31.IN5
input1[0] => Mux31.IN6
input1[0] => Mux31.IN7
input1[0] => Mux31.IN8
input1[0] => Mux31.IN9
input1[0] => Mux31.IN10
input1[0] => Mux31.IN11
input1[0] => Mux31.IN12
input1[0] => Mux31.IN13
input1[0] => Mux31.IN14
input1[0] => Mux31.IN15
input1[1] => Add0.IN31
input1[1] => Add1.IN63
input1[1] => Mult0.IN30
input1[1] => Div0.IN30
input1[1] => Mux30.IN4
input1[1] => Mux30.IN5
input1[1] => Mux30.IN6
input1[1] => Mux30.IN7
input1[1] => Mux30.IN8
input1[1] => Mux30.IN9
input1[1] => Mux30.IN10
input1[1] => Mux30.IN11
input1[1] => Mux30.IN12
input1[1] => Mux30.IN13
input1[1] => Mux30.IN14
input1[1] => Mux30.IN15
input1[2] => Add0.IN30
input1[2] => Add1.IN62
input1[2] => Mult0.IN29
input1[2] => Div0.IN29
input1[2] => Mux29.IN4
input1[2] => Mux29.IN5
input1[2] => Mux29.IN6
input1[2] => Mux29.IN7
input1[2] => Mux29.IN8
input1[2] => Mux29.IN9
input1[2] => Mux29.IN10
input1[2] => Mux29.IN11
input1[2] => Mux29.IN12
input1[2] => Mux29.IN13
input1[2] => Mux29.IN14
input1[2] => Mux29.IN15
input1[3] => Add0.IN29
input1[3] => Add1.IN61
input1[3] => Mult0.IN28
input1[3] => Div0.IN28
input1[3] => Mux28.IN4
input1[3] => Mux28.IN5
input1[3] => Mux28.IN6
input1[3] => Mux28.IN7
input1[3] => Mux28.IN8
input1[3] => Mux28.IN9
input1[3] => Mux28.IN10
input1[3] => Mux28.IN11
input1[3] => Mux28.IN12
input1[3] => Mux28.IN13
input1[3] => Mux28.IN14
input1[3] => Mux28.IN15
input1[4] => Add0.IN28
input1[4] => Add1.IN60
input1[4] => Mult0.IN27
input1[4] => Div0.IN27
input1[4] => Mux27.IN4
input1[4] => Mux27.IN5
input1[4] => Mux27.IN6
input1[4] => Mux27.IN7
input1[4] => Mux27.IN8
input1[4] => Mux27.IN9
input1[4] => Mux27.IN10
input1[4] => Mux27.IN11
input1[4] => Mux27.IN12
input1[4] => Mux27.IN13
input1[4] => Mux27.IN14
input1[4] => Mux27.IN15
input1[5] => Add0.IN27
input1[5] => Add1.IN59
input1[5] => Mult0.IN26
input1[5] => Div0.IN26
input1[5] => Mux26.IN4
input1[5] => Mux26.IN5
input1[5] => Mux26.IN6
input1[5] => Mux26.IN7
input1[5] => Mux26.IN8
input1[5] => Mux26.IN9
input1[5] => Mux26.IN10
input1[5] => Mux26.IN11
input1[5] => Mux26.IN12
input1[5] => Mux26.IN13
input1[5] => Mux26.IN14
input1[5] => Mux26.IN15
input1[6] => Add0.IN26
input1[6] => Add1.IN58
input1[6] => Mult0.IN25
input1[6] => Div0.IN25
input1[6] => Mux25.IN4
input1[6] => Mux25.IN5
input1[6] => Mux25.IN6
input1[6] => Mux25.IN7
input1[6] => Mux25.IN8
input1[6] => Mux25.IN9
input1[6] => Mux25.IN10
input1[6] => Mux25.IN11
input1[6] => Mux25.IN12
input1[6] => Mux25.IN13
input1[6] => Mux25.IN14
input1[6] => Mux25.IN15
input1[7] => Add0.IN25
input1[7] => Add1.IN57
input1[7] => Mult0.IN24
input1[7] => Div0.IN24
input1[7] => Mux24.IN4
input1[7] => Mux24.IN5
input1[7] => Mux24.IN6
input1[7] => Mux24.IN7
input1[7] => Mux24.IN8
input1[7] => Mux24.IN9
input1[7] => Mux24.IN10
input1[7] => Mux24.IN11
input1[7] => Mux24.IN12
input1[7] => Mux24.IN13
input1[7] => Mux24.IN14
input1[7] => Mux24.IN15
input1[8] => Add0.IN24
input1[8] => Add1.IN56
input1[8] => Mult0.IN23
input1[8] => Div0.IN23
input1[8] => Mux23.IN4
input1[8] => Mux23.IN5
input1[8] => Mux23.IN6
input1[8] => Mux23.IN7
input1[8] => Mux23.IN8
input1[8] => Mux23.IN9
input1[8] => Mux23.IN10
input1[8] => Mux23.IN11
input1[8] => Mux23.IN12
input1[8] => Mux23.IN13
input1[8] => Mux23.IN14
input1[8] => Mux23.IN15
input1[9] => Add0.IN23
input1[9] => Add1.IN55
input1[9] => Mult0.IN22
input1[9] => Div0.IN22
input1[9] => Mux22.IN4
input1[9] => Mux22.IN5
input1[9] => Mux22.IN6
input1[9] => Mux22.IN7
input1[9] => Mux22.IN8
input1[9] => Mux22.IN9
input1[9] => Mux22.IN10
input1[9] => Mux22.IN11
input1[9] => Mux22.IN12
input1[9] => Mux22.IN13
input1[9] => Mux22.IN14
input1[9] => Mux22.IN15
input1[10] => Add0.IN22
input1[10] => Add1.IN54
input1[10] => Mult0.IN21
input1[10] => Div0.IN21
input1[10] => Mux21.IN4
input1[10] => Mux21.IN5
input1[10] => Mux21.IN6
input1[10] => Mux21.IN7
input1[10] => Mux21.IN8
input1[10] => Mux21.IN9
input1[10] => Mux21.IN10
input1[10] => Mux21.IN11
input1[10] => Mux21.IN12
input1[10] => Mux21.IN13
input1[10] => Mux21.IN14
input1[10] => Mux21.IN15
input1[11] => Add0.IN21
input1[11] => Add1.IN53
input1[11] => Mult0.IN20
input1[11] => Div0.IN20
input1[11] => Mux20.IN4
input1[11] => Mux20.IN5
input1[11] => Mux20.IN6
input1[11] => Mux20.IN7
input1[11] => Mux20.IN8
input1[11] => Mux20.IN9
input1[11] => Mux20.IN10
input1[11] => Mux20.IN11
input1[11] => Mux20.IN12
input1[11] => Mux20.IN13
input1[11] => Mux20.IN14
input1[11] => Mux20.IN15
input1[12] => Add0.IN20
input1[12] => Add1.IN52
input1[12] => Mult0.IN19
input1[12] => Div0.IN19
input1[12] => Mux19.IN4
input1[12] => Mux19.IN5
input1[12] => Mux19.IN6
input1[12] => Mux19.IN7
input1[12] => Mux19.IN8
input1[12] => Mux19.IN9
input1[12] => Mux19.IN10
input1[12] => Mux19.IN11
input1[12] => Mux19.IN12
input1[12] => Mux19.IN13
input1[12] => Mux19.IN14
input1[12] => Mux19.IN15
input1[13] => Add0.IN19
input1[13] => Add1.IN51
input1[13] => Mult0.IN18
input1[13] => Div0.IN18
input1[13] => Mux18.IN4
input1[13] => Mux18.IN5
input1[13] => Mux18.IN6
input1[13] => Mux18.IN7
input1[13] => Mux18.IN8
input1[13] => Mux18.IN9
input1[13] => Mux18.IN10
input1[13] => Mux18.IN11
input1[13] => Mux18.IN12
input1[13] => Mux18.IN13
input1[13] => Mux18.IN14
input1[13] => Mux18.IN15
input1[14] => Add0.IN18
input1[14] => Add1.IN50
input1[14] => Mult0.IN17
input1[14] => Div0.IN17
input1[14] => Mux17.IN4
input1[14] => Mux17.IN5
input1[14] => Mux17.IN6
input1[14] => Mux17.IN7
input1[14] => Mux17.IN8
input1[14] => Mux17.IN9
input1[14] => Mux17.IN10
input1[14] => Mux17.IN11
input1[14] => Mux17.IN12
input1[14] => Mux17.IN13
input1[14] => Mux17.IN14
input1[14] => Mux17.IN15
input1[15] => Add0.IN17
input1[15] => Add1.IN49
input1[15] => Mult0.IN16
input1[15] => Div0.IN16
input1[15] => Mux16.IN4
input1[15] => Mux16.IN5
input1[15] => Mux16.IN6
input1[15] => Mux16.IN7
input1[15] => Mux16.IN8
input1[15] => Mux16.IN9
input1[15] => Mux16.IN10
input1[15] => Mux16.IN11
input1[15] => Mux16.IN12
input1[15] => Mux16.IN13
input1[15] => Mux16.IN14
input1[15] => Mux16.IN15
input1[16] => Add0.IN16
input1[16] => Add1.IN48
input1[16] => Mult0.IN15
input1[16] => Div0.IN15
input1[16] => Mux15.IN4
input1[16] => Mux15.IN5
input1[16] => Mux15.IN6
input1[16] => Mux15.IN7
input1[16] => Mux15.IN8
input1[16] => Mux15.IN9
input1[16] => Mux15.IN10
input1[16] => Mux15.IN11
input1[16] => Mux15.IN12
input1[16] => Mux15.IN13
input1[16] => Mux15.IN14
input1[16] => Mux15.IN15
input1[17] => Add0.IN15
input1[17] => Add1.IN47
input1[17] => Mult0.IN14
input1[17] => Div0.IN14
input1[17] => Mux14.IN4
input1[17] => Mux14.IN5
input1[17] => Mux14.IN6
input1[17] => Mux14.IN7
input1[17] => Mux14.IN8
input1[17] => Mux14.IN9
input1[17] => Mux14.IN10
input1[17] => Mux14.IN11
input1[17] => Mux14.IN12
input1[17] => Mux14.IN13
input1[17] => Mux14.IN14
input1[17] => Mux14.IN15
input1[18] => Add0.IN14
input1[18] => Add1.IN46
input1[18] => Mult0.IN13
input1[18] => Div0.IN13
input1[18] => Mux13.IN4
input1[18] => Mux13.IN5
input1[18] => Mux13.IN6
input1[18] => Mux13.IN7
input1[18] => Mux13.IN8
input1[18] => Mux13.IN9
input1[18] => Mux13.IN10
input1[18] => Mux13.IN11
input1[18] => Mux13.IN12
input1[18] => Mux13.IN13
input1[18] => Mux13.IN14
input1[18] => Mux13.IN15
input1[19] => Add0.IN13
input1[19] => Add1.IN45
input1[19] => Mult0.IN12
input1[19] => Div0.IN12
input1[19] => Mux12.IN4
input1[19] => Mux12.IN5
input1[19] => Mux12.IN6
input1[19] => Mux12.IN7
input1[19] => Mux12.IN8
input1[19] => Mux12.IN9
input1[19] => Mux12.IN10
input1[19] => Mux12.IN11
input1[19] => Mux12.IN12
input1[19] => Mux12.IN13
input1[19] => Mux12.IN14
input1[19] => Mux12.IN15
input1[20] => Add0.IN12
input1[20] => Add1.IN44
input1[20] => Mult0.IN11
input1[20] => Div0.IN11
input1[20] => Mux11.IN4
input1[20] => Mux11.IN5
input1[20] => Mux11.IN6
input1[20] => Mux11.IN7
input1[20] => Mux11.IN8
input1[20] => Mux11.IN9
input1[20] => Mux11.IN10
input1[20] => Mux11.IN11
input1[20] => Mux11.IN12
input1[20] => Mux11.IN13
input1[20] => Mux11.IN14
input1[20] => Mux11.IN15
input1[21] => Add0.IN11
input1[21] => Add1.IN43
input1[21] => Mult0.IN10
input1[21] => Div0.IN10
input1[21] => Mux10.IN4
input1[21] => Mux10.IN5
input1[21] => Mux10.IN6
input1[21] => Mux10.IN7
input1[21] => Mux10.IN8
input1[21] => Mux10.IN9
input1[21] => Mux10.IN10
input1[21] => Mux10.IN11
input1[21] => Mux10.IN12
input1[21] => Mux10.IN13
input1[21] => Mux10.IN14
input1[21] => Mux10.IN15
input1[22] => Add0.IN10
input1[22] => Add1.IN42
input1[22] => Mult0.IN9
input1[22] => Div0.IN9
input1[22] => Mux9.IN4
input1[22] => Mux9.IN5
input1[22] => Mux9.IN6
input1[22] => Mux9.IN7
input1[22] => Mux9.IN8
input1[22] => Mux9.IN9
input1[22] => Mux9.IN10
input1[22] => Mux9.IN11
input1[22] => Mux9.IN12
input1[22] => Mux9.IN13
input1[22] => Mux9.IN14
input1[22] => Mux9.IN15
input1[23] => Add0.IN9
input1[23] => Add1.IN41
input1[23] => Mult0.IN8
input1[23] => Div0.IN8
input1[23] => Mux8.IN4
input1[23] => Mux8.IN5
input1[23] => Mux8.IN6
input1[23] => Mux8.IN7
input1[23] => Mux8.IN8
input1[23] => Mux8.IN9
input1[23] => Mux8.IN10
input1[23] => Mux8.IN11
input1[23] => Mux8.IN12
input1[23] => Mux8.IN13
input1[23] => Mux8.IN14
input1[23] => Mux8.IN15
input1[24] => Add0.IN8
input1[24] => Add1.IN40
input1[24] => Mult0.IN7
input1[24] => Div0.IN7
input1[24] => Mux7.IN4
input1[24] => Mux7.IN5
input1[24] => Mux7.IN6
input1[24] => Mux7.IN7
input1[24] => Mux7.IN8
input1[24] => Mux7.IN9
input1[24] => Mux7.IN10
input1[24] => Mux7.IN11
input1[24] => Mux7.IN12
input1[24] => Mux7.IN13
input1[24] => Mux7.IN14
input1[24] => Mux7.IN15
input1[25] => Add0.IN7
input1[25] => Add1.IN39
input1[25] => Mult0.IN6
input1[25] => Div0.IN6
input1[25] => Mux6.IN4
input1[25] => Mux6.IN5
input1[25] => Mux6.IN6
input1[25] => Mux6.IN7
input1[25] => Mux6.IN8
input1[25] => Mux6.IN9
input1[25] => Mux6.IN10
input1[25] => Mux6.IN11
input1[25] => Mux6.IN12
input1[25] => Mux6.IN13
input1[25] => Mux6.IN14
input1[25] => Mux6.IN15
input1[26] => Add0.IN6
input1[26] => Add1.IN38
input1[26] => Mult0.IN5
input1[26] => Div0.IN5
input1[26] => Mux5.IN4
input1[26] => Mux5.IN5
input1[26] => Mux5.IN6
input1[26] => Mux5.IN7
input1[26] => Mux5.IN8
input1[26] => Mux5.IN9
input1[26] => Mux5.IN10
input1[26] => Mux5.IN11
input1[26] => Mux5.IN12
input1[26] => Mux5.IN13
input1[26] => Mux5.IN14
input1[26] => Mux5.IN15
input1[27] => Add0.IN5
input1[27] => Add1.IN37
input1[27] => Mult0.IN4
input1[27] => Div0.IN4
input1[27] => Mux4.IN4
input1[27] => Mux4.IN5
input1[27] => Mux4.IN6
input1[27] => Mux4.IN7
input1[27] => Mux4.IN8
input1[27] => Mux4.IN9
input1[27] => Mux4.IN10
input1[27] => Mux4.IN11
input1[27] => Mux4.IN12
input1[27] => Mux4.IN13
input1[27] => Mux4.IN14
input1[27] => Mux4.IN15
input1[28] => Add0.IN4
input1[28] => Add1.IN36
input1[28] => Mult0.IN3
input1[28] => Div0.IN3
input1[28] => Mux3.IN4
input1[28] => Mux3.IN5
input1[28] => Mux3.IN6
input1[28] => Mux3.IN7
input1[28] => Mux3.IN8
input1[28] => Mux3.IN9
input1[28] => Mux3.IN10
input1[28] => Mux3.IN11
input1[28] => Mux3.IN12
input1[28] => Mux3.IN13
input1[28] => Mux3.IN14
input1[28] => Mux3.IN15
input1[29] => Add0.IN3
input1[29] => Add1.IN35
input1[29] => Mult0.IN2
input1[29] => Div0.IN2
input1[29] => Mux2.IN4
input1[29] => Mux2.IN5
input1[29] => Mux2.IN6
input1[29] => Mux2.IN7
input1[29] => Mux2.IN8
input1[29] => Mux2.IN9
input1[29] => Mux2.IN10
input1[29] => Mux2.IN11
input1[29] => Mux2.IN12
input1[29] => Mux2.IN13
input1[29] => Mux2.IN14
input1[29] => Mux2.IN15
input1[30] => Add0.IN2
input1[30] => Add1.IN34
input1[30] => Mult0.IN1
input1[30] => Div0.IN1
input1[30] => Mux1.IN4
input1[30] => Mux1.IN5
input1[30] => Mux1.IN6
input1[30] => Mux1.IN7
input1[30] => Mux1.IN8
input1[30] => Mux1.IN9
input1[30] => Mux1.IN10
input1[30] => Mux1.IN11
input1[30] => Mux1.IN12
input1[30] => Mux1.IN13
input1[30] => Mux1.IN14
input1[30] => Mux1.IN15
input1[31] => Add0.IN1
input1[31] => Add1.IN33
input1[31] => Mult0.IN0
input1[31] => Div0.IN0
input1[31] => Mux0.IN4
input1[31] => Mux0.IN5
input1[31] => Mux0.IN6
input1[31] => Mux0.IN7
input1[31] => Mux0.IN8
input1[31] => Mux0.IN9
input1[31] => Mux0.IN10
input1[31] => Mux0.IN11
input1[31] => Mux0.IN12
input1[31] => Mux0.IN13
input1[31] => Mux0.IN14
input1[31] => Mux0.IN15
input2[0] => Add0.IN64
input2[0] => Mult0.IN63
input2[0] => Div0.IN63
input2[0] => Add1.IN32
input2[1] => Add0.IN63
input2[1] => Mult0.IN62
input2[1] => Div0.IN62
input2[1] => Add1.IN31
input2[2] => Add0.IN62
input2[2] => Mult0.IN61
input2[2] => Div0.IN61
input2[2] => Add1.IN30
input2[3] => Add0.IN61
input2[3] => Mult0.IN60
input2[3] => Div0.IN60
input2[3] => Add1.IN29
input2[4] => Add0.IN60
input2[4] => Mult0.IN59
input2[4] => Div0.IN59
input2[4] => Add1.IN28
input2[5] => Add0.IN59
input2[5] => Mult0.IN58
input2[5] => Div0.IN58
input2[5] => Add1.IN27
input2[6] => Add0.IN58
input2[6] => Mult0.IN57
input2[6] => Div0.IN57
input2[6] => Add1.IN26
input2[7] => Add0.IN57
input2[7] => Mult0.IN56
input2[7] => Div0.IN56
input2[7] => Add1.IN25
input2[8] => Add0.IN56
input2[8] => Mult0.IN55
input2[8] => Div0.IN55
input2[8] => Add1.IN24
input2[9] => Add0.IN55
input2[9] => Mult0.IN54
input2[9] => Div0.IN54
input2[9] => Add1.IN23
input2[10] => Add0.IN54
input2[10] => Mult0.IN53
input2[10] => Div0.IN53
input2[10] => Add1.IN22
input2[11] => Add0.IN53
input2[11] => Mult0.IN52
input2[11] => Div0.IN52
input2[11] => Add1.IN21
input2[12] => Add0.IN52
input2[12] => Mult0.IN51
input2[12] => Div0.IN51
input2[12] => Add1.IN20
input2[13] => Add0.IN51
input2[13] => Mult0.IN50
input2[13] => Div0.IN50
input2[13] => Add1.IN19
input2[14] => Add0.IN50
input2[14] => Mult0.IN49
input2[14] => Div0.IN49
input2[14] => Add1.IN18
input2[15] => Add0.IN49
input2[15] => Mult0.IN48
input2[15] => Div0.IN48
input2[15] => Add1.IN17
input2[16] => Add0.IN48
input2[16] => Mult0.IN47
input2[16] => Div0.IN47
input2[16] => Add1.IN16
input2[17] => Add0.IN47
input2[17] => Mult0.IN46
input2[17] => Div0.IN46
input2[17] => Add1.IN15
input2[18] => Add0.IN46
input2[18] => Mult0.IN45
input2[18] => Div0.IN45
input2[18] => Add1.IN14
input2[19] => Add0.IN45
input2[19] => Mult0.IN44
input2[19] => Div0.IN44
input2[19] => Add1.IN13
input2[20] => Add0.IN44
input2[20] => Mult0.IN43
input2[20] => Div0.IN43
input2[20] => Add1.IN12
input2[21] => Add0.IN43
input2[21] => Mult0.IN42
input2[21] => Div0.IN42
input2[21] => Add1.IN11
input2[22] => Add0.IN42
input2[22] => Mult0.IN41
input2[22] => Div0.IN41
input2[22] => Add1.IN10
input2[23] => Add0.IN41
input2[23] => Mult0.IN40
input2[23] => Div0.IN40
input2[23] => Add1.IN9
input2[24] => Add0.IN40
input2[24] => Mult0.IN39
input2[24] => Div0.IN39
input2[24] => Add1.IN8
input2[25] => Add0.IN39
input2[25] => Mult0.IN38
input2[25] => Div0.IN38
input2[25] => Add1.IN7
input2[26] => Add0.IN38
input2[26] => Mult0.IN37
input2[26] => Div0.IN37
input2[26] => Add1.IN6
input2[27] => Add0.IN37
input2[27] => Mult0.IN36
input2[27] => Div0.IN36
input2[27] => Add1.IN5
input2[28] => Add0.IN36
input2[28] => Mult0.IN35
input2[28] => Div0.IN35
input2[28] => Add1.IN4
input2[29] => Add0.IN35
input2[29] => Mult0.IN34
input2[29] => Div0.IN34
input2[29] => Add1.IN3
input2[30] => Add0.IN34
input2[30] => Mult0.IN33
input2[30] => Div0.IN33
input2[30] => Add1.IN2
input2[31] => Add0.IN33
input2[31] => Mult0.IN32
input2[31] => Div0.IN32
input2[31] => Add1.IN1
op[0] => Mux0.IN19
op[0] => Mux1.IN19
op[0] => Mux2.IN19
op[0] => Mux3.IN19
op[0] => Mux4.IN19
op[0] => Mux5.IN19
op[0] => Mux6.IN19
op[0] => Mux7.IN19
op[0] => Mux8.IN19
op[0] => Mux9.IN19
op[0] => Mux10.IN19
op[0] => Mux11.IN19
op[0] => Mux12.IN19
op[0] => Mux13.IN19
op[0] => Mux14.IN19
op[0] => Mux15.IN19
op[0] => Mux16.IN19
op[0] => Mux17.IN19
op[0] => Mux18.IN19
op[0] => Mux19.IN19
op[0] => Mux20.IN19
op[0] => Mux21.IN19
op[0] => Mux22.IN19
op[0] => Mux23.IN19
op[0] => Mux24.IN19
op[0] => Mux25.IN19
op[0] => Mux26.IN19
op[0] => Mux27.IN19
op[0] => Mux28.IN19
op[0] => Mux29.IN19
op[0] => Mux30.IN19
op[0] => Mux31.IN19
op[1] => Mux0.IN18
op[1] => Mux1.IN18
op[1] => Mux2.IN18
op[1] => Mux3.IN18
op[1] => Mux4.IN18
op[1] => Mux5.IN18
op[1] => Mux6.IN18
op[1] => Mux7.IN18
op[1] => Mux8.IN18
op[1] => Mux9.IN18
op[1] => Mux10.IN18
op[1] => Mux11.IN18
op[1] => Mux12.IN18
op[1] => Mux13.IN18
op[1] => Mux14.IN18
op[1] => Mux15.IN18
op[1] => Mux16.IN18
op[1] => Mux17.IN18
op[1] => Mux18.IN18
op[1] => Mux19.IN18
op[1] => Mux20.IN18
op[1] => Mux21.IN18
op[1] => Mux22.IN18
op[1] => Mux23.IN18
op[1] => Mux24.IN18
op[1] => Mux25.IN18
op[1] => Mux26.IN18
op[1] => Mux27.IN18
op[1] => Mux28.IN18
op[1] => Mux29.IN18
op[1] => Mux30.IN18
op[1] => Mux31.IN18
op[2] => Mux0.IN17
op[2] => Mux1.IN17
op[2] => Mux2.IN17
op[2] => Mux3.IN17
op[2] => Mux4.IN17
op[2] => Mux5.IN17
op[2] => Mux6.IN17
op[2] => Mux7.IN17
op[2] => Mux8.IN17
op[2] => Mux9.IN17
op[2] => Mux10.IN17
op[2] => Mux11.IN17
op[2] => Mux12.IN17
op[2] => Mux13.IN17
op[2] => Mux14.IN17
op[2] => Mux15.IN17
op[2] => Mux16.IN17
op[2] => Mux17.IN17
op[2] => Mux18.IN17
op[2] => Mux19.IN17
op[2] => Mux20.IN17
op[2] => Mux21.IN17
op[2] => Mux22.IN17
op[2] => Mux23.IN17
op[2] => Mux24.IN17
op[2] => Mux25.IN17
op[2] => Mux26.IN17
op[2] => Mux27.IN17
op[2] => Mux28.IN17
op[2] => Mux29.IN17
op[2] => Mux30.IN17
op[2] => Mux31.IN17
op[3] => Mux0.IN16
op[3] => Mux1.IN16
op[3] => Mux2.IN16
op[3] => Mux3.IN16
op[3] => Mux4.IN16
op[3] => Mux5.IN16
op[3] => Mux6.IN16
op[3] => Mux7.IN16
op[3] => Mux8.IN16
op[3] => Mux9.IN16
op[3] => Mux10.IN16
op[3] => Mux11.IN16
op[3] => Mux12.IN16
op[3] => Mux13.IN16
op[3] => Mux14.IN16
op[3] => Mux15.IN16
op[3] => Mux16.IN16
op[3] => Mux17.IN16
op[3] => Mux18.IN16
op[3] => Mux19.IN16
op[3] => Mux20.IN16
op[3] => Mux21.IN16
op[3] => Mux22.IN16
op[3] => Mux23.IN16
op[3] => Mux24.IN16
op[3] => Mux25.IN16
op[3] => Mux26.IN16
op[3] => Mux27.IN16
op[3] => Mux28.IN16
op[3] => Mux29.IN16
op[3] => Mux30.IN16
op[3] => Mux31.IN16


|CALC1|RegisterFile:insRegisterFile
RegEsc[0] => Equal0.IN3
RegEsc[0] => Equal1.IN3
RegEsc[1] => Equal0.IN2
RegEsc[1] => Equal1.IN2
Fonte1[0] => Mux0.IN2
Fonte1[0] => Mux1.IN2
Fonte1[0] => Mux2.IN2
Fonte1[0] => Mux3.IN2
Fonte1[0] => Mux4.IN2
Fonte1[0] => Mux5.IN2
Fonte1[0] => Mux6.IN2
Fonte1[0] => Mux7.IN2
Fonte1[0] => Mux8.IN2
Fonte1[0] => Mux9.IN2
Fonte1[0] => Mux10.IN2
Fonte1[0] => Mux11.IN2
Fonte1[0] => Mux12.IN2
Fonte1[0] => Mux13.IN2
Fonte1[0] => Mux14.IN2
Fonte1[0] => Mux15.IN2
Fonte1[0] => Mux16.IN2
Fonte1[0] => Mux17.IN2
Fonte1[0] => Mux18.IN2
Fonte1[0] => Mux19.IN2
Fonte1[0] => Mux20.IN2
Fonte1[0] => Mux21.IN2
Fonte1[0] => Mux22.IN2
Fonte1[0] => Mux23.IN2
Fonte1[0] => Mux24.IN2
Fonte1[0] => Mux25.IN2
Fonte1[0] => Mux26.IN2
Fonte1[0] => Mux27.IN2
Fonte1[0] => Mux28.IN2
Fonte1[0] => Mux29.IN2
Fonte1[0] => Mux30.IN2
Fonte1[0] => Mux31.IN2
Fonte1[1] => Mux0.IN1
Fonte1[1] => Mux1.IN1
Fonte1[1] => Mux2.IN1
Fonte1[1] => Mux3.IN1
Fonte1[1] => Mux4.IN1
Fonte1[1] => Mux5.IN1
Fonte1[1] => Mux6.IN1
Fonte1[1] => Mux7.IN1
Fonte1[1] => Mux8.IN1
Fonte1[1] => Mux9.IN1
Fonte1[1] => Mux10.IN1
Fonte1[1] => Mux11.IN1
Fonte1[1] => Mux12.IN1
Fonte1[1] => Mux13.IN1
Fonte1[1] => Mux14.IN1
Fonte1[1] => Mux15.IN1
Fonte1[1] => Mux16.IN1
Fonte1[1] => Mux17.IN1
Fonte1[1] => Mux18.IN1
Fonte1[1] => Mux19.IN1
Fonte1[1] => Mux20.IN1
Fonte1[1] => Mux21.IN1
Fonte1[1] => Mux22.IN1
Fonte1[1] => Mux23.IN1
Fonte1[1] => Mux24.IN1
Fonte1[1] => Mux25.IN1
Fonte1[1] => Mux26.IN1
Fonte1[1] => Mux27.IN1
Fonte1[1] => Mux28.IN1
Fonte1[1] => Mux29.IN1
Fonte1[1] => Mux30.IN1
Fonte1[1] => Mux31.IN1
Fonte2[0] => Mux32.IN2
Fonte2[0] => Mux33.IN2
Fonte2[0] => Mux34.IN2
Fonte2[0] => Mux35.IN2
Fonte2[0] => Mux36.IN2
Fonte2[0] => Mux37.IN2
Fonte2[0] => Mux38.IN2
Fonte2[0] => Mux39.IN2
Fonte2[0] => Mux40.IN2
Fonte2[0] => Mux41.IN2
Fonte2[0] => Mux42.IN2
Fonte2[0] => Mux43.IN2
Fonte2[0] => Mux44.IN2
Fonte2[0] => Mux45.IN2
Fonte2[0] => Mux46.IN2
Fonte2[0] => Mux47.IN2
Fonte2[0] => Mux48.IN2
Fonte2[0] => Mux49.IN2
Fonte2[0] => Mux50.IN2
Fonte2[0] => Mux51.IN2
Fonte2[0] => Mux52.IN2
Fonte2[0] => Mux53.IN2
Fonte2[0] => Mux54.IN2
Fonte2[0] => Mux55.IN2
Fonte2[0] => Mux56.IN2
Fonte2[0] => Mux57.IN2
Fonte2[0] => Mux58.IN2
Fonte2[0] => Mux59.IN2
Fonte2[0] => Mux60.IN2
Fonte2[0] => Mux61.IN2
Fonte2[0] => Mux62.IN2
Fonte2[0] => Mux63.IN2
Fonte2[1] => Mux32.IN1
Fonte2[1] => Mux33.IN1
Fonte2[1] => Mux34.IN1
Fonte2[1] => Mux35.IN1
Fonte2[1] => Mux36.IN1
Fonte2[1] => Mux37.IN1
Fonte2[1] => Mux38.IN1
Fonte2[1] => Mux39.IN1
Fonte2[1] => Mux40.IN1
Fonte2[1] => Mux41.IN1
Fonte2[1] => Mux42.IN1
Fonte2[1] => Mux43.IN1
Fonte2[1] => Mux44.IN1
Fonte2[1] => Mux45.IN1
Fonte2[1] => Mux46.IN1
Fonte2[1] => Mux47.IN1
Fonte2[1] => Mux48.IN1
Fonte2[1] => Mux49.IN1
Fonte2[1] => Mux50.IN1
Fonte2[1] => Mux51.IN1
Fonte2[1] => Mux52.IN1
Fonte2[1] => Mux53.IN1
Fonte2[1] => Mux54.IN1
Fonte2[1] => Mux55.IN1
Fonte2[1] => Mux56.IN1
Fonte2[1] => Mux57.IN1
Fonte2[1] => Mux58.IN1
Fonte2[1] => Mux59.IN1
Fonte2[1] => Mux60.IN1
Fonte2[1] => Mux61.IN1
Fonte2[1] => Mux62.IN1
Fonte2[1] => Mux63.IN1
Esc => Acc[22].ENA
Esc => Acc[21].ENA
Esc => Acc[20].ENA
Esc => Acc[19].ENA
Esc => Acc[18].ENA
Esc => Acc[17].ENA
Esc => Acc[16].ENA
Esc => Acc[15].ENA
Esc => Acc[14].ENA
Esc => Acc[13].ENA
Esc => Acc[12].ENA
Esc => Acc[11].ENA
Esc => Acc[10].ENA
Esc => Acc[9].ENA
Esc => Acc[8].ENA
Esc => Acc[7].ENA
Esc => Acc[6].ENA
Esc => Acc[5].ENA
Esc => Acc[4].ENA
Esc => Acc[3].ENA
Esc => Acc[2].ENA
Esc => Acc[1].ENA
Esc => Acc[0].ENA
Esc => Acc[23].ENA
Esc => Acc[24].ENA
Esc => Acc[25].ENA
Esc => Acc[26].ENA
Esc => Acc[27].ENA
Esc => Acc[28].ENA
Esc => Acc[29].ENA
Esc => Acc[30].ENA
Esc => Acc[31].ENA
Esc => RegB[0].ENA
Esc => RegB[1].ENA
Esc => RegB[2].ENA
Esc => RegB[3].ENA
Esc => RegB[4].ENA
Esc => RegB[5].ENA
Esc => RegB[6].ENA
Esc => RegB[7].ENA
Esc => RegB[8].ENA
Esc => RegB[9].ENA
Esc => RegB[10].ENA
Esc => RegB[11].ENA
Esc => RegB[12].ENA
Esc => RegB[13].ENA
Esc => RegB[14].ENA
Esc => RegB[15].ENA
Esc => RegB[16].ENA
Esc => RegB[17].ENA
Esc => RegB[18].ENA
Esc => RegB[19].ENA
Esc => RegB[20].ENA
Esc => RegB[21].ENA
Esc => RegB[22].ENA
Esc => RegB[23].ENA
Esc => RegB[24].ENA
Esc => RegB[25].ENA
Esc => RegB[26].ENA
Esc => RegB[27].ENA
Esc => RegB[28].ENA
Esc => RegB[29].ENA
Esc => RegB[30].ENA
Esc => RegB[31].ENA
Esc => RegA[0].ENA
Esc => RegA[1].ENA
Esc => RegA[2].ENA
Esc => RegA[3].ENA
Esc => RegA[4].ENA
Esc => RegA[5].ENA
Esc => RegA[6].ENA
Esc => RegA[7].ENA
Esc => RegA[8].ENA
Esc => RegA[9].ENA
Esc => RegA[10].ENA
Esc => RegA[11].ENA
Esc => RegA[12].ENA
Esc => RegA[13].ENA
Esc => RegA[14].ENA
Esc => RegA[15].ENA
Esc => RegA[16].ENA
Esc => RegA[17].ENA
Esc => RegA[18].ENA
Esc => RegA[19].ENA
Esc => RegA[20].ENA
Esc => RegA[21].ENA
Esc => RegA[22].ENA
Esc => RegA[23].ENA
Esc => RegA[24].ENA
Esc => RegA[25].ENA
Esc => RegA[26].ENA
Esc => RegA[27].ENA
Esc => RegA[28].ENA
Esc => RegA[29].ENA
Esc => RegA[30].ENA
Esc => RegA[31].ENA
Clk => Dado2[0]~reg0.CLK
Clk => Dado2[1]~reg0.CLK
Clk => Dado2[2]~reg0.CLK
Clk => Dado2[3]~reg0.CLK
Clk => Dado2[4]~reg0.CLK
Clk => Dado2[5]~reg0.CLK
Clk => Dado2[6]~reg0.CLK
Clk => Dado2[7]~reg0.CLK
Clk => Dado2[8]~reg0.CLK
Clk => Dado2[9]~reg0.CLK
Clk => Dado2[10]~reg0.CLK
Clk => Dado2[11]~reg0.CLK
Clk => Dado2[12]~reg0.CLK
Clk => Dado2[13]~reg0.CLK
Clk => Dado2[14]~reg0.CLK
Clk => Dado2[15]~reg0.CLK
Clk => Dado2[16]~reg0.CLK
Clk => Dado2[17]~reg0.CLK
Clk => Dado2[18]~reg0.CLK
Clk => Dado2[19]~reg0.CLK
Clk => Dado2[20]~reg0.CLK
Clk => Dado2[21]~reg0.CLK
Clk => Dado2[22]~reg0.CLK
Clk => Dado2[23]~reg0.CLK
Clk => Dado2[24]~reg0.CLK
Clk => Dado2[25]~reg0.CLK
Clk => Dado2[26]~reg0.CLK
Clk => Dado2[27]~reg0.CLK
Clk => Dado2[28]~reg0.CLK
Clk => Dado2[29]~reg0.CLK
Clk => Dado2[30]~reg0.CLK
Clk => Dado2[31]~reg0.CLK
Clk => Dado1[0]~reg0.CLK
Clk => Dado1[1]~reg0.CLK
Clk => Dado1[2]~reg0.CLK
Clk => Dado1[3]~reg0.CLK
Clk => Dado1[4]~reg0.CLK
Clk => Dado1[5]~reg0.CLK
Clk => Dado1[6]~reg0.CLK
Clk => Dado1[7]~reg0.CLK
Clk => Dado1[8]~reg0.CLK
Clk => Dado1[9]~reg0.CLK
Clk => Dado1[10]~reg0.CLK
Clk => Dado1[11]~reg0.CLK
Clk => Dado1[12]~reg0.CLK
Clk => Dado1[13]~reg0.CLK
Clk => Dado1[14]~reg0.CLK
Clk => Dado1[15]~reg0.CLK
Clk => Dado1[16]~reg0.CLK
Clk => Dado1[17]~reg0.CLK
Clk => Dado1[18]~reg0.CLK
Clk => Dado1[19]~reg0.CLK
Clk => Dado1[20]~reg0.CLK
Clk => Dado1[21]~reg0.CLK
Clk => Dado1[22]~reg0.CLK
Clk => Dado1[23]~reg0.CLK
Clk => Dado1[24]~reg0.CLK
Clk => Dado1[25]~reg0.CLK
Clk => Dado1[26]~reg0.CLK
Clk => Dado1[27]~reg0.CLK
Clk => Dado1[28]~reg0.CLK
Clk => Dado1[29]~reg0.CLK
Clk => Dado1[30]~reg0.CLK
Clk => Dado1[31]~reg0.CLK
Clk => Acc[0].CLK
Clk => Acc[1].CLK
Clk => Acc[2].CLK
Clk => Acc[3].CLK
Clk => Acc[4].CLK
Clk => Acc[5].CLK
Clk => Acc[6].CLK
Clk => Acc[7].CLK
Clk => Acc[8].CLK
Clk => Acc[9].CLK
Clk => Acc[10].CLK
Clk => Acc[11].CLK
Clk => Acc[12].CLK
Clk => Acc[13].CLK
Clk => Acc[14].CLK
Clk => Acc[15].CLK
Clk => Acc[16].CLK
Clk => Acc[17].CLK
Clk => Acc[18].CLK
Clk => Acc[19].CLK
Clk => Acc[20].CLK
Clk => Acc[21].CLK
Clk => Acc[22].CLK
Clk => Acc[23].CLK
Clk => Acc[24].CLK
Clk => Acc[25].CLK
Clk => Acc[26].CLK
Clk => Acc[27].CLK
Clk => Acc[28].CLK
Clk => Acc[29].CLK
Clk => Acc[30].CLK
Clk => Acc[31].CLK
Clk => RegB[0].CLK
Clk => RegB[1].CLK
Clk => RegB[2].CLK
Clk => RegB[3].CLK
Clk => RegB[4].CLK
Clk => RegB[5].CLK
Clk => RegB[6].CLK
Clk => RegB[7].CLK
Clk => RegB[8].CLK
Clk => RegB[9].CLK
Clk => RegB[10].CLK
Clk => RegB[11].CLK
Clk => RegB[12].CLK
Clk => RegB[13].CLK
Clk => RegB[14].CLK
Clk => RegB[15].CLK
Clk => RegB[16].CLK
Clk => RegB[17].CLK
Clk => RegB[18].CLK
Clk => RegB[19].CLK
Clk => RegB[20].CLK
Clk => RegB[21].CLK
Clk => RegB[22].CLK
Clk => RegB[23].CLK
Clk => RegB[24].CLK
Clk => RegB[25].CLK
Clk => RegB[26].CLK
Clk => RegB[27].CLK
Clk => RegB[28].CLK
Clk => RegB[29].CLK
Clk => RegB[30].CLK
Clk => RegB[31].CLK
Clk => RegA[0].CLK
Clk => RegA[1].CLK
Clk => RegA[2].CLK
Clk => RegA[3].CLK
Clk => RegA[4].CLK
Clk => RegA[5].CLK
Clk => RegA[6].CLK
Clk => RegA[7].CLK
Clk => RegA[8].CLK
Clk => RegA[9].CLK
Clk => RegA[10].CLK
Clk => RegA[11].CLK
Clk => RegA[12].CLK
Clk => RegA[13].CLK
Clk => RegA[14].CLK
Clk => RegA[15].CLK
Clk => RegA[16].CLK
Clk => RegA[17].CLK
Clk => RegA[18].CLK
Clk => RegA[19].CLK
Clk => RegA[20].CLK
Clk => RegA[21].CLK
Clk => RegA[22].CLK
Clk => RegA[23].CLK
Clk => RegA[24].CLK
Clk => RegA[25].CLK
Clk => RegA[26].CLK
Clk => RegA[27].CLK
Clk => RegA[28].CLK
Clk => RegA[29].CLK
Clk => RegA[30].CLK
Clk => RegA[31].CLK
Dado[0] => RegA.DATAB
Dado[0] => RegB.DATAB
Dado[0] => Acc.DATAB
Dado[1] => RegA.DATAB
Dado[1] => RegB.DATAB
Dado[1] => Acc.DATAB
Dado[2] => RegA.DATAB
Dado[2] => RegB.DATAB
Dado[2] => Acc.DATAB
Dado[3] => RegA.DATAB
Dado[3] => RegB.DATAB
Dado[3] => Acc.DATAB
Dado[4] => RegA.DATAB
Dado[4] => RegB.DATAB
Dado[4] => Acc.DATAB
Dado[5] => RegA.DATAB
Dado[5] => RegB.DATAB
Dado[5] => Acc.DATAB
Dado[6] => RegA.DATAB
Dado[6] => RegB.DATAB
Dado[6] => Acc.DATAB
Dado[7] => RegA.DATAB
Dado[7] => RegB.DATAB
Dado[7] => Acc.DATAB
Dado[8] => RegA.DATAB
Dado[8] => RegB.DATAB
Dado[8] => Acc.DATAB
Dado[9] => RegA.DATAB
Dado[9] => RegB.DATAB
Dado[9] => Acc.DATAB
Dado[10] => RegA.DATAB
Dado[10] => RegB.DATAB
Dado[10] => Acc.DATAB
Dado[11] => RegA.DATAB
Dado[11] => RegB.DATAB
Dado[11] => Acc.DATAB
Dado[12] => RegA.DATAB
Dado[12] => RegB.DATAB
Dado[12] => Acc.DATAB
Dado[13] => RegA.DATAB
Dado[13] => RegB.DATAB
Dado[13] => Acc.DATAB
Dado[14] => RegA.DATAB
Dado[14] => RegB.DATAB
Dado[14] => Acc.DATAB
Dado[15] => RegA.DATAB
Dado[15] => RegB.DATAB
Dado[15] => Acc.DATAB
Dado[16] => RegA.DATAB
Dado[16] => RegB.DATAB
Dado[16] => Acc.DATAB
Dado[17] => RegA.DATAB
Dado[17] => RegB.DATAB
Dado[17] => Acc.DATAB
Dado[18] => RegA.DATAB
Dado[18] => RegB.DATAB
Dado[18] => Acc.DATAB
Dado[19] => RegA.DATAB
Dado[19] => RegB.DATAB
Dado[19] => Acc.DATAB
Dado[20] => RegA.DATAB
Dado[20] => RegB.DATAB
Dado[20] => Acc.DATAB
Dado[21] => RegA.DATAB
Dado[21] => RegB.DATAB
Dado[21] => Acc.DATAB
Dado[22] => RegA.DATAB
Dado[22] => RegB.DATAB
Dado[22] => Acc.DATAB
Dado[23] => RegA.DATAB
Dado[23] => RegB.DATAB
Dado[23] => Acc.DATAB
Dado[24] => RegA.DATAB
Dado[24] => RegB.DATAB
Dado[24] => Acc.DATAB
Dado[25] => RegA.DATAB
Dado[25] => RegB.DATAB
Dado[25] => Acc.DATAB
Dado[26] => RegA.DATAB
Dado[26] => RegB.DATAB
Dado[26] => Acc.DATAB
Dado[27] => RegA.DATAB
Dado[27] => RegB.DATAB
Dado[27] => Acc.DATAB
Dado[28] => RegA.DATAB
Dado[28] => RegB.DATAB
Dado[28] => Acc.DATAB
Dado[29] => RegA.DATAB
Dado[29] => RegB.DATAB
Dado[29] => Acc.DATAB
Dado[30] => RegA.DATAB
Dado[30] => RegB.DATAB
Dado[30] => Acc.DATAB
Dado[31] => RegA.DATAB
Dado[31] => RegB.DATAB
Dado[31] => Acc.DATAB


|CALC1|Mem:instMem
ReadPC[0] => memory.PORTBRADDR
ReadPC[1] => memory.PORTBRADDR1
ReadPC[2] => memory.PORTBRADDR2
ReadPC[3] => memory.PORTBRADDR3
ReadPC[4] => memory.PORTBRADDR4
ReadPC[5] => ~NO_FANOUT~
ReadPC[6] => ~NO_FANOUT~
ReadPC[7] => ~NO_FANOUT~
ReadPC[8] => ~NO_FANOUT~
ReadPC[9] => ~NO_FANOUT~
ReadPC[10] => ~NO_FANOUT~
ReadPC[11] => ~NO_FANOUT~
ReadPC[12] => ~NO_FANOUT~
ReadPC[13] => ~NO_FANOUT~
ReadPC[14] => ~NO_FANOUT~
ReadPC[15] => ~NO_FANOUT~
ReadPC[16] => ~NO_FANOUT~
ReadPC[17] => ~NO_FANOUT~
ReadPC[18] => ~NO_FANOUT~
ReadPC[19] => ~NO_FANOUT~
ReadPC[20] => ~NO_FANOUT~
ReadPC[21] => ~NO_FANOUT~
ReadPC[22] => ~NO_FANOUT~
ReadPC[23] => ~NO_FANOUT~
ReadPC[24] => ~NO_FANOUT~
ReadPC[25] => ~NO_FANOUT~
ReadPC[26] => ~NO_FANOUT~
ReadPC[27] => ~NO_FANOUT~
ReadPC[28] => ~NO_FANOUT~
ReadPC[29] => ~NO_FANOUT~
ReadPC[30] => ~NO_FANOUT~
ReadPC[31] => ~NO_FANOUT~
RWAddr[0] => memory.waddr_a[0].DATAIN
RWAddr[0] => memory.WADDR
RWAddr[0] => memory.RADDR
RWAddr[1] => memory.waddr_a[1].DATAIN
RWAddr[1] => memory.WADDR1
RWAddr[1] => memory.RADDR1
RWAddr[2] => memory.waddr_a[2].DATAIN
RWAddr[2] => memory.WADDR2
RWAddr[2] => memory.RADDR2
RWAddr[3] => memory.waddr_a[3].DATAIN
RWAddr[3] => memory.WADDR3
RWAddr[3] => memory.RADDR3
RWAddr[4] => memory.waddr_a[4].DATAIN
RWAddr[4] => memory.WADDR4
RWAddr[4] => memory.RADDR4
RWAddr[5] => ~NO_FANOUT~
RWAddr[6] => ~NO_FANOUT~
RWAddr[7] => ~NO_FANOUT~
RWAddr[8] => ~NO_FANOUT~
RWAddr[9] => ~NO_FANOUT~
RWAddr[10] => ~NO_FANOUT~
RWAddr[11] => ~NO_FANOUT~
RWAddr[12] => ~NO_FANOUT~
RWAddr[13] => ~NO_FANOUT~
RWAddr[14] => ~NO_FANOUT~
RWAddr[15] => ~NO_FANOUT~
RWAddr[16] => ~NO_FANOUT~
RWAddr[17] => ~NO_FANOUT~
RWAddr[18] => ~NO_FANOUT~
RWAddr[19] => ~NO_FANOUT~
RWAddr[20] => ~NO_FANOUT~
RWAddr[21] => ~NO_FANOUT~
RWAddr[22] => ~NO_FANOUT~
RWAddr[23] => ~NO_FANOUT~
RWAddr[24] => ~NO_FANOUT~
RWAddr[25] => ~NO_FANOUT~
RWAddr[26] => ~NO_FANOUT~
RWAddr[27] => ~NO_FANOUT~
RWAddr[28] => ~NO_FANOUT~
RWAddr[29] => ~NO_FANOUT~
RWAddr[30] => ~NO_FANOUT~
RWAddr[31] => ~NO_FANOUT~
Value[0] => memory.DATAB
Value[1] => memory.DATAB
Value[2] => memory.DATAB
Value[3] => memory.DATAB
Value[4] => memory.DATAB
Value[5] => memory.DATAB
Value[6] => memory.DATAB
Value[7] => memory.DATAB
Value[8] => memory.DATAB
Value[9] => memory.DATAB
Value[10] => memory.DATAB
Value[11] => memory.DATAB
Value[12] => memory.DATAB
Value[13] => memory.DATAB
Value[14] => memory.DATAB
Value[15] => memory.DATAB
Value[16] => memory.DATAB
Value[17] => memory.DATAB
Value[18] => memory.DATAB
Value[19] => memory.DATAB
Value[20] => memory.DATAB
Value[21] => memory.DATAB
Value[22] => memory.DATAB
Value[23] => memory.DATAB
Value[24] => memory.DATAB
Value[25] => memory.DATAB
Value[26] => memory.DATAB
Value[27] => memory.DATAB
Value[28] => memory.DATAB
Value[29] => memory.DATAB
Value[30] => memory.DATAB
Value[31] => memory.DATAB
OP2En => always1.IN0
OP2En => Data[1]~reg0.ENA
OP2En => Data[0]~reg0.ENA
OP2En => Data[2]~reg0.ENA
OP2En => Data[3]~reg0.ENA
OP2En => Data[4]~reg0.ENA
OP2En => Data[5]~reg0.ENA
OP2En => Data[6]~reg0.ENA
OP2En => Data[7]~reg0.ENA
OP2En => Data[8]~reg0.ENA
OP2En => Data[9]~reg0.ENA
OP2En => Data[10]~reg0.ENA
OP2En => Data[11]~reg0.ENA
OP2En => Data[12]~reg0.ENA
OP2En => Data[13]~reg0.ENA
OP2En => Data[14]~reg0.ENA
OP2En => Data[15]~reg0.ENA
OP2En => Data[16]~reg0.ENA
OP2En => Data[17]~reg0.ENA
OP2En => Data[18]~reg0.ENA
OP2En => Data[19]~reg0.ENA
OP2En => Data[20]~reg0.ENA
OP2En => Data[21]~reg0.ENA
OP2En => Data[22]~reg0.ENA
OP2En => Data[23]~reg0.ENA
OP2En => Data[24]~reg0.ENA
OP2En => Data[25]~reg0.ENA
OP2En => Data[26]~reg0.ENA
OP2En => Data[27]~reg0.ENA
OP2En => Data[28]~reg0.ENA
OP2En => Data[29]~reg0.ENA
OP2En => Data[30]~reg0.ENA
OP2En => Data[31]~reg0.ENA
OP2RW => always1.IN1
Clk => Data[0]~reg0.CLK
Clk => Data[1]~reg0.CLK
Clk => Data[2]~reg0.CLK
Clk => Data[3]~reg0.CLK
Clk => Data[4]~reg0.CLK
Clk => Data[5]~reg0.CLK
Clk => Data[6]~reg0.CLK
Clk => Data[7]~reg0.CLK
Clk => Data[8]~reg0.CLK
Clk => Data[9]~reg0.CLK
Clk => Data[10]~reg0.CLK
Clk => Data[11]~reg0.CLK
Clk => Data[12]~reg0.CLK
Clk => Data[13]~reg0.CLK
Clk => Data[14]~reg0.CLK
Clk => Data[15]~reg0.CLK
Clk => Data[16]~reg0.CLK
Clk => Data[17]~reg0.CLK
Clk => Data[18]~reg0.CLK
Clk => Data[19]~reg0.CLK
Clk => Data[20]~reg0.CLK
Clk => Data[21]~reg0.CLK
Clk => Data[22]~reg0.CLK
Clk => Data[23]~reg0.CLK
Clk => Data[24]~reg0.CLK
Clk => Data[25]~reg0.CLK
Clk => Data[26]~reg0.CLK
Clk => Data[27]~reg0.CLK
Clk => Data[28]~reg0.CLK
Clk => Data[29]~reg0.CLK
Clk => Data[30]~reg0.CLK
Clk => Data[31]~reg0.CLK
Clk => memory.we_a.CLK
Clk => memory.waddr_a[4].CLK
Clk => memory.waddr_a[3].CLK
Clk => memory.waddr_a[2].CLK
Clk => memory.waddr_a[1].CLK
Clk => memory.waddr_a[0].CLK
Clk => memory.data_a[31].CLK
Clk => memory.data_a[30].CLK
Clk => memory.data_a[29].CLK
Clk => memory.data_a[28].CLK
Clk => memory.data_a[27].CLK
Clk => memory.data_a[26].CLK
Clk => memory.data_a[25].CLK
Clk => memory.data_a[24].CLK
Clk => memory.data_a[23].CLK
Clk => memory.data_a[22].CLK
Clk => memory.data_a[21].CLK
Clk => memory.data_a[20].CLK
Clk => memory.data_a[19].CLK
Clk => memory.data_a[18].CLK
Clk => memory.data_a[17].CLK
Clk => memory.data_a[16].CLK
Clk => memory.data_a[15].CLK
Clk => memory.data_a[14].CLK
Clk => memory.data_a[13].CLK
Clk => memory.data_a[12].CLK
Clk => memory.data_a[11].CLK
Clk => memory.data_a[10].CLK
Clk => memory.data_a[9].CLK
Clk => memory.data_a[8].CLK
Clk => memory.data_a[7].CLK
Clk => memory.data_a[6].CLK
Clk => memory.data_a[5].CLK
Clk => memory.data_a[4].CLK
Clk => memory.data_a[3].CLK
Clk => memory.data_a[2].CLK
Clk => memory.data_a[1].CLK
Clk => memory.data_a[0].CLK
Clk => Instr[0]~reg0.CLK
Clk => Instr[1]~reg0.CLK
Clk => Instr[2]~reg0.CLK
Clk => Instr[3]~reg0.CLK
Clk => Instr[4]~reg0.CLK
Clk => Instr[5]~reg0.CLK
Clk => Instr[6]~reg0.CLK
Clk => Instr[7]~reg0.CLK
Clk => Instr[8]~reg0.CLK
Clk => Instr[9]~reg0.CLK
Clk => Instr[10]~reg0.CLK
Clk => Instr[11]~reg0.CLK
Clk => Instr[12]~reg0.CLK
Clk => Instr[13]~reg0.CLK
Clk => Instr[14]~reg0.CLK
Clk => Instr[15]~reg0.CLK
Clk => Instr[16]~reg0.CLK
Clk => Instr[17]~reg0.CLK
Clk => Instr[18]~reg0.CLK
Clk => Instr[19]~reg0.CLK
Clk => Instr[20]~reg0.CLK
Clk => Instr[21]~reg0.CLK
Clk => Instr[22]~reg0.CLK
Clk => Instr[23]~reg0.CLK
Clk => Instr[24]~reg0.CLK
Clk => Instr[25]~reg0.CLK
Clk => Instr[26]~reg0.CLK
Clk => Instr[27]~reg0.CLK
Clk => Instr[28]~reg0.CLK
Clk => Instr[29]~reg0.CLK
Clk => Instr[30]~reg0.CLK
Clk => Instr[31]~reg0.CLK
Clk => memory.CLK0
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT
Clear => memory.OUTPUTSELECT


|CALC1|Controle:instControle
OpCode[0] => Equal0.IN2
OpCode[0] => Equal1.IN0
OpCode[0] => Equal2.IN2
OpCode[0] => Equal3.IN1
OpCode[0] => Equal4.IN2
OpCode[0] => Equal5.IN2
OpCode[0] => Equal6.IN2
OpCode[1] => Equal0.IN1
OpCode[1] => Equal1.IN2
OpCode[1] => Equal2.IN0
OpCode[1] => Equal3.IN0
OpCode[1] => Equal4.IN1
OpCode[1] => Equal5.IN1
OpCode[1] => Equal6.IN1
OpCode[2] => Equal0.IN0
OpCode[2] => Equal1.IN1
OpCode[2] => Equal2.IN1
OpCode[2] => Equal3.IN2
OpCode[2] => Equal4.IN0
OpCode[2] => Equal5.IN0
OpCode[2] => Equal6.IN0


|CALC1|signExtend:instSignExtend
entrada[0] => saida[0].DATAIN
entrada[1] => saida[1].DATAIN
entrada[2] => saida[2].DATAIN
entrada[3] => saida[3].DATAIN
entrada[4] => saida[4].DATAIN
entrada[5] => saida[5].DATAIN
entrada[6] => saida[6].DATAIN
entrada[7] => saida[7].DATAIN
entrada[8] => saida[8].DATAIN
entrada[9] => saida[9].DATAIN
entrada[10] => saida[10].DATAIN
entrada[11] => saida[11].DATAIN
entrada[12] => saida[12].DATAIN
entrada[13] => saida[13].DATAIN
entrada[14] => saida[14].DATAIN
entrada[15] => saida[15].DATAIN
entrada[16] => saida[16].DATAIN
entrada[17] => saida[17].DATAIN
entrada[18] => saida[18].DATAIN
entrada[19] => saida[19].DATAIN
entrada[20] => saida[20].DATAIN
entrada[21] => saida[21].DATAIN
entrada[22] => saida[22].DATAIN
entrada[23] => saida[23].DATAIN
entrada[24] => saida[24].DATAIN
entrada[24] => saida[31].DATAIN
entrada[24] => saida[30].DATAIN
entrada[24] => saida[29].DATAIN
entrada[24] => saida[28].DATAIN
entrada[24] => saida[27].DATAIN
entrada[24] => saida[26].DATAIN
entrada[24] => saida[25].DATAIN


