Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto b2fcf6881a894c2f9b540abbdcd28fa3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_Gen_Data_Ctrl_behav xil_defaultlib.tb_Gen_Data_Ctrl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.Gen_Data_Ctrl [gen_data_ctrl_default]
Compiling architecture tb_arch of entity xil_defaultlib.tb_gen_data_ctrl
Built simulation snapshot tb_Gen_Data_Ctrl_behav
