

================================================================
== Vivado HLS Report for 'fire2_expand1x1'
================================================================
* Date:           Mon May 01 21:59:20 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fire_module
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.94|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  54561|  54561|  54561|  54561|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row        |  54560|  54560|       992|          -|          -|    55|    no    |
        | + Col       |    990|    990|        18|          -|          -|    55|    no    |
        |  ++ Buffer  |     16|     16|         1|          -|          -|    16|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	4  / (!exitcond2)
	3  / (exitcond2)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
.preheader101.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_747 [1/1] 0.00ns
.preheader101.preheader:1  %empty_747 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_748 [1/1] 0.00ns
.preheader101.preheader:2  %empty_748 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_749 [1/1] 0.00ns
.preheader101.preheader:3  %empty_749 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_750 [1/1] 0.00ns
.preheader101.preheader:4  %empty_750 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_751 [1/1] 0.00ns
.preheader101.preheader:5  %empty_751 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_752 [1/1] 0.00ns
.preheader101.preheader:6  %empty_752 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_753 [1/1] 0.00ns
.preheader101.preheader:7  %empty_753 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_754 [1/1] 0.00ns
.preheader101.preheader:8  %empty_754 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_755 [1/1] 0.00ns
.preheader101.preheader:9  %empty_755 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_756 [1/1] 0.00ns
.preheader101.preheader:10  %empty_756 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_757 [1/1] 0.00ns
.preheader101.preheader:11  %empty_757 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_758 [1/1] 0.00ns
.preheader101.preheader:12  %empty_758 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_759 [1/1] 0.00ns
.preheader101.preheader:13  %empty_759 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_760 [1/1] 0.00ns
.preheader101.preheader:14  %empty_760 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_761 [1/1] 0.00ns
.preheader101.preheader:15  %empty_761 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_21 [1/1] 1.57ns
.preheader101.preheader:16  br label %.preheader101


 <State 2>: 1.94ns
ST_2: r [1/1] 0.00ns
.preheader101:0  %r = phi i6 [ %r_1, %5 ], [ 0, %.preheader101.preheader ]

ST_2: exitcond4 [1/1] 1.94ns
.preheader101:1  %exitcond4 = icmp eq i6 %r, -9

ST_2: empty_762 [1/1] 0.00ns
.preheader101:2  %empty_762 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)

ST_2: r_1 [1/1] 1.72ns
.preheader101:3  %r_1 = add i6 %r, 1

ST_2: stg_26 [1/1] 0.00ns
.preheader101:4  br i1 %exitcond4, label %6, label %0

ST_2: stg_27 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4)

ST_2: stg_29 [1/1] 1.57ns
:2  br label %1

ST_2: stg_30 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.94ns
ST_3: c [1/1] 0.00ns
:0  %c = phi i6 [ 0, %0 ], [ %c_1, %.preheader.preheader_ifconv ]

ST_3: exitcond3 [1/1] 1.94ns
:1  %exitcond3 = icmp eq i6 %c, -9

ST_3: empty_763 [1/1] 0.00ns
:2  %empty_763 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)

ST_3: c_1 [1/1] 1.72ns
:3  %c_1 = add i6 %c, 1

ST_3: stg_35 [1/1] 0.00ns
:4  br i1 %exitcond3, label %5, label %2

ST_3: stg_36 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_3: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

ST_3: stg_38 [1/1] 1.57ns
:2  br label %3

ST_3: empty_766 [1/1] 0.00ns
:0  %empty_766 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp)

ST_3: stg_40 [1/1] 0.00ns
:1  br label %.preheader101


 <State 4>: 1.94ns
ST_4: d [1/1] 0.00ns
:0  %d = phi i5 [ 0, %2 ], [ %d_4, %branch0 ]

ST_4: exitcond2 [1/1] 1.91ns
:1  %exitcond2 = icmp eq i5 %d, -16

ST_4: empty_764 [1/1] 0.00ns
:2  %empty_764 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: d_4 [1/1] 1.72ns
:3  %d_4 = add i5 %d, 1

ST_4: stg_45 [1/1] 0.00ns
:4  br i1 %exitcond2, label %.preheader.preheader_ifconv, label %4

ST_4: stg_46 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind

ST_4: tmp_122 [1/1] 0.00ns
:1  %tmp_122 = trunc i5 %d to i4

ST_4: stg_48 [1/1] 1.94ns
:2  switch i4 %tmp_122, label %branch1579 [
    i4 0, label %branch064
    i4 1, label %branch165
    i4 2, label %branch266
    i4 3, label %branch367
    i4 4, label %branch468
    i4 5, label %branch569
    i4 6, label %branch670
    i4 7, label %branch771
    i4 -8, label %branch872
    i4 -7, label %branch973
    i4 -6, label %branch1074
    i4 -5, label %branch1175
    i4 -4, label %branch1276
    i4 -3, label %branch1377
    i4 -2, label %branch1478
  ]

ST_4: empty_781 [1/1] 1.00ns
branch1478:0  %empty_781 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_14_V)

ST_4: stg_50 [1/1] 0.00ns
branch1478:1  br label %branch0

ST_4: empty_780 [1/1] 1.00ns
branch1377:0  %empty_780 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_13_V)

ST_4: stg_52 [1/1] 0.00ns
branch1377:1  br label %branch0

ST_4: empty_779 [1/1] 1.00ns
branch1276:0  %empty_779 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_12_V)

ST_4: stg_54 [1/1] 0.00ns
branch1276:1  br label %branch0

ST_4: empty_778 [1/1] 1.00ns
branch1175:0  %empty_778 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_11_V)

ST_4: stg_56 [1/1] 0.00ns
branch1175:1  br label %branch0

ST_4: empty_777 [1/1] 1.00ns
branch1074:0  %empty_777 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_10_V)

ST_4: stg_58 [1/1] 0.00ns
branch1074:1  br label %branch0

ST_4: empty_776 [1/1] 1.00ns
branch973:0  %empty_776 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_9_V)

ST_4: stg_60 [1/1] 0.00ns
branch973:1  br label %branch0

ST_4: empty_775 [1/1] 1.00ns
branch872:0  %empty_775 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_8_V)

ST_4: stg_62 [1/1] 0.00ns
branch872:1  br label %branch0

ST_4: empty_774 [1/1] 1.00ns
branch771:0  %empty_774 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_7_V)

ST_4: stg_64 [1/1] 0.00ns
branch771:1  br label %branch0

ST_4: empty_773 [1/1] 1.00ns
branch670:0  %empty_773 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_6_V)

ST_4: stg_66 [1/1] 0.00ns
branch670:1  br label %branch0

ST_4: empty_772 [1/1] 1.00ns
branch569:0  %empty_772 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_5_V)

ST_4: stg_68 [1/1] 0.00ns
branch569:1  br label %branch0

ST_4: empty_771 [1/1] 1.00ns
branch468:0  %empty_771 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_4_V)

ST_4: stg_70 [1/1] 0.00ns
branch468:1  br label %branch0

ST_4: empty_770 [1/1] 1.00ns
branch367:0  %empty_770 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_3_V)

ST_4: stg_72 [1/1] 0.00ns
branch367:1  br label %branch0

ST_4: empty_769 [1/1] 1.00ns
branch266:0  %empty_769 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_2_V)

ST_4: stg_74 [1/1] 0.00ns
branch266:1  br label %branch0

ST_4: empty_768 [1/1] 1.00ns
branch165:0  %empty_768 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_1_V)

ST_4: stg_76 [1/1] 0.00ns
branch165:1  br label %branch0

ST_4: empty_767 [1/1] 1.00ns
branch064:0  %empty_767 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_0_V)

ST_4: stg_78 [1/1] 0.00ns
branch064:1  br label %branch0

ST_4: empty_782 [1/1] 1.00ns
branch1579:0  %empty_782 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_15_V)

ST_4: stg_80 [1/1] 0.00ns
branch1579:1  br label %branch0

ST_4: stg_81 [1/1] 0.00ns
branch0:0  br label %3

ST_4: empty_765 [1/1] 0.00ns
.preheader.preheader_ifconv:0  %empty_765 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_s)

ST_4: stg_83 [1/1] 0.00ns
.preheader.preheader_ifconv:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
