Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug 11 21:27:27 2019
| Host         : DESKTOP-FR63RD9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.537        0.000                      0                   26        0.271        0.000                      0                   26       41.166        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.537        0.000                      0                   26        0.271        0.000                      0                   26       41.166        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.537ns  (required time - arrival time)
  Source:                 cnt23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.704ns (25.474%)  route 2.060ns (74.526%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.147    CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  cnt23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cnt23_reg[3]/Q
                         net (fo=2, routed)           1.049     6.652    cnt23_reg[3]
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  cnt3[2]_i_6/O
                         net (fo=3, routed)           1.011     7.787    cnt3[2]_i_6_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.911 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     7.911    cnt3[1]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.500    88.180    CLK_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.031    88.448    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         88.448    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 80.537    

Slack (MET) :             80.757ns  (required time - arrival time)
  Source:                 cnt23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.704ns (27.668%)  route 1.840ns (72.332%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.181 - 83.333 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.147    CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  cnt23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cnt23_reg[3]/Q
                         net (fo=2, routed)           1.049     6.652    cnt23_reg[3]
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  cnt3[2]_i_6/O
                         net (fo=3, routed)           0.792     7.567    cnt3[2]_i_6_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I4_O)        0.124     7.691 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.691    cnt3[2]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.501    88.181    CLK_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism              0.272    88.453    
                         clock uncertainty           -0.035    88.418    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)        0.031    88.449    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         88.449    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                 80.757    

Slack (MET) :             80.817ns  (required time - arrival time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 1.768ns (70.333%)  route 0.746ns (29.667%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.147    CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.746     6.349    cnt23_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.871 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    cnt23_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    cnt23_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    cnt23_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    cnt23_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    cnt23_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.661 r  cnt23_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.661    cnt23_reg[20]_i_1_n_6
    SLICE_X0Y66          FDRE                                         r  cnt23_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    88.179    CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  cnt23_reg[21]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    88.478    cnt23_reg[21]
  -------------------------------------------------------------------
                         required time                         88.478    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                 80.817    

Slack (MET) :             80.819ns  (required time - arrival time)
  Source:                 cnt23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.704ns (28.368%)  route 1.778ns (71.632%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.147    CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  cnt23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cnt23_reg[3]/Q
                         net (fo=2, routed)           1.049     6.652    cnt23_reg[3]
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  cnt3[2]_i_6/O
                         net (fo=3, routed)           0.729     7.505    cnt3[2]_i_6_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I4_O)        0.124     7.629 r  cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     7.629    cnt3[0]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.500    88.180    CLK_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  cnt3_reg[0]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.031    88.448    cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         88.448    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                 80.819    

Slack (MET) :             80.912ns  (required time - arrival time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.673ns (69.167%)  route 0.746ns (30.833%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.147    CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.746     6.349    cnt23_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.871 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    cnt23_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    cnt23_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    cnt23_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    cnt23_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    cnt23_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.566 r  cnt23_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.566    cnt23_reg[20]_i_1_n_5
    SLICE_X0Y66          FDRE                                         r  cnt23_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    88.179    CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  cnt23_reg[22]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    88.478    cnt23_reg[22]
  -------------------------------------------------------------------
                         required time                         88.478    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 80.912    

Slack (MET) :             80.928ns  (required time - arrival time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.657ns (68.962%)  route 0.746ns (31.038%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.179 - 83.333 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.147    CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.746     6.349    cnt23_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.871 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    cnt23_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    cnt23_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    cnt23_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    cnt23_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    cnt23_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.550 r  cnt23_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.550    cnt23_reg[20]_i_1_n_7
    SLICE_X0Y66          FDRE                                         r  cnt23_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    88.179    CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  cnt23_reg[20]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    88.478    cnt23_reg[20]
  -------------------------------------------------------------------
                         required time                         88.478    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                 80.928    

Slack (MET) :             80.932ns  (required time - arrival time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.654ns (68.923%)  route 0.746ns (31.077%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.147    CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.746     6.349    cnt23_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.871 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    cnt23_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    cnt23_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    cnt23_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    cnt23_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.547 r  cnt23_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.547    cnt23_reg[16]_i_1_n_6
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.500    88.180    CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[17]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    88.479    cnt23_reg[17]
  -------------------------------------------------------------------
                         required time                         88.479    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                 80.932    

Slack (MET) :             80.953ns  (required time - arrival time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.633ns (68.649%)  route 0.746ns (31.351%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.147    CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.746     6.349    cnt23_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.871 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    cnt23_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    cnt23_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    cnt23_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    cnt23_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.526    cnt23_reg[16]_i_1_n_4
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.500    88.180    CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    88.479    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         88.479    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                 80.953    

Slack (MET) :             81.027ns  (required time - arrival time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.559ns (67.642%)  route 0.746ns (32.358%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.147    CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.746     6.349    cnt23_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.871 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    cnt23_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    cnt23_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    cnt23_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    cnt23_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.452 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.452    cnt23_reg[16]_i_1_n_5
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.500    88.180    CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    88.479    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         88.479    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                 81.027    

Slack (MET) :             81.043ns  (required time - arrival time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.543ns (67.416%)  route 0.746ns (32.584%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.180 - 83.333 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.147    CLK_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.746     6.349    cnt23_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.871 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    cnt23_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.985    cnt23_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.099    cnt23_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    cnt23_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.436 r  cnt23_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.436    cnt23_reg[16]_i_1_n_7
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK (IN)
                         net (fo=0)                   0.000    83.333    CLK
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.500    88.180    CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[16]/C
                         clock pessimism              0.272    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    88.479    cnt23_reg[16]
  -------------------------------------------------------------------
                         required time                         88.479    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                 81.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.226%)  route 0.177ns (48.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.473    CLK_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt3_reg[0]/Q
                         net (fo=8, routed)           0.177     1.791    cnt3[0]
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    cnt3[0]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.987    CLK_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  cnt3_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.092     1.565    cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.473    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.133     1.747    cnt23_reg[10]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  cnt23_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    cnt23_reg[8]_i_1_n_5
    SLICE_X0Y63          FDRE                                         r  cnt23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.988    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  cnt23_reg[10]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.578    cnt23_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt23_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.473    CLK_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  cnt23_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt23_reg[14]/Q
                         net (fo=2, routed)           0.133     1.747    cnt23_reg[14]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  cnt23_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    cnt23_reg[12]_i_1_n_5
    SLICE_X0Y64          FDRE                                         r  cnt23_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.988    CLK_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  cnt23_reg[14]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.578    cnt23_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt23_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.472    CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  cnt23_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cnt23_reg[22]/Q
                         net (fo=2, routed)           0.133     1.746    cnt23_reg[22]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  cnt23_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    cnt23_reg[20]_i_1_n_5
    SLICE_X0Y66          FDRE                                         r  cnt23_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.986    CLK_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  cnt23_reg[22]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.577    cnt23_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt23_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.473    CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt23_reg[18]/Q
                         net (fo=2, routed)           0.134     1.748    cnt23_reg[18]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    cnt23_reg[16]_i_1_n_5
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.987    CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.578    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt23_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.474    CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  cnt23_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cnt23_reg[6]/Q
                         net (fo=2, routed)           0.134     1.749    cnt23_reg[6]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  cnt23_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    cnt23_reg[4]_i_1_n_5
    SLICE_X0Y62          FDRE                                         r  cnt23_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.989    CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  cnt23_reg[6]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.579    cnt23_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.473    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.133     1.747    cnt23_reg[10]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.891 r  cnt23_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    cnt23_reg[8]_i_1_n_4
    SLICE_X0Y63          FDRE                                         r  cnt23_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.988    CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  cnt23_reg[11]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.578    cnt23_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt23_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.473    CLK_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  cnt23_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt23_reg[14]/Q
                         net (fo=2, routed)           0.133     1.747    cnt23_reg[14]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.891 r  cnt23_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    cnt23_reg[12]_i_1_n_4
    SLICE_X0Y64          FDRE                                         r  cnt23_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.988    CLK_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  cnt23_reg[15]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.578    cnt23_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cnt23_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.473    CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt23_reg[18]/Q
                         net (fo=2, routed)           0.134     1.748    cnt23_reg[18]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    cnt23_reg[16]_i_1_n_4
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.987    CLK_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.578    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cnt23_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cnt23_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.474    CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  cnt23_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cnt23_reg[6]/Q
                         net (fo=2, routed)           0.134     1.749    cnt23_reg[6]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.893 r  cnt23_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    cnt23_reg[4]_i_1_n_4
    SLICE_X0Y62          FDRE                                         r  cnt23_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.989    CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  cnt23_reg[7]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.579    cnt23_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y61     cnt23_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     cnt23_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     cnt23_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y64     cnt23_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y64     cnt23_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y64     cnt23_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y64     cnt23_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y65     cnt23_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y65     cnt23_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y61     cnt23_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y61     cnt23_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y66     cnt23_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y66     cnt23_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y66     cnt23_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y61     cnt23_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y61     cnt23_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y65     cnt23_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y65     cnt23_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y65     cnt23_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y61     cnt23_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y63     cnt23_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y63     cnt23_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y64     cnt23_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y64     cnt23_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y64     cnt23_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y64     cnt23_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y65     cnt23_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y65     cnt23_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y65     cnt23_reg[18]/C



