=====
SETUP
32.720
9.611
42.331
clk_ibuf
0.000
2.088
delay_cnt_4_s0
5.329
5.561
n62_s5
5.764
6.281
n62_s3
6.953
7.470
n63_s5
7.902
8.457
n63_s2
9.041
9.611
delay_cnt_22_s0
9.611
=====
SETUP
32.906
9.425
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n152_s5
8.855
9.425
uart/cycle_cnt_1_s0
9.425
=====
SETUP
32.906
9.425
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n144_s5
8.855
9.425
uart/cycle_cnt_9_s0
9.425
=====
SETUP
32.919
9.412
42.331
clk_ibuf
0.000
2.088
delay_cnt_4_s0
5.329
5.561
n62_s5
5.764
6.281
n62_s3
6.953
7.470
n63_s5
7.902
8.457
n65_s3
9.041
9.412
delay_cnt_20_s0
9.412
=====
SETUP
32.922
9.410
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n151_s7
8.861
9.410
uart/cycle_cnt_2_s0
9.410
=====
SETUP
32.922
9.410
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n150_s5
8.861
9.410
uart/cycle_cnt_3_s0
9.410
=====
SETUP
32.922
9.410
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n143_s5
8.861
9.410
uart/cycle_cnt_10_s0
9.410
=====
SETUP
32.933
9.398
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n149_s5
8.849
9.398
uart/cycle_cnt_4_s0
9.398
=====
SETUP
33.012
9.319
42.331
clk_ibuf
0.000
2.088
delay_cnt_8_s0
5.329
5.561
n245_s6
6.220
6.775
n245_s3
7.022
7.577
n245_s10
7.995
8.448
tx_send_s0
9.319
=====
SETUP
33.129
9.203
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n146_s5
8.832
9.203
uart/cycle_cnt_7_s0
9.203
=====
SETUP
33.129
9.203
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n141_s5
8.832
9.203
uart/cycle_cnt_12_s0
9.203
=====
SETUP
33.152
9.179
42.331
clk_ibuf
0.000
2.088
delay_cnt_4_s0
5.329
5.561
n62_s5
5.764
6.281
n62_s3
6.953
7.470
n63_s5
7.902
8.457
n64_s2
8.717
9.179
delay_cnt_21_s0
9.179
=====
SETUP
33.155
9.176
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n139_s5
8.606
9.176
uart/cycle_cnt_14_s0
9.176
=====
SETUP
33.176
9.155
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n148_s5
8.606
9.155
uart/cycle_cnt_5_s0
9.155
=====
SETUP
33.352
8.979
42.331
clk_ibuf
0.000
2.088
delay_cnt_8_s0
5.329
5.561
n245_s6
6.220
6.775
n245_s3
7.022
7.577
n245_s10
7.995
8.457
msg_index_0_s0
8.979
=====
SETUP
33.352
8.979
42.331
clk_ibuf
0.000
2.088
delay_cnt_8_s0
5.329
5.561
n245_s6
6.220
6.775
n245_s3
7.022
7.577
n245_s10
7.995
8.457
msg_index_1_s0
8.979
=====
SETUP
33.352
8.979
42.331
clk_ibuf
0.000
2.088
delay_cnt_8_s0
5.329
5.561
n245_s6
6.220
6.775
n245_s3
7.022
7.577
n245_s10
7.995
8.457
tx_data_6_s0
8.979
=====
SETUP
33.361
8.970
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.420
uart/n145_s8
8.599
8.970
uart/cycle_cnt_8_s0
8.970
=====
SETUP
33.392
8.939
42.331
clk_ibuf
0.000
2.088
delay_cnt_4_s0
5.329
5.561
n62_s5
5.764
6.281
n62_s3
6.953
7.470
n63_s5
7.902
8.472
n67_s2
8.477
8.939
delay_cnt_18_s0
8.939
=====
SETUP
33.392
8.939
42.331
clk_ibuf
0.000
2.088
delay_cnt_4_s0
5.329
5.561
n62_s5
5.764
6.281
n62_s3
6.953
7.470
n63_s5
7.902
8.472
n66_s2
8.477
8.939
delay_cnt_19_s0
8.939
=====
SETUP
33.396
8.935
42.331
clk_ibuf
0.000
2.088
delay_cnt_8_s0
5.329
5.561
n245_s6
6.220
6.775
n245_s3
7.022
7.577
n245_s2
7.835
8.384
n82_s2
8.386
8.935
delay_cnt_3_s0
8.935
=====
SETUP
33.396
8.935
42.331
clk_ibuf
0.000
2.088
delay_cnt_8_s0
5.329
5.561
n245_s6
6.220
6.775
n245_s3
7.022
7.577
n245_s2
7.835
8.384
n84_s2
8.386
8.935
delay_cnt_1_s0
8.935
=====
SETUP
33.438
8.893
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n147_s5
8.431
8.893
uart/cycle_cnt_6_s0
8.893
=====
SETUP
33.438
8.893
42.331
clk_ibuf
0.000
2.088
uart/cycle_cnt_6_s0
5.329
5.561
uart/state_0_s10
6.234
6.696
uart/state_0_s5
6.869
7.424
uart/n153_s6
7.850
8.405
uart/n140_s5
8.431
8.893
uart/cycle_cnt_13_s0
8.893
=====
SETUP
33.465
8.866
42.331
clk_ibuf
0.000
2.088
delay_cnt_8_s0
5.329
5.561
n245_s6
6.220
6.775
n245_s3
7.022
7.577
n245_s10
7.995
8.457
tx_data_3_s0
8.866
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_3_s0
3.583
3.785
uart/n150_s5
3.787
4.019
uart/cycle_cnt_3_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_4_s0
3.583
3.785
uart/n149_s5
3.787
4.019
uart/cycle_cnt_4_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart/bit_cnt_1_s0
3.583
3.785
uart/n136_s4
3.787
4.019
uart/bit_cnt_1_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart/bit_cnt_2_s0
3.583
3.785
uart/n135_s6
3.787
4.019
uart/bit_cnt_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
delay_cnt_7_s0
3.583
3.785
n78_s2
3.787
4.019
delay_cnt_7_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
delay_cnt_21_s0
3.583
3.785
n64_s2
3.787
4.019
delay_cnt_21_s0
4.019
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_5_s0
3.583
3.785
uart/n148_s5
3.789
4.021
uart/cycle_cnt_5_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_13_s0
3.583
3.785
uart/n140_s5
3.789
4.021
uart/cycle_cnt_13_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_14_s0
3.583
3.785
uart/n139_s5
3.789
4.021
uart/cycle_cnt_14_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
delay_cnt_3_s0
3.583
3.785
n82_s2
3.789
4.021
delay_cnt_3_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
delay_cnt_10_s0
3.583
3.785
n75_s2
3.789
4.021
delay_cnt_10_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
delay_cnt_16_s0
3.583
3.785
n69_s2
3.789
4.021
delay_cnt_16_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
msg_index_0_s0
3.583
3.785
n24_s2
3.789
4.021
msg_index_0_s0
4.021
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_0_s0
3.583
3.785
uart/n153_s7
3.790
4.022
uart/cycle_cnt_0_s0
4.022
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
delay_cnt_11_s0
3.583
3.785
n74_s2
3.790
4.022
delay_cnt_11_s0
4.022
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
delay_cnt_13_s0
3.583
3.785
n72_s2
3.790
4.022
delay_cnt_13_s0
4.022
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
delay_cnt_17_s0
3.583
3.785
n68_s5
3.790
4.022
delay_cnt_17_s0
4.022
=====
HOLD
0.429
4.023
3.594
clk_ibuf
0.000
1.392
delay_cnt_14_s0
3.583
3.785
n71_s3
3.791
4.023
delay_cnt_14_s0
4.023
=====
HOLD
0.483
4.077
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_9_s0
3.583
3.785
uart/n144_s5
3.787
4.077
uart/cycle_cnt_9_s0
4.077
=====
HOLD
0.485
4.079
3.594
clk_ibuf
0.000
1.392
uart/cycle_cnt_8_s0
3.583
3.785
uart/n145_s8
3.789
4.079
uart/cycle_cnt_8_s0
4.079
=====
HOLD
0.485
4.079
3.594
clk_ibuf
0.000
1.392
delay_cnt_1_s0
3.583
3.785
n84_s2
3.789
4.079
delay_cnt_1_s0
4.079
=====
HOLD
0.485
4.079
3.594
clk_ibuf
0.000
1.392
delay_cnt_5_s0
3.583
3.785
n80_s2
3.789
4.079
delay_cnt_5_s0
4.079
=====
HOLD
0.485
4.079
3.594
clk_ibuf
0.000
1.392
delay_cnt_9_s0
3.583
3.785
n76_s4
3.789
4.079
delay_cnt_9_s0
4.079
=====
HOLD
0.485
4.079
3.594
clk_ibuf
0.000
1.392
delay_cnt_22_s0
3.583
3.785
n63_s2
3.789
4.079
delay_cnt_22_s0
4.079
=====
HOLD
0.486
4.080
3.594
clk_ibuf
0.000
1.392
msg_index_2_s0
3.583
3.785
n22_s0
3.790
4.080
msg_index_2_s0
4.080
