Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 17 14:31:42 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.338        0.000                      0                    1        0.456        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.338        0.000                      0                    1        0.456        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.642ns (37.690%)  route 1.061ns (62.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    genblk1[0].fDiv/clk
    SLICE_X60Y19         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           1.061     6.726    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.850 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.850    genblk1[0].fDiv/p_0_in
    SLICE_X60Y19         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.507    14.848    genblk1[0].fDiv/clk
    SLICE_X60Y19         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.077    15.188    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  8.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.261%)  route 0.367ns (63.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    genblk1[0].fDiv/clk
    SLICE_X60Y19         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.367     2.000    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.045     2.045 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     2.045    genblk1[0].fDiv/p_0_in
    SLICE_X60Y19         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.854     1.981    genblk1[0].fDiv/clk
    SLICE_X60Y19         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.120     1.589    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.456    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   genblk1[0].fDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.244ns  (logic 4.600ns (55.804%)  route 3.644ns (44.196%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  q7seg/ps_reg[1]/Q
                         net (fo=14, routed)          0.773     1.192    q7seg/ps[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.324     1.516 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.762     2.278    q7seg/sel0[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.326     2.604 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.108     4.713    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.244 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.244    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.090ns  (logic 4.580ns (56.611%)  route 3.510ns (43.389%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  q7seg/ps_reg[1]/Q
                         net (fo=14, routed)          0.773     1.192    q7seg/ps[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.324     1.516 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.933     2.449    q7seg/sel0[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.326     2.775 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.579    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.090 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.090    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 4.377ns (54.444%)  route 3.663ns (45.556%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE                         0.000     0.000 r  num1_reg[0]/C
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  num1_reg[0]/Q
                         net (fo=1, routed)           1.143     1.562    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.299     1.861 f  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.852     2.713    q7seg/sel0[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124     2.837 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.505    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.040 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.040    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.972ns  (logic 4.598ns (57.678%)  route 3.374ns (42.322%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  q7seg/ps_reg[1]/Q
                         net (fo=14, routed)          0.773     1.192    q7seg/ps[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.324     1.516 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.938     2.454    q7seg/sel0[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.326     2.780 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.443    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.972 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.972    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.966ns  (logic 4.589ns (57.604%)  route 3.377ns (42.396%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=14, routed)          0.773     1.192    q7seg/ps[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.324     1.516 f  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.701     2.217    q7seg/sel0[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.326     2.543 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.903     4.446    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.966 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.966    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.828ns  (logic 4.573ns (58.422%)  route 3.255ns (41.578%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  q7seg/ps_reg[1]/Q
                         net (fo=14, routed)          0.773     1.192    q7seg/ps[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.324     1.516 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.767     2.283    q7seg/sel0[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.326     2.609 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.324    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.828 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.828    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.725ns  (logic 4.605ns (59.609%)  route 3.120ns (40.391%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  q7seg/ps_reg[1]/Q
                         net (fo=14, routed)          0.773     1.192    q7seg/ps[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.324     1.516 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.687     2.203    q7seg/sel0[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.326     2.529 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.660     4.189    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.725 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.725    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 4.454ns (59.452%)  route 3.038ns (40.548%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=14, routed)          0.930     1.349    q7seg/ps[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.324     1.673 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.107     3.781    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.492 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.492    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 4.444ns (61.137%)  route 2.825ns (38.863%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=14, routed)          0.931     1.350    q7seg/ps[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.324     1.674 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.894     3.568    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     7.269 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.269    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 4.225ns (59.983%)  route 2.819ns (40.017%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  q7seg/ps_reg[1]/Q
                         net (fo=14, routed)          0.931     1.350    q7seg/ps[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.296     1.646 r  q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.888     3.534    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.044 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.044    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[2].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[2].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  genblk1[2].fDiv/clkDiv_reg/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[2].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[2].fDiv/clkDiv_reg_0
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[2].fDiv/clkDiv_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    genblk1[2].fDiv/clkDiv_i_1__1_n_0
    SLICE_X61Y20         FDRE                                         r  genblk1[2].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[6].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[6].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  genblk1[6].fDiv/clkDiv_reg/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[6].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[6].fDiv/clkDiv_reg_0
    SLICE_X63Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[6].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    genblk1[6].fDiv/clkDiv_i_1__5_n_0
    SLICE_X63Y20         FDRE                                         r  genblk1[6].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X63Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X63Y22         FDRE                                         r  genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[8].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[8].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  genblk1[8].fDiv/clkDiv_reg/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[8].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[8].fDiv/clkDiv_reg_0
    SLICE_X63Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[8].fDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    genblk1[8].fDiv/clkDiv_i_1__7_n_0
    SLICE_X63Y23         FDRE                                         r  genblk1[8].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X63Y24         FDRE                                         r  genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  genblk1[3].fDiv/clkDiv_reg/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[3].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[3].fDiv/clkDiv_reg_0
    SLICE_X62Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[3].fDiv/clkDiv_i_1__2/O
                         net (fo=1, routed)           0.000     0.371    genblk1[3].fDiv/clkDiv_i_1__2_n_0
    SLICE_X62Y20         FDRE                                         r  genblk1[3].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE                         0.000     0.000 r  genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X62Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[4].fDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.371    genblk1[4].fDiv/clkDiv_i_1__3_n_0
    SLICE_X62Y18         FDRE                                         r  genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X62Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[5].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.371    genblk1[5].fDiv/clkDiv_i_1__4_n_0
    SLICE_X62Y19         FDRE                                         r  genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fdivTarget/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fdivTarget/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE                         0.000     0.000 r  fdivTarget/clkDiv_reg/C
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  fdivTarget/clkDiv_reg/Q
                         net (fo=9, routed)           0.193     0.334    fdivTarget/CLK
    SLICE_X65Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  fdivTarget/clkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.379    fdivTarget/clkDiv_i_1__17_n_0
    SLICE_X65Y19         FDRE                                         r  fdivTarget/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.384    genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X64Y25         FDRE                                         r  genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





