		self.dev_types =['fgota']*1 +['ota_buf']*1+['ota']*1+['cap']*1+['nfet']*1+['pfet']*1+['tgate']*1+['nmirror']*1+['c4_sp']*1+['gnd_out']*1+['vdd_out']*1+['in2in_x1']*1+['in2in_x6']*1+['lpf']*1+['nfet_i2v']*1+['pfet_i2v']*1+['i2v_pfet_gatefgota']*1+['mismatch_meas']*1+['mmap_local_swc']*1+['ramp_fe']*1+['hhneuron']*1+['TIA_blk']*1+['ichar_nfet']*1+['tgate_so']*1+['vmm4x4_SR']*1+['vmm8x4_SR']*1+['SR4']*1+['vmm4x4_SR2']*1+['vmm4x4']*1+['sftreg']*1+['DAC_sftreg']*1 +['sftreg2']*1+['sftreg3']*1+['sftreg4']*1+['vmm8x4']*1+['vmm8inx8in']*1+['vmm8x4_in']*1+['vmm12x1']*1+['vmm12x1_wowta']*1+['ota_vmm']*1+['Hyst_diff']*1+['Max_detect']*1+['Min_detect']*1+['hhn']*1+['fgswitch']*1+['common_drain']*1+['common_drain_nfet']*1+['hhn_debug']*1+['wta_new']*1+['common_source']*1+['VolDivide1']*1+['I_SenseAmp']*1+['nmirror_w_bias']*1+['SubbandArray']*1+['HH_RG']*1+['HH_RG_2s']*1+['HH_RG_3s']*1+['SOSLPF']*1+['MSOS02']*1+['vmm_offc']*1
