// Seed: 1471120649
module module_0 #(
    parameter id_1  = 32'd32,
    parameter id_15 = 32'd60,
    parameter id_3  = 32'd76
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  input id_7;
  output id_6;
  output id_5;
  input id_4;
  output _id_3;
  input id_2;
  input _id_1;
  assign id_3 = 1;
  assign id_2 = 1 - 1;
  assign id_5 = 1;
  logic id_9, id_10, id_11;
  assign id_9 = id_4;
  logic id_12 = 1;
  assign id_3 = 1;
  logic id_13;
  reg   id_14;
  type_19(
      id_10, id_10, 1
  ); type_20(
      1, id_6 - id_11 & id_5, 1
  ); type_21(
      1 ^ id_1 + !id_10 ^ 1 ^ id_9, id_4, 1 - id_9
  );
  logic _id_15;
  type_23(
      1'b0, id_2, id_13, 1
  );
  assign id_6[id_15*id_3] = 1'b0;
  initial repeat (id_15[id_1&1'b0 : 1]) if (1'b0 && id_3) id_1 <= #id_16 1;
  always @(posedge id_4) begin
    id_5 <= ~id_10;
    id_1 <= id_8;
  end
  always @(posedge id_4)
    if (id_6) id_4 = id_16;
    else if (id_5) id_5 <= "";
    else id_14 <= id_1;
endmodule
