# MIPS-pipelined-processor
this is a verilog code for a mips pipelined processor (5 stages) with 3 textfiles input as data and instruction memory and register file 
after running the code the 3 files will be updated based on the instructions and calculation
