// Seed: 3775366780
module module_0;
  always @(posedge 1) begin
    wait (1);
  end
  tri id_1;
  assign id_1 = 1'b0;
  tri  id_2 = id_1;
  tri0 id_3;
  assign id_1 = 1;
  wire id_4;
  assign id_3 = id_2;
  if (id_4) begin
    assign id_1 = id_2;
  end else begin
    wire id_5;
  end
endmodule
program module_1 (
    output tri0 id_0
);
  tri id_2 = 1'b0 & id_2;
  id_3(
      1, 1'b0, 1, 1'b0, id_3
  );
  assign id_0 = "" ? 1'b0 : 1;
  module_0();
  wire id_4;
endprogram
