// Seed: 2458004447
module module_0 #(
    parameter id_14 = 32'd68
) (
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input reg id_4,
    input id_5,
    output logic id_6,
    output id_7,
    output id_8,
    input logic id_9,
    output logic id_10,
    input id_11,
    input id_12,
    input id_13,
    input _id_14,
    input logic id_15,
    output logic id_16,
    output id_17
);
  specify
    (posedge id_18 => (id_19 +: "")) = ("", id_12);
  endspecify
  logic id_20;
  always @(id_14 or posedge 1) begin
    id_20[id_14 : 1] = 1;
    id_8 <= 1;
    id_4 <= ~id_9;
  end
endmodule
`resetall
