<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 28 07:30:32 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21144</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5402</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>41.349(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>19.816</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins238532/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.584</td>
</tr>
<tr>
<td>2</td>
<td>19.855</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins238530/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.545</td>
</tr>
<tr>
<td>3</td>
<td>19.878</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins238527/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.522</td>
</tr>
<tr>
<td>4</td>
<td>20.127</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins239323/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.273</td>
</tr>
<tr>
<td>5</td>
<td>20.127</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins239322/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.273</td>
</tr>
<tr>
<td>6</td>
<td>20.204</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins238529/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.196</td>
</tr>
<tr>
<td>7</td>
<td>20.266</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins238528/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.134</td>
</tr>
<tr>
<td>8</td>
<td>20.302</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins238525/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.098</td>
</tr>
<tr>
<td>9</td>
<td>20.453</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins238531/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.947</td>
</tr>
<tr>
<td>10</td>
<td>20.763</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins238533/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.637</td>
</tr>
<tr>
<td>11</td>
<td>20.832</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins238526/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.568</td>
</tr>
<tr>
<td>12</td>
<td>20.842</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins238534/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.558</td>
</tr>
<tr>
<td>13</td>
<td>20.889</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins239326/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.511</td>
</tr>
<tr>
<td>14</td>
<td>20.889</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins239325/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.511</td>
</tr>
<tr>
<td>15</td>
<td>20.970</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins238541/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.430</td>
</tr>
<tr>
<td>16</td>
<td>21.010</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins238538/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.390</td>
</tr>
<tr>
<td>17</td>
<td>21.027</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins239355/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.373</td>
</tr>
<tr>
<td>18</td>
<td>21.057</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins238540/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.343</td>
</tr>
<tr>
<td>19</td>
<td>21.105</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins239354/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.295</td>
</tr>
<tr>
<td>20</td>
<td>21.264</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins238537/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.136</td>
</tr>
<tr>
<td>21</td>
<td>21.346</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins239324/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>22.054</td>
</tr>
<tr>
<td>22</td>
<td>21.473</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins238539/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>21.927</td>
</tr>
<tr>
<td>23</td>
<td>21.538</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins238542/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>21.862</td>
</tr>
<tr>
<td>24</td>
<td>21.595</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins238543/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>21.805</td>
</tr>
<tr>
<td>25</td>
<td>21.985</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins238545/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>21.415</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[4]_ins239076/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[5]_ins239075/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[11]_ins238586/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[12]_ins238585/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>3</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[0]_ins239218/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins239217/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins239214/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins239213/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>5</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins239211/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins239210/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>6</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[9]_ins239209/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins239208/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[12]_ins239206/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[13]_ins239205/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>8</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins239064/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins239082/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins239077/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[4]_ins239076/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins239071/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins239070/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[11]_ins239069/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[12]_ins239068/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins239010/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[2]_ins239009/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>13</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins239006/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins239005/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins239005/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[7]_ins239004/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>15</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins239001/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins239000/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>16</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins239000/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins238999/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>17</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins238997/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins238996/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>18</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins238996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[16]_ins238995/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>19</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[2]_ins238940/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[3]_ins238939/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>20</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[5]_ins238937/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins238936/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>21</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[0]_ins238873/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[1]_ins238872/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>22</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[11]_ins238862/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[12]_ins238861/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>23</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[14]_ins238859/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[15]_ins238858/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>24</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[16]_ins238788/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[17]_ins238806/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>25</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[1]_ins238803/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[2]_ins238802/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins238495</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins238497</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins238502</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins238510</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins238526</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins238559</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins238583</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[2]_ins238711</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_counter[0]_ins238967</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_register/reg_frequency_count_b0[6]_ins239620</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins238532</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/F</td>
</tr>
<tr>
<td>11.971</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/I3</td>
</tr>
<tr>
<td>13.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/F</td>
</tr>
<tr>
<td>17.593</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/I0</td>
</tr>
<tr>
<td>18.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/F</td>
</tr>
<tr>
<td>20.568</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/I0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/COUT</td>
</tr>
<tr>
<td>21.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/CIN</td>
</tr>
<tr>
<td>22.176</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/SUM</td>
</tr>
<tr>
<td>22.986</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n650_ins243038/I1</td>
</tr>
<tr>
<td>23.536</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n650_ins243038/COUT</td>
</tr>
<tr>
<td>23.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n649_ins243039/CIN</td>
</tr>
<tr>
<td>23.593</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n649_ins243039/COUT</td>
</tr>
<tr>
<td>23.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n648_ins243040/CIN</td>
</tr>
<tr>
<td>24.156</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n648_ins243040/SUM</td>
</tr>
<tr>
<td>25.445</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n673_ins245604/I0</td>
</tr>
<tr>
<td>26.477</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n673_ins245604/F</td>
</tr>
<tr>
<td>26.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins238532/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins238532/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins238532</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins238532</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.894, 37.711%; route: 14.232, 60.345%; tC2Q: 0.458, 1.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins238530</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/F</td>
</tr>
<tr>
<td>11.971</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/I3</td>
</tr>
<tr>
<td>13.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/F</td>
</tr>
<tr>
<td>17.593</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/I0</td>
</tr>
<tr>
<td>18.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/F</td>
</tr>
<tr>
<td>20.568</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/I0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/COUT</td>
</tr>
<tr>
<td>21.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/CIN</td>
</tr>
<tr>
<td>21.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/COUT</td>
</tr>
<tr>
<td>21.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/CIN</td>
</tr>
<tr>
<td>21.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/COUT</td>
</tr>
<tr>
<td>21.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/CIN</td>
</tr>
<tr>
<td>21.784</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/COUT</td>
</tr>
<tr>
<td>21.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/CIN</td>
</tr>
<tr>
<td>22.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/SUM</td>
</tr>
<tr>
<td>23.488</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins243041/I1</td>
</tr>
<tr>
<td>24.038</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins243041/COUT</td>
</tr>
<tr>
<td>24.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins243042/CIN</td>
</tr>
<tr>
<td>24.601</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins243042/SUM</td>
</tr>
<tr>
<td>25.405</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n671_ins245602/I0</td>
</tr>
<tr>
<td>26.437</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n671_ins245602/F</td>
</tr>
<tr>
<td>26.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins238530/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins238530/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins238530</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins238530</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.008, 38.259%; route: 14.078, 59.794%; tC2Q: 0.458, 1.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins238527</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/F</td>
</tr>
<tr>
<td>11.971</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/I3</td>
</tr>
<tr>
<td>13.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/F</td>
</tr>
<tr>
<td>17.593</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/I0</td>
</tr>
<tr>
<td>18.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/F</td>
</tr>
<tr>
<td>20.568</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/I0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/COUT</td>
</tr>
<tr>
<td>21.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/CIN</td>
</tr>
<tr>
<td>21.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/COUT</td>
</tr>
<tr>
<td>21.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/CIN</td>
</tr>
<tr>
<td>21.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/COUT</td>
</tr>
<tr>
<td>21.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/CIN</td>
</tr>
<tr>
<td>21.784</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/COUT</td>
</tr>
<tr>
<td>21.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/CIN</td>
</tr>
<tr>
<td>22.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/SUM</td>
</tr>
<tr>
<td>23.488</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins243041/I1</td>
</tr>
<tr>
<td>24.038</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins243041/COUT</td>
</tr>
<tr>
<td>24.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins243042/CIN</td>
</tr>
<tr>
<td>24.095</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins243042/COUT</td>
</tr>
<tr>
<td>24.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n645_ins243043/CIN</td>
</tr>
<tr>
<td>24.152</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n645_ins243043/COUT</td>
</tr>
<tr>
<td>24.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n644_ins243044/CIN</td>
</tr>
<tr>
<td>24.209</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n644_ins243044/COUT</td>
</tr>
<tr>
<td>24.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n643_ins243045/CIN</td>
</tr>
<tr>
<td>24.772</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n643_ins243045/SUM</td>
</tr>
<tr>
<td>25.593</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n668_ins245599/I0</td>
</tr>
<tr>
<td>26.415</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n668_ins245599/F</td>
</tr>
<tr>
<td>26.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins238527/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins238527/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins238527</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins238527</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.969, 38.130%; route: 14.095, 59.921%; tC2Q: 0.458, 1.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins239323</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
</tr>
<tr>
<td>7.501</td>
<td>4.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/I1</td>
</tr>
<tr>
<td>8.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/F</td>
</tr>
<tr>
<td>9.679</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/I2</td>
</tr>
<tr>
<td>10.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/F</td>
</tr>
<tr>
<td>12.591</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins247214/I0</td>
</tr>
<tr>
<td>13.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins247214/F</td>
</tr>
<tr>
<td>14.233</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins246200/I3</td>
</tr>
<tr>
<td>15.265</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins246200/F</td>
</tr>
<tr>
<td>17.869</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins242754/A_2</td>
</tr>
<tr>
<td>18.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins242754/DOUT2</td>
</tr>
<tr>
<td>19.228</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247785/I2</td>
</tr>
<tr>
<td>20.327</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247785/F</td>
</tr>
<tr>
<td>22.439</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247084/I0</td>
</tr>
<tr>
<td>23.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247084/F</td>
</tr>
<tr>
<td>23.076</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins247083/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins247083/F</td>
</tr>
<tr>
<td>24.301</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins247082/I3</td>
</tr>
<tr>
<td>25.123</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins247082/F</td>
</tr>
<tr>
<td>25.134</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[6]_ins245930/I1</td>
</tr>
<tr>
<td>26.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[6]_ins245930/F</td>
</tr>
<tr>
<td>26.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins239323/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins239323/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins239323</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins239323</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.921, 38.332%; route: 13.894, 59.699%; tC2Q: 0.458, 1.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins239322</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
</tr>
<tr>
<td>7.501</td>
<td>4.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/I1</td>
</tr>
<tr>
<td>8.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/F</td>
</tr>
<tr>
<td>9.679</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/I2</td>
</tr>
<tr>
<td>10.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/F</td>
</tr>
<tr>
<td>12.591</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins247214/I0</td>
</tr>
<tr>
<td>13.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins247214/F</td>
</tr>
<tr>
<td>14.233</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins246200/I3</td>
</tr>
<tr>
<td>15.265</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins246200/F</td>
</tr>
<tr>
<td>17.869</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins242754/A_2</td>
</tr>
<tr>
<td>18.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins242754/DOUT2</td>
</tr>
<tr>
<td>19.228</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247785/I2</td>
</tr>
<tr>
<td>20.327</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247785/F</td>
</tr>
<tr>
<td>22.439</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247084/I0</td>
</tr>
<tr>
<td>23.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247084/F</td>
</tr>
<tr>
<td>23.076</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins247083/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins247083/F</td>
</tr>
<tr>
<td>24.301</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins247082/I3</td>
</tr>
<tr>
<td>25.123</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins247082/F</td>
</tr>
<tr>
<td>25.134</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins245929/I0</td>
</tr>
<tr>
<td>26.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins245929/F</td>
</tr>
<tr>
<td>26.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins239322/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins239322/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins239322</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins239322</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.921, 38.332%; route: 13.894, 59.699%; tC2Q: 0.458, 1.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins238529</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/F</td>
</tr>
<tr>
<td>11.971</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/I3</td>
</tr>
<tr>
<td>13.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/F</td>
</tr>
<tr>
<td>17.593</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/I0</td>
</tr>
<tr>
<td>18.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/F</td>
</tr>
<tr>
<td>20.568</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/I0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/COUT</td>
</tr>
<tr>
<td>21.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/CIN</td>
</tr>
<tr>
<td>21.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/COUT</td>
</tr>
<tr>
<td>21.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/CIN</td>
</tr>
<tr>
<td>21.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/COUT</td>
</tr>
<tr>
<td>21.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/CIN</td>
</tr>
<tr>
<td>21.784</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/COUT</td>
</tr>
<tr>
<td>21.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/CIN</td>
</tr>
<tr>
<td>22.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/SUM</td>
</tr>
<tr>
<td>23.488</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins243041/I1</td>
</tr>
<tr>
<td>24.038</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins243041/COUT</td>
</tr>
<tr>
<td>24.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins243042/CIN</td>
</tr>
<tr>
<td>24.095</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins243042/COUT</td>
</tr>
<tr>
<td>24.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n645_ins243043/CIN</td>
</tr>
<tr>
<td>24.658</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n645_ins243043/SUM</td>
</tr>
<tr>
<td>25.462</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n670_ins245601/I0</td>
</tr>
<tr>
<td>26.088</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n670_ins245601/F</td>
</tr>
<tr>
<td>26.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins238529/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins238529/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins238529</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins238529</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.659, 37.330%; route: 14.078, 60.694%; tC2Q: 0.458, 1.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins238528</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/F</td>
</tr>
<tr>
<td>11.971</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/I3</td>
</tr>
<tr>
<td>13.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/F</td>
</tr>
<tr>
<td>17.593</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/I0</td>
</tr>
<tr>
<td>18.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/F</td>
</tr>
<tr>
<td>20.568</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/I0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/COUT</td>
</tr>
<tr>
<td>21.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/CIN</td>
</tr>
<tr>
<td>21.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/COUT</td>
</tr>
<tr>
<td>21.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/CIN</td>
</tr>
<tr>
<td>21.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/COUT</td>
</tr>
<tr>
<td>21.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/CIN</td>
</tr>
<tr>
<td>21.784</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/COUT</td>
</tr>
<tr>
<td>21.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/CIN</td>
</tr>
<tr>
<td>22.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/SUM</td>
</tr>
<tr>
<td>23.488</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins243041/I1</td>
</tr>
<tr>
<td>24.038</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins243041/COUT</td>
</tr>
<tr>
<td>24.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins243042/CIN</td>
</tr>
<tr>
<td>24.095</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins243042/COUT</td>
</tr>
<tr>
<td>24.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n645_ins243043/CIN</td>
</tr>
<tr>
<td>24.152</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n645_ins243043/COUT</td>
</tr>
<tr>
<td>24.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n644_ins243044/CIN</td>
</tr>
<tr>
<td>24.715</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n644_ins243044/SUM</td>
</tr>
<tr>
<td>25.205</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n669_ins245600/I0</td>
</tr>
<tr>
<td>26.027</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n669_ins245600/F</td>
</tr>
<tr>
<td>26.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins238528/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins238528/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins238528</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins238528</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.912, 38.523%; route: 13.764, 59.496%; tC2Q: 0.458, 1.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins238525</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/F</td>
</tr>
<tr>
<td>11.971</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/I3</td>
</tr>
<tr>
<td>13.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/F</td>
</tr>
<tr>
<td>17.593</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/I0</td>
</tr>
<tr>
<td>18.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/F</td>
</tr>
<tr>
<td>20.568</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/I0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/COUT</td>
</tr>
<tr>
<td>21.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/CIN</td>
</tr>
<tr>
<td>21.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/COUT</td>
</tr>
<tr>
<td>21.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/CIN</td>
</tr>
<tr>
<td>21.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/COUT</td>
</tr>
<tr>
<td>21.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/CIN</td>
</tr>
<tr>
<td>21.784</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/COUT</td>
</tr>
<tr>
<td>21.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/CIN</td>
</tr>
<tr>
<td>22.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/SUM</td>
</tr>
<tr>
<td>23.488</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins243041/I1</td>
</tr>
<tr>
<td>24.038</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins243041/COUT</td>
</tr>
<tr>
<td>24.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins243042/CIN</td>
</tr>
<tr>
<td>24.095</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins243042/COUT</td>
</tr>
<tr>
<td>24.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n645_ins243043/CIN</td>
</tr>
<tr>
<td>24.152</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n645_ins243043/COUT</td>
</tr>
<tr>
<td>24.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n644_ins243044/CIN</td>
</tr>
<tr>
<td>24.209</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n644_ins243044/COUT</td>
</tr>
<tr>
<td>24.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n643_ins243045/CIN</td>
</tr>
<tr>
<td>24.266</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n643_ins243045/COUT</td>
</tr>
<tr>
<td>24.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n642_ins243046/CIN</td>
</tr>
<tr>
<td>24.323</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n642_ins243046/COUT</td>
</tr>
<tr>
<td>24.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n641_ins243047/CIN</td>
</tr>
<tr>
<td>24.886</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n641_ins243047/SUM</td>
</tr>
<tr>
<td>24.892</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n666_ins245597/I0</td>
</tr>
<tr>
<td>25.991</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n666_ins245597/F</td>
</tr>
<tr>
<td>25.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins238525/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins238525/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins238525</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins238525</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.360, 40.523%; route: 13.279, 57.492%; tC2Q: 0.458, 1.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins238531</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/F</td>
</tr>
<tr>
<td>11.971</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/I3</td>
</tr>
<tr>
<td>13.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/F</td>
</tr>
<tr>
<td>17.593</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/I0</td>
</tr>
<tr>
<td>18.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/F</td>
</tr>
<tr>
<td>20.568</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/I0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/COUT</td>
</tr>
<tr>
<td>21.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/CIN</td>
</tr>
<tr>
<td>22.176</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/SUM</td>
</tr>
<tr>
<td>22.986</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n650_ins243038/I1</td>
</tr>
<tr>
<td>23.536</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n650_ins243038/COUT</td>
</tr>
<tr>
<td>23.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n649_ins243039/CIN</td>
</tr>
<tr>
<td>23.593</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n649_ins243039/COUT</td>
</tr>
<tr>
<td>23.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n648_ins243040/CIN</td>
</tr>
<tr>
<td>23.650</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n648_ins243040/COUT</td>
</tr>
<tr>
<td>23.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins243041/CIN</td>
</tr>
<tr>
<td>24.213</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins243041/SUM</td>
</tr>
<tr>
<td>25.018</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n672_ins245603/I0</td>
</tr>
<tr>
<td>25.840</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n672_ins245603/F</td>
</tr>
<tr>
<td>25.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins238531/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins238531/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins238531</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins238531</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.741, 38.092%; route: 13.747, 59.910%; tC2Q: 0.458, 1.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins238533</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/F</td>
</tr>
<tr>
<td>11.971</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/I3</td>
</tr>
<tr>
<td>13.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/F</td>
</tr>
<tr>
<td>17.593</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/I0</td>
</tr>
<tr>
<td>18.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/F</td>
</tr>
<tr>
<td>20.568</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/I0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/COUT</td>
</tr>
<tr>
<td>21.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/CIN</td>
</tr>
<tr>
<td>22.176</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/SUM</td>
</tr>
<tr>
<td>22.986</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n650_ins243038/I1</td>
</tr>
<tr>
<td>23.536</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n650_ins243038/COUT</td>
</tr>
<tr>
<td>23.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n649_ins243039/CIN</td>
</tr>
<tr>
<td>24.099</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n649_ins243039/SUM</td>
</tr>
<tr>
<td>24.904</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n674_ins245605/I0</td>
</tr>
<tr>
<td>25.530</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n674_ins245605/F</td>
</tr>
<tr>
<td>25.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins238533/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins238533/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins238533</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins238533</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.431, 37.245%; route: 13.747, 60.731%; tC2Q: 0.458, 2.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins238526</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/F</td>
</tr>
<tr>
<td>11.971</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/I3</td>
</tr>
<tr>
<td>13.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/F</td>
</tr>
<tr>
<td>17.593</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/I0</td>
</tr>
<tr>
<td>18.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/F</td>
</tr>
<tr>
<td>20.568</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/I0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/COUT</td>
</tr>
<tr>
<td>21.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/CIN</td>
</tr>
<tr>
<td>21.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/COUT</td>
</tr>
<tr>
<td>21.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/CIN</td>
</tr>
<tr>
<td>21.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins243030/COUT</td>
</tr>
<tr>
<td>21.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/CIN</td>
</tr>
<tr>
<td>21.784</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins243031/COUT</td>
</tr>
<tr>
<td>21.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/CIN</td>
</tr>
<tr>
<td>22.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins243032/SUM</td>
</tr>
<tr>
<td>23.488</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n647_ins243041/I1</td>
</tr>
<tr>
<td>24.038</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n647_ins243041/COUT</td>
</tr>
<tr>
<td>24.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n646_ins243042/CIN</td>
</tr>
<tr>
<td>24.095</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n646_ins243042/COUT</td>
</tr>
<tr>
<td>24.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n645_ins243043/CIN</td>
</tr>
<tr>
<td>24.152</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n645_ins243043/COUT</td>
</tr>
<tr>
<td>24.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n644_ins243044/CIN</td>
</tr>
<tr>
<td>24.209</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n644_ins243044/COUT</td>
</tr>
<tr>
<td>24.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n643_ins243045/CIN</td>
</tr>
<tr>
<td>24.266</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n643_ins243045/COUT</td>
</tr>
<tr>
<td>24.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n642_ins243046/CIN</td>
</tr>
<tr>
<td>24.829</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n642_ins243046/SUM</td>
</tr>
<tr>
<td>24.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n667_ins245598/I0</td>
</tr>
<tr>
<td>25.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n667_ins245598/F</td>
</tr>
<tr>
<td>25.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins238526/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins238526/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins238526</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins238526</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.830, 39.127%; route: 13.279, 58.842%; tC2Q: 0.458, 2.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins238534</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247862/F</td>
</tr>
<tr>
<td>11.971</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/I3</td>
</tr>
<tr>
<td>13.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247940/F</td>
</tr>
<tr>
<td>14.690</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins247379/F</td>
</tr>
<tr>
<td>17.593</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/I0</td>
</tr>
<tr>
<td>18.625</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins246471/F</td>
</tr>
<tr>
<td>20.568</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/I0</td>
</tr>
<tr>
<td>21.613</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins243028/COUT</td>
</tr>
<tr>
<td>21.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/CIN</td>
</tr>
<tr>
<td>22.176</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins243029/SUM</td>
</tr>
<tr>
<td>22.986</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n650_ins243038/I1</td>
</tr>
<tr>
<td>23.548</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n650_ins243038/SUM</td>
</tr>
<tr>
<td>24.352</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n675_ins245606/I0</td>
</tr>
<tr>
<td>25.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n675_ins245606/F</td>
</tr>
<tr>
<td>25.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins238534/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins238534/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins238534</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[2]_ins238534</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.353, 37.027%; route: 13.747, 60.942%; tC2Q: 0.458, 2.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins239326</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
</tr>
<tr>
<td>7.501</td>
<td>4.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/I1</td>
</tr>
<tr>
<td>8.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/F</td>
</tr>
<tr>
<td>9.679</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/I2</td>
</tr>
<tr>
<td>10.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/F</td>
</tr>
<tr>
<td>12.591</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins247214/I0</td>
</tr>
<tr>
<td>13.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins247214/F</td>
</tr>
<tr>
<td>14.233</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins246200/I3</td>
</tr>
<tr>
<td>15.265</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins246200/F</td>
</tr>
<tr>
<td>17.869</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins242754/A_2</td>
</tr>
<tr>
<td>18.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins242754/DOUT2</td>
</tr>
<tr>
<td>19.228</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247785/I2</td>
</tr>
<tr>
<td>20.327</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247785/F</td>
</tr>
<tr>
<td>22.439</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247084/I0</td>
</tr>
<tr>
<td>23.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247084/F</td>
</tr>
<tr>
<td>23.076</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins247083/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins247083/F</td>
</tr>
<tr>
<td>24.305</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[3]_ins245933/I1</td>
</tr>
<tr>
<td>25.404</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[3]_ins245933/F</td>
</tr>
<tr>
<td>25.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins239326/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins239326/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins239326</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins239326</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.166, 36.276%; route: 13.887, 61.688%; tC2Q: 0.458, 2.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins239325</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
</tr>
<tr>
<td>7.501</td>
<td>4.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/I1</td>
</tr>
<tr>
<td>8.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/F</td>
</tr>
<tr>
<td>9.679</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/I2</td>
</tr>
<tr>
<td>10.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/F</td>
</tr>
<tr>
<td>12.591</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins247214/I0</td>
</tr>
<tr>
<td>13.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins247214/F</td>
</tr>
<tr>
<td>14.233</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins246200/I3</td>
</tr>
<tr>
<td>15.265</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins246200/F</td>
</tr>
<tr>
<td>17.869</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins242754/A_2</td>
</tr>
<tr>
<td>18.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins242754/DOUT2</td>
</tr>
<tr>
<td>19.228</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247785/I2</td>
</tr>
<tr>
<td>20.327</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247785/F</td>
</tr>
<tr>
<td>22.439</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247084/I0</td>
</tr>
<tr>
<td>23.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247084/F</td>
</tr>
<tr>
<td>23.076</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins247083/I3</td>
</tr>
<tr>
<td>23.878</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins247083/F</td>
</tr>
<tr>
<td>24.305</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[4]_ins245932/I1</td>
</tr>
<tr>
<td>25.404</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[4]_ins245932/F</td>
</tr>
<tr>
<td>25.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins239325/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins239325/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins239325</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins239325</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.166, 36.276%; route: 13.887, 61.688%; tC2Q: 0.458, 2.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins238541</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/F</td>
</tr>
<tr>
<td>11.839</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/I1</td>
</tr>
<tr>
<td>12.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/F</td>
</tr>
<tr>
<td>14.160</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/I2</td>
</tr>
<tr>
<td>14.982</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/F</td>
</tr>
<tr>
<td>17.271</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/I0</td>
</tr>
<tr>
<td>18.332</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/F</td>
</tr>
<tr>
<td>18.751</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/I0</td>
</tr>
<tr>
<td>19.796</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/COUT</td>
</tr>
<tr>
<td>19.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/CIN</td>
</tr>
<tr>
<td>19.853</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/COUT</td>
</tr>
<tr>
<td>19.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/CIN</td>
</tr>
<tr>
<td>20.416</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/SUM</td>
</tr>
<tr>
<td>22.526</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n660_ins243062/I1</td>
</tr>
<tr>
<td>23.076</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n660_ins243062/COUT</td>
</tr>
<tr>
<td>23.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n659_ins243063/CIN</td>
</tr>
<tr>
<td>23.133</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n659_ins243063/COUT</td>
</tr>
<tr>
<td>23.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n658_ins243064/CIN</td>
</tr>
<tr>
<td>23.696</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n658_ins243064/SUM</td>
</tr>
<tr>
<td>24.500</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n682_ins245613/I0</td>
</tr>
<tr>
<td>25.322</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n682_ins245613/F</td>
</tr>
<tr>
<td>25.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins238541/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins238541/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins238541</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins238541</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.426, 37.566%; route: 13.545, 60.390%; tC2Q: 0.458, 2.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins238538</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/F</td>
</tr>
<tr>
<td>11.839</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/I1</td>
</tr>
<tr>
<td>12.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/F</td>
</tr>
<tr>
<td>14.160</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/I2</td>
</tr>
<tr>
<td>14.982</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/F</td>
</tr>
<tr>
<td>17.271</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/I0</td>
</tr>
<tr>
<td>18.332</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/F</td>
</tr>
<tr>
<td>18.751</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/I0</td>
</tr>
<tr>
<td>19.796</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/COUT</td>
</tr>
<tr>
<td>19.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/CIN</td>
</tr>
<tr>
<td>19.853</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/COUT</td>
</tr>
<tr>
<td>19.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/CIN</td>
</tr>
<tr>
<td>20.416</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/SUM</td>
</tr>
<tr>
<td>22.526</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n660_ins243062/I1</td>
</tr>
<tr>
<td>23.076</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n660_ins243062/COUT</td>
</tr>
<tr>
<td>23.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n659_ins243063/CIN</td>
</tr>
<tr>
<td>23.133</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n659_ins243063/COUT</td>
</tr>
<tr>
<td>23.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n658_ins243064/CIN</td>
</tr>
<tr>
<td>23.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n658_ins243064/COUT</td>
</tr>
<tr>
<td>23.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n657_ins243065/CIN</td>
</tr>
<tr>
<td>23.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n657_ins243065/COUT</td>
</tr>
<tr>
<td>23.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n656_ins243066/CIN</td>
</tr>
<tr>
<td>23.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n656_ins243066/COUT</td>
</tr>
<tr>
<td>23.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n655_ins243067/CIN</td>
</tr>
<tr>
<td>23.832</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n655_ins243067/SUM</td>
</tr>
<tr>
<td>24.251</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n679_ins245610/I0</td>
</tr>
<tr>
<td>25.283</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n679_ins245610/F</td>
</tr>
<tr>
<td>25.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins238538/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins238538/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins238538</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins238538</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.772, 39.178%; route: 13.160, 58.775%; tC2Q: 0.458, 2.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins239355</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
</tr>
<tr>
<td>7.501</td>
<td>4.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/I1</td>
</tr>
<tr>
<td>8.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/F</td>
</tr>
<tr>
<td>9.679</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/I2</td>
</tr>
<tr>
<td>10.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/F</td>
</tr>
<tr>
<td>12.114</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[0]_ins247227/I0</td>
</tr>
<tr>
<td>12.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[0]_ins247227/F</td>
</tr>
<tr>
<td>14.874</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[0]_ins246206/I3</td>
</tr>
<tr>
<td>15.696</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[0]_ins246206/F</td>
</tr>
<tr>
<td>17.651</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins242756/A_0</td>
</tr>
<tr>
<td>18.194</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins242756/DOUT2</td>
</tr>
<tr>
<td>18.613</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins247788/I2</td>
</tr>
<tr>
<td>19.712</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins247788/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins247095/I0</td>
</tr>
<tr>
<td>21.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins247095/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins247094/I3</td>
</tr>
<tr>
<td>22.296</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins247094/F</td>
</tr>
<tr>
<td>22.720</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins247093/I3</td>
</tr>
<tr>
<td>23.746</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins247093/F</td>
</tr>
<tr>
<td>24.167</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[6]_ins245946/I1</td>
</tr>
<tr>
<td>25.266</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[6]_ins245946/F</td>
</tr>
<tr>
<td>25.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins239355/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins239355/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins239355</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins239355</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.970, 40.094%; route: 12.945, 57.858%; tC2Q: 0.458, 2.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins238540</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/F</td>
</tr>
<tr>
<td>11.839</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/I1</td>
</tr>
<tr>
<td>12.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/F</td>
</tr>
<tr>
<td>14.160</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/I2</td>
</tr>
<tr>
<td>14.982</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/F</td>
</tr>
<tr>
<td>17.271</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/I0</td>
</tr>
<tr>
<td>18.332</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/F</td>
</tr>
<tr>
<td>18.751</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/I0</td>
</tr>
<tr>
<td>19.796</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/COUT</td>
</tr>
<tr>
<td>19.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/CIN</td>
</tr>
<tr>
<td>19.853</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/COUT</td>
</tr>
<tr>
<td>19.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/CIN</td>
</tr>
<tr>
<td>20.416</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/SUM</td>
</tr>
<tr>
<td>22.526</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n660_ins243062/I1</td>
</tr>
<tr>
<td>23.076</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n660_ins243062/COUT</td>
</tr>
<tr>
<td>23.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n659_ins243063/CIN</td>
</tr>
<tr>
<td>23.133</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n659_ins243063/COUT</td>
</tr>
<tr>
<td>23.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n658_ins243064/CIN</td>
</tr>
<tr>
<td>23.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n658_ins243064/COUT</td>
</tr>
<tr>
<td>23.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n657_ins243065/CIN</td>
</tr>
<tr>
<td>23.718</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n657_ins243065/SUM</td>
</tr>
<tr>
<td>24.137</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n681_ins245612/I0</td>
</tr>
<tr>
<td>25.236</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n681_ins245612/F</td>
</tr>
<tr>
<td>25.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins238540/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins238540/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins238540</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins238540</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.725, 39.050%; route: 13.160, 58.899%; tC2Q: 0.458, 2.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins239354</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
</tr>
<tr>
<td>7.501</td>
<td>4.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/I1</td>
</tr>
<tr>
<td>8.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/F</td>
</tr>
<tr>
<td>9.679</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/I2</td>
</tr>
<tr>
<td>10.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/F</td>
</tr>
<tr>
<td>12.114</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[0]_ins247227/I0</td>
</tr>
<tr>
<td>12.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[0]_ins247227/F</td>
</tr>
<tr>
<td>14.874</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume1[0]_ins246206/I3</td>
</tr>
<tr>
<td>15.696</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume1[0]_ins246206/F</td>
</tr>
<tr>
<td>17.651</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins242756/A_0</td>
</tr>
<tr>
<td>18.194</td>
<td>0.543</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_mul[0]_ins242756/DOUT2</td>
</tr>
<tr>
<td>18.613</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins247788/I2</td>
</tr>
<tr>
<td>19.712</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins247788/F</td>
</tr>
<tr>
<td>20.857</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins247095/I0</td>
</tr>
<tr>
<td>21.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[2]_ins247095/F</td>
</tr>
<tr>
<td>21.494</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins247094/I3</td>
</tr>
<tr>
<td>22.296</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[5]_ins247094/F</td>
</tr>
<tr>
<td>22.720</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins247093/I3</td>
</tr>
<tr>
<td>23.752</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins247093/F</td>
</tr>
<tr>
<td>24.562</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins245945/I0</td>
</tr>
<tr>
<td>25.188</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/w_channel_round[7]_ins245945/F</td>
</tr>
<tr>
<td>25.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins239354/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins239354/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins239354</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins239354</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.503, 38.139%; route: 13.334, 59.805%; tC2Q: 0.458, 2.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins238537</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/F</td>
</tr>
<tr>
<td>11.839</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/I1</td>
</tr>
<tr>
<td>12.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/F</td>
</tr>
<tr>
<td>14.160</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/I2</td>
</tr>
<tr>
<td>14.982</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/F</td>
</tr>
<tr>
<td>17.271</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/I0</td>
</tr>
<tr>
<td>18.332</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/F</td>
</tr>
<tr>
<td>18.751</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/I0</td>
</tr>
<tr>
<td>19.796</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/COUT</td>
</tr>
<tr>
<td>19.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/CIN</td>
</tr>
<tr>
<td>19.853</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/COUT</td>
</tr>
<tr>
<td>19.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/CIN</td>
</tr>
<tr>
<td>20.416</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/SUM</td>
</tr>
<tr>
<td>22.526</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n660_ins243062/I1</td>
</tr>
<tr>
<td>23.076</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n660_ins243062/COUT</td>
</tr>
<tr>
<td>23.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n659_ins243063/CIN</td>
</tr>
<tr>
<td>23.133</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n659_ins243063/COUT</td>
</tr>
<tr>
<td>23.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n658_ins243064/CIN</td>
</tr>
<tr>
<td>23.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n658_ins243064/COUT</td>
</tr>
<tr>
<td>23.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n657_ins243065/CIN</td>
</tr>
<tr>
<td>23.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n657_ins243065/COUT</td>
</tr>
<tr>
<td>23.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n656_ins243066/CIN</td>
</tr>
<tr>
<td>23.304</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n656_ins243066/COUT</td>
</tr>
<tr>
<td>23.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n655_ins243067/CIN</td>
</tr>
<tr>
<td>23.361</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n655_ins243067/COUT</td>
</tr>
<tr>
<td>23.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n654_ins243068/CIN</td>
</tr>
<tr>
<td>23.924</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n654_ins243068/SUM</td>
</tr>
<tr>
<td>23.930</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n678_ins245609/I0</td>
</tr>
<tr>
<td>25.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n678_ins245609/F</td>
</tr>
<tr>
<td>25.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins238537/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins238537/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins238537</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins238537</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.931, 40.346%; route: 12.746, 57.583%; tC2Q: 0.458, 2.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins239324</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[3]_ins238522/Q</td>
</tr>
<tr>
<td>7.501</td>
<td>4.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/I1</td>
</tr>
<tr>
<td>8.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_a1[8]_ins247381/F</td>
</tr>
<tr>
<td>9.679</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/I2</td>
</tr>
<tr>
<td>10.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247209/F</td>
</tr>
<tr>
<td>12.591</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins247214/I0</td>
</tr>
<tr>
<td>13.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins247214/F</td>
</tr>
<tr>
<td>14.233</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins246200/I3</td>
</tr>
<tr>
<td>15.265</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[2]_ins246200/F</td>
</tr>
<tr>
<td>17.869</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins242754/A_2</td>
</tr>
<tr>
<td>18.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins242754/DOUT2</td>
</tr>
<tr>
<td>19.228</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247785/I2</td>
</tr>
<tr>
<td>20.327</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247785/F</td>
</tr>
<tr>
<td>22.439</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247084/I0</td>
</tr>
<tr>
<td>23.065</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins247084/F</td>
</tr>
<tr>
<td>23.076</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins247083/I3</td>
</tr>
<tr>
<td>23.898</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins247083/F</td>
</tr>
<tr>
<td>23.915</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins245931/I2</td>
</tr>
<tr>
<td>24.947</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins245931/F</td>
</tr>
<tr>
<td>24.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins239324/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins239324/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins239324</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins239324</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.119, 36.815%; route: 13.476, 61.107%; tC2Q: 0.458, 2.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins238539</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/F</td>
</tr>
<tr>
<td>11.839</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/I1</td>
</tr>
<tr>
<td>12.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/F</td>
</tr>
<tr>
<td>14.160</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/I2</td>
</tr>
<tr>
<td>14.982</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/F</td>
</tr>
<tr>
<td>17.271</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/I0</td>
</tr>
<tr>
<td>18.332</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/F</td>
</tr>
<tr>
<td>18.751</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/I0</td>
</tr>
<tr>
<td>19.796</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/COUT</td>
</tr>
<tr>
<td>19.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/CIN</td>
</tr>
<tr>
<td>19.853</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/COUT</td>
</tr>
<tr>
<td>19.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/CIN</td>
</tr>
<tr>
<td>20.416</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/SUM</td>
</tr>
<tr>
<td>22.526</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n660_ins243062/I1</td>
</tr>
<tr>
<td>23.076</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n660_ins243062/COUT</td>
</tr>
<tr>
<td>23.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n659_ins243063/CIN</td>
</tr>
<tr>
<td>23.133</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n659_ins243063/COUT</td>
</tr>
<tr>
<td>23.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n658_ins243064/CIN</td>
</tr>
<tr>
<td>23.190</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n658_ins243064/COUT</td>
</tr>
<tr>
<td>23.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n657_ins243065/CIN</td>
</tr>
<tr>
<td>23.247</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n657_ins243065/COUT</td>
</tr>
<tr>
<td>23.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n656_ins243066/CIN</td>
</tr>
<tr>
<td>23.775</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n656_ins243066/SUM</td>
</tr>
<tr>
<td>24.194</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n680_ins245611/I0</td>
</tr>
<tr>
<td>24.820</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n680_ins245611/F</td>
</tr>
<tr>
<td>24.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins238539/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins238539/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins238539</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins238539</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.309, 37.894%; route: 13.160, 60.016%; tC2Q: 0.458, 2.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins238542</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/F</td>
</tr>
<tr>
<td>11.839</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/I1</td>
</tr>
<tr>
<td>12.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/F</td>
</tr>
<tr>
<td>14.160</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/I2</td>
</tr>
<tr>
<td>14.982</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/F</td>
</tr>
<tr>
<td>17.271</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/I0</td>
</tr>
<tr>
<td>18.332</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/F</td>
</tr>
<tr>
<td>18.751</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/I0</td>
</tr>
<tr>
<td>19.796</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/COUT</td>
</tr>
<tr>
<td>19.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/CIN</td>
</tr>
<tr>
<td>19.853</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/COUT</td>
</tr>
<tr>
<td>19.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/CIN</td>
</tr>
<tr>
<td>20.416</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins243053/SUM</td>
</tr>
<tr>
<td>22.526</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n660_ins243062/I1</td>
</tr>
<tr>
<td>23.076</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n660_ins243062/COUT</td>
</tr>
<tr>
<td>23.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n659_ins243063/CIN</td>
</tr>
<tr>
<td>23.639</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n659_ins243063/SUM</td>
</tr>
<tr>
<td>24.129</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n683_ins245614/I0</td>
</tr>
<tr>
<td>24.755</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n683_ins245614/F</td>
</tr>
<tr>
<td>24.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins238542/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins238542/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins238542</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins238542</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.173, 37.384%; route: 13.231, 60.520%; tC2Q: 0.458, 2.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins238543</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/F</td>
</tr>
<tr>
<td>11.839</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/I1</td>
</tr>
<tr>
<td>12.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/F</td>
</tr>
<tr>
<td>14.160</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/I2</td>
</tr>
<tr>
<td>14.982</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/F</td>
</tr>
<tr>
<td>17.271</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/I0</td>
</tr>
<tr>
<td>18.332</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[3]_ins246465/F</td>
</tr>
<tr>
<td>18.751</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/I0</td>
</tr>
<tr>
<td>19.796</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins243051/COUT</td>
</tr>
<tr>
<td>19.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/CIN</td>
</tr>
<tr>
<td>20.359</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins243052/SUM</td>
</tr>
<tr>
<td>22.138</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n661_ins243061/I1</td>
</tr>
<tr>
<td>22.688</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n661_ins243061/COUT</td>
</tr>
<tr>
<td>22.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C7[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n660_ins243062/CIN</td>
</tr>
<tr>
<td>23.251</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C7[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n660_ins243062/SUM</td>
</tr>
<tr>
<td>24.072</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n684_ins245615/I0</td>
</tr>
<tr>
<td>24.698</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n684_ins245615/F</td>
</tr>
<tr>
<td>24.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins238543/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins238543/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins238543</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins238543</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.116, 37.220%; route: 13.231, 60.678%; tC2Q: 0.458, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins238545</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>96</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[4]_ins238521/Q</td>
</tr>
<tr>
<td>7.832</td>
<td>4.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/I3</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins248166/F</td>
</tr>
<tr>
<td>8.875</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/I2</td>
</tr>
<tr>
<td>9.697</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins247863/F</td>
</tr>
<tr>
<td>11.839</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/I1</td>
</tr>
<tr>
<td>12.871</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247938/F</td>
</tr>
<tr>
<td>14.160</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/I2</td>
</tr>
<tr>
<td>14.982</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins247378/F</td>
</tr>
<tr>
<td>17.271</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins246462/I0</td>
</tr>
<tr>
<td>17.896</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C4[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins246462/F</td>
</tr>
<tr>
<td>18.315</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins243048/I0</td>
</tr>
<tr>
<td>19.360</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[0]_ins243048/COUT</td>
</tr>
<tr>
<td>19.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins243049/CIN</td>
</tr>
<tr>
<td>19.923</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[1]_ins243049/SUM</td>
</tr>
<tr>
<td>21.218</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n664_ins243058/I1</td>
</tr>
<tr>
<td>21.768</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n664_ins243058/COUT</td>
</tr>
<tr>
<td>21.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C6[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n663_ins243059/CIN</td>
</tr>
<tr>
<td>21.825</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n663_ins243059/COUT</td>
</tr>
<tr>
<td>21.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n662_ins243060/CIN</td>
</tr>
<tr>
<td>22.388</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n662_ins243060/SUM</td>
</tr>
<tr>
<td>23.209</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n686_ins245617/I0</td>
</tr>
<tr>
<td>24.308</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n686_ins245617/F</td>
</tr>
<tr>
<td>24.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins238545/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins238545/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins238545</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[3]_ins238545</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.210, 38.338%; route: 12.746, 59.522%; tC2Q: 0.458, 2.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[4]_ins239076</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[5]_ins239075</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[4]_ins239076/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[4]_ins239076/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[5]_ins239075/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[5]_ins239075/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[5]_ins239075</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[5]_ins239075</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[11]_ins238586</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[12]_ins238585</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[11]_ins238586/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C7[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[11]_ins238586/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[12]_ins238585/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[12]_ins238585/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[12]_ins238585</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[12]_ins238585</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[0]_ins239218</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins239217</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[0]_ins239218/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[0]_ins239218/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins239217/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins239217/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins239217</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins239217</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins239214</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins239213</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins239214/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C10[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins239214/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins239213/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins239213/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins239213</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[5]_ins239213</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins239211</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins239210</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins239211/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[7]_ins239211/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins239210/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins239210/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins239210</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[8]_ins239210</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[9]_ins239209</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins239208</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[9]_ins239209/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[9]_ins239209/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins239208/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins239208/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins239208</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[10]_ins239208</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[12]_ins239206</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[13]_ins239205</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[12]_ins239206/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C9[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[12]_ins239206/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[13]_ins239205/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[13]_ins239205/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[13]_ins239205</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[13]_ins239205</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins239064</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins239082</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins239064/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins239064/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins239082/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins239082/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins239082</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins239082</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins239077</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[4]_ins239076</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins239077/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[3]_ins239077/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[4]_ins239076/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[4]_ins239076/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[4]_ins239076</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[4]_ins239076</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins239071</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins239070</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins239071/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C12[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[9]_ins239071/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins239070/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins239070/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins239070</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[10]_ins239070</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[11]_ins239069</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[12]_ins239068</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[11]_ins239069/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[11]_ins239069/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[12]_ins239068/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[12]_ins239068/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[12]_ins239068</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[12]_ins239068</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins239010</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[2]_ins239009</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins239010/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins239010/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[2]_ins239009/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[2]_ins239009/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[2]_ins239009</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[2]_ins239009</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins239006</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins239005</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins239006/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins239006/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins239005/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins239005/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins239005</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins239005</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins239005</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[7]_ins239004</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins239005/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins239005/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[7]_ins239004/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[7]_ins239004/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[7]_ins239004</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[7]_ins239004</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins239001</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins239000</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins239001/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins239001/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins239000/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins239000/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins239000</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins239000</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins239000</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins238999</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins239000/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[11]_ins239000/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins238999/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins238999/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins238999</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins238999</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins238997</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins238996</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins238997/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins238997/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins238996/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins238996/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins238996</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins238996</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins238996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[16]_ins238995</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins238996/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins238996/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[16]_ins238995/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[16]_ins238995/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[16]_ins238995</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[16]_ins238995</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[2]_ins238940</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[3]_ins238939</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[2]_ins238940/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[2]_ins238940/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[3]_ins238939/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[3]_ins238939/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[3]_ins238939</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[3]_ins238939</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[5]_ins238937</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins238936</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[5]_ins238937/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C10[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[5]_ins238937/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins238936/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins238936/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins238936</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins238936</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[0]_ins238873</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[1]_ins238872</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[0]_ins238873/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[0]_ins238873/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[1]_ins238872/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[1]_ins238872/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[1]_ins238872</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[1]_ins238872</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[11]_ins238862</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[12]_ins238861</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[11]_ins238862/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C13[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[11]_ins238862/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[12]_ins238861/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[12]_ins238861/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[12]_ins238861</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[12]_ins238861</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[14]_ins238859</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[15]_ins238858</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[14]_ins238859/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C15[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[14]_ins238859/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[15]_ins238858/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[15]_ins238858/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[15]_ins238858</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e0/u_noise_generator/ff_noise[15]_ins238858</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[16]_ins238788</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[17]_ins238806</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[16]_ins238788/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[16]_ins238788/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[17]_ins238806/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[17]_ins238806/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[17]_ins238806</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[17]_ins238806</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[1]_ins238803</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[2]_ins238802</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[1]_ins238803/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[1]_ins238803/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[2]_ins238802/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1773</td>
<td>IOL11[A]</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[2]_ins238802/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[2]_ins238802</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d0/u_noise_generator/ff_noise[2]_ins238802</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins238495</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins238495/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins238495/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins238497</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins238497/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins238497/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins238502</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins238502/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins238502/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins238510</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins238510/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins238510/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins238526</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins238526/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins238526/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins238559</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins238559/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins238559/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins238583</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins238583/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[14]_ins238583/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[2]_ins238711</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[2]_ins238711/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[2]_ins238711/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_counter[0]_ins238967</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_counter[0]_ins238967/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_counter[0]_ins238967/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_register/reg_frequency_count_b0[6]_ins239620</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_register/reg_frequency_count_b0[6]_ins239620/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf226741/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf226741/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_register/reg_frequency_count_b0[6]_ins239620/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1773</td>
<td>clk_3</td>
<td>19.816</td>
<td>1.958</td>
</tr>
<tr>
<td>125</td>
<td>n117_1735</td>
<td>31.253</td>
<td>4.907</td>
</tr>
<tr>
<td>96</td>
<td>ff_active[4]</td>
<td>19.816</td>
<td>4.868</td>
</tr>
<tr>
<td>96</td>
<td>ff_active[0]</td>
<td>21.362</td>
<td>3.672</td>
</tr>
<tr>
<td>96</td>
<td>ff_active[3]</td>
<td>20.127</td>
<td>4.187</td>
</tr>
<tr>
<td>96</td>
<td>ff_active[1]</td>
<td>20.591</td>
<td>3.969</td>
</tr>
<tr>
<td>95</td>
<td>ff_active[2]</td>
<td>20.874</td>
<td>3.672</td>
</tr>
<tr>
<td>56</td>
<td>ff_reg_clone_adsr_c1</td>
<td>24.232</td>
<td>4.772</td>
</tr>
<tr>
<td>56</td>
<td>ff_reg_clone_adsr_e1</td>
<td>29.314</td>
<td>1.974</td>
</tr>
<tr>
<td>56</td>
<td>ff_reg_clone_adsr_d1</td>
<td>29.596</td>
<td>2.304</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C26</td>
<td>0.903</td>
</tr>
<tr>
<td>R8C26</td>
<td>0.833</td>
</tr>
<tr>
<td>R11C16</td>
<td>0.833</td>
</tr>
<tr>
<td>R6C26</td>
<td>0.806</td>
</tr>
<tr>
<td>R6C24</td>
<td>0.792</td>
</tr>
<tr>
<td>R7C26</td>
<td>0.764</td>
</tr>
<tr>
<td>R12C26</td>
<td>0.764</td>
</tr>
<tr>
<td>R4C26</td>
<td>0.764</td>
</tr>
<tr>
<td>R4C25</td>
<td>0.764</td>
</tr>
<tr>
<td>R5C25</td>
<td>0.750</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
