--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml bluetoothControlTL.twx bluetoothControlTL.ncd -o
bluetoothControlTL.twr bluetoothControlTL.pcf -ucf bluetoothControlTL.ucf

Design file:              bluetoothControlTL.ncd
Physical constraint file: bluetoothControlTL.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
-----------------+------------+------------+------------+------------+------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------+------------+------------------+--------+
send             |    4.067(R)|      SLOW  |   -1.900(R)|      FAST  |clock_BUFGP       |   0.000|
slide_switches<0>|    0.811(R)|      FAST  |   -0.070(R)|      SLOW  |clock_BUFGP       |   0.000|
slide_switches<1>|    0.713(R)|      FAST  |   -0.040(R)|      SLOW  |clock_BUFGP       |   0.000|
slide_switches<2>|    0.687(R)|      FAST  |    0.020(R)|      SLOW  |clock_BUFGP       |   0.000|
slide_switches<3>|    0.763(R)|      FAST  |   -0.077(R)|      SLOW  |clock_BUFGP       |   0.000|
slide_switches<4>|    0.742(R)|      FAST  |   -0.055(R)|      SLOW  |clock_BUFGP       |   0.000|
slide_switches<5>|    0.755(R)|      FAST  |   -0.050(R)|      SLOW  |clock_BUFGP       |   0.000|
slide_switches<6>|    0.576(R)|      FAST  |    0.163(R)|      SLOW  |clock_BUFGP       |   0.000|
slide_switches<7>|    1.075(R)|      FAST  |   -0.529(R)|      SLOW  |clock_BUFGP       |   0.000|
-----------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
seven_seg_an<0>  |         8.472(R)|      SLOW  |         4.307(R)|      FAST  |clock_BUFGP       |   0.000|
seven_seg_an<1>  |         8.707(R)|      SLOW  |         4.455(R)|      FAST  |clock_BUFGP       |   0.000|
seven_seg_an<2>  |         8.558(R)|      SLOW  |         4.487(R)|      FAST  |clock_BUFGP       |   0.000|
seven_seg_an<3>  |         8.506(R)|      SLOW  |         4.444(R)|      FAST  |clock_BUFGP       |   0.000|
seven_seg_cath<0>|         8.820(R)|      SLOW  |         4.255(R)|      FAST  |clock_BUFGP       |   0.000|
seven_seg_cath<1>|         9.177(R)|      SLOW  |         4.178(R)|      FAST  |clock_BUFGP       |   0.000|
seven_seg_cath<2>|         9.178(R)|      SLOW  |         4.495(R)|      FAST  |clock_BUFGP       |   0.000|
seven_seg_cath<3>|         9.188(R)|      SLOW  |         4.483(R)|      FAST  |clock_BUFGP       |   0.000|
seven_seg_cath<4>|         8.933(R)|      SLOW  |         4.463(R)|      FAST  |clock_BUFGP       |   0.000|
seven_seg_cath<5>|         9.105(R)|      SLOW  |         4.481(R)|      FAST  |clock_BUFGP       |   0.000|
seven_seg_cath<6>|         9.178(R)|      SLOW  |         4.570(R)|      FAST  |clock_BUFGP       |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.216|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 21 15:14:24 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 148 MB



