Analysis & Synthesis report for DigitalThereminP6
Thu Jul 30 09:03:36 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |system|system_dram_ctrl:dram_ctrl|i_state
 12. State Machine - |system|system_dram_ctrl:dram_ctrl|i_next
 13. State Machine - |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize
 14. State Machine - |system|system_dram_ctrl:dram_ctrl|m_state
 15. State Machine - |system|system_dram_ctrl:dram_ctrl|m_next
 16. State Machine - |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|state_cs
 17. State Machine - |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|state_cs
 18. State Machine - |system|system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 19. State Machine - |system|system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 20. Registers Protected by Synthesis
 21. User-Specified and Inferred Latches
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for system_dram_ctrl:dram_ctrl
 29. Source assignments for system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 30. Source assignments for system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 31. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux
 32. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 33. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux
 34. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 35. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 36. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 37. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 38. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 39. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 40. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_007
 41. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_008
 42. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_009
 43. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_010
 44. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_011
 45. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_012
 46. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_013:rsp_demux_013
 47. Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_013:rsp_demux_014
 48. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 49. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 50. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 51. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 52. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 67. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 68. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 69. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 70. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 71. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 72. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 73. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 74. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 75. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 76. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 77. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 78. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 79. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 80. Source assignments for altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 81. Source assignments for altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 82. Source assignments for system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 83. Source assignments for system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 84. Source assignments for system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
 85. Source assignments for system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 86. Source assignments for system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 87. Source assignments for system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 88. Source assignments for system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 89. Source assignments for system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 90. Source assignments for system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 91. Source assignments for system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 92. Source assignments for system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 93. Source assignments for sld_signaltap:auto_signaltap_0
 94. Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 95. Parameter Settings for User Entity Instance: pitch_dummy:pitch_dummy_0
 96. Parameter Settings for User Entity Instance: volume_dummy:volume_dummy_0
 97. Parameter Settings for User Entity Instance: system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 98. Parameter Settings for User Entity Instance: system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 99. Parameter Settings for User Entity Instance: system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo
100. Parameter Settings for User Entity Instance: system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo
101. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0
102. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|mixer:mixer_1
103. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|cordic_pipelined:cordic_pipelined_1
104. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|cordic_Control:cordic_Control_1
105. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|filter:cic_1
106. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1
107. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2
108. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_3
109. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1
110. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas
111. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|goldschmidt:goldschmid_1
112. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch
113. Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1
114. Parameter Settings for User Entity Instance: system_pll:pll|altera_pll:altera_pll_i
115. Parameter Settings for User Entity Instance: system_pll_0:pll_0|altera_pll:altera_pll_i
116. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0
117. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|mixer:mixer_1
118. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1
119. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1
120. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|filter:cic_1
121. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1
122. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2
123. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3
124. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1
125. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas
126. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|goldschmidt:goldschmid_1
127. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol
128. Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1
129. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
130. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
131. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator
132. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
133. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator
134. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
135. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
136. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_ctrl_s1_translator
137. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator
138. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator
139. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator
140. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
141. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator
142. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator
143. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator
144. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_generation_top_0_stg_translator
145. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator
146. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
147. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
148. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent
149. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo
152. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
153. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
154. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
155. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent
156. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo
159. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
160. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
163. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent
166. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor
167. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo
168. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo
169. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent
170. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo
173. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent
174. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor
175. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo
176. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo
177. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent
178. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent|altera_merlin_burst_uncompressor:uncompressor
179. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo
180. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo
181. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
182. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
184. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent
185. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent
188. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent
191. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo
193. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo
194. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent
195. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent|altera_merlin_burst_uncompressor:uncompressor
196. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo
197. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rdata_fifo
198. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent
199. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent|altera_merlin_burst_uncompressor:uncompressor
200. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo
201. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo
202. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004|system_mm_interconnect_0_router_002_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_005|system_mm_interconnect_0_router_002_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_006|system_mm_interconnect_0_router_003_default_decode:the_default_decode
209. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode
210. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_008|system_mm_interconnect_0_router_002_default_decode:the_default_decode
211. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_009|system_mm_interconnect_0_router_002_default_decode:the_default_decode
212. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_010|system_mm_interconnect_0_router_002_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_011|system_mm_interconnect_0_router_002_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_012|system_mm_interconnect_0_router_002_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_013|system_mm_interconnect_0_router_002_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_014|system_mm_interconnect_0_router_002_default_decode:the_default_decode
217. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_015|system_mm_interconnect_0_router_002_default_decode:the_default_decode
218. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_016|system_mm_interconnect_0_router_002_default_decode:the_default_decode
219. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
220. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
221. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_ctrl_s1_burst_adapter
222. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
223. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
224. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
225. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
226. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
227. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
230. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
231. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
232. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
233. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter
234. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
235. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter
236. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
237. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
238. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
239. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
240. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
241. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
242. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
243. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
244. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
245. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
246. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
247. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
248. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
249. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
250. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
251. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
252. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
253. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
254. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
255. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
256. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
257. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
258. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
259. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
260. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
261. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
262. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
263. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
264. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
265. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
266. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
267. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
268. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
269. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
270. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
271. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
272. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
273. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
274. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
275. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
276. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010
277. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
278. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
279. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
280. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011
281. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
282. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
283. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
284. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012
285. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
286. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
287. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
288. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013
289. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
290. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
291. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
292. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014
293. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer
294. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
295. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
296. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015
297. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer
298. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
299. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
300. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
301. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
302. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
303. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
304. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
305. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
306. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
307. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
308. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
309. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
310. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
311. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
312. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
313. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
314. Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
315. Parameter Settings for User Entity Instance: altera_irq_clock_crosser:irq_synchronizer
316. Parameter Settings for User Entity Instance: altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
317. Parameter Settings for User Entity Instance: altera_irq_clock_crosser:irq_synchronizer_001
318. Parameter Settings for User Entity Instance: altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
319. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller
320. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller|altera_reset_controller:rst_controller
321. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
322. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
323. Parameter Settings for User Entity Instance: system_rst_controller_001:rst_controller_001
324. Parameter Settings for User Entity Instance: system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
325. Parameter Settings for User Entity Instance: system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
326. Parameter Settings for User Entity Instance: system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
327. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_002
328. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller
329. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
330. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
331. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_003
332. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller
333. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
334. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
335. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_004
336. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller
337. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
338. Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
339. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
340. Parameter Settings for Inferred Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
341. scfifo Parameter Settings by Entity Instance
342. altsyncram Parameter Settings by Entity Instance
343. Port Connectivity Checks: "system_rst_controller:rst_controller_004"
344. Port Connectivity Checks: "system_rst_controller:rst_controller_003"
345. Port Connectivity Checks: "system_rst_controller:rst_controller_002"
346. Port Connectivity Checks: "system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
347. Port Connectivity Checks: "system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
348. Port Connectivity Checks: "system_rst_controller_001:rst_controller_001"
349. Port Connectivity Checks: "system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
350. Port Connectivity Checks: "system_rst_controller:rst_controller|altera_reset_controller:rst_controller"
351. Port Connectivity Checks: "system_rst_controller:rst_controller"
352. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015"
353. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014"
354. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013"
355. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012"
356. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011"
357. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010"
358. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
359. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
360. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
361. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
362. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
363. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
364. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
365. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
366. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
367. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
368. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter"
369. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
370. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter"
371. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
372. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
373. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
374. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode"
375. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode"
376. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode"
377. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode"
378. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode"
379. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo"
380. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo"
381. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent"
382. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rdata_fifo"
383. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo"
384. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent"
385. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo"
386. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo"
387. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent"
388. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo"
389. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent"
390. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo"
391. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent"
392. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
393. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
394. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo"
395. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo"
396. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent"
397. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo"
398. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo"
399. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent"
400. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo"
401. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo"
402. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent"
403. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo"
404. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo"
405. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent"
406. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
407. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
408. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
409. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
410. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo"
411. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo"
412. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent"
413. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
414. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
415. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo"
416. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo"
417. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent"
418. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
419. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
420. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator"
421. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_generation_top_0_stg_translator"
422. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator"
423. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator"
424. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator"
425. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
426. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator"
427. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator"
428. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator"
429. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_ctrl_s1_translator"
430. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
431. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
432. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator"
433. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
434. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator"
435. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
436. Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
437. Port Connectivity Checks: "Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1"
438. Port Connectivity Checks: "Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|goldschmidt:goldschmid_1"
439. Port Connectivity Checks: "Volume_generation_top:volume_generation_top_0|filter:cic_1"
440. Port Connectivity Checks: "system_touch_panel_spi:touch_panel_spi"
441. Port Connectivity Checks: "system_pll_0:pll_0|altera_pll:altera_pll_i"
442. Port Connectivity Checks: "system_pll_0:pll_0"
443. Port Connectivity Checks: "system_pll:pll|altera_pll:altera_pll_i"
444. Port Connectivity Checks: "system_pll:pll"
445. Port Connectivity Checks: "pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|goldschmidt:goldschmid_1"
446. Port Connectivity Checks: "pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1"
447. Port Connectivity Checks: "pitch_generation_top:pitch_generation_top_0|filter:cic_1"
448. Port Connectivity Checks: "pitch_generation_top:pitch_generation_top_0"
449. Port Connectivity Checks: "system_jtag_uart:jtag_uart"
450. Port Connectivity Checks: "system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module"
451. Port Connectivity Checks: "system_cpu:cpu"
452. Port Connectivity Checks: "system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
453. Port Connectivity Checks: "system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
454. Port Connectivity Checks: "system_audio_and_video_config_0:audio_and_video_config_0"
455. Signal Tap Logic Analyzer Settings
456. Post-Synthesis Netlist Statistics for Top Partition
457. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
458. Elapsed Time Per Partition
459. Connections to In-System Debugging Instance "auto_signaltap_0"
460. Analysis & Synthesis Messages
461. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jul 30 09:03:36 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; DigitalThereminP6                               ;
; Top-level Entity Name           ; system                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 7796                                            ;
; Total pins                      ; 85                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 376,896                                         ;
; Total DSP Blocks                ; 65                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; system             ; DigitalThereminP6  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.47        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.8%      ;
;     Processor 3            ;  15.8%      ;
;     Processor 4            ;  15.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                     ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; system/synthesis/system.vhd                                                                   ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd                                                                   ; system      ;
; system/synthesis/system_rst_controller.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system_rst_controller.vhd                                                    ; system      ;
; system/synthesis/system_rst_controller_001.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system_rst_controller_001.vhd                                                ; system      ;
; system/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_reset_controller.v                                         ; system      ;
; system/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_reset_synchronizer.v                                       ; system      ;
; system/synthesis/submodules/altera_irq_clock_crosser.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv                                       ; system      ;
; system/synthesis/submodules/system_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_irq_mapper.sv                                              ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v                                        ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v                  ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v                      ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; system      ;
; system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; system      ;
; system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ; system      ;
; system/synthesis/submodules/altera_std_synchronizer_nocut.v                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v                                   ; system      ;
; system/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; system      ;
; system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv                           ; system      ;
; system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv                               ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_013.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_013.sv                         ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv                         ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv                         ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv                         ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv                             ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv                           ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv                               ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv                         ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv                             ; system      ;
; system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; system      ;
; system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; system      ;
; system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; system      ;
; system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv                            ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv                            ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv                            ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv                            ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv                                ; system      ;
; system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; system      ;
; system/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_master_agent.sv                                     ; system      ;
; system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; system      ;
; system/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_master_translator.sv                                ; system      ;
; system/synthesis/submodules/Volume_generation_top.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Volume_generation_top.vhd                                         ; system      ;
; system/synthesis/submodules/freq_meas_vol.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd                                                 ; system      ;
; system/synthesis/submodules/cordic_control.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cordic_control.vhd                                                ; system      ;
; system/synthesis/submodules/cordic_pipelined.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cordic_pipelined.vhd                                              ; system      ;
; system/synthesis/submodules/Filter.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Filter.vhd                                                        ; system      ;
; system/synthesis/submodules/cic.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cic.vhd                                                           ; system      ;
; system/synthesis/submodules/FIR_vol.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/FIR_vol.vhd                                                       ; system      ;
; system/synthesis/submodules/goldschmidt.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/goldschmidt.vhd                                                   ; system      ;
; system/synthesis/submodules/count_freq_meas.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/count_freq_meas.vhd                                               ; system      ;
; system/synthesis/submodules/mixer.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/mixer.vhd                                                         ; system      ;
; system/synthesis/submodules/CalGlis_vol.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd                                                   ; system      ;
; system/synthesis/submodules/system_touch_panel_spi.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_touch_panel_spi.v                                          ; system      ;
; system/synthesis/submodules/system_touch_panel_pen_irq_n.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_touch_panel_pen_irq_n.v                                    ; system      ;
; system/synthesis/submodules/system_touch_panel_busy.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_touch_panel_busy.v                                         ; system      ;
; system/synthesis/submodules/sine_1kHz.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/sine_1kHz.vhd                                                     ; system      ;
; system/synthesis/submodules/system_timer.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_timer.v                                                    ; system      ;
; system/synthesis/submodules/system_sysid.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_sysid.v                                                    ; system      ;
; system/synthesis/submodules/system_pll_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_pll_0.v                                                    ; system      ;
; system/synthesis/submodules/system_pll.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_pll.v                                                      ; system      ;
; system/synthesis/submodules/pitch_generation_top.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_generation_top.vhd                                          ; system      ;
; system/synthesis/submodules/CalGlis.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd                                                       ; system      ;
; system/synthesis/submodules/FIR_pitch.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/FIR_pitch.vhd                                                     ; system      ;
; system/synthesis/submodules/freq_meas_pitch.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd                                               ; system      ;
; system/synthesis/submodules/system_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v                                                ; system      ;
; system/synthesis/submodules/system_dram_ctrl.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_dram_ctrl.v                                                ; system      ;
; system/synthesis/submodules/system_cpu.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu.v                                                      ; system      ;
; system/synthesis/submodules/system_cpu_cpu.v                                                  ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v                                                  ; system      ;
; system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v                               ; system      ;
; system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v                                  ; system      ;
; system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v                              ; system      ;
; system/synthesis/submodules/system_cpu_cpu_mult_cell.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_mult_cell.v                                        ; system      ;
; system/synthesis/submodules/system_cpu_cpu_test_bench.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_test_bench.v                                       ; system      ;
; system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                       ; system      ;
; system/synthesis/submodules/altera_up_slow_clock_generator.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_slow_clock_generator.v                                  ; system      ;
; system/synthesis/submodules/system_audio_and_video_config_0.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_audio_and_video_config_0.v                                 ; system      ;
; system/synthesis/submodules/volume_dummy.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/volume_dummy.vhd                                                  ; system      ;
; system/synthesis/submodules/pitch_dummy.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_dummy.vhd                                                   ; system      ;
; system/synthesis/submodules/system_LCD_Reset_N.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_LCD_Reset_N.v                                              ; system      ;
; system/synthesis/submodules/LT24_Controller.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/LT24_Controller.v                                                 ; system      ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                 ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                          ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                    ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                 ;             ;
; aglobal171.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                 ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                  ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                     ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                     ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                   ;             ;
; db/altsyncram_spj1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_spj1.tdf                                                                        ;             ;
; db/altsyncram_rgj1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_rgj1.tdf                                                                        ;             ;
; db/altsyncram_pdj1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_pdj1.tdf                                                                        ;             ;
; db/altsyncram_voi1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_voi1.tdf                                                                        ;             ;
; altera_mult_add.tdf                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                            ;             ;
; db/altera_mult_add_37p2.v                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altera_mult_add_37p2.v                                                                     ;             ;
; altera_mult_add_rtl.v                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                          ;             ;
; db/altsyncram_lpi1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_lpi1.tdf                                                                        ;             ;
; db/altsyncram_4kl1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_4kl1.tdf                                                                        ;             ;
; db/altsyncram_baj1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_baj1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                      ;             ;
; db/altsyncram_qid1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_qid1.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                              ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                     ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                  ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                   ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                   ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                   ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                   ;             ;
; db/scfifo_3291.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/scfifo_3291.tdf                                                                            ;             ;
; db/a_dpfifo_5771.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/a_dpfifo_5771.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_vg7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_vg7.tdf                                                                               ;             ;
; db/altsyncram_7pu1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_7pu1.tdf                                                                        ;             ;
; db/cntr_jgb.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_jgb.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                            ;             ;
; altera_sld_agent_endpoint.vhd                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                  ;             ;
; altera_fabric_endpoint.vhd                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                     ;             ;
; altera_pll.v                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                   ;             ;
; altera_std_synchronizer_bundle.v                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                                               ;             ;
; sld_signaltap.vhd                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                              ;             ;
; sld_signaltap_impl.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                         ;             ;
; sld_ela_control.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                            ;             ;
; lpm_shiftreg.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                               ;             ;
; lpm_constant.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                               ;             ;
; dffeea.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                     ;             ;
; sld_mbpmg.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                   ;             ;
; sld_buffer_manager.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                         ;             ;
; db/altsyncram_8i84.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_8i84.tdf                                                                        ;             ;
; altdpram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                   ;             ;
; memmodes.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                 ;             ;
; a_hdffe.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                    ;             ;
; alt_le_rden_reg.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                            ;             ;
; altsyncram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                 ;             ;
; lpm_mux.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                    ;             ;
; muxlut.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                     ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                   ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                                   ;             ;
; db/mux_hlc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/mux_hlc.tdf                                                                                ;             ;
; lpm_decode.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                 ;             ;
; declut.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/declut.inc                                                                                                     ;             ;
; lpm_compare.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                ;             ;
; db/decode_vnf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/decode_vnf.tdf                                                                             ;             ;
; lpm_counter.tdf                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                ;             ;
; cmpconst.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                   ;             ;
; lpm_counter.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                ;             ;
; alt_counter_stratix.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                        ;             ;
; db/cntr_79i.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_79i.tdf                                                                               ;             ;
; db/cmpr_e9c.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cmpr_e9c.tdf                                                                               ;             ;
; db/cntr_a2j.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_a2j.tdf                                                                               ;             ;
; db/cntr_49i.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_49i.tdf                                                                               ;             ;
; db/cmpr_d9c.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cmpr_d9c.tdf                                                                               ;             ;
; db/cntr_kri.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_kri.tdf                                                                               ;             ;
; db/cmpr_99c.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cmpr_99c.tdf                                                                               ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                 ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                    ; altera_sld  ;
; db/ip/sldaef199e8/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                               ;             ;
; db/altsyncram_40n1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_40n1.tdf                                                                        ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                         ;
+---------------------------------------------+-------------------------------------------------------+
; Resource                                    ; Usage                                                 ;
+---------------------------------------------+-------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5175                                                  ;
;                                             ;                                                       ;
; Combinational ALUT usage for logic          ; 7678                                                  ;
;     -- 7 input functions                    ; 46                                                    ;
;     -- 6 input functions                    ; 1219                                                  ;
;     -- 5 input functions                    ; 1284                                                  ;
;     -- 4 input functions                    ; 1021                                                  ;
;     -- <=3 input functions                  ; 4108                                                  ;
;                                             ;                                                       ;
; Dedicated logic registers                   ; 7796                                                  ;
;                                             ;                                                       ;
; I/O pins                                    ; 85                                                    ;
; Total MLAB memory bits                      ; 0                                                     ;
; Total block memory bits                     ; 376896                                                ;
;                                             ;                                                       ;
; Total DSP Blocks                            ; 65                                                    ;
;                                             ;                                                       ;
; Total PLLs                                  ; 7                                                     ;
;     -- PLLs                                 ; 7                                                     ;
;                                             ;                                                       ;
; Maximum fan-out node                        ; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3350                                                  ;
; Total fan-out                               ; 66688                                                 ;
; Average fan-out                             ; 4.16                                                  ;
+---------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |system                                                                                                                                 ; 7678 (1)            ; 7796 (0)                  ; 376896            ; 65         ; 85   ; 0            ; |system                                                                                                                                                                                                                                                                                                                                            ; system                                    ; system       ;
;    |Volume_generation_top:volume_generation_top_0|                                                                                      ; 1813 (0)            ; 1144 (0)                  ; 0                 ; 21         ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0                                                                                                                                                                                                                                                                                              ; Volume_generation_top                     ; system       ;
;       |cordic_Control:cordic_Control_1|                                                                                                 ; 105 (105)           ; 114 (114)                 ; 0                 ; 1          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1                                                                                                                                                                                                                                                              ; cordic_Control                            ; system       ;
;       |cordic_pipelined:cordic_pipelined_1|                                                                                             ; 703 (703)           ; 150 (150)                 ; 0                 ; 1          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1                                                                                                                                                                                                                                                          ; cordic_pipelined                          ; system       ;
;       |filter:cic_1|                                                                                                                    ; 203 (0)             ; 267 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|filter:cic_1                                                                                                                                                                                                                                                                                 ; filter                                    ; system       ;
;          |cic_calc:cic_1|                                                                                                               ; 88 (88)             ; 109 (109)                 ; 0                 ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1                                                                                                                                                                                                                                                                  ; cic_calc                                  ; system       ;
;          |cic_calc:cic_2|                                                                                                               ; 55 (55)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2                                                                                                                                                                                                                                                                  ; cic_calc                                  ; system       ;
;          |cic_calc:cic_3|                                                                                                               ; 60 (60)             ; 78 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3                                                                                                                                                                                                                                                                  ; cic_calc                                  ; system       ;
;       |freq_meas_vol:freq_meas_vol_1|                                                                                                   ; 786 (489)           ; 597 (74)                  ; 0                 ; 19         ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1                                                                                                                                                                                                                                                                ; freq_meas_vol                             ; system       ;
;          |CalGlis_vol:CalGlis_vol_1|                                                                                                    ; 199 (199)           ; 111 (111)                 ; 0                 ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1                                                                                                                                                                                                                                      ; CalGlis_vol                               ; system       ;
;          |count_freq_meas:count_meas|                                                                                                   ; 24 (24)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas                                                                                                                                                                                                                                     ; count_freq_meas                           ; system       ;
;          |fir_filter_vol:fir_vol|                                                                                                       ; 0 (0)               ; 290 (290)                 ; 0                 ; 15         ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol                                                                                                                                                                                                                                         ; fir_filter_vol                            ; system       ;
;          |goldschmidt:goldschmid_1|                                                                                                     ; 74 (74)             ; 91 (91)                   ; 0                 ; 3          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|goldschmidt:goldschmid_1                                                                                                                                                                                                                                       ; goldschmidt                               ; system       ;
;       |mixer:mixer_1|                                                                                                                   ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |system|Volume_generation_top:volume_generation_top_0|mixer:mixer_1                                                                                                                                                                                                                                                                                ; mixer                                     ; system       ;
;    |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                              ; altera_irq_clock_crosser                  ; system       ;
;       |altera_std_synchronizer_bundle:sync|                                                                                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                          ; altera_std_synchronizer_bundle            ; work         ;
;          |altera_std_synchronizer:sync[0].u|                                                                                            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                        ; altera_std_synchronizer                   ; work         ;
;    |altera_irq_clock_crosser:irq_synchronizer|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                  ; altera_irq_clock_crosser                  ; system       ;
;       |altera_std_synchronizer_bundle:sync|                                                                                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                              ; altera_std_synchronizer_bundle            ; work         ;
;          |altera_std_synchronizer:sync[0].u|                                                                                            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                            ; altera_std_synchronizer                   ; work         ;
;    |pitch_dummy:pitch_dummy_0|                                                                                                          ; 56 (56)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |system|pitch_dummy:pitch_dummy_0                                                                                                                                                                                                                                                                                                                  ; pitch_dummy                               ; system       ;
;    |pitch_generation_top:pitch_generation_top_0|                                                                                        ; 2078 (0)            ; 1526 (0)                  ; 0                 ; 41         ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0                                                                                                                                                                                                                                                                                                ; pitch_generation_top                      ; system       ;
;       |cordic_Control:cordic_Control_1|                                                                                                 ; 105 (105)           ; 114 (114)                 ; 0                 ; 1          ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|cordic_Control:cordic_Control_1                                                                                                                                                                                                                                                                ; cordic_Control                            ; system       ;
;       |cordic_pipelined:cordic_pipelined_1|                                                                                             ; 703 (703)           ; 149 (149)                 ; 0                 ; 1          ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|cordic_pipelined:cordic_pipelined_1                                                                                                                                                                                                                                                            ; cordic_pipelined                          ; system       ;
;       |filter:cic_1|                                                                                                                    ; 136 (0)             ; 173 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|filter:cic_1                                                                                                                                                                                                                                                                                   ; filter                                    ; system       ;
;          |cic_calc:cic_1|                                                                                                               ; 86 (86)             ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1                                                                                                                                                                                                                                                                    ; cic_calc                                  ; system       ;
;          |cic_calc:cic_2|                                                                                                               ; 50 (50)             ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2                                                                                                                                                                                                                                                                    ; cic_calc                                  ; system       ;
;       |freq_meas_pitch:freq_meas_pitch_1|                                                                                               ; 1118 (11)           ; 1074 (45)                 ; 0                 ; 39         ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1                                                                                                                                                                                                                                                              ; freq_meas_pitch                           ; system       ;
;          |CalGlis:CalGlis_1|                                                                                                            ; 1007 (1007)         ; 238 (238)                 ; 0                 ; 0          ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1                                                                                                                                                                                                                                            ; CalGlis                                   ; system       ;
;          |count_freq_meas:count_meas|                                                                                                   ; 25 (25)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas                                                                                                                                                                                                                                   ; count_freq_meas                           ; system       ;
;          |fir_filter_pitch:fir_pitch|                                                                                                   ; 0 (0)               ; 668 (668)                 ; 0                 ; 36         ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch                                                                                                                                                                                                                                   ; fir_filter_pitch                          ; system       ;
;          |goldschmidt:goldschmid_1|                                                                                                     ; 75 (75)             ; 91 (91)                   ; 0                 ; 3          ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|goldschmidt:goldschmid_1                                                                                                                                                                                                                                     ; goldschmidt                               ; system       ;
;       |mixer:mixer_1|                                                                                                                   ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |system|pitch_generation_top:pitch_generation_top_0|mixer:mixer_1                                                                                                                                                                                                                                                                                  ; mixer                                     ; system       ;
;    |sine1kHz:ton_generation_dummy_0|                                                                                                    ; 37 (37)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sine1kHz:ton_generation_dummy_0                                                                                                                                                                                                                                                                                                            ; sine1kHz                                  ; system       ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 112 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (87)            ; 105 (76)                  ; 0                 ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                            ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 311 (2)             ; 850 (76)                  ; 311296            ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 309 (0)             ; 774 (0)                   ; 311296            ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                        ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 309 (68)            ; 774 (239)                 ; 311296            ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 4 (0)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                  ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 311296            ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                ; work         ;
;                |altsyncram_8i84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 311296            ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated                                                                                                                                                 ; altsyncram_8i84                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                              ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 88 (88)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                        ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 47 (1)              ; 206 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                              ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 38 (0)              ; 190 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger         ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 114 (114)                 ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                              ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 38 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 54 (14)             ; 122 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                               ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                             ; cntr_79i                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                               ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; cntr_a2j                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 14 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                               ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; cntr_49i                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                               ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |system|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                ; work         ;
;    |system_LCD_Reset_N:lcd_reset_n|                                                                                                     ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_LCD_Reset_N:lcd_reset_n                                                                                                                                                                                                                                                                                                             ; system_LCD_Reset_N                        ; system       ;
;    |system_audio_and_video_config_0:audio_and_video_config_0|                                                                           ; 141 (48)            ; 132 (51)                  ; 0                 ; 0          ; 0    ; 0            ; |system|system_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                                                   ; system_audio_and_video_config_0           ; system       ;
;       |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                                 ; 93 (78)             ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                   ; altera_up_av_config_serial_bus_controller ; system       ;
;          |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                                 ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                      ; altera_up_slow_clock_generator            ; system       ;
;    |system_cpu:cpu|                                                                                                                     ; 1545 (0)            ; 1754 (0)                  ; 64448             ; 3          ; 0    ; 0            ; |system|system_cpu:cpu                                                                                                                                                                                                                                                                                                                             ; system_cpu                                ; system       ;
;       |system_cpu_cpu:cpu|                                                                                                              ; 1545 (1368)         ; 1754 (1418)               ; 64448             ; 3          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                          ; system_cpu_cpu                            ; system       ;
;          |system_cpu_cpu_bht_module:system_cpu_cpu_bht|                                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht                                                                                                                                                                                                                                                             ; system_cpu_cpu_bht_module                 ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                    ; altsyncram_pdj1                           ; work         ;
;          |system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data                                                                                                                                                                                                                                                     ; system_cpu_cpu_dc_data_module             ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                ; work         ;
;                |altsyncram_4kl1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                            ; altsyncram_4kl1                           ; work         ;
;          |system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|                                                                           ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag                                                                                                                                                                                                                                                       ; system_cpu_cpu_dc_tag_module              ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                ; work         ;
;                |altsyncram_lpi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated                                                                                                                                                                                              ; altsyncram_lpi1                           ; work         ;
;          |system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|                                                                     ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim                                                                                                                                                                                                                                                 ; system_cpu_cpu_dc_victim_module           ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                        ; altsyncram_baj1                           ; work         ;
;          |system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data                                                                                                                                                                                                                                                     ; system_cpu_cpu_ic_data_module             ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                            ; altsyncram_spj1                           ; work         ;
;          |system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|                                                                           ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag                                                                                                                                                                                                                                                       ; system_cpu_cpu_ic_tag_module              ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                             ; altsyncram                                ; work         ;
;                |altsyncram_rgj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                              ; altsyncram_rgj1                           ; work         ;
;          |system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|                                                                        ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell                                                                                                                                                                                                                                                    ; system_cpu_cpu_mult_cell                  ; system       ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                 ; altera_mult_add                           ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                       ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                   ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                     ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                 ; altera_mult_add                           ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                       ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                   ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                     ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                 ; altera_mult_add                           ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                             ; altera_mult_add_37p2                      ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                    ; altera_mult_add_rtl                       ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                           ; ama_multiplier_function                   ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                         ; ama_register_function                     ; work         ;
;          |system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|                                                                        ; 177 (10)            ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                    ; system_cpu_cpu_nios2_oci                  ; system       ;
;             |system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|                                                 ; 64 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper                                                                                                                                                                          ; system_cpu_cpu_debug_slave_wrapper        ; system       ;
;                |sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy                                                                                                                    ; sld_virtual_jtag_basic                    ; work         ;
;                |system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|                                                ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk                                                                                                  ; system_cpu_cpu_debug_slave_sysclk         ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                             ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                             ; altera_std_synchronizer                   ; work         ;
;                |system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|                                                      ; 54 (54)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck                                                                                                        ; system_cpu_cpu_debug_slave_tck            ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                   ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                   ; altera_std_synchronizer                   ; work         ;
;             |system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|                                                       ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                ; system_cpu_cpu_nios2_avalon_reg           ; system       ;
;             |system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|                                                         ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break                                                                                                                                                                                  ; system_cpu_cpu_nios2_oci_break            ; system       ;
;             |system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|                                                         ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug                                                                                                                                                                                  ; system_cpu_cpu_nios2_oci_debug            ; system       ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; altera_std_synchronizer                   ; work         ;
;             |system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|                                                               ; 84 (84)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem                                                                                                                                                                                        ; system_cpu_cpu_nios2_ocimem               ; system       ;
;                |system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|                                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram                                                                                                                       ; system_cpu_cpu_ociram_sp_ram_module       ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                             ; altsyncram                                ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                                              ; altsyncram_qid1                           ; work         ;
;          |system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a                                                                                                                                                                                                                                     ; system_cpu_cpu_register_bank_a_module     ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                            ; altsyncram_voi1                           ; work         ;
;          |system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b                                                                                                                                                                                                                                     ; system_cpu_cpu_register_bank_b_module     ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                            ; altsyncram_voi1                           ; work         ;
;    |system_dram_ctrl:dram_ctrl|                                                                                                         ; 218 (165)           ; 249 (157)                 ; 0                 ; 0          ; 0    ; 0            ; |system|system_dram_ctrl:dram_ctrl                                                                                                                                                                                                                                                                                                                 ; system_dram_ctrl                          ; system       ;
;       |system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module|                                                     ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module                                                                                                                                                                                                                                     ; system_dram_ctrl_input_efifo_module       ; system       ;
;    |system_jtag_uart:jtag_uart|                                                                                                         ; 116 (35)            ; 112 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                 ; system_jtag_uart                          ; system       ;
;       |alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|                                                                            ; 33 (33)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                            ; alt_jtag_atlantic                         ; work         ;
;       |system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|                                                                         ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                         ; system_jtag_uart_scfifo_r                 ; system       ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                            ; scfifo                                    ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                 ; scfifo_3291                               ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                            ; a_dpfifo_5771                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                              ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                               ; cntr_vg7                                  ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                    ; altsyncram_7pu1                           ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                      ; cntr_jgb                                  ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                            ; cntr_jgb                                  ; work         ;
;       |system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|                                                                         ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                         ; system_jtag_uart_scfifo_w                 ; system       ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                            ; scfifo                                    ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                 ; scfifo_3291                               ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                            ; a_dpfifo_5771                             ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                              ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                               ; cntr_vg7                                  ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                    ; altsyncram_7pu1                           ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                      ; cntr_jgb                                  ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                            ; cntr_jgb                                  ; work         ;
;    |system_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 981 (0)             ; 1413 (0)                  ; 128               ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0                  ; system       ;
;       |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|                                          ; 16 (16)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo                                                                                                                                                                                                          ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|                                            ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                        ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|                                                                             ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                     ; system       ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                        ; altsyncram                                ; work         ;
;             |altsyncram_40n1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                         ; altsyncram_40n1                           ; work         ;
;       |altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|                                                                               ; 30 (30)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|                                                            ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|                                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|                                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rdata_fifo|                                                               ; 37 (37)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rdata_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|                                                                 ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                   ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|                                                                      ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|                                                                        ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|                                                                 ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|                                                                   ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|                                                         ; 21 (21)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|                                                           ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|                                                                          ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo|                                                              ; 37 (37)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|                                                                ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                     ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                            ; 5 (0)               ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 5 (5)               ; 48 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                            ; 4 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 20 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                            ; 5 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 5 (5)               ; 20 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                            ; 3 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3 (3)               ; 18 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                            ; 6 (0)               ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 6 (6)               ; 52 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                            ; 6 (0)               ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 6 (6)               ; 82 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                            ; 5 (0)               ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 5 (5)               ; 82 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                            ; 3 (0)               ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3 (3)               ; 30 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                            ; 3 (0)               ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 3 (3)               ; 52 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                            ; 2 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 2 (2)               ; 10 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                            ; 2 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 2 (2)               ; 10 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                            ; 2 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 2 (2)               ; 10 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                            ; 4 (0)               ; 40 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 40 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                            ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                            ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                ; 4 (0)               ; 46 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser  ; system       ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 46 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser            ; system       ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                  ; altera_std_synchronizer_nocut             ; system       ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                  ; altera_std_synchronizer_nocut             ; system       ;
;       |altera_merlin_master_agent:cpu_data_master_agent|                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                ; system       ;
;       |altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                                                                 ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:dram_ctrl_s1_agent|                                                                                    ; 15 (9)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|                                                                   ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_agent:lcd_reset_n_s1_agent|                                                                                  ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_agent:pitch_dummy_0_sp_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:pitch_generation_top_0_stg_agent|                                                                      ; 3 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                        ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent|                                                                        ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                          ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|                                                                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_agent:volume_dummy_0_sp_agent|                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                 ; system       ;
;       |altera_merlin_slave_agent:volume_generation_top_0_svg_agent|                                                                     ; 3 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                 ; system       ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                       ; altera_merlin_burst_uncompressor          ; system       ;
;       |altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|                                       ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                                                       ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                   ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|                                                         ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:lcd_reset_n_s1_translator|                                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:pitch_dummy_0_sp_translator|                                                                      ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:pitch_generation_top_0_stg_translator|                                                            ; 5 (5)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_generation_top_0_stg_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                   ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                                              ; 5 (5)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:touch_panel_busy_s1_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|                                                              ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|                                                      ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:volume_dummy_0_sp_translator|                                                                     ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_slave_translator:volume_generation_top_0_svg_translator|                                                           ; 4 (4)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator            ; system       ;
;       |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                           ; 15 (15)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter             ; system       ;
;       |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                    ; 14 (14)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter             ; system       ;
;       |altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|                                                                      ; 46 (46)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter                                                                                                                                                                                                                                      ; altera_merlin_width_adapter               ; system       ;
;       |altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|                                                                      ; 18 (18)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter                                                                                                                                                                                                                                      ; altera_merlin_width_adapter               ; system       ;
;       |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                    ; system_mm_interconnect_0_cmd_demux        ; system       ;
;       |system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                            ; system_mm_interconnect_0_cmd_demux_001    ; system       ;
;       |system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                ; 19 (15)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                ; system_mm_interconnect_0_cmd_mux_001      ; system       ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                  ; system       ;
;       |system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                                ; 52 (48)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                ; system_mm_interconnect_0_cmd_mux_001      ; system       ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                  ; system       ;
;       |system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                                ; 53 (48)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                ; system_mm_interconnect_0_cmd_mux_001      ; system       ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                  ; system       ;
;       |system_mm_interconnect_0_router:router|                                                                                          ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                          ; system_mm_interconnect_0_router           ; system       ;
;       |system_mm_interconnect_0_router_001:router_001|                                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                  ; system_mm_interconnect_0_router_001       ; system       ;
;       |system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                            ; system_mm_interconnect_0_rsp_demux_001    ; system       ;
;       |system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                            ; system_mm_interconnect_0_rsp_demux_001    ; system       ;
;       |system_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                            ; system_mm_interconnect_0_rsp_demux_001    ; system       ;
;       |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 180 (180)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                        ; system_mm_interconnect_0_rsp_mux          ; system       ;
;       |system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                ; system_mm_interconnect_0_rsp_mux_001      ; system       ;
;    |system_pll:pll|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_pll:pll                                                                                                                                                                                                                                                                                                                             ; system_pll                                ; system       ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                     ; altera_pll                                ; work         ;
;    |system_pll_0:pll_0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                         ; system_pll_0                              ; system       ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                 ; altera_pll                                ; work         ;
;    |system_rst_controller:rst_controller_002|                                                                                           ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_002                                                                                                                                                                                                                                                                                                   ; system_rst_controller                     ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; altera_reset_controller                   ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; altera_reset_synchronizer                 ; system       ;
;    |system_rst_controller:rst_controller_003|                                                                                           ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_003                                                                                                                                                                                                                                                                                                   ; system_rst_controller                     ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; altera_reset_controller                   ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; altera_reset_synchronizer                 ; system       ;
;    |system_rst_controller:rst_controller_004|                                                                                           ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_004                                                                                                                                                                                                                                                                                                   ; system_rst_controller                     ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; altera_reset_controller                   ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; altera_reset_synchronizer                 ; system       ;
;    |system_rst_controller:rst_controller|                                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                       ; system_rst_controller                     ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                ; altera_reset_controller                   ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                     ; altera_reset_synchronizer                 ; system       ;
;    |system_rst_controller_001:rst_controller_001|                                                                                       ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                               ; system_rst_controller_001                 ; system       ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                    ; altera_reset_controller                   ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer                 ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                         ; altera_reset_synchronizer                 ; system       ;
;    |system_timer:timer|                                                                                                                 ; 109 (109)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |system|system_timer:timer                                                                                                                                                                                                                                                                                                                         ; system_timer                              ; system       ;
;    |system_touch_panel_busy:touch_panel_busy|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_touch_panel_busy:touch_panel_busy                                                                                                                                                                                                                                                                                                   ; system_touch_panel_busy                   ; system       ;
;    |system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|                                                                                 ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |system|system_touch_panel_pen_irq_n:touch_panel_pen_irq_n                                                                                                                                                                                                                                                                                         ; system_touch_panel_pen_irq_n              ; system       ;
;    |system_touch_panel_spi:touch_panel_spi|                                                                                             ; 82 (82)             ; 122 (122)                 ; 0                 ; 0          ; 0    ; 0            ; |system|system_touch_panel_spi:touch_panel_spi                                                                                                                                                                                                                                                                                                     ; system_touch_panel_spi                    ; system       ;
;    |volume_dummy:volume_dummy_0|                                                                                                        ; 46 (46)             ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |system|volume_dummy:volume_dummy_0                                                                                                                                                                                                                                                                                                                ; volume_dummy                              ; system       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8i84:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 8192         ; 38           ; 8192         ; 38           ; 311296 ; None ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 1           ;
; Two Independent 18x18             ; 5           ;
; Independent 18x18 plus 36         ; 49          ;
; Sum of two 18x18                  ; 2           ;
; Independent 27x27                 ; 8           ;
; Total number of DSP blocks        ; 65          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 10          ;
; Fixed Point Mixed Sign Multiplier ; 57          ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                                     ; 17.1    ; N/A          ; N/A          ; |system                                                                                                                                                                                                                                                                     ; system.qsys     ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_nios2_gen2                        ; 17.1    ; N/A          ; N/A          ; |system|system_cpu:cpu                                                                                                                                                                                                                                                      ; system.qsys     ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu                                                                                                                                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace|system_cpu_cpu_nios2_oci_td_mode:system_cpu_cpu_nios2_oci_trc_ctrl_td_mode                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo|system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_cpu_cpu_nios2_oci_compute_input_tm_cnt             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo|system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_cpu_cpu_nios2_oci_fifo_cnt_inc                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo|system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_cpu_cpu_nios2_oci_fifo_wrptr_inc                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_im:the_system_cpu_cpu_nios2_oci_im                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_itrace:the_system_cpu_cpu_nios2_oci_itrace                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_pib:the_system_cpu_cpu_nios2_oci_pib                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram                                                ;                 ;
; Altera ; altera_avalon_new_sdram_controller       ; 17.1    ; N/A          ; N/A          ; |system|system_dram_ctrl:dram_ctrl                                                                                                                                                                                                                                          ; system.qsys     ;
; Altera ; altera_irq_mapper                        ; 17.1    ; N/A          ; N/A          ; |system|system_irq_mapper:irq_mapper                                                                                                                                                                                                                                        ; system.qsys     ;
; Altera ; altera_irq_clock_crosser                 ; 17.1    ; N/A          ; N/A          ; |system|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_irq_clock_crosser                 ; 17.1    ; N/A          ; N/A          ; |system|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                       ; system.qsys     ;
; Altera ; altera_avalon_jtag_uart                  ; 17.1    ; N/A          ; N/A          ; |system|system_jtag_uart:jtag_uart                                                                                                                                                                                                                                          ; system.qsys     ;
; Altera ; altera_avalon_pio                        ; 17.1    ; N/A          ; N/A          ; |system|system_LCD_Reset_N:lcd_reset_n                                                                                                                                                                                                                                      ; system.qsys     ;
; Altera ; altera_mm_interconnect                   ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                          ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                          ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo                                                                                                                                   ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                             ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                  ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                                     ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                                      ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                         ; system.qsys     ;
; Altera ; error_adapter                            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                 ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_merlin_traffic_limiter            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                    ; system.qsys     ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                               ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                      ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                 ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_master_agent               ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                  ; system.qsys     ;
; Altera ; altera_merlin_traffic_limiter            ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_master_translator          ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                        ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo                                                                                                                                                                      ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo                                                                                                                                                                        ; system.qsys     ;
; Altera ; altera_merlin_burst_adapter              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_ctrl_s1_burst_adapter                                                                                                                                                                   ; system.qsys     ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter                                                                                                                                                               ; system.qsys     ;
; Altera ; altera_merlin_width_adapter              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter                                                                                                                                                               ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_ctrl_s1_translator                                                                                                                                                                   ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                              ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                    ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo                                                                                                                                                       ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator                                                                                                                                                  ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo                                                                                                                                                                    ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo                                                                                                                                                                      ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator                                                                                                                                                                 ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent                                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo                                                                                                                                                                    ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator                                                                                                                                                               ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent                                                                                                                                                               ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rdata_fifo                                                                                                                                                        ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo                                                                                                                                                          ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_generation_top_0_stg_translator                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                   ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_005                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_006                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_008                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_009                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_010                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_011                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_012                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_013                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_014                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_015                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_016                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_007                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_008                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_009                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_012                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_013:rsp_demux_013                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_013:rsp_demux_014                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                 ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                      ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                 ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                 ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                       ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent                                                                                                                                                                      ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo                                                                                                                                                               ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo                                                                                                                                                                 ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent                                                                                                                                                                 ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo                                                                                                                                                          ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator                                                                                                                                                       ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo                                                                                                                                                  ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo                                                                                                                                                    ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator                                                                                                                                               ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent                                                                                                                                                                        ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo                                                                                                                                                                   ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator                                                                                                                                                              ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent                                                                                                                                                              ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo                                                                                                                                                       ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 17.1    ; N/A          ; N/A          ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator                                                                                                                                                    ; system.qsys     ;
; Altera ; altera_pll                               ; 17.1    ; N/A          ; N/A          ; |system|system_pll:pll                                                                                                                                                                                                                                                      ; system.qsys     ;
; Altera ; altera_pll                               ; 17.1    ; N/A          ; N/A          ; |system|system_pll_0:pll_0                                                                                                                                                                                                                                                  ; system.qsys     ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |system|system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |system|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |system|system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller                                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |system|system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller                                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_reset_controller                  ; 17.1    ; N/A          ; N/A          ; |system|system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller                                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_avalon_sysid_qsys                 ; 17.1    ; N/A          ; N/A          ; |system|system_sysid:sysid                                                                                                                                                                                                                                                  ; system.qsys     ;
; Altera ; altera_avalon_timer                      ; 17.1    ; N/A          ; N/A          ; |system|system_timer:timer                                                                                                                                                                                                                                                  ; system.qsys     ;
; Altera ; altera_avalon_pio                        ; 17.1    ; N/A          ; N/A          ; |system|system_touch_panel_busy:touch_panel_busy                                                                                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_avalon_pio                        ; 17.1    ; N/A          ; N/A          ; |system|system_touch_panel_pen_irq_n:touch_panel_pen_irq_n                                                                                                                                                                                                                  ; system.qsys     ;
; Altera ; altera_avalon_spi                        ; 17.1    ; N/A          ; N/A          ; |system|system_touch_panel_spi:touch_panel_spi                                                                                                                                                                                                                              ; system.qsys     ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |system|system_dram_ctrl:dram_ctrl|i_state                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |system|system_dram_ctrl:dram_ctrl|i_next      ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system|system_dram_ctrl:dram_ctrl|m_state                                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |system|system_dram_ctrl:dram_ctrl|m_next                                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|state_cs                               ;
+-----------------------+---------------------+-----------------+-----------------------+-----------------+-----------------+------------------+-----------------+
; Name                  ; state_cs.s_step_cnt ; state_cs.s_step ; state_cs.s_freq_range ; state_cs.s_diff ; state_cs.s_sign ; state_cs.s_check ; state_cs.s_idle ;
+-----------------------+---------------------+-----------------+-----------------------+-----------------+-----------------+------------------+-----------------+
; state_cs.s_idle       ; 0                   ; 0               ; 0                     ; 0               ; 0               ; 0                ; 0               ;
; state_cs.s_check      ; 0                   ; 0               ; 0                     ; 0               ; 0               ; 1                ; 1               ;
; state_cs.s_sign       ; 0                   ; 0               ; 0                     ; 0               ; 1               ; 0                ; 1               ;
; state_cs.s_diff       ; 0                   ; 0               ; 0                     ; 1               ; 0               ; 0                ; 1               ;
; state_cs.s_freq_range ; 0                   ; 0               ; 1                     ; 0               ; 0               ; 0                ; 1               ;
; state_cs.s_step       ; 0                   ; 1               ; 0                     ; 0               ; 0               ; 0                ; 1               ;
; state_cs.s_step_cnt   ; 1                   ; 0               ; 0                     ; 0               ; 0               ; 0                ; 1               ;
+-----------------------+---------------------+-----------------+-----------------------+-----------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|state_cs                         ;
+-----------------------+---------------------+-----------------+-----------------------+-----------------+-----------------+------------------+-----------------+
; Name                  ; state_cs.s_step_cnt ; state_cs.s_step ; state_cs.s_freq_range ; state_cs.s_diff ; state_cs.s_sign ; state_cs.s_check ; state_cs.s_idle ;
+-----------------------+---------------------+-----------------+-----------------------+-----------------+-----------------+------------------+-----------------+
; state_cs.s_idle       ; 0                   ; 0               ; 0                     ; 0               ; 0               ; 0                ; 0               ;
; state_cs.s_check      ; 0                   ; 0               ; 0                     ; 0               ; 0               ; 1                ; 1               ;
; state_cs.s_sign       ; 0                   ; 0               ; 0                     ; 0               ; 1               ; 0                ; 1               ;
; state_cs.s_diff       ; 0                   ; 0               ; 0                     ; 1               ; 0               ; 0                ; 1               ;
; state_cs.s_freq_range ; 0                   ; 0               ; 1                     ; 0               ; 0               ; 0                ; 1               ;
; state_cs.s_step       ; 0                   ; 1               ; 0                     ; 0               ; 0               ; 0                ; 1               ;
; state_cs.s_step_cnt   ; 1                   ; 0               ; 0                     ; 0               ; 0               ; 0                ; 1               ;
+-----------------------+---------------------+-----------------+-----------------------+-----------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system|system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system|system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                                                    ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                          ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                              ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                  ; yes                                                              ; yes                                        ;
; system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                   ; yes                                                              ; yes                                        ;
; system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 122                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                    ; Latch Enable Signal                                                                                                     ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------+
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[4]        ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[3]  ; yes                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[3]        ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[3]  ; yes                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[2]        ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[3]  ; yes                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[1]        ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[3]  ; yes                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[0]        ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[3]  ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|\p_cmb:vol_index[0]                               ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|\p_cmb:vol_index[1]                               ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|\p_cmb:vol_index[2]                               ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|\p_cmb:vol_index[3]                               ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|\p_cmb:vol_index[4]                               ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|\p_cmb:vol_index[5]                               ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|\p_cmb:vol_index[6]                               ; GND                                                                                                                     ; yes                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[5]       ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[0] ; yes                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[4]       ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[0] ; yes                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[3]       ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[0] ; yes                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[2]       ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[0] ; yes                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[1]       ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[0] ; yes                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[0]       ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[0] ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|\p_fsm_cmb:gli_index[5] ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|\p_fsm_cmb:gli_index[1] ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|\p_fsm_cmb:gli_index[2] ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|\p_fsm_cmb:gli_index[3] ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|\p_fsm_cmb:gli_index[4] ; GND                                                                                                                     ; yes                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|\p_fsm_cmb:gli_index[0] ; GND                                                                                                                     ; yes                    ;
; Number of user-specified and inferred latches = 24                                                                            ;                                                                                                                         ;                        ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..88]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..88]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..88]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..88]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..88]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..88]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..88]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..88]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..88]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..88]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..88]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..88]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..88]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..88]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..88]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..88]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_use_reg                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_chipselect_pre                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[1..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_chipselect_pre                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1..3,6,7,12,15,16,18..20,22,23,29,31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_chipselect_pre                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|Cal_Glis_3[0,1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|vol_data_reg[7..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].x[15,16]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].y[0..16]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[1..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_touch_panel_busy:touch_panel_busy|readdata[1..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].x[15,16]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].y[0..16]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_dram_ctrl:dram_ctrl|i_addr[4,5]                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_im:the_system_cpu_cpu_nios2_oci_im|trc_wrap                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_im:the_system_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_audio_and_video_config_0:audio_and_video_config_0|address_reg[8..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_audio_and_video_config_0:audio_and_video_config_0|control_reg[0,3..15,18..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; volume_dummy:volume_dummy_0|vol_data_reg[0..7,16..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; pitch_dummy:pitch_dummy_0|freq_data_reg[0..4,7,8,10,14,16..25,30]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[3]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][88]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][85]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][88]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][87]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][86]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][85]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][88]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][87]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][86]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][85]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][88]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][87]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][86]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][85]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][88]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][85]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][88]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][87]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][86]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][85]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[1..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[1..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                  ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                              ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                              ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][88]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][87]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][85]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][88]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][87]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][86]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][85]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][88]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][87]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][86]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][85]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][88]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][87]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][86]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][85]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][88]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][87]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][85]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][87]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][86]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][85]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                     ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                     ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                     ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                     ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                     ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                     ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                               ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|byteen_reg[3]                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][70]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][71]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][64]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][71]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][70]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][71]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][64]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][71]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][26]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][16]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][30]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][28]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][19]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][27]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][17]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][18]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][29]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][22]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][24]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][23]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][25]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][21]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][20]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][72]                                                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][107]                                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][64]                                                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][71]                                                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][70]                                                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][71]                                                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][72]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][107]                                                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][70]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][71]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][64]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][71]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                      ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][30]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][29]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][28]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][26]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][24]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][22]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][21]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][20]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][18]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][17]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][16]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][14]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][12]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][15]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][13]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][10]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][11]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][27]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][1]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][25]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][23]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][19]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][6]                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][71]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][71]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][29]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][25]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][20]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][24]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][22]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][18]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][28]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][27]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][26]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][15]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][11]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][7]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][4]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][3]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][1]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][17]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][12]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][23]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][8]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][6]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][5]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][2]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][10]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][21]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][13]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][21]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][9]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][21]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][14]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][21]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][16]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][21]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][19]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][21]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][64]                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][71]                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][70]                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][71]                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][1]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][16]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][16]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][71]                                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][87]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][87]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][87]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][87]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][87]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][87]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][87]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][87]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][86]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][107]                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][71]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][71]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                       ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                  ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][64]                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][71]                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][70]                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][71]                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4,5,8..11,13,14,17,21,24..28]                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                              ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[7..24]                                                                                                                          ; Merged with Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[25]                                                                                        ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][27]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[27]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][26]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[26]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][25]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[25]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][24]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[24]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][23]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[23]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][22]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[22]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][21]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[21]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][20]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[20]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][19]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[19]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][18]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[18]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][17]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[17]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][16]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[16]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][15]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[15]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][14]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[14]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][13]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[13]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][12]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[12]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][11]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[11]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][10]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[10]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][9]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[9]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][8]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[8]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][7]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[7]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][6]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[6]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][5]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[5]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][4]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[4]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][3]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[3]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][2]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[2]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][1]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[1]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_old_reg[0][0]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3|integrator_reg[0]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][24]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[24]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][23]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[23]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][22]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[22]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][21]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[21]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][20]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[20]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][19]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[19]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][18]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[18]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][17]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[17]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][16]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[16]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][15]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[15]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][14]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[14]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][13]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[13]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][12]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[12]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][11]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[11]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][10]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[10]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][9]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[9]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][8]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[8]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][7]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[7]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][6]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[6]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][5]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[5]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][4]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[4]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][3]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[3]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][2]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[2]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][1]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[1]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][0]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[0]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][20]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[20]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][19]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[19]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][18]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[18]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][17]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[17]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][16]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[16]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][15]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[15]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][14]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[14]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][13]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[13]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][12]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[12]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][11]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[11]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][10]                                                                                                                                            ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[10]                                                                                                              ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][9]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[9]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][8]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[8]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][7]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[7]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][6]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[6]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][5]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[5]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][4]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[4]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][3]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[3]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][2]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[2]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][1]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[1]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][0]                                                                                                                                             ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[0]                                                                                                               ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[3]                                                                                                                                               ; Merged with Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[6]                                                                                                          ;
; pitch_generation_top:pitch_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[4]                                                                                                                                                 ; Merged with Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[6]                                                                                                          ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[1,2,5]                                                                                                                                           ; Merged with Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[6]                                                                                                          ;
; pitch_generation_top:pitch_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[0,1,3,5]                                                                                                                                           ; Merged with Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[6]                                                                                                          ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[4]                                                                                                                                               ; Merged with Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[6]                                                                                                          ;
; pitch_generation_top:pitch_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[2,6]                                                                                                                                               ; Merged with Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[6]                                                                                                          ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[0]                                                                                                                                               ; Merged with Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[6]                                                                                                          ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_step[7..24]                                                                                                                                ; Merged with pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_step[25]                                                                                              ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][24]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[24]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][23]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[23]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][22]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[22]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][21]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[21]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][20]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[20]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][19]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[19]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][18]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[18]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][17]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[17]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][16]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[16]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][15]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[15]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][14]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[14]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][13]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[13]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][12]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[12]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][11]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[11]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][10]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[10]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][9]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[9]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][8]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[8]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][7]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[7]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][6]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[6]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][5]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[5]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][4]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[4]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][3]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[3]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][2]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[2]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][1]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[1]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_old_reg[0][0]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|integrator_reg[0]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][20]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[20]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][19]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[19]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][18]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[18]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][17]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[17]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][16]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[16]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][15]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[15]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][14]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[14]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][13]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[13]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][12]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[12]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][11]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[11]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][10]                                                                                                                                              ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[10]                                                                                                                ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][9]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[9]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][8]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[8]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][7]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[7]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][6]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[6]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][5]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[5]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][4]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[4]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][3]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[3]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][2]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[2]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][1]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[1]                                                                                                                 ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_old_reg[1][0]                                                                                                                                               ; Merged with pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|integrator_reg[0]                                                                                                                 ;
; system_dram_ctrl:dram_ctrl|i_addr[0..3,6..11]                                                                                                                                                                                                  ; Merged with system_dram_ctrl:dram_ctrl|i_addr[12]                                                                                                                                                                     ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_badaddr_reg_baddr[0..26]                                                                                                                                                                                   ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                 ;
; system_audio_and_video_config_0:audio_and_video_config_0|readdata[10..15,18..31]                                                                                                                                                               ; Merged with system_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                      ;
; pitch_dummy:pitch_dummy_0|enable                                                                                                                                                                                                               ; Merged with volume_dummy:volume_dummy_0|enable                                                                                                                                                                        ;
; volume_dummy:volume_dummy_0|vol_data_reg[9]                                                                                                                                                                                                    ; Merged with volume_dummy:volume_dummy_0|vol_data_reg[15]                                                                                                                                                              ;
; pitch_dummy:pitch_dummy_0|freq_data_reg[11,12,26..28]                                                                                                                                                                                          ; Merged with volume_dummy:volume_dummy_0|vol_data_reg[15]                                                                                                                                                              ;
; volume_dummy:volume_dummy_0|vol_data_reg[8]                                                                                                                                                                                                    ; Merged with volume_dummy:volume_dummy_0|vol_data_reg[10]                                                                                                                                                              ;
; pitch_dummy:pitch_dummy_0|freq_data_reg[5,6,9,13,15,29,31]                                                                                                                                                                                     ; Merged with volume_dummy:volume_dummy_0|vol_data_reg[10]                                                                                                                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][21]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][71]                                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                       ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                  ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][21]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][12]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][13]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][11]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][26]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][23]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][19]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][10]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][9]                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][22]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][15]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][29]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][27]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][20]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][14]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][30]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][18]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][28]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][25]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][24]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|waitrequest_reset_override                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|waitrequest_reset_override                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|waitrequest_reset_override                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|waitrequest_reset_override                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|waitrequest_reset_override                                                                                                       ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|waitrequest_reset_override                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|waitrequest_reset_override                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|waitrequest_reset_override                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                       ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                  ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                       ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                  ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                            ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                            ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                    ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator|waitrequest_reset_override                                                                                                               ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                            ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                       ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator|waitrequest_reset_override                                                                                                              ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][70]                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][71]                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][64]                                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][64]                                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][70]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][64]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][71]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][64]                                                                                    ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|en_comb                                                                                                                                                                ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|en_comb                                                                                                                         ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][107]                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][64]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][64]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][107]                                                                                                      ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][72]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][107]                                                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][70]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][64]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][71]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][64]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][72]                                                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][107]                                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][70]                                                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][64]                                                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][71]                                                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][64]                                                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                               ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|en_comb                                                                                                                                                                ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|en_comb                                                                                                                         ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[2]                                                                                                                                                           ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[2]                                                                                                                    ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[1]                                                                                                                                                           ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[1]                                                                                                                    ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[0]                                                                                                                                                           ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[0]                                                                                                                    ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[3]                                                                                                                                                           ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2|count_reg[3]                                                                                                                    ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                            ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                        ;
; system_cpu:cpu|system_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                             ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                         ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][55]                                                                                                   ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|count_reg[1]                                                                                                                                                           ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|count_reg[1]                                                                                                                    ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|count_reg[0]                                                                                                                                                           ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|count_reg[0]                                                                                                                    ;
; pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1|count_reg[2]                                                                                                                                                           ; Merged with Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1|count_reg[2]                                                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][70]                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][64]                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][71]                                                                                                                            ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][64]                                                                                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..27]                                                                                                                                                                            ; Merged with system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][55]                                                                                                   ;
; volume_dummy:volume_dummy_0|vol_data_reg[11..14]                                                                                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                              ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[0]                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][11]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][12]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][13]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][14]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][15]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][16]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][17]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][18]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][19]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][1]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][20]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][21]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][22]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][23]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][24]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][25]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][26]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][27]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][28]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][29]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][2]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][30]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][31]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][3]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][4]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][5]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][6]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][7]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][8]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][9]                                                                                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][11]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][12]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][13]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][14]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][15]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][16]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][17]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][18]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][19]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][20]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][21]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][22]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][23]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][24]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][25]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][26]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][27]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][28]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][29]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][30]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][31]                                                                                                                               ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][17]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][18]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][19]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][20]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][21]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][22]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][23]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][24]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][25]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][26]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][27]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][28]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][29]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][30]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][31]                                                                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][11]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][12]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][13]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][14]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][15]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][18]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][19]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][20]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][21]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][22]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][23]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][24]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][25]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][26]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][27]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][28]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][29]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][30]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][31]                                                                                                   ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][9]                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                              ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][46]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][55]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator|waitrequest_reset_override                                                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_generation_top_0_stg_translator|waitrequest_reset_override                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][64]                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                 ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][64]                                                                                            ;
; Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].x[1..14]                                                                                                                                   ; Merged with Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].x[0]                                                                                                  ;
; pitch_generation_top:pitch_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].x[0..14]                                                                                                                                     ; Merged with Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].x[0]                                                                                                  ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][70]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][64]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][71]                                                                                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][64]                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][71]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][71]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][64]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][64]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][106]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][106]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][106]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][106]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                             ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                             ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|trigger_state                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                    ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                             ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|address_reg[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..27]                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][87]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][58]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][58]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][58]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][58]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][58]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][58]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][58]                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][58]                                                                                                   ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_cal_reg[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1|manual_freq_reg[6]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                      ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][71]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][64]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][72]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][72]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][71]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][64]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                     ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][71]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][72]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][64]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][72]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][72]                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                  ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                        ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                               ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1,4,6,8,13,17,20,22,24,29]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1,4,6,8,13,17,20,22,24,29]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                      ; Merged with system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][71]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][72]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][72]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|freq_cal_reg[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                  ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][16]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][15]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][14]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][13]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][12]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][11]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][10]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][16]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][15]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][14]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][13]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][12]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][11]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][10]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][16]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][15]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][14]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][13]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][12]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][11]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][10]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][16]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][15]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][14]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][13]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][12]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][11]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][10]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][16]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][15]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][14]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][13]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][12]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][11]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][10]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][16]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[16]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][15]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[15]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][14]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[14]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][13]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[13]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][12]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[12]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][11]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[11]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][10]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[10]                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[9]                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[8]                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[7]                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[6]                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[5]                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[4]                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[3]                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[2]                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[1]                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[0]                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[16]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[14]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[13]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[12]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[11]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[10]                                                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[9]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[8]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                    ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                       ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9..15,18..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9..15,18..31]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_dram_ctrl:dram_ctrl|i_state~14                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_dram_ctrl:dram_ctrl|i_state~15                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_dram_ctrl:dram_ctrl|i_state~16                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                           ;
; system_dram_ctrl:dram_ctrl|i_next~4                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_dram_ctrl:dram_ctrl|i_next~5                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_dram_ctrl:dram_ctrl|i_next~6                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                           ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                           ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                           ;
; system_dram_ctrl:dram_ctrl|m_next~9                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                           ;
; system_dram_ctrl:dram_ctrl|m_next~10                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; system_dram_ctrl:dram_ctrl|m_next~13                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; system_dram_ctrl:dram_ctrl|m_next~14                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; system_dram_ctrl:dram_ctrl|m_next~16                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                                   ; Lost fanout                                                                                                                                                                                                           ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                           ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|state_cs.s_freq_range                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|state_cs.s_step                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|state_cs.s_step_cnt                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|trigbrktype                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_index_reg[0..5]                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_actual_reg[0..25]                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_reg[0..24]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_neg_reg[7..25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[25]                                                                                                                             ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_neg_reg[6]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[6]                                                                                                                              ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_neg_reg[5]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[5]                                                                                                                              ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_neg_reg[4]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[4]                                                                                                                              ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_neg_reg[3]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[3]                                                                                                                              ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_neg_reg[2]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[2]                                                                                                                              ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_neg_reg[1]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[1]                                                                                                                              ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_neg_reg[0]                                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[0]                                                                                                                              ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_reg[25]                                                                                                                         ; Lost fanout                                                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[0..19]                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                  ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|freq_meas                                                                                                                               ; Lost fanout                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 2646                                                                                                                                                                                                       ;                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_use_reg                                                                                                                             ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                        ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[1][31]                                                                                                                ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo|mem[0][16],                                                                                                                 ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                   ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_index_reg[5]                                                                                                                       ; Stuck at GND                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[17],                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[16],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[15],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[14],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[13],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[12],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[11],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[10],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[9],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[8],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[7],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[6],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[5],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[4],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[3],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[2],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[1],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|delay_count_reg[0],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|freq_meas                                                                                                                               ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][11]                                                                                                                  ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][11],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][11],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][11],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][11],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][11],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[11]                                                                                                                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][12]                                                                                                                  ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][12],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][12],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][12],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][12],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][12],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[12]                                                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                        ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][13]                                                                                                                  ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][13],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][13],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][13],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][13],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][13],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[13]                                                                                                                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][14]                                                                                                                  ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][14],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][14],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][14],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][14],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][14],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[14]                                                                                                                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][15]                                                                                                                  ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][15],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][15],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][15],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][15],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][15],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[15]                                                                                                                    ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][16]                                                                                                                  ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][16],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][16],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][16],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][16],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][16],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[16]                                                                                                                    ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][0]                                                                                                                     ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][0],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][0],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][0],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][0],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][0],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[0]                                                                                                                           ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][4]                                                                                                                   ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][4],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][4],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][4],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][4],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][4],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[4]                                                                                                                     ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][1]                                                                                                                     ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][1],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][1],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][1],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][1],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][1],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[1]                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][2]                                                                                                                     ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][2],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][2],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][2],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][2],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][2],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[2]                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][3]                                                                                                                     ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][3],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][3],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][3],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][3],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][3],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[3]                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][4]                                                                                                                     ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][4],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][4],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][4],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][4],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][4],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[4]                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                        ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][5]                                                                                                                   ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][5],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][5],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][5],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][5],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][5],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[5]                                                                                                                     ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][6]                                                                                                                     ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][6],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][6],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][6],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][6],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][6],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[6]                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][7]                                                                                                                     ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][7],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][7],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][7],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][7],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][7],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[7]                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][8]                                                                                                                     ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][8],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][8],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][8],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][8],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][8],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[8]                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][9]                                                                                                                     ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][9],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][9],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][9],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][9],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][9],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[9]                                                                                                                           ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][10]                                                                                                                    ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][10],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][10],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][10],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][10],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][10],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[10]                                                                                                                          ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][6]                                                                                                                   ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][6],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][6],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][6],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][6],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][6],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[6]                                                                                                                     ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][11]                                                                                                                    ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][11],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][11],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][11],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][11],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][11],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[11]                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                        ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][12]                                                                                                                    ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][12],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][12],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][12],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][12],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][12],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[12]                                                                                                                          ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][13]                                                                                                                    ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][13],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][13],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][13],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][13],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][13],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[13]                                                                                                                          ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][14]                                                                                                                    ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][14],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][14],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][14],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][14],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][14],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[14]                                                                                                                          ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][15]                                                                                                                    ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][15],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][15],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][15],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][15],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][15],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[15]                                                                                                                          ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][7]                                                                                                                   ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][7],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][7],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][7],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][7],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][7],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[7]                                                                                                                     ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][16]                                                                                                                    ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][16],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][16],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][16],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][16],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][16],                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[16]                                                                                                                          ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][8]                                                                                                                   ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][8],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][8],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][8],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][8],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][8],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[8]                                                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                        ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][10]                                                                                                                  ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][10],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][10],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][10],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][10],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][10],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[10]                                                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_audio_and_video_config_0:audio_and_video_config_0|readdata[9],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64],                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][72],                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10],                                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][72]                                                                                                     ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[5][5]                                                                                                                     ; Lost Fanouts                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[4][5],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[3][5],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[2][5],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[1][5],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|sine_in_reg[0][5],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol|p_data_out_reg[5]                                                                                                                           ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                        ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][9]                                                                                                                   ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][9],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][9],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][9],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][9],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][9],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[9]                                                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                      ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                       ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                        ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][3]                                                                                                                   ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][3],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][3],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][3],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][3],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][3],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[3]                                                                                                                     ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][2]                                                                                                                   ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][2],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][2],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][2],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][2],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][2],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[2]                                                                                                                     ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][1]                                                                                                                   ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][1],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][1],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][1],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][1],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][1],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[1]                                                                                                                     ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[5][0]                                                                                                                   ; Lost Fanouts                   ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[4][0],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[3][0],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[2][0],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[1][0],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|sine_in_reg[0][0],                                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch|p_data_out_reg[0]                                                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][72],                                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                      ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][64],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][72],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                    ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                          ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                          ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                          ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][64],                                                                                                                        ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][72],                                                                                                                        ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][72]                                                                                                                         ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][72],                                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                 ;
; system_touch_panel_busy:touch_panel_busy|readdata[10]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[10],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[0][10],                                                                                                                              ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[31]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[31],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[1][31],                                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[10]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[10],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo|mem[0][10],                                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[31]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[31],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo|mem[1][31],                                                                                                                              ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][64],                                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][72],                                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][72]                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][72],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][64],                                                                                                                           ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][72],                                                                                                                           ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][72]                                                                                                                            ;
; system_touch_panel_busy:touch_panel_busy|readdata[5]                                                                                                                                                                                         ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[5],                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                    ;
; system_touch_panel_busy:touch_panel_busy|readdata[4]                                                                                                                                                                                         ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[4],                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[10]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[3]                                                                                                                                                                                         ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[3],                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                    ;
; system_touch_panel_busy:touch_panel_busy|readdata[2]                                                                                                                                                                                         ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[2],                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                    ;
; system_touch_panel_busy:touch_panel_busy|readdata[1]                                                                                                                                                                                         ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[1],                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                    ;
; system_touch_panel_busy:touch_panel_busy|readdata[14]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[14],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[15]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[15],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[16]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[16],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[13]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[13],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[17]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[17],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[18]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[18],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[29]                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[1][29],                                                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[19]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[19],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[20]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[20],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[21]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[21],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[22]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[22],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[13]                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo|mem[0][13],                                                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[23]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[23],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[31]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[24]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[24],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[25]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[25],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[11]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[11],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[30]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[30],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[29]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[29],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[28]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[28],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[27]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[27],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[26]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[26],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[25]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[25],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[24]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[24],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[23]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[23],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[22]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[22],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[21]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[21],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[20]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[20],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[19]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[19],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[18]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[18],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[17]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[17],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[16]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[16],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[15]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[15],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[14]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[14],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[13]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[13],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[12]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[12],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[11]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[11],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[12]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[12],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[26]                                                                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[26],                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                   ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[8]                                                                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[8],                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                    ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[7]                                                                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[7],                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                    ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[6]                                                                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[6],                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                    ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[5]                                                                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[5],                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                    ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[4]                                                                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[4],                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                    ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[3]                                                                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[3],                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                    ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[2]                                                                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[2],                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                    ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[1]                                                                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[1],                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                    ;
; system_touch_panel_busy:touch_panel_busy|readdata[27]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[27],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[28]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[28],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[29]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[29],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[30]                                                                                                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[30],                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                   ;
; system_touch_panel_busy:touch_panel_busy|readdata[9]                                                                                                                                                                                         ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[9],                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                    ;
; system_touch_panel_busy:touch_panel_busy|readdata[8]                                                                                                                                                                                         ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[8],                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                    ;
; system_touch_panel_busy:touch_panel_busy|readdata[7]                                                                                                                                                                                         ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[7],                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                    ;
; system_touch_panel_busy:touch_panel_busy|readdata[6]                                                                                                                                                                                         ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|av_readdata_pre[6],                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                    ;
; system_touch_panel_pen_irq_n:touch_panel_pen_irq_n|readdata[9]                                                                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|av_readdata_pre[9],                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[29]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[28]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[27]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[26]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[25]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[24]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[23]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[22]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[21]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[20]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[19]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[18]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[17]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[16]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[15]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[14]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[13]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[12]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[11]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[9]                                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[8]                                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[7]                                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[6]                                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[5]                                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[4]                                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[3]                                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[2]                                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[1]                                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[22]                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[20]                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[17]                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[8]                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[4]                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                        ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                    ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                 ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_cpu:cpu|system_cpu_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                      ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                             ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_cpu:cpu|system_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                     ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                     ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                     ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                     ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][88]                                                                                                                               ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][88],                                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                     ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                               ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_cpu:cpu|system_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                            ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                               ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_cpu:cpu|system_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][88]                                                                                                                       ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][88],                                                                                                                        ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][88]                                                                                                                        ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][88],                                                                                                                         ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                  ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][88],                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][88]                                                                                                                                 ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][88],                                                                                                                                  ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][88]                                                                                                                                  ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][88],                                                                                                                                   ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                          ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88],                                                                                                                                           ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][88]                                                                                                                          ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][88],                                                                                                                           ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                    ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][88],                                                                                                                                     ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                               ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][88],                                                                                                                                ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                     ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][88],                                                                                                                      ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][88]                                                                                                   ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88],                                                                                                    ;
;                                                                                                                                                                                                                                              ;                                ; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|av_readdata_pre[24]                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][71]                                                                                                                         ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][71]                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][71]                                                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                      ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][71]                                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|av_readdata_pre[30]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                   ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_actual_reg[25]                                                                                                                    ; Stuck at GND                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[25],                                                                                                                            ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_reg[25]                                                                                                                         ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][87]                                                                                                                        ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][86]                                                                                                                        ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][86]                                                                                                                          ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[0][85]                                                                                                                        ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo|mem[1][85]                                                                                                                          ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                       ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                  ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                  ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                  ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                    ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                       ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][87]                                                                                                                                 ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][87]                                                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][86]                                                                                                                                 ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][86]                                                                                                                                   ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][85]                                                                                                                                 ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][85]                                                                                                                                   ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                       ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][87]                                                                                                                                  ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][87]                                                                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][86]                                                                                                                                  ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][86]                                                                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][85]                                                                                                                                  ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][85]                                                                                                                                    ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                       ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                          ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                          ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                          ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                            ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][87]                                                                                                                               ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][86]                                                                                                                               ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[0][85]                                                                                                                               ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                 ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                       ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][87]                                                                                                                          ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][87]                                                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][86]                                                                                                                          ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[0][85]                                                                                                                          ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo|mem[1][85]                                                                                                                            ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                    ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                      ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                    ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                      ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                    ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                      ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                               ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                               ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                               ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                 ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                     ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                     ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                     ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                       ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                            ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][87]                                                                                                   ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][87]                                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][86]                                                                                                   ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][86]                                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][85]                                                                                                   ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][85]                                                                                                     ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][71]                                                                                                                                 ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][64]                                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][71]                                                                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][64]                                                                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                          ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                            ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                 ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                               ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                 ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                       ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[1][106]                                                                                                                                ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo|mem[0][106]                                                                                                                                  ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[1][106]                                                                                                                                 ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo|mem[0][106]                                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                         ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                           ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                              ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                            ; Stuck at VCC                   ; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                            ; Stuck at VCC                   ; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                            ; Stuck at VCC                   ; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                       ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                       ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                       ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                       ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                      ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                       ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                           ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                           ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|trigger_state                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                     ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                           ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                         ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                           ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                         ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                           ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                      ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][87]                                                                                                                         ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][86]                                                                                                                         ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                 ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                 ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                 ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                    ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                     ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                        ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                  ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                   ; Stuck at GND                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize.101 ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[0][85]                                                                                                                       ; Lost Fanouts                   ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo|mem[1][85]                                                                                                                         ;
; system_cpu:cpu|system_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                       ; Stuck at GND                   ; system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_actual_reg[8]                                                                                                                     ; Stuck at GND                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[6]                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_actual_reg[7]                                                                                                                     ; Stuck at GND                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[5]                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_actual_reg[6]                                                                                                                     ; Stuck at GND                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[4]                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_actual_reg[5]                                                                                                                     ; Stuck at GND                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[3]                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_actual_reg[4]                                                                                                                     ; Stuck at GND                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[2]                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_actual_reg[3]                                                                                                                     ; Stuck at GND                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[1]                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                ;
; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_actual_reg[2]                                                                                                                     ; Stuck at GND                   ; Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_step[0]                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7796  ;
; Number of registers using Synchronous Clear  ; 945   ;
; Number of registers using Synchronous Load   ; 817   ;
; Number of registers using Asynchronous Clear ; 6589  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5105  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system_touch_panel_spi:touch_panel_spi|stateZero                                                                                                                                                                                                                                                                                ; 1       ;
; system_touch_panel_spi:touch_panel_spi|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                  ; 2       ;
; system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                              ; 37      ;
; system_dram_ctrl:dram_ctrl|m_cmd[1]                                                                                                                                                                                                                                                                                             ; 2       ;
; system_dram_ctrl:dram_ctrl|m_cmd[3]                                                                                                                                                                                                                                                                                             ; 1       ;
; system_dram_ctrl:dram_ctrl|m_cmd[2]                                                                                                                                                                                                                                                                                             ; 2       ;
; system_dram_ctrl:dram_ctrl|m_cmd[0]                                                                                                                                                                                                                                                                                             ; 2       ;
; system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                  ; 385     ;
; system_touch_panel_spi:touch_panel_spi|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                          ; 1       ;
; system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; 1       ;
; system_dram_ctrl:dram_ctrl|i_addr[12]                                                                                                                                                                                                                                                                                           ; 11      ;
; system_dram_ctrl:dram_ctrl|i_cmd[1]                                                                                                                                                                                                                                                                                             ; 2       ;
; system_dram_ctrl:dram_ctrl|i_cmd[3]                                                                                                                                                                                                                                                                                             ; 2       ;
; system_dram_ctrl:dram_ctrl|i_cmd[2]                                                                                                                                                                                                                                                                                             ; 2       ;
; system_dram_ctrl:dram_ctrl|i_cmd[0]                                                                                                                                                                                                                                                                                             ; 2       ;
; system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                              ; 97      ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                   ; 17      ;
; system_cpu:cpu|system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                ; 37      ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                     ; 1       ;
; system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                   ; 1       ;
; system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; 1       ;
; system_dram_ctrl:dram_ctrl|refresh_counter[7]                                                                                                                                                                                                                                                                                   ; 2       ;
; system_dram_ctrl:dram_ctrl|refresh_counter[12]                                                                                                                                                                                                                                                                                  ; 2       ;
; system_dram_ctrl:dram_ctrl|refresh_counter[9]                                                                                                                                                                                                                                                                                   ; 2       ;
; system_dram_ctrl:dram_ctrl|refresh_counter[8]                                                                                                                                                                                                                                                                                   ; 2       ;
; system_dram_ctrl:dram_ctrl|refresh_counter[3]                                                                                                                                                                                                                                                                                   ; 2       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                        ; 11      ;
; system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; 1       ;
; system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                       ; 4       ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                  ; 1       ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                     ; 2       ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                  ; 4       ;
; system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                   ; 1       ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                  ; 8       ;
; system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                                ; 3       ;
; system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; 1       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; 1       ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                     ; 1       ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; 1       ;
; system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                            ; 3       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                      ; 2       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                      ; 2       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                      ; 2       ;
; system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                                      ; 2       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                            ; 2       ;
; system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                              ; 3013    ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; 1       ;
; system_cpu:cpu|system_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                         ; 1       ;
; system_cpu:cpu|system_cpu_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                                                                                        ; 1       ;
; system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_generation_top_0_stg_translator|waitrequest_reset_override                                                                                                                                                                                      ; 4       ;
; system_cpu:cpu|system_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                           ; 1       ;
; system_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                                          ; 3       ;
; system_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                                                         ; 3       ;
; system_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                                         ; 3       ;
; system_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                                          ; 3       ;
; system_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                                          ; 3       ;
; system_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                                          ; 3       ;
; system_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                                          ; 3       ;
; system_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                                          ; 3       ;
; system_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                          ; 3       ;
; system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; 1       ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                      ; 1       ;
; system_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                                                         ; 2       ;
; system_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                                                        ; 2       ;
; system_timer:timer|period_l_register[14]                                                                                                                                                                                                                                                                                        ; 2       ;
; system_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                                         ; 2       ;
; system_timer:timer|period_l_register[8]                                                                                                                                                                                                                                                                                         ; 2       ;
; system_timer:timer|period_l_register[6]                                                                                                                                                                                                                                                                                         ; 2       ;
; system_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                                                         ; 2       ;
; system_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                                         ; 2       ;
; system_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                                         ; 2       ;
; system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; 1       ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; 1       ;
; system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; 1       ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|cntrl_reg[2]                                                                                                                                                                                                                                      ; 19      ;
; pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|delay_reg[1]                                                                                                                                                                                                                                      ; 14      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 95                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                              ; Megafunction                                                                                             ; Type ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+
; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|internal_out_payload[0..15] ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator|wait_latency_counter[0]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|dc_data_rd_port_addr[2]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|E_logic_result[17]                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|D_src2_reg[30]                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |system|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_data[92]                                                                                                                                                                                                                                                           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[20]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_pipe_flush_waddr[25]                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_pipe_flush_waddr[13]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|dc_data_wr_port_data[20]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|dc_data_wr_port_data[13]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|d_address_line_field[1]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_slow_inst_result[9]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_wr_data_unfiltered[27]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_wr_data_unfiltered[9]                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|A_wr_data_unfiltered[4]                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[37]                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[33]                                                                                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[14]                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[24]                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |system|system_dram_ctrl:dram_ctrl|i_count[1]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter|data_reg[8]                                                                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas|count_reg[11]                                                                                                                                                                                                                                     ;
; 5:1                ; 26 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_diff_neg_reg[24]                                                                                                                                                                                                                                     ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_diff_reg[18]                                                                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas|count_reg[11]                                                                                                                                                                                                                                   ;
; 50:1               ; 23 bits   ; 759 LEs       ; 667 LEs              ; 92 LEs                 ; Yes        ; |system|sine1kHz:ton_generation_dummy_0|audio_reg[12]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator|av_readdata_pre[9]                                                                                                                                                                                                                                ;
; 4:1                ; 44 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator|av_readdata_pre[7]                                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|M_rot[13]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|system_cpu:cpu|system_cpu_cpu:cpu|E_rot_step1[2]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 52 bits   ; 156 LEs       ; 52 LEs               ; 104 LEs                ; Yes        ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|gli_diff_reg[16]                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |system|system_dram_ctrl:dram_ctrl|m_data[0]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system|system_dram_ctrl:dram_ctrl|m_bank[0]                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system|system_dram_ctrl:dram_ctrl|m_addr[10]                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |system|system_dram_ctrl:dram_ctrl|m_addr[5]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |system|system_dram_ctrl:dram_ctrl|m_addr[0]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |system|system_dram_ctrl:dram_ctrl|active_addr[6]                                                                                                                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |system|system_dram_ctrl:dram_ctrl|Selector34                                                                                                                                                                                                                                                                                                                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |system|system_dram_ctrl:dram_ctrl|Selector24                                                                                                                                                                                                                                                                                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |system|system_dram_ctrl:dram_ctrl|Selector27                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|goldschmidt:goldschmid_1|quo_reg[27]                                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|goldschmidt:goldschmid_1|num_reg[17]                                                                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|goldschmidt:goldschmid_1|den_reg[1]                                                                                                                                                                                                                                          ;
; 3:1                ; 45 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|goldschmidt:goldschmid_1|num_reg[10]                                                                                                                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_cal_reg[6]                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_cal_reg[8]                                                                                                                                                                                                                                    ;
; 8:1                ; 14 bits   ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_cal_reg[25]                                                                                                                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|freq_cal_reg[13]                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_generation_top_0_stg_translator|av_readdata_pre[22]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_generation_top_0_stg_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|Selector4                                                                                                                                                                                                                                                ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator|av_readdata_pre[12]                                                                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator|av_readdata_pre[5]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |system|Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1|Selector6                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |system|system_touch_panel_spi:touch_panel_spi|shift_reg[7]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |system|system_touch_panel_spi:touch_panel_spi|data_to_cpu[13]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |system|system_touch_panel_spi:touch_panel_spi|data_to_cpu[8]                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |system|system_touch_panel_spi:touch_panel_spi|data_to_cpu[2]                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |system|system_touch_panel_spi:touch_panel_spi|data_to_cpu[6]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                                      ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |system|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|data_reg[5]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[3]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|readdata[16]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer                                                                                                                                                                                                                                                                         ;
; 5:1                ; 35 bits   ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]                                                                                                                                                                                                               ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]                                                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|readdata[7]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |system|system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[13]                                                                                                                                                                                                               ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|goldschmidt:goldschmid_1|quo_reg[38]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|goldschmidt:goldschmid_1|num_reg[9]                                                                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|goldschmidt:goldschmid_1|den_reg[7]                                                                                                                                                                                                                                        ;
; 3:1                ; 44 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|goldschmidt:goldschmid_1|num_reg[37]                                                                                                                                                                                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|freq_cal_reg[1]                                                                                                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|freq_cal_reg[7]                                                                                                                                                                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|freq_cal_reg[24]                                                                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |system|pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|freq_cal_reg[12]                                                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |system|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |system|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |system|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for system_dram_ctrl:dram_ctrl             ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_013:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_013:rsp_demux_014 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_dummy:pitch_dummy_0 ;
+----------------+----------------------------------+--------------------+
; Parameter Name ; Value                            ; Type               ;
+----------------+----------------------------------+--------------------+
; dat_len_avl    ; 31                               ; Signed Integer     ;
; data_freq      ; 00011100000000000001100000000000 ; Unsigned Binary    ;
; delay_thres    ; 00000000000000000000000000000011 ; Unsigned Binary    ;
; data_freq1     ; 10100000000000001010001001100000 ; Unsigned Binary    ;
+----------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: volume_dummy:volume_dummy_0 ;
+----------------+----------------------------------+----------------------+
; Parameter Name ; Value                            ; Type                 ;
+----------------+----------------------------------+----------------------+
; dat_len_avl    ; 31                               ; Signed Integer       ;
; data_freq      ; 00000000000000001111101000000000 ; Unsigned Binary      ;
; vol_thres      ; 00000000000000000000000000000010 ; Unsigned Binary      ;
; data_freq1     ; 00000000000000000111110100000000 ; Unsigned Binary      ;
+----------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                               ;
; CW             ; 4     ; Signed Integer                                                                                                                               ;
; SCCW           ; 11    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                       ;
; lpm_width               ; 8           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                       ;
; lpm_width               ; 8           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; dat_len_avl    ; 32    ; Signed Integer                                                  ;
; cic1bits       ; 21    ; Signed Integer                                                  ;
; cic2bits       ; 25    ; Signed Integer                                                  ;
; cic3bits       ; 28    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|mixer:mixer_1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|cordic_pipelined:cordic_pipelined_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                      ;
; stages         ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|cordic_Control:cordic_Control_1 ;
+-----------------+--------+-----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                                                          ;
+-----------------+--------+-----------------------------------------------------------------------------------------------+
; n               ; 16     ; Signed Integer                                                                                ;
; cordic_def_freq ; 580000 ; Signed Integer                                                                                ;
+-----------------+--------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|filter:cic_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                               ;
; cic1bits       ; 21    ; Signed Integer                                                               ;
; cic2bits       ; 25    ; Signed Integer                                                               ;
; cic3bits       ; 28    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; bin            ; 16    ; Signed Integer                                                                              ;
; bout           ; 21    ; Signed Integer                                                                              ;
; m              ; 2     ; Signed Integer                                                                              ;
; r              ; 5     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; bin            ; 21    ; Signed Integer                                                                              ;
; bout           ; 25    ; Signed Integer                                                                              ;
; m              ; 1     ; Signed Integer                                                                              ;
; r              ; 9     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_3 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; bin            ; 25    ; Signed Integer                                                                              ;
; bout           ; 28    ; Signed Integer                                                                              ;
; m              ; 1     ; Signed Integer                                                                              ;
; r              ; 5     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1 ;
+----------------+---------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                            ;
+----------------+---------+-------------------------------------------------------------------------------------------------+
; fsamp          ; 1200000 ; Signed Integer                                                                                  ;
; n              ; 21      ; Signed Integer                                                                                  ;
; qda            ; 0       ; Signed Integer                                                                                  ;
; qprec          ; 5       ; Signed Integer                                                                                  ;
; sine_n         ; 18      ; Signed Integer                                                                                  ;
; coeffs         ; 37      ; Signed Integer                                                                                  ;
; dat_len_avl    ; 32      ; Signed Integer                                                                                  ;
+----------------+---------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; n              ; 21    ; Signed Integer                                                                                                               ;
; sine_n         ; 18    ; Signed Integer                                                                                                               ;
; max_per        ; 2400  ; Signed Integer                                                                                                               ;
; min_per        ; 120   ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|goldschmidt:goldschmid_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 21    ; Signed Integer                                                                                                             ;
; qda            ; 0     ; Signed Integer                                                                                                             ;
; qprec          ; 5     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; n              ; 37    ; Signed Integer                                                                                                               ;
; m              ; 18    ; Signed Integer                                                                                                               ;
; o              ; 18    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; freq_len       ; 26    ; Signed Integer                                                                                                      ;
; glis_allow     ; true  ; Enumerated                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_pll:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------+
; Parameter Name                       ; Value                  ; Type                ;
+--------------------------------------+------------------------+---------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String              ;
; fractional_vco_multiplier            ; false                  ; String              ;
; pll_type                             ; General                ; String              ;
; pll_subtype                          ; General                ; String              ;
; number_of_clocks                     ; 6                      ; Signed Integer      ;
; operation_mode                       ; direct                 ; String              ;
; deserialization_factor               ; 4                      ; Signed Integer      ;
; data_rate                            ; 0                      ; Signed Integer      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer      ;
; output_clock_frequency0              ; 50.000000 MHz          ; String              ;
; phase_shift0                         ; 0 ps                   ; String              ;
; duty_cycle0                          ; 50                     ; Signed Integer      ;
; output_clock_frequency1              ; 15.000000 MHz          ; String              ;
; phase_shift1                         ; 0 ps                   ; String              ;
; duty_cycle1                          ; 50                     ; Signed Integer      ;
; output_clock_frequency2              ; 50.000000 MHz          ; String              ;
; phase_shift2                         ; -3333 ps               ; String              ;
; duty_cycle2                          ; 50                     ; Signed Integer      ;
; output_clock_frequency3              ; 12.000000 MHz          ; String              ;
; phase_shift3                         ; 0 ps                   ; String              ;
; duty_cycle3                          ; 50                     ; Signed Integer      ;
; output_clock_frequency4              ; 50.000000 MHz          ; String              ;
; phase_shift4                         ; 0 ps                   ; String              ;
; duty_cycle4                          ; 50                     ; Signed Integer      ;
; output_clock_frequency5              ; 24.000000 MHz          ; String              ;
; phase_shift5                         ; 0 ps                   ; String              ;
; duty_cycle5                          ; 50                     ; Signed Integer      ;
; output_clock_frequency6              ; 0 MHz                  ; String              ;
; phase_shift6                         ; 0 ps                   ; String              ;
; duty_cycle6                          ; 50                     ; Signed Integer      ;
; output_clock_frequency7              ; 0 MHz                  ; String              ;
; phase_shift7                         ; 0 ps                   ; String              ;
; duty_cycle7                          ; 50                     ; Signed Integer      ;
; output_clock_frequency8              ; 0 MHz                  ; String              ;
; phase_shift8                         ; 0 ps                   ; String              ;
; duty_cycle8                          ; 50                     ; Signed Integer      ;
; output_clock_frequency9              ; 0 MHz                  ; String              ;
; phase_shift9                         ; 0 ps                   ; String              ;
; duty_cycle9                          ; 50                     ; Signed Integer      ;
; output_clock_frequency10             ; 0 MHz                  ; String              ;
; phase_shift10                        ; 0 ps                   ; String              ;
; duty_cycle10                         ; 50                     ; Signed Integer      ;
; output_clock_frequency11             ; 0 MHz                  ; String              ;
; phase_shift11                        ; 0 ps                   ; String              ;
; duty_cycle11                         ; 50                     ; Signed Integer      ;
; output_clock_frequency12             ; 0 MHz                  ; String              ;
; phase_shift12                        ; 0 ps                   ; String              ;
; duty_cycle12                         ; 50                     ; Signed Integer      ;
; output_clock_frequency13             ; 0 MHz                  ; String              ;
; phase_shift13                        ; 0 ps                   ; String              ;
; duty_cycle13                         ; 50                     ; Signed Integer      ;
; output_clock_frequency14             ; 0 MHz                  ; String              ;
; phase_shift14                        ; 0 ps                   ; String              ;
; duty_cycle14                         ; 50                     ; Signed Integer      ;
; output_clock_frequency15             ; 0 MHz                  ; String              ;
; phase_shift15                        ; 0 ps                   ; String              ;
; duty_cycle15                         ; 50                     ; Signed Integer      ;
; output_clock_frequency16             ; 0 MHz                  ; String              ;
; phase_shift16                        ; 0 ps                   ; String              ;
; duty_cycle16                         ; 50                     ; Signed Integer      ;
; output_clock_frequency17             ; 0 MHz                  ; String              ;
; phase_shift17                        ; 0 ps                   ; String              ;
; duty_cycle17                         ; 50                     ; Signed Integer      ;
; clock_name_0                         ;                        ; String              ;
; clock_name_1                         ;                        ; String              ;
; clock_name_2                         ;                        ; String              ;
; clock_name_3                         ;                        ; String              ;
; clock_name_4                         ;                        ; String              ;
; clock_name_5                         ;                        ; String              ;
; clock_name_6                         ;                        ; String              ;
; clock_name_7                         ;                        ; String              ;
; clock_name_8                         ;                        ; String              ;
; clock_name_global_0                  ; false                  ; String              ;
; clock_name_global_1                  ; false                  ; String              ;
; clock_name_global_2                  ; false                  ; String              ;
; clock_name_global_3                  ; false                  ; String              ;
; clock_name_global_4                  ; false                  ; String              ;
; clock_name_global_5                  ; false                  ; String              ;
; clock_name_global_6                  ; false                  ; String              ;
; clock_name_global_7                  ; false                  ; String              ;
; clock_name_global_8                  ; false                  ; String              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer      ;
; m_cnt_bypass_en                      ; false                  ; String              ;
; m_cnt_odd_div_duty_en                ; false                  ; String              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer      ;
; n_cnt_bypass_en                      ; false                  ; String              ;
; n_cnt_odd_div_duty_en                ; false                  ; String              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en0                     ; false                  ; String              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en1                     ; false                  ; String              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en2                     ; false                  ; String              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en3                     ; false                  ; String              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en4                     ; false                  ; String              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en5                     ; false                  ; String              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en6                     ; false                  ; String              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en7                     ; false                  ; String              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en8                     ; false                  ; String              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en9                     ; false                  ; String              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en10                    ; false                  ; String              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en11                    ; false                  ; String              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en12                    ; false                  ; String              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en13                    ; false                  ; String              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en14                    ; false                  ; String              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en15                    ; false                  ; String              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en16                    ; false                  ; String              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer      ;
; c_cnt_bypass_en17                    ; false                  ; String              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer      ;
; pll_vco_div                          ; 1                      ; Signed Integer      ;
; pll_slf_rst                          ; false                  ; String              ;
; pll_bw_sel                           ; low                    ; String              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String              ;
; pll_cp_current                       ; 0                      ; Signed Integer      ;
; pll_bwctrl                           ; 0                      ; Signed Integer      ;
; pll_fractional_division              ; 1                      ; Signed Integer      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer      ;
; pll_dsm_out_sel                      ; 1st_order              ; String              ;
; mimic_fbclk_type                     ; gclk                   ; String              ;
; pll_fbclk_mux_1                      ; glb                    ; String              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer      ;
; refclk1_frequency                    ; 0 MHz                  ; String              ;
; pll_clkin_0_src                      ; clk_0                  ; String              ;
; pll_clkin_1_src                      ; clk_0                  ; String              ;
; pll_clk_loss_sw_en                   ; false                  ; String              ;
; pll_auto_clk_sw_en                   ; false                  ; String              ;
; pll_manu_clk_sw_en                   ; false                  ; String              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String              ;
+--------------------------------------+------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------+
; Parameter Name                       ; Value                  ; Type                    ;
+--------------------------------------+------------------------+-------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                  ;
; fractional_vco_multiplier            ; false                  ; String                  ;
; pll_type                             ; General                ; String                  ;
; pll_subtype                          ; General                ; String                  ;
; number_of_clocks                     ; 1                      ; Signed Integer          ;
; operation_mode                       ; direct                 ; String                  ;
; deserialization_factor               ; 4                      ; Signed Integer          ;
; data_rate                            ; 0                      ; Signed Integer          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer          ;
; output_clock_frequency0              ; 54.000000 MHz          ; String                  ;
; phase_shift0                         ; 0 ps                   ; String                  ;
; duty_cycle0                          ; 50                     ; Signed Integer          ;
; output_clock_frequency1              ; 0 MHz                  ; String                  ;
; phase_shift1                         ; 0 ps                   ; String                  ;
; duty_cycle1                          ; 50                     ; Signed Integer          ;
; output_clock_frequency2              ; 0 MHz                  ; String                  ;
; phase_shift2                         ; 0 ps                   ; String                  ;
; duty_cycle2                          ; 50                     ; Signed Integer          ;
; output_clock_frequency3              ; 0 MHz                  ; String                  ;
; phase_shift3                         ; 0 ps                   ; String                  ;
; duty_cycle3                          ; 50                     ; Signed Integer          ;
; output_clock_frequency4              ; 0 MHz                  ; String                  ;
; phase_shift4                         ; 0 ps                   ; String                  ;
; duty_cycle4                          ; 50                     ; Signed Integer          ;
; output_clock_frequency5              ; 0 MHz                  ; String                  ;
; phase_shift5                         ; 0 ps                   ; String                  ;
; duty_cycle5                          ; 50                     ; Signed Integer          ;
; output_clock_frequency6              ; 0 MHz                  ; String                  ;
; phase_shift6                         ; 0 ps                   ; String                  ;
; duty_cycle6                          ; 50                     ; Signed Integer          ;
; output_clock_frequency7              ; 0 MHz                  ; String                  ;
; phase_shift7                         ; 0 ps                   ; String                  ;
; duty_cycle7                          ; 50                     ; Signed Integer          ;
; output_clock_frequency8              ; 0 MHz                  ; String                  ;
; phase_shift8                         ; 0 ps                   ; String                  ;
; duty_cycle8                          ; 50                     ; Signed Integer          ;
; output_clock_frequency9              ; 0 MHz                  ; String                  ;
; phase_shift9                         ; 0 ps                   ; String                  ;
; duty_cycle9                          ; 50                     ; Signed Integer          ;
; output_clock_frequency10             ; 0 MHz                  ; String                  ;
; phase_shift10                        ; 0 ps                   ; String                  ;
; duty_cycle10                         ; 50                     ; Signed Integer          ;
; output_clock_frequency11             ; 0 MHz                  ; String                  ;
; phase_shift11                        ; 0 ps                   ; String                  ;
; duty_cycle11                         ; 50                     ; Signed Integer          ;
; output_clock_frequency12             ; 0 MHz                  ; String                  ;
; phase_shift12                        ; 0 ps                   ; String                  ;
; duty_cycle12                         ; 50                     ; Signed Integer          ;
; output_clock_frequency13             ; 0 MHz                  ; String                  ;
; phase_shift13                        ; 0 ps                   ; String                  ;
; duty_cycle13                         ; 50                     ; Signed Integer          ;
; output_clock_frequency14             ; 0 MHz                  ; String                  ;
; phase_shift14                        ; 0 ps                   ; String                  ;
; duty_cycle14                         ; 50                     ; Signed Integer          ;
; output_clock_frequency15             ; 0 MHz                  ; String                  ;
; phase_shift15                        ; 0 ps                   ; String                  ;
; duty_cycle15                         ; 50                     ; Signed Integer          ;
; output_clock_frequency16             ; 0 MHz                  ; String                  ;
; phase_shift16                        ; 0 ps                   ; String                  ;
; duty_cycle16                         ; 50                     ; Signed Integer          ;
; output_clock_frequency17             ; 0 MHz                  ; String                  ;
; phase_shift17                        ; 0 ps                   ; String                  ;
; duty_cycle17                         ; 50                     ; Signed Integer          ;
; clock_name_0                         ;                        ; String                  ;
; clock_name_1                         ;                        ; String                  ;
; clock_name_2                         ;                        ; String                  ;
; clock_name_3                         ;                        ; String                  ;
; clock_name_4                         ;                        ; String                  ;
; clock_name_5                         ;                        ; String                  ;
; clock_name_6                         ;                        ; String                  ;
; clock_name_7                         ;                        ; String                  ;
; clock_name_8                         ;                        ; String                  ;
; clock_name_global_0                  ; false                  ; String                  ;
; clock_name_global_1                  ; false                  ; String                  ;
; clock_name_global_2                  ; false                  ; String                  ;
; clock_name_global_3                  ; false                  ; String                  ;
; clock_name_global_4                  ; false                  ; String                  ;
; clock_name_global_5                  ; false                  ; String                  ;
; clock_name_global_6                  ; false                  ; String                  ;
; clock_name_global_7                  ; false                  ; String                  ;
; clock_name_global_8                  ; false                  ; String                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer          ;
; m_cnt_bypass_en                      ; false                  ; String                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer          ;
; n_cnt_bypass_en                      ; false                  ; String                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en0                     ; false                  ; String                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en1                     ; false                  ; String                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en2                     ; false                  ; String                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en3                     ; false                  ; String                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en4                     ; false                  ; String                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en5                     ; false                  ; String                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en6                     ; false                  ; String                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en7                     ; false                  ; String                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en8                     ; false                  ; String                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en9                     ; false                  ; String                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en10                    ; false                  ; String                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en11                    ; false                  ; String                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en12                    ; false                  ; String                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en13                    ; false                  ; String                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en14                    ; false                  ; String                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en15                    ; false                  ; String                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en16                    ; false                  ; String                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en17                    ; false                  ; String                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer          ;
; pll_vco_div                          ; 1                      ; Signed Integer          ;
; pll_slf_rst                          ; false                  ; String                  ;
; pll_bw_sel                           ; low                    ; String                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                  ;
; pll_cp_current                       ; 0                      ; Signed Integer          ;
; pll_bwctrl                           ; 0                      ; Signed Integer          ;
; pll_fractional_division              ; 1                      ; Signed Integer          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                  ;
; mimic_fbclk_type                     ; gclk                   ; String                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer          ;
; refclk1_frequency                    ; 0 MHz                  ; String                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                  ;
+--------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; dat_len_avl    ; 32    ; Signed Integer                                                    ;
; cic1bits       ; 21    ; Signed Integer                                                    ;
; cic2bits       ; 25    ; Signed Integer                                                    ;
; cic3bits       ; 28    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|mixer:mixer_1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|cordic_pipelined:cordic_pipelined_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                        ;
; stages         ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1 ;
+-----------------+--------+-------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                                                            ;
+-----------------+--------+-------------------------------------------------------------------------------------------------+
; n               ; 16     ; Signed Integer                                                                                  ;
; cordic_def_freq ; 578500 ; Signed Integer                                                                                  ;
+-----------------+--------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|filter:cic_1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                 ;
; cic1bits       ; 21    ; Signed Integer                                                                 ;
; cic2bits       ; 25    ; Signed Integer                                                                 ;
; cic3bits       ; 28    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; bin            ; 16    ; Signed Integer                                                                                ;
; bout           ; 21    ; Signed Integer                                                                                ;
; m              ; 2     ; Signed Integer                                                                                ;
; r              ; 5     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; bin            ; 21    ; Signed Integer                                                                                ;
; bout           ; 25    ; Signed Integer                                                                                ;
; m              ; 1     ; Signed Integer                                                                                ;
; r              ; 9     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|filter:cic_1|cic_calc:cic_3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; bin            ; 25    ; Signed Integer                                                                                ;
; bout           ; 28    ; Signed Integer                                                                                ;
; m              ; 1     ; Signed Integer                                                                                ;
; r              ; 5     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1 ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; fsamp          ; 240000 ; Signed Integer                                                                                 ;
; n              ; 21     ; Signed Integer                                                                                 ;
; qda            ; 0      ; Signed Integer                                                                                 ;
; qprec          ; 5      ; Signed Integer                                                                                 ;
; sine_n         ; 18     ; Signed Integer                                                                                 ;
; coeffs         ; 16     ; Signed Integer                                                                                 ;
; dat_len_avl    ; 32     ; Signed Integer                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|count_freq_meas:count_meas ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 21    ; Signed Integer                                                                                                             ;
; sine_n         ; 18    ; Signed Integer                                                                                                             ;
; max_per        ; 2400  ; Signed Integer                                                                                                             ;
; min_per        ; 120   ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|goldschmidt:goldschmid_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 21    ; Signed Integer                                                                                                           ;
; qda            ; 0     ; Signed Integer                                                                                                           ;
; qprec          ; 5     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                         ;
; m              ; 18    ; Signed Integer                                                                                                         ;
; o              ; 18    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; freq_len       ; 26    ; Signed Integer                                                                                                            ;
; glis_allow     ; false ; Enumerated                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_ctrl_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_generation_top_0_stg_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                       ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                       ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                       ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                       ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                       ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                       ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                       ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                       ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                       ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                       ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                              ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                              ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                              ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                              ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_005|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_006|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_008|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_009|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_010|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_011|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_012|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_013|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_014|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_015|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_016|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                            ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                   ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_ctrl_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                             ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                             ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                  ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 15    ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 15     ; Signed Integer                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 30    ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                             ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                             ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                             ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                             ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                       ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                             ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                             ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                             ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                             ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+-----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                      ;
+--------------------+-------+-----------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                            ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                            ;
+--------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+---------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                          ;
+--------------------+-------+---------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                ;
+--------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                        ;
; depth          ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------+
; Parameter Name            ; Value    ; Type                                       ;
+---------------------------+----------+--------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                             ;
; output_reset_sync_edges   ; deassert ; String                                     ;
; sync_depth                ; 2        ; Signed Integer                             ;
; reset_request_present     ; 0        ; Signed Integer                             ;
; reset_req_wait_time       ; 1        ; Signed Integer                             ;
; min_rst_assertion_time    ; 3        ; Signed Integer                             ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                             ;
; use_reset_request_in0     ; 0        ; Signed Integer                             ;
; use_reset_request_in1     ; 0        ; Signed Integer                             ;
; use_reset_request_in2     ; 0        ; Signed Integer                             ;
; use_reset_request_in3     ; 0        ; Signed Integer                             ;
; use_reset_request_in4     ; 0        ; Signed Integer                             ;
; use_reset_request_in5     ; 0        ; Signed Integer                             ;
; use_reset_request_in6     ; 0        ; Signed Integer                             ;
; use_reset_request_in7     ; 0        ; Signed Integer                             ;
; use_reset_request_in8     ; 0        ; Signed Integer                             ;
; use_reset_request_in9     ; 0        ; Signed Integer                             ;
; use_reset_request_in10    ; 0        ; Signed Integer                             ;
; use_reset_request_in11    ; 0        ; Signed Integer                             ;
; use_reset_request_in12    ; 0        ; Signed Integer                             ;
; use_reset_request_in13    ; 0        ; Signed Integer                             ;
; use_reset_request_in14    ; 0        ; Signed Integer                             ;
; use_reset_request_in15    ; 0        ; Signed Integer                             ;
; adapt_reset_request       ; 0        ; Signed Integer                             ;
+---------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                               ;
+---------------------------+----------+----------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                     ;
; output_reset_sync_edges   ; deassert ; String                                             ;
; sync_depth                ; 2        ; Signed Integer                                     ;
; reset_request_present     ; 1        ; Signed Integer                                     ;
; reset_req_wait_time       ; 1        ; Signed Integer                                     ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                     ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                     ;
; use_reset_request_in0     ; 0        ; Signed Integer                                     ;
; use_reset_request_in1     ; 0        ; Signed Integer                                     ;
; use_reset_request_in2     ; 0        ; Signed Integer                                     ;
; use_reset_request_in3     ; 0        ; Signed Integer                                     ;
; use_reset_request_in4     ; 0        ; Signed Integer                                     ;
; use_reset_request_in5     ; 0        ; Signed Integer                                     ;
; use_reset_request_in6     ; 0        ; Signed Integer                                     ;
; use_reset_request_in7     ; 0        ; Signed Integer                                     ;
; use_reset_request_in8     ; 0        ; Signed Integer                                     ;
; use_reset_request_in9     ; 0        ; Signed Integer                                     ;
; use_reset_request_in10    ; 0        ; Signed Integer                                     ;
; use_reset_request_in11    ; 0        ; Signed Integer                                     ;
; use_reset_request_in12    ; 0        ; Signed Integer                                     ;
; use_reset_request_in13    ; 0        ; Signed Integer                                     ;
; use_reset_request_in14    ; 0        ; Signed Integer                                     ;
; use_reset_request_in15    ; 0        ; Signed Integer                                     ;
; adapt_reset_request       ; 0        ; Signed Integer                                     ;
+---------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------+
; Parameter Name            ; Value    ; Type                                           ;
+---------------------------+----------+------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                 ;
; output_reset_sync_edges   ; deassert ; String                                         ;
; sync_depth                ; 2        ; Signed Integer                                 ;
; reset_request_present     ; 0        ; Signed Integer                                 ;
; reset_req_wait_time       ; 1        ; Signed Integer                                 ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                 ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                 ;
; use_reset_request_in0     ; 0        ; Signed Integer                                 ;
; use_reset_request_in1     ; 0        ; Signed Integer                                 ;
; use_reset_request_in2     ; 0        ; Signed Integer                                 ;
; use_reset_request_in3     ; 0        ; Signed Integer                                 ;
; use_reset_request_in4     ; 0        ; Signed Integer                                 ;
; use_reset_request_in5     ; 0        ; Signed Integer                                 ;
; use_reset_request_in6     ; 0        ; Signed Integer                                 ;
; use_reset_request_in7     ; 0        ; Signed Integer                                 ;
; use_reset_request_in8     ; 0        ; Signed Integer                                 ;
; use_reset_request_in9     ; 0        ; Signed Integer                                 ;
; use_reset_request_in10    ; 0        ; Signed Integer                                 ;
; use_reset_request_in11    ; 0        ; Signed Integer                                 ;
; use_reset_request_in12    ; 0        ; Signed Integer                                 ;
; use_reset_request_in13    ; 0        ; Signed Integer                                 ;
; use_reset_request_in14    ; 0        ; Signed Integer                                 ;
; use_reset_request_in15    ; 0        ; Signed Integer                                 ;
; adapt_reset_request       ; 0        ; Signed Integer                                 ;
+---------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                        ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_003 ;
+---------------------------+----------+------------------------------------------------+
; Parameter Name            ; Value    ; Type                                           ;
+---------------------------+----------+------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                 ;
; output_reset_sync_edges   ; deassert ; String                                         ;
; sync_depth                ; 2        ; Signed Integer                                 ;
; reset_request_present     ; 0        ; Signed Integer                                 ;
; reset_req_wait_time       ; 1        ; Signed Integer                                 ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                 ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                 ;
; use_reset_request_in0     ; 0        ; Signed Integer                                 ;
; use_reset_request_in1     ; 0        ; Signed Integer                                 ;
; use_reset_request_in2     ; 0        ; Signed Integer                                 ;
; use_reset_request_in3     ; 0        ; Signed Integer                                 ;
; use_reset_request_in4     ; 0        ; Signed Integer                                 ;
; use_reset_request_in5     ; 0        ; Signed Integer                                 ;
; use_reset_request_in6     ; 0        ; Signed Integer                                 ;
; use_reset_request_in7     ; 0        ; Signed Integer                                 ;
; use_reset_request_in8     ; 0        ; Signed Integer                                 ;
; use_reset_request_in9     ; 0        ; Signed Integer                                 ;
; use_reset_request_in10    ; 0        ; Signed Integer                                 ;
; use_reset_request_in11    ; 0        ; Signed Integer                                 ;
; use_reset_request_in12    ; 0        ; Signed Integer                                 ;
; use_reset_request_in13    ; 0        ; Signed Integer                                 ;
; use_reset_request_in14    ; 0        ; Signed Integer                                 ;
; use_reset_request_in15    ; 0        ; Signed Integer                                 ;
; adapt_reset_request       ; 0        ; Signed Integer                                 ;
+---------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                        ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_004 ;
+---------------------------+----------+------------------------------------------------+
; Parameter Name            ; Value    ; Type                                           ;
+---------------------------+----------+------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                 ;
; output_reset_sync_edges   ; deassert ; String                                         ;
; sync_depth                ; 2        ; Signed Integer                                 ;
; reset_request_present     ; 0        ; Signed Integer                                 ;
; reset_req_wait_time       ; 1        ; Signed Integer                                 ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                 ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                 ;
; use_reset_request_in0     ; 0        ; Signed Integer                                 ;
; use_reset_request_in1     ; 0        ; Signed Integer                                 ;
; use_reset_request_in2     ; 0        ; Signed Integer                                 ;
; use_reset_request_in3     ; 0        ; Signed Integer                                 ;
; use_reset_request_in4     ; 0        ; Signed Integer                                 ;
; use_reset_request_in5     ; 0        ; Signed Integer                                 ;
; use_reset_request_in6     ; 0        ; Signed Integer                                 ;
; use_reset_request_in7     ; 0        ; Signed Integer                                 ;
; use_reset_request_in8     ; 0        ; Signed Integer                                 ;
; use_reset_request_in9     ; 0        ; Signed Integer                                 ;
; use_reset_request_in10    ; 0        ; Signed Integer                                 ;
; use_reset_request_in11    ; 0        ; Signed Integer                                 ;
; use_reset_request_in12    ; 0        ; Signed Integer                                 ;
; use_reset_request_in13    ; 0        ; Signed Integer                                 ;
; use_reset_request_in14    ; 0        ; Signed Integer                                 ;
; use_reset_request_in15    ; 0        ; Signed Integer                                 ;
; adapt_reset_request       ; 0        ; Signed Integer                                 ;
+---------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                        ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 38                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 38                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 141                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 38                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                  ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                  ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                    ;
;     -- lpm_width           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                    ;
;     -- lpm_width           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                   ;
; Entity Instance                           ; system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_rst_controller:rst_controller_004"                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_rst_controller:rst_controller_003"                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_rst_controller:rst_controller_002"                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                              ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                         ;
+----------------+-------+----------+---------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                    ;
+----------------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "system_rst_controller_001:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------+
; Port           ; Type  ; Severity ; Details                              ;
+----------------+-------+----------+--------------------------------------+
; reset_in1      ; Input ; Info     ; Stuck at GND                         ;
; reset_in10     ; Input ; Info     ; Stuck at GND                         ;
; reset_in11     ; Input ; Info     ; Stuck at GND                         ;
; reset_in12     ; Input ; Info     ; Stuck at GND                         ;
; reset_in13     ; Input ; Info     ; Stuck at GND                         ;
; reset_in14     ; Input ; Info     ; Stuck at GND                         ;
; reset_in15     ; Input ; Info     ; Stuck at GND                         ;
; reset_in2      ; Input ; Info     ; Stuck at GND                         ;
; reset_in3      ; Input ; Info     ; Stuck at GND                         ;
; reset_in4      ; Input ; Info     ; Stuck at GND                         ;
; reset_in5      ; Input ; Info     ; Stuck at GND                         ;
; reset_in6      ; Input ; Info     ; Stuck at GND                         ;
; reset_in7      ; Input ; Info     ; Stuck at GND                         ;
; reset_in8      ; Input ; Info     ; Stuck at GND                         ;
; reset_in9      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                         ;
+----------------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                  ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                             ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_rst_controller:rst_controller|altera_reset_controller:rst_controller"                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_rst_controller:rst_controller"                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                 ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                            ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                              ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                 ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                            ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; b[29..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_generation_top_0_svg_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_generation_top_0_svg_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_generation_top_0_stg_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_generation_top_0_stg_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_spi_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_spi_spi_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:volume_dummy_0_sp_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:volume_dummy_0_sp_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pitch_dummy_0_sp_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pitch_dummy_0_sp_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_busy_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_busy_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_panel_pen_irq_n_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_panel_pen_irq_n_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_reset_n_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_reset_n_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_controller_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_controller_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                     ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_generation_top_0_svg_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_generation_top_0_stg_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:volume_dummy_0_sp_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_busy_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_pen_irq_n_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_ctrl_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                          ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------+
; gli_enable  ; Input ; Info     ; Stuck at GND                                                                                     ;
; delay_index ; Input ; Info     ; Stuck at GND                                                                                     ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|goldschmidt:goldschmid_1" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                         ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------+
; num[17..15] ; Input ; Info     ; Stuck at VCC                                                                                    ;
; num[8..7]   ; Input ; Info     ; Stuck at VCC                                                                                    ;
; num[20..18] ; Input ; Info     ; Stuck at GND                                                                                    ;
; num[10..9]  ; Input ; Info     ; Stuck at GND                                                                                    ;
; num[6..0]   ; Input ; Info     ; Stuck at GND                                                                                    ;
; num[14]     ; Input ; Info     ; Stuck at GND                                                                                    ;
; num[13]     ; Input ; Info     ; Stuck at VCC                                                                                    ;
; num[12]     ; Input ; Info     ; Stuck at GND                                                                                    ;
; num[11]     ; Input ; Info     ; Stuck at VCC                                                                                    ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Volume_generation_top:volume_generation_top_0|filter:cic_1"                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; audio_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ready       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cic1o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cic2o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cic3o[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cic1_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cic2_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_touch_panel_spi:touch_panel_spi"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_pll_0:pll_0"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_pll:pll|altera_pll:altera_pll_i"                                                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_pll:pll"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|goldschmidt:goldschmid_1" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                           ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------+
; num[11..7]  ; Input ; Info     ; Stuck at VCC                                                                                      ;
; num[19..18] ; Input ; Info     ; Stuck at GND                                                                                      ;
; num[16..15] ; Input ; Info     ; Stuck at GND                                                                                      ;
; num[13..12] ; Input ; Info     ; Stuck at GND                                                                                      ;
; num[6..0]   ; Input ; Info     ; Stuck at GND                                                                                      ;
; num[20]     ; Input ; Info     ; Stuck at VCC                                                                                      ;
; num[17]     ; Input ; Info     ; Stuck at VCC                                                                                      ;
; num[14]     ; Input ; Info     ; Stuck at VCC                                                                                      ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; enable_in ; Input ; Info     ; Stuck at VCC                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pitch_generation_top:pitch_generation_top_0|filter:cic_1"                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; cic1o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cic2o[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cic3o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cic1_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cic3_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pitch_generation_top:pitch_generation_top_0"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; aso_se_ready ; Input  ; Info     ; Stuck at VCC                                                                        ;
; aso_se_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aso_se_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_jtag_uart:jtag_uart"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_cpu:cpu"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                                                   ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in[19..18]               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_in[26]                   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_in[22]                   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_in[0]                    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_audio_and_video_config_0:audio_and_video_config_0"                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 38                  ; 38               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6834                        ;
;     CLR               ; 1858                        ;
;     CLR SCLR          ; 36                          ;
;     CLR SCLR SLD      ; 101                         ;
;     CLR SLD           ; 50                          ;
;     ENA               ; 243                         ;
;     ENA CLR           ; 3366                        ;
;     ENA CLR SCLR      ; 423                         ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 357                         ;
;     ENA SCLR          ; 165                         ;
;     ENA SCLR SLD      ; 20                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 17                          ;
;     SLD               ; 28                          ;
;     plain             ; 118                         ;
; arriav_io_obuf        ; 17                          ;
; arriav_lcell_comb     ; 7246                        ;
;     arith             ; 2450                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 579                         ;
;         2 data inputs ; 879                         ;
;         3 data inputs ; 834                         ;
;         4 data inputs ; 58                          ;
;         5 data inputs ; 96                          ;
;     extend            ; 43                          ;
;         7 data inputs ; 43                          ;
;     normal            ; 4473                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 110                         ;
;         2 data inputs ; 457                         ;
;         3 data inputs ; 775                         ;
;         4 data inputs ; 917                         ;
;         5 data inputs ; 1080                        ;
;         6 data inputs ; 1131                        ;
;     shared            ; 280                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 278                         ;
; arriav_mac            ; 65                          ;
; boundary_port         ; 178                         ;
; generic_pll           ; 7                           ;
; stratixv_ram_block    ; 269                         ;
;                       ;                             ;
; Max LUT depth         ; 12.30                       ;
; Average LUT depth     ; 3.62                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 112                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SCLR SLD  ; 8                                        ;
;     ENA CLR SLD       ; 22                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 127                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 125                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 23                                       ;
;         4 data inputs ; 18                                       ;
;         5 data inputs ; 26                                       ;
;         6 data inputs ; 26                                       ;
; boundary_port         ; 239                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.42                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:41     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                  ; Details ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sine1kHz:ton_generation_dummy_0|BCLK_reg[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|BCLK_reg[0]                                                                                                                        ; N/A     ;
; sine1kHz:ton_generation_dummy_0|BCLK_reg[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|BCLK_reg[0]                                                                                                                        ; N/A     ;
; sine1kHz:ton_generation_dummy_0|BCLK_reg[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|BCLK_reg[1]                                                                                                                        ; N/A     ;
; sine1kHz:ton_generation_dummy_0|BCLK_reg[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|BCLK_reg[1]                                                                                                                        ; N/A     ;
; sine1kHz:ton_generation_dummy_0|DACLRCK_reg[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|DACLRCK_reg[0]                                                                                                                     ; N/A     ;
; sine1kHz:ton_generation_dummy_0|DACLRCK_reg[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|DACLRCK_reg[0]                                                                                                                     ; N/A     ;
; sine1kHz:ton_generation_dummy_0|DACLRCK_reg[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|DACLRCK_reg[1]                                                                                                                     ; N/A     ;
; sine1kHz:ton_generation_dummy_0|DACLRCK_reg[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|DACLRCK_reg[1]                                                                                                                     ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[0]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[0]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[10]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[10]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[11]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[11]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[12]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[12]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[13]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[13]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[14]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[14]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[15]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[15]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[16]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[16]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[17]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[17]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[18]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[18]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[19]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[19]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[1]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[1]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[20]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[20]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[21]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[21]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[22]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[22]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[23]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[23]                                                                                                                      ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[2]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[2]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[3]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[3]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[4]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[4]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[5]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[5]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[6]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[6]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[7]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[7]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[8]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[8]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[9]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|audio_reg[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio_reg[9]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|coe_AUD1_BCLK    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bclk_export                                                                                                                                                        ; N/A     ;
; sine1kHz:ton_generation_dummy_0|coe_AUD1_BCLK    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bclk_export                                                                                                                                                        ; N/A     ;
; sine1kHz:ton_generation_dummy_0|coe_AUD2_DACDAT  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio                                                                                                                              ; N/A     ;
; sine1kHz:ton_generation_dummy_0|coe_AUD2_DACDAT  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|audio                                                                                                                              ; N/A     ;
; sine1kHz:ton_generation_dummy_0|coe_AUD3_DACLRCK ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; daclrck_export                                                                                                                                                     ; N/A     ;
; sine1kHz:ton_generation_dummy_0|coe_AUD3_DACLRCK ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; daclrck_export                                                                                                                                                     ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[0]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[0]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[1]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[1]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[2]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[2]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[3]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[3]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[4]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[4]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[5]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|count_reg[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sine1kHz:ton_generation_dummy_0|count_reg[5]                                                                                                                       ; N/A     ;
; sine1kHz:ton_generation_dummy_0|reset_n          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; N/A     ;
; sine1kHz:ton_generation_dummy_0|reset_n          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_rst_controller:rst_controller_004|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; N/A     ;
; system_pll:pll|outclk_4                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system_pll:pll|altera_pll:altera_pll_i|outclk_wire[4]                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
; auto_signaltap_0|vcc                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                ; N/A     ;
+--------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Thu Jul 30 09:01:16 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalThereminP6 -c DigitalThereminP6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/system.vhd
    Info (12022): Found design unit 1: system-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 52
    Info (12023): Found entity 1: system File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/system_rst_controller.vhd
    Info (12022): Found design unit 1: system_rst_controller-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: system_rst_controller File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/system_rst_controller_001.vhd
    Info (12022): Found design unit 1: system_rst_controller_001-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: system_rst_controller_001 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_005 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux_001 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_013.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_013 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_013.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_003 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_002 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_001 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux_001 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux_001 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_007_default_decode File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_007 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_003_default_decode File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_003 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_002_default_decode File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_002 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/volume_generation_top.vhd
    Info (12022): Found design unit 1: Volume_generation_top-struct File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Volume_generation_top.vhd Line: 37
    Info (12023): Found entity 1: Volume_generation_top File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Volume_generation_top.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/freq_meas_vol.vhd
    Info (12022): Found design unit 1: freq_meas_vol-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 40
    Info (12023): Found entity 1: freq_meas_vol File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cordic_control.vhd
    Info (12022): Found design unit 1: cordic_Control-behavioral File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cordic_control.vhd Line: 34
    Info (12023): Found entity 1: cordic_Control File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cordic_control.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cordic_pipelined.vhd
    Info (12022): Found design unit 1: cordic_pipelined-behavioral File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cordic_pipelined.vhd Line: 28
    Info (12023): Found entity 1: cordic_pipelined File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cordic_pipelined.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/filter.vhd
    Info (12022): Found design unit 1: filter-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Filter.vhd Line: 44
    Info (12023): Found entity 1: filter File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Filter.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/cic.vhd
    Info (12022): Found design unit 1: cic_calc-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cic.vhd Line: 33
    Info (12023): Found entity 1: cic_calc File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cic.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/fir_vol.vhd
    Info (12022): Found design unit 1: fir_filter_vol-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/FIR_vol.vhd Line: 28
    Info (12023): Found entity 1: fir_filter_vol File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/FIR_vol.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/goldschmidt.vhd
    Info (12022): Found design unit 1: goldschmidt-behavioral File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/goldschmidt.vhd Line: 33
    Info (12023): Found entity 1: goldschmidt File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/goldschmidt.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/count_freq_meas.vhd
    Info (12022): Found design unit 1: count_freq_meas-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/count_freq_meas.vhd Line: 32
    Info (12023): Found entity 1: count_freq_meas File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/count_freq_meas.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/mixer.vhd
    Info (12022): Found design unit 1: mixer-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/mixer.vhd Line: 27
    Info (12023): Found entity 1: mixer File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/mixer.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/calglis_vol.vhd
    Info (12022): Found design unit 1: CalGlis_vol-behavioral File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd Line: 35
    Info (12023): Found entity 1: CalGlis_vol File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_touch_panel_spi.v
    Info (12023): Found entity 1: system_touch_panel_spi File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_touch_panel_spi.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_touch_panel_pen_irq_n.v
    Info (12023): Found entity 1: system_touch_panel_pen_irq_n File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_touch_panel_pen_irq_n.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_touch_panel_busy.v
    Info (12023): Found entity 1: system_touch_panel_busy File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_touch_panel_busy.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/sine_1khz.vhd
    Info (12022): Found design unit 1: sine1kHz-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/sine_1kHz.vhd Line: 27
    Info (12023): Found entity 1: sine1kHz File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/sine_1kHz.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_timer.v
    Info (12023): Found entity 1: system_timer File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_sysid.v
    Info (12023): Found entity 1: system_sysid File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_pll_0.v
    Info (12023): Found entity 1: system_pll_0 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_pll.v
    Info (12023): Found entity 1: system_pll File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_pll.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pitch_generation_top.vhd
    Info (12022): Found design unit 1: pitch_generation_top-struct File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_generation_top.vhd Line: 43
    Info (12023): Found entity 1: pitch_generation_top File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_generation_top.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/fir_decimation.vhd
    Info (12022): Found design unit 1: fir_filter_dec-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/FIR_Decimation.vhd Line: 33
    Info (12023): Found entity 1: fir_filter_dec File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/FIR_Decimation.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/filter_streaming.vhd
    Info (12022): Found design unit 1: filter_streaming-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/filter_streaming.vhd Line: 34
    Info (12023): Found entity 1: filter_streaming File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/filter_streaming.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/calglis.vhd
    Info (12022): Found design unit 1: CalGlis-behavioral File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 37
    Info (12023): Found entity 1: CalGlis File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/fir_pitch.vhd
    Info (12022): Found design unit 1: fir_filter_pitch-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/FIR_pitch.vhd Line: 28
    Info (12023): Found entity 1: fir_filter_pitch File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/FIR_pitch.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/freq_meas_pitch.vhd
    Info (12022): Found design unit 1: freq_meas_pitch-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 41
    Info (12023): Found entity 1: freq_meas_pitch File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 13
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart.v
    Info (12023): Found entity 1: system_jtag_uart_sim_scfifo_w File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: system_jtag_uart_scfifo_w File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: system_jtag_uart_sim_scfifo_r File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: system_jtag_uart_scfifo_r File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: system_jtag_uart File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 331
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_dram_ctrl.v
    Info (12023): Found entity 1: system_dram_ctrl_input_efifo_module File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_dram_ctrl.v Line: 21
    Info (12023): Found entity 2: system_dram_ctrl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_dram_ctrl.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu.v
    Info (12023): Found entity 1: system_cpu File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file system/synthesis/submodules/system_cpu_cpu.v
    Info (12023): Found entity 1: system_cpu_cpu_ic_data_module File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: system_cpu_cpu_ic_tag_module File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: system_cpu_cpu_bht_module File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: system_cpu_cpu_register_bank_a_module File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: system_cpu_cpu_register_bank_b_module File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: system_cpu_cpu_dc_tag_module File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: system_cpu_cpu_dc_data_module File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: system_cpu_cpu_dc_victim_module File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: system_cpu_cpu_nios2_oci_debug File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: system_cpu_cpu_nios2_oci_break File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: system_cpu_cpu_nios2_oci_xbrk File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: system_cpu_cpu_nios2_oci_dbrk File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: system_cpu_cpu_nios2_oci_itrace File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: system_cpu_cpu_nios2_oci_td_mode File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: system_cpu_cpu_nios2_oci_dtrace File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: system_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: system_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: system_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: system_cpu_cpu_nios2_oci_fifo File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: system_cpu_cpu_nios2_oci_pib File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: system_cpu_cpu_nios2_oci_im File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: system_cpu_cpu_nios2_performance_monitors File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: system_cpu_cpu_nios2_avalon_reg File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: system_cpu_cpu_ociram_sp_ram_module File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: system_cpu_cpu_nios2_ocimem File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: system_cpu_cpu_nios2_oci File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: system_cpu_cpu File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_cpu_cpu_debug_slave_sysclk File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system_cpu_cpu_debug_slave_tck File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_cpu_cpu_debug_slave_wrapper File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: system_cpu_cpu_mult_cell File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: system_cpu_cpu_test_bench File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_audio_and_video_config_0.v
    Info (12023): Found entity 1: system_audio_and_video_config_0 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_audio_and_video_config_0.v Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/volume_dummy.vhd
    Info (12022): Found design unit 1: volume_dummy-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/volume_dummy.vhd Line: 35
    Info (12023): Found entity 1: volume_dummy File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/volume_dummy.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pitch_dummy.vhd
    Info (12022): Found design unit 1: pitch_dummy-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_dummy.vhd Line: 35
    Info (12023): Found entity 1: pitch_dummy File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_dummy.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_lcd_reset_n.v
    Info (12023): Found entity 1: system_LCD_Reset_N File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_LCD_Reset_N.v Line: 21
Warning (10238): Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "LT24_Controller" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/LT24_Controller.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lt24_controller.v
    Info (12023): Found entity 1: LT24_Controller File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/LT24_Controller.v Line: 7
Warning (10037): Verilog HDL or VHDL warning at system_touch_panel_spi.v(402): conditional expression evaluates to a constant File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_touch_panel_spi.v Line: 402
Warning (10037): Verilog HDL or VHDL warning at system_dram_ctrl.v(318): conditional expression evaluates to a constant File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_dram_ctrl.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at system_dram_ctrl.v(328): conditional expression evaluates to a constant File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_dram_ctrl.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at system_dram_ctrl.v(338): conditional expression evaluates to a constant File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_dram_ctrl.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at system_dram_ctrl.v(682): conditional expression evaluates to a constant File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_dram_ctrl.v Line: 682
Info (12127): Elaborating entity "system" for the top level hierarchy
Info (12128): Elaborating entity "LT24_Controller" for hierarchy "LT24_Controller:lcd_controller" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 739
Info (12128): Elaborating entity "system_LCD_Reset_N" for hierarchy "system_LCD_Reset_N:lcd_reset_n" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 754
Info (12128): Elaborating entity "pitch_dummy" for hierarchy "pitch_dummy:pitch_dummy_0" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 766
Info (12128): Elaborating entity "volume_dummy" for hierarchy "volume_dummy:volume_dummy_0" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 784
Warning (10036): Verilog HDL or VHDL warning at volume_dummy.vhd(62): object "led_vol" assigned a value but never read File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/volume_dummy.vhd Line: 62
Info (12128): Elaborating entity "system_audio_and_video_config_0" for hierarchy "system_audio_and_video_config_0:audio_and_video_config_0" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 801
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_audio_and_video_config_0.v Line: 399
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "system_cpu" for hierarchy "system_cpu:cpu" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 816
Info (12128): Elaborating entity "system_cpu_cpu" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu.v Line: 69
Info (12128): Elaborating entity "system_cpu_cpu_test_bench" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_test_bench:the_system_cpu_cpu_test_bench" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 5993
Info (12128): Elaborating entity "system_cpu_cpu_ic_data_module" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 6995
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_cpu_cpu_ic_tag_module" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 7061
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf
    Info (12023): Found entity 1: altsyncram_rgj1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_rgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rgj1" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_cpu_cpu_bht_module" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 7259
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_bht_module:system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_cpu_cpu_register_bank_a_module" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 8216
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_cpu_cpu_register_bank_b_module" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 8234
Info (12128): Elaborating entity "system_cpu_cpu_mult_cell" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 8819
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altera_mult_add_37p2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "system_cpu_cpu_dc_tag_module" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 9241
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "width_b" = "19"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf
    Info (12023): Found entity 1: altsyncram_lpi1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_lpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lpi1" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_tag_module:system_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_cpu_cpu_dc_data_module" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 9307
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_data_module:system_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_cpu_cpu_dc_victim_module" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 9419
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_dc_victim_module:system_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 10250
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_debug" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 632
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_break" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_xbrk" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_dbrk" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_itrace" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_itrace:the_system_cpu_cpu_nios2_oci_itrace" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_dtrace" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_td_mode" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace|system_cpu_cpu_nios2_oci_td_mode:system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_fifo" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo|system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo|system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo|system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_pib" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_pib:the_system_cpu_cpu_nios2_oci_pib" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "system_cpu_cpu_nios2_oci_im" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_im:the_system_cpu_cpu_nios2_oci_im" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "system_cpu_cpu_nios2_avalon_reg" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "system_cpu_cpu_nios2_ocimem" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "system_cpu_cpu_ociram_sp_ram_module" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2675
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_cpu_cpu_debug_slave_wrapper" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "system_cpu_cpu_debug_slave_tck" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "system_cpu_cpu_debug_slave_sysclk" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_dram_ctrl" for hierarchy "system_dram_ctrl:dram_ctrl" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 848
Info (12128): Elaborating entity "system_dram_ctrl_input_efifo_module" for hierarchy "system_dram_ctrl:dram_ctrl|system_dram_ctrl_input_efifo_module:the_system_dram_ctrl_input_efifo_module" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_dram_ctrl.v Line: 298
Info (12128): Elaborating entity "system_jtag_uart" for hierarchy "system_jtag_uart:jtag_uart" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 872
Info (12128): Elaborating entity "system_jtag_uart_scfifo_w" for hierarchy "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "system_jtag_uart_scfifo_r" for hierarchy "system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "pitch_generation_top" for hierarchy "pitch_generation_top:pitch_generation_top_0" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 886
Info (12128): Elaborating entity "mixer" for hierarchy "pitch_generation_top:pitch_generation_top_0|mixer:mixer_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_generation_top.vhd Line: 158
Info (12128): Elaborating entity "cordic_pipelined" for hierarchy "pitch_generation_top:pitch_generation_top_0|cordic_pipelined:cordic_pipelined_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_generation_top.vhd Line: 168
Info (12128): Elaborating entity "cordic_Control" for hierarchy "pitch_generation_top:pitch_generation_top_0|cordic_Control:cordic_Control_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_generation_top.vhd Line: 181
Info (12128): Elaborating entity "filter" for hierarchy "pitch_generation_top:pitch_generation_top_0|filter:cic_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_generation_top.vhd Line: 195
Warning (10541): VHDL Signal Declaration warning at Filter.vhd(26): used implicit default value for signal "audio_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Filter.vhd Line: 26
Warning (10541): VHDL Signal Declaration warning at Filter.vhd(28): used implicit default value for signal "valid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Filter.vhd Line: 28
Info (12128): Elaborating entity "cic_calc" for hierarchy "pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Filter.vhd Line: 82
Info (12128): Elaborating entity "cic_calc" for hierarchy "pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_2" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Filter.vhd Line: 98
Warning (10445): VHDL Subtype or Type Declaration warning at cic.vhd(79): subtype or type has null range File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cic.vhd Line: 79
Warning (10445): VHDL Subtype or Type Declaration warning at cic.vhd(122): subtype or type has null range File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cic.vhd Line: 122
Warning (10445): VHDL Subtype or Type Declaration warning at cic.vhd(126): subtype or type has null range File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cic.vhd Line: 126
Info (12128): Elaborating entity "cic_calc" for hierarchy "pitch_generation_top:pitch_generation_top_0|filter:cic_1|cic_calc:cic_3" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Filter.vhd Line: 114
Warning (10445): VHDL Subtype or Type Declaration warning at cic.vhd(79): subtype or type has null range File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cic.vhd Line: 79
Warning (10445): VHDL Subtype or Type Declaration warning at cic.vhd(122): subtype or type has null range File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cic.vhd Line: 122
Warning (10445): VHDL Subtype or Type Declaration warning at cic.vhd(126): subtype or type has null range File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/cic.vhd Line: 126
Info (12128): Elaborating entity "freq_meas_pitch" for hierarchy "pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/pitch_generation_top.vhd Line: 220
Info (12128): Elaborating entity "count_freq_meas" for hierarchy "pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|count_freq_meas:count_meas" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 236
Warning (10036): Verilog HDL or VHDL warning at count_freq_meas.vhd(48): object "meas_en" assigned a value but never read File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/count_freq_meas.vhd Line: 48
Info (12128): Elaborating entity "goldschmidt" for hierarchy "pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|goldschmidt:goldschmid_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 252
Warning (10445): VHDL Subtype or Type Declaration warning at goldschmidt.vhd(59): subtype or type has null range File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/goldschmidt.vhd Line: 59
Warning (10443): VHDL warning at goldschmidt.vhd(59): ignored choice with illegal range bounds File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/goldschmidt.vhd Line: 59
Warning (10445): VHDL Subtype or Type Declaration warning at goldschmidt.vhd(60): subtype or type has null range File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/goldschmidt.vhd Line: 60
Warning (10443): VHDL warning at goldschmidt.vhd(60): ignored choice with illegal range bounds File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/goldschmidt.vhd Line: 60
Info (12128): Elaborating entity "fir_filter_pitch" for hierarchy "pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|fir_filter_pitch:fir_pitch" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 270
Info (12128): Elaborating entity "CalGlis" for hierarchy "pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 285
Warning (10036): Verilog HDL or VHDL warning at CalGlis.vhd(349): object "approx_done" assigned a value but never read File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 349
Warning (10631): VHDL Process Statement warning at CalGlis.vhd(562): inferring latch(es) for signal or variable "gli_index", which holds its previous value in one or more paths through the process File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
Warning (10631): VHDL Process Statement warning at CalGlis.vhd(562): inferring latch(es) for signal or variable "gli_penta_index_cmb", which holds its previous value in one or more paths through the process File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
Info (10041): Inferred latch for "gli_penta_index_cmb[0]" at CalGlis.vhd(562) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
Info (10041): Inferred latch for "gli_penta_index_cmb[1]" at CalGlis.vhd(562) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
Info (10041): Inferred latch for "gli_penta_index_cmb[2]" at CalGlis.vhd(562) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
Info (10041): Inferred latch for "gli_penta_index_cmb[3]" at CalGlis.vhd(562) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
Info (10041): Inferred latch for "gli_penta_index_cmb[4]" at CalGlis.vhd(562) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[0]" at CalGlis.vhd(572) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 572
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[1]" at CalGlis.vhd(572) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 572
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[2]" at CalGlis.vhd(572) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 572
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[3]" at CalGlis.vhd(572) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 572
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[4]" at CalGlis.vhd(572) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 572
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[5]" at CalGlis.vhd(572) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 572
Info (12128): Elaborating entity "system_pll" for hierarchy "system_pll:pll" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 908
Info (12128): Elaborating entity "altera_pll" for hierarchy "system_pll:pll|altera_pll:altera_pll_i" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_pll.v Line: 100
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system_pll:pll|altera_pll:altera_pll_i" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_pll.v Line: 100
Info (12133): Instantiated megafunction "system_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_pll.v Line: 100
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "15.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "-3333 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "12.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "24.000000 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "system_pll_0" for hierarchy "system_pll_0:pll_0" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 921
Info (12128): Elaborating entity "altera_pll" for hierarchy "system_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_pll_0.v Line: 85
Info (12133): Instantiated megafunction "system_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "54.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "system_sysid" for hierarchy "system_sysid:sysid" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 929
Info (12128): Elaborating entity "system_timer" for hierarchy "system_timer:timer" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 937
Info (12128): Elaborating entity "sine1kHz" for hierarchy "sine1kHz:ton_generation_dummy_0" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 949
Info (12128): Elaborating entity "system_touch_panel_busy" for hierarchy "system_touch_panel_busy:touch_panel_busy" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 958
Info (12128): Elaborating entity "system_touch_panel_pen_irq_n" for hierarchy "system_touch_panel_pen_irq_n:touch_panel_pen_irq_n" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 967
Info (12128): Elaborating entity "system_touch_panel_spi" for hierarchy "system_touch_panel_spi:touch_panel_spi" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 980
Info (12128): Elaborating entity "Volume_generation_top" for hierarchy "Volume_generation_top:volume_generation_top_0" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 997
Info (12128): Elaborating entity "cordic_Control" for hierarchy "Volume_generation_top:volume_generation_top_0|cordic_Control:cordic_Control_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Volume_generation_top.vhd Line: 176
Info (12128): Elaborating entity "freq_meas_vol" for hierarchy "Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/Volume_generation_top.vhd Line: 215
Warning (10541): VHDL Signal Declaration warning at freq_meas_vol.vhd(246): used implicit default value for signal "Cal_Glis_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 246
Warning (10631): VHDL Process Statement warning at freq_meas_vol.vhd(316): inferring latch(es) for signal or variable "vol_index", which holds its previous value in one or more paths through the process File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 316
Info (10041): Inferred latch for "p_cmb:vol_index[0]" at freq_meas_vol.vhd(322) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 322
Info (10041): Inferred latch for "p_cmb:vol_index[1]" at freq_meas_vol.vhd(322) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 322
Info (10041): Inferred latch for "p_cmb:vol_index[2]" at freq_meas_vol.vhd(322) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 322
Info (10041): Inferred latch for "p_cmb:vol_index[3]" at freq_meas_vol.vhd(322) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 322
Info (10041): Inferred latch for "p_cmb:vol_index[4]" at freq_meas_vol.vhd(322) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 322
Info (10041): Inferred latch for "p_cmb:vol_index[5]" at freq_meas_vol.vhd(322) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 322
Info (10041): Inferred latch for "p_cmb:vol_index[6]" at freq_meas_vol.vhd(322) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 322
Info (12128): Elaborating entity "fir_filter_vol" for hierarchy "Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|fir_filter_vol:fir_vol" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 377
Info (12128): Elaborating entity "CalGlis_vol" for hierarchy "Volume_generation_top:volume_generation_top_0|freq_meas_vol:freq_meas_vol_1|CalGlis_vol:CalGlis_vol_1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_vol.vhd Line: 392
Warning (10036): Verilog HDL or VHDL warning at CalGlis_vol.vhd(291): object "approx_done" assigned a value but never read File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd Line: 291
Warning (10631): VHDL Process Statement warning at CalGlis_vol.vhd(476): inferring latch(es) for signal or variable "gli_index", which holds its previous value in one or more paths through the process File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd Line: 476
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[0]" at CalGlis_vol.vhd(488) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd Line: 488
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[1]" at CalGlis_vol.vhd(488) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd Line: 488
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[2]" at CalGlis_vol.vhd(488) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd Line: 488
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[3]" at CalGlis_vol.vhd(488) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd Line: 488
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[4]" at CalGlis_vol.vhd(488) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd Line: 488
Info (10041): Inferred latch for "p_fsm_cmb:gli_index[5]" at CalGlis_vol.vhd(488) File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis_vol.vhd Line: 488
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system_mm_interconnect_0:mm_interconnect_0" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 1015
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1282
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1342
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1406
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1470
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_controller_avalon_slave_0_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1534
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1598
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1662
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_ctrl_s1_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1726
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_reset_n_s1_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1790
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1982
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pitch_dummy_0_sp_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 2046
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 2174
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 2383
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 2464
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 2548
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 2589
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 2630
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 3255
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rsp_fifo" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 3296
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 3337
Info (12128): Elaborating entity "system_mm_interconnect_0_router" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 4724
Info (12128): Elaborating entity "system_mm_interconnect_0_router_default_decode" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 200
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 4740
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001_default_decode" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 4756
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002_default_decode" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "system_mm_interconnect_0_router_003" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 4772
Info (12128): Elaborating entity "system_mm_interconnect_0_router_003_default_decode" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "system_mm_interconnect_0_router_007" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 4836
Info (12128): Elaborating entity "system_mm_interconnect_0_router_007_default_decode" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5030
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_ctrl_s1_burst_adapter" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5130
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5231
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux_001" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5260
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5277
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux_001" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5300
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5550
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_001" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5573
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_002" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5590
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_003" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5607
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_013" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_013:rsp_demux_013" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5789
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5907
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 518
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux_001" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 5936
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_rsp_width_adapter" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 6002
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_ctrl_s1_cmd_width_adapter" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 6068
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 6102
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 6641
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0.v Line: 6786
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system_irq_mapper:irq_mapper" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 1118
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "altera_irq_clock_crosser:irq_synchronizer" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 1129
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "system_rst_controller" for hierarchy "system_rst_controller:rst_controller" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 1155
Warning (10541): VHDL Signal Declaration warning at system_rst_controller.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system_rst_controller.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "system_rst_controller_001" for hierarchy "system_rst_controller_001:rst_controller_001" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 1220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system_rst_controller_001.vhd Line: 144
Warning (12020): Port "jdo" on the entity instantiation of "the_system_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/system_cpu_cpu.v Line: 3216
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8i84.tdf
    Info (12023): Found entity 1: altsyncram_8i84 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_8i84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/mux_hlc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_79i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_a2j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_49i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.07.30.09:02:23 Progress: Loading sldaef199e8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaef199e8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/ip/sldaef199e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_ctrl_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/db/altsyncram_40n1.tdf Line: 27
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|cntrl_reg[2]~synth File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 165
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|cntrl_reg[2]~synth File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 165
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|cntrl_reg[2]~synth File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 165
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|cntrl_reg[2]~synth File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 165
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|cntrl_reg[2]~synth File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 165
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|\p_fsm_cmb:gli_index[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|cntrl_reg[2]~synth File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/freq_meas_pitch.vhd Line: 165
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[4] has unsafe behavior File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|p_fsm_cmb~synth
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[3] has unsafe behavior File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|p_fsm_cmb~synth
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[2] has unsafe behavior File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|p_fsm_cmb~synth
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[1] has unsafe behavior File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|p_fsm_cmb~synth
Warning (13012): Latch pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|gli_penta_index_cmb[0] has unsafe behavior File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/submodules/CalGlis.vhd Line: 562
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pitch_generation_top:pitch_generation_top_0|freq_meas_pitch:freq_meas_pitch_1|CalGlis:CalGlis_1|p_fsm_cmb~synth
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dram_ctrl_wire_cke" is stuck at VCC File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 21
    Warning (13410): Pin "lcd_controller_conduit_end_lt24_rd" is stuck at VCC File: C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/system/synthesis/system.vhd Line: 29
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 745 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/output_files/DigitalThereminP6.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 109 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 24 node(s), including 0 DDIO, 7 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 13279 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 54 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 12810 logic cells
    Info (21064): Implemented 307 RAM segments
    Info (21065): Implemented 7 PLLs
    Info (21062): Implemented 65 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 5204 megabytes
    Info: Processing ended: Thu Jul 30 09:03:37 2020
    Info: Elapsed time: 00:02:21
    Info: Total CPU time (on all processors): 00:03:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/andre/OneDrive/Dokumente/GitHub/DigitalThereminP6/quartus/output_files/DigitalThereminP6.map.smsg.


