Timing Analyzer report for IITB-proc
Thu May 20 18:00:55 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Timing Closure Recommendations
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Setup: 'controller:con|state[0]'
 13. Slow 1200mV 85C Model Hold: 'controller:con|state[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Setup: 'controller:con|state[0]'
 24. Slow 1200mV 0C Model Hold: 'controller:con|state[0]'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Metastability Summary
 27. Fast 1200mV 0C Model Setup Summary
 28. Fast 1200mV 0C Model Hold Summary
 29. Fast 1200mV 0C Model Recovery Summary
 30. Fast 1200mV 0C Model Removal Summary
 31. Fast 1200mV 0C Model Minimum Pulse Width Summary
 32. Fast 1200mV 0C Model Setup: 'clk'
 33. Fast 1200mV 0C Model Setup: 'controller:con|state[0]'
 34. Fast 1200mV 0C Model Hold: 'clk'
 35. Fast 1200mV 0C Model Hold: 'controller:con|state[0]'
 36. Fast 1200mV 0C Model Metastability Summary
 37. Multicorner Timing Analysis Summary
 38. Board Trace Model Assignments
 39. Input Transition Times
 40. Signal Integrity Metrics (Slow 1200mv 0c Model)
 41. Signal Integrity Metrics (Slow 1200mv 85c Model)
 42. Signal Integrity Metrics (Fast 1200mv 0c Model)
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths Summary
 48. Clock Status Summary
 49. Unconstrained Input Ports
 50. Unconstrained Output Ports
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; IITB-proc                                           ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL055YF484C6G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; clk                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                     ;
; controller:con|state[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controller:con|state[0] } ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                            ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 89.6 MHz   ; 89.6 MHz        ; clk                     ;      ;
; 235.63 MHz ; 235.63 MHz      ; controller:con|state[0] ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary               ;
+-------------------------+---------+---------------+
; Clock                   ; Slack   ; End Point TNS ;
+-------------------------+---------+---------------+
; clk                     ; -10.161 ; -5429.072     ;
; controller:con|state[0] ; -4.428  ; -13.449       ;
+-------------------------+---------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary              ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; controller:con|state[0] ; 0.351 ; 0.000         ;
; clk                     ; 0.353 ; 0.000         ;
+-------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; clk                     ; -3.000 ; -1305.088      ;
; controller:con|state[0] ; -3.000 ; -3.000         ;
+-------------------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                           ;
+---------+-------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.161 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.073     ; 11.116     ;
; -10.142 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.074     ; 11.096     ;
; -10.093 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.069     ; 11.052     ;
; -10.074 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.071     ; 11.031     ;
; -10.066 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.073     ; 11.021     ;
; -10.062 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.207      ; 11.297     ;
; -10.061 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.069     ; 11.020     ;
; -10.050 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.052     ; 11.026     ;
; -10.043 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.206      ; 11.277     ;
; -10.043 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a57~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.059     ; 11.012     ;
; -10.038 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a54~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.056     ; 11.010     ;
; -10.037 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.066     ; 10.999     ;
; -10.036 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a43~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.048     ; 11.016     ;
; -10.024 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.059     ; 10.993     ;
; -10.015 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.055     ; 10.988     ;
; -10.014 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a49~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.068     ; 10.974     ;
; -10.011 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a34~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.064     ; 10.975     ;
; -10.009 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.082     ; 10.955     ;
; -10.006 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.056     ; 10.978     ;
; -10.003 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a87~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.065     ; 10.966     ;
; -10.001 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.071     ; 10.958     ;
; -10.001 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a62~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.057     ; 10.972     ;
; -10.001 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.058     ; 10.971     ;
; -9.998  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.042     ; 10.984     ;
; -9.994  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.211      ; 11.233     ;
; -9.992  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.071     ; 10.949     ;
; -9.987  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.061     ; 10.954     ;
; -9.985  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a24~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.044     ; 10.969     ;
; -9.976  ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.207      ; 11.211     ;
; -9.976  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a32~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.051     ; 10.953     ;
; -9.975  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.209      ; 11.212     ;
; -9.966  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg   ; clk          ; clk         ; 1.000        ; -0.060     ; 10.934     ;
; -9.960  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a69~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.089     ; 10.899     ;
; -9.957  ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.206      ; 11.191     ;
; -9.953  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a26~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.071     ; 10.910     ;
; -9.951  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.228      ; 11.207     ;
; -9.948  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.226      ; 11.202     ;
; -9.945  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a50~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.051     ; 10.922     ;
; -9.944  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.045     ; 10.927     ;
; -9.943  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.230      ; 11.201     ;
; -9.939  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a54~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.224      ; 11.191     ;
; -9.938  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.214      ; 11.180     ;
; -9.937  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a43~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.232      ; 11.197     ;
; -9.937  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a121~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.063     ; 10.902     ;
; -9.937  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a108~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.058     ; 10.907     ;
; -9.935  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a48~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.055     ; 10.908     ;
; -9.930  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a17~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.077     ; 10.881     ;
; -9.930  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.051     ; 10.907     ;
; -9.925  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a57~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.240      ; 11.193     ;
; -9.924  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a100~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.067     ; 10.885     ;
; -9.923  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.042     ; 10.909     ;
; -9.921  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a1~porta_we_reg   ; clk          ; clk         ; 1.000        ; -0.065     ; 10.884     ;
; -9.918  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a80~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.062     ; 10.884     ;
; -9.917  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.061     ; 10.884     ;
; -9.917  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a88~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.076     ; 10.869     ;
; -9.916  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.225      ; 11.169     ;
; -9.915  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a49~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.212      ; 11.155     ;
; -9.915  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.065     ; 10.878     ;
; -9.912  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a34~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.216      ; 11.156     ;
; -9.910  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.063     ; 10.875     ;
; -9.908  ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.211      ; 11.147     ;
; -9.908  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.057     ; 10.879     ;
; -9.908  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a122~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.083     ; 10.853     ;
; -9.906  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.240      ; 11.174     ;
; -9.906  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a66~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.077     ; 10.857     ;
; -9.903  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.051     ; 10.880     ;
; -9.903  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.077     ; 10.854     ;
; -9.902  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a62~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.223      ; 11.153     ;
; -9.902  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.222      ; 11.152     ;
; -9.900  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.048     ; 10.880     ;
; -9.899  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.238      ; 11.165     ;
; -9.898  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a126~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.069     ; 10.857     ;
; -9.896  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.064     ; 10.860     ;
; -9.892  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.038     ; 10.882     ;
; -9.891  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.217      ; 11.136     ;
; -9.889  ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.209      ; 11.126     ;
; -9.888  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.243      ; 11.159     ;
; -9.888  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.219      ; 11.135     ;
; -9.886  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a24~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.236      ; 11.150     ;
; -9.885  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a87~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.234      ; 11.147     ;
; -9.884  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a33~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.054     ; 10.858     ;
; -9.884  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.062     ; 10.850     ;
; -9.883  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.228      ; 11.139     ;
; -9.881  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.063     ; 10.846     ;
; -9.877  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.056     ; 10.849     ;
; -9.877  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a32~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.229      ; 11.134     ;
; -9.874  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a110~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.076     ; 10.826     ;
; -9.874  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.228      ; 11.130     ;
; -9.874  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a84~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.080     ; 10.822     ;
; -9.871  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a83~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.040     ; 10.859     ;
; -9.870  ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.073     ; 10.825     ;
; -9.868  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a63~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.094     ; 10.802     ;
; -9.867  ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg   ; clk          ; clk         ; 1.000        ; 0.220      ; 11.115     ;
; -9.865  ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.228      ; 11.121     ;
; -9.864  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a113~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.089     ; 10.803     ;
; -9.862  ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.226      ; 11.116     ;
; -9.862  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a46~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.062     ; 10.828     ;
; -9.857  ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg  ; clk          ; clk         ; 1.000        ; 0.230      ; 11.115     ;
; -9.857  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a59~porta_we_reg  ; clk          ; clk         ; 1.000        ; -0.076     ; 10.809     ;
; -9.854  ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a117~porta_we_reg ; clk          ; clk         ; 1.000        ; -0.076     ; 10.806     ;
+---------+-------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controller:con|state[0]'                                                                                                       ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -4.428 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.257      ; 6.058      ;
; -4.311 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.257      ; 5.941      ;
; -4.265 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.256      ; 5.895      ;
; -4.123 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.256      ; 5.753      ;
; -3.978 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.257      ; 5.608      ;
; -3.790 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.256      ; 5.420      ;
; -3.411 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.530      ; 5.314      ;
; -3.286 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.530      ; 5.189      ;
; -3.259 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.529      ; 5.162      ;
; -3.244 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.527      ; 5.144      ;
; -3.158 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.529      ; 5.061      ;
; -3.086 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.530      ; 4.989      ;
; -3.056 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.526      ; 4.956      ;
; -3.052 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.531      ; 4.956      ;
; -3.039 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.531      ; 4.943      ;
; -3.036 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.531      ; 4.940      ;
; -3.001 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.535      ; 4.909      ;
; -2.984 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.530      ; 4.888      ;
; -2.971 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.530      ; 4.875      ;
; -2.913 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.530      ; 4.817      ;
; -2.900 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.529      ; 4.803      ;
; -2.878 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.534      ; 4.786      ;
; -2.634 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.257      ; 4.271      ;
; -2.122 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.623      ; 4.131      ;
; -2.100 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.626      ; 4.112      ;
; -2.099 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.627      ; 4.112      ;
; -2.095 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.627      ; 4.108      ;
; -2.082 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.627      ; 4.095      ;
; -2.064 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.631      ; 4.081      ;
; -2.003 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.626      ; 4.015      ;
; -1.942 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.626      ; 3.954      ;
; -1.872 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.353      ; 3.611      ;
; -1.760 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.353      ; 3.499      ;
; -1.622 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.820      ; 5.525      ;
; -1.616 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.353      ; 3.355      ;
; -1.492 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.257      ; 3.129      ;
; -1.481 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.530      ; 3.391      ;
; -1.470 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.257      ; 3.107      ;
; -1.430 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.821      ; 5.333      ;
; -1.396 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.527      ; 3.303      ;
; -1.327 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.821      ; 5.237      ;
; -1.287 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.530      ; 3.197      ;
; -1.249 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.917      ; 5.261      ;
; -1.165 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.530      ; 3.075      ;
; -1.089 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.820      ; 5.492      ;
; -0.910 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.821      ; 5.313      ;
; -0.768 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.821      ; 5.178      ;
; -0.692 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.917      ; 5.204      ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controller:con|state[0]'                                                                                                       ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.387 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.983      ; 4.569      ;
; 0.639 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 4.083      ; 4.921      ;
; 0.351 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.982      ; 4.532      ;
; 0.725 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.983      ; 4.907      ;
; 0.836 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.983      ; 4.538      ;
; 1.075 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.784      ; 2.889      ;
; 1.119 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.522      ; 2.671      ;
; 0.774 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.982      ; 4.475      ;
; 1.187 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.784      ; 3.001      ;
; 1.196 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 4.083      ; 4.998      ;
; 1.251 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.622      ; 2.903      ;
; 1.261 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.983      ; 4.963      ;
; 1.290 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.782      ; 3.102      ;
; 1.314 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.522      ; 2.866      ;
; 1.332 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.522      ; 2.884      ;
; 1.357 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.784      ; 3.171      ;
; 1.472 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.622      ; 3.124      ;
; 1.505 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.781      ; 3.316      ;
; 1.567 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.782      ; 3.379      ;
; 1.637 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.784      ; 3.451      ;
; 1.678 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.783      ; 3.491      ;
; 1.709 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.622      ; 3.361      ;
; 1.764 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.884      ; 3.678      ;
; 1.798 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.884      ; 3.712      ;
; 1.804 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.783      ; 3.617      ;
; 1.823 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.884      ; 3.737      ;
; 1.841 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.783      ; 3.654      ;
; 1.852 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.889      ; 3.771      ;
; 1.855 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.784      ; 3.669      ;
; 1.877 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.784      ; 3.691      ;
; 1.881 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.885      ; 3.796      ;
; 1.890 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.882      ; 3.802      ;
; 1.893 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.885      ; 3.808      ;
; 1.908 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.885      ; 3.823      ;
; 2.185 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.522      ; 3.737      ;
; 2.387 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.522      ; 3.939      ;
; 2.595 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.784      ; 4.409      ;
; 2.605 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.788      ; 4.423      ;
; 2.607 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.784      ; 4.421      ;
; 2.635 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.522      ; 4.187      ;
; 2.661 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.784      ; 4.475      ;
; 2.663 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.789      ; 4.482      ;
; 2.687 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.521      ; 4.238      ;
; 2.717 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.785      ; 4.532      ;
; 2.719 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.785      ; 4.534      ;
; 2.729 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.785      ; 4.544      ;
; 2.737 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.521      ; 4.288      ;
; 2.766 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.521      ; 4.317      ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                          ;
+-------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                  ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.353 ; controller:con|rf_master[0]            ; controller:con|rf_master[0]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.067      ; 0.577      ;
; 0.354 ; datapath:dp|z                          ; datapath:dp|z                                                                                                            ; clk                     ; clk         ; 0.000        ; 0.066      ; 0.577      ;
; 0.379 ; controller:con|state[2]                ; controller:con|state[2]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.041      ; 0.577      ;
; 0.379 ; controller:con|state[1]                ; controller:con|state[1]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.041      ; 0.577      ;
; 0.431 ; controller:con|state[0]                ; datapath:dp|tr[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.109      ;
; 0.431 ; controller:con|state[0]                ; datapath:dp|tr[7]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.109      ;
; 0.436 ; controller:con|state[0]                ; datapath:dp|tr[12]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.289      ; 3.111      ;
; 0.436 ; controller:con|state[0]                ; datapath:dp|tr[8]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.289      ; 3.111      ;
; 0.439 ; controller:con|state[0]                ; datapath:dp|tr[6]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.302      ; 3.127      ;
; 0.445 ; controller:con|state[0]                ; datapath:dp|tr[15]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.286      ; 3.117      ;
; 0.468 ; controller:con|state[0]                ; datapath:dp|tr[11]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.291      ; 3.145      ;
; 0.513 ; controller:con|state[0]                ; datapath:dp|tr[13]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.191      ;
; 0.513 ; controller:con|state[0]                ; datapath:dp|tr[14]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.191      ;
; 0.515 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~48                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.289      ; 3.190      ;
; 0.649 ; controller:con|state[0]                ; datapath:dp|tr[9]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.301      ; 3.336      ;
; 0.649 ; controller:con|state[0]                ; datapath:dp|tr[10]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.301      ; 3.336      ;
; 0.697 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~82                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.375      ;
; 0.727 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~81                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.405      ;
; 0.754 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~79                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.283      ; 3.423      ;
; 0.777 ; controller:con|state[0]                ; datapath:dp|tr[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.296      ; 3.459      ;
; 0.777 ; controller:con|state[0]                ; datapath:dp|tr[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.296      ; 3.459      ;
; 0.777 ; controller:con|state[0]                ; datapath:dp|tr[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.296      ; 3.459      ;
; 0.782 ; controller:con|state[0]                ; controller:con|state[3]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 2.564      ; 3.732      ;
; 0.804 ; controller:con|state[0]                ; datapath:dp|z                                                                                                            ; controller:con|state[0] ; clk         ; 0.000        ; 2.286      ; 3.476      ;
; 0.811 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~74                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.489      ;
; 0.815 ; controller:con|state[0]                ; datapath:dp|tr[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.301      ; 3.502      ;
; 0.825 ; controller:con|state[0]                ; datapath:dp|tr[0]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.292      ; 3.003      ;
; 0.825 ; controller:con|state[0]                ; datapath:dp|tr[7]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.292      ; 3.003      ;
; 0.826 ; controller:con|state[0]                ; datapath:dp|tr[6]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.302      ; 3.014      ;
; 0.829 ; controller:con|state[0]                ; datapath:dp|tr[15]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.286      ; 3.001      ;
; 0.838 ; controller:con|state[0]                ; datapath:dp|tr[12]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.289      ; 3.013      ;
; 0.838 ; controller:con|state[0]                ; datapath:dp|tr[8]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.289      ; 3.013      ;
; 0.873 ; controller:con|state[0]                ; datapath:dp|tr[11]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.291      ; 3.050      ;
; 0.889 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~76                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.283      ; 3.558      ;
; 0.894 ; controller:con|state[0]                ; datapath:dp|pc[13]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.286      ; 3.566      ;
; 0.896 ; controller:con|state[0]                ; datapath:dp|tr[13]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.292      ; 3.074      ;
; 0.896 ; controller:con|state[0]                ; datapath:dp|tr[14]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.292      ; 3.074      ;
; 0.900 ; controller:con|state[0]                ; controller:con|state[1]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 2.564      ; 3.850      ;
; 0.889 ; controller:con|state[0]                ; controller:con|state[2]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 2.564      ; 3.839      ;
; 0.938 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~48                                                                                    ; controller:con|state[0] ; clk         ; -0.500       ; 2.289      ; 3.113      ;
; 1.020 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~136                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.296      ; 3.702      ;
; 1.021 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~78                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.283      ; 3.690      ;
; 1.023 ; datapath:dp|ir[8]                      ; datapath:dp|pc[1]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.068      ; 1.248      ;
; 1.032 ; datapath:dp|ir[8]                      ; datapath:dp|pc[7]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.068      ; 1.257      ;
; 1.033 ; datapath:dp|pc[8]                      ; datapath:dp|RF:rf_instance|regfile~76                                                                                    ; clk                     ; clk         ; 0.000        ; 0.066      ; 1.256      ;
; 1.034 ; datapath:dp|ir[8]                      ; datapath:dp|pc[3]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.068      ; 1.259      ;
; 1.034 ; datapath:dp|RF:rf_instance|regfile~135 ; datapath:dp|pc[3]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.066      ; 1.257      ;
; 1.043 ; controller:con|state[0]                ; datapath:dp|tr[9]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.301      ; 3.230      ;
; 1.043 ; controller:con|state[0]                ; datapath:dp|tr[10]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.301      ; 3.230      ;
; 1.055 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~82                                                                                    ; controller:con|state[0] ; clk         ; -0.500       ; 2.292      ; 3.233      ;
; 1.057 ; datapath:dp|RF:rf_instance|regfile~52  ; datapath:dp|pc[0]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.066      ; 1.280      ;
; 0.801 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~105                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.285      ; 3.472      ;
; 0.801 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~137                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.285      ; 3.472      ;
; 1.064 ; datapath:dp|RF:rf_instance|regfile~56  ; datapath:dp|pc[4]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.066      ; 1.287      ;
; 1.073 ; datapath:dp|pc[14]                     ; datapath:dp|RF:rf_instance|regfile~82                                                                                    ; clk                     ; clk         ; 0.000        ; 0.075      ; 1.305      ;
; 1.074 ; datapath:dp|RF:rf_instance|regfile~54  ; datapath:dp|pc[2]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.070      ; 1.301      ;
; 1.076 ; datapath:dp|RF:rf_instance|regfile~55  ; datapath:dp|pc[3]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.070      ; 1.303      ;
; 1.080 ; controller:con|state[1]                ; controller:con|state[3]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.041      ; 1.278      ;
; 1.088 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a10~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.609      ; 4.113      ;
; 1.094 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.607      ; 4.117      ;
; 1.091 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~68                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.769      ;
; 1.106 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~30                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.676      ; 4.168      ;
; 1.117 ; datapath:dp|pc[2]                      ; datapath:dp|RF:rf_instance|regfile~134                                                                                   ; clk                     ; clk         ; 0.000        ; 0.066      ; 1.340      ;
; 1.119 ; controller:con|state[0]                ; datapath:dp|pc[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.797      ;
; 1.119 ; controller:con|state[0]                ; datapath:dp|pc[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.797      ;
; 1.119 ; controller:con|state[0]                ; datapath:dp|pc[5]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.797      ;
; 1.139 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.599      ; 4.154      ;
; 1.141 ; controller:con|state[0]                ; datapath:dp|tr[3]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.296      ; 3.323      ;
; 1.141 ; controller:con|state[0]                ; datapath:dp|tr[1]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.296      ; 3.323      ;
; 1.141 ; controller:con|state[0]                ; datapath:dp|tr[2]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.296      ; 3.323      ;
; 1.155 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~121                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.672      ; 4.213      ;
; 1.167 ; datapath:dp|ir[8]                      ; datapath:dp|pc[0]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.064      ; 1.388      ;
; 1.167 ; datapath:dp|ir[8]                      ; datapath:dp|pc[5]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.064      ; 1.388      ;
; 1.167 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a7~porta_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.612      ; 4.195      ;
; 1.176 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a55~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.624      ; 4.216      ;
; 1.176 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.591      ; 4.183      ;
; 1.177 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~81                                                                                    ; controller:con|state[0] ; clk         ; -0.500       ; 2.292      ; 3.355      ;
; 1.181 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~89                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.643      ; 4.210      ;
; 1.184 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a118~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.613      ; 4.213      ;
; 1.188 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~128                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.664      ; 4.238      ;
; 1.188 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~79                                                                                    ; controller:con|state[0] ; clk         ; -0.500       ; 2.283      ; 3.357      ;
; 1.189 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.613      ; 4.218      ;
; 1.202 ; datapath:dp|ir[7]                      ; datapath:dp|pc[7]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.068      ; 1.427      ;
; 1.204 ; controller:con|state[0]                ; datapath:dp|tr[4]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.301      ; 3.391      ;
; 1.207 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.605      ; 4.228      ;
; 1.210 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a105~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.611      ; 4.237      ;
; 1.213 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.613      ; 4.242      ;
; 1.217 ; controller:con|state[0]                ; datapath:dp|z                                                                                                            ; controller:con|state[0] ; clk         ; -0.500       ; 2.286      ; 3.389      ;
; 1.205 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~74                                                                                    ; controller:con|state[0] ; clk         ; -0.500       ; 2.292      ; 3.383      ;
; 1.219 ; controller:con|state[0]                ; datapath:dp|tr[5]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.301      ; 3.906      ;
; 1.222 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a77~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.606      ; 4.244      ;
; 1.228 ; datapath:dp|RF:rf_instance|regfile~53  ; datapath:dp|pc[1]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.070      ; 1.455      ;
; 1.228 ; controller:con|state[0]                ; datapath:dp|pc[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.296      ; 3.910      ;
; 1.228 ; controller:con|state[0]                ; datapath:dp|pc[7]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.296      ; 3.910      ;
; 1.228 ; controller:con|state[0]                ; datapath:dp|pc[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.296      ; 3.910      ;
; 1.228 ; controller:con|state[0]                ; datapath:dp|pc[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.296      ; 3.910      ;
; 1.234 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~23                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.676      ; 4.296      ;
; 1.235 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a93~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.593      ; 4.244      ;
; 1.243 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a95~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.594      ; 4.253      ;
; 1.247 ; datapath:dp|RF:rf_instance|regfile~57  ; datapath:dp|pc[5]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.066      ; 1.470      ;
+-------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+------------+-----------------+-------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                              ;
+------------+-----------------+-------------------------+---------------------------------------------------+
; 99.34 MHz  ; 99.34 MHz       ; clk                     ;                                                   ;
; 260.96 MHz ; 250.0 MHz       ; controller:con|state[0] ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk                     ; -9.066 ; -4835.452     ;
; controller:con|state[0] ; -3.941 ; -11.860       ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; controller:con|state[0] ; 0.236 ; 0.000         ;
; clk                     ; 0.308 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk                     ; -3.000 ; -1305.088     ;
; controller:con|state[0] ; -3.000 ; -3.000        ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                ;
+--------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.066 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.099     ; 9.987      ;
; -9.056 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.095     ; 9.981      ;
; -8.985 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.075     ; 9.930      ;
; -8.982 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.095     ; 9.907      ;
; -8.979 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.175      ; 10.174     ;
; -8.977 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.090     ; 9.907      ;
; -8.976 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.090     ; 9.906      ;
; -8.970 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.087     ; 9.903      ;
; -8.969 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.179      ; 10.168     ;
; -8.962 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a54~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.078     ; 9.904      ;
; -8.959 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a57~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.080     ; 9.899      ;
; -8.954 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.077     ; 9.897      ;
; -8.951 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a43~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.072     ; 9.899      ;
; -8.944 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a49~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.094     ; 9.870      ;
; -8.943 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.093     ; 9.870      ;
; -8.942 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a87~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.088     ; 9.874      ;
; -8.937 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.094     ; 9.863      ;
; -8.929 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a62~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.079     ; 9.870      ;
; -8.929 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a34~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.088     ; 9.861      ;
; -8.928 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.078     ; 9.870      ;
; -8.927 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.105     ; 9.842      ;
; -8.921 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.066     ; 9.875      ;
; -8.920 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.081     ; 9.859      ;
; -8.904 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.080     ; 9.844      ;
; -8.902 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a24~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.067     ; 9.855      ;
; -8.900 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a32~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.073     ; 9.847      ;
; -8.898 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.199      ; 10.117     ;
; -8.890 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.184      ; 10.094     ;
; -8.883 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~porta_we_reg      ; clk          ; clk         ; 1.000        ; 0.187      ; 10.090     ;
; -8.881 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a50~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.073     ; 9.828      ;
; -8.879 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.195      ; 10.094     ;
; -8.879 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.070     ; 9.829      ;
; -8.877 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.083     ; 9.814      ;
; -8.875 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a54~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.196      ; 10.091     ;
; -8.873 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.200      ; 10.093     ;
; -8.873 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a48~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.077     ; 9.816      ;
; -8.872 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a69~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.109     ; 9.783      ;
; -8.872 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.088     ; 9.804      ;
; -8.867 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.197      ; 10.084     ;
; -8.867 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.075     ; 9.812      ;
; -8.866 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.082     ; 9.804      ;
; -8.864 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a43~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.202      ; 10.086     ;
; -8.860 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a26~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.094     ; 9.786      ;
; -8.860 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.092     ; 9.788      ;
; -8.857 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a49~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.180      ; 10.057     ;
; -8.856 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a57~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.210      ; 10.086     ;
; -8.856 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.181      ; 10.057     ;
; -8.853 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.061     ; 9.812      ;
; -8.853 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.081     ; 9.792      ;
; -8.850 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.175      ; 10.045     ;
; -8.842 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a17~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.098     ; 9.764      ;
; -8.842 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a1~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.086     ; 9.776      ;
; -8.842 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a62~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.195      ; 10.057     ;
; -8.842 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a34~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.186      ; 10.048     ;
; -8.840 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.179      ; 10.039     ;
; -8.839 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a87~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.202      ; 10.061     ;
; -8.837 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.073     ; 9.784      ;
; -8.836 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a110~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.099     ; 9.757      ;
; -8.834 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.196      ; 10.050     ;
; -8.834 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.208      ; 10.062     ;
; -8.833 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.193      ; 10.046     ;
; -8.831 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a121~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.084     ; 9.767      ;
; -8.831 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a108~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.080     ; 9.771      ;
; -8.825 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.212      ; 10.057     ;
; -8.825 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a80~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.088     ; 9.757      ;
; -8.824 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.185      ; 10.029     ;
; -8.824 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a100~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.093     ; 9.751      ;
; -8.820 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a88~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.097     ; 9.743      ;
; -8.818 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.065     ; 9.773      ;
; -8.817 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.078     ; 9.759      ;
; -8.817 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a122~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.103     ; 9.734      ;
; -8.816 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.099     ; 9.737      ;
; -8.815 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a24~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.207      ; 10.042     ;
; -8.813 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a32~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.201      ; 10.034     ;
; -8.806 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.095     ; 9.731      ;
; -8.806 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.076     ; 9.750      ;
; -8.805 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.083     ; 9.742      ;
; -8.805 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a33~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.079     ; 9.746      ;
; -8.804 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a113~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.109     ; 9.715      ;
; -8.803 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a66~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.097     ; 9.726      ;
; -8.802 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.084     ; 9.738      ;
; -8.801 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.210      ; 10.031     ;
; -8.800 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.098     ; 9.722      ;
; -8.797 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a126~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.090     ; 9.727      ;
; -8.796 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a63~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.115     ; 9.701      ;
; -8.794 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a46~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.084     ; 9.730      ;
; -8.794 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a50~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.201      ; 10.015     ;
; -8.793 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a117~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.097     ; 9.716      ;
; -8.793 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.088     ; 9.725      ;
; -8.792 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a84~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.101     ; 9.711      ;
; -8.792 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.204      ; 10.016     ;
; -8.790 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.191      ; 10.001     ;
; -8.789 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.088     ; 9.721      ;
; -8.786 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a38~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.075     ; 9.731      ;
; -8.786 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a59~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.099     ; 9.707      ;
; -8.786 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a48~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.197      ; 10.003     ;
; -8.781 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a83~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.063     ; 9.738      ;
; -8.779 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.192      ; 9.991      ;
; -8.776 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.084     ; 9.712      ;
; -8.771 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.083     ; 9.708      ;
+--------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controller:con|state[0]'                                                                                                        ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -3.941 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.118      ; 5.487      ;
; -3.802 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.118      ; 5.348      ;
; -3.797 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.117      ; 5.343      ;
; -3.643 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.117      ; 5.189      ;
; -3.512 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.118      ; 5.058      ;
; -3.353 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.117      ; 4.899      ;
; -2.999 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.386      ; 4.813      ;
; -2.904 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.386      ; 4.718      ;
; -2.860 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.385      ; 4.674      ;
; -2.793 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.384      ; 4.605      ;
; -2.760 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.385      ; 4.574      ;
; -2.685 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.387      ; 4.500      ;
; -2.680 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.387      ; 4.495      ;
; -2.663 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.387      ; 4.478      ;
; -2.641 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.386      ; 4.455      ;
; -2.636 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.383      ; 4.448      ;
; -2.606 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.391      ; 4.425      ;
; -2.603 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.386      ; 4.418      ;
; -2.588 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.386      ; 4.403      ;
; -2.572 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.386      ; 4.387      ;
; -2.540 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.390      ; 4.359      ;
; -2.534 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.385      ; 4.348      ;
; -2.273 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.120      ; 3.828      ;
; -1.849 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.468      ; 3.759      ;
; -1.829 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.471      ; 3.742      ;
; -1.824 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.471      ; 3.737      ;
; -1.807 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.471      ; 3.720      ;
; -1.786 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.470      ; 3.698      ;
; -1.750 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.475      ; 3.667      ;
; -1.702 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.470      ; 3.614      ;
; -1.654 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.470      ; 3.566      ;
; -1.630 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.202      ; 3.274      ;
; -1.456 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.202      ; 3.100      ;
; -1.416 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.457      ; 4.992      ;
; -1.398 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.202      ; 3.042      ;
; -1.278 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.458      ; 4.854      ;
; -1.240 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.120      ; 2.795      ;
; -1.237 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.120      ; 2.792      ;
; -1.225 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.388      ; 3.048      ;
; -1.156 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.386      ; 2.977      ;
; -1.126 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.460      ; 4.711      ;
; -1.109 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.542      ; 4.783      ;
; -1.057 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.388      ; 2.880      ;
; -0.951 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.388      ; 2.774      ;
; -0.926 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.457      ; 5.002      ;
; -0.746 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.458      ; 4.822      ;
; -0.627 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.460      ; 4.712      ;
; -0.546 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.542      ; 4.720      ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controller:con|state[0]'                                                                                                        ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.275 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.604      ; 4.059      ;
; 0.593 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.692      ; 4.465      ;
; 0.236 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.603      ; 4.019      ;
; 0.685 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.606      ; 4.471      ;
; 0.867 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.604      ; 4.171      ;
; 0.990 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.615      ; 2.635      ;
; 1.043 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.356      ; 2.429      ;
; 0.809 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.603      ; 4.112      ;
; 1.095 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.615      ; 2.740      ;
; 1.121 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.444      ; 2.595      ;
; 1.149 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.692      ; 4.541      ;
; 1.159 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.606      ; 4.465      ;
; 1.171 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.613      ; 2.814      ;
; 1.225 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.358      ; 2.613      ;
; 1.230 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.358      ; 2.618      ;
; 1.248 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.615      ; 2.893      ;
; 1.319 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.444      ; 2.793      ;
; 1.392 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.610      ; 3.032      ;
; 1.432 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.611      ; 3.073      ;
; 1.458 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.613      ; 3.101      ;
; 1.480 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.612      ; 3.122      ;
; 1.547 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.444      ; 3.021      ;
; 1.557 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.701      ; 3.288      ;
; 1.594 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.612      ; 3.236      ;
; 1.616 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.701      ; 3.347      ;
; 1.633 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.613      ; 3.276      ;
; 1.644 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.701      ; 3.375      ;
; 1.652 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.702      ; 3.384      ;
; 1.657 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.699      ; 3.386      ;
; 1.658 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.706      ; 3.394      ;
; 1.661 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.612      ; 3.303      ;
; 1.667 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.702      ; 3.399      ;
; 1.700 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.613      ; 3.343      ;
; 1.702 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.702      ; 3.434      ;
; 1.965 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.356      ; 3.351      ;
; 2.186 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.358      ; 3.574      ;
; 2.322 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.613      ; 3.965      ;
; 2.328 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.617      ; 3.975      ;
; 2.337 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.613      ; 3.980      ;
; 2.355 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.356      ; 3.741      ;
; 2.372 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.613      ; 4.015      ;
; 2.385 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.618      ; 4.033      ;
; 2.419 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.614      ; 4.063      ;
; 2.426 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.614      ; 4.070      ;
; 2.437 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.614      ; 4.081      ;
; 2.449 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.355      ; 3.834      ;
; 2.471 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.355      ; 3.856      ;
; 2.503 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.355      ; 3.888      ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                           ;
+-------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                  ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.308 ; controller:con|rf_master[0]            ; controller:con|rf_master[0]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; datapath:dp|z                          ; datapath:dp|z                                                                                                            ; clk                     ; clk         ; 0.000        ; 0.059      ; 0.511      ;
; 0.330 ; controller:con|state[2]                ; controller:con|state[2]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.037      ; 0.511      ;
; 0.330 ; controller:con|state[1]                ; controller:con|state[1]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.037      ; 0.511      ;
; 0.346 ; controller:con|state[0]                ; datapath:dp|tr[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 2.773      ;
; 0.346 ; controller:con|state[0]                ; datapath:dp|tr[7]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 2.773      ;
; 0.349 ; controller:con|state[0]                ; datapath:dp|tr[15]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.067      ; 2.770      ;
; 0.349 ; controller:con|state[0]                ; datapath:dp|tr[12]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.070      ; 2.773      ;
; 0.349 ; controller:con|state[0]                ; datapath:dp|tr[8]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.070      ; 2.773      ;
; 0.350 ; controller:con|state[0]                ; datapath:dp|tr[6]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.083      ; 2.787      ;
; 0.378 ; controller:con|state[0]                ; datapath:dp|tr[11]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.072      ; 2.804      ;
; 0.391 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~48                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.070      ; 2.815      ;
; 0.419 ; controller:con|state[0]                ; datapath:dp|tr[13]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 2.846      ;
; 0.419 ; controller:con|state[0]                ; datapath:dp|tr[14]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 2.846      ;
; 0.539 ; controller:con|state[0]                ; datapath:dp|tr[9]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.082      ; 2.975      ;
; 0.539 ; controller:con|state[0]                ; datapath:dp|tr[10]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.082      ; 2.975      ;
; 0.544 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~82                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 2.971      ;
; 0.562 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~81                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 2.989      ;
; 0.595 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~79                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.066      ; 3.015      ;
; 0.634 ; controller:con|state[0]                ; datapath:dp|z                                                                                                            ; controller:con|state[0] ; clk         ; 0.000        ; 2.067      ; 3.055      ;
; 0.643 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~74                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 3.070      ;
; 0.645 ; controller:con|state[0]                ; datapath:dp|tr[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.077      ; 3.076      ;
; 0.650 ; controller:con|state[0]                ; datapath:dp|tr[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.082      ; 3.086      ;
; 0.652 ; controller:con|state[0]                ; datapath:dp|tr[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.077      ; 3.083      ;
; 0.652 ; controller:con|state[0]                ; datapath:dp|tr[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.077      ; 3.083      ;
; 0.685 ; controller:con|state[0]                ; controller:con|state[3]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 2.340      ; 3.379      ;
; 0.709 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~76                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.066      ; 3.129      ;
; 0.768 ; controller:con|state[0]                ; datapath:dp|pc[13]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.067      ; 3.189      ;
; 0.805 ; controller:con|state[0]                ; datapath:dp|tr[6]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.083      ; 2.742      ;
; 0.808 ; controller:con|state[0]                ; datapath:dp|tr[0]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.073      ; 2.735      ;
; 0.808 ; controller:con|state[0]                ; datapath:dp|tr[7]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.073      ; 2.735      ;
; 0.815 ; controller:con|state[0]                ; datapath:dp|tr[15]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.067      ; 2.736      ;
; 0.816 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~78                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.066      ; 3.236      ;
; 0.822 ; controller:con|state[0]                ; datapath:dp|tr[12]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.070      ; 2.746      ;
; 0.822 ; controller:con|state[0]                ; datapath:dp|tr[8]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.070      ; 2.746      ;
; 0.849 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~136                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.077      ; 3.280      ;
; 0.849 ; controller:con|state[0]                ; controller:con|state[1]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 2.340      ; 3.543      ;
; 0.854 ; controller:con|state[0]                ; datapath:dp|tr[11]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.072      ; 2.780      ;
; 0.845 ; controller:con|state[0]                ; controller:con|state[2]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 2.340      ; 3.539      ;
; 0.873 ; controller:con|state[0]                ; datapath:dp|tr[13]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.073      ; 2.800      ;
; 0.873 ; controller:con|state[0]                ; datapath:dp|tr[14]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.073      ; 2.800      ;
; 0.644 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~105                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.069      ; 3.067      ;
; 0.644 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~137                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.069      ; 3.067      ;
; 0.891 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~30                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.426      ; 3.671      ;
; 0.914 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~48                                                                                    ; controller:con|state[0] ; clk         ; -0.500       ; 2.070      ; 2.838      ;
; 0.900 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~68                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 3.327      ;
; 0.923 ; datapath:dp|ir[8]                      ; datapath:dp|pc[1]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.061      ; 1.128      ;
; 0.928 ; datapath:dp|ir[8]                      ; datapath:dp|pc[7]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.061      ; 1.133      ;
; 0.929 ; datapath:dp|RF:rf_instance|regfile~135 ; datapath:dp|pc[3]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.059      ; 1.132      ;
; 0.930 ; datapath:dp|ir[8]                      ; datapath:dp|pc[3]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.061      ; 1.135      ;
; 0.935 ; datapath:dp|RF:rf_instance|regfile~52  ; datapath:dp|pc[0]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.059      ; 1.138      ;
; 0.942 ; datapath:dp|RF:rf_instance|regfile~56  ; datapath:dp|pc[4]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.059      ; 1.145      ;
; 0.948 ; datapath:dp|pc[8]                      ; datapath:dp|RF:rf_instance|regfile~76                                                                                    ; clk                     ; clk         ; 0.000        ; 0.058      ; 1.150      ;
; 0.964 ; datapath:dp|RF:rf_instance|regfile~54  ; datapath:dp|pc[2]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.063      ; 1.171      ;
; 0.964 ; controller:con|state[1]                ; controller:con|state[3]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.037      ; 1.145      ;
; 0.973 ; datapath:dp|RF:rf_instance|regfile~55  ; datapath:dp|pc[3]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.063      ; 1.180      ;
; 0.973 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~121                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.420      ; 3.747      ;
; 0.977 ; controller:con|state[0]                ; datapath:dp|pc[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 3.404      ;
; 0.977 ; controller:con|state[0]                ; datapath:dp|pc[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 3.404      ;
; 0.977 ; controller:con|state[0]                ; datapath:dp|pc[5]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 3.404      ;
; 0.985 ; datapath:dp|pc[14]                     ; datapath:dp|RF:rf_instance|regfile~82                                                                                    ; clk                     ; clk         ; 0.000        ; 0.065      ; 1.194      ;
; 0.999 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~89                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.391      ; 3.744      ;
; 1.012 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a10~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.358      ; 3.749      ;
; 1.012 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~128                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.413      ; 3.779      ;
; 1.013 ; datapath:dp|pc[2]                      ; datapath:dp|RF:rf_instance|regfile~134                                                                                   ; clk                     ; clk         ; 0.000        ; 0.059      ; 1.216      ;
; 1.013 ; controller:con|state[0]                ; datapath:dp|tr[9]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.082      ; 2.949      ;
; 1.013 ; controller:con|state[0]                ; datapath:dp|tr[10]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 2.082      ; 2.949      ;
; 1.021 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.354      ; 3.754      ;
; 1.036 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~82                                                                                    ; controller:con|state[0] ; clk         ; -0.500       ; 2.073      ; 2.963      ;
; 1.039 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~23                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.426      ; 3.819      ;
; 1.057 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.349      ; 3.785      ;
; 0.902 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a55~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.373      ; 3.654      ;
; 1.060 ; datapath:dp|ir[8]                      ; datapath:dp|pc[0]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.057      ; 1.261      ;
; 1.060 ; datapath:dp|ir[8]                      ; datapath:dp|pc[5]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.057      ; 1.261      ;
; 1.068 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~108                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.428      ; 3.850      ;
; 1.068 ; controller:con|state[0]                ; datapath:dp|tr[5]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.082      ; 3.504      ;
; 1.075 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~28                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.426      ; 3.855      ;
; 1.080 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a7~porta_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.361      ; 3.820      ;
; 0.878 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~135                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.077      ; 3.309      ;
; 1.084 ; controller:con|state[0]                ; datapath:dp|pc[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.077      ; 3.515      ;
; 1.084 ; controller:con|state[0]                ; datapath:dp|pc[7]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.077      ; 3.515      ;
; 1.084 ; controller:con|state[0]                ; datapath:dp|pc[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.077      ; 3.515      ;
; 1.084 ; controller:con|state[0]                ; datapath:dp|pc[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.077      ; 3.515      ;
; 1.030 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~110                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.428      ; 3.812      ;
; 1.086 ; datapath:dp|ir[7]                      ; datapath:dp|pc[7]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.061      ; 1.291      ;
; 1.088 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.340      ; 3.807      ;
; 1.097 ; controller:con|state[0]                ; datapath:dp|tr[3]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.077      ; 3.028      ;
; 1.097 ; controller:con|state[0]                ; datapath:dp|tr[1]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.077      ; 3.028      ;
; 1.097 ; controller:con|state[0]                ; datapath:dp|tr[2]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 2.077      ; 3.028      ;
; 1.097 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a118~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.363      ; 3.839      ;
; 1.099 ; datapath:dp|RF:rf_instance|regfile~57  ; datapath:dp|pc[5]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.059      ; 1.302      ;
; 1.103 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.362      ; 3.844      ;
; 1.111 ; datapath:dp|RF:rf_instance|regfile~53  ; datapath:dp|pc[1]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.063      ; 1.318      ;
; 1.113 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.352      ; 3.844      ;
; 1.115 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~32                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 2.072      ; 3.541      ;
; 1.117 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.362      ; 3.858      ;
; 1.032 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a29~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.344      ; 3.755      ;
; 1.123 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~144                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 2.377      ; 3.854      ;
; 1.126 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a105~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.360      ; 3.865      ;
; 1.129 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a77~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.355      ; 3.863      ;
+-------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk                     ; -5.511 ; -2907.134     ;
; controller:con|state[0] ; -2.058 ; -6.042        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; clk                     ; 0.184 ; 0.000         ;
; controller:con|state[0] ; 0.203 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk                     ; -3.000 ; -796.616      ;
; controller:con|state[0] ; -3.000 ; -3.000        ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                ;
+--------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.511 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.082     ; 6.438      ;
; -5.502 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.084     ; 6.427      ;
; -5.502 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.095     ; 6.416      ;
; -5.496 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.086     ; 6.419      ;
; -5.492 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.089     ; 6.412      ;
; -5.476 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.078     ; 6.407      ;
; -5.474 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.068     ; 6.415      ;
; -5.470 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.075     ; 6.404      ;
; -5.468 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.074     ; 6.403      ;
; -5.465 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.089     ; 6.385      ;
; -5.463 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.084     ; 6.388      ;
; -5.455 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.080     ; 6.384      ;
; -5.446 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.087     ; 6.368      ;
; -5.445 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.078     ; 6.376      ;
; -5.444 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a69~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.104     ; 6.349      ;
; -5.440 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.080     ; 6.369      ;
; -5.439 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a87~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.082     ; 6.366      ;
; -5.420 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a54~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.071     ; 6.358      ;
; -5.408 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a43~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.070     ; 6.347      ;
; -5.406 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.090     ; 6.325      ;
; -5.405 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a100~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.089     ; 6.325      ;
; -5.403 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a108~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.073     ; 6.339      ;
; -5.402 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a121~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.078     ; 6.333      ;
; -5.401 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a88~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.089     ; 6.321      ;
; -5.400 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.080     ; 6.329      ;
; -5.400 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.073     ; 6.336      ;
; -5.400 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a122~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.099     ; 6.310      ;
; -5.397 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.062     ; 6.344      ;
; -5.396 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.114      ; 6.519      ;
; -5.395 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.075     ; 6.329      ;
; -5.395 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a49~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.090     ; 6.314      ;
; -5.394 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a80~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.083     ; 6.320      ;
; -5.392 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a57~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.075     ; 6.326      ;
; -5.390 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.078     ; 6.321      ;
; -5.389 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.085     ; 6.313      ;
; -5.389 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.082     ; 6.316      ;
; -5.389 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.075     ; 6.323      ;
; -5.388 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a113~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.104     ; 6.293      ;
; -5.387 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.101      ; 6.497      ;
; -5.387 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.112      ; 6.508      ;
; -5.386 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.114      ; 6.509      ;
; -5.386 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.072     ; 6.323      ;
; -5.386 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a34~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.085     ; 6.310      ;
; -5.385 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.085     ; 6.309      ;
; -5.383 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.094     ; 6.298      ;
; -5.381 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.110      ; 6.500      ;
; -5.381 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.063     ; 6.327      ;
; -5.380 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a110~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.095     ; 6.294      ;
; -5.380 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a62~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.077     ; 6.312      ;
; -5.377 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.101      ; 6.487      ;
; -5.377 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.112      ; 6.498      ;
; -5.377 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a84~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.094     ; 6.292      ;
; -5.376 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a126~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.084     ; 6.301      ;
; -5.375 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.069     ; 6.315      ;
; -5.375 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a26~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.089     ; 6.295      ;
; -5.374 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a117~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.091     ; 6.292      ;
; -5.373 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg      ; clk          ; clk         ; 1.000        ; -0.083     ; 6.299      ;
; -5.372 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a66~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.092     ; 6.289      ;
; -5.371 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.110      ; 6.490      ;
; -5.370 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a24~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.064     ; 6.315      ;
; -5.370 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a64~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.090     ; 6.289      ;
; -5.369 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.058     ; 6.320      ;
; -5.368 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.099     ; 6.278      ;
; -5.365 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.119      ; 6.493      ;
; -5.361 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~porta_we_reg      ; clk          ; clk         ; 1.000        ; 0.118      ; 6.488      ;
; -5.359 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a1~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.081     ; 6.287      ;
; -5.359 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.128      ; 6.496      ;
; -5.358 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.087     ; 6.280      ;
; -5.357 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a17~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.094     ; 6.272      ;
; -5.357 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a32~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.070     ; 6.296      ;
; -5.356 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.090     ; 6.275      ;
; -5.355 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.119      ; 6.483      ;
; -5.353 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.122      ; 6.484      ;
; -5.351 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~porta_we_reg      ; clk          ; clk         ; 1.000        ; 0.118      ; 6.478      ;
; -5.351 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a83~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.060     ; 6.300      ;
; -5.349 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.128      ; 6.486      ;
; -5.348 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a50~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.070     ; 6.287      ;
; -5.347 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.082     ; 6.274      ;
; -5.345 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.066     ; 6.288      ;
; -5.344 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a99~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.106     ; 6.247      ;
; -5.343 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.122      ; 6.474      ;
; -5.343 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.133      ; 6.485      ;
; -5.340 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.116      ; 6.465      ;
; -5.338 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.084     ; 6.263      ;
; -5.338 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a35~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.095     ; 6.252      ;
; -5.338 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.119      ; 6.466      ;
; -5.336 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.124      ; 6.469      ;
; -5.333 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.133      ; 6.475      ;
; -5.332 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.086     ; 6.255      ;
; -5.330 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.116      ; 6.455      ;
; -5.330 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.118      ; 6.457      ;
; -5.330 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a48~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.074     ; 6.265      ;
; -5.328 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.089     ; 6.248      ;
; -5.328 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.119      ; 6.456      ;
; -5.326 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.124      ; 6.459      ;
; -5.326 ; datapath:dp|ir[12]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.114      ; 6.449      ;
; -5.321 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a33~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.072     ; 6.258      ;
; -5.320 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a82~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.118      ; 6.447      ;
; -5.319 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.078     ; 6.250      ;
; -5.319 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg       ; clk          ; clk         ; 1.000        ; 0.121      ; 6.449      ;
+--------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controller:con|state[0]'                                                                                                        ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -2.058 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.663      ; 3.364      ;
; -2.019 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.662      ; 3.325      ;
; -2.006 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.663      ; 3.312      ;
; -1.965 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.662      ; 3.271      ;
; -1.805 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.663      ; 3.111      ;
; -1.764 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.662      ; 3.070      ;
; -1.481 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.854      ; 2.978      ;
; -1.472 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.853      ; 2.969      ;
; -1.442 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.847      ; 2.932      ;
; -1.420 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.854      ; 2.917      ;
; -1.411 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.853      ; 2.908      ;
; -1.401 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.846      ; 2.891      ;
; -1.342 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.854      ; 2.839      ;
; -1.310 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.849      ; 2.802      ;
; -1.308 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.849      ; 2.800      ;
; -1.301 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.848      ; 2.793      ;
; -1.301 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.853      ; 2.798      ;
; -1.299 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.848      ; 2.791      ;
; -1.203 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.854      ; 2.700      ;
; -1.196 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.852      ; 2.691      ;
; -1.194 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.853      ; 2.691      ;
; -1.187 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.851      ; 2.682      ;
; -1.126 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.666      ; 2.439      ;
; -0.839 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.905      ; 2.400      ;
; -0.822 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 2.215      ; 3.296      ;
; -0.820 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.905      ; 2.381      ;
; -0.817 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.903      ; 2.376      ;
; -0.791 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.905      ; 2.352      ;
; -0.776 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.900      ; 2.332      ;
; -0.774 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.898      ; 2.328      ;
; -0.768 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.900      ; 2.324      ;
; -0.735 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 2.216      ; 3.209      ;
; -0.683 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.714      ; 2.053      ;
; -0.674 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.905      ; 2.235      ;
; -0.672 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.714      ; 2.042      ;
; -0.595 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 2.219      ; 3.076      ;
; -0.569 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 2.267      ; 3.107      ;
; -0.547 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.666      ; 1.860      ;
; -0.520 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.714      ; 1.890      ;
; -0.520 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.666      ; 1.833      ;
; -0.447 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.857      ; 1.951      ;
; -0.349 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.850      ; 1.846      ;
; -0.323 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.857      ; 1.827      ;
; -0.216 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.857      ; 1.720      ;
; -0.162 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 2.215      ; 3.136      ;
; 0.001  ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 2.216      ; 2.973      ;
; 0.064  ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 2.267      ; 2.974      ;
; 0.071  ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 2.219      ; 2.910      ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                           ;
+-------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                  ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.184 ; controller:con|rf_master[0]            ; controller:con|rf_master[0]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; datapath:dp|z                          ; datapath:dp|z                                                                                                            ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.197 ; controller:con|state[2]                ; controller:con|state[2]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; controller:con|state[1]                ; controller:con|state[1]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.199 ; controller:con|state[0]                ; datapath:dp|tr[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 1.781      ;
; 0.199 ; controller:con|state[0]                ; datapath:dp|tr[7]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 1.781      ;
; 0.202 ; controller:con|state[0]                ; datapath:dp|tr[15]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.364      ; 1.785      ;
; 0.207 ; controller:con|state[0]                ; datapath:dp|tr[12]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.366      ; 1.792      ;
; 0.207 ; controller:con|state[0]                ; datapath:dp|tr[8]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.366      ; 1.792      ;
; 0.208 ; controller:con|state[0]                ; datapath:dp|tr[6]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.371      ; 1.798      ;
; 0.223 ; controller:con|state[0]                ; datapath:dp|tr[11]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.367      ; 1.809      ;
; 0.250 ; controller:con|state[0]                ; datapath:dp|tr[13]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 1.832      ;
; 0.250 ; controller:con|state[0]                ; datapath:dp|tr[14]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 1.832      ;
; 0.271 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~48                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 1.366      ; 1.856      ;
; 0.306 ; controller:con|state[0]                ; controller:con|state[1]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 1.553      ; 2.078      ;
; 0.302 ; controller:con|state[0]                ; controller:con|state[2]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 1.553      ; 2.074      ;
; 0.316 ; controller:con|state[0]                ; controller:con|state[3]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 1.553      ; 2.088      ;
; 0.334 ; controller:con|state[0]                ; datapath:dp|tr[9]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.376      ; 1.929      ;
; 0.334 ; controller:con|state[0]                ; datapath:dp|tr[10]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.376      ; 1.929      ;
; 0.395 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~82                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 1.977      ;
; 0.404 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~81                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 1.986      ;
; 0.414 ; controller:con|state[0]                ; datapath:dp|pc[13]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.364      ; 1.997      ;
; 0.415 ; controller:con|state[0]                ; datapath:dp|tr[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.373      ; 2.007      ;
; 0.415 ; controller:con|state[0]                ; datapath:dp|tr[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.373      ; 2.007      ;
; 0.415 ; controller:con|state[0]                ; datapath:dp|tr[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.373      ; 2.007      ;
; 0.416 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~79                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 1.998      ;
; 0.438 ; controller:con|state[0]                ; datapath:dp|z                                                                                                            ; controller:con|state[0] ; clk         ; 0.000        ; 1.364      ; 2.021      ;
; 0.453 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~74                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.035      ;
; 0.456 ; controller:con|state[0]                ; datapath:dp|tr[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.376      ; 2.051      ;
; 0.476 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~76                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.058      ;
; 0.478 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a10~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.553      ; 2.270      ;
; 0.489 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.551      ; 2.279      ;
; 0.514 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a7~porta_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.557      ; 2.310      ;
; 0.516 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.545      ; 2.300      ;
; 0.530 ; controller:con|state[0]                ; datapath:dp|tr[0]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 1.363      ; 1.612      ;
; 0.530 ; controller:con|state[0]                ; datapath:dp|tr[7]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 1.363      ; 1.612      ;
; 0.531 ; controller:con|state[0]                ; datapath:dp|tr[12]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 1.366      ; 1.616      ;
; 0.531 ; controller:con|state[0]                ; datapath:dp|tr[8]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 1.366      ; 1.616      ;
; 0.532 ; controller:con|state[0]                ; datapath:dp|tr[15]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 1.364      ; 1.615      ;
; 0.533 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.558      ; 2.330      ;
; 0.536 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a55~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.567      ; 2.342      ;
; 0.541 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a118~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.558      ; 2.338      ;
; 0.543 ; controller:con|state[0]                ; datapath:dp|tr[6]                                                                                                        ; controller:con|state[0] ; clk         ; -0.500       ; 1.371      ; 1.633      ;
; 0.547 ; controller:con|state[0]                ; datapath:dp|pc[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 2.134      ;
; 0.547 ; controller:con|state[0]                ; datapath:dp|pc[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 2.134      ;
; 0.547 ; controller:con|state[0]                ; datapath:dp|pc[5]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 2.134      ;
; 0.547 ; controller:con|state[0]                ; datapath:dp|tr[11]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 1.367      ; 1.633      ;
; 0.548 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.558      ; 2.345      ;
; 0.550 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.548      ; 2.337      ;
; 0.550 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~136                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 1.370      ; 2.139      ;
; 0.552 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a105~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.555      ; 2.346      ;
; 0.552 ; datapath:dp|pc[8]                      ; datapath:dp|RF:rf_instance|regfile~76                                                                                    ; clk                     ; clk         ; 0.000        ; 0.038      ; 0.674      ;
; 0.554 ; datapath:dp|RF:rf_instance|regfile~135 ; datapath:dp|pc[3]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.677      ;
; 0.559 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.536      ; 2.334      ;
; 0.559 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~78                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.141      ;
; 0.561 ; datapath:dp|RF:rf_instance|regfile~52  ; datapath:dp|pc[0]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.684      ;
; 0.561 ; datapath:dp|ir[8]                      ; datapath:dp|pc[1]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.040      ; 0.685      ;
; 0.564 ; datapath:dp|RF:rf_instance|regfile~56  ; datapath:dp|pc[4]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.687      ;
; 0.566 ; datapath:dp|ir[8]                      ; datapath:dp|pc[7]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.040      ; 0.690      ;
; 0.568 ; datapath:dp|ir[8]                      ; datapath:dp|pc[3]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.040      ; 0.692      ;
; 0.568 ; controller:con|state[0]                ; datapath:dp|tr[13]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 1.363      ; 1.650      ;
; 0.568 ; controller:con|state[0]                ; datapath:dp|tr[14]                                                                                                       ; controller:con|state[0] ; clk         ; -0.500       ; 1.363      ; 1.650      ;
; 0.573 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a93~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.538      ; 2.350      ;
; 0.574 ; datapath:dp|RF:rf_instance|regfile~54  ; datapath:dp|pc[2]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.041      ; 0.699      ;
; 0.577 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a95~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.539      ; 2.355      ;
; 0.579 ; datapath:dp|RF:rf_instance|regfile~55  ; datapath:dp|pc[3]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.041      ; 0.704      ;
; 0.582 ; datapath:dp|pc[14]                     ; datapath:dp|RF:rf_instance|regfile~82                                                                                    ; clk                     ; clk         ; 0.000        ; 0.038      ; 0.704      ;
; 0.587 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a77~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.549      ; 2.375      ;
; 0.589 ; datapath:dp|pc[2]                      ; datapath:dp|RF:rf_instance|regfile~134                                                                                   ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.712      ;
; 0.591 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~48                                                                                    ; controller:con|state[0] ; clk         ; -0.500       ; 1.366      ; 1.676      ;
; 0.413 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~137                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 1.365      ; 1.997      ;
; 0.412 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~105                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 1.365      ; 1.996      ;
; 0.594 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~121                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 1.576      ; 2.389      ;
; 0.597 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~30                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 1.576      ; 2.392      ;
; 0.598 ; controller:con|state[1]                ; controller:con|state[3]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.026      ; 0.708      ;
; 0.605 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a47~porta_datain_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.562      ; 2.406      ;
; 0.606 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.549      ; 2.394      ;
; 0.607 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~89                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 1.561      ; 2.387      ;
; 0.602 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~68                                                                                    ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.184      ;
; 0.620 ; controller:con|state[0]                ; datapath:dp|RF:rf_instance|regfile~128                                                                                   ; controller:con|state[0] ; clk         ; 0.000        ; 1.572      ; 2.411      ;
; 0.625 ; controller:con|state[0]                ; datapath:dp|pc[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.370      ; 2.214      ;
; 0.625 ; controller:con|state[0]                ; datapath:dp|pc[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.370      ; 2.214      ;
; 0.625 ; controller:con|state[0]                ; datapath:dp|pc[7]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.370      ; 2.214      ;
; 0.625 ; controller:con|state[0]                ; datapath:dp|pc[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.370      ; 2.214      ;
; 0.626 ; datapath:dp|ir[8]                      ; datapath:dp|pc[0]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.038      ; 0.748      ;
; 0.627 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a27~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.550      ; 2.416      ;
; 0.627 ; datapath:dp|ir[8]                      ; datapath:dp|pc[5]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.038      ; 0.749      ;
; 0.630 ; controller:con|state[0]                ; datapath:dp|pc[15]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.212      ;
; 0.630 ; controller:con|state[0]                ; datapath:dp|pc[10]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.212      ;
; 0.630 ; controller:con|state[0]                ; datapath:dp|pc[14]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.212      ;
; 0.630 ; controller:con|state[0]                ; datapath:dp|pc[12]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.212      ;
; 0.630 ; controller:con|state[0]                ; datapath:dp|pc[8]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.212      ;
; 0.630 ; controller:con|state[0]                ; datapath:dp|pc[6]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.212      ;
; 0.630 ; controller:con|state[0]                ; datapath:dp|pc[9]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.212      ;
; 0.630 ; controller:con|state[0]                ; datapath:dp|pc[11]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.363      ; 2.212      ;
; 0.632 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a95~porta_datain_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.541      ; 2.412      ;
; 0.637 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.551      ; 2.427      ;
; 0.637 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~porta_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.538      ; 2.414      ;
; 0.642 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.539      ; 2.420      ;
; 0.643 ; controller:con|state[0]                ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a14~porta_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.551      ; 2.433      ;
+-------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controller:con|state[0]'                                                                                                        ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.222 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 2.308      ; 2.635      ;
; 0.203 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 2.308      ; 2.616      ;
; 0.338 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 2.311      ; 2.754      ;
; 0.344 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 2.362      ; 2.811      ;
; 0.493 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 2.308      ; 2.426      ;
; 0.591 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.004      ; 1.625      ;
; 0.609 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.004      ; 1.643      ;
; 0.636 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.818      ; 1.484      ;
; 0.679 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.821      ; 1.530      ;
; 0.695 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.004      ; 1.729      ;
; 0.712 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.998      ; 1.740      ;
; 0.727 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.821      ; 1.578      ;
; 0.755 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.872      ; 1.657      ;
; 0.790 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.995      ; 1.815      ;
; 0.805 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.001      ; 1.836      ;
; 0.467 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 2.308      ; 2.400      ;
; 0.816 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.995      ; 1.841      ;
; 0.836 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.001      ; 1.867      ;
; 0.870 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.872      ; 1.772      ;
; 0.886 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.055      ; 1.971      ;
; 0.908 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.001      ; 1.939      ;
; 0.915 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.055      ; 2.000      ;
; 0.927 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.054      ; 2.011      ;
; 0.934 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.001      ; 1.965      ;
; 0.935 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.056      ; 2.021      ;
; 0.965 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 2.362      ; 2.952      ;
; 0.969 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.001      ; 2.000      ;
; 0.982 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 2.311      ; 2.918      ;
; 0.990 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.872      ; 1.892      ;
; 0.995 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.001      ; 2.026      ;
; 1.010 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.051      ; 2.091      ;
; 1.017 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.051      ; 2.098      ;
; 1.019 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.055      ; 2.104      ;
; 1.060 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.049      ; 2.139      ;
; 1.220 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.818      ; 2.068      ;
; 1.357 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.821      ; 2.208      ;
; 1.363 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.997      ; 2.390      ;
; 1.364 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.997      ; 2.391      ;
; 1.389 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.997      ; 2.416      ;
; 1.390 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.997      ; 2.417      ;
; 1.432 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.000      ; 2.462      ;
; 1.434 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.002      ; 2.466      ;
; 1.444 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.818      ; 2.292      ;
; 1.453 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.818      ; 2.301      ;
; 1.458 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.000      ; 2.488      ;
; 1.460 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.002      ; 2.492      ;
; 1.474 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.818      ; 2.322      ;
; 1.576 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.818      ; 2.424      ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+--------------------------+-----------+-------+----------+---------+---------------------+
; Clock                    ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack         ; -10.161   ; 0.184 ; N/A      ; N/A     ; -3.000              ;
;  clk                     ; -10.161   ; 0.184 ; N/A      ; N/A     ; -3.000              ;
;  controller:con|state[0] ; -4.428    ; 0.203 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS          ; -5442.521 ; 0.0   ; 0.0      ; 0.0     ; -1308.088           ;
;  clk                     ; -5429.072 ; 0.000 ; N/A      ; N/A     ; -1305.088           ;
;  controller:con|state[0] ; -13.449   ; 0.000 ; N/A      ; N/A     ; -3.000              ;
+--------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; start         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_w                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clk                     ; clk                     ; 5801478  ; 0        ; 0        ; 0        ;
; controller:con|state[0] ; clk                     ; 809564   ; 809560   ; 0        ; 0        ;
; clk                     ; controller:con|state[0] ; 128      ; 0        ; 0        ; 0        ;
; controller:con|state[0] ; controller:con|state[0] ; 8        ; 8        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clk                     ; clk                     ; 5801478  ; 0        ; 0        ; 0        ;
; controller:con|state[0] ; clk                     ; 809564   ; 809560   ; 0        ; 0        ;
; clk                     ; controller:con|state[0] ; 128      ; 0        ; 0        ; 0        ;
; controller:con|state[0] ; controller:con|state[0] ; 8        ; 8        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 2567  ; 2567 ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------+
; Clock Status Summary                                                   ;
+-------------------------+-------------------------+------+-------------+
; Target                  ; Clock                   ; Type ; Status      ;
+-------------------------+-------------------------+------+-------------+
; clk                     ; clk                     ; Base ; Constrained ;
; controller:con|state[0] ; controller:con|state[0] ; Base ; Constrained ;
+-------------------------+-------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; inst[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_w      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; start       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; inst[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_w      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; start       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu May 20 18:00:46 2021
Info: Command: quartus_sta IITB-proc -c IITB-proc
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'IITB-proc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name controller:con|state[0] controller:con|state[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.161           -5429.072 clk 
    Info (332119):    -4.428             -13.449 controller:con|state[0] 
Info (332146): Worst-case hold slack is 0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.351               0.000 controller:con|state[0] 
    Info (332119):     0.353               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1305.088 clk 
    Info (332119):    -3.000              -3.000 controller:con|state[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.066
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.066           -4835.452 clk 
    Info (332119):    -3.941             -11.860 controller:con|state[0] 
Info (332146): Worst-case hold slack is 0.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.236               0.000 controller:con|state[0] 
    Info (332119):     0.308               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1305.088 clk 
    Info (332119):    -3.000              -3.000 controller:con|state[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.511
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.511           -2907.134 clk 
    Info (332119):    -2.058              -6.042 controller:con|state[0] 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.184               0.000 clk 
    Info (332119):     0.203               0.000 controller:con|state[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -796.616 clk 
    Info (332119):    -3.000              -3.000 controller:con|state[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 480 megabytes
    Info: Processing ended: Thu May 20 18:00:55 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


