#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jul 23 12:05:53 2018
# Process ID: 9516
# Current directory: C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1
# Command line: vivado.exe -log boost.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source boost.tcl
# Log file: C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/boost.vds
# Journal file: C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source boost.tcl -notrace
Command: synth_design -top boost -part xc7a50tfgg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 446.063 ; gain = 99.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'boost' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/debounce.v:23]
	Parameter DELAY bound to: 24'b000000000000001111101000 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (3#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'sync_dout' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/sync_dout.v:23]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/sync_dout.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sync_dout' (4#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/sync_dout.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/cpu.v:23]
	Parameter adc_delay bound to: 86 - type: integer 
	Parameter off_time bound to: 126 - type: integer 
	Parameter sw_on_delay bound to: 196 - type: integer 
	Parameter clear_delay bound to: 201 - type: integer 
	Parameter preset_delay bound to: 4 - type: integer 
	Parameter s0 bound to: 10'b0000000000 
	Parameter s1 bound to: 10'b0000000001 
	Parameter s2 bound to: 10'b0000000010 
	Parameter s3 bound to: 10'b0000000100 
	Parameter s4 bound to: 10'b0000001000 
	Parameter s5 bound to: 10'b0000010000 
	Parameter s6 bound to: 10'b0000100000 
	Parameter s7 bound to: 10'b0001000000 
	Parameter s8 bound to: 10'b0010000000 
	Parameter s9 bound to: 10'b0100000000 
INFO: [Synth 8-5534] Detected attribute (* FSM_ENCODING = "ONE-HOT" *) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/cpu.v:45]
INFO: [Synth 8-6157] synthesizing module 'on_time_counter' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/on_time_counter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'on_time_counter' (5#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/on_time_counter_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element comp_edge_p_reg was removed.  [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/cpu.v:79]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (6#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'ACD' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/ACD.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27288]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (7#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27288]
INFO: [Synth 8-6157] synthesizing module 'ADC' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/ADC.v:27]
INFO: [Synth 8-6157] synthesizing module 'sync_reg' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/sync_reg.v:23]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/sync_reg.v:34]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/sync_reg.v:35]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/sync_reg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'sync_reg' (8#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/sync_reg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/ADC.v:77]
INFO: [Synth 8-6155] done synthesizing module 'ADC' (9#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/ADC.v:27]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'stage0' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/stage0.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_2' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/c_addsub_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_2' (10#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/c_addsub_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stage0' (11#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/stage0.v:23]
INFO: [Synth 8-6157] synthesizing module 'stage1' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/stage1.v:22]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (12#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (13#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stage1' (14#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/stage1.v:22]
INFO: [Synth 8-6157] synthesizing module 'stage2' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/stage2.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_1' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_1' (15#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/.Xil/Vivado-9516-DESKTOP-EPHBFNF/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stage2' (16#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/stage2.v:23]
INFO: [Synth 8-6157] synthesizing module 'stage3' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/stage3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'stage3' (17#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/stage3.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/controller.v:191]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/controller.v:259]
INFO: [Synth 8-6155] done synthesizing module 'controller' (18#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'DAC' [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/DAC.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/DAC.v:43]
INFO: [Synth 8-6155] done synthesizing module 'DAC' (19#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/DAC.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ACD' (20#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/ACD.v:23]
WARNING: [Synth 8-350] instance 'acd_inst' of module 'ACD' requires 21 connections, but only 20 given [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/main.v:95]
INFO: [Synth 8-6155] done synthesizing module 'boost' (21#1) [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design boost has port hi_muxsel driven by constant 0
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[5]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[4]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[3]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[2]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[1]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 501.250 ; gain = 154.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 501.250 ; gain = 154.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 501.250 ; gain = 154.859
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a50tfgg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'acd_inst/control/s2/add'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'acd_inst/control/s2/add'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'acd_inst/control/s3/add'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'acd_inst/control/s3/add'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'acd_inst/control/s1/mult'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'acd_inst/control/s1/mult'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'acd_inst/control/s2/mult'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'acd_inst/control/s2/mult'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'acd_inst/control/s1/sub'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'acd_inst/control/s1/sub'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/c_addsub_2/c_addsub_2/c_addsub_2_in_context.xdc] for cell 'acd_inst/control/s0/add'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/c_addsub_2/c_addsub_2/c_addsub_2_in_context.xdc] for cell 'acd_inst/control/s0/add'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/on_time_counter/on_time_counter/c_counter_binary_0_in_context.xdc] for cell 'cpu_inst/on_time_counter_inst'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/on_time_counter/on_time_counter/c_counter_binary_0_in_context.xdc] for cell 'cpu_inst/on_time_counter_inst'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst0'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst0'
Parsing XDC File [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_in[0]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'hi_in[1]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'hi_in[2]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'hi_in[3]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'hi_in[4]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'hi_in[5]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'hi_in[6]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'hi_in[7]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'hi_out[0]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'hi_out[1]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'hi_out[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[0]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[1]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[2]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[3]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[4]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[5]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[6]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[7]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[8]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[9]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[10]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[11]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[12]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[13]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[14]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[15]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'hi_aa'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'hi_aa'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'hi_in[0]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:59]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:61]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:61]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:62]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:63]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:65]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:65]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:66]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:67]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:69]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'hi_out[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:69]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:71]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:71]
Finished Parsing XDC File [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/boost_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/boost_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/boost_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 837.945 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'acd_inst/control/s0/add' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'acd_inst/control/s1/mult' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'acd_inst/control/s1/sub' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'acd_inst/control/s2/add' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'acd_inst/control/s2/mult' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'acd_inst/control/s3/add' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu_inst/on_time_counter_inst' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 837.945 ; gain = 491.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tfgg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 837.945 ; gain = 491.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for acd_inst/control/s2/add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for acd_inst/control/s3/add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for acd_inst/control/s1/mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for acd_inst/control/s2/mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for acd_inst/control/s1/sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for acd_inst/control/s0/add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_inst/on_time_counter_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 837.945 ; gain = 491.555
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sw_on" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FF_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FF_preset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_start_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_ready_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ADC'
INFO: [Synth 8-5544] ROM "fdata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-802] inferred FSM for state register 'step_up_state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "n_pipe_clk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_kp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DAC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ADC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE0 |                              010 |                              001
                 iSTATE1 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'step_up_state_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DAC'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 837.945 ; gain = 491.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sync_dout 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cpu 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module sync_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module ADC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module DAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ACD 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element acd_inst/adc/sync/sync_out_dcop2_reg was removed.  [C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.srcs/sources_1/new/sync_reg.v:41]
INFO: [Synth 8-5546] ROM "cpu_inst/FF_preset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_inst/FF_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_inst/ctrl_ready_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_inst/sw_on" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_inst/ctrl_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_inst/ctrl_start_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design boost has port hi_muxsel driven by constant 0
WARNING: [Synth 8-3917] design boost has port cnv_n driven by constant 0
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_reg[10]' (FDCE) to 'acd_inst/control/ADC_reg[11]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_reg[11]' (FDCE) to 'acd_inst/control/ADC_reg[12]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_reg[12]' (FDCE) to 'acd_inst/control/ADC_reg[13]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_reg[13]' (FDCE) to 'acd_inst/control/ADC_reg[14]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_reg[14]' (FDCE) to 'acd_inst/control/ADC_reg[15]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_ref_reg[8]' (FDCE) to 'acd_inst/control/ADC_ref_reg[9]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_ref_reg[9]' (FDCE) to 'acd_inst/control/ADC_ref_reg[10]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_ref_reg[10]' (FDCE) to 'acd_inst/control/ADC_ref_reg[11]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_ref_reg[11]' (FDCE) to 'acd_inst/control/ADC_ref_reg[12]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_ref_reg[12]' (FDCE) to 'acd_inst/control/ADC_ref_reg[13]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_ref_reg[13]' (FDCE) to 'acd_inst/control/ADC_ref_reg[14]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_ref_reg[14]' (FDCE) to 'acd_inst/control/ADC_ref_reg[15]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ADC_ref_reg[15]' (FDCE) to 'acd_inst/control/ki_reg[0]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[0]' (FDCE) to 'acd_inst/control/ki_reg[7]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[1]' (FDCE) to 'acd_inst/control/ki_reg[3]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[2]' (FDPE) to 'acd_inst/control/ki_reg[6]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[3]' (FDCE) to 'acd_inst/control/ki_reg[4]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[4]' (FDCE) to 'acd_inst/control/ki_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\acd_inst/control/ki_reg[6] )
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[7]' (FDCE) to 'acd_inst/control/ki_reg[9]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[8]' (FDCE) to 'acd_inst/control/kp_reg[3]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[9]' (FDCE) to 'acd_inst/control/ki_reg[10]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[10]' (FDCE) to 'acd_inst/control/ki_reg[11]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[11]' (FDCE) to 'acd_inst/control/ki_reg[12]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[12]' (FDCE) to 'acd_inst/control/ki_reg[13]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[13]' (FDCE) to 'acd_inst/control/ki_reg[14]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[14]' (FDCE) to 'acd_inst/control/ki_reg[15]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[15]' (FDCE) to 'acd_inst/control/ki_reg[16]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[16]' (FDCE) to 'acd_inst/control/ki_reg[17]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[17]' (FDCE) to 'acd_inst/control/ki_reg[18]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[18]' (FDCE) to 'acd_inst/control/ki_reg[19]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[19]' (FDCE) to 'acd_inst/control/ki_reg[20]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[20]' (FDCE) to 'acd_inst/control/ki_reg[21]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[21]' (FDCE) to 'acd_inst/control/ki_reg[22]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[22]' (FDCE) to 'acd_inst/control/ki_reg[23]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[23]' (FDCE) to 'acd_inst/control/ki_reg[24]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[24]' (FDCE) to 'acd_inst/control/ki_reg[25]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[25]' (FDCE) to 'acd_inst/control/ki_reg[26]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[26]' (FDCE) to 'acd_inst/control/ki_reg[27]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[27]' (FDCE) to 'acd_inst/control/ki_reg[28]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[28]' (FDCE) to 'acd_inst/control/ki_reg[29]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[29]' (FDCE) to 'acd_inst/control/ki_reg[30]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[30]' (FDCE) to 'acd_inst/control/ki_reg[31]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/ki_reg[31]' (FDCE) to 'acd_inst/control/kp_reg[0]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[0]' (FDCE) to 'acd_inst/control/kp_reg[1]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[1]' (FDCE) to 'acd_inst/control/kp_reg[2]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[2]' (FDCE) to 'acd_inst/control/kp_reg[6]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[3]' (FDCE) to 'acd_inst/control/kp_reg[4]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[4]' (FDCE) to 'acd_inst/control/kp_reg[5]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[5]' (FDCE) to 'acd_inst/control/kp_reg[7]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[6]' (FDCE) to 'acd_inst/control/kp_reg[8]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[7]' (FDCE) to 'acd_inst/control/kp_reg[11]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[8]' (FDCE) to 'acd_inst/control/kp_reg[9]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[9]' (FDCE) to 'acd_inst/control/kp_reg[10]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[10]' (FDCE) to 'acd_inst/control/kp_reg[12]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[11]' (FDCE) to 'acd_inst/control/kp_reg[15]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[12]' (FDCE) to 'acd_inst/control/kp_reg[13]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[13]' (FDCE) to 'acd_inst/control/kp_reg[14]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[14]' (FDCE) to 'acd_inst/control/kp_reg[16]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[16]' (FDCE) to 'acd_inst/control/kp_reg[17]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[17]' (FDCE) to 'acd_inst/control/kp_reg[18]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[18]' (FDCE) to 'acd_inst/control/kp_reg[19]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[19]' (FDCE) to 'acd_inst/control/kp_reg[20]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[20]' (FDCE) to 'acd_inst/control/kp_reg[21]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[21]' (FDCE) to 'acd_inst/control/kp_reg[22]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[22]' (FDCE) to 'acd_inst/control/kp_reg[23]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[23]' (FDCE) to 'acd_inst/control/kp_reg[24]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[24]' (FDCE) to 'acd_inst/control/kp_reg[25]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[25]' (FDCE) to 'acd_inst/control/kp_reg[26]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[26]' (FDCE) to 'acd_inst/control/kp_reg[27]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[27]' (FDCE) to 'acd_inst/control/kp_reg[28]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[28]' (FDCE) to 'acd_inst/control/kp_reg[29]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[29]' (FDCE) to 'acd_inst/control/kp_reg[30]'
INFO: [Synth 8-3886] merging instance 'acd_inst/control/kp_reg[30]' (FDCE) to 'acd_inst/control/kp_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acd_inst/control/kp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_inst/ctrl_start_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_inst/state_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\acd_inst/adc/tl_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acd_inst/adc/tp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_inst/exp_flg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu_inst/FF_preset_reg )
WARNING: [Synth 8-3332] Sequential element (cpu_inst/state_reg[9]) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (cpu_inst/FF_preset_reg) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (cpu_inst/ctrl_ready_flg_p_reg) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (cpu_inst/ctrl_ready_detect_reg) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (cpu_inst/exp_flg_reg) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (cpu_inst/ctrl_start_reg_reg[0]) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (acd_inst/adc/tp_reg) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (acd_inst/adc/tl_reg) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (acd_inst/control/ki_reg[6]) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (acd_inst/adc_2_ctrl_reg[5]) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (acd_inst/adc_2_ctrl_reg[4]) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (acd_inst/adc_2_ctrl_reg[3]) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (acd_inst/adc_2_ctrl_reg[2]) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (acd_inst/adc_2_ctrl_reg[1]) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (acd_inst/adc_2_ctrl_reg[0]) is unused and will be removed from module boost.
WARNING: [Synth 8-3332] Sequential element (acd_inst/control/kp_reg[31]) is unused and will be removed from module boost.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 837.945 ; gain = 491.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst0/clk_in1' to pin 'IBUFDS_inst0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst0/clk_out1' to pin 'inst0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'inst0/clk_in1' to 'IBUFDS_inst0/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 837.945 ; gain = 491.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 854.254 ; gain = 507.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 855.789 ; gain = 509.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 855.789 ; gain = 509.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 855.789 ; gain = 509.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 855.789 ; gain = 509.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 855.789 ; gain = 509.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 855.789 ; gain = 509.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 855.789 ; gain = 509.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|boost       | acd_inst/adc/fdata_reg[9] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_0       |         1|
|2     |c_addsub_2      |         1|
|3     |c_addsub_0      |         1|
|4     |mult_gen_0      |         2|
|5     |c_addsub_1      |         2|
|6     |on_time_counter |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |c_addsub_0      |     1|
|2     |c_addsub_1      |     1|
|3     |c_addsub_1__1   |     1|
|4     |c_addsub_2      |     1|
|5     |clk_wiz_0       |     1|
|6     |mult_gen_0      |     1|
|7     |mult_gen_0__1   |     1|
|8     |on_time_counter |     1|
|9     |BUFG            |     1|
|10    |CARRY4          |    32|
|11    |LUT1            |     7|
|12    |LUT2            |    75|
|13    |LUT3            |    52|
|14    |LUT4            |    33|
|15    |LUT5            |    27|
|16    |LUT6            |    53|
|17    |SRL16E          |     2|
|18    |FDCE            |   252|
|19    |FDPE            |     6|
|20    |FDRE            |   158|
|21    |FDSE            |     2|
|22    |IBUF            |     5|
|23    |IBUFDS          |     4|
|24    |OBUF            |    26|
|25    |OBUFDS          |     1|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   907|
|2     |  acd_inst       |ACD        |   674|
|3     |    adc          |ADC        |    67|
|4     |      sync       |sync_reg   |    13|
|5     |    control      |controller |   558|
|6     |      s0         |stage0     |    16|
|7     |      s1         |stage1     |    48|
|8     |      s2         |stage2     |    64|
|9     |      s3         |stage3     |    72|
|10    |    dac          |DAC        |    21|
|11    |  cpu_inst       |cpu        |    63|
|12    |  debounce_inst1 |debounce   |    44|
|13    |  debounce_inst2 |debounce_0 |    45|
|14    |  debounce_inst3 |debounce_1 |    44|
|15    |  sync_inst0     |sync_dout  |     3|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 855.789 ; gain = 509.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 855.789 ; gain = 172.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 855.789 ; gain = 509.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
179 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 855.789 ; gain = 520.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/Research/Boost_Control/Boost_Control.runs/synth_1/boost.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file boost_utilization_synth.rpt -pb boost_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 855.789 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 23 12:06:43 2018...
