$date
	Fri Oct 13 11:46:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_serial_send $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 8 " data_in [7:0] $end
$var wire 1 # rst $end
$var wire 1 $ we $end
$var wire 17 % n_wait_cnt [16:0] $end
$var wire 4 & n_bit_cnt [3:0] $end
$var wire 1 ' data_out $end
$var wire 1 ( bit_clk $end
$var reg 1 ) bit_rst $end
$var reg 1 * busy $end
$var reg 10 + data_reg [9:0] $end
$var reg 10 , n_data_reg [9:0] $end
$var integer 32 - n_state [31:0] $end
$var integer 32 . state [31:0] $end
$scope module bit_cnt $end
$var wire 1 ( clk $end
$var wire 1 / reset $end
$var reg 4 0 q [3:0] $end
$upscope $end
$scope module wait_cnt $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var reg 17 1 q [16:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
b0 0
1/
b0 .
b0 -
b1111111111 ,
b1111111111 +
0*
0)
0(
1'
b0 &
b0 %
x$
1#
bx "
1!
$end
#10
0/
b10011100 "
0#
0!
#20
b1 %
b1 1
b1100111000 ,
b1 -
1$
1!
#30
0!
#40
0'
1*
b10 %
b10 1
b1100111000 +
b1 .
1!
#50
0!
#60
1*
b11 %
b11 1
1!
#70
0!
#80
1*
b100 %
b100 1
1!
#90
0!
#100
1*
b101 %
b101 1
1!
#110
0!
#120
1*
b110 %
b110 1
1!
#130
0!
#140
1*
b111 %
b111 1
1!
