#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 20 14:12:10 2023
# Process ID: 18058
# Current directory: /home/ubuntu/lab_3/vivado
# Command line: vivado
# Log file: /home/ubuntu/lab_3/vivado/vivado.log
# Journal file: /home/ubuntu/lab_3/vivado/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2495.998 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
start_gui
open_project /home/ubuntu/lab_3/vivado/FIR_Verilog/FIR_Verilog.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ubuntu/lab_3/fir/tb/fir_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/ubuntu/lab_3/fir/tb/fir_tb.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/ubuntu/lab_3/fir/tb/fir_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fir_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
add_files -norecurse -scan_for_includes /home/ubuntu/lab_3/fir/rtl/multiplier_adder.v
update_compile_order -fileset sources_1
launch_simulation
source fir_tb.tcl
set_property -name {xsim.simulate.runtime} -value {73000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source fir_tb.tcl
file mkdir /home/ubuntu/lab_3/vivado/FIR_Verilog/FIR_Verilog.srcs/constrs_1
file mkdir /home/ubuntu/lab_3/vivado/FIR_Verilog/FIR_Verilog.srcs/constrs_1/new
close [ open /home/ubuntu/lab_3/vivado/FIR_Verilog/FIR_Verilog.srcs/constrs_1/new/FIR_clock_constraint.xdc w ]
add_files -fileset constrs_1 /home/ubuntu/lab_3/vivado/FIR_Verilog/FIR_Verilog.srcs/constrs_1/new/FIR_clock_constraint.xdc
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/lab_3/vivado/FIR_Verilog/timing_report.txt
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
