/******************************************************************************
 *  Copyright (C) 2005-2018 Broadcom. All Rights Reserved. The term “Broadcom”
 *  refers to Broadcom Inc. and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the
 *  terms and conditions of a separate, written license agreement executed
 *  between you and Broadcom (an "Authorized License").  Except as set forth in
 *  an Authorized License, Broadcom grants no license (express or implied),
 *  right to use, or waiver of any kind with respect to the Software, and
 *  Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE,
 *  THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD
 *  IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization,
 *  constitutes the valuable trade secrets of Broadcom, and you shall use all
 *  reasonable efforts to protect the confidentiality thereof, and to use this
 *  information only in connection with your use of Broadcom integrated circuit
 *  products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 *  "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS
 *  OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
 *  RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL
 *  IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *  PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *  ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE
 *  ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR
 *  ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL,
 *  INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY
 *  RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM
 *  HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN
 *  EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1,
 *  WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY
 *  FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 ******************************************************************************/

#ifndef __SDIO_BCM5820X_REGS_H__
#define __SDIO_BCM5820X_REGS_H__

/* Register address offsets */
#define SDIO_SYSADDR_ADDR 		0x00
#define SDIO_BLOCK_ADDR 		0x04
#define SDIO_ARG_ADDR 			0x08
#define SDIO_CMD_ADDR 			0x0c
#define SDIO_RESP0_ADDR 		0x10
#define SDIO_RESP2_ADDR 		0x14
#define SDIO_RESP4_ADDR 		0x18
#define SDIO_RESP6_ADDR 		0x1c
#define SDIO_BUFDAT_ADDR 		0x20
#define SDIO_PSTATE_ADDR 		0x24
#define SDIO_CTRL_ADDR 			0x28
#define SDIO_CTRL1_ADDR 		0x2c
#define SDIO_INTR_ADDR 			0x30
#define SDIO_INTREN1_ADDR 		0x34
#define SDIO_INTREN2_ADDR 		0x38
#define SDIO_ERRSTAT_ADDR 		0x3c
#define SDIO_CAPABILITIES1_ADDR 	0x40
#define SDIO_CAPABILITIES2_ADDR 	0x44
#define SDIO_MAX_A1_ADDR 		0x48
#define SDIO_MAX_A2_ADDR 		0x4c
#define SDIO_CMDENTSTAT_ADDR 		0x50
#define SDIO_ADMAERR_ADDR 		0x54
#define SDIO_ADMAADDR0_ADDR 		0x58
#define SDIO_PRESETVAL1_ADDR 		0x60
#define SDIO_PRESETVAL2_ADDR 		0x64
#define SDIO_PRESETVAL3_ADDR 		0x68
#define SDIO_PRESETVAL4_ADDR 		0x6c
#define SDIO_BOOTTIMEOUT_ADDR 		0x70
#define SDIO_DBGSEL_ADDR 		0x74
#define SDIO_SBUSCTRL_ADDR 		0xe0
#define SDIO_SPI_INT_ADDR 		0xf0
#define SDIO_HCVERSIRQ_ADDR 		0xfc

/* Register bit fields */
#define SDIO_SYSADDR_BASE 0x000
#define SDIO_SYSADDR_OFFSET 0x0000
#define SDIO_SYSADDR__SYSADDR_L 31
#define SDIO_SYSADDR__SYSADDR_R 0
#define SDIO_SYSADDR__SYSADDR_WIDTH 32
#define SDIO_SYSADDR__SYSADDR_RESETVALUE 0x00000000
#define SDIO_SYSADDR_WIDTH 32
#define SDIO_SYSADDR__WIDTH 32
#define SDIO_SYSADDR_ALL_L 31
#define SDIO_SYSADDR_ALL_R 0
#define SDIO_SYSADDR__ALL_L 31
#define SDIO_SYSADDR__ALL_R 0
#define SDIO_SYSADDR_DATAMASK 0xffffffff
#define SDIO_SYSADDR_RESETVALUE 0x0
#define SDIO_BLOCK_BASE 0x004
#define SDIO_BLOCK_OFFSET 0x0004
#define SDIO_BLOCK__BCNT_L 31
#define SDIO_BLOCK__BCNT_R 16
#define SDIO_BLOCK__BCNT_WIDTH 16
#define SDIO_BLOCK__BCNT_RESETVALUE 0x0000
#define SDIO_BLOCK__TBS_12_L 15
#define SDIO_BLOCK__TBS_12_R 15
#define SDIO_BLOCK__TBS_12 15
#define SDIO_BLOCK__TBS_12_WIDTH 1
#define SDIO_BLOCK__TBS_12_RESETVALUE 0x0
#define SDIO_BLOCK__HSBS_L 14
#define SDIO_BLOCK__HSBS_R 12
#define SDIO_BLOCK__HSBS_WIDTH 3
#define SDIO_BLOCK__HSBS_RESETVALUE 0x0
#define SDIO_BLOCK__TBS_L 11
#define SDIO_BLOCK__TBS_R 0
#define SDIO_BLOCK__TBS_WIDTH 12
#define SDIO_BLOCK__TBS_RESETVALUE 0x000
#define SDIO_BLOCK_WIDTH 32
#define SDIO_BLOCK__WIDTH 32
#define SDIO_BLOCK_ALL_L 31
#define SDIO_BLOCK_ALL_R 0
#define SDIO_BLOCK__ALL_L 31
#define SDIO_BLOCK__ALL_R 0
#define SDIO_BLOCK_DATAMASK 0xffffffff
#define SDIO_BLOCK_RESETVALUE 0x0
#define SDIO_ARG_BASE 0x008
#define SDIO_ARG_OFFSET 0x0008
#define SDIO_ARG__ARG_L 31
#define SDIO_ARG__ARG_R 0
#define SDIO_ARG__ARG_WIDTH 32
#define SDIO_ARG__ARG_RESETVALUE 0x00000000
#define SDIO_ARG_WIDTH 32
#define SDIO_ARG__WIDTH 32
#define SDIO_ARG_ALL_L 31
#define SDIO_ARG_ALL_R 0
#define SDIO_ARG__ALL_L 31
#define SDIO_ARG__ALL_R 0
#define SDIO_ARG_DATAMASK 0xffffffff
#define SDIO_ARG_RESETVALUE 0x0
#define SDIO_CMD_BASE 0x00c
#define SDIO_CMD_OFFSET 0x000c
#define SDIO_CMD__CIDX_L 29
#define SDIO_CMD__CIDX_R 24
#define SDIO_CMD__CIDX_WIDTH 6
#define SDIO_CMD__CIDX_RESETVALUE 0x0
#define SDIO_CMD__CTYP_L 23
#define SDIO_CMD__CTYP_R 22
#define SDIO_CMD__CTYP_WIDTH 2
#define SDIO_CMD__CTYP_RESETVALUE 0x0
#define SDIO_CMD__DPS_L 21
#define SDIO_CMD__DPS_R 21
#define SDIO_CMD__DPS 21
#define SDIO_CMD__DPS_WIDTH 1
#define SDIO_CMD__DPS_RESETVALUE 0x0
#define SDIO_CMD__CCHK_EN_L 20
#define SDIO_CMD__CCHK_EN_R 20
#define SDIO_CMD__CCHK_EN 20
#define SDIO_CMD__CCHK_EN_WIDTH 1
#define SDIO_CMD__CCHK_EN_RESETVALUE 0x0
#define SDIO_CMD__CRC_EN_L 19
#define SDIO_CMD__CRC_EN_R 19
#define SDIO_CMD__CRC_EN 19
#define SDIO_CMD__CRC_EN_WIDTH 1
#define SDIO_CMD__CRC_EN_RESETVALUE 0x0
#define SDIO_CMD__RTSEL_L 17
#define SDIO_CMD__RTSEL_R 16
#define SDIO_CMD__RTSEL_WIDTH 2
#define SDIO_CMD__RTSEL_RESETVALUE 0x0
#define SDIO_CMD__reserved_L 15
#define SDIO_CMD__reserved_R 7
#define SDIO_CMD__reserved_WIDTH 9
#define SDIO_CMD__reserved_RESETVALUE 0x0
#define SDIO_CMD__MSBS_L 5
#define SDIO_CMD__MSBS_R 5
#define SDIO_CMD__MSBS 5
#define SDIO_CMD__MSBS_WIDTH 1
#define SDIO_CMD__MSBS_RESETVALUE 0x0
#define SDIO_CMD__DTDS_L 4
#define SDIO_CMD__DTDS_R 4
#define SDIO_CMD__DTDS 4
#define SDIO_CMD__DTDS_WIDTH 1
#define SDIO_CMD__DTDS_RESETVALUE 0x0
#define SDIO_CMD__ACMDEN_L 3
#define SDIO_CMD__ACMDEN_R 2
#define SDIO_CMD__ACMDEN_WIDTH 2
#define SDIO_CMD__ACMDEN_RESETVALUE 0x0
#define SDIO_CMD__BCEN_L 1
#define SDIO_CMD__BCEN_R 1
#define SDIO_CMD__BCEN 1
#define SDIO_CMD__BCEN_WIDTH 1
#define SDIO_CMD__BCEN_RESETVALUE 0x0
#define SDIO_CMD__DMA_L 0
#define SDIO_CMD__DMA_R 0
#define SDIO_CMD__DMA 0
#define SDIO_CMD__DMA_WIDTH 1
#define SDIO_CMD__DMA_RESETVALUE 0x0
#define SDIO_CMD__RESERVED_0_L 31
#define SDIO_CMD__RESERVED_0_R 30
#define SDIO_CMD__RESERVED_1 18
#define SDIO_CMD__RESERVED_2 6
#define SDIO_CMD__RESERVED_L 31
#define SDIO_CMD__RESERVED_R 30
#define SDIO_CMD_WIDTH 30
#define SDIO_CMD__WIDTH 30
#define SDIO_CMD_ALL_L 29
#define SDIO_CMD_ALL_R 0
#define SDIO_CMD__ALL_L 29
#define SDIO_CMD__ALL_R 0
#define SDIO_CMD_DATAMASK 0x3ffbffbf
#define SDIO_CMD_RESETVALUE 0x0
#define SDIO_RESP0_BASE 0x010
#define SDIO_RESP0_OFFSET 0x0010
#define SDIO_RESP0__RESP0_L 31
#define SDIO_RESP0__RESP0_R 0
#define SDIO_RESP0__RESP0_WIDTH 32
#define SDIO_RESP0__RESP0_RESETVALUE 0x00000000
#define SDIO_RESP0_WIDTH 32
#define SDIO_RESP0__WIDTH 32
#define SDIO_RESP0_ALL_L 31
#define SDIO_RESP0_ALL_R 0
#define SDIO_RESP0__ALL_L 31
#define SDIO_RESP0__ALL_R 0
#define SDIO_RESP0_DATAMASK 0xffffffff
#define SDIO_RESP0_RESETVALUE 0x0
#define SDIO_RESP2_BASE 0x014
#define SDIO_RESP2_OFFSET 0x0014
#define SDIO_RESP2__RESP2_L 31
#define SDIO_RESP2__RESP2_R 0
#define SDIO_RESP2__RESP2_WIDTH 32
#define SDIO_RESP2__RESP2_RESETVALUE 0x00000000
#define SDIO_RESP2_WIDTH 32
#define SDIO_RESP2__WIDTH 32
#define SDIO_RESP2_ALL_L 31
#define SDIO_RESP2_ALL_R 0
#define SDIO_RESP2__ALL_L 31
#define SDIO_RESP2__ALL_R 0
#define SDIO_RESP2_DATAMASK 0xffffffff
#define SDIO_RESP2_RESETVALUE 0x0
#define SDIO_RESP4_BASE 0x018
#define SDIO_RESP4_OFFSET 0x0018
#define SDIO_RESP4__RESP4_L 31
#define SDIO_RESP4__RESP4_R 0
#define SDIO_RESP4__RESP4_WIDTH 32
#define SDIO_RESP4__RESP4_RESETVALUE 0x00000000
#define SDIO_RESP4_WIDTH 32
#define SDIO_RESP4__WIDTH 32
#define SDIO_RESP4_ALL_L 31
#define SDIO_RESP4_ALL_R 0
#define SDIO_RESP4__ALL_L 31
#define SDIO_RESP4__ALL_R 0
#define SDIO_RESP4_DATAMASK 0xffffffff
#define SDIO_RESP4_RESETVALUE 0x0
#define SDIO_RESP6_BASE 0x01c
#define SDIO_RESP6_OFFSET 0x001c
#define SDIO_RESP6__RESP6_L 31
#define SDIO_RESP6__RESP6_R 0
#define SDIO_RESP6__RESP6_WIDTH 32
#define SDIO_RESP6__RESP6_RESETVALUE 0x00000000
#define SDIO_RESP6_WIDTH 32
#define SDIO_RESP6__WIDTH 32
#define SDIO_RESP6_ALL_L 31
#define SDIO_RESP6_ALL_R 0
#define SDIO_RESP6__ALL_L 31
#define SDIO_RESP6__ALL_R 0
#define SDIO_RESP6_DATAMASK 0xffffffff
#define SDIO_RESP6_RESETVALUE 0x0
#define SDIO_BUFDAT_BASE 0x020
#define SDIO_BUFDAT_OFFSET 0x0020
#define SDIO_BUFDAT__BUFDAT_L 31
#define SDIO_BUFDAT__BUFDAT_R 0
#define SDIO_BUFDAT__BUFDAT_WIDTH 32
#define SDIO_BUFDAT__BUFDAT_RESETVALUE 0x00000000
#define SDIO_BUFDAT_WIDTH 32
#define SDIO_BUFDAT__WIDTH 32
#define SDIO_BUFDAT_ALL_L 31
#define SDIO_BUFDAT_ALL_R 0
#define SDIO_BUFDAT__ALL_L 31
#define SDIO_BUFDAT__ALL_R 0
#define SDIO_BUFDAT_DATAMASK 0xffffffff
#define SDIO_BUFDAT_RESETVALUE 0x0
#define SDIO_PSTATE_BASE 0x024
#define SDIO_PSTATE_OFFSET 0x0024
#define SDIO_PSTATE__DLS7_4_L 28
#define SDIO_PSTATE__DLS7_4_R 25
#define SDIO_PSTATE__DLS7_4_WIDTH 4
#define SDIO_PSTATE__DLS7_4_RESETVALUE 0xf
#define SDIO_PSTATE__CLSL_L 24
#define SDIO_PSTATE__CLSL_R 24
#define SDIO_PSTATE__CLSL 24
#define SDIO_PSTATE__CLSL_WIDTH 1
#define SDIO_PSTATE__CLSL_RESETVALUE 0x1
#define SDIO_PSTATE__DLS3_0_L 23
#define SDIO_PSTATE__DLS3_0_R 20
#define SDIO_PSTATE__DLS3_0_WIDTH 4
#define SDIO_PSTATE__DLS3_0_RESETVALUE 0xf
#define SDIO_PSTATE__WPSL_L 19
#define SDIO_PSTATE__WPSL_R 19
#define SDIO_PSTATE__WPSL 19
#define SDIO_PSTATE__WPSL_WIDTH 1
#define SDIO_PSTATE__WPSL_RESETVALUE 0x1
#define SDIO_PSTATE__CDPL_L 18
#define SDIO_PSTATE__CDPL_R 18
#define SDIO_PSTATE__CDPL 18
#define SDIO_PSTATE__CDPL_WIDTH 1
#define SDIO_PSTATE__CDPL_RESETVALUE 0x1
#define SDIO_PSTATE__CSS_L 17
#define SDIO_PSTATE__CSS_R 17
#define SDIO_PSTATE__CSS 17
#define SDIO_PSTATE__CSS_WIDTH 1
#define SDIO_PSTATE__CSS_RESETVALUE 0x0
#define SDIO_PSTATE__CINS_L 16
#define SDIO_PSTATE__CINS_R 16
#define SDIO_PSTATE__CINS 16
#define SDIO_PSTATE__CINS_WIDTH 1
#define SDIO_PSTATE__CINS_RESETVALUE 0x0
#define SDIO_PSTATE__BREN_L 11
#define SDIO_PSTATE__BREN_R 11
#define SDIO_PSTATE__BREN 11
#define SDIO_PSTATE__BREN_WIDTH 1
#define SDIO_PSTATE__BREN_RESETVALUE 0x0
#define SDIO_PSTATE__BWEN_L 10
#define SDIO_PSTATE__BWEN_R 10
#define SDIO_PSTATE__BWEN 10
#define SDIO_PSTATE__BWEN_WIDTH 1
#define SDIO_PSTATE__BWEN_RESETVALUE 0x0
#define SDIO_PSTATE__RXACT_L 9
#define SDIO_PSTATE__RXACT_R 9
#define SDIO_PSTATE__RXACT 9
#define SDIO_PSTATE__RXACT_WIDTH 1
#define SDIO_PSTATE__RXACT_RESETVALUE 0x0
#define SDIO_PSTATE__WXACT_L 8
#define SDIO_PSTATE__WXACT_R 8
#define SDIO_PSTATE__WXACT 8
#define SDIO_PSTATE__WXACT_WIDTH 1
#define SDIO_PSTATE__WXACT_RESETVALUE 0x0
#define SDIO_PSTATE__reserved_L 7
#define SDIO_PSTATE__reserved_R 4
#define SDIO_PSTATE__reserved_WIDTH 4
#define SDIO_PSTATE__reserved_RESETVALUE 0x0
#define SDIO_PSTATE__RETUNE_REQ_L 3
#define SDIO_PSTATE__RETUNE_REQ_R 3
#define SDIO_PSTATE__RETUNE_REQ 3
#define SDIO_PSTATE__RETUNE_REQ_WIDTH 1
#define SDIO_PSTATE__RETUNE_REQ_RESETVALUE 0x0
#define SDIO_PSTATE__DATACT_L 2
#define SDIO_PSTATE__DATACT_R 2
#define SDIO_PSTATE__DATACT 2
#define SDIO_PSTATE__DATACT_WIDTH 1
#define SDIO_PSTATE__DATACT_RESETVALUE 0x0
#define SDIO_PSTATE__DATINH_L 1
#define SDIO_PSTATE__DATINH_R 1
#define SDIO_PSTATE__DATINH 1
#define SDIO_PSTATE__DATINH_WIDTH 1
#define SDIO_PSTATE__DATINH_RESETVALUE 0x0
#define SDIO_PSTATE__CMDINH_L 0
#define SDIO_PSTATE__CMDINH_R 0
#define SDIO_PSTATE__CMDINH 0
#define SDIO_PSTATE__CMDINH_WIDTH 1
#define SDIO_PSTATE__CMDINH_RESETVALUE 0x0
#define SDIO_PSTATE__RESERVED_L 31
#define SDIO_PSTATE__RESERVED_R 29
#define SDIO_PSTATE_WIDTH 29
#define SDIO_PSTATE__WIDTH 29
#define SDIO_PSTATE_ALL_L 28
#define SDIO_PSTATE_ALL_R 0
#define SDIO_PSTATE__ALL_L 28
#define SDIO_PSTATE__ALL_R 0
#define SDIO_PSTATE_DATAMASK 0x1fff0fff
#define SDIO_PSTATE_RESETVALUE 0x1ffc0000
#define SDIO_CTRL_BASE 0x028
#define SDIO_CTRL_OFFSET 0x0028
#define SDIO_CTRL__WAKENRMV_L 26
#define SDIO_CTRL__WAKENRMV_R 26
#define SDIO_CTRL__WAKENRMV 26
#define SDIO_CTRL__WAKENRMV_WIDTH 1
#define SDIO_CTRL__WAKENRMV_RESETVALUE 0x0
#define SDIO_CTRL__WAKENINS_L 25
#define SDIO_CTRL__WAKENINS_R 25
#define SDIO_CTRL__WAKENINS 25
#define SDIO_CTRL__WAKENINS_WIDTH 1
#define SDIO_CTRL__WAKENINS_RESETVALUE 0x0
#define SDIO_CTRL__WAKENIRQ_L 24
#define SDIO_CTRL__WAKENIRQ_R 24
#define SDIO_CTRL__WAKENIRQ 24
#define SDIO_CTRL__WAKENIRQ_WIDTH 1
#define SDIO_CTRL__WAKENIRQ_RESETVALUE 0x0
#define SDIO_CTRL__BOOTACK_L 23
#define SDIO_CTRL__BOOTACK_R 23
#define SDIO_CTRL__BOOTACK 23
#define SDIO_CTRL__BOOTACK_WIDTH 1
#define SDIO_CTRL__BOOTACK_RESETVALUE 0x0
#define SDIO_CTRL__ATLBOOTEN_L 22
#define SDIO_CTRL__ATLBOOTEN_R 22
#define SDIO_CTRL__ATLBOOTEN 22
#define SDIO_CTRL__ATLBOOTEN_WIDTH 1
#define SDIO_CTRL__ATLBOOTEN_RESETVALUE 0x0
#define SDIO_CTRL__BOOTEN_L 21
#define SDIO_CTRL__BOOTEN_R 21
#define SDIO_CTRL__BOOTEN 21
#define SDIO_CTRL__BOOTEN_WIDTH 1
#define SDIO_CTRL__BOOTEN_RESETVALUE 0x0
#define SDIO_CTRL__SPIMODE_L 20
#define SDIO_CTRL__SPIMODE_R 20
#define SDIO_CTRL__SPIMODE 20
#define SDIO_CTRL__SPIMODE_WIDTH 1
#define SDIO_CTRL__SPIMODE_RESETVALUE 0x0
#define SDIO_CTRL__BLKIRQ_L 19
#define SDIO_CTRL__BLKIRQ_R 19
#define SDIO_CTRL__BLKIRQ 19
#define SDIO_CTRL__BLKIRQ_WIDTH 1
#define SDIO_CTRL__BLKIRQ_RESETVALUE 0x0
#define SDIO_CTRL__RDWTCRTL_L 18
#define SDIO_CTRL__RDWTCRTL_R 18
#define SDIO_CTRL__RDWTCRTL 18
#define SDIO_CTRL__RDWTCRTL_WIDTH 1
#define SDIO_CTRL__RDWTCRTL_RESETVALUE 0x0
#define SDIO_CTRL__CONTREQ_L 17
#define SDIO_CTRL__CONTREQ_R 17
#define SDIO_CTRL__CONTREQ 17
#define SDIO_CTRL__CONTREQ_WIDTH 1
#define SDIO_CTRL__CONTREQ_RESETVALUE 0x0
#define SDIO_CTRL__BLKSTPREQ_L 16
#define SDIO_CTRL__BLKSTPREQ_R 16
#define SDIO_CTRL__BLKSTPREQ 16
#define SDIO_CTRL__BLKSTPREQ_WIDTH 1
#define SDIO_CTRL__BLKSTPREQ_RESETVALUE 0x0
#define SDIO_CTRL__reserved_L 15
#define SDIO_CTRL__reserved_R 13
#define SDIO_CTRL__reserved_WIDTH 3
#define SDIO_CTRL__reserved_RESETVALUE 0x0
#define SDIO_CTRL__HRESET_L 12
#define SDIO_CTRL__HRESET_R 12
#define SDIO_CTRL__HRESET 12
#define SDIO_CTRL__HRESET_WIDTH 1
#define SDIO_CTRL__HRESET_RESETVALUE 0x0
#define SDIO_CTRL__SDVSEL_L 11
#define SDIO_CTRL__SDVSEL_R 9
#define SDIO_CTRL__SDVSEL_WIDTH 3
#define SDIO_CTRL__SDVSEL_RESETVALUE 0x0
#define SDIO_CTRL__SDPWR_L 8
#define SDIO_CTRL__SDPWR_R 8
#define SDIO_CTRL__SDPWR 8
#define SDIO_CTRL__SDPWR_WIDTH 1
#define SDIO_CTRL__SDPWR_RESETVALUE 0x0
#define SDIO_CTRL__CDSD_L 7
#define SDIO_CTRL__CDSD_R 7
#define SDIO_CTRL__CDSD 7
#define SDIO_CTRL__CDSD_WIDTH 1
#define SDIO_CTRL__CDSD_RESETVALUE 0x0
#define SDIO_CTRL__CDTL_L 6
#define SDIO_CTRL__CDTL_R 6
#define SDIO_CTRL__CDTL 6
#define SDIO_CTRL__CDTL_WIDTH 1
#define SDIO_CTRL__CDTL_RESETVALUE 0x0
#define SDIO_CTRL__SDB_L 5
#define SDIO_CTRL__SDB_R 5
#define SDIO_CTRL__SDB 5
#define SDIO_CTRL__SDB_WIDTH 1
#define SDIO_CTRL__SDB_RESETVALUE 0x0
#define SDIO_CTRL__DMASEL_L 4
#define SDIO_CTRL__DMASEL_R 3
#define SDIO_CTRL__DMASEL_WIDTH 2
#define SDIO_CTRL__DMASEL_RESETVALUE 0x0
#define SDIO_CTRL__HSEN_L 2
#define SDIO_CTRL__HSEN_R 2
#define SDIO_CTRL__HSEN 2
#define SDIO_CTRL__HSEN_WIDTH 1
#define SDIO_CTRL__HSEN_RESETVALUE 0x0
#define SDIO_CTRL__DXTW_L 1
#define SDIO_CTRL__DXTW_R 1
#define SDIO_CTRL__DXTW 1
#define SDIO_CTRL__DXTW_WIDTH 1
#define SDIO_CTRL__DXTW_RESETVALUE 0x0
#define SDIO_CTRL__LEDCTL_L 0
#define SDIO_CTRL__LEDCTL_R 0
#define SDIO_CTRL__LEDCTL 0
#define SDIO_CTRL__LEDCTL_WIDTH 1
#define SDIO_CTRL__LEDCTL_RESETVALUE 0x0
#define SDIO_CTRL__RESERVED_L 31
#define SDIO_CTRL__RESERVED_R 27
#define SDIO_CTRL_WIDTH 27
#define SDIO_CTRL__WIDTH 27
#define SDIO_CTRL_ALL_L 26
#define SDIO_CTRL_ALL_R 0
#define SDIO_CTRL__ALL_L 26
#define SDIO_CTRL__ALL_R 0
#define SDIO_CTRL_DATAMASK 0x07ffffff
#define SDIO_CTRL_RESETVALUE 0x0
#define SDIO_CTRL1_BASE 0x02c
#define SDIO_CTRL1_OFFSET 0x002c
#define SDIO_CTRL1__DATRST_L 26
#define SDIO_CTRL1__DATRST_R 26
#define SDIO_CTRL1__DATRST 26
#define SDIO_CTRL1__DATRST_WIDTH 1
#define SDIO_CTRL1__DATRST_RESETVALUE 0x0
#define SDIO_CTRL1__CMDRST_L 25
#define SDIO_CTRL1__CMDRST_R 25
#define SDIO_CTRL1__CMDRST 25
#define SDIO_CTRL1__CMDRST_WIDTH 1
#define SDIO_CTRL1__CMDRST_RESETVALUE 0x0
#define SDIO_CTRL1__RST_L 24
#define SDIO_CTRL1__RST_R 24
#define SDIO_CTRL1__RST 24
#define SDIO_CTRL1__RST_WIDTH 1
#define SDIO_CTRL1__RST_RESETVALUE 0x0
#define SDIO_CTRL1__DTCNT_L 19
#define SDIO_CTRL1__DTCNT_R 16
#define SDIO_CTRL1__DTCNT_WIDTH 4
#define SDIO_CTRL1__DTCNT_RESETVALUE 0x0
#define SDIO_CTRL1__SDCLKSEL_L 15
#define SDIO_CTRL1__SDCLKSEL_R 8
#define SDIO_CTRL1__SDCLKSEL_WIDTH 8
#define SDIO_CTRL1__SDCLKSEL_RESETVALUE 0x00
#define SDIO_CTRL1__SDCLKSEL_UP_L 7
#define SDIO_CTRL1__SDCLKSEL_UP_R 6
#define SDIO_CTRL1__SDCLKSEL_UP_WIDTH 2
#define SDIO_CTRL1__SDCLKSEL_UP_RESETVALUE 0x0
#define SDIO_CTRL1__CLKGENSEL_L 5
#define SDIO_CTRL1__CLKGENSEL_R 5
#define SDIO_CTRL1__CLKGENSEL 5
#define SDIO_CTRL1__CLKGENSEL_WIDTH 1
#define SDIO_CTRL1__CLKGENSEL_RESETVALUE 0x0
#define SDIO_CTRL1__reserved_L 4
#define SDIO_CTRL1__reserved_R 3
#define SDIO_CTRL1__reserved_WIDTH 2
#define SDIO_CTRL1__reserved_RESETVALUE 0x0
#define SDIO_CTRL1__SDCLKEN_L 2
#define SDIO_CTRL1__SDCLKEN_R 2
#define SDIO_CTRL1__SDCLKEN 2
#define SDIO_CTRL1__SDCLKEN_WIDTH 1
#define SDIO_CTRL1__SDCLKEN_RESETVALUE 0x0
#define SDIO_CTRL1__ICLKSTB_L 1
#define SDIO_CTRL1__ICLKSTB_R 1
#define SDIO_CTRL1__ICLKSTB 1
#define SDIO_CTRL1__ICLKSTB_WIDTH 1
#define SDIO_CTRL1__ICLKSTB_RESETVALUE 0x0
#define SDIO_CTRL1__ICLKEN_L 0
#define SDIO_CTRL1__ICLKEN_R 0
#define SDIO_CTRL1__ICLKEN 0
#define SDIO_CTRL1__ICLKEN_WIDTH 1
#define SDIO_CTRL1__ICLKEN_RESETVALUE 0x0
#define SDIO_CTRL1__RESERVED_L 31
#define SDIO_CTRL1__RESERVED_R 27
#define SDIO_CTRL1_WIDTH 27
#define SDIO_CTRL1__WIDTH 27
#define SDIO_CTRL1_ALL_L 26
#define SDIO_CTRL1_ALL_R 0
#define SDIO_CTRL1__ALL_L 26
#define SDIO_CTRL1__ALL_R 0
#define SDIO_CTRL1_DATAMASK 0x070fffff
#define SDIO_CTRL1_RESETVALUE 0x0
#define SDIO_INTR_BASE 0x030
#define SDIO_INTR_OFFSET 0x0030
#define SDIO_INTR__TRESPERR_L 28
#define SDIO_INTR__TRESPERR_R 28
#define SDIO_INTR__TRESPERR 28
#define SDIO_INTR__TRESPERR_WIDTH 1
#define SDIO_INTR__TRESPERR_RESETVALUE 0x0
#define SDIO_INTR__reserved_L 27
#define SDIO_INTR__reserved_R 27
#define SDIO_INTR__reserved 27
#define SDIO_INTR__reserved_WIDTH 1
#define SDIO_INTR__reserved_RESETVALUE 0x0
#define SDIO_INTR__TUNEERR_L 26
#define SDIO_INTR__TUNEERR_R 26
#define SDIO_INTR__TUNEERR 26
#define SDIO_INTR__TUNEERR_WIDTH 1
#define SDIO_INTR__TUNEERR_RESETVALUE 0x0
#define SDIO_INTR__ADMAERR_L 25
#define SDIO_INTR__ADMAERR_R 25
#define SDIO_INTR__ADMAERR 25
#define SDIO_INTR__ADMAERR_WIDTH 1
#define SDIO_INTR__ADMAERR_RESETVALUE 0x0
#define SDIO_INTR__CMDERROR_L 24
#define SDIO_INTR__CMDERROR_R 24
#define SDIO_INTR__CMDERROR 24
#define SDIO_INTR__CMDERROR_WIDTH 1
#define SDIO_INTR__CMDERROR_RESETVALUE 0x0
#define SDIO_INTR__IERR_L 23
#define SDIO_INTR__IERR_R 23
#define SDIO_INTR__IERR 23
#define SDIO_INTR__IERR_WIDTH 1
#define SDIO_INTR__IERR_RESETVALUE 0x0
#define SDIO_INTR__DEBERR_L 22
#define SDIO_INTR__DEBERR_R 22
#define SDIO_INTR__DEBERR 22
#define SDIO_INTR__DEBERR_WIDTH 1
#define SDIO_INTR__DEBERR_RESETVALUE 0x0
#define SDIO_INTR__DCRCERR_L 21
#define SDIO_INTR__DCRCERR_R 21
#define SDIO_INTR__DCRCERR 21
#define SDIO_INTR__DCRCERR_WIDTH 1
#define SDIO_INTR__DCRCERR_RESETVALUE 0x0
#define SDIO_INTR__DTOERR_L 20
#define SDIO_INTR__DTOERR_R 20
#define SDIO_INTR__DTOERR 20
#define SDIO_INTR__DTOERR_WIDTH 1
#define SDIO_INTR__DTOERR_RESETVALUE 0x0
#define SDIO_INTR__CMDIDXERR_L 19
#define SDIO_INTR__CMDIDXERR_R 19
#define SDIO_INTR__CMDIDXERR 19
#define SDIO_INTR__CMDIDXERR_WIDTH 1
#define SDIO_INTR__CMDIDXERR_RESETVALUE 0x0
#define SDIO_INTR__CEBERR_L 18
#define SDIO_INTR__CEBERR_R 18
#define SDIO_INTR__CEBERR 18
#define SDIO_INTR__CEBERR_WIDTH 1
#define SDIO_INTR__CEBERR_RESETVALUE 0x0
#define SDIO_INTR__CCRCERR_L 17
#define SDIO_INTR__CCRCERR_R 17
#define SDIO_INTR__CCRCERR 17
#define SDIO_INTR__CCRCERR_WIDTH 1
#define SDIO_INTR__CCRCERR_RESETVALUE 0x0
#define SDIO_INTR__CTOERR_L 16
#define SDIO_INTR__CTOERR_R 16
#define SDIO_INTR__CTOERR 16
#define SDIO_INTR__CTOERR_WIDTH 1
#define SDIO_INTR__CTOERR_RESETVALUE 0x0
#define SDIO_INTR__ERRIRQ_L 15
#define SDIO_INTR__ERRIRQ_R 15
#define SDIO_INTR__ERRIRQ 15
#define SDIO_INTR__ERRIRQ_WIDTH 1
#define SDIO_INTR__ERRIRQ_RESETVALUE 0x0
#define SDIO_INTR__BTIRQ_L 14
#define SDIO_INTR__BTIRQ_R 14
#define SDIO_INTR__BTIRQ 14
#define SDIO_INTR__BTIRQ_WIDTH 1
#define SDIO_INTR__BTIRQ_RESETVALUE 0x0
#define SDIO_INTR__BTACKRX_L 13
#define SDIO_INTR__BTACKRX_R 13
#define SDIO_INTR__BTACKRX 13
#define SDIO_INTR__BTACKRX_WIDTH 1
#define SDIO_INTR__BTACKRX_RESETVALUE 0x0
#define SDIO_INTR__RETUNE_EVENT_L 12
#define SDIO_INTR__RETUNE_EVENT_R 12
#define SDIO_INTR__RETUNE_EVENT 12
#define SDIO_INTR__RETUNE_EVENT_WIDTH 1
#define SDIO_INTR__RETUNE_EVENT_RESETVALUE 0x0
#define SDIO_INTR__INT_C_L 11
#define SDIO_INTR__INT_C_R 11
#define SDIO_INTR__INT_C 11
#define SDIO_INTR__INT_C_WIDTH 1
#define SDIO_INTR__INT_C_RESETVALUE 0x0
#define SDIO_INTR__INT_B_L 10
#define SDIO_INTR__INT_B_R 10
#define SDIO_INTR__INT_B 10
#define SDIO_INTR__INT_B_WIDTH 1
#define SDIO_INTR__INT_B_RESETVALUE 0x0
#define SDIO_INTR__INT_A_L 9
#define SDIO_INTR__INT_A_R 9
#define SDIO_INTR__INT_A 9
#define SDIO_INTR__INT_A_WIDTH 1
#define SDIO_INTR__INT_A_RESETVALUE 0x0
#define SDIO_INTR__CRDIRQ_L 8
#define SDIO_INTR__CRDIRQ_R 8
#define SDIO_INTR__CRDIRQ 8
#define SDIO_INTR__CRDIRQ_WIDTH 1
#define SDIO_INTR__CRDIRQ_RESETVALUE 0x0
#define SDIO_INTR__CRDRMV_L 7
#define SDIO_INTR__CRDRMV_R 7
#define SDIO_INTR__CRDRMV 7
#define SDIO_INTR__CRDRMV_WIDTH 1
#define SDIO_INTR__CRDRMV_RESETVALUE 0x0
#define SDIO_INTR__CRDINS_L 6
#define SDIO_INTR__CRDINS_R 6
#define SDIO_INTR__CRDINS 6
#define SDIO_INTR__CRDINS_WIDTH 1
#define SDIO_INTR__CRDINS_RESETVALUE 0x0
#define SDIO_INTR__BRRDY_L 5
#define SDIO_INTR__BRRDY_R 5
#define SDIO_INTR__BRRDY 5
#define SDIO_INTR__BRRDY_WIDTH 1
#define SDIO_INTR__BRRDY_RESETVALUE 0x0
#define SDIO_INTR__BWRDY_L 4
#define SDIO_INTR__BWRDY_R 4
#define SDIO_INTR__BWRDY 4
#define SDIO_INTR__BWRDY_WIDTH 1
#define SDIO_INTR__BWRDY_RESETVALUE 0x0
#define SDIO_INTR__DMAIRQ_L 3
#define SDIO_INTR__DMAIRQ_R 3
#define SDIO_INTR__DMAIRQ 3
#define SDIO_INTR__DMAIRQ_WIDTH 1
#define SDIO_INTR__DMAIRQ_RESETVALUE 0x0
#define SDIO_INTR__BLKENT_L 2
#define SDIO_INTR__BLKENT_R 2
#define SDIO_INTR__BLKENT 2
#define SDIO_INTR__BLKENT_WIDTH 1
#define SDIO_INTR__BLKENT_RESETVALUE 0x0
#define SDIO_INTR__TXDONE_L 1
#define SDIO_INTR__TXDONE_R 1
#define SDIO_INTR__TXDONE 1
#define SDIO_INTR__TXDONE_WIDTH 1
#define SDIO_INTR__TXDONE_RESETVALUE 0x0
#define SDIO_INTR__CMDDONE_L 0
#define SDIO_INTR__CMDDONE_R 0
#define SDIO_INTR__CMDDONE 0
#define SDIO_INTR__CMDDONE_WIDTH 1
#define SDIO_INTR__CMDDONE_RESETVALUE 0x0
#define SDIO_INTR__RESERVED_L 31
#define SDIO_INTR__RESERVED_R 29
#define SDIO_INTR_WIDTH 29
#define SDIO_INTR__WIDTH 29
#define SDIO_INTR_ALL_L 28
#define SDIO_INTR_ALL_R 0
#define SDIO_INTR__ALL_L 28
#define SDIO_INTR__ALL_R 0
#define SDIO_INTR_DATAMASK 0x1fffffff
#define SDIO_INTR_RESETVALUE 0x0
#define SDIO_INTREN1_BASE 0x034
#define SDIO_INTREN1_OFFSET 0x0034
#define SDIO_INTREN1__TRESPERREN_L 28
#define SDIO_INTREN1__TRESPERREN_R 28
#define SDIO_INTREN1__TRESPERREN 28
#define SDIO_INTREN1__TRESPERREN_WIDTH 1
#define SDIO_INTREN1__TRESPERREN_RESETVALUE 0x0
#define SDIO_INTREN1__reserved_L 27
#define SDIO_INTREN1__reserved_R 27
#define SDIO_INTREN1__reserved 27
#define SDIO_INTREN1__reserved_WIDTH 1
#define SDIO_INTREN1__reserved_RESETVALUE 0x0
#define SDIO_INTREN1__TUNEERREN_L 26
#define SDIO_INTREN1__TUNEERREN_R 26
#define SDIO_INTREN1__TUNEERREN 26
#define SDIO_INTREN1__TUNEERREN_WIDTH 1
#define SDIO_INTREN1__TUNEERREN_RESETVALUE 0x0
#define SDIO_INTREN1__ADMAEREN_L 25
#define SDIO_INTREN1__ADMAEREN_R 25
#define SDIO_INTREN1__ADMAEREN 25
#define SDIO_INTREN1__ADMAEREN_WIDTH 1
#define SDIO_INTREN1__ADMAEREN_RESETVALUE 0x0
#define SDIO_INTREN1__CMDERREN_L 24
#define SDIO_INTREN1__CMDERREN_R 24
#define SDIO_INTREN1__CMDERREN 24
#define SDIO_INTREN1__CMDERREN_WIDTH 1
#define SDIO_INTREN1__CMDERREN_RESETVALUE 0x0
#define SDIO_INTREN1__ILIMERREN_L 23
#define SDIO_INTREN1__ILIMERREN_R 23
#define SDIO_INTREN1__ILIMERREN 23
#define SDIO_INTREN1__ILIMERREN_WIDTH 1
#define SDIO_INTREN1__ILIMERREN_RESETVALUE 0x0
#define SDIO_INTREN1__DEBERREN_L 22
#define SDIO_INTREN1__DEBERREN_R 22
#define SDIO_INTREN1__DEBERREN 22
#define SDIO_INTREN1__DEBERREN_WIDTH 1
#define SDIO_INTREN1__DEBERREN_RESETVALUE 0x0
#define SDIO_INTREN1__DCRCERREN_L 21
#define SDIO_INTREN1__DCRCERREN_R 21
#define SDIO_INTREN1__DCRCERREN 21
#define SDIO_INTREN1__DCRCERREN_WIDTH 1
#define SDIO_INTREN1__DCRCERREN_RESETVALUE 0x0
#define SDIO_INTREN1__DTOERREN_L 20
#define SDIO_INTREN1__DTOERREN_R 20
#define SDIO_INTREN1__DTOERREN 20
#define SDIO_INTREN1__DTOERREN_WIDTH 1
#define SDIO_INTREN1__DTOERREN_RESETVALUE 0x0
#define SDIO_INTREN1__CIDXERREN_L 19
#define SDIO_INTREN1__CIDXERREN_R 19
#define SDIO_INTREN1__CIDXERREN 19
#define SDIO_INTREN1__CIDXERREN_WIDTH 1
#define SDIO_INTREN1__CIDXERREN_RESETVALUE 0x0
#define SDIO_INTREN1__CEBERREN_L 18
#define SDIO_INTREN1__CEBERREN_R 18
#define SDIO_INTREN1__CEBERREN 18
#define SDIO_INTREN1__CEBERREN_WIDTH 1
#define SDIO_INTREN1__CEBERREN_RESETVALUE 0x0
#define SDIO_INTREN1__CMDCRCEN_L 17
#define SDIO_INTREN1__CMDCRCEN_R 17
#define SDIO_INTREN1__CMDCRCEN 17
#define SDIO_INTREN1__CMDCRCEN_WIDTH 1
#define SDIO_INTREN1__CMDCRCEN_RESETVALUE 0x0
#define SDIO_INTREN1__CMDTOEN_L 16
#define SDIO_INTREN1__CMDTOEN_R 16
#define SDIO_INTREN1__CMDTOEN 16
#define SDIO_INTREN1__CMDTOEN_WIDTH 1
#define SDIO_INTREN1__CMDTOEN_RESETVALUE 0x0
#define SDIO_INTREN1__FIXZ_L 15
#define SDIO_INTREN1__FIXZ_R 15
#define SDIO_INTREN1__FIXZ 15
#define SDIO_INTREN1__FIXZ_WIDTH 1
#define SDIO_INTREN1__FIXZ_RESETVALUE 0x0
#define SDIO_INTREN1__BTIRQEN_L 14
#define SDIO_INTREN1__BTIRQEN_R 14
#define SDIO_INTREN1__BTIRQEN 14
#define SDIO_INTREN1__BTIRQEN_WIDTH 1
#define SDIO_INTREN1__BTIRQEN_RESETVALUE 0x0
#define SDIO_INTREN1__BTACKRXEN_L 13
#define SDIO_INTREN1__BTACKRXEN_R 13
#define SDIO_INTREN1__BTACKRXEN 13
#define SDIO_INTREN1__BTACKRXEN_WIDTH 1
#define SDIO_INTREN1__BTACKRXEN_RESETVALUE 0x0
#define SDIO_INTREN1__RETUNE_EVENTEN_L 12
#define SDIO_INTREN1__RETUNE_EVENTEN_R 12
#define SDIO_INTREN1__RETUNE_EVENTEN 12
#define SDIO_INTREN1__RETUNE_EVENTEN_WIDTH 1
#define SDIO_INTREN1__RETUNE_EVENTEN_RESETVALUE 0x0
#define SDIO_INTREN1__INT_C_EN_L 11
#define SDIO_INTREN1__INT_C_EN_R 11
#define SDIO_INTREN1__INT_C_EN 11
#define SDIO_INTREN1__INT_C_EN_WIDTH 1
#define SDIO_INTREN1__INT_C_EN_RESETVALUE 0x0
#define SDIO_INTREN1__INT_B_EN_L 10
#define SDIO_INTREN1__INT_B_EN_R 10
#define SDIO_INTREN1__INT_B_EN 10
#define SDIO_INTREN1__INT_B_EN_WIDTH 1
#define SDIO_INTREN1__INT_B_EN_RESETVALUE 0x0
#define SDIO_INTREN1__INT_A_EN_L 9
#define SDIO_INTREN1__INT_A_EN_R 9
#define SDIO_INTREN1__INT_A_EN 9
#define SDIO_INTREN1__INT_A_EN_WIDTH 1
#define SDIO_INTREN1__INT_A_EN_RESETVALUE 0x0
#define SDIO_INTREN1__CIRQEN_L 8
#define SDIO_INTREN1__CIRQEN_R 8
#define SDIO_INTREN1__CIRQEN 8
#define SDIO_INTREN1__CIRQEN_WIDTH 1
#define SDIO_INTREN1__CIRQEN_RESETVALUE 0x0
#define SDIO_INTREN1__CRDRMVEN_L 7
#define SDIO_INTREN1__CRDRMVEN_R 7
#define SDIO_INTREN1__CRDRMVEN 7
#define SDIO_INTREN1__CRDRMVEN_WIDTH 1
#define SDIO_INTREN1__CRDRMVEN_RESETVALUE 0x0
#define SDIO_INTREN1__CRDINSEN_L 6
#define SDIO_INTREN1__CRDINSEN_R 6
#define SDIO_INTREN1__CRDINSEN 6
#define SDIO_INTREN1__CRDINSEN_WIDTH 1
#define SDIO_INTREN1__CRDINSEN_RESETVALUE 0x0
#define SDIO_INTREN1__BUFRREN_L 5
#define SDIO_INTREN1__BUFRREN_R 5
#define SDIO_INTREN1__BUFRREN 5
#define SDIO_INTREN1__BUFRREN_WIDTH 1
#define SDIO_INTREN1__BUFRREN_RESETVALUE 0x0
#define SDIO_INTREN1__BUFWREN_L 4
#define SDIO_INTREN1__BUFWREN_R 4
#define SDIO_INTREN1__BUFWREN 4
#define SDIO_INTREN1__BUFWREN_WIDTH 1
#define SDIO_INTREN1__BUFWREN_RESETVALUE 0x0
#define SDIO_INTREN1__DMAIRQEN_L 3
#define SDIO_INTREN1__DMAIRQEN_R 3
#define SDIO_INTREN1__DMAIRQEN 3
#define SDIO_INTREN1__DMAIRQEN_WIDTH 1
#define SDIO_INTREN1__DMAIRQEN_RESETVALUE 0x0
#define SDIO_INTREN1__BLKEN_L 2
#define SDIO_INTREN1__BLKEN_R 2
#define SDIO_INTREN1__BLKEN 2
#define SDIO_INTREN1__BLKEN_WIDTH 1
#define SDIO_INTREN1__BLKEN_RESETVALUE 0x0
#define SDIO_INTREN1__TXDONEEN_L 1
#define SDIO_INTREN1__TXDONEEN_R 1
#define SDIO_INTREN1__TXDONEEN 1
#define SDIO_INTREN1__TXDONEEN_WIDTH 1
#define SDIO_INTREN1__TXDONEEN_RESETVALUE 0x0
#define SDIO_INTREN1__CMDDONEEN_L 0
#define SDIO_INTREN1__CMDDONEEN_R 0
#define SDIO_INTREN1__CMDDONEEN 0
#define SDIO_INTREN1__CMDDONEEN_WIDTH 1
#define SDIO_INTREN1__CMDDONEEN_RESETVALUE 0x0
#define SDIO_INTREN1__RESERVED_L 31
#define SDIO_INTREN1__RESERVED_R 29
#define SDIO_INTREN1_WIDTH 29
#define SDIO_INTREN1__WIDTH 29
#define SDIO_INTREN1_ALL_L 28
#define SDIO_INTREN1_ALL_R 0
#define SDIO_INTREN1__ALL_L 28
#define SDIO_INTREN1__ALL_R 0
#define SDIO_INTREN1_DATAMASK 0x1fffffff
#define SDIO_INTREN1_RESETVALUE 0x0
#define SDIO_INTREN2_BASE 0x038
#define SDIO_INTREN2_OFFSET 0x0038
#define SDIO_INTREN2__TRESPERRSEN_L 28
#define SDIO_INTREN2__TRESPERRSEN_R 28
#define SDIO_INTREN2__TRESPERRSEN 28
#define SDIO_INTREN2__TRESPERRSEN_WIDTH 1
#define SDIO_INTREN2__TRESPERRSEN_RESETVALUE 0x0
#define SDIO_INTREN2__reserved_L 27
#define SDIO_INTREN2__reserved_R 27
#define SDIO_INTREN2__reserved 27
#define SDIO_INTREN2__reserved_WIDTH 1
#define SDIO_INTREN2__reserved_RESETVALUE 0x0
#define SDIO_INTREN2__TUNEERRSEN_L 26
#define SDIO_INTREN2__TUNEERRSEN_R 26
#define SDIO_INTREN2__TUNEERRSEN 26
#define SDIO_INTREN2__TUNEERRSEN_WIDTH 1
#define SDIO_INTREN2__TUNEERRSEN_RESETVALUE 0x0
#define SDIO_INTREN2__ADMASIGEN_L 25
#define SDIO_INTREN2__ADMASIGEN_R 25
#define SDIO_INTREN2__ADMASIGEN 25
#define SDIO_INTREN2__ADMASIGEN_WIDTH 1
#define SDIO_INTREN2__ADMASIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__CMDSIGEN_L 24
#define SDIO_INTREN2__CMDSIGEN_R 24
#define SDIO_INTREN2__CMDSIGEN 24
#define SDIO_INTREN2__CMDSIGEN_WIDTH 1
#define SDIO_INTREN2__CMDSIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__ILIMSIGEN_L 23
#define SDIO_INTREN2__ILIMSIGEN_R 23
#define SDIO_INTREN2__ILIMSIGEN 23
#define SDIO_INTREN2__ILIMSIGEN_WIDTH 1
#define SDIO_INTREN2__ILIMSIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__DEBSIGEN_L 22
#define SDIO_INTREN2__DEBSIGEN_R 22
#define SDIO_INTREN2__DEBSIGEN 22
#define SDIO_INTREN2__DEBSIGEN_WIDTH 1
#define SDIO_INTREN2__DEBSIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__DCRCSIGEN_L 21
#define SDIO_INTREN2__DCRCSIGEN_R 21
#define SDIO_INTREN2__DCRCSIGEN 21
#define SDIO_INTREN2__DCRCSIGEN_WIDTH 1
#define SDIO_INTREN2__DCRCSIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__DTOSIGEN_L 20
#define SDIO_INTREN2__DTOSIGEN_R 20
#define SDIO_INTREN2__DTOSIGEN 20
#define SDIO_INTREN2__DTOSIGEN_WIDTH 1
#define SDIO_INTREN2__DTOSIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__CIDXSIGEN_L 19
#define SDIO_INTREN2__CIDXSIGEN_R 19
#define SDIO_INTREN2__CIDXSIGEN 19
#define SDIO_INTREN2__CIDXSIGEN_WIDTH 1
#define SDIO_INTREN2__CIDXSIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__CEBSIGEN_L 18
#define SDIO_INTREN2__CEBSIGEN_R 18
#define SDIO_INTREN2__CEBSIGEN 18
#define SDIO_INTREN2__CEBSIGEN_WIDTH 1
#define SDIO_INTREN2__CEBSIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__CMDCRCSIGEN_L 17
#define SDIO_INTREN2__CMDCRCSIGEN_R 17
#define SDIO_INTREN2__CMDCRCSIGEN 17
#define SDIO_INTREN2__CMDCRCSIGEN_WIDTH 1
#define SDIO_INTREN2__CMDCRCSIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__CMDTOSIGEN_L 16
#define SDIO_INTREN2__CMDTOSIGEN_R 16
#define SDIO_INTREN2__CMDTOSIGEN 16
#define SDIO_INTREN2__CMDTOSIGEN_WIDTH 1
#define SDIO_INTREN2__CMDTOSIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__FIXZERO_L 15
#define SDIO_INTREN2__FIXZERO_R 15
#define SDIO_INTREN2__FIXZERO 15
#define SDIO_INTREN2__FIXZERO_WIDTH 1
#define SDIO_INTREN2__FIXZERO_RESETVALUE 0x0
#define SDIO_INTREN2__BTIRQSEN_L 14
#define SDIO_INTREN2__BTIRQSEN_R 14
#define SDIO_INTREN2__BTIRQSEN 14
#define SDIO_INTREN2__BTIRQSEN_WIDTH 1
#define SDIO_INTREN2__BTIRQSEN_RESETVALUE 0x0
#define SDIO_INTREN2__BTACKRXSEN_L 13
#define SDIO_INTREN2__BTACKRXSEN_R 13
#define SDIO_INTREN2__BTACKRXSEN 13
#define SDIO_INTREN2__BTACKRXSEN_WIDTH 1
#define SDIO_INTREN2__BTACKRXSEN_RESETVALUE 0x0
#define SDIO_INTREN2__RETUNE_EVENTSIGEN_L 12
#define SDIO_INTREN2__RETUNE_EVENTSIGEN_R 12
#define SDIO_INTREN2__RETUNE_EVENTSIGEN 12
#define SDIO_INTREN2__RETUNE_EVENTSIGEN_WIDTH 1
#define SDIO_INTREN2__RETUNE_EVENTSIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__INT_C_SIGEN_L 11
#define SDIO_INTREN2__INT_C_SIGEN_R 11
#define SDIO_INTREN2__INT_C_SIGEN 11
#define SDIO_INTREN2__INT_C_SIGEN_WIDTH 1
#define SDIO_INTREN2__INT_C_SIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__INT_B_SIGEN_L 10
#define SDIO_INTREN2__INT_B_SIGEN_R 10
#define SDIO_INTREN2__INT_B_SIGEN 10
#define SDIO_INTREN2__INT_B_SIGEN_WIDTH 1
#define SDIO_INTREN2__INT_B_SIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__INT_A_SIGEN_L 9
#define SDIO_INTREN2__INT_A_SIGEN_R 9
#define SDIO_INTREN2__INT_A_SIGEN 9
#define SDIO_INTREN2__INT_A_SIGEN_WIDTH 1
#define SDIO_INTREN2__INT_A_SIGEN_RESETVALUE 0x0
#define SDIO_INTREN2__CRDIRQEN_L 8
#define SDIO_INTREN2__CRDIRQEN_R 8
#define SDIO_INTREN2__CRDIRQEN 8
#define SDIO_INTREN2__CRDIRQEN_WIDTH 1
#define SDIO_INTREN2__CRDIRQEN_RESETVALUE 0x0
#define SDIO_INTREN2__CRDRVMEN_L 7
#define SDIO_INTREN2__CRDRVMEN_R 7
#define SDIO_INTREN2__CRDRVMEN 7
#define SDIO_INTREN2__CRDRVMEN_WIDTH 1
#define SDIO_INTREN2__CRDRVMEN_RESETVALUE 0x0
#define SDIO_INTREN2__CRDINSEN_L 6
#define SDIO_INTREN2__CRDINSEN_R 6
#define SDIO_INTREN2__CRDINSEN 6
#define SDIO_INTREN2__CRDINSEN_WIDTH 1
#define SDIO_INTREN2__CRDINSEN_RESETVALUE 0x0
#define SDIO_INTREN2__BUFRRDYEN_L 5
#define SDIO_INTREN2__BUFRRDYEN_R 5
#define SDIO_INTREN2__BUFRRDYEN 5
#define SDIO_INTREN2__BUFRRDYEN_WIDTH 1
#define SDIO_INTREN2__BUFRRDYEN_RESETVALUE 0x0
#define SDIO_INTREN2__BUFWRDYEN_L 4
#define SDIO_INTREN2__BUFWRDYEN_R 4
#define SDIO_INTREN2__BUFWRDYEN 4
#define SDIO_INTREN2__BUFWRDYEN_WIDTH 1
#define SDIO_INTREN2__BUFWRDYEN_RESETVALUE 0x0
#define SDIO_INTREN2__DMAIRQEN_L 3
#define SDIO_INTREN2__DMAIRQEN_R 3
#define SDIO_INTREN2__DMAIRQEN 3
#define SDIO_INTREN2__DMAIRQEN_WIDTH 1
#define SDIO_INTREN2__DMAIRQEN_RESETVALUE 0x0
#define SDIO_INTREN2__BLKGAPEN_L 2
#define SDIO_INTREN2__BLKGAPEN_R 2
#define SDIO_INTREN2__BLKGAPEN 2
#define SDIO_INTREN2__BLKGAPEN_WIDTH 1
#define SDIO_INTREN2__BLKGAPEN_RESETVALUE 0x0
#define SDIO_INTREN2__TXDONE_L 1
#define SDIO_INTREN2__TXDONE_R 1
#define SDIO_INTREN2__TXDONE 1
#define SDIO_INTREN2__TXDONE_WIDTH 1
#define SDIO_INTREN2__TXDONE_RESETVALUE 0x0
#define SDIO_INTREN2__CMDDONE_L 0
#define SDIO_INTREN2__CMDDONE_R 0
#define SDIO_INTREN2__CMDDONE 0
#define SDIO_INTREN2__CMDDONE_WIDTH 1
#define SDIO_INTREN2__CMDDONE_RESETVALUE 0x0
#define SDIO_INTREN2__RESERVED_L 31
#define SDIO_INTREN2__RESERVED_R 29
#define SDIO_INTREN2_WIDTH 29
#define SDIO_INTREN2__WIDTH 29
#define SDIO_INTREN2_ALL_L 28
#define SDIO_INTREN2_ALL_R 0
#define SDIO_INTREN2__ALL_L 28
#define SDIO_INTREN2__ALL_R 0
#define SDIO_INTREN2_DATAMASK 0x1fffffff
#define SDIO_INTREN2_RESETVALUE 0x0
#define SDIO_ERRSTAT_BASE 0x03c
#define SDIO_ERRSTAT_OFFSET 0x003c
#define SDIO_ERRSTAT__PRESETEN_L 31
#define SDIO_ERRSTAT__PRESETEN_R 31
#define SDIO_ERRSTAT__PRESETEN 31
#define SDIO_ERRSTAT__PRESETEN_WIDTH 1
#define SDIO_ERRSTAT__PRESETEN_RESETVALUE 0x0
#define SDIO_ERRSTAT__ASYNC_INTREN_L 30
#define SDIO_ERRSTAT__ASYNC_INTREN_R 30
#define SDIO_ERRSTAT__ASYNC_INTREN 30
#define SDIO_ERRSTAT__ASYNC_INTREN_WIDTH 1
#define SDIO_ERRSTAT__ASYNC_INTREN_RESETVALUE 0x0
#define SDIO_ERRSTAT__SAMPLECLOCKSEL_L 23
#define SDIO_ERRSTAT__SAMPLECLOCKSEL_R 23
#define SDIO_ERRSTAT__SAMPLECLOCKSEL 23
#define SDIO_ERRSTAT__SAMPLECLOCKSEL_WIDTH 1
#define SDIO_ERRSTAT__SAMPLECLOCKSEL_RESETVALUE 0x0
#define SDIO_ERRSTAT__EXECTUNE_L 22
#define SDIO_ERRSTAT__EXECTUNE_R 22
#define SDIO_ERRSTAT__EXECTUNE 22
#define SDIO_ERRSTAT__EXECTUNE_WIDTH 1
#define SDIO_ERRSTAT__EXECTUNE_RESETVALUE 0x0
#define SDIO_ERRSTAT__DRVSTRESEL_L 21
#define SDIO_ERRSTAT__DRVSTRESEL_R 20
#define SDIO_ERRSTAT__DRVSTRESEL_WIDTH 2
#define SDIO_ERRSTAT__DRVSTRESEL_RESETVALUE 0x0
#define SDIO_ERRSTAT__EN1P8V_L 19
#define SDIO_ERRSTAT__EN1P8V_R 19
#define SDIO_ERRSTAT__EN1P8V 19
#define SDIO_ERRSTAT__EN1P8V_WIDTH 1
#define SDIO_ERRSTAT__EN1P8V_RESETVALUE 0x0
#define SDIO_ERRSTAT__UHSMODESEL_L 18
#define SDIO_ERRSTAT__UHSMODESEL_R 16
#define SDIO_ERRSTAT__UHSMODESEL_WIDTH 3
#define SDIO_ERRSTAT__UHSMODESEL_RESETVALUE 0x0
#define SDIO_ERRSTAT__NOCMD_L 7
#define SDIO_ERRSTAT__NOCMD_R 7
#define SDIO_ERRSTAT__NOCMD 7
#define SDIO_ERRSTAT__NOCMD_WIDTH 1
#define SDIO_ERRSTAT__NOCMD_RESETVALUE 0x0
#define SDIO_ERRSTAT__reserved_L 6
#define SDIO_ERRSTAT__reserved_R 5
#define SDIO_ERRSTAT__reserved_WIDTH 2
#define SDIO_ERRSTAT__reserved_RESETVALUE 0x0
#define SDIO_ERRSTAT__CMDIDXERR_L 4
#define SDIO_ERRSTAT__CMDIDXERR_R 4
#define SDIO_ERRSTAT__CMDIDXERR 4
#define SDIO_ERRSTAT__CMDIDXERR_WIDTH 1
#define SDIO_ERRSTAT__CMDIDXERR_RESETVALUE 0x0
#define SDIO_ERRSTAT__CMDENDERR_L 3
#define SDIO_ERRSTAT__CMDENDERR_R 3
#define SDIO_ERRSTAT__CMDENDERR 3
#define SDIO_ERRSTAT__CMDENDERR_WIDTH 1
#define SDIO_ERRSTAT__CMDENDERR_RESETVALUE 0x0
#define SDIO_ERRSTAT__CMDCRCERR_L 2
#define SDIO_ERRSTAT__CMDCRCERR_R 2
#define SDIO_ERRSTAT__CMDCRCERR 2
#define SDIO_ERRSTAT__CMDCRCERR_WIDTH 1
#define SDIO_ERRSTAT__CMDCRCERR_RESETVALUE 0x0
#define SDIO_ERRSTAT__CMDTOERR_L 1
#define SDIO_ERRSTAT__CMDTOERR_R 1
#define SDIO_ERRSTAT__CMDTOERR 1
#define SDIO_ERRSTAT__CMDTOERR_WIDTH 1
#define SDIO_ERRSTAT__CMDTOERR_RESETVALUE 0x0
#define SDIO_ERRSTAT__CMDNOEXEC_L 0
#define SDIO_ERRSTAT__CMDNOEXEC_R 0
#define SDIO_ERRSTAT__CMDNOEXEC 0
#define SDIO_ERRSTAT__CMDNOEXEC_WIDTH 1
#define SDIO_ERRSTAT__CMDNOEXEC_RESETVALUE 0x0
#define SDIO_ERRSTAT__RESERVED_L 29
#define SDIO_ERRSTAT__RESERVED_R 24
#define SDIO_ERRSTAT_WIDTH 32
#define SDIO_ERRSTAT__WIDTH 32
#define SDIO_ERRSTAT_ALL_L 31
#define SDIO_ERRSTAT_ALL_R 0
#define SDIO_ERRSTAT__ALL_L 31
#define SDIO_ERRSTAT__ALL_R 0
#define SDIO_ERRSTAT_DATAMASK 0xc0ff00ff
#define SDIO_ERRSTAT_RESETVALUE 0x0
#define SDIO_CAPABILITIES1_BASE 0x040
#define SDIO_CAPABILITIES1_OFFSET 0x0040
#define SDIO_CAPABILITIES1__SLOTTYPE_L 31
#define SDIO_CAPABILITIES1__SLOTTYPE_R 30
#define SDIO_CAPABILITIES1__SLOTTYPE_WIDTH 2
#define SDIO_CAPABILITIES1__SLOTTYPE_RESETVALUE 0x0
#define SDIO_CAPABILITIES1__ASYNCHIRQ_L 29
#define SDIO_CAPABILITIES1__ASYNCHIRQ_R 29
#define SDIO_CAPABILITIES1__ASYNCHIRQ 29
#define SDIO_CAPABILITIES1__ASYNCHIRQ_WIDTH 1
#define SDIO_CAPABILITIES1__ASYNCHIRQ_RESETVALUE 0x0
#define SDIO_CAPABILITIES1__SYSBUS64_L 28
#define SDIO_CAPABILITIES1__SYSBUS64_R 28
#define SDIO_CAPABILITIES1__SYSBUS64 28
#define SDIO_CAPABILITIES1__SYSBUS64_WIDTH 1
#define SDIO_CAPABILITIES1__SYSBUS64_RESETVALUE 0x0
#define SDIO_CAPABILITIES1__V18_L 26
#define SDIO_CAPABILITIES1__V18_R 26
#define SDIO_CAPABILITIES1__V18 26
#define SDIO_CAPABILITIES1__V18_WIDTH 1
#define SDIO_CAPABILITIES1__V18_RESETVALUE 0x0
#define SDIO_CAPABILITIES1__V3_L 25
#define SDIO_CAPABILITIES1__V3_R 25
#define SDIO_CAPABILITIES1__V3 25
#define SDIO_CAPABILITIES1__V3_WIDTH 1
#define SDIO_CAPABILITIES1__V3_RESETVALUE 0x0
#define SDIO_CAPABILITIES1__V33_L 24
#define SDIO_CAPABILITIES1__V33_R 24
#define SDIO_CAPABILITIES1__V33 24
#define SDIO_CAPABILITIES1__V33_WIDTH 1
#define SDIO_CAPABILITIES1__V33_RESETVALUE 0x0
#define SDIO_CAPABILITIES1__SUPRSM_L 23
#define SDIO_CAPABILITIES1__SUPRSM_R 23
#define SDIO_CAPABILITIES1__SUPRSM 23
#define SDIO_CAPABILITIES1__SUPRSM_WIDTH 1
#define SDIO_CAPABILITIES1__SUPRSM_RESETVALUE 0x1
#define SDIO_CAPABILITIES1__SDMA_L 22
#define SDIO_CAPABILITIES1__SDMA_R 22
#define SDIO_CAPABILITIES1__SDMA 22
#define SDIO_CAPABILITIES1__SDMA_WIDTH 1
#define SDIO_CAPABILITIES1__SDMA_RESETVALUE 0x1
#define SDIO_CAPABILITIES1__HSPEED_L 21
#define SDIO_CAPABILITIES1__HSPEED_R 21
#define SDIO_CAPABILITIES1__HSPEED 21
#define SDIO_CAPABILITIES1__HSPEED_WIDTH 1
#define SDIO_CAPABILITIES1__HSPEED_RESETVALUE 0x1
#define SDIO_CAPABILITIES1__ADMA2_L 19
#define SDIO_CAPABILITIES1__ADMA2_R 19
#define SDIO_CAPABILITIES1__ADMA2 19
#define SDIO_CAPABILITIES1__ADMA2_WIDTH 1
#define SDIO_CAPABILITIES1__ADMA2_RESETVALUE 0x1
#define SDIO_CAPABILITIES1__EXTBUSMED_L 18
#define SDIO_CAPABILITIES1__EXTBUSMED_R 18
#define SDIO_CAPABILITIES1__EXTBUSMED 18
#define SDIO_CAPABILITIES1__EXTBUSMED_WIDTH 1
#define SDIO_CAPABILITIES1__EXTBUSMED_RESETVALUE 0x0
#define SDIO_CAPABILITIES1__MAXBLK_L 17
#define SDIO_CAPABILITIES1__MAXBLK_R 16
#define SDIO_CAPABILITIES1__MAXBLK_WIDTH 2
#define SDIO_CAPABILITIES1__MAXBLK_RESETVALUE 0x1
#define SDIO_CAPABILITIES1__BCLK_L 15
#define SDIO_CAPABILITIES1__BCLK_R 8
#define SDIO_CAPABILITIES1__BCLK_WIDTH 8
#define SDIO_CAPABILITIES1__BCLK_RESETVALUE 0x34
#define SDIO_CAPABILITIES1__TOUT_L 7
#define SDIO_CAPABILITIES1__TOUT_R 7
#define SDIO_CAPABILITIES1__TOUT 7
#define SDIO_CAPABILITIES1__TOUT_WIDTH 1
#define SDIO_CAPABILITIES1__TOUT_RESETVALUE 0x1
#define SDIO_CAPABILITIES1__reserved_L 6
#define SDIO_CAPABILITIES1__reserved_R 6
#define SDIO_CAPABILITIES1__reserved 6
#define SDIO_CAPABILITIES1__reserved_WIDTH 1
#define SDIO_CAPABILITIES1__reserved_RESETVALUE 0x0
#define SDIO_CAPABILITIES1__TOUTFREQ_L 5
#define SDIO_CAPABILITIES1__TOUTFREQ_R 0
#define SDIO_CAPABILITIES1__TOUTFREQ_WIDTH 6
#define SDIO_CAPABILITIES1__TOUTFREQ_RESETVALUE 0x34
#define SDIO_CAPABILITIES1_WIDTH 32
#define SDIO_CAPABILITIES1__WIDTH 32
#define SDIO_CAPABILITIES1_ALL_L 31
#define SDIO_CAPABILITIES1_ALL_R 0
#define SDIO_CAPABILITIES1__ALL_L 31
#define SDIO_CAPABILITIES1__ALL_R 0
#define SDIO_CAPABILITIES1_DATAMASK 0xf7efffff
#define SDIO_CAPABILITIES1_RESETVALUE 0xe934b4
#define SDIO_CAPABILITIES2_BASE 0x044
#define SDIO_CAPABILITIES2_OFFSET 0x0044
#define SDIO_CAPABILITIES2__SPIBLOCKMODE_L 25
#define SDIO_CAPABILITIES2__SPIBLOCKMODE_R 25
#define SDIO_CAPABILITIES2__SPIBLOCKMODE 25
#define SDIO_CAPABILITIES2__SPIBLOCKMODE_WIDTH 1
#define SDIO_CAPABILITIES2__SPIBLOCKMODE_RESETVALUE 0x1
#define SDIO_CAPABILITIES2__SPIMODE_CAP_L 24
#define SDIO_CAPABILITIES2__SPIMODE_CAP_R 24
#define SDIO_CAPABILITIES2__SPIMODE_CAP 24
#define SDIO_CAPABILITIES2__SPIMODE_CAP_WIDTH 1
#define SDIO_CAPABILITIES2__SPIMODE_CAP_RESETVALUE 0x1
#define SDIO_CAPABILITIES2__CLOCKMULT_L 23
#define SDIO_CAPABILITIES2__CLOCKMULT_R 16
#define SDIO_CAPABILITIES2__CLOCKMULT_WIDTH 8
#define SDIO_CAPABILITIES2__CLOCKMULT_RESETVALUE 0x00
#define SDIO_CAPABILITIES2__RETUNE_MODE_L 15
#define SDIO_CAPABILITIES2__RETUNE_MODE_R 14
#define SDIO_CAPABILITIES2__RETUNE_MODE_WIDTH 2
#define SDIO_CAPABILITIES2__RETUNE_MODE_RESETVALUE 0x0
#define SDIO_CAPABILITIES2__USETUNE_SDR50_L 13
#define SDIO_CAPABILITIES2__USETUNE_SDR50_R 13
#define SDIO_CAPABILITIES2__USETUNE_SDR50 13
#define SDIO_CAPABILITIES2__USETUNE_SDR50_WIDTH 1
#define SDIO_CAPABILITIES2__USETUNE_SDR50_RESETVALUE 0x0
#define SDIO_CAPABILITIES2__TMRCNT_RETUNE_L 11
#define SDIO_CAPABILITIES2__TMRCNT_RETUNE_R 8
#define SDIO_CAPABILITIES2__TMRCNT_RETUNE_WIDTH 4
#define SDIO_CAPABILITIES2__TMRCNT_RETUNE_RESETVALUE 0x0
#define SDIO_CAPABILITIES2__DRVR_TYPED_L 6
#define SDIO_CAPABILITIES2__DRVR_TYPED_R 6
#define SDIO_CAPABILITIES2__DRVR_TYPED 6
#define SDIO_CAPABILITIES2__DRVR_TYPED_WIDTH 1
#define SDIO_CAPABILITIES2__DRVR_TYPED_RESETVALUE 0x1
#define SDIO_CAPABILITIES2__DRVR_TYPEC_L 5
#define SDIO_CAPABILITIES2__DRVR_TYPEC_R 5
#define SDIO_CAPABILITIES2__DRVR_TYPEC 5
#define SDIO_CAPABILITIES2__DRVR_TYPEC_WIDTH 1
#define SDIO_CAPABILITIES2__DRVR_TYPEC_RESETVALUE 0x1
#define SDIO_CAPABILITIES2__DRVR_TYPEA_L 4
#define SDIO_CAPABILITIES2__DRVR_TYPEA_R 4
#define SDIO_CAPABILITIES2__DRVR_TYPEA 4
#define SDIO_CAPABILITIES2__DRVR_TYPEA_WIDTH 1
#define SDIO_CAPABILITIES2__DRVR_TYPEA_RESETVALUE 0x0
#define SDIO_CAPABILITIES2__reserved_L 3
#define SDIO_CAPABILITIES2__reserved_R 3
#define SDIO_CAPABILITIES2__reserved 3
#define SDIO_CAPABILITIES2__reserved_WIDTH 1
#define SDIO_CAPABILITIES2__reserved_RESETVALUE 0x0
#define SDIO_CAPABILITIES2__DDR50_L 2
#define SDIO_CAPABILITIES2__DDR50_R 2
#define SDIO_CAPABILITIES2__DDR50 2
#define SDIO_CAPABILITIES2__DDR50_WIDTH 1
#define SDIO_CAPABILITIES2__DDR50_RESETVALUE 0x1
#define SDIO_CAPABILITIES2__SDR104_L 1
#define SDIO_CAPABILITIES2__SDR104_R 1
#define SDIO_CAPABILITIES2__SDR104 1
#define SDIO_CAPABILITIES2__SDR104_WIDTH 1
#define SDIO_CAPABILITIES2__SDR104_RESETVALUE 0x0
#define SDIO_CAPABILITIES2__SDR50_L 0
#define SDIO_CAPABILITIES2__SDR50_R 0
#define SDIO_CAPABILITIES2__SDR50 0
#define SDIO_CAPABILITIES2__SDR50_WIDTH 1
#define SDIO_CAPABILITIES2__SDR50_RESETVALUE 0x0
#define SDIO_CAPABILITIES2__RESERVED_0_L 31
#define SDIO_CAPABILITIES2__RESERVED_0_R 26
#define SDIO_CAPABILITIES2__RESERVED_1 12
#define SDIO_CAPABILITIES2__RESERVED_2 7
#define SDIO_CAPABILITIES2__RESERVED_L 31
#define SDIO_CAPABILITIES2__RESERVED_R 26
#define SDIO_CAPABILITIES2_WIDTH 26
#define SDIO_CAPABILITIES2__WIDTH 26
#define SDIO_CAPABILITIES2_ALL_L 25
#define SDIO_CAPABILITIES2_ALL_R 0
#define SDIO_CAPABILITIES2__ALL_L 25
#define SDIO_CAPABILITIES2__ALL_R 0
#define SDIO_CAPABILITIES2_DATAMASK 0x03ffef7f
#define SDIO_CAPABILITIES2_RESETVALUE 0x3000064
#define SDIO_MAX_A1_BASE 0x048
#define SDIO_MAX_A1_OFFSET 0x0048
#define SDIO_MAX_A1__reserved_L 31
#define SDIO_MAX_A1__reserved_R 24
#define SDIO_MAX_A1__reserved_WIDTH 8
#define SDIO_MAX_A1__reserved_RESETVALUE 0x00
#define SDIO_MAX_A1__MAXA18_L 23
#define SDIO_MAX_A1__MAXA18_R 16
#define SDIO_MAX_A1__MAXA18_WIDTH 8
#define SDIO_MAX_A1__MAXA18_RESETVALUE 0x00
#define SDIO_MAX_A1__MAXA30_L 15
#define SDIO_MAX_A1__MAXA30_R 8
#define SDIO_MAX_A1__MAXA30_WIDTH 8
#define SDIO_MAX_A1__MAXA30_RESETVALUE 0x00
#define SDIO_MAX_A1__MAXA33_L 7
#define SDIO_MAX_A1__MAXA33_R 0
#define SDIO_MAX_A1__MAXA33_WIDTH 8
#define SDIO_MAX_A1__MAXA33_RESETVALUE 0x01
#define SDIO_MAX_A1_WIDTH 32
#define SDIO_MAX_A1__WIDTH 32
#define SDIO_MAX_A1_ALL_L 31
#define SDIO_MAX_A1_ALL_R 0
#define SDIO_MAX_A1__ALL_L 31
#define SDIO_MAX_A1__ALL_R 0
#define SDIO_MAX_A1_DATAMASK 0xffffffff
#define SDIO_MAX_A1_RESETVALUE 0x1
#define SDIO_MAX_A2_BASE 0x04c
#define SDIO_MAX_A2_OFFSET 0x004c
#define SDIO_MAX_A2__reserved_L 31
#define SDIO_MAX_A2__reserved_R 0
#define SDIO_MAX_A2__reserved_WIDTH 32
#define SDIO_MAX_A2__reserved_RESETVALUE 0x00000000
#define SDIO_MAX_A2_WIDTH 32
#define SDIO_MAX_A2__WIDTH 32
#define SDIO_MAX_A2_ALL_L 31
#define SDIO_MAX_A2_ALL_R 0
#define SDIO_MAX_A2__ALL_L 31
#define SDIO_MAX_A2__ALL_R 0
#define SDIO_MAX_A2_DATAMASK 0xffffffff
#define SDIO_MAX_A2_RESETVALUE 0x0
#define SDIO_CMDENTSTAT_BASE 0x050
#define SDIO_CMDENTSTAT_OFFSET 0x0050
#define SDIO_CMDENTSTAT__VSES_L 31
#define SDIO_CMDENTSTAT__VSES_R 30
#define SDIO_CMDENTSTAT__VSES_WIDTH 2
#define SDIO_CMDENTSTAT__VSES_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__TRERR_L 28
#define SDIO_CMDENTSTAT__TRERR_R 28
#define SDIO_CMDENTSTAT__TRERR 28
#define SDIO_CMDENTSTAT__TRERR_WIDTH 1
#define SDIO_CMDENTSTAT__TRERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__ADMAERR_L 25
#define SDIO_CMDENTSTAT__ADMAERR_R 25
#define SDIO_CMDENTSTAT__ADMAERR 25
#define SDIO_CMDENTSTAT__ADMAERR_WIDTH 1
#define SDIO_CMDENTSTAT__ADMAERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__ACMDERR_L 24
#define SDIO_CMDENTSTAT__ACMDERR_R 24
#define SDIO_CMDENTSTAT__ACMDERR 24
#define SDIO_CMDENTSTAT__ACMDERR_WIDTH 1
#define SDIO_CMDENTSTAT__ACMDERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__ILERR_L 23
#define SDIO_CMDENTSTAT__ILERR_R 23
#define SDIO_CMDENTSTAT__ILERR 23
#define SDIO_CMDENTSTAT__ILERR_WIDTH 1
#define SDIO_CMDENTSTAT__ILERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__DENDERR_L 22
#define SDIO_CMDENTSTAT__DENDERR_R 22
#define SDIO_CMDENTSTAT__DENDERR 22
#define SDIO_CMDENTSTAT__DENDERR_WIDTH 1
#define SDIO_CMDENTSTAT__DENDERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__DCRCERR_L 21
#define SDIO_CMDENTSTAT__DCRCERR_R 21
#define SDIO_CMDENTSTAT__DCRCERR 21
#define SDIO_CMDENTSTAT__DCRCERR_WIDTH 1
#define SDIO_CMDENTSTAT__DCRCERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__DTOUTERR_L 20
#define SDIO_CMDENTSTAT__DTOUTERR_R 20
#define SDIO_CMDENTSTAT__DTOUTERR 20
#define SDIO_CMDENTSTAT__DTOUTERR_WIDTH 1
#define SDIO_CMDENTSTAT__DTOUTERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__CIDXERR_L 19
#define SDIO_CMDENTSTAT__CIDXERR_R 19
#define SDIO_CMDENTSTAT__CIDXERR 19
#define SDIO_CMDENTSTAT__CIDXERR_WIDTH 1
#define SDIO_CMDENTSTAT__CIDXERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__CENDERR_L 18
#define SDIO_CMDENTSTAT__CENDERR_R 18
#define SDIO_CMDENTSTAT__CENDERR 18
#define SDIO_CMDENTSTAT__CENDERR_WIDTH 1
#define SDIO_CMDENTSTAT__CENDERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__CCRCERR_L 17
#define SDIO_CMDENTSTAT__CCRCERR_R 17
#define SDIO_CMDENTSTAT__CCRCERR 17
#define SDIO_CMDENTSTAT__CCRCERR_WIDTH 1
#define SDIO_CMDENTSTAT__CCRCERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__CTOUTERR_L 16
#define SDIO_CMDENTSTAT__CTOUTERR_R 16
#define SDIO_CMDENTSTAT__CTOUTERR 16
#define SDIO_CMDENTSTAT__CTOUTERR_WIDTH 1
#define SDIO_CMDENTSTAT__CTOUTERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__NOFRCENT_L 7
#define SDIO_CMDENTSTAT__NOFRCENT_R 7
#define SDIO_CMDENTSTAT__NOFRCENT 7
#define SDIO_CMDENTSTAT__NOFRCENT_WIDTH 1
#define SDIO_CMDENTSTAT__NOFRCENT_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__reserved_L 6
#define SDIO_CMDENTSTAT__reserved_R 5
#define SDIO_CMDENTSTAT__reserved_WIDTH 2
#define SDIO_CMDENTSTAT__reserved_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__IDXERR_L 4
#define SDIO_CMDENTSTAT__IDXERR_R 4
#define SDIO_CMDENTSTAT__IDXERR 4
#define SDIO_CMDENTSTAT__IDXERR_WIDTH 1
#define SDIO_CMDENTSTAT__IDXERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__EBITERR_L 3
#define SDIO_CMDENTSTAT__EBITERR_R 3
#define SDIO_CMDENTSTAT__EBITERR 3
#define SDIO_CMDENTSTAT__EBITERR_WIDTH 1
#define SDIO_CMDENTSTAT__EBITERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__CRCERR_L 2
#define SDIO_CMDENTSTAT__CRCERR_R 2
#define SDIO_CMDENTSTAT__CRCERR 2
#define SDIO_CMDENTSTAT__CRCERR_WIDTH 1
#define SDIO_CMDENTSTAT__CRCERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__TOUTERR_L 1
#define SDIO_CMDENTSTAT__TOUTERR_R 1
#define SDIO_CMDENTSTAT__TOUTERR 1
#define SDIO_CMDENTSTAT__TOUTERR_WIDTH 1
#define SDIO_CMDENTSTAT__TOUTERR_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__AUTONOEX_L 0
#define SDIO_CMDENTSTAT__AUTONOEX_R 0
#define SDIO_CMDENTSTAT__AUTONOEX 0
#define SDIO_CMDENTSTAT__AUTONOEX_WIDTH 1
#define SDIO_CMDENTSTAT__AUTONOEX_RESETVALUE 0x0
#define SDIO_CMDENTSTAT__RESERVED_0 29
#define SDIO_CMDENTSTAT__RESERVED_1_L 27
#define SDIO_CMDENTSTAT__RESERVED_1_R 26
#define SDIO_CMDENTSTAT__RESERVED_2_L 15
#define SDIO_CMDENTSTAT__RESERVED_2_R 8
#define SDIO_CMDENTSTAT_WIDTH 32
#define SDIO_CMDENTSTAT__WIDTH 32
#define SDIO_CMDENTSTAT_ALL_L 31
#define SDIO_CMDENTSTAT_ALL_R 0
#define SDIO_CMDENTSTAT__ALL_L 31
#define SDIO_CMDENTSTAT__ALL_R 0
#define SDIO_CMDENTSTAT_DATAMASK 0xd3ff00ff
#define SDIO_CMDENTSTAT_RESETVALUE 0x0
#define SDIO_ADMAERR_BASE 0x054
#define SDIO_ADMAERR_OFFSET 0x0054
#define SDIO_ADMAERR__reserved_L 31
#define SDIO_ADMAERR__reserved_R 3
#define SDIO_ADMAERR__reserved_WIDTH 29
#define SDIO_ADMAERR__reserved_RESETVALUE 0x0
#define SDIO_ADMAERR__ADMALERR_L 2
#define SDIO_ADMAERR__ADMALERR_R 2
#define SDIO_ADMAERR__ADMALERR 2
#define SDIO_ADMAERR__ADMALERR_WIDTH 1
#define SDIO_ADMAERR__ADMALERR_RESETVALUE 0x0
#define SDIO_ADMAERR__ADMAERR_L 1
#define SDIO_ADMAERR__ADMAERR_R 0
#define SDIO_ADMAERR__ADMAERR_WIDTH 2
#define SDIO_ADMAERR__ADMAERR_RESETVALUE 0x0
#define SDIO_ADMAERR_WIDTH 32
#define SDIO_ADMAERR__WIDTH 32
#define SDIO_ADMAERR_ALL_L 31
#define SDIO_ADMAERR_ALL_R 0
#define SDIO_ADMAERR__ALL_L 31
#define SDIO_ADMAERR__ALL_R 0
#define SDIO_ADMAERR_DATAMASK 0xffffffff
#define SDIO_ADMAERR_RESETVALUE 0x0
#define SDIO_ADMAADDR0_BASE 0x058
#define SDIO_ADMAADDR0_OFFSET 0x0058
#define SDIO_ADMAADDR0__ADMAADDR0_L 31
#define SDIO_ADMAADDR0__ADMAADDR0_R 0
#define SDIO_ADMAADDR0__ADMAADDR0_WIDTH 32
#define SDIO_ADMAADDR0__ADMAADDR0_RESETVALUE 0x00000000
#define SDIO_ADMAADDR0_WIDTH 32
#define SDIO_ADMAADDR0__WIDTH 32
#define SDIO_ADMAADDR0_ALL_L 31
#define SDIO_ADMAADDR0_ALL_R 0
#define SDIO_ADMAADDR0__ALL_L 31
#define SDIO_ADMAADDR0__ALL_R 0
#define SDIO_ADMAADDR0_DATAMASK 0xffffffff
#define SDIO_ADMAADDR0_RESETVALUE 0x0
#define SDIO_PRESETVAL1_BASE 0x060
#define SDIO_PRESETVAL1_OFFSET 0x0060
#define SDIO_PRESETVAL1__DRVS_SEL_DFS_L 31
#define SDIO_PRESETVAL1__DRVS_SEL_DFS_R 30
#define SDIO_PRESETVAL1__DRVS_SEL_DFS_WIDTH 2
#define SDIO_PRESETVAL1__DRVS_SEL_DFS_RESETVALUE 0x0
#define SDIO_PRESETVAL1__CLKGENSEL_DFS_L 26
#define SDIO_PRESETVAL1__CLKGENSEL_DFS_R 26
#define SDIO_PRESETVAL1__CLKGENSEL_DFS 26
#define SDIO_PRESETVAL1__CLKGENSEL_DFS_WIDTH 1
#define SDIO_PRESETVAL1__CLKGENSEL_DFS_RESETVALUE 0x0
#define SDIO_PRESETVAL1__FREQ_SEL_DFS_L 25
#define SDIO_PRESETVAL1__FREQ_SEL_DFS_R 16
#define SDIO_PRESETVAL1__FREQ_SEL_DFS_WIDTH 10
#define SDIO_PRESETVAL1__FREQ_SEL_DFS_RESETVALUE 0x0
#define SDIO_PRESETVAL1__DRVS_SEL_INIT_L 15
#define SDIO_PRESETVAL1__DRVS_SEL_INIT_R 14
#define SDIO_PRESETVAL1__DRVS_SEL_INIT_WIDTH 2
#define SDIO_PRESETVAL1__DRVS_SEL_INIT_RESETVALUE 0x0
#define SDIO_PRESETVAL1__reserved_L 13
#define SDIO_PRESETVAL1__reserved_R 11
#define SDIO_PRESETVAL1__reserved_WIDTH 3
#define SDIO_PRESETVAL1__reserved_RESETVALUE 0x0
#define SDIO_PRESETVAL1__CLKGENSEL_INIT_L 10
#define SDIO_PRESETVAL1__CLKGENSEL_INIT_R 10
#define SDIO_PRESETVAL1__CLKGENSEL_INIT 10
#define SDIO_PRESETVAL1__CLKGENSEL_INIT_WIDTH 1
#define SDIO_PRESETVAL1__CLKGENSEL_INIT_RESETVALUE 0x0
#define SDIO_PRESETVAL1__FREQ_SEL_INIT_L 9
#define SDIO_PRESETVAL1__FREQ_SEL_INIT_R 0
#define SDIO_PRESETVAL1__FREQ_SEL_INIT_WIDTH 10
#define SDIO_PRESETVAL1__FREQ_SEL_INIT_RESETVALUE 0x0
#define SDIO_PRESETVAL1__RESERVED_L 29
#define SDIO_PRESETVAL1__RESERVED_R 27
#define SDIO_PRESETVAL1_WIDTH 32
#define SDIO_PRESETVAL1__WIDTH 32
#define SDIO_PRESETVAL1_ALL_L 31
#define SDIO_PRESETVAL1_ALL_R 0
#define SDIO_PRESETVAL1__ALL_L 31
#define SDIO_PRESETVAL1__ALL_R 0
#define SDIO_PRESETVAL1_DATAMASK 0xc7ffffff
#define SDIO_PRESETVAL1_RESETVALUE 0x0
#define SDIO_PRESETVAL2_BASE 0x064
#define SDIO_PRESETVAL2_OFFSET 0x0064
#define SDIO_PRESETVAL2__DRVS_SEL_SDR12_L 31
#define SDIO_PRESETVAL2__DRVS_SEL_SDR12_R 30
#define SDIO_PRESETVAL2__DRVS_SEL_SDR12_WIDTH 2
#define SDIO_PRESETVAL2__DRVS_SEL_SDR12_RESETVALUE 0x0
#define SDIO_PRESETVAL2__CLKGENSEL_SDR12_L 26
#define SDIO_PRESETVAL2__CLKGENSEL_SDR12_R 26
#define SDIO_PRESETVAL2__CLKGENSEL_SDR12 26
#define SDIO_PRESETVAL2__CLKGENSEL_SDR12_WIDTH 1
#define SDIO_PRESETVAL2__CLKGENSEL_SDR12_RESETVALUE 0x0
#define SDIO_PRESETVAL2__FREQ_SEL_SDR12_L 25
#define SDIO_PRESETVAL2__FREQ_SEL_SDR12_R 16
#define SDIO_PRESETVAL2__FREQ_SEL_SDR12_WIDTH 10
#define SDIO_PRESETVAL2__FREQ_SEL_SDR12_RESETVALUE 0x0
#define SDIO_PRESETVAL2__DRVS_SEL_HS_L 15
#define SDIO_PRESETVAL2__DRVS_SEL_HS_R 14
#define SDIO_PRESETVAL2__DRVS_SEL_HS_WIDTH 2
#define SDIO_PRESETVAL2__DRVS_SEL_HS_RESETVALUE 0x0
#define SDIO_PRESETVAL2__reserved_L 13
#define SDIO_PRESETVAL2__reserved_R 11
#define SDIO_PRESETVAL2__reserved_WIDTH 3
#define SDIO_PRESETVAL2__reserved_RESETVALUE 0x0
#define SDIO_PRESETVAL2__CLKGENSEL_HS_L 10
#define SDIO_PRESETVAL2__CLKGENSEL_HS_R 10
#define SDIO_PRESETVAL2__CLKGENSEL_HS 10
#define SDIO_PRESETVAL2__CLKGENSEL_HS_WIDTH 1
#define SDIO_PRESETVAL2__CLKGENSEL_HS_RESETVALUE 0x0
#define SDIO_PRESETVAL2__FREQ_SEL_HS_L 9
#define SDIO_PRESETVAL2__FREQ_SEL_HS_R 0
#define SDIO_PRESETVAL2__FREQ_SEL_HS_WIDTH 10
#define SDIO_PRESETVAL2__FREQ_SEL_HS_RESETVALUE 0x0
#define SDIO_PRESETVAL2__RESERVED_L 29
#define SDIO_PRESETVAL2__RESERVED_R 27
#define SDIO_PRESETVAL2_WIDTH 32
#define SDIO_PRESETVAL2__WIDTH 32
#define SDIO_PRESETVAL2_ALL_L 31
#define SDIO_PRESETVAL2_ALL_R 0
#define SDIO_PRESETVAL2__ALL_L 31
#define SDIO_PRESETVAL2__ALL_R 0
#define SDIO_PRESETVAL2_DATAMASK 0xc7ffffff
#define SDIO_PRESETVAL2_RESETVALUE 0x0
#define SDIO_PRESETVAL3_BASE 0x068
#define SDIO_PRESETVAL3_OFFSET 0x0068
#define SDIO_PRESETVAL3__DRVS_SEL_SDR50_L 31
#define SDIO_PRESETVAL3__DRVS_SEL_SDR50_R 30
#define SDIO_PRESETVAL3__DRVS_SEL_SDR50_WIDTH 2
#define SDIO_PRESETVAL3__DRVS_SEL_SDR50_RESETVALUE 0x0
#define SDIO_PRESETVAL3__CLKGENSEL_SDR50_L 26
#define SDIO_PRESETVAL3__CLKGENSEL_SDR50_R 26
#define SDIO_PRESETVAL3__CLKGENSEL_SDR50 26
#define SDIO_PRESETVAL3__CLKGENSEL_SDR50_WIDTH 1
#define SDIO_PRESETVAL3__CLKGENSEL_SDR50_RESETVALUE 0x0
#define SDIO_PRESETVAL3__FREQ_SEL_SDR50_L 25
#define SDIO_PRESETVAL3__FREQ_SEL_SDR50_R 16
#define SDIO_PRESETVAL3__FREQ_SEL_SDR50_WIDTH 10
#define SDIO_PRESETVAL3__FREQ_SEL_SDR50_RESETVALUE 0x0
#define SDIO_PRESETVAL3__DRVS_SEL_SDR25_L 15
#define SDIO_PRESETVAL3__DRVS_SEL_SDR25_R 14
#define SDIO_PRESETVAL3__DRVS_SEL_SDR25_WIDTH 2
#define SDIO_PRESETVAL3__DRVS_SEL_SDR25_RESETVALUE 0x0
#define SDIO_PRESETVAL3__reserved_L 13
#define SDIO_PRESETVAL3__reserved_R 11
#define SDIO_PRESETVAL3__reserved_WIDTH 3
#define SDIO_PRESETVAL3__reserved_RESETVALUE 0x0
#define SDIO_PRESETVAL3__CLKGENSEL_SDR25_L 10
#define SDIO_PRESETVAL3__CLKGENSEL_SDR25_R 10
#define SDIO_PRESETVAL3__CLKGENSEL_SDR25 10
#define SDIO_PRESETVAL3__CLKGENSEL_SDR25_WIDTH 1
#define SDIO_PRESETVAL3__CLKGENSEL_SDR25_RESETVALUE 0x0
#define SDIO_PRESETVAL3__FREQ_SEL_SDR25_L 9
#define SDIO_PRESETVAL3__FREQ_SEL_SDR25_R 0
#define SDIO_PRESETVAL3__FREQ_SEL_SDR25_WIDTH 10
#define SDIO_PRESETVAL3__FREQ_SEL_SDR25_RESETVALUE 0x0
#define SDIO_PRESETVAL3__RESERVED_L 29
#define SDIO_PRESETVAL3__RESERVED_R 27
#define SDIO_PRESETVAL3_WIDTH 32
#define SDIO_PRESETVAL3__WIDTH 32
#define SDIO_PRESETVAL3_ALL_L 31
#define SDIO_PRESETVAL3_ALL_R 0
#define SDIO_PRESETVAL3__ALL_L 31
#define SDIO_PRESETVAL3__ALL_R 0
#define SDIO_PRESETVAL3_DATAMASK 0xc7ffffff
#define SDIO_PRESETVAL3_RESETVALUE 0x0
#define SDIO_PRESETVAL4_BASE 0x06c
#define SDIO_PRESETVAL4_OFFSET 0x006c
#define SDIO_PRESETVAL4__DRVS_SEL_DDR50_L 31
#define SDIO_PRESETVAL4__DRVS_SEL_DDR50_R 30
#define SDIO_PRESETVAL4__DRVS_SEL_DDR50_WIDTH 2
#define SDIO_PRESETVAL4__DRVS_SEL_DDR50_RESETVALUE 0x0
#define SDIO_PRESETVAL4__CLKGENSEL_DDR50_L 26
#define SDIO_PRESETVAL4__CLKGENSEL_DDR50_R 26
#define SDIO_PRESETVAL4__CLKGENSEL_DDR50 26
#define SDIO_PRESETVAL4__CLKGENSEL_DDR50_WIDTH 1
#define SDIO_PRESETVAL4__CLKGENSEL_DDR50_RESETVALUE 0x0
#define SDIO_PRESETVAL4__FREQ_SEL_DDR50_L 25
#define SDIO_PRESETVAL4__FREQ_SEL_DDR50_R 16
#define SDIO_PRESETVAL4__FREQ_SEL_DDR50_WIDTH 10
#define SDIO_PRESETVAL4__FREQ_SEL_DDR50_RESETVALUE 0x0
#define SDIO_PRESETVAL4__DRVS_SEL_SDR25_L 15
#define SDIO_PRESETVAL4__DRVS_SEL_SDR25_R 14
#define SDIO_PRESETVAL4__DRVS_SEL_SDR25_WIDTH 2
#define SDIO_PRESETVAL4__DRVS_SEL_SDR25_RESETVALUE 0x0
#define SDIO_PRESETVAL4__reserved_L 13
#define SDIO_PRESETVAL4__reserved_R 11
#define SDIO_PRESETVAL4__reserved_WIDTH 3
#define SDIO_PRESETVAL4__reserved_RESETVALUE 0x0
#define SDIO_PRESETVAL4__CLKGENSEL_SDR25_L 10
#define SDIO_PRESETVAL4__CLKGENSEL_SDR25_R 10
#define SDIO_PRESETVAL4__CLKGENSEL_SDR25 10
#define SDIO_PRESETVAL4__CLKGENSEL_SDR25_WIDTH 1
#define SDIO_PRESETVAL4__CLKGENSEL_SDR25_RESETVALUE 0x0
#define SDIO_PRESETVAL4__FREQ_SEL_SDR25_L 9
#define SDIO_PRESETVAL4__FREQ_SEL_SDR25_R 0
#define SDIO_PRESETVAL4__FREQ_SEL_SDR25_WIDTH 10
#define SDIO_PRESETVAL4__FREQ_SEL_SDR25_RESETVALUE 0x0
#define SDIO_PRESETVAL4__RESERVED_L 29
#define SDIO_PRESETVAL4__RESERVED_R 27
#define SDIO_PRESETVAL4_WIDTH 32
#define SDIO_PRESETVAL4__WIDTH 32
#define SDIO_PRESETVAL4_ALL_L 31
#define SDIO_PRESETVAL4_ALL_R 0
#define SDIO_PRESETVAL4__ALL_L 31
#define SDIO_PRESETVAL4__ALL_R 0
#define SDIO_PRESETVAL4_DATAMASK 0xc7ffffff
#define SDIO_PRESETVAL4_RESETVALUE 0x0
#define SDIO_BOOTTIMEOUT_BASE 0x070
#define SDIO_BOOTTIMEOUT_OFFSET 0x0070
#define SDIO_BOOTTIMEOUT__BootDataTimeoutCtrValue_L 31
#define SDIO_BOOTTIMEOUT__BootDataTimeoutCtrValue_R 0
#define SDIO_BOOTTIMEOUT__BootDataTimeoutCtrValue_WIDTH 32
#define SDIO_BOOTTIMEOUT__BootDataTimeoutCtrValue_RESETVALUE 0x00000000
#define SDIO_BOOTTIMEOUT_WIDTH 32
#define SDIO_BOOTTIMEOUT__WIDTH 32
#define SDIO_BOOTTIMEOUT_ALL_L 31
#define SDIO_BOOTTIMEOUT_ALL_R 0
#define SDIO_BOOTTIMEOUT__ALL_L 31
#define SDIO_BOOTTIMEOUT__ALL_R 0
#define SDIO_BOOTTIMEOUT_DATAMASK 0xffffffff
#define SDIO_BOOTTIMEOUT_RESETVALUE 0x0
#define SDIO_DBGSEL_BASE 0x074
#define SDIO_DBGSEL_OFFSET 0x0074
#define SDIO_DBGSEL__reserved_L 31
#define SDIO_DBGSEL__reserved_R 1
#define SDIO_DBGSEL__reserved_WIDTH 31
#define SDIO_DBGSEL__reserved_RESETVALUE 0x0
#define SDIO_DBGSEL__DBGSEL_L 0
#define SDIO_DBGSEL__DBGSEL_R 0
#define SDIO_DBGSEL__DBGSEL 0
#define SDIO_DBGSEL__DBGSEL_WIDTH 1
#define SDIO_DBGSEL__DBGSEL_RESETVALUE 0x0
#define SDIO_DBGSEL_WIDTH 32
#define SDIO_DBGSEL__WIDTH 32
#define SDIO_DBGSEL_ALL_L 31
#define SDIO_DBGSEL_ALL_R 0
#define SDIO_DBGSEL__ALL_L 31
#define SDIO_DBGSEL__ALL_R 0
#define SDIO_DBGSEL_DATAMASK 0xffffffff
#define SDIO_DBGSEL_RESETVALUE 0x0
#define SDIO_SBUSCTRL_BASE 0x0e0
#define SDIO_SBUSCTRL_OFFSET 0x00e0
#define SDIO_SBUSCTRL__BEPWR_CTRL_L 30
#define SDIO_SBUSCTRL__BEPWR_CTRL_R 24
#define SDIO_SBUSCTRL__BEPWR_CTRL_WIDTH 7
#define SDIO_SBUSCTRL__BEPWR_CTRL_RESETVALUE 0x0
#define SDIO_SBUSCTRL__INTRPINSEL_L 22
#define SDIO_SBUSCTRL__INTRPINSEL_R 20
#define SDIO_SBUSCTRL__INTRPINSEL_WIDTH 3
#define SDIO_SBUSCTRL__INTRPINSEL_RESETVALUE 0x0
#define SDIO_SBUSCTRL__CLKPINSEL_L 18
#define SDIO_SBUSCTRL__CLKPINSEL_R 16
#define SDIO_SBUSCTRL__CLKPINSEL_WIDTH 3
#define SDIO_SBUSCTRL__CLKPINSEL_RESETVALUE 0x0
#define SDIO_SBUSCTRL__BUSW_PRESET_L 14
#define SDIO_SBUSCTRL__BUSW_PRESET_R 8
#define SDIO_SBUSCTRL__BUSW_PRESET_WIDTH 7
#define SDIO_SBUSCTRL__BUSW_PRESET_RESETVALUE 0x0
#define SDIO_SBUSCTRL__NUMIRQPINS_L 5
#define SDIO_SBUSCTRL__NUMIRQPINS_R 4
#define SDIO_SBUSCTRL__NUMIRQPINS_WIDTH 2
#define SDIO_SBUSCTRL__NUMIRQPINS_RESETVALUE 0x0
#define SDIO_SBUSCTRL__reserved_L 3
#define SDIO_SBUSCTRL__reserved_R 3
#define SDIO_SBUSCTRL__reserved 3
#define SDIO_SBUSCTRL__reserved_WIDTH 1
#define SDIO_SBUSCTRL__reserved_RESETVALUE 0x0
#define SDIO_SBUSCTRL__NUMCLKPINS_L 2
#define SDIO_SBUSCTRL__NUMCLKPINS_R 0
#define SDIO_SBUSCTRL__NUMCLKPINS_WIDTH 3
#define SDIO_SBUSCTRL__NUMCLKPINS_RESETVALUE 0x0
#define SDIO_SBUSCTRL__RESERVED_0 31
#define SDIO_SBUSCTRL__RESERVED_1 23
#define SDIO_SBUSCTRL__RESERVED_2 19
#define SDIO_SBUSCTRL__RESERVED_3 15
#define SDIO_SBUSCTRL__RESERVED_4_L 7
#define SDIO_SBUSCTRL__RESERVED_4_R 6
#define SDIO_SBUSCTRL_WIDTH 31
#define SDIO_SBUSCTRL__WIDTH 31
#define SDIO_SBUSCTRL_ALL_L 30
#define SDIO_SBUSCTRL_ALL_R 0
#define SDIO_SBUSCTRL__ALL_L 30
#define SDIO_SBUSCTRL__ALL_R 0
#define SDIO_SBUSCTRL_DATAMASK 0x7f777f3f
#define SDIO_SBUSCTRL_RESETVALUE 0x0
#define SDIO_SPI_INT_BASE 0x0f0
#define SDIO_SPI_INT_OFFSET 0x00f0
#define SDIO_SPI_INT__reserved_L 31
#define SDIO_SPI_INT__reserved_R 8
#define SDIO_SPI_INT__reserved_WIDTH 24
#define SDIO_SPI_INT__reserved_RESETVALUE 0x000000
#define SDIO_SPI_INT__SPISUP_L 7
#define SDIO_SPI_INT__SPISUP_R 0
#define SDIO_SPI_INT__SPISUP_WIDTH 8
#define SDIO_SPI_INT__SPISUP_RESETVALUE 0x00
#define SDIO_SPI_INT_WIDTH 32
#define SDIO_SPI_INT__WIDTH 32
#define SDIO_SPI_INT_ALL_L 31
#define SDIO_SPI_INT_ALL_R 0
#define SDIO_SPI_INT__ALL_L 31
#define SDIO_SPI_INT__ALL_R 0
#define SDIO_SPI_INT_DATAMASK 0xffffffff
#define SDIO_SPI_INT_RESETVALUE 0x0
#define SDIO_HCVERSIRQ_BASE 0x0fc
#define SDIO_HCVERSIRQ_OFFSET 0x00fc
#define SDIO_HCVERSIRQ__VENDVER_L 31
#define SDIO_HCVERSIRQ__VENDVER_R 24
#define SDIO_HCVERSIRQ__VENDVER_WIDTH 8
#define SDIO_HCVERSIRQ__VENDVER_RESETVALUE 0xac
#define SDIO_HCVERSIRQ__SPECVER_L 23
#define SDIO_HCVERSIRQ__SPECVER_R 16
#define SDIO_HCVERSIRQ__SPECVER_WIDTH 8
#define SDIO_HCVERSIRQ__SPECVER_RESETVALUE 0x02
#define SDIO_HCVERSIRQ__reserved_L 15
#define SDIO_HCVERSIRQ__reserved_R 8
#define SDIO_HCVERSIRQ__reserved_WIDTH 8
#define SDIO_HCVERSIRQ__reserved_RESETVALUE 0x00
#define SDIO_HCVERSIRQ__SIRQ_L 7
#define SDIO_HCVERSIRQ__SIRQ_R 0
#define SDIO_HCVERSIRQ__SIRQ_WIDTH 8
#define SDIO_HCVERSIRQ__SIRQ_RESETVALUE 0x00
#define SDIO_HCVERSIRQ_WIDTH 32
#define SDIO_HCVERSIRQ__WIDTH 32
#define SDIO_HCVERSIRQ_ALL_L 31
#define SDIO_HCVERSIRQ_ALL_R 0
#define SDIO_HCVERSIRQ__ALL_L 31
#define SDIO_HCVERSIRQ__ALL_R 0
#define SDIO_HCVERSIRQ_DATAMASK 0xffffffff
#define SDIO_HCVERSIRQ_RESETVALUE 0xac020000

/* SDIO IDM register */
#define SDIO_IDM_RESET_CONTROL 0x6b002800
#define SDIO_IDM_RESET_CONTROL_BASE 0x800
#define SDIO_IDM_RESET_CONTROL__RESERVED_L 31
#define SDIO_IDM_RESET_CONTROL__RESERVED_R 1
#define SDIO_IDM_RESET_CONTROL__RESERVED_WIDTH 31
#define SDIO_IDM_RESET_CONTROL__RESERVED_RESETVALUE 0x0
#define SDIO_IDM_RESET_CONTROL__RESET_L 0
#define SDIO_IDM_RESET_CONTROL__RESET_R 0
#define SDIO_IDM_RESET_CONTROL__RESET 0
#define SDIO_IDM_RESET_CONTROL__RESET_WIDTH 1
#define SDIO_IDM_RESET_CONTROL__RESET_RESETVALUE 0x1
#define SDIO_IDM_RESET_CONTROL_WIDTH 32
#define SDIO_IDM_RESET_CONTROL__WIDTH 32
#define SDIO_IDM_RESET_CONTROL_ALL_L 31
#define SDIO_IDM_RESET_CONTROL_ALL_R 0
#define SDIO_IDM_RESET_CONTROL__ALL_L 31
#define SDIO_IDM_RESET_CONTROL__ALL_R 0
#define SDIO_IDM_RESET_CONTROL_DATAMASK 0xffffffff
#define SDIO_IDM_RESET_CONTROL_RESETVALUE 0x1

/** Mask for the specified field, given register name and field name */
#define MASK(REG, FIELD)	\
	(((0x1 << REG##__##FIELD##_WIDTH) - 1) << REG##__##FIELD##_R)
/** Position of the specified register given register name and field name */
#define POS(REG, FIELD)		(REG##__##FIELD##_R)

/** Get Field Macro - From a u32_t */
#define GET_FIELD(VALUE, REG, FIELD)	   \
	((VALUE & MASK(REG, FIELD)) >> POS(REG, FIELD))

/** Set Field Macro - To a u32_t */
#define SET_FIELD(VALUE, REG, FIELD, VAL)	\
	((VALUE) =				\
		(((VALUE) & ~MASK(REG, FIELD))|	\
		((VAL) << POS(REG, FIELD) & MASK(REG, FIELD))))

#endif /* __SDIO_BCM5820X_REGS_H__ */
