0.7
2020.2
Nov  8 2024
22:36:55
/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.sim/sim_1/impl/func/xsim/UART_RX_TB_func_impl.vhd,1764911564,vhdl,,,,\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized0\;\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized1\;\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized1_21\;\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA__parameterized1_25\;\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized0\;\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized1\;\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized1_22\;\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized1_26\;\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized2\;\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized2_23\;\design_1_system_ila_0_0_ltlib_v1_0_2_all_typeA_slice__parameterized2_27\;\design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA__parameterized0\;\design_1_system_ila_0_0_ltlib_v1_0_2_allx_typeA__parameterized1\;\design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer__1\;\design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer__2\;\design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer__3\;\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut4__1\;\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut5__1\;\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut5__2\;\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut6__1\;\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut6__parameterized0\;\design_1_system_ila_0_0_ltlib_v1_0_2_cfglut7__1\;\design_1_system_ila_0_0_ltlib_v1_0_2_match__parameterized0\;\design_1_system_ila_0_0_ltlib_v1_0_2_match__parameterized1\;\design_1_system_ila_0_0_ltlib_v1_0_2_match_nodelay__1\;\design_1_system_ila_0_0_ltlib_v1_0_2_match_nodelay__2\;\design_1_system_ila_0_0_ltlib_v1_0_2_rising_edge_detection__1\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized13\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized14\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized15\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized16\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized28\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized29\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized30\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized31\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized32\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized33\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized34\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized35\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized36\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized37\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized38\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized39\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized41\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized43\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg__parameterized46\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized0\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized1\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized1_10\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl__parameterized1_11\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized0\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized1\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s__parameterized2\;\design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stream__parameterized0\;\fifo_generator_ramfifo__parameterized0\;\fifo_generator_top__parameterized0\;\fifo_generator_v13_1_5__parameterized0\;\fifo_generator_v13_1_5_synth__parameterized0\;\memory__parameterized0\;\rd_handshaking_flags__parameterized0\;\rd_logic__parameterized0\;\synchronizer_ff__parameterized0\;\synchronizer_ff__parameterized0_19\;\synchronizer_ff__parameterized0_20\;\synchronizer_ff__parameterized0_21\;\synchronizer_ff__parameterized0_22\;\synchronizer_ff__parameterized0_4\;\synchronizer_ff__parameterized0_5\;\synchronizer_ff__parameterized0_6\;\wr_logic__parameterized0\;\xsdbm_v3_0_3_bus_ctl_flg__parameterized0\;\xsdbm_v3_0_3_ctl_reg__parameterized0\;\xsdbm_v3_0_3_ctl_reg__parameterized1\;\xsdbm_v3_0_3_ctl_reg__parameterized2\;\xsdbm_v3_0_3_stat_reg__parameterized0\;\xsdbm_v3_0_3_stat_reg__parameterized0_0\;clk_x_pntrs;clk_x_pntrs_7;dbg_hub;design_1;design_1_fifo_generator_0_0;design_1_fifo_generator_0_0_compare_0;design_1_fifo_generator_0_0_compare_1;design_1_fifo_generator_0_0_compare_2;design_1_fifo_generator_0_0_dc_ss;design_1_fifo_generator_0_0_fifo_generator_ramfifo;design_1_fifo_generator_0_0_fifo_generator_top;design_1_fifo_generator_0_0_fifo_generator_v13_2_11;design_1_fifo_generator_0_0_fifo_generator_v13_2_11_synth;design_1_fifo_generator_0_0_rd_bin_cntr;design_1_fifo_generator_0_0_rd_logic;design_1_fifo_generator_0_0_rd_status_flags_ss;design_1_fifo_generator_0_0_updn_cntr;design_1_fifo_generator_0_0_wr_bin_cntr;design_1_fifo_generator_0_0_wr_logic;design_1_fifo_generator_0_0_wr_status_flags_ss;design_1_system_ila_0_0;design_1_system_ila_0_0_bd_f60c;design_1_system_ila_0_0_bd_f60c_ila_lib_0;design_1_system_ila_0_0_blk_mem_gen_v8_4_9;design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_generic_cstr;design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_width;design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_prim_wrapper;design_1_system_ila_0_0_blk_mem_gen_v8_4_9_blk_mem_gen_top;design_1_system_ila_0_0_blk_mem_gen_v8_4_9_synth;design_1_system_ila_0_0_ila_v6_2_16_ila;design_1_system_ila_0_0_ila_v6_2_16_ila_cap_addrgen;design_1_system_ila_0_0_ila_v6_2_16_ila_cap_ctrl_legacy;design_1_system_ila_0_0_ila_v6_2_16_ila_cap_sample_counter;design_1_system_ila_0_0_ila_v6_2_16_ila_cap_window_counter;design_1_system_ila_0_0_ila_v6_2_16_ila_core;design_1_system_ila_0_0_ila_v6_2_16_ila_register;design_1_system_ila_0_0_ila_v6_2_16_ila_reset_ctrl;design_1_system_ila_0_0_ila_v6_2_16_ila_trace_memory;design_1_system_ila_0_0_ila_v6_2_16_ila_trig_match;design_1_system_ila_0_0_ila_v6_2_16_ila_trigger;design_1_system_ila_0_0_ltlib_v1_0_2_all_typea;design_1_system_ila_0_0_ltlib_v1_0_2_all_typea_1;design_1_system_ila_0_0_ltlib_v1_0_2_all_typea_slice;design_1_system_ila_0_0_ltlib_v1_0_2_all_typea_slice_0;design_1_system_ila_0_0_ltlib_v1_0_2_all_typea_slice_2;design_1_system_ila_0_0_ltlib_v1_0_2_allx_typea;design_1_system_ila_0_0_ltlib_v1_0_2_allx_typea_nodelay;design_1_system_ila_0_0_ltlib_v1_0_2_allx_typea_nodelay_20;design_1_system_ila_0_0_ltlib_v1_0_2_allx_typea_nodelay_24;design_1_system_ila_0_0_ltlib_v1_0_2_async_edge_xfer;design_1_system_ila_0_0_ltlib_v1_0_2_cfglut4;design_1_system_ila_0_0_ltlib_v1_0_2_cfglut5;design_1_system_ila_0_0_ltlib_v1_0_2_cfglut6;design_1_system_ila_0_0_ltlib_v1_0_2_cfglut7;design_1_system_ila_0_0_ltlib_v1_0_2_generic_memrd;design_1_system_ila_0_0_ltlib_v1_0_2_match;design_1_system_ila_0_0_ltlib_v1_0_2_match_nodelay;design_1_system_ila_0_0_ltlib_v1_0_2_rising_edge_detection;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_12;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_13;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_14;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_15;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_16;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_19;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_6;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_7;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_8;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_ctl_9;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_p2s;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_17;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_18;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_3;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_4;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stat_5;design_1_system_ila_0_0_xsdbs_v1_0_4_reg_stream;design_1_system_ila_0_0_xsdbs_v1_0_4_xsdbs;design_1_wrapper;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_top;fifo_generator_v13_1_5;fifo_generator_v13_1_5_synth;ltlib_v1_0_2_bscan;ltlib_v1_0_2_generic_mux;memory;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_logic;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_3_addr_ctl;xsdbm_v3_0_3_bscan_switch;xsdbm_v3_0_3_burst_wdlen_ctl;xsdbm_v3_0_3_bus_ctl;xsdbm_v3_0_3_bus_ctl_cnt;xsdbm_v3_0_3_bus_ctl_flg;xsdbm_v3_0_3_bus_mstr2sl_if;xsdbm_v3_0_3_cmd_decode;xsdbm_v3_0_3_ctl_reg;xsdbm_v3_0_3_icon;xsdbm_v3_0_3_icon2xsdb;xsdbm_v3_0_3_if;xsdbm_v3_0_3_if_static_status;xsdbm_v3_0_3_rdfifo;xsdbm_v3_0_3_rdreg;xsdbm_v3_0_3_stat;xsdbm_v3_0_3_stat_reg;xsdbm_v3_0_3_sync;xsdbm_v3_0_3_wrfifo;xsdbm_v3_0_3_wrreg;xsdbm_v3_0_3_xsdbm;xsdbm_v3_0_3_xsdbm_id,,,,,,,,
/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.sim/sim_1/impl/func/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sim_1/new/uart_tb.vhd,1764906108,vhdl,,,,uart_rx_tb,,,,,,,,
/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/uart_rx.vhd,1764906544,vhdl,/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sim_1/new/uart_tb.vhd,,,uart_rx,,,,,,,,
