# sysarch1
MIPS processor with 5-stage pipeline. 
Implemented instructions: 
lui, ori, and, or, addu/addiu, subu/subiu, multu, divu, mflo/hi, bltz, j, jal, jr.
