Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 26 14:31:22 2019
| Host         : Jaime-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file diplay_basic_calc_FSM_timing_summary_routed.rpt -pb diplay_basic_calc_FSM_timing_summary_routed.pb -rpx diplay_basic_calc_FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : diplay_basic_calc_FSM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: tdm/divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.722        0.000                      0                  186        0.120        0.000                      0                  186        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.722        0.000                      0                  186        0.120        0.000                      0                  186        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.828ns (21.856%)  route 2.960ns (78.144%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.720     5.323    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           1.258     7.037    tdm/divider/counter[12]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.161 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.806     7.967    tdm/divider/counter[16]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.091 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.151     8.243    tdm/divider/counter[16]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.745     9.111    tdm/divider/clk_out
    SLICE_X0Y86          FDRE                                         r  tdm/divider/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  tdm/divider/counter_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    tdm/divider/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.828ns (21.856%)  route 2.960ns (78.144%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.720     5.323    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           1.258     7.037    tdm/divider/counter[12]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.161 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.806     7.967    tdm/divider/counter[16]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.091 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.151     8.243    tdm/divider/counter[16]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.745     9.111    tdm/divider/clk_out
    SLICE_X0Y86          FDRE                                         r  tdm/divider/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  tdm/divider/counter_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    tdm/divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.828ns (21.856%)  route 2.960ns (78.144%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.720     5.323    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           1.258     7.037    tdm/divider/counter[12]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.161 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.806     7.967    tdm/divider/counter[16]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.091 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.151     8.243    tdm/divider/counter[16]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.745     9.111    tdm/divider/clk_out
    SLICE_X0Y86          FDRE                                         r  tdm/divider/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  tdm/divider/counter_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    tdm/divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.828ns (21.856%)  route 2.960ns (78.144%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.720     5.323    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           1.258     7.037    tdm/divider/counter[12]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.161 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.806     7.967    tdm/divider/counter[16]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.091 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.151     8.243    tdm/divider/counter[16]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.745     9.111    tdm/divider/clk_out
    SLICE_X0Y86          FDRE                                         r  tdm/divider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  tdm/divider/counter_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    tdm/divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.828ns (22.459%)  route 2.859ns (77.541%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.720     5.323    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           1.258     7.037    tdm/divider/counter[12]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.161 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.806     7.967    tdm/divider/counter[16]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.091 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.151     8.243    tdm/divider/counter[16]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.643     9.009    tdm/divider/clk_out
    SLICE_X0Y84          FDRE                                         r  tdm/divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.599    15.022    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  tdm/divider/counter_reg[5]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    tdm/divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.828ns (22.459%)  route 2.859ns (77.541%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.720     5.323    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           1.258     7.037    tdm/divider/counter[12]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.161 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.806     7.967    tdm/divider/counter[16]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.091 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.151     8.243    tdm/divider/counter[16]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.643     9.009    tdm/divider/clk_out
    SLICE_X0Y84          FDRE                                         r  tdm/divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.599    15.022    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  tdm/divider/counter_reg[6]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    tdm/divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.828ns (22.459%)  route 2.859ns (77.541%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.720     5.323    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           1.258     7.037    tdm/divider/counter[12]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.161 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.806     7.967    tdm/divider/counter[16]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.091 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.151     8.243    tdm/divider/counter[16]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.643     9.009    tdm/divider/clk_out
    SLICE_X0Y84          FDRE                                         r  tdm/divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.599    15.022    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  tdm/divider/counter_reg[7]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    tdm/divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.828ns (22.459%)  route 2.859ns (77.541%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.720     5.323    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           1.258     7.037    tdm/divider/counter[12]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.161 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.806     7.967    tdm/divider/counter[16]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.091 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.151     8.243    tdm/divider/counter[16]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.643     9.009    tdm/divider/clk_out
    SLICE_X0Y84          FDRE                                         r  tdm/divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.599    15.022    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  tdm/divider/counter_reg[8]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    tdm/divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.952ns (23.774%)  route 3.052ns (76.226%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.720     5.323    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           1.258     7.037    tdm/divider/counter[12]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.161 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.806     7.967    tdm/divider/counter[16]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.091 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.151     8.243    tdm/divider/counter[16]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.837     9.203    tdm/divider/clk_out
    SLICE_X1Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.327 r  tdm/divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     9.327    tdm/divider/clk_out_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  tdm/divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.602    15.025    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  tdm/divider/clk_out_reg/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.029    15.293    tdm/divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 tdm/divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.828ns (23.419%)  route 2.708ns (76.581%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.720     5.323    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  tdm/divider/counter_reg[12]/Q
                         net (fo=2, routed)           1.258     7.037    tdm/divider/counter[12]
    SLICE_X1Y85          LUT4 (Prop_lut4_I0_O)        0.124     7.161 f  tdm/divider/counter[16]_i_5/O
                         net (fo=1, routed)           0.806     7.967    tdm/divider/counter[16]_i_5_n_0
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     8.091 f  tdm/divider/counter[16]_i_4/O
                         net (fo=1, routed)           0.151     8.243    tdm/divider/counter[16]_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  tdm/divider/counter[16]_i_2/O
                         net (fo=17, routed)          0.492     8.858    tdm/divider/clk_out
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  tdm/divider/counter_reg[10]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429    14.858    tdm/divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  6.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 debCPU/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debCPU/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.601     1.520    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  debCPU/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  debCPU/PB_cnt_reg[2]/Q
                         net (fo=2, routed)           0.067     1.728    debCPU/PB_cnt_reg[2]
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  debCPU/PB_pressed_status_i_1/O
                         net (fo=1, routed)           0.000     1.773    debCPU/PB_pressed_status_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  debCPU/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  debCPU/PB_pressed_status_reg/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.120     1.653    debCPU/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 debCPU/PB_sync_aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debCPU/PB_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.603     1.522    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  debCPU/PB_sync_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  debCPU/PB_sync_aux_reg/Q
                         net (fo=1, routed)           0.056     1.742    debCPU/PB_sync_aux
    SLICE_X6Y96          FDRE                                         r  debCPU/PB_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.874     2.039    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  debCPU/PB_sync_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.060     1.582    debCPU/PB_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tdm/divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.600     1.519    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  tdm/divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  tdm/divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.829    tdm/divider/counter[0]
    SLICE_X1Y84          LUT1 (Prop_lut1_I0_O)        0.042     1.871 r  tdm/divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    tdm/divider/counter_0[0]
    SLICE_X1Y84          FDRE                                         r  tdm/divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.871     2.036    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  tdm/divider/counter_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    tdm/divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debCPU/PB_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debCPU/PB_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.602     1.521    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  debCPU/PB_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  debCPU/PB_cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.782    debCPU/PB_cnt_reg[15]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  debCPU/PB_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    debCPU/PB_cnt_reg[12]_i_1_n_4
    SLICE_X7Y92          FDRE                                         r  debCPU/PB_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.873     2.038    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  debCPU/PB_cnt_reg[15]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    debCPU/PB_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tdm/divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdm/divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.602     1.521    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  tdm/divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  tdm/divider/clk_out_reg/Q
                         net (fo=4, routed)           0.168     1.831    tdm/divider/clk
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.876 r  tdm/divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.876    tdm/divider/clk_out_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  tdm/divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.875     2.040    tdm/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  tdm/divider/clk_out_reg/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.612    tdm/divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.602     1.521    FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDSE                                         r  FSM/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  FSM/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.170     1.833    debCenter/Q[0]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  debCenter/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    FSM/D[1]
    SLICE_X5Y91          FDRE                                         r  FSM/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.873     2.038    FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  FSM/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.092     1.613    FSM/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debCPU/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debCPU/PB_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.601     1.520    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  debCPU/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  debCPU/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     1.782    debCPU/PB_cnt_reg[3]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  debCPU/PB_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.890    debCPU/PB_cnt_reg[0]_i_2_n_4
    SLICE_X7Y89          FDRE                                         r  debCPU/PB_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  debCPU/PB_cnt_reg[3]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    debCPU/PB_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debCPU/PB_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debCPU/PB_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.602     1.521    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  debCPU/PB_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  debCPU/PB_cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     1.783    debCPU/PB_cnt_reg[11]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  debCPU/PB_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    debCPU/PB_cnt_reg[8]_i_1_n_4
    SLICE_X7Y91          FDRE                                         r  debCPU/PB_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.873     2.038    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  debCPU/PB_cnt_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    debCPU/PB_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debCPU/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debCPU/PB_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.602     1.521    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  debCPU/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  debCPU/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.783    debCPU/PB_cnt_reg[7]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  debCPU/PB_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    debCPU/PB_cnt_reg[4]_i_1_n_4
    SLICE_X7Y90          FDRE                                         r  debCPU/PB_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.873     2.038    debCPU/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  debCPU/PB_cnt_reg[7]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    debCPU/PB_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debCenter/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debCenter/PB_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.574     1.493    debCenter/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y91         FDRE                                         r  debCenter/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  debCenter/PB_cnt_reg[2]/Q
                         net (fo=2, routed)           0.125     1.783    debCenter/PB_cnt_reg[2]
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  debCenter/PB_cnt_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.893    debCenter/PB_cnt_reg[0]_i_2__0_n_5
    SLICE_X10Y91         FDRE                                         r  debCenter/PB_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.845     2.010    debCenter/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y91         FDRE                                         r  debCenter/PB_cnt_reg[2]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.134     1.627    debCenter/PB_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     FSM/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     FSM/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     FSM/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     FSM/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     FSM/regA/registry_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     FSM/regA/registry_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     FSM/regA/registry_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     FSM/regA/registry_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     FSM/regA/registry_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    debCenter/PB_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    debCenter/PB_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    debCenter/PB_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    debCenter/PB_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    debCenter/PB_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    debCenter/PB_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     debCenter/PB_pressed_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    debCenter/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    debCenter/PB_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    debCenter/PB_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     tdm/divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     tdm/divider/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     tdm/divider/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     tdm/divider/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     tdm/divider/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     tdm/divider/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     tdm/divider/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     tdm/divider/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     tdm/divider/counter_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     FSM/FSM_onehot_state_reg[0]/C



