#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 11:03:49 2020
# Process ID: 7988
# Current directory: C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1
# Command line: vivado.exe -log Camera_Demo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Camera_Demo.tcl -notrace
# Log file: C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo.vdi
# Journal file: C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Camera_Demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/94305/Desktop/prototype1/IP_Core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/94305/Desktop/LED_Demo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 289.238 ; gain = 28.781
Command: link_design -top Camera_Demo -part xc7s15ftgb196-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'Mini_HDMI_Driver'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/LED_Demo_0/LED_Demo_0.dcp' for cell 'RGB_LED'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'scancolor1/clk_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.dcp' for cell 'scancolor1/MIPI_Trans_Driver/Data_Read'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.dcp' for cell 'scancolor1/MIPI_Trans_Driver/Data_To_Csi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'scancolor1/MIPI_Trans_Driver/camera_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/RAM_Line/RAM_Line.dcp' for cell 'scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.dcp' for cell 'scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'vg/pic_1_ROM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'vg/pic_2_rom'
INFO: [Netlist 29-17] Analyzing 542 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, scancolor1/clk_10/inst/clkin1_ibufg, from the path connected to top-level port: i_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'scancolor1/MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'scancolor1/clk_10/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'scancolor1/MIPI_Trans_Driver/Data_Read/U0'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'scancolor1/MIPI_Trans_Driver/Data_Read/U0'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'scancolor1/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'scancolor1/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'RGB_LED/inst/clk_10/inst'
WARNING: [Vivado 12-584] No ports matched 'clk_in1'. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_in1]'. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_in1'. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports clk_in1]'. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.699 ; gain = 408.066
CRITICAL WARNING: [Vivado 12-4739] set_input_jitter:No valid object(s) found for '-clock [get_clocks -of_objects [get_ports clk_in1]]'. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'scancolor1/clk_10/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'scancolor1/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'scancolor1/MIPI_Trans_Driver/camera_clock/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'scancolor1/MIPI_Trans_Driver/camera_clock/inst'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'scancolor1/MIPI_Trans_Driver/camera_clock/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'scancolor1/MIPI_Trans_Driver/camera_clock/inst'
Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc] for cell 'RGB_LED/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:6]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PULLDOWN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PULLDOWN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc] for cell 'RGB_LED/inst'
Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'scancolor1/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'scancolor1/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'scancolor1/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'scancolor1/clk_10/inst'
Parsing XDC File [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:50]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C]'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:51]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:51]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C]'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:51]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:53]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/D'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C]'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1026.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

25 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1026.934 ; gain = 733.965
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1026.934 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1b4168fab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.869 . Memory (MB): peak = 1036.000 ; gain = 9.066

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b100b0a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.833 . Memory (MB): peak = 1121.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16148f369

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1121.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15f7afb3d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1121.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 63 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net Mini_HDMI_Driver/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net Mini_HDMI_Driver/U0/SerialClkIO
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 16b8fb774

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1121.871 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19518e53f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1121.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19518e53f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1121.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              11  |                                              3  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |              63  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1121.871 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19518e53f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1121.871 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.307 | TNS=-287.657 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 12 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 1e73f4613

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1316.059 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e73f4613

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1316.059 ; gain = 194.188

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1d0cea6ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1316.059 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1d0cea6ba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1316.059 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1316.059 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d0cea6ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1316.059 ; gain = 289.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1316.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Camera_Demo_drc_opted.rpt -pb Camera_Demo_drc_opted.pb -rpx Camera_Demo_drc_opted.rpx
Command: report_drc -file Camera_Demo_drc_opted.rpt -pb Camera_Demo_drc_opted.pb -rpx Camera_Demo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.059 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1316.059 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16822e87f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1316.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'kj2/FSM_onehot_luminance[2]_i_2' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	stateNext_reg[1] {FDRE}
	stateNext_reg[5] {FDRE}
	stateNext_reg[0] {FDRE}
	stateNext_reg[3] {FDRE}
	stateNext_reg[2] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b5d5cfee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b4e7a4cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b4e7a4cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1316.059 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b4e7a4cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18239e424

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1316.059 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d1cab15c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.059 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16a1c0fce

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16a1c0fce

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c431c0ea

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cdf97d2d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 183768cfa

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a6e08689

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 570e93ae

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 9c6bb76b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a4204027

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14e16b272

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1316.059 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14e16b272

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2112caf08

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2112caf08

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-14.615. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a489a8ca

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1316.059 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a489a8ca

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a489a8ca

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a489a8ca

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1316.059 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1753a4892

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1316.059 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1753a4892

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 1316.059 ; gain = 0.000
Ending Placer Task | Checksum: f547aff7

Time (s): cpu = 00:01:52 ; elapsed = 00:01:43 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:48 . Memory (MB): peak = 1316.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1316.059 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Camera_Demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Camera_Demo_utilization_placed.rpt -pb Camera_Demo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Camera_Demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1316.059 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2ef1f175 ConstDB: 0 ShapeSum: c655be82 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 125544a38

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1316.059 ; gain = 0.000
Post Restoration Checksum: NetGraph: bb638b1e NumContArr: 69f0bf1a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 125544a38

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 125544a38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 125544a38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1316.059 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13f615f21

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.019| TNS=-456.485| WHS=-2.077 | THS=-106.227|

Phase 2 Router Initialization | Checksum: 19ac08f1f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27913bc23

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1433
 Number of Nodes with overlaps = 490
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.018| TNS=-564.779| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17415741a

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 645
 Number of Nodes with overlaps = 317
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.018| TNS=-624.706| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10e997cd1

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 1316.059 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 10e997cd1

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fa1e8bc5

Time (s): cpu = 00:02:08 ; elapsed = 00:01:28 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.018| TNS=-617.092| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1001fd8a1

Time (s): cpu = 00:02:08 ; elapsed = 00:01:29 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1001fd8a1

Time (s): cpu = 00:02:08 ; elapsed = 00:01:29 . Memory (MB): peak = 1316.059 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1001fd8a1

Time (s): cpu = 00:02:08 ; elapsed = 00:01:29 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c31583b6

Time (s): cpu = 00:02:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.018| TNS=-538.168| WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c31583b6

Time (s): cpu = 00:02:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1316.059 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1c31583b6

Time (s): cpu = 00:02:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.93115 %
  Global Horizontal Routing Utilization  = 9.15126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y41 -> INT_L_X18Y41

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1b4da6959

Time (s): cpu = 00:02:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b4da6959

Time (s): cpu = 00:02:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 268e30d0d

Time (s): cpu = 00:02:11 ; elapsed = 00:01:31 . Memory (MB): peak = 1316.059 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-15.018| TNS=-538.168| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 268e30d0d

Time (s): cpu = 00:02:11 ; elapsed = 00:01:31 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:11 ; elapsed = 00:01:31 . Memory (MB): peak = 1316.059 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 15 Warnings, 13 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1316.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1316.059 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Camera_Demo_drc_routed.rpt -pb Camera_Demo_drc_routed.pb -rpx Camera_Demo_drc_routed.rpx
Command: report_drc -file Camera_Demo_drc_routed.rpt -pb Camera_Demo_drc_routed.pb -rpx Camera_Demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Camera_Demo_methodology_drc_routed.rpt -pb Camera_Demo_methodology_drc_routed.pb -rpx Camera_Demo_methodology_drc_routed.rpx
Command: report_methodology -file Camera_Demo_methodology_drc_routed.rpt -pb Camera_Demo_methodology_drc_routed.pb -rpx Camera_Demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Camera_Demo_power_routed.rpt -pb Camera_Demo_power_summary_routed.pb -rpx Camera_Demo_power_routed.rpx
Command: report_power -file Camera_Demo_power_routed.rpt -pb Camera_Demo_power_summary_routed.pb -rpx Camera_Demo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 15 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1316.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Camera_Demo_route_status.rpt -pb Camera_Demo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Camera_Demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Camera_Demo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Camera_Demo_bus_skew_routed.rpt -pb Camera_Demo_bus_skew_routed.pb -rpx Camera_Demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 11:09:14 2020...
