

================================================================
== Vivado HLS Report for 'selectionSort'
================================================================
* Date:           Fri Jul 09 11:38:26 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        selection_sort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.01|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  131328|    2|  131329|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  1785|  131325|  7 ~ 515 |          -|          -|      255|    no    |
        | + Loop 1.1  |     2|     510|         2|          -|          -| 1 ~ 255 |    no    |
        +-------------+------+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    213|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    140|
|Register         |        -|      -|     211|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     211|    353|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |A_U    |selectionSort_A  |        1|  0|   0|   256|   16|     1|         4096|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                 |        1|  0|   0|   256|   16|     1|         4096|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_223_p2                           |     +    |      0|  0|   8|           8|           1|
    |j_fu_271_p2                           |     +    |      0|  0|  16|          16|           1|
    |tmp_2_fu_201_p2                       |     +    |      0|  0|  32|          32|           1|
    |exitcond1_i_fu_217_p2                 |   icmp   |      0|  0|   3|           8|           2|
    |exitcond_i_fu_277_p2                  |   icmp   |      0|  0|   6|          16|           8|
    |icmp_fu_186_p2                        |   icmp   |      0|  0|   9|          24|           1|
    |tmp_i_5_fu_297_p2                     |   icmp   |      0|  0|  11|          32|          32|
    |gepindex2_fu_254_p3                   |  select  |      0|  0|  64|           1|           8|
    |index_min_1_i_index_min1_i_fu_314_p3  |  select  |      0|  0|  32|           1|          32|
    |min_1_i_min1_i_fu_306_p3              |  select  |      0|  0|  32|           1|          32|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 213|         139|         118|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |A_address0            |  16|          8|    8|         64|
    |A_d0                  |  16|          4|   16|         64|
    |ap_NS_fsm             |   4|         10|    1|         10|
    |i_i_reg_114           |   8|          2|    8|         16|
    |index_min1_i_reg_145  |  32|          2|   32|         64|
    |j_0_in_i_reg_136      |  16|          2|   16|         32|
    |min1_i_reg_126        |  32|          2|   32|         64|
    |p_0_reg_155           |  16|          2|   16|         32|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 140|         32|  129|        346|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_addr_1_reg_348       |   8|   0|    8|          0|
    |A_addr_2_reg_382       |   8|   0|    8|          0|
    |ap_CS_fsm              |   9|   0|    9|          0|
    |count                  |  32|   0|   32|          0|
    |flagFill               |   1|   0|    1|          0|
    |flagFill_load_reg_331  |   1|   0|    1|          0|
    |i_i_cast1_reg_335      |   8|   0|   16|          8|
    |i_i_reg_114            |   8|   0|    8|          0|
    |i_reg_343              |   8|   0|    8|          0|
    |index_min1_i_reg_145   |  32|   0|   32|          0|
    |j_0_in_i_reg_136       |  16|   0|   16|          0|
    |j_reg_368              |  16|   0|   16|          0|
    |min1_i_reg_126         |  32|   0|   32|          0|
    |p_0_reg_155            |  16|   0|   16|          0|
    |reg_166                |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 211|   0|  219|          8|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | selectionSort | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | selectionSort | return value |
|ap_start    |  in |    1| ap_ctrl_hs | selectionSort | return value |
|ap_done     | out |    1| ap_ctrl_hs | selectionSort | return value |
|ap_idle     | out |    1| ap_ctrl_hs | selectionSort | return value |
|ap_ready    | out |    1| ap_ctrl_hs | selectionSort | return value |
|ap_return   | out |   16| ap_ctrl_hs | selectionSort | return value |
|dataIn      |  in |   16|   ap_none  |     dataIn    |    scalar    |
|posOutData  |  in |    8|   ap_none  |   posOutData  |    scalar    |
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!icmp)
	9  / (icmp)
2 --> 
	3  / (!flagFill_load & !exitcond1_i)
	8  / (flagFill_load) | (exitcond1_i)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond_i)
	6  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
* FSM state operations: 

 <State 1>: 2.85ns
ST_1: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %dataIn) nounwind, !map !0

ST_1: stg_11 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %posOutData) nounwind, !map !6

ST_1: stg_12 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !10

ST_1: stg_13 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @selectionSort_str) nounwind

ST_1: posOutData_read [1/1] 0.00ns
:4  %posOutData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %posOutData) nounwind

ST_1: dataIn_read [1/1] 0.00ns
:5  %dataIn_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %dataIn) nounwind

ST_1: count_load [1/1] 0.00ns
:6  %count_load = load i32* @count, align 4

ST_1: tmp [1/1] 0.00ns
:7  %tmp = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %count_load, i32 8, i32 31)

ST_1: icmp [1/1] 2.85ns
:8  %icmp = icmp slt i24 %tmp, 1

ST_1: stg_19 [1/1] 0.00ns
:9  br i1 %icmp, label %1, label %2

ST_1: flagFill_load [1/1] 0.00ns
:0  %flagFill_load = load i1* @flagFill, align 1

ST_1: stg_21 [1/1] 1.57ns
:1  br i1 %flagFill_load, label %._crit_edge, label %.preheader

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = sext i32 %count_load to i64

ST_1: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_1

ST_1: stg_24 [1/1] 2.71ns
:2  store i16 %dataIn_read, i16* %A_addr, align 2

ST_1: tmp_2 [1/1] 2.39ns
:3  %tmp_2 = add nsw i32 %count_load, 1

ST_1: stg_26 [1/1] 0.00ns
:4  store i32 %tmp_2, i32* @count, align 4

ST_1: stg_27 [1/1] 1.57ns
:5  br label %5


 <State 2>: 4.08ns
ST_2: i_i [1/1] 0.00ns
.preheader:0  %i_i = phi i8 [ %i, %4 ], [ 0, %2 ]

ST_2: i_i_cast1 [1/1] 0.00ns
.preheader:1  %i_i_cast1 = zext i8 %i_i to i16

ST_2: exitcond1_i [1/1] 2.47ns
.preheader:2  %exitcond1_i = icmp eq i8 %i_i, -1

ST_2: empty [1/1] 0.00ns
.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255) nounwind

ST_2: i [1/1] 1.67ns
.preheader:4  %i = add i8 %i_i, 1

ST_2: stg_33 [1/1] 0.00ns
.preheader:5  br i1 %exitcond1_i, label %selectionAlgorithm.exit, label %3

ST_2: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i8 %i_i to i64

ST_2: A_addr_1 [1/1] 0.00ns
:1  %A_addr_1 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_i

ST_2: temp [2/2] 2.71ns
:2  %temp = load i16* %A_addr_1, align 2

ST_2: stg_37 [1/1] 0.00ns
selectionAlgorithm.exit:0  store i1 true, i1* @flagFill, align 1

ST_2: stg_38 [1/1] 0.00ns
selectionAlgorithm.exit:1  br label %._crit_edge

ST_2: mem_index_gep5_cast [1/1] 0.00ns
._crit_edge:0  %mem_index_gep5_cast = sext i8 %posOutData_read to i11

ST_2: adjSize [1/1] 0.00ns
._crit_edge:1  %adjSize = zext i11 %mem_index_gep5_cast to i64

ST_2: tmp_3 [1/1] 0.00ns
._crit_edge:2  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %posOutData_read, i32 7)

ST_2: gepindex2 [1/1] 1.37ns
._crit_edge:3  %gepindex2 = select i1 %tmp_3, i64 255, i64 %adjSize

ST_2: A_addr_4 [1/1] 0.00ns
._crit_edge:4  %A_addr_4 = getelementptr [256 x i16]* @A, i64 0, i64 %gepindex2

ST_2: A_load_3 [2/2] 2.71ns
._crit_edge:5  %A_load_3 = load i16* %A_addr_4, align 2


 <State 3>: 4.28ns
ST_3: temp [1/2] 2.71ns
:2  %temp = load i16* %A_addr_1, align 2

ST_3: min [1/1] 0.00ns
:3  %min = sext i16 %temp to i32

ST_3: index_min [1/1] 0.00ns
:4  %index_min = zext i8 %i_i to i32

ST_3: stg_48 [1/1] 1.57ns
:5  br label %.backedge.i


 <State 4>: 4.62ns
ST_4: min1_i [1/1] 0.00ns
.backedge.i:0  %min1_i = phi i32 [ %min, %3 ], [ %min_1_i_min1_i, %.backedge.i.backedge ]

ST_4: j_0_in_i [1/1] 0.00ns
.backedge.i:1  %j_0_in_i = phi i16 [ %i_i_cast1, %3 ], [ %j, %.backedge.i.backedge ]

ST_4: index_min1_i [1/1] 0.00ns
.backedge.i:2  %index_min1_i = phi i32 [ %index_min, %3 ], [ %index_min_1_i_index_min1_i, %.backedge.i.backedge ]

ST_4: j [1/1] 1.91ns
.backedge.i:3  %j = add i16 %j_0_in_i, 1

ST_4: exitcond_i [1/1] 2.77ns
.backedge.i:4  %exitcond_i = icmp eq i16 %j_0_in_i, 255

ST_4: empty_4 [1/1] 0.00ns
.backedge.i:5  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 255, i64 0) nounwind

ST_4: stg_55 [1/1] 0.00ns
.backedge.i:6  br i1 %exitcond_i, label %4, label %.backedge.i.backedge

ST_4: tmp_9_i [1/1] 0.00ns
.backedge.i.backedge:0  %tmp_9_i = sext i16 %j to i64

ST_4: A_addr_3 [1/1] 0.00ns
.backedge.i.backedge:1  %A_addr_3 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_9_i

ST_4: A_load_1 [2/2] 2.71ns
.backedge.i.backedge:2  %A_load_1 = load i16* %A_addr_3, align 2

ST_4: tmp_7_i [1/1] 0.00ns
:0  %tmp_7_i = zext i32 %index_min1_i to i64

ST_4: A_addr_2 [1/1] 0.00ns
:1  %A_addr_2 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_7_i

ST_4: A_load [2/2] 2.71ns
:2  %A_load = load i16* %A_addr_2, align 2


 <State 5>: 7.01ns
ST_5: A_load_1 [1/2] 2.71ns
.backedge.i.backedge:2  %A_load_1 = load i16* %A_addr_3, align 2

ST_5: min_1 [1/1] 0.00ns
.backedge.i.backedge:3  %min_1 = sext i16 %A_load_1 to i32

ST_5: tmp_i_5 [1/1] 2.93ns
.backedge.i.backedge:4  %tmp_i_5 = icmp ult i32 %min_1, %min1_i

ST_5: index_min_1 [1/1] 0.00ns
.backedge.i.backedge:5  %index_min_1 = sext i16 %j to i32

ST_5: min_1_i_min1_i [1/1] 1.37ns
.backedge.i.backedge:6  %min_1_i_min1_i = select i1 %tmp_i_5, i32 %min_1, i32 %min1_i

ST_5: index_min_1_i_index_min1_i [1/1] 1.37ns
.backedge.i.backedge:7  %index_min_1_i_index_min1_i = select i1 %tmp_i_5, i32 %index_min_1, i32 %index_min1_i

ST_5: stg_68 [1/1] 0.00ns
.backedge.i.backedge:8  br label %.backedge.i


 <State 6>: 5.42ns
ST_6: A_load [1/2] 2.71ns
:2  %A_load = load i16* %A_addr_2, align 2

ST_6: stg_70 [1/1] 2.71ns
:3  store i16 %A_load, i16* %A_addr_1, align 2


 <State 7>: 2.71ns
ST_7: stg_71 [1/1] 2.71ns
:4  store i16 %temp, i16* %A_addr_2, align 2

ST_7: stg_72 [1/1] 0.00ns
:5  br label %.preheader


 <State 8>: 4.28ns
ST_8: A_load_3 [1/2] 2.71ns
._crit_edge:5  %A_load_3 = load i16* %A_addr_4, align 2

ST_8: stg_74 [1/1] 1.57ns
._crit_edge:6  br label %5


 <State 9>: 0.00ns
ST_9: p_0 [1/1] 0.00ns
:0  %p_0 = phi i16 [ 0, %1 ], [ %A_load_3, %._crit_edge ]

ST_9: stg_76 [1/1] 0.00ns
:1  ret i16 %p_0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dataIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ posOutData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flagFill]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10                     (specbitsmap      ) [ 0000000000]
stg_11                     (specbitsmap      ) [ 0000000000]
stg_12                     (specbitsmap      ) [ 0000000000]
stg_13                     (spectopmodule    ) [ 0000000000]
posOutData_read            (read             ) [ 0011111100]
dataIn_read                (read             ) [ 0000000000]
count_load                 (load             ) [ 0000000000]
tmp                        (partselect       ) [ 0000000000]
icmp                       (icmp             ) [ 0100000000]
stg_19                     (br               ) [ 0000000000]
flagFill_load              (load             ) [ 0011111100]
stg_21                     (br               ) [ 0111111100]
tmp_1                      (sext             ) [ 0000000000]
A_addr                     (getelementptr    ) [ 0000000000]
stg_24                     (store            ) [ 0000000000]
tmp_2                      (add              ) [ 0000000000]
stg_26                     (store            ) [ 0000000000]
stg_27                     (br               ) [ 0111111111]
i_i                        (phi              ) [ 0011000000]
i_i_cast1                  (zext             ) [ 0001110000]
exitcond1_i                (icmp             ) [ 0011111100]
empty                      (speclooptripcount) [ 0000000000]
i                          (add              ) [ 0111111100]
stg_33                     (br               ) [ 0000000000]
tmp_i                      (zext             ) [ 0000000000]
A_addr_1                   (getelementptr    ) [ 0001111000]
stg_37                     (store            ) [ 0000000000]
stg_38                     (br               ) [ 0000000000]
mem_index_gep5_cast        (sext             ) [ 0000000000]
adjSize                    (zext             ) [ 0000000000]
tmp_3                      (bitselect        ) [ 0000000000]
gepindex2                  (select           ) [ 0000000000]
A_addr_4                   (getelementptr    ) [ 0000000010]
temp                       (load             ) [ 0000111100]
min                        (sext             ) [ 0011111100]
index_min                  (zext             ) [ 0011111100]
stg_48                     (br               ) [ 0011111100]
min1_i                     (phi              ) [ 0000110000]
j_0_in_i                   (phi              ) [ 0000100000]
index_min1_i               (phi              ) [ 0000110000]
j                          (add              ) [ 0011111100]
exitcond_i                 (icmp             ) [ 0011111100]
empty_4                    (speclooptripcount) [ 0000000000]
stg_55                     (br               ) [ 0000000000]
tmp_9_i                    (sext             ) [ 0000000000]
A_addr_3                   (getelementptr    ) [ 0000010000]
tmp_7_i                    (zext             ) [ 0000000000]
A_addr_2                   (getelementptr    ) [ 0000001100]
A_load_1                   (load             ) [ 0000000000]
min_1                      (sext             ) [ 0000000000]
tmp_i_5                    (icmp             ) [ 0000000000]
index_min_1                (sext             ) [ 0000000000]
min_1_i_min1_i             (select           ) [ 0011111100]
index_min_1_i_index_min1_i (select           ) [ 0011111100]
stg_68                     (br               ) [ 0011111100]
A_load                     (load             ) [ 0000000000]
stg_70                     (store            ) [ 0000000000]
stg_71                     (store            ) [ 0000000000]
stg_72                     (br               ) [ 0111111100]
A_load_3                   (load             ) [ 0100000011]
stg_74                     (br               ) [ 0100000011]
p_0                        (phi              ) [ 0000000001]
stg_76                     (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="posOutData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="posOutData"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flagFill">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flagFill"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="selectionSort_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="posOutData_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="posOutData_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dataIn_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataIn_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_24/1 temp/2 A_load_3/2 A_load_1/4 A_load/4 stg_70/6 stg_71/7 "/>
</bind>
</comp>

<comp id="81" class="1004" name="A_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="A_addr_4_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="10" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="A_addr_3_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="16" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="A_addr_2_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/4 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="min1_i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min1_i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="min1_i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="32" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min1_i/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="j_0_in_i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="138" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in_i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_0_in_i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="2"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="16" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in_i/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="index_min1_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_min1_i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="index_min1_i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_min1_i/4 "/>
</bind>
</comp>

<comp id="155" class="1005" name="p_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="3"/>
<pin id="157" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="3"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="16" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/9 "/>
</bind>
</comp>

<comp id="166" class="1005" name="reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp A_load_3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="count_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="6" slack="0"/>
<pin id="181" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="flagFill_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flagFill_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="stg_26_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_26/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_i_cast1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="exitcond1_i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_i_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="stg_37_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_37/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mem_index_gep5_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mem_index_gep5_cast/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="adjSize_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="adjSize/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="1"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="gepindex2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="64" slack="0"/>
<pin id="258" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex2/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="min_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="min/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="index_min_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_min/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="j_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="exitcond_i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_9_i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_i/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_7_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="min_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="min_1/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_i_5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_5/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="index_min_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_min_1/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="min_1_i_min1_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="1"/>
<pin id="310" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_1_i_min1_i/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="index_min_1_i_index_min1_i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="1"/>
<pin id="318" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_min_1_i_index_min1_i/5 "/>
</bind>
</comp>

<comp id="322" class="1005" name="posOutData_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="posOutData_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="flagFill_load_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="flagFill_load "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_i_cast1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="2"/>
<pin id="337" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="i_i_cast1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="348" class="1005" name="A_addr_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="A_addr_4_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="min_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min "/>
</bind>
</comp>

<comp id="363" class="1005" name="index_min_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_min "/>
</bind>
</comp>

<comp id="368" class="1005" name="j_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="377" class="1005" name="A_addr_3_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="382" class="1005" name="A_addr_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="min_1_i_min1_i_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_1_i_min1_i "/>
</bind>
</comp>

<comp id="392" class="1005" name="index_min_1_i_index_min1_i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_min_1_i_index_min1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="62" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="81" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="113"><net_src comp="75" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="135"><net_src comp="129" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="154"><net_src comp="148" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="75" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="172" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="205"><net_src comp="172" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="118" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="118" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="118" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="118" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="243" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="254" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="266"><net_src comp="75" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="114" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="139" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="139" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="271" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="291"><net_src comp="148" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="296"><net_src comp="75" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="126" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="311"><net_src comp="297" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="293" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="126" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="297" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="303" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="145" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="56" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="334"><net_src comp="192" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="213" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="346"><net_src comp="223" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="351"><net_src comp="81" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="356"><net_src comp="89" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="361"><net_src comp="263" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="366"><net_src comp="267" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="371"><net_src comp="271" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="380"><net_src comp="97" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="385"><net_src comp="105" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="390"><net_src comp="306" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="395"><net_src comp="314" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: count | {1 }
	Port: A | {1 6 7 }
	Port: flagFill | {2 }
 - Input state : 
	Port: selectionSort : dataIn | {1 }
	Port: selectionSort : posOutData | {1 }
	Port: selectionSort : count | {1 }
	Port: selectionSort : A | {2 3 4 5 6 8 }
	Port: selectionSort : flagFill | {1 }
  - Chain level:
	State 1
		tmp : 1
		icmp : 2
		stg_19 : 3
		stg_21 : 1
		tmp_1 : 1
		A_addr : 2
		stg_24 : 3
		tmp_2 : 1
		stg_26 : 2
	State 2
		i_i_cast1 : 1
		exitcond1_i : 1
		i : 1
		stg_33 : 2
		tmp_i : 1
		A_addr_1 : 2
		temp : 3
		adjSize : 1
		gepindex2 : 2
		A_addr_4 : 3
		A_load_3 : 4
	State 3
		min : 1
	State 4
		j : 1
		exitcond_i : 1
		stg_55 : 2
		tmp_9_i : 2
		A_addr_3 : 3
		A_load_1 : 4
		tmp_7_i : 1
		A_addr_2 : 2
		A_load : 3
	State 5
		min_1 : 1
		tmp_i_5 : 2
		min_1_i_min1_i : 3
		index_min_1_i_index_min1_i : 3
	State 6
		stg_70 : 1
	State 7
	State 8
	State 9
		stg_76 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |          gepindex2_fu_254         |    0    |    64   |
|  select  |       min_1_i_min1_i_fu_306       |    0    |    32   |
|          | index_min_1_i_index_min1_i_fu_314 |    0    |    32   |
|----------|-----------------------------------|---------|---------|
|          |            tmp_2_fu_201           |    0    |    32   |
|    add   |              i_fu_223             |    0    |    8    |
|          |              j_fu_271             |    0    |    16   |
|----------|-----------------------------------|---------|---------|
|          |            icmp_fu_186            |    0    |    9    |
|   icmp   |         exitcond1_i_fu_217        |    0    |    3    |
|          |         exitcond_i_fu_277         |    0    |    6    |
|          |           tmp_i_5_fu_297          |    0    |    11   |
|----------|-----------------------------------|---------|---------|
|   read   |     posOutData_read_read_fu_56    |    0    |    0    |
|          |       dataIn_read_read_fu_62      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|             tmp_fu_176            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |            tmp_1_fu_196           |    0    |    0    |
|          |     mem_index_gep5_cast_fu_240    |    0    |    0    |
|   sext   |             min_fu_263            |    0    |    0    |
|          |           tmp_9_i_fu_283          |    0    |    0    |
|          |            min_1_fu_293           |    0    |    0    |
|          |         index_min_1_fu_303        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          i_i_cast1_fu_213         |    0    |    0    |
|          |            tmp_i_fu_229           |    0    |    0    |
|   zext   |           adjSize_fu_243          |    0    |    0    |
|          |          index_min_fu_267         |    0    |    0    |
|          |           tmp_7_i_fu_288          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|            tmp_3_fu_247           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   213   |
|----------|-----------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  A |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         A_addr_1_reg_348         |    8   |
|         A_addr_2_reg_382         |    8   |
|         A_addr_3_reg_377         |    8   |
|         A_addr_4_reg_353         |    8   |
|       flagFill_load_reg_331      |    1   |
|         i_i_cast1_reg_335        |   16   |
|            i_i_reg_114           |    8   |
|             i_reg_343            |    8   |
|       index_min1_i_reg_145       |   32   |
|index_min_1_i_index_min1_i_reg_392|   32   |
|         index_min_reg_363        |   32   |
|         j_0_in_i_reg_136         |   16   |
|             j_reg_368            |   16   |
|          min1_i_reg_126          |   32   |
|      min_1_i_min1_i_reg_387      |   32   |
|            min_reg_358           |   32   |
|            p_0_reg_155           |   16   |
|      posOutData_read_reg_322     |    8   |
|              reg_166             |   16   |
+----------------------------------+--------+
|               Total              |   329  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   9  |   8  |   72   ||    16   |
| grp_access_fu_75 |  p1  |   3  |  16  |   48   ||    16   |
|    i_i_reg_114   |  p0  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   136  ||  5.377  ||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   213  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   40   |
|  Register |    -   |    -   |   329  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   329  |   253  |
+-----------+--------+--------+--------+--------+
