-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Sat Jan 09 01:26:10 2021
-- Host        : LAPTOP-SMQIOAT1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/vivadocode/big_home/big_home.srcs/sources_1/ip/jin1/jin1_sim_netlist.vhdl
-- Design      : jin1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin1_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin1_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end jin1_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of jin1_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFA165303DED4EBFA915215DE05F7F85284CBD4711FE06",
      INIT_01 => X"FFFFDC612C39DD4EBF9515D11DE35E3F45EB08BD770CFD32AD6FE20BFBC30F7F",
      INIT_02 => X"BF9915DC1DE35E3F45EB08BD770CFD36996FD1CABACCE1FFFFFFFFFFFFFFFFFF",
      INIT_03 => X"45EB08BD730CFD36996FD2CABAC28FFFFFFFFFFFFFFFFFFFFFFFF3212C39DD4E",
      INIT_04 => X"996FD1CABAC9BFFFFFFFFFFFFFFFFFFFFFFFFF112C39DD4EBF9915EC1DE35E3F",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFE52C39DD4EBF9914ED1DD3943F70EB0CBD730CFD36",
      INIT_06 => X"FFFFFFC12C39DD4EBF9914ED1DD3B6BF73AB0CBD730CFD36996FD1CABAEFFFFF",
      INIT_07 => X"BF9915ED1DD33FFFF88B0CBD630CFD36996FD2CABB6FFFFFFFFFFFFEFFFFFFFF",
      INIT_08 => X"6FE70CBD730CFD36996FD2CABBFFFFFFFFFFFFFB3FFFFFFEFFFFFFFD2C39DD4E",
      INIT_09 => X"996FD2CAB9BFFFFFFFFFFFFFBFFFFFFE3FFFFFFB2C39CD4EBF9914EC1DD33C4C",
      INIT_0A => X"FFFFFFFFFFFFFFF2AFFFFFFE2C3ACD4EFF9914ED1ED33FE99CF30CBD730CFD36",
      INIT_0B => X"F7FFFFFDFC3ACD4EFF9914ED1ED353F6F7F70CBD730CFD35996FD2CAB4FFFFFF",
      INIT_0C => X"FF9914EC1ED24BFCFC8B0CBD730CFD35996FD2CAA6FFFF2FFFFFFFF4BFFFFFFB",
      INIT_0D => X"2F2B0CBD730CFD359D6FD2CAFBFFFF8FFFFFFFFF1FFFFFFEB9FFFFFD383ACD4E",
      INIT_0E => X"9D6FD2CA0FFFFFAFFFFFFFF17FFFFFFE7EFFFFFF593ACD4EFE9914EC1EDC7FAE",
      INIT_0F => X"FFFFFFFD5FFFFFFABF0FFFFEFF3ACD4EFE98D4EC1EDEEC1B8FCB0CBD730CFD35",
      INIT_10 => X"FFFFFFFF9D8ACD4EFE98D4EC1EC767FDEB8B0CBD7F0CFD399D6FD2CBDBFFFCFF",
      INIT_11 => X"FE98D43C1EC3FFF9CAF30CBD7F0CFD399D6FD2CB5FFFFD3FFFFFFFFB8FFFFFF6",
      INIT_12 => X"F9F30CBD7F0CFD399D2FD2CB1FFFFC7FFFFFFFFFFFFFFFFFFFEDFFFF0EBAFD4E",
      INIT_13 => X"9D2FD2CB4FFFFFBFF4FFFFF73FFFFFF1FFEAD3FFBF12FD4EFE98D4381EDDFDF9",
      INIT_14 => X"F6FFFFD77FFFFFF2F55577FF2FF7FD4EFE98D4381ED2DBFAFFF300BD7F4CFD39",
      INIT_15 => X"ABBC5FFF6FF0CD4EFE58D4381ED3AC74CB6700BD7F4CFD399C2FD2CBDFFFFFFF",
      INIT_16 => X"FE58D4381ED37FF6EB9B00BD7F4CFD389C2FD2CA3FFFFF3FF2FFFF2FBBFFFFC3",
      INIT_17 => X"FD9B037D7F4CFD389C2FD2CC3FFFFE7FF6FFFFE4F7FFFFEF1FFF8FFFABFF0D4E",
      INIT_18 => X"8C2FD2CE3FFFFABFFFBFFFD4F7FFFFDFFFFFA03FAFFFB54EFE5CD4381ED23E79",
      INIT_19 => X"FF3FFCA7F7FFFFCFFFFFDE7FF7FFDD4EFE5CD4381EDC7EA9930B7F641B4CFD38",
      INIT_1A => X"88FFED5F65FFE04EFE5CD4381ECCED8B0B57F6D94F0CFD388C2FD2CEBFFFFABF",
      INIT_1B => X"FE5CD4381EC396756FF27FFFFFFCFD38CC2FD2CEBFFFFABFFFBFFF5FF7FFFC7F",
      INIT_1C => X"08B2F57763D8FEF8CC2FD2CFFFFFFABFFC798B7FFBFFF7FC497FF3DF9EFFF30E",
      INIT_1D => X"CC2FD2CF3FFFF5BFFFFBE4FF6FEF03FEE67FF46BED7FFD8EFE5CD4381EC3DDA3",
      INIT_1E => X"FDBFF6EB0F6197FF7E4FFF3F6DFFFFAEFE5CD4381EC389AD96327D1273F6FEFB",
      INIT_1F => X"7E7FFF897F6FFFAAFE5CD4081FC9C39FB4F32EFC0EF4FDCBCC2FD2CF3FFFF3BF",
      INIT_20 => X"FE5CD4081FDAFC598DF337C2495EFECBCC2FD2CC7FFFF6BFFFAFE7E9F5CFEFFA",
      INIT_21 => X"BBF672C6C69DFECBCC2FD2CF7FFFFF7FFFCFCD81F4FAE7FFFF0FFF59FFCFFFD6",
      INIT_22 => X"CC3FD2CB7FFFE2FFFFDECEBD2FF7A3FEFFA7FF2DFF5FFFFE3E5C14441FCDFF74",
      INIT_23 => X"FF4C7C3C5FF93CFC4FE3FFCAFFEFFFF13E5F14441FC9E0593F66B327DBDDFECB",
      INIT_24 => X"1F13FFE83FEBFFFEBE5F14441FC9FC5906F2BAE26D2CFECBCC3FD2CB7FFFC57F",
      INIT_25 => X"BE5FD4441FCDBFDD86F2B3FBBF32FECACC3FD2CB7FFFDB3FFF68FC7F67F043FE",
      INIT_26 => X"FFF2BDEBEFF6FECACC3FD2CC7FFFF1FFFFDBFDDFD7FBFFFC9F1FFFF27FF6FFFC",
      INIT_27 => X"CC3FD2CF7FFFEBFFFFF7FEBF53FE5BFF67D3FFE73FFDFFFF8E5FD4441FC2BF8B",
      INIT_28 => X"FFC3FF5F93FFBFFF035FFFD53FFEFFFF7E5F14441FC333B46D5A3EDB0F88FECE",
      INIT_29 => X"6F1FFFE4BFFE7FFF6F5F14441FC334362F2BCF3FFF2FFEDECC3FD2CF3FFFAF8F",
      INIT_2A => X"EB5F14441FC3FFFE7CA62F6FFFABFEDECC3FD2CFFFFFFFDFFFFFFEAFD3FDFFFF",
      INIT_2B => X"5FA67CD49F97FEDECC3FD2CEBFFF7FBFFFEBFEF797FE7FFFFD6FFFF97FFF7FFF",
      INIT_2C => X"CC3FC2CD7FFFDFAFFFFBFF9353FFFFFFF9EFFFF48FFEFFFFC35F14441FC00FCB",
      INIT_2D => X"FFF0FFE1FFFFFFFFFFFFFFFF37FEBFFFCF5F14451FCFF9FB8DA7CEF577FBFEDE",
      INIT_2E => X"FFFFFFFFCBFF8FFFCF5F14851FFDF4458FE7CE887D3FFEDDCC3FC2CC3FFFFFEF",
      INIT_2F => X"C35F14811FCF1F6B4BD7EC401FFFFEEDCC3FC2CAEFFFCFEFFFFEFFE91FFFFFFF",
      INIT_30 => X"FBA73E1EC3EFFEEDCC3FC2CF0FFFEFF4FFFE7FDB9FFFF8BFFFFFFFFFFFFF1FFF",
      INIT_31 => X"CC3FC2CB3FFEAFF1FFFF7FCBFFF502DBFFFFFFFF53FF7FFFFB5314851FDE4787",
      INIT_32 => X"FFFFFFC9BFFBFFCBFFFFFFFF78FFEFFF6E5314851FF7ED453FFE3957F28EFEED",
      INIT_33 => X"FFFFFFFF083F6FFF7F4314811FF7FF0333F273EF3E2DFEEDCC3FC2CE17FDFFF3",
      INIT_34 => X"4C47D4811CDEFF7DFFFE75F36FFEFEEDCC3FC2CDBAFDFFFEFFFF9FCEBFFFFFEF",
      INIT_35 => X"F8F33C9FFF7EFEECCC3FC2C934BEFFFFBFFFCFFC7FCBFFDFFFFFFFFF3F3FABFF",
      INIT_36 => X"C03FC2C990FF7FFDD3FF5FF3FFF3FFFEFFFFFFFC0F7FABFEF9E510811CC39CBD",
      INIT_37 => X"1CFFEBF6FFAFFFFCFFFFFFF90FE2AFFFB2CBB0801CCDFCDE35A7EC0FFF2BFEEC",
      INIT_38 => X"FFFFFFF2EFFF8FFCAF9F30805CC3C2785FD7DFFFFFFFFEECC03FC2CA9F9C7FFC",
      INIT_39 => X"DFFFB0805CC2D27FD717DD63EBA7FEECC03FC2CB0F312FFF63BFC7FFFFFFFFF2",
      INIT_3A => X"FBC7CFF646DEFEECC03FC2CD3F945FFF6C3BFCFFFF4FFFF5FFFFFFE7112E5FAE",
      INIT_3B => X"C03FC2CC7F43CFFFC7C6933FFF2FFFF5FFFFFFAFFEFF9920BFFFF0805CC9D9BB",
      INIT_3C => X"E7FDABBFFF3FFFF5FFFFFFAFD7997FBDBFFCC4C05CFFE0FACB279CBF8BF8FEFC",
      INIT_3D => X"FFFFF0DA43DDBD317FF014C05CE7C73535F3AFE7F0BFFEFCC03FC2C93FF3DFFF",
      INIT_3E => X"FFE414C05CFBDBBFF7F3CCE6B50FFEFCC03FC2CBEFDFBFFFF53FFFFFFFCFFFF5",
      INIT_3F => X"FF27DE86EBDFFEFCC03FC2CAC7EBBFFFF6A2FFFFFFDFFFF2FFFFEC843DE4CDAB",
      INIT_40 => X"C00FC2C943A7B7FFFD9C3FFFFFCFFFFCFFFDF5506FFE2FFD2DE714C05CE7FD79",
      INIT_41 => X"FFE4CFFFFFFFFFEBFFE3C4546738FB9490D714C05CFD1D3AC8A7DD23433FFEB8",
      INIT_42 => X"FE484454A4AEF12F7F1714D05CC01FFFEEF7EEFEE26EFEBBC00FC2CA57ADA7FF",
      INIT_43 => X"3D1617DC5CC1ADFFBDB7ECF7CFFEFE8BC0FFC2CE7C6A07FFFFCF6DFFFF7FF983",
      INIT_44 => X"EF27FF5F4F89FE8BC0CD12C1BA3E1AFFFF43076FFFE1FFDFAA854454A4E3C00F",
      INIT_45 => X"C0DD36E33EFFD3BFFF6D0AF53FF27FFDEF054454A4EEC14F3D1617DC5CC1B86F",
      INIT_46 => X"FFB38E1319CC90383F754454A4E3C14F3D1617DC5CC03F73FF17EF2FFF5BFE8B",
      INIT_47 => X"FF754814A4E3B14F3D1617DC5DCDFFE38FE3CF6FFF6BFE8BC39B5EE8DFF817BF",
      INIT_48 => X"3D1617DC4DCDE1AB0AF3DEE2DAF9FE8BC2F0FFFDB3C8458FFFCFDE1575905ACB",
      INIT_49 => X"83F3EC7EC3F3FE8BFDFFFBBE18B8056FFFEED211BFFFFFFFFF454914A4E3B14F",
      INIT_4A => X"F9FFFD116FFE052D3FF20E1EFFFFFFFFFE400914A4E3B14F3D16171C4DC1FEBB",
      INIT_4B => X"37FD4107BFFFFFFFFF000914A4E0B14F3DD6171C4DC1EDB74F67AF02E6DFFE8B",
      INIT_4C => X"3F7D4914A0DCB14F3DD6171C4DF81C97EE77FC233B9FFE8BC9FFFF8FCE0E05EE",
      INIT_4D => X"3DD6171C4DB738D7ED77CF86FBCFFE8BFCBFFF12304E151FFDC0CD011FFFFF95",
      INIT_4E => X"DE77DDAA81EFFE9BF75FFF05B40E151FDCFE81007FFFFEACB0774D14A0ECB14F",
      INIT_4F => X"3112F04DBC0E151FFC03CD13ABFFF64FFFFCCD14A0ECB14F3DD6171C4D5FF3BB",
      INIT_50 => X"D8038D1089FFEDFFFFFC0914A0ECB14F3DD6171C4D5F6FFF5F67EEFC2C1EFE9B",
      INIT_51 => X"F8C72DD4A0EC714F7DD6170C4D4DC93FD797EDF3DFF6FE97303CEFC8B00E151F",
      INIT_52 => X"7DD5170C4D5FD9300B57DE377F61FE97F0CFC2C8B00E151FAD3FCD50B66FD7FF",
      INIT_53 => X"FFA7DF7FFF4BFE97F0CFC2C8B00E15ED46830D506F776FF1FFFAC814A0EC714F",
      INIT_54 => X"F0CF82CCB00E15077FFE451057E23D28DBFEC2D4A0ED714F7DD517084D97EFFF",
      INIT_55 => X"FFFFE450A7FC7D1FFFFFE6D4A0ED714F7DD517084D8B947F4EB7DFFFFF3AFE97",
      INIT_56 => X"FFFFFB74A0ED714F7DE517084DACFFFFE737FC2B91E2FE97F0CF82CCB00E15F3",
      INIT_57 => X"7DE517484DAFFAFFFB37DE4732E6FF97F0CF82CCB00E173FFFFFDDFC6BFEAFFF",
      INIT_58 => X"7A37FD7FCF3FFF9734CF82CCB03EDEFFFFFFFEB1A0FBFFFFFFFFF5C0A0ED754F",
      INIT_59 => X"34CF82CCB03EDDFFFFFF8FFA7AF7FFFFFFFFFDF8A0ED754F7DE517484E5E77ED",
      INIT_5A => X"FFFF8FFFED77FFFFFFFFFFB3E0ED754F7DE517484E5DFBF378F3DC46262FFF93",
      INIT_5B => X"FFFFFDBEE0ED754F7DE517484E73C3A83D73EC11D0CBFF9334CF82CCB032CBFF",
      INIT_5C => X"7DE517484EA3E6673F23FFD4E7DFFF9334CF82CCB032CFFFFFE7DFF24D15FFFF",
      INIT_5D => X"AFFFCEF79E8FFF9334CF82CCBC32CBFFF8DBFDF18FDCFFFFFFFFFF8D60ED754F",
      INIT_5E => X"34CF82CFBC32C7FFFAFBFC731FFCFFFFFFFFFF7F70EE354F7DE517485E97F7DE",
      INIT_5F => X"F7FFBF1FFFFCFFFFFFFFFFAFD0EE354F7DE557485E9B5CD941FFCDB6F3FEFF93",
      INIT_60 => X"FFFFFFFFC4EE354F7DE557484E9F5A53D6FFFD98D3F0FF9334CF82CFBC32C1FF",
      INIT_61 => X"7DE557484E2FEB8CBFBFDCFBCF35FF9334CF82CFBC02C2FFFFFF1F3BFFFCFFFF",
      INIT_62 => X"3793CF5D3B2AFF9334CF82CFBC02FBF6F3BF63EBCFFCFFFFFFFFFFEFDDEE354F",
      INIT_63 => X"24CF82CFBC02F3F8F29F07FBDFF0FFFFFFFFFFEBF9EE354F7DA457484E1D58F7",
      INIT_64 => X"F20FC74FDFF3FFFFFFFFFFFBFBEE354F7CA057484E0EE5EF8BE33FFF833EFFA3",
      INIT_65 => X"FFFFFFF4FEEE354F7CA057784ECC0F207F62BB2FFF6AFFA324CFB2CFBC02FBFD",
      INIT_66 => X"7CB05778422E7EF1FAF2BB185705FFA324CFB2CFBC32FFDDF2E3D86FDFF7FFFF",
      INIT_67 => X"FB322E770FF1FFAF24CFB2CFFC32F7ECFD7CFEEFDFF7FFFFFFFFFFF6FDAE354F",
      INIT_68 => X"24CFB2CFFC36C3F6FEBFF9C7DFFBFFFFFFFFFFFE7F6FF54F7CB057B84E6FD1FF",
      INIT_69 => X"3F0CFCABDFFBBFFFFFFFFFFCBF13F54F7CB057B84EBDEAFFA0332EBE41BFFFAF",
      INIT_6A => X"FFFFFFFE3FBFF54F7CB057B8427F5EFE0432773133EFFFAF24CFB2CFFC36DFFE",
      INIT_6B => X"7CB057B84E7C6EFE443274A5EF4FFFAF24DFB2CFFC36D2FD0F9F38379FFFBFFF",
      INIT_6C => X"4432BC97B77FFFAF24DFB2CFFC36D4EE7FE769C32FFF7FFFFFFFFFFDFFD3F54F",
      INIT_6D => X"24DFB2CFFC36D1F58FF3FBF4FFFF3FFFFFFFFFFFEFEBF54F7CB057B84F7C6EFE",
      INIT_6E => X"FBFFFFFEFFFCFFFFFFFFFFFFEFF7F54F7CB057B8437C6EFE4432B7EDC9BAFFAF",
      INIT_6F => X"FFFFFFFF4FF6254F7CB053B8437C6EFE4432B7D7AFF4FFAF24DFB2CFFC36D058",
      INIT_70 => X"7CB053B8437C6EFE4432B4B30FA9FFEF24DFB2CFFC36D3FFFBBFFFFE3FFDBFFF",
      INIT_71 => X"4432EEDFFF1AFFEB24DFB2CFFC36D7BFFFFFFFFCBFFD3FFFFFFFFFFFFFFFC54F",
      INIT_72 => X"28DFB2CFFC36D7BFFFFFFFFE7FFE3FFFFFFFFFFFAFFF954C7CB053B8437C6EFE",
      INIT_73 => X"FFFFFFFC3FFCFFFFFFFFFFFFF3FFB54C7CB053B8437C6EFE4433FFFEAB79FFFB",
      INIT_74 => X"FFFFFFFFFBFFF54C7CB053B8437C6EFE4433DBD633B9FFFB28DFB2CFFC36D77F",
      INIT_75 => X"7C7053B8437C6EFE4433232507A9FFFB28DFB2CFFC36D73FFFFFFFFDFFFDFFFF",
      INIT_76 => X"443039729B8DFF3C28DFB2CFFC36D33FFFFFFFFFEFFEEFFFFFFFFFFFC7FFED4C",
      INIT_77 => X"28DFBECFFC36D3BFFFFFFFFFDFFFCFFFFFFFFFFFE3FFCD4C7CB053B8437C6EFE",
      INIT_78 => X"FFFFFFFFCFFFFFFFFFFFFFFFC3FFFF3CBCB053A8437C6E3E443036728B82FF0C",
      INIT_79 => X"FFFFFFFFEFFFF0E8BCB053A8437C6E3E4433267D47BEFF3828DFBECFFC36D3FF",
      INIT_7A => X"BC7053A8437C6E3E4432E57C07A9FF3728DFBECFFC36D73FFFFFFFFF2FFF1FFF",
      INIT_7B => X"4573367D4BBEFF3818DFB2CF3C36D42FFFFFFFFF0FFF8FFFFFFFFFFFFDFFFF7B",
      INIT_7C => X"291F8213300A15DFFFFFFFFF8FFF3FFFFFFFFFFFF0FFFFFDBDB054E85341723E",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \jin1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \jin1_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \jin1_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \jin1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFF85956959E155BF96556D52D5A1FF557D56E15F57FD5A",
      INIT_01 => X"FFFFE1956559E155BF96552D52D4A1FF553C56E14F53FD4AA26FDA56795690BF",
      INIT_02 => X"BF96552952D4A1FF553C56E14F53FD4AA26FDA1679534BFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"553C56E14F53FD4AA26FDA1679557FFFFFFFFFFFFFFFFFFFFFFFFC956559E155",
      INIT_04 => X"A26FDA167951FFFFFFFFFFFFFFFFFFFFFFFFFE556559E155BF96552952D4A1FF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFF456559E155BF96552952D4A1FF453C56E14F53FD4A",
      INIT_06 => X"FFFFFFD56559E155BF96552952D496FF443C56E14F53FD4AA26FDA167947FFFF",
      INIT_07 => X"BF96552952D4AFFFFF7C56E14F53FD4AA26FDA16795FFFFFFFFFFFFEFFFFFFFF",
      INIT_08 => X"FFFC56E14F53FD4AA26FDA16787FFFFFFFFFFFFCFFFFFFFFFFFFFFE16559E155",
      INIT_09 => X"A26FDA1678FFFFFFFFFFFFFCBFFFFFF8BFFFFFF46559E155BF96552952D4BE6B",
      INIT_0A => X"FFFFFFFC7FFFFFFD5FFFFFF86559E155BF96552952D4BE5153FC56E14F53FD4A",
      INIT_0B => X"D7FFFFFD2559E155BF96552952D4AFF9FFFC56E14F53FD4AA26FDA167AFFFFFF",
      INIT_0C => X"BF96552952D4ABF8BF7C56E14F53FD4AA26FDA167BFFFFEFFFFFFFFD7FFFFFFD",
      INIT_0D => X"7D3C56E14F53FD4AA26FDA166BFFFF6FFFFFFFF9BFFFFFFDF5FFFFFE5559E155",
      INIT_0E => X"A26FDA16ABFFFF7FFFFFFFFAAFFFFFFDFD7FFFFEA159E155BF96552952D1FF91",
      INIT_0F => X"FFFFFFF7AFFFFFFDFF6FFFFF7459E155BF96152952D3F5669F3C56E14F53FD4A",
      INIT_10 => X"FFCBFFFF7D29E155BF96152952D7C6F6CBBC56E14B53FD4AA26FDA165FFFFF7F",
      INIT_11 => X"BF96156952D7EFF6F3FC56E14B53FD4AA26FDA165FFFFEBFFFFFFFF7AFFFFFFD",
      INIT_12 => X"F5FC56E14B53FD4AA26FDA166FFFFEBFFFFFFFE79FFFFFF9FFF3FFFFAF19D155",
      INIT_13 => X"A26FDA167FFFFDBFFAFFFFDBDFFFFFFAFFE1EFFF9FD9D155BF96156952D2FEB6",
      INIT_14 => X"F9FFFFDFDFFFFFF6FE5DA7FFDFE1D155BF96156952D4A0B6FEFC5AE14B53FD4A",
      INIT_15 => X"55BF36FFDFF9E155BF96156952D492F7EFFC5AE14B53FD4AA26FDA167FFFFDBF",
      INIT_16 => X"BF96156952D4AFF7E93C5AE14B53FD4AA26FDA16BFFFFDFFFDFFFFDFDFFFFFF5",
      INIT_17 => X"FF3C59E14B53FD4AA26FDA16BFFFFDFFFDFFFF6FDFFFFFDBFFFF59FFDFFDA155",
      INIT_18 => X"A26FDA15BFFFFDFFFDFFFF77DFFFFF9FFFFFCAFFDFFF4555BF96156952D4BEAB",
      INIT_19 => X"FDFFFF5BDFFFFF3FFFFFE1BFCBFFD155BF96156952D1FE555F7C45E14B53FD4A",
      INIT_1A => X"97FFF17FD7FFF555BF96156952D3FBEB6FBC1FF55B53FD4AA26FDA15BFFFFDFF",
      INIT_1B => X"BF96156952D7D5467FFC7FFFFF43FD4AA26FDA15BFFFFDFFFDBFFD2FDFFFFDBF",
      INIT_1C => X"56FC7D5BEF83FD0AA26FDA15BFFFFDFFFEBEA4FFDFFFF5FF10FFF81FA9FFFC55",
      INIT_1D => X"A26FDA15FFFFFDFFFE7D66FFDFFFDBFD3C7FFD4B6DFFFE15BF96156952D79FD9",
      INIT_1E => X"FF7FF7FFEF8E5FFCBE3FFD477E7FFF45BF96156952D7DFDF78FC7DAA4BE6FD09",
      INIT_1F => X"BF1FFE15BF7FFFC5BF96157952D3E69DBDFC7DFF6FFFFD19A26FDA15FFFFFCFF",
      INIT_20 => X"BF96157952D1F55562FC7D99A57FFD19A26FDA16FFFFF8FFFF7FDB83D961E7FC",
      INIT_21 => X"97FC7D62D76FFD19A26FDA15FFFFF4FFFF7F9F28ABF79BFC7F5FFF51FF6FFFE5",
      INIT_22 => X"A26FDA15FFFFF9BFFF6F3D3D3FFA9BFD3F4FFFA6FFDFFFF4FF96557952D1FFAD",
      INIT_23 => X"FFADBD7F1FFAD7FE3F4FFFADFFDBFFFCFF95557952D2E66DFFFC7C52876FFD19",
      INIT_24 => X"2F8FFFDEFFE7FFFDBF95557952D2E6556BFC79AD557FFD19A26FDA15FFFFFABF",
      INIT_25 => X"7F95157952D1FF6F16FC79FF9EFEFD19A26FDA15FFFFEABFFFD6FD7F4FFEEAFE",
      INIT_26 => X"7FFC79D75FF6FD19A26FDA16FFFFDF7FFFDBFD3F4BFDDBFF1F8BFFDEBFF7FFFF",
      INIT_27 => X"A26FDA15FFFFDF7FFFDFFD2F8BFDFFFF4F4FFFEABFF6FFFF7F95157952D4BF99",
      INIT_28 => X"FFEBFD2F8BFDBFFF8B5FFFFABFF9FFFF9F95557952D4FD42FF7C7D1FFF53FD19",
      INIT_29 => X"C15FFFFABFFDFFFFDF95557952D4F9F96D3C3FFFFF42FD19A26FDA15FFFFDF7F",
      INIT_2A => X"DF95557952D4BFFFFE3C7EFFFF82FD19A26FDA15BFFF9F6FFFE7FE1F8BFE7FFF",
      INIT_2B => X"FE3C7D1797D2FD19A26FDA15BFFF9F9FFFF7FF0F8BFFFFFFE01FFFF4FFFDBFFF",
      INIT_2C => X"A26FDA15BFFF6FDFFFF6FF4B8FFFFFFFFE7FFFFD3FFE7FFFEF95557952D5BFFB",
      INIT_2D => X"FFFAFF874FFFFFFFFFFFFFFF8BFF7FFFEB95557952D0BFD7DF3C3DBF4BFAFD19",
      INIT_2E => X"FFFFFFFFD7FF7FFFEB95557952C7FD569F3C3DFF5ABFFD19A26FDA16BFFF6FDB",
      INIT_2F => X"EF95557952DFFFD55F3C3E95E11FFD19A26FDA167FFF7FE7FFF9FFD15FFFFFFF",
      INIT_30 => X"DBBC7D62D79FFD19A26FDA167FFF7FF7FFFDFFE02FFEAA6FFFFFFFFFCBFFAFFF",
      INIT_31 => X"A26FDA165FFF7FF9FFFDBFE97FF9AA9FFFFFFFFFCFFF9FFFDF99557952DF559B",
      INIT_32 => X"FFFE7FEFBFF7FFEBFFFFFFFF86FF9FFFDF99557952CFFAA587F87D55466FFD19",
      INIT_33 => X"FFFFFFFF7DBFDFFF9F99557952C6FFFE95FC7DFE997FFD19A26FDA169FFF7FFC",
      INIT_34 => X"7F59157953D06D55BFF87DFBDFFAFD19A26FDA16A7FF7FFC7FFF7FEABFE7FFE7",
      INIT_35 => X"7FBC7D979FE2FD19A26FDA16B5FF7FFD2FFF6FE6FFEBFFF7FFFFFFFE7F6FDFFF",
      INIT_36 => X"A66FDA16AB7E7FFE5FFFDFF5FFDFFFF7FFFFFFFE7F9FDFFE7995557953D4BDBD",
      INIT_37 => X"B3FFDBFFFFDFFFF7FFFFFFF9EF9FDFFCE7D6857953D2FF15FE3C2F6FFF42FD19",
      INIT_38 => X"FFFFFFF55F456FF59FFFC57953D7EA65FF7C2FFFFF42FD19A66FDA165F7D7FFF",
      INIT_39 => X"3FFF857953D7E9785BBC3EAFFFC2FD19A66FDA167FADBFFF7CBFF7FFFF9FFFFA",
      INIT_3A => X"5F7C3D1697E2FD19A66FDA16BFABBFFF9F5FF6FFFFAFFFFAFFFFFFDB8F7F3FD1",
      INIT_3B => X"A66FDA16BFDB7FFFDFE5BCFFFFAFFFFAFFFFFF9FEB7E7B5D7FFF457953D3EA78",
      INIT_3C => X"E7FE56FFFFAFFFFAFFFFFE3FEA2C507E7FFF157953C7E9781FFC2EBF5BFFFD19",
      INIT_3D => X"FFFFFD2F9697F85ABFFD557953CFBDB997FC2DAA5A6FFD19A66FDA16BFCB6FFF",
      INIT_3E => X"BFE5557953CF54B5FFFC3E54E29FFD19A66FDA162FDB9FFFF59FFFFFFF7FFFFA",
      INIT_3F => X"FFBC3D25D3DFFD19A66FDA166FDFDFFFFC07FFFFFF7FFFFAFFFFE25563F7E6A9",
      INIT_40 => X"A67FDA16A59FCFFFFE11FFFFFF7FFFF7FFFF465561FD1FFD6A49557953CBFDB5",
      INIT_41 => X"FF452FFFFF6FFFF7FFF8165564AA5FE5AA59557953C2FEFAE13C3D99555FFD19",
      INIT_42 => X"FF9156556512C545FF99557953D5AFFFD03C3DFF9E7FFD18A67FDA166D924BFF",
      INIT_43 => X"FF99547553D5BFFFFE3C3DF7DFFAFD28A62FDA15BE6857FFFFE092FFFF9FFFEB",
      INIT_44 => X"FF7C2D57EFA2FD28A63EDA19BCBD52FFFFF8A46FFFDA555FE4155655652AD555",
      INIT_45 => X"A63D4A05B5FD14FFFF855906FFFAFFFE155556556526D555FF99547553D5BD6F",
      INIT_46 => X"FFC4A5545A6BAA96FF855655652AD555FF99547553D5FF8BCB7C2FAFFF42FD28",
      INIT_47 => X"FF855655652AC555FF99547553D1FBF7EFBC3EFFFFC2FD28A529D62A27FD547F",
      INIT_48 => X"FF99547553D1F557E7FC3D1697D2FD28A55BF47E4FF6552FFFE0A55546AAAABF",
      INIT_49 => X"5BFC2EBF5BFEFD2893FFFC7496475547FFF0A955BFFFFFFFFF555655652AC555",
      INIT_4A => X"93FFFF56E1065555FFFCA551FFFFFFFFFF555655652AC555FF9954B553D5FD57",
      INIT_4B => X"5FFF5554BFFFFFFFFF555655652BC555FF5954B553D5BDF7AFBC2DFF5A7FFD28",
      INIT_4C => X"954156556527C555FF5954B553C1BDF79E3C2E94E15FFD28A2FFFF5FE256551E",
      INIT_4D => X"FF5954B553CAFDF79E3C3D25D3DFFD2891FFFF5A9A56555FD16A55557FFFFFFE",
      INIT_4E => X"9E3C3D55565FFD28957FFD557A56555FF100A9568FFFFF06AFE456556527C555",
      INIT_4F => X"D65AA956B656555FE154A55587FFFC7FFFFD16556527C555FF5954B553EFFCFF",
      INIT_50 => X"F154A55691FFF2FFFFFF56556527C555FF5954B553FDBEFFDF7C3DFF9A7FFD28",
      INIT_51 => X"FFBF96156527C555FF5954B553FE16954BBC3DFBDFFEFD28D66A4616BA56555F",
      INIT_52 => X"FF5954B553DFFA9AABBC3D97DFE6FD28963FDA16BA56555FD140A556857FDBFF",
      INIT_53 => X"FF7C2F5FFF42FD28963FDA16BA56551E6FF8A556878F9FFE5556A9556527C555",
      INIT_54 => X"963FDA16BA565555FFFF59568BEF7F96BFFFED156527C555FF5954B553C6FFFF",
      INIT_55 => X"FFFF85568FFEB5BFFFFFEB156527C555FF5954B553D0AFFFE53C2FFFFFC2FD28",
      INIT_56 => X"FFFFF7856527C555FF5954B553C2FFFFE07C2E56EBD2FD28963FDA16BA56551F",
      INIT_57 => X"FF5954B553CBE7FDF47C2E7A87FAFD28963FDA16BA5654BFFFFFF5028BFDF7FF",
      INIT_58 => X"B87C1EBF5BFFFD28D63FDA16BA4611FFFFFFFF9557FDFFFFFFFFFAD56527C555",
      INIT_59 => X"D63FDA16BA4613FFFFFFFFFD69FDFFFFFFFFFDE16527C555FF5954B553DF4B9D",
      INIT_5A => X"FFFFDBFD6DB9FFFFFFFFFDB46527C555FF5954B553DF7F5D7D3C2EA5A55FFD28",
      INIT_5B => X"FFFFFF786527C555FF5954B553CFFF776D3C2E68F3DFFD28D63FDA16BA4A17FF",
      INIT_5C => X"FF5954B553C7D567EE7C2D1592DFFD28D63FDA16BA4A17FFFFFFF2FDAF56FFFF",
      INIT_5D => X"BFF83DAE552FFD28D63FDA16B64A17FFFFF2F857AFFAFFFFFFFFFF7D6527C555",
      INIT_5E => X"D63FDA15B64A17FFF9F8FE6FAFFAFFFFFFFFFF9E6527C555FF5954B553CBFC51",
      INIT_5F => X"F9FC7F7F6FFAFFFFFFFFFFDF6527C555FF5954B553CB7DE656F83DFFDFBFFD28",
      INIT_60 => X"FFFFFFDB9527C555FF5954B553CB968FFAF82DB3DFFAFD28D63FDA15B64A17FF",
      INIT_61 => X"FF5954B553DFD3D2FFF82F0BFF82FD28D63FDA15B65A17FFF4FE2FCF6FFAFFFF",
      INIT_62 => X"5F7C1FFFFF82FD28D63FDA15B65A07FFF8BF4FE77FFAFFFFFFFFFFE7D127C555",
      INIT_63 => X"D63FDA15B65A0BF7FA7FD7D77FFEFFFFFFFFFFF7E127C555FF5954B553EEE2D9",
      INIT_64 => X"FADFE55F7FFDFFFFFFFFFFF6F427C555FF5954B553ED1D0F9B7C6FFEBF82FD28",
      INIT_65 => X"FFFFFFFAF827C555FF5954A553AE3FD5FF7C7EFFFF82FD28D63FCA15B65A0BF7",
      INIT_66 => X"FF5954A557DFFFFAF93C7C579BD2FD28D63FCA15B64A0BF3FDDBF66F7FFDFFFF",
      INIT_67 => X"D07C7DFE5BFAFD24D63FCA15B64A0BF2FDF3F6DF7FFDFFFFFFFFFFFDFD27C555",
      INIT_68 => X"D63FCA15B64A17F8FE78FDEF7FFDFFFFFFFFFFFDFE278555FF5954A553CBF9BF",
      INIT_69 => X"BF7E7EAB7FFDFFFFFFFFFFFEBF6B8555FF5954A553C285BF457C7DEE6EBEFD24",
      INIT_6A => X"FFFFFFFEBF978555FF5954A557C185BF557C7D85D52EFD24D63FCA15B64A11FC",
      INIT_6B => X"FF5954A553C285BF557C7D63C7AEFD24D63FCA15B64A14BE3F9F6DEB7FFDFFFF",
      INIT_6C => X"557C7955466EFD24D63FCA15B64A153F0FDBD6FBBFFDFFFFFFFFFFFF7FD78555",
      INIT_6D => X"D63FCA15B64A1559A7DBFFF7FFFDFFFFFFFFFFFF7FE38555FF5954A553C285BF",
      INIT_6E => X"F55FFFF9FFFEBFFFFFFFFFFF6FF78555FF5954A557C285BF557C79FE697EFD24",
      INIT_6F => X"FFFFFFFFAFFAC555FF5954A557C285BF557C79FB9FFAFD24D63FCA15B64A15E7",
      INIT_70 => X"FF5954A557C285BF557C7D8BAFE2FD24D63FCA15B64A14BFFDBFFFFDFFFEBFFF",
      INIT_71 => X"557C3E2FFF82FD24D63FCA15B64A14BFFFFFFFFEBFFEBFFFFFFFFFFF9FFD5555",
      INIT_72 => X"D63FCA15B64A14BFFFFFFFFEBFFEBFFFFFFFFFFFDFFE1556FF5954A557C285BF",
      INIT_73 => X"FFFFFFFFBFFF7FFFFFFFFFFFDFFF4556FF5954A557C285BF557C1FFEFB82FD24",
      INIT_74 => X"FFFFFFFFDBFF8556FF5954A557C285BF557C1AF44782FD24D63FCA15B64A14BF",
      INIT_75 => X"FF5954A557C285BF557C58E15782FD24D63FCA15B64A14BFFFFFFFFF7FFF7FFF",
      INIT_76 => X"557D59E55792FD65D63FCA15B64A14BFFFFFFFFF7FFF7FFFFFFFFFFFEBFFD156",
      INIT_77 => X"D63FC615B64A14BFFFFFFFFF7FFF7FFFFFFFFFFFEBFFF156FF5954A557C285BF",
      INIT_78 => X"FFFFFFFF7FFF6FFFFFFFFFFFFBFFF446FF5954A557C285FF557D59E55796FD75",
      INIT_79 => X"FFFFFFFFF7FFFD46FF5954A557C285FF557C59E15782FD65D63FC615B64A14BF",
      INIT_7A => X"FF5954A557C285FF557C19E15782FD64D63FC615B64A14BFFFFFFFFFAFFFAFFF",
      INIT_7B => X"557C59E15782FD65D63FCA15F64A157FFFFFFFFFAFFFAFFFFFFFFFFFF7FFFDE4",
      INIT_7C => X"D67FDA59FA5A552FFFFFFFFFAFFFDFFFFFFFFFFFFBFFFE7E6F5955A557D689FF",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin1_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin1_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end jin1_blk_mem_gen_prim_width;

architecture STRUCTURE of jin1_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.jin1_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \jin1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \jin1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \jin1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \jin1_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\jin1_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin1_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin1_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end jin1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of jin1_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.jin1_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\jin1_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(3 downto 2),
      douta(1 downto 0) => douta(3 downto 2),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin1_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin1_blk_mem_gen_top : entity is "blk_mem_gen_top";
end jin1_blk_mem_gen_top;

architecture STRUCTURE of jin1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.jin1_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin1_blk_mem_gen_v8_3_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin1_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end jin1_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of jin1_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.jin1_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin1_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of jin1_blk_mem_gen_v8_3_3 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of jin1_blk_mem_gen_v8_3_3 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of jin1_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of jin1_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of jin1_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of jin1_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of jin1_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of jin1_blk_mem_gen_v8_3_3 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of jin1_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of jin1_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of jin1_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of jin1_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     4.8465 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of jin1_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of jin1_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of jin1_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of jin1_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of jin1_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of jin1_blk_mem_gen_v8_3_3 : entity is "jin1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of jin1_blk_mem_gen_v8_3_3 : entity is "jin1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of jin1_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of jin1_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of jin1_blk_mem_gen_v8_3_3 : entity is 16000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of jin1_blk_mem_gen_v8_3_3 : entity is 16000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of jin1_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of jin1_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of jin1_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of jin1_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of jin1_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of jin1_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of jin1_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of jin1_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of jin1_blk_mem_gen_v8_3_3 : entity is 16000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of jin1_blk_mem_gen_v8_3_3 : entity is 16000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of jin1_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of jin1_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of jin1_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of jin1_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of jin1_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin1_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of jin1_blk_mem_gen_v8_3_3 : entity is "yes";
end jin1_blk_mem_gen_v8_3_3;

architecture STRUCTURE of jin1_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.jin1_blk_mem_gen_v8_3_3_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin1 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of jin1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of jin1 : entity is "jin1,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of jin1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of jin1 : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end jin1;

architecture STRUCTURE of jin1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.8465 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "jin1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "jin1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.jin1_blk_mem_gen_v8_3_3
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => dina(3 downto 0),
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
