--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15348 paths analyzed, 1178 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.021ns.
--------------------------------------------------------------------------------
Slack:                  12.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_4 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.325 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_4 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.525   M_question_read_data[0]
                                                       question/read_data_4
    SLICE_X8Y31.B1       net (fanout=17)       2.439   M_question_read_data[4]
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y33.A2      net (fanout=13)       1.271   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y33.A       Tilo                  0.235   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X8Y32.BX       net (fanout=1)        0.758   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X8Y32.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (1.358ns logic, 5.611ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  13.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_4 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.912ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.325 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_4 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.525   M_question_read_data[0]
                                                       question/read_data_4
    SLICE_X8Y31.B1       net (fanout=17)       2.439   M_question_read_data[4]
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X8Y32.D5       net (fanout=13)       0.814   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X8Y32.D        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X9Y32.CX       net (fanout=1)        1.110   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X9Y32.CLK      Tdick                 0.114   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      6.912ns (1.406ns logic, 5.506ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  13.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.674ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.325 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.DQ       Tcko                  0.525   M_question_read_data[0]
                                                       question/read_data_0
    SLICE_X8Y31.B2       net (fanout=29)       2.144   M_question_read_data[0]
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y33.A2      net (fanout=13)       1.271   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y33.A       Tilo                  0.235   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X8Y32.BX       net (fanout=1)        0.758   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X8Y32.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      6.674ns (1.358ns logic, 5.316ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  13.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_read_q_2 (FF)
  Destination:          question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_read_q_2 to question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   M_state_q
                                                       dm/M_read_q_2
    SLICE_X9Y48.C1       net (fanout=7)        1.172   M_dm_ra[2]
    SLICE_X9Y48.C        Tilo                  0.259   Mmux_M_question_address12
                                                       M_dm_play1
    SLICE_X6Y50.C2       net (fanout=4)        1.189   M_dm_play
    SLICE_X6Y50.C        Tilo                  0.235   M_answer_address[1]
                                                       Mmux_M_question_address21
    SLICE_X8Y47.C2       net (fanout=3)        1.229   M_question_address[1]
    SLICE_X8Y47.C        Tilo                  0.255   M_question_read_data[0]
                                                       question/Mram_ram2
    SLICE_X8Y36.DX       net (fanout=2)        1.696   question/_n0008[1]
    SLICE_X8Y36.CLK      Tdick                 0.085   read_data_1_1
                                                       question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (1.359ns logic, 5.286ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  13.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.617ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.325 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.DQ       Tcko                  0.525   M_question_read_data[0]
                                                       question/read_data_0
    SLICE_X8Y31.B2       net (fanout=29)       2.144   M_question_read_data[0]
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X8Y32.D5       net (fanout=13)       0.814   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X8Y32.D        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X9Y32.CX       net (fanout=1)        1.110   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X9Y32.CLK      Tdick                 0.114   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      6.617ns (1.406ns logic, 5.211ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  13.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.535ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.430   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    SLICE_X10Y34.B1      net (fanout=7)        1.159   dm/M_tmr_q_29_1
    SLICE_X10Y34.B       Tilo                  0.235   dm/M_tmr_q[30]
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X8Y31.B5       net (fanout=4)        0.706   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y33.A2      net (fanout=13)       1.271   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y33.A       Tilo                  0.235   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X8Y32.BX       net (fanout=1)        0.758   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X8Y32.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (1.498ns logic, 5.037ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  13.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_read_q_2 (FF)
  Destination:          question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_read_q_2 to question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   M_state_q
                                                       dm/M_read_q_2
    SLICE_X9Y48.C1       net (fanout=7)        1.172   M_dm_ra[2]
    SLICE_X9Y48.C        Tilo                  0.259   Mmux_M_question_address12
                                                       M_dm_play1
    SLICE_X6Y50.C2       net (fanout=4)        1.189   M_dm_play
    SLICE_X6Y50.C        Tilo                  0.235   M_answer_address[1]
                                                       Mmux_M_question_address21
    SLICE_X8Y47.D2       net (fanout=3)        1.079   M_question_address[1]
    SLICE_X8Y47.DMUX     Tilo                  0.326   M_question_read_data[0]
                                                       question/Mram_ram3
    SLICE_X8Y36.AX       net (fanout=2)        1.630   question/_n0008[2]
    SLICE_X8Y36.CLK      Tdick                 0.085   read_data_1_1
                                                       question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.500ns (1.430ns logic, 5.070ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  13.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.478ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.430   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    SLICE_X10Y34.B1      net (fanout=7)        1.159   dm/M_tmr_q_29_1
    SLICE_X10Y34.B       Tilo                  0.235   dm/M_tmr_q[30]
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X8Y31.B5       net (fanout=4)        0.706   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X8Y32.D5       net (fanout=13)       0.814   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X8Y32.D        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X9Y32.CX       net (fanout=1)        1.110   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X9Y32.CLK      Tdick                 0.114   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      6.478ns (1.546ns logic, 4.932ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  13.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_26 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.430ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_26 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   M_dm_value[3]
                                                       dm/M_tmr_q_26
    SLICE_X9Y33.D2       net (fanout=35)       0.977   M_dm_value[0]
    SLICE_X9Y33.D        Tilo                  0.259   dm/M_tmr_q[30]_GND_10_o_equal_337_o
                                                       dm/M_tmr_q[30]_GND_10_o_equal_337_o<30>1
    SLICE_X9Y33.C2       net (fanout=1)        1.114   dm/M_tmr_q[30]_GND_10_o_equal_337_o
    SLICE_X9Y33.C        Tilo                  0.259   dm/M_tmr_q[30]_GND_10_o_equal_337_o
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C6       net (fanout=2)        0.688   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y33.A2      net (fanout=13)       1.271   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y33.A       Tilo                  0.235   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X8Y32.BX       net (fanout=1)        0.758   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X8Y32.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (1.622ns logic, 4.808ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  13.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_q_FSM_FFd1 (FF)
  Destination:          question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_q_FSM_FFd1 to question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_game_q_FSM_FFd3
                                                       M_game_q_FSM_FFd1
    SLICE_X9Y48.C2       net (fanout=61)       0.907   M_game_q_FSM_FFd1
    SLICE_X9Y48.C        Tilo                  0.259   Mmux_M_question_address12
                                                       M_dm_play1
    SLICE_X6Y50.C2       net (fanout=4)        1.189   M_dm_play
    SLICE_X6Y50.C        Tilo                  0.235   M_answer_address[1]
                                                       Mmux_M_question_address21
    SLICE_X8Y47.C2       net (fanout=3)        1.229   M_question_address[1]
    SLICE_X8Y47.C        Tilo                  0.255   M_question_read_data[0]
                                                       question/Mram_ram2
    SLICE_X8Y36.DX       net (fanout=2)        1.696   question/_n0008[1]
    SLICE_X8Y36.CLK      Tdick                 0.085   read_data_1_1
                                                       question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.331ns (1.310ns logic, 5.021ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  13.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_26 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_26 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   M_dm_value[3]
                                                       dm/M_tmr_q_26
    SLICE_X9Y33.D2       net (fanout=35)       0.977   M_dm_value[0]
    SLICE_X9Y33.D        Tilo                  0.259   dm/M_tmr_q[30]_GND_10_o_equal_337_o
                                                       dm/M_tmr_q[30]_GND_10_o_equal_337_o<30>1
    SLICE_X9Y33.C2       net (fanout=1)        1.114   dm/M_tmr_q[30]_GND_10_o_equal_337_o
    SLICE_X9Y33.C        Tilo                  0.259   dm/M_tmr_q[30]_GND_10_o_equal_337_o
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C6       net (fanout=2)        0.688   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X8Y32.D5       net (fanout=13)       0.814   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X8Y32.D        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X9Y32.CX       net (fanout=1)        1.110   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X9Y32.CLK      Tdick                 0.114   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      6.373ns (1.670ns logic, 4.703ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  13.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_26 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.364ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_26 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   M_dm_value[3]
                                                       dm/M_tmr_q_26
    SLICE_X10Y34.B3      net (fanout=35)       0.893   M_dm_value[0]
    SLICE_X10Y34.B       Tilo                  0.235   dm/M_tmr_q[30]
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X8Y31.B5       net (fanout=4)        0.706   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y33.A2      net (fanout=13)       1.271   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y33.A       Tilo                  0.235   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X8Y32.BX       net (fanout=1)        0.758   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X8Y32.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      6.364ns (1.593ns logic, 4.771ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  13.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_4 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.306ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_4 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.525   M_question_read_data[0]
                                                       question/read_data_4
    SLICE_X8Y31.B1       net (fanout=17)       2.439   M_question_read_data[4]
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y34.A1      net (fanout=13)       1.337   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y34.CLK     Tas                   0.349   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (1.387ns logic, 4.919ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  13.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_26 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_26 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.AQ       Tcko                  0.525   M_dm_value[3]
                                                       dm/M_tmr_q_26
    SLICE_X10Y34.B3      net (fanout=35)       0.893   M_dm_value[0]
    SLICE_X10Y34.B       Tilo                  0.235   dm/M_tmr_q[30]
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X8Y31.B5       net (fanout=4)        0.706   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X8Y32.D5       net (fanout=13)       0.814   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X8Y32.D        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X9Y32.CX       net (fanout=1)        1.110   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X9Y32.CLK      Tdick                 0.114   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (1.641ns logic, 4.666ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  13.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_read_q_1 (FF)
  Destination:          question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.293ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_read_q_1 to question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q
                                                       dm/M_read_q_1
    SLICE_X9Y48.C3       net (fanout=7)        0.820   M_dm_ra[1]
    SLICE_X9Y48.C        Tilo                  0.259   Mmux_M_question_address12
                                                       M_dm_play1
    SLICE_X6Y50.C2       net (fanout=4)        1.189   M_dm_play
    SLICE_X6Y50.C        Tilo                  0.235   M_answer_address[1]
                                                       Mmux_M_question_address21
    SLICE_X8Y47.C2       net (fanout=3)        1.229   M_question_address[1]
    SLICE_X8Y47.C        Tilo                  0.255   M_question_read_data[0]
                                                       question/Mram_ram2
    SLICE_X8Y36.DX       net (fanout=2)        1.696   question/_n0008[1]
    SLICE_X8Y36.CLK      Tdick                 0.085   read_data_1_1
                                                       question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (1.359ns logic, 4.934ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  13.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.285ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.325 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.CQ       Tcko                  0.525   M_question_read_data[0]
                                                       question/read_data_3
    SLICE_X8Y31.B4       net (fanout=21)       1.755   M_question_read_data[3]
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y33.A2      net (fanout=13)       1.271   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y33.A       Tilo                  0.235   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X8Y32.BX       net (fanout=1)        0.758   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X8Y32.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      6.285ns (1.358ns logic, 4.927ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  13.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_q_FSM_FFd1 (FF)
  Destination:          question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_q_FSM_FFd1 to question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_game_q_FSM_FFd3
                                                       M_game_q_FSM_FFd1
    SLICE_X9Y48.C2       net (fanout=61)       0.907   M_game_q_FSM_FFd1
    SLICE_X9Y48.C        Tilo                  0.259   Mmux_M_question_address12
                                                       M_dm_play1
    SLICE_X6Y50.C2       net (fanout=4)        1.189   M_dm_play
    SLICE_X6Y50.C        Tilo                  0.235   M_answer_address[1]
                                                       Mmux_M_question_address21
    SLICE_X8Y47.D2       net (fanout=3)        1.079   M_question_address[1]
    SLICE_X8Y47.DMUX     Tilo                  0.326   M_question_read_data[0]
                                                       question/Mram_ram3
    SLICE_X8Y36.AX       net (fanout=2)        1.630   question/_n0008[2]
    SLICE_X8Y36.CLK      Tdick                 0.085   read_data_1_1
                                                       question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (1.381ns logic, 4.805ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_read_q_2 (FF)
  Destination:          question/read_data_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_read_q_2 to question/read_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   M_state_q
                                                       dm/M_read_q_2
    SLICE_X9Y48.C1       net (fanout=7)        1.172   M_dm_ra[2]
    SLICE_X9Y48.C        Tilo                  0.259   Mmux_M_question_address12
                                                       M_dm_play1
    SLICE_X6Y50.C2       net (fanout=4)        1.189   M_dm_play
    SLICE_X6Y50.C        Tilo                  0.235   M_answer_address[1]
                                                       Mmux_M_question_address21
    SLICE_X8Y47.C2       net (fanout=3)        1.229   M_question_address[1]
    SLICE_X8Y47.C        Tilo                  0.255   M_question_read_data[0]
                                                       question/Mram_ram2
    SLICE_X9Y36.AX       net (fanout=2)        1.281   question/_n0008[1]
    SLICE_X9Y36.CLK      Tdick                 0.114   M_question_read_data[2]
                                                       question/read_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (1.388ns logic, 4.871ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.264ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.430   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    SLICE_X9Y34.D1       net (fanout=7)        1.149   dm/M_tmr_q_29_1
    SLICE_X9Y34.D        Tilo                  0.259   dm/M_tmr_q[30]_PWR_11_o_equal_133_o<30>1
                                                       dm/M_tmr_q[30]_PWR_11_o_equal_133_o<30>11
    SLICE_X9Y34.C5       net (fanout=2)        0.414   dm/M_tmr_q[30]_PWR_11_o_equal_133_o<30>1
    SLICE_X9Y34.C        Tilo                  0.259   dm/M_tmr_q[30]_PWR_11_o_equal_133_o<30>1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1011
    SLICE_X10Y33.B1      net (fanout=2)        1.185   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1012
    SLICE_X10Y33.B       Tilo                  0.235   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X8Y32.D1       net (fanout=13)       0.855   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X8Y32.D        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X9Y32.CX       net (fanout=1)        1.110   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X9Y32.CLK      Tdick                 0.114   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      6.264ns (1.551ns logic, 4.713ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  13.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_4 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_4 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.525   M_question_read_data[0]
                                                       question/read_data_4
    SLICE_X8Y31.B1       net (fanout=17)       2.439   M_question_read_data[4]
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y33.A2      net (fanout=13)       1.271   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y33.CLK     Tas                   0.349   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (1.387ns logic, 4.853ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.228ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.325 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.CQ       Tcko                  0.525   M_question_read_data[0]
                                                       question/read_data_3
    SLICE_X8Y31.B4       net (fanout=21)       1.755   M_question_read_data[3]
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X8Y32.D5       net (fanout=13)       0.814   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X8Y32.D        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X9Y32.CX       net (fanout=1)        1.110   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X9Y32.CLK      Tdick                 0.114   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      6.228ns (1.406ns logic, 4.822ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  13.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_q_FSM_FFd2 (FF)
  Destination:          question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_q_FSM_FFd2 to question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_game_q_FSM_FFd3
                                                       M_game_q_FSM_FFd2
    SLICE_X9Y48.C4       net (fanout=49)       0.697   M_game_q_FSM_FFd2
    SLICE_X9Y48.C        Tilo                  0.259   Mmux_M_question_address12
                                                       M_dm_play1
    SLICE_X6Y50.C2       net (fanout=4)        1.189   M_dm_play
    SLICE_X6Y50.C        Tilo                  0.235   M_answer_address[1]
                                                       Mmux_M_question_address21
    SLICE_X8Y47.C2       net (fanout=3)        1.229   M_question_address[1]
    SLICE_X8Y47.C        Tilo                  0.255   M_question_read_data[0]
                                                       question/Mram_ram2
    SLICE_X8Y36.DX       net (fanout=2)        1.696   question/_n0008[1]
    SLICE_X8Y36.CLK      Tdick                 0.085   read_data_1_1
                                                       question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (1.310ns logic, 4.811ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  13.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_27 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_27 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.525   M_dm_value[3]
                                                       dm/M_tmr_q_27
    SLICE_X10Y34.B5      net (fanout=36)       0.732   M_dm_value[1]
    SLICE_X10Y34.B       Tilo                  0.235   dm/M_tmr_q[30]
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X8Y31.B5       net (fanout=4)        0.706   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y33.A2      net (fanout=13)       1.271   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y33.A       Tilo                  0.235   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X8Y32.BX       net (fanout=1)        0.758   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X8Y32.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.593ns logic, 4.610ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  13.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_read_q_1 (FF)
  Destination:          question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_read_q_1 to question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q
                                                       dm/M_read_q_1
    SLICE_X9Y48.A3       net (fanout=7)        0.976   M_dm_ra[1]
    SLICE_X9Y48.A        Tilo                  0.259   Mmux_M_question_address12
                                                       Mmux_M_question_address111
    SLICE_X6Y50.C4       net (fanout=5)        0.912   Mmux_M_question_address11
    SLICE_X6Y50.C        Tilo                  0.235   M_answer_address[1]
                                                       Mmux_M_question_address21
    SLICE_X8Y47.C2       net (fanout=3)        1.229   M_question_address[1]
    SLICE_X8Y47.C        Tilo                  0.255   M_question_read_data[0]
                                                       question/Mram_ram2
    SLICE_X8Y36.DX       net (fanout=2)        1.696   question/_n0008[1]
    SLICE_X8Y36.CLK      Tdick                 0.085   read_data_1_1
                                                       question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (1.359ns logic, 4.813ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  13.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.170ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.430   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    SLICE_X8Y34.C1       net (fanout=7)        0.953   dm/M_tmr_q_29_1
    SLICE_X8Y34.C        Tilo                  0.255   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1021
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613_SW0
    SLICE_X8Y34.A1       net (fanout=1)        0.566   dm/N131
    SLICE_X8Y34.A        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1021
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613
    SLICE_X7Y29.C5       net (fanout=6)        1.104   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10161
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y33.A2      net (fanout=13)       1.271   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y33.A       Tilo                  0.235   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X8Y32.BX       net (fanout=1)        0.758   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X8Y32.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      6.170ns (1.518ns logic, 4.652ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  13.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_read_q_1 (FF)
  Destination:          question/read_data_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.320 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_read_q_1 to question/read_data_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q
                                                       dm/M_read_q_1
    SLICE_X9Y48.C3       net (fanout=7)        0.820   M_dm_ra[1]
    SLICE_X9Y48.C        Tilo                  0.259   Mmux_M_question_address12
                                                       M_dm_play1
    SLICE_X6Y50.C2       net (fanout=4)        1.189   M_dm_play
    SLICE_X6Y50.C        Tilo                  0.235   M_answer_address[1]
                                                       Mmux_M_question_address21
    SLICE_X8Y47.D2       net (fanout=3)        1.079   M_question_address[1]
    SLICE_X8Y47.DMUX     Tilo                  0.326   M_question_read_data[0]
                                                       question/Mram_ram3
    SLICE_X8Y36.AX       net (fanout=2)        1.630   question/_n0008[2]
    SLICE_X8Y36.CLK      Tdick                 0.085   read_data_1_1
                                                       question/read_data_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (1.430ns logic, 4.718ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_game_q_FSM_FFd2 (FF)
  Destination:          question/read_data_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_game_q_FSM_FFd2 to question/read_data_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_game_q_FSM_FFd3
                                                       M_game_q_FSM_FFd2
    SLICE_X9Y48.A1       net (fanout=49)       0.916   M_game_q_FSM_FFd2
    SLICE_X9Y48.A        Tilo                  0.259   Mmux_M_question_address12
                                                       Mmux_M_question_address111
    SLICE_X6Y50.C4       net (fanout=5)        0.912   Mmux_M_question_address11
    SLICE_X6Y50.C        Tilo                  0.235   M_answer_address[1]
                                                       Mmux_M_question_address21
    SLICE_X8Y47.C2       net (fanout=3)        1.229   M_question_address[1]
    SLICE_X8Y47.C        Tilo                  0.255   M_question_read_data[0]
                                                       question/Mram_ram2
    SLICE_X8Y36.DX       net (fanout=2)        1.696   question/_n0008[1]
    SLICE_X8Y36.CLK      Tdick                 0.085   read_data_1_1
                                                       question/read_data_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (1.310ns logic, 4.753ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  13.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_27 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.146ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_27 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.525   M_dm_value[3]
                                                       dm/M_tmr_q_27
    SLICE_X10Y34.B5      net (fanout=36)       0.732   M_dm_value[1]
    SLICE_X10Y34.B       Tilo                  0.235   dm/M_tmr_q[30]
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X8Y31.B5       net (fanout=4)        0.706   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X8Y31.B        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y29.C1       net (fanout=2)        1.143   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X8Y32.D5       net (fanout=13)       0.814   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X8Y32.D        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X9Y32.CX       net (fanout=1)        1.110   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X9Y32.CLK      Tdick                 0.114   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (1.641ns logic, 4.505ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.115ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.325 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30
    SLICE_X9Y33.D3       net (fanout=27)       0.711   dm/M_tmr_q[30]
    SLICE_X9Y33.D        Tilo                  0.259   dm/M_tmr_q[30]_GND_10_o_equal_337_o
                                                       dm/M_tmr_q[30]_GND_10_o_equal_337_o<30>1
    SLICE_X9Y33.C2       net (fanout=1)        1.114   dm/M_tmr_q[30]_GND_10_o_equal_337_o
    SLICE_X9Y33.C        Tilo                  0.259   dm/M_tmr_q[30]_GND_10_o_equal_337_o
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y29.C6       net (fanout=2)        0.688   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X10Y33.A2      net (fanout=13)       1.271   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X10Y33.A       Tilo                  0.235   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X8Y32.BX       net (fanout=1)        0.758   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X8Y32.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      6.115ns (1.573ns logic, 4.542ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  13.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.430   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    SLICE_X8Y34.C1       net (fanout=7)        0.953   dm/M_tmr_q_29_1
    SLICE_X8Y34.C        Tilo                  0.255   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1021
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613_SW0
    SLICE_X8Y34.A1       net (fanout=1)        0.566   dm/N131
    SLICE_X8Y34.A        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1021
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613
    SLICE_X7Y29.C5       net (fanout=6)        1.104   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10161
    SLICE_X7Y29.C        Tilo                  0.259   dm/M_tmr_q[9]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X8Y32.D5       net (fanout=13)       0.814   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X8Y32.D        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X9Y32.CX       net (fanout=1)        1.110   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X9Y32.CLK      Tdick                 0.114   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (1.566ns logic, 4.547ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[0]/CLK
  Logical resource: question/Mram_ram5/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[0]/CLK
  Logical resource: question/Mram_ram4/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[0]/CLK
  Logical resource: question/Mram_ram2/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[0]/CLK
  Logical resource: question/Mram_ram3/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[0]/CLK
  Logical resource: question/Mram_ram1/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram5/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram3/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram1/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram2/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram4/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: seg/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.021|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15348 paths, 0 nets, and 1791 connections

Design statistics:
   Minimum period:   7.021ns{1}   (Maximum frequency: 142.430MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 03:20:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



