ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB71:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "motor.h"
  25:Core/Src/main.c **** #include "math.h"
  26:Core/Src/main.c **** #include "stdlib.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 2


  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** #define MAX_SPEED   700
  37:Core/Src/main.c **** const uint16_t WHITE[8] = {3057, 2769, 2764, 3069, 2887, 3000, 2950, 3020};
  38:Core/Src/main.c **** const uint16_t BLACK[8] = {3888, 3913, 3892, 3904, 3907, 3913, 3916, 3920};
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  51:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** uint32_t adc_buffer[9];
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** float Kp = 0.5;
  57:Core/Src/main.c **** float Ki = 0.1;
  58:Core/Src/main.c **** float Kd = 0;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** uint8_t multiP = 1;
  61:Core/Src/main.c **** uint8_t multiI  = 1;
  62:Core/Src/main.c **** uint8_t multiD = 1;
  63:Core/Src/main.c **** uint8_t Kpfinal;
  64:Core/Src/main.c **** uint8_t Kifinal;
  65:Core/Src/main.c **** uint8_t Kdfinal;
  66:Core/Src/main.c **** float Pvalue;
  67:Core/Src/main.c **** float Ivalue;
  68:Core/Src/main.c **** float Dvalue;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** uint32_t dt;
  71:Core/Src/main.c **** uint32_t t0;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** uint16_t position;
  74:Core/Src/main.c **** int P, D, I, previousError, PIDvalue, error;
  75:Core/Src/main.c **** int lsp, rsp;
  76:Core/Src/main.c **** int lfspeed = MAX_SPEED*0.7;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** bool adc_done_flag = false;
  79:Core/Src/main.c **** /* USER CODE END PV */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  82:Core/Src/main.c **** void SystemClock_Config(void);
  83:Core/Src/main.c **** static void MX_GPIO_Init(void);
  84:Core/Src/main.c **** static void MX_DMA_Init(void);
  85:Core/Src/main.c **** static void MX_ADC1_Init(void);
  86:Core/Src/main.c **** static void MX_TIM1_Init(void);
  87:Core/Src/main.c **** static void MX_TIM2_Init(void);
  88:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  89:Core/Src/main.c **** void Enter_Sleep(void);
  90:Core/Src/main.c **** void PID_Linefollow(int32_t error);
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 3


  91:Core/Src/main.c **** uint32_t Read_Line(void);
  92:Core/Src/main.c **** void Robot_Control(void);
  93:Core/Src/main.c **** uint16_t Normalize_Sensors(uint16_t raw, uint8_t i);
  94:Core/Src/main.c **** uint8_t Get_Line(void);
  95:Core/Src/main.c **** /* USER CODE END PFP */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  98:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** /* USER CODE END 0 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /**
 103:Core/Src/main.c ****   * @brief  The application entry point.
 104:Core/Src/main.c ****   * @retval int
 105:Core/Src/main.c ****   */
 106:Core/Src/main.c **** int main(void)
 107:Core/Src/main.c **** {
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END 1 */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 116:Core/Src/main.c ****   HAL_Init();
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* USER CODE END Init */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* Configure the system clock */
 123:Core/Src/main.c ****   SystemClock_Config();
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* USER CODE END SysInit */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* Initialize all configured peripherals */
 130:Core/Src/main.c ****   MX_GPIO_Init();
 131:Core/Src/main.c ****   MX_DMA_Init();
 132:Core/Src/main.c ****   MX_ADC1_Init();
 133:Core/Src/main.c ****   MX_TIM1_Init();
 134:Core/Src/main.c ****   MX_TIM2_Init();
 135:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 136:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 137:Core/Src/main.c ****   HAL_Delay(300);
 138:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 139:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_ON_GPIO_Port, LED_ON_Pin, GPIO_PIN_SET);
 140:Core/Src/main.c ****   HAL_GPIO_WritePin(IR_EN_GPIO_Port, IR_EN_Pin, GPIO_PIN_SET);
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   M_Init();
 145:Core/Src/main.c ****   //M_SetSpeed(500, 500, FORWARD, FORWARD);
 146:Core/Src/main.c ****   // M_Disable();
 147:Core/Src/main.c ****   // Enter_Sleep();
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 4


 148:Core/Src/main.c ****   while(!HAL_GPIO_ReadPin(BTT_ON_GPIO_Port, BTT_ON_Pin));
 149:Core/Src/main.c ****   
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 152:Core/Src/main.c ****   HAL_Delay(300);
 153:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   HAL_Delay(500);
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 158:Core/Src/main.c ****   HAL_Delay(200);
 159:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   HAL_Delay(500);
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 164:Core/Src/main.c ****   HAL_Delay(100);
 165:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   HAL_Delay(400);
 168:Core/Src/main.c ****   /* USER CODE END 2 */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* Infinite loop */
 171:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 172:Core/Src/main.c ****   while (1)
 173:Core/Src/main.c ****   {
 174:Core/Src/main.c ****     if(adc_done_flag){
 175:Core/Src/main.c ****       adc_done_flag = false;
 176:Core/Src/main.c ****       Robot_Control();
 177:Core/Src/main.c ****       HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 178:Core/Src/main.c ****       if(Get_Line() == 0 || Get_Line() == 255){
 179:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_SET);
 180:Core/Src/main.c ****       }else{
 181:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_RESET);
 182:Core/Src/main.c ****       }
 183:Core/Src/main.c ****     }
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(BTT_ON_GPIO_Port, BTT_ON_Pin)){
 186:Core/Src/main.c ****       M_Disable();
 187:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_ON_GPIO_Port, LED_ON_Pin, GPIO_PIN_RESET);
 188:Core/Src/main.c ****       HAL_GPIO_WritePin(IR_EN_GPIO_Port, IR_EN_Pin, GPIO_PIN_RESET);
 189:Core/Src/main.c ****       HAL_NVIC_SystemReset();
 190:Core/Src/main.c ****       break;
 191:Core/Src/main.c ****     }
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   //   for(;;){
 194:Core/Src/main.c ****   //   for (uint16_t i = 0; i < 800; i++){
 195:Core/Src/main.c ****   //     M_SetSpeed(i, i, FORWARD, FORWARD);
 196:Core/Src/main.c ****   //     HAL_GPIO_TogglePin(LED_ACT_GPIO_Port, LED_ACT_Pin);
 197:Core/Src/main.c ****   //     HAL_Delay(10);
 198:Core/Src/main.c ****   //   }
 199:Core/Src/main.c ****   //   HAL_Delay(1000);
 200:Core/Src/main.c ****   //   for (uint16_t i = 799; i > 0; i--){
 201:Core/Src/main.c ****   //     M_SetSpeed(i, i, FORWARD, FORWARD);
 202:Core/Src/main.c ****   //     HAL_GPIO_TogglePin(LED_ACT_GPIO_Port, LED_ACT_Pin);
 203:Core/Src/main.c ****   //     HAL_Delay(10);
 204:Core/Src/main.c ****   //   }
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 5


 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   //   for (uint16_t i = 0; i < 800; i++){
 207:Core/Src/main.c ****   //     M_SetSpeed(i, i, BACKWARD, BACKWARD);
 208:Core/Src/main.c ****   //     HAL_GPIO_TogglePin(LED_ACT_GPIO_Port, LED_ACT_Pin);
 209:Core/Src/main.c ****   //     HAL_Delay(10);
 210:Core/Src/main.c ****   //   }
 211:Core/Src/main.c ****   //   HAL_Delay(1000);
 212:Core/Src/main.c ****   //   for (uint16_t i = 799; i > 0; i--){
 213:Core/Src/main.c ****   //     M_SetSpeed(i, i, BACKWARD, BACKWARD);
 214:Core/Src/main.c ****   //     HAL_GPIO_TogglePin(LED_ACT_GPIO_Port, LED_ACT_Pin);
 215:Core/Src/main.c ****   //     HAL_Delay(10);
 216:Core/Src/main.c ****   //   }
 217:Core/Src/main.c ****   //   HAL_Delay(1000);
 218:Core/Src/main.c ****   // }
 219:Core/Src/main.c ****     /* USER CODE END WHILE */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 222:Core/Src/main.c ****   }
 223:Core/Src/main.c ****   /* USER CODE END 3 */
 224:Core/Src/main.c **** }
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** /**
 227:Core/Src/main.c ****   * @brief System Clock Configuration
 228:Core/Src/main.c ****   * @retval None
 229:Core/Src/main.c ****   */
 230:Core/Src/main.c **** void SystemClock_Config(void)
 231:Core/Src/main.c **** {
 232:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 233:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 234:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 237:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 238:Core/Src/main.c ****   */
 239:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 240:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 241:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 243:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 244:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 245:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 246:Core/Src/main.c ****   {
 247:Core/Src/main.c ****     Error_Handler();
 248:Core/Src/main.c ****   }
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 253:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 254:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 255:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 256:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 257:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 260:Core/Src/main.c ****   {
 261:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 6


 262:Core/Src/main.c ****   }
 263:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 264:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 265:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 266:Core/Src/main.c ****   {
 267:Core/Src/main.c ****     Error_Handler();
 268:Core/Src/main.c ****   }
 269:Core/Src/main.c **** }
 270:Core/Src/main.c **** 
 271:Core/Src/main.c **** /**
 272:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 273:Core/Src/main.c ****   * @param None
 274:Core/Src/main.c ****   * @retval None
 275:Core/Src/main.c ****   */
 276:Core/Src/main.c **** static void MX_ADC1_Init(void)
 277:Core/Src/main.c **** {
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /** Common config
 290:Core/Src/main.c ****   */
 291:Core/Src/main.c ****   hadc1.Instance = ADC1;
 292:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 293:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 294:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 295:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 296:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 297:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 9;
 298:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /** Configure Regular Channel
 304:Core/Src/main.c ****   */
 305:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 306:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 307:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 308:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 309:Core/Src/main.c ****   {
 310:Core/Src/main.c ****     Error_Handler();
 311:Core/Src/main.c ****   }
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /** Configure Regular Channel
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 316:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 317:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 318:Core/Src/main.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 7


 319:Core/Src/main.c ****     Error_Handler();
 320:Core/Src/main.c ****   }
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /** Configure Regular Channel
 323:Core/Src/main.c ****   */
 324:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_3;
 325:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 326:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 327:Core/Src/main.c ****   {
 328:Core/Src/main.c ****     Error_Handler();
 329:Core/Src/main.c ****   }
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /** Configure Regular Channel
 332:Core/Src/main.c ****   */
 333:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 334:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 335:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 336:Core/Src/main.c ****   {
 337:Core/Src/main.c ****     Error_Handler();
 338:Core/Src/main.c ****   }
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /** Configure Regular Channel
 341:Core/Src/main.c ****   */
 342:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_5;
 343:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 344:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 345:Core/Src/main.c ****   {
 346:Core/Src/main.c ****     Error_Handler();
 347:Core/Src/main.c ****   }
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   /** Configure Regular Channel
 350:Core/Src/main.c ****   */
 351:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_6;
 352:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 353:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 354:Core/Src/main.c ****   {
 355:Core/Src/main.c ****     Error_Handler();
 356:Core/Src/main.c ****   }
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /** Configure Regular Channel
 359:Core/Src/main.c ****   */
 360:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_7;
 361:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 362:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 363:Core/Src/main.c ****   {
 364:Core/Src/main.c ****     Error_Handler();
 365:Core/Src/main.c ****   }
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /** Configure Regular Channel
 368:Core/Src/main.c ****   */
 369:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_8;
 370:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 371:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 372:Core/Src/main.c ****   {
 373:Core/Src/main.c ****     Error_Handler();
 374:Core/Src/main.c ****   }
 375:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 8


 376:Core/Src/main.c ****   /** Configure Regular Channel
 377:Core/Src/main.c ****   */
 378:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_9;
 379:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 380:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 381:Core/Src/main.c ****   {
 382:Core/Src/main.c ****     Error_Handler();
 383:Core/Src/main.c ****   }
 384:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c **** }
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** /**
 391:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 392:Core/Src/main.c ****   * @param None
 393:Core/Src/main.c ****   * @retval None
 394:Core/Src/main.c ****   */
 395:Core/Src/main.c **** static void MX_TIM1_Init(void)
 396:Core/Src/main.c **** {
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 403:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 404:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 405:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 410:Core/Src/main.c ****   htim1.Instance = TIM1;
 411:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 412:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 413:Core/Src/main.c ****   htim1.Init.Period = 799;
 414:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 415:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 416:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 417:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 418:Core/Src/main.c ****   {
 419:Core/Src/main.c ****     Error_Handler();
 420:Core/Src/main.c ****   }
 421:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 422:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 423:Core/Src/main.c ****   {
 424:Core/Src/main.c ****     Error_Handler();
 425:Core/Src/main.c ****   }
 426:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 427:Core/Src/main.c ****   {
 428:Core/Src/main.c ****     Error_Handler();
 429:Core/Src/main.c ****   }
 430:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 431:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 432:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 9


 433:Core/Src/main.c ****   {
 434:Core/Src/main.c ****     Error_Handler();
 435:Core/Src/main.c ****   }
 436:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 437:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 438:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 439:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 440:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 441:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 442:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 443:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 444:Core/Src/main.c ****   {
 445:Core/Src/main.c ****     Error_Handler();
 446:Core/Src/main.c ****   }
 447:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****     Error_Handler();
 450:Core/Src/main.c ****   }
 451:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 452:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 453:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 454:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 455:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 456:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 457:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 458:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 459:Core/Src/main.c ****   {
 460:Core/Src/main.c ****     Error_Handler();
 461:Core/Src/main.c ****   }
 462:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 465:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 466:Core/Src/main.c **** 
 467:Core/Src/main.c **** }
 468:Core/Src/main.c **** 
 469:Core/Src/main.c **** /**
 470:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 471:Core/Src/main.c ****   * @param None
 472:Core/Src/main.c ****   * @retval None
 473:Core/Src/main.c ****   */
 474:Core/Src/main.c **** static void MX_TIM2_Init(void)
 475:Core/Src/main.c **** {
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 482:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 483:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 488:Core/Src/main.c ****   htim2.Instance = TIM2;
 489:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 10


 490:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 491:Core/Src/main.c ****   htim2.Init.Period = 799;
 492:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 493:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 494:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 495:Core/Src/main.c ****   {
 496:Core/Src/main.c ****     Error_Handler();
 497:Core/Src/main.c ****   }
 498:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 499:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 500:Core/Src/main.c ****   {
 501:Core/Src/main.c ****     Error_Handler();
 502:Core/Src/main.c ****   }
 503:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 504:Core/Src/main.c ****   {
 505:Core/Src/main.c ****     Error_Handler();
 506:Core/Src/main.c ****   }
 507:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 508:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 509:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 510:Core/Src/main.c ****   {
 511:Core/Src/main.c ****     Error_Handler();
 512:Core/Src/main.c ****   }
 513:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 514:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 515:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 516:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 517:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 518:Core/Src/main.c ****   {
 519:Core/Src/main.c ****     Error_Handler();
 520:Core/Src/main.c ****   }
 521:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 522:Core/Src/main.c ****   {
 523:Core/Src/main.c ****     Error_Handler();
 524:Core/Src/main.c ****   }
 525:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 528:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 529:Core/Src/main.c **** 
 530:Core/Src/main.c **** }
 531:Core/Src/main.c **** 
 532:Core/Src/main.c **** /**
 533:Core/Src/main.c ****   * Enable DMA controller clock
 534:Core/Src/main.c ****   */
 535:Core/Src/main.c **** static void MX_DMA_Init(void)
 536:Core/Src/main.c **** {
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /* DMA controller clock enable */
 539:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 540:Core/Src/main.c **** 
 541:Core/Src/main.c ****   /* DMA interrupt init */
 542:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 543:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 544:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 545:Core/Src/main.c **** 
 546:Core/Src/main.c **** }
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 11


 547:Core/Src/main.c **** 
 548:Core/Src/main.c **** /**
 549:Core/Src/main.c ****   * @brief GPIO Initialization Function
 550:Core/Src/main.c ****   * @param None
 551:Core/Src/main.c ****   * @retval None
 552:Core/Src/main.c ****   */
 553:Core/Src/main.c **** static void MX_GPIO_Init(void)
 554:Core/Src/main.c **** {
  26              		.loc 1 554 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              		.cfi_def_cfa_offset 16
  32              		.cfi_offset 4, -16
  33              		.cfi_offset 5, -12
  34              		.cfi_offset 6, -8
  35              		.cfi_offset 14, -4
  36 0002 86B0     		sub	sp, sp, #24
  37              		.cfi_def_cfa_offset 40
 555:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 555 3 view .LVU1
  39              		.loc 1 555 20 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0294     		str	r4, [sp, #8]
  42 0008 0394     		str	r4, [sp, #12]
  43 000a 0494     		str	r4, [sp, #16]
  44 000c 0594     		str	r4, [sp, #20]
 556:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 557:Core/Src/main.c **** 
 558:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 561:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  45              		.loc 1 561 3 is_stmt 1 view .LVU3
  46              	.LBB4:
  47              		.loc 1 561 3 view .LVU4
  48              		.loc 1 561 3 view .LVU5
  49 000e 1C4B     		ldr	r3, .L3
  50 0010 9A69     		ldr	r2, [r3, #24]
  51 0012 42F00402 		orr	r2, r2, #4
  52 0016 9A61     		str	r2, [r3, #24]
  53              		.loc 1 561 3 view .LVU6
  54 0018 9A69     		ldr	r2, [r3, #24]
  55 001a 02F00402 		and	r2, r2, #4
  56 001e 0092     		str	r2, [sp]
  57              		.loc 1 561 3 view .LVU7
  58 0020 009A     		ldr	r2, [sp]
  59              	.LBE4:
  60              		.loc 1 561 3 view .LVU8
 562:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  61              		.loc 1 562 3 view .LVU9
  62              	.LBB5:
  63              		.loc 1 562 3 view .LVU10
  64              		.loc 1 562 3 view .LVU11
  65 0022 9A69     		ldr	r2, [r3, #24]
  66 0024 42F00802 		orr	r2, r2, #8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 12


  67 0028 9A61     		str	r2, [r3, #24]
  68              		.loc 1 562 3 view .LVU12
  69 002a 9B69     		ldr	r3, [r3, #24]
  70 002c 03F00803 		and	r3, r3, #8
  71 0030 0193     		str	r3, [sp, #4]
  72              		.loc 1 562 3 view .LVU13
  73 0032 019B     		ldr	r3, [sp, #4]
  74              	.LBE5:
  75              		.loc 1 562 3 view .LVU14
 563:Core/Src/main.c **** 
 564:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 565:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED_ON_Pin|BUZZ_Pin|nSleep_Pin|IR_EN_Pin
  76              		.loc 1 565 3 view .LVU15
  77 0034 134D     		ldr	r5, .L3+4
  78 0036 2246     		mov	r2, r4
  79 0038 4FF47361 		mov	r1, #3888
  80 003c 2846     		mov	r0, r5
  81 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
  82              	.LVL0:
 566:Core/Src/main.c ****                           |LED_ACT_Pin|LED_LOW_Pin, GPIO_PIN_RESET);
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /*Configure GPIO pin : BTT_ON_Pin */
 569:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTT_ON_Pin;
  83              		.loc 1 569 3 view .LVU16
  84              		.loc 1 569 23 is_stmt 0 view .LVU17
  85 0042 0126     		movs	r6, #1
  86 0044 0296     		str	r6, [sp, #8]
 570:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  87              		.loc 1 570 3 is_stmt 1 view .LVU18
  88              		.loc 1 570 24 is_stmt 0 view .LVU19
  89 0046 0394     		str	r4, [sp, #12]
 571:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  90              		.loc 1 571 3 is_stmt 1 view .LVU20
  91              		.loc 1 571 24 is_stmt 0 view .LVU21
  92 0048 0494     		str	r4, [sp, #16]
 572:Core/Src/main.c ****   HAL_GPIO_Init(BTT_ON_GPIO_Port, &GPIO_InitStruct);
  93              		.loc 1 572 3 is_stmt 1 view .LVU22
  94 004a 02A9     		add	r1, sp, #8
  95 004c 0E48     		ldr	r0, .L3+8
  96 004e FFF7FEFF 		bl	HAL_GPIO_Init
  97              	.LVL1:
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /*Configure GPIO pin : nFautl_Pin */
 575:Core/Src/main.c ****   GPIO_InitStruct.Pin = nFautl_Pin;
  98              		.loc 1 575 3 view .LVU23
  99              		.loc 1 575 23 is_stmt 0 view .LVU24
 100 0052 0423     		movs	r3, #4
 101 0054 0293     		str	r3, [sp, #8]
 576:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 102              		.loc 1 576 3 is_stmt 1 view .LVU25
 103              		.loc 1 576 24 is_stmt 0 view .LVU26
 104 0056 0D4B     		ldr	r3, .L3+12
 105 0058 0393     		str	r3, [sp, #12]
 577:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 106              		.loc 1 577 3 is_stmt 1 view .LVU27
 107              		.loc 1 577 24 is_stmt 0 view .LVU28
 108 005a 0494     		str	r4, [sp, #16]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 13


 578:Core/Src/main.c ****   HAL_GPIO_Init(nFautl_GPIO_Port, &GPIO_InitStruct);
 109              		.loc 1 578 3 is_stmt 1 view .LVU29
 110 005c 02A9     		add	r1, sp, #8
 111 005e 2846     		mov	r0, r5
 112 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 113              	.LVL2:
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   /*Configure GPIO pins : LED_ON_Pin BUZZ_Pin nSleep_Pin IR_EN_Pin
 581:Core/Src/main.c ****                            LED_ACT_Pin LED_LOW_Pin */
 582:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_ON_Pin|BUZZ_Pin|nSleep_Pin|IR_EN_Pin
 114              		.loc 1 582 3 view .LVU30
 115              		.loc 1 582 23 is_stmt 0 view .LVU31
 116 0064 4FF47363 		mov	r3, #3888
 117 0068 0293     		str	r3, [sp, #8]
 583:Core/Src/main.c ****                           |LED_ACT_Pin|LED_LOW_Pin;
 584:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 118              		.loc 1 584 3 is_stmt 1 view .LVU32
 119              		.loc 1 584 24 is_stmt 0 view .LVU33
 120 006a 0396     		str	r6, [sp, #12]
 585:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 121              		.loc 1 585 3 is_stmt 1 view .LVU34
 122              		.loc 1 585 24 is_stmt 0 view .LVU35
 123 006c 0494     		str	r4, [sp, #16]
 586:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 124              		.loc 1 586 3 is_stmt 1 view .LVU36
 125              		.loc 1 586 25 is_stmt 0 view .LVU37
 126 006e 0223     		movs	r3, #2
 127 0070 0593     		str	r3, [sp, #20]
 587:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 128              		.loc 1 587 3 is_stmt 1 view .LVU38
 129 0072 02A9     		add	r1, sp, #8
 130 0074 2846     		mov	r0, r5
 131 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 132              	.LVL3:
 588:Core/Src/main.c **** 
 589:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 590:Core/Src/main.c **** 
 591:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 592:Core/Src/main.c **** }
 133              		.loc 1 592 1 is_stmt 0 view .LVU39
 134 007a 06B0     		add	sp, sp, #24
 135              		.cfi_def_cfa_offset 16
 136              		@ sp needed
 137 007c 70BD     		pop	{r4, r5, r6, pc}
 138              	.L4:
 139 007e 00BF     		.align	2
 140              	.L3:
 141 0080 00100240 		.word	1073876992
 142 0084 000C0140 		.word	1073810432
 143 0088 00080140 		.word	1073809408
 144 008c 00001110 		.word	269549568
 145              		.cfi_endproc
 146              	.LFE71:
 148              		.section	.text.MX_DMA_Init,"ax",%progbits
 149              		.align	1
 150              		.syntax unified
 151              		.thumb
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 14


 152              		.thumb_func
 154              	MX_DMA_Init:
 155              	.LFB70:
 536:Core/Src/main.c **** 
 156              		.loc 1 536 1 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 8
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160 0000 00B5     		push	{lr}
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 83B0     		sub	sp, sp, #12
 164              		.cfi_def_cfa_offset 16
 539:Core/Src/main.c **** 
 165              		.loc 1 539 3 view .LVU41
 166              	.LBB6:
 539:Core/Src/main.c **** 
 167              		.loc 1 539 3 view .LVU42
 539:Core/Src/main.c **** 
 168              		.loc 1 539 3 view .LVU43
 169 0004 0A4B     		ldr	r3, .L7
 170 0006 5A69     		ldr	r2, [r3, #20]
 171 0008 42F00102 		orr	r2, r2, #1
 172 000c 5A61     		str	r2, [r3, #20]
 539:Core/Src/main.c **** 
 173              		.loc 1 539 3 view .LVU44
 174 000e 5B69     		ldr	r3, [r3, #20]
 175 0010 03F00103 		and	r3, r3, #1
 176 0014 0193     		str	r3, [sp, #4]
 539:Core/Src/main.c **** 
 177              		.loc 1 539 3 view .LVU45
 178 0016 019B     		ldr	r3, [sp, #4]
 179              	.LBE6:
 539:Core/Src/main.c **** 
 180              		.loc 1 539 3 view .LVU46
 543:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 181              		.loc 1 543 3 view .LVU47
 182 0018 0022     		movs	r2, #0
 183 001a 1146     		mov	r1, r2
 184 001c 0B20     		movs	r0, #11
 185 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 186              	.LVL4:
 544:Core/Src/main.c **** 
 187              		.loc 1 544 3 view .LVU48
 188 0022 0B20     		movs	r0, #11
 189 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 190              	.LVL5:
 546:Core/Src/main.c **** 
 191              		.loc 1 546 1 is_stmt 0 view .LVU49
 192 0028 03B0     		add	sp, sp, #12
 193              		.cfi_def_cfa_offset 4
 194              		@ sp needed
 195 002a 5DF804FB 		ldr	pc, [sp], #4
 196              	.L8:
 197 002e 00BF     		.align	2
 198              	.L7:
 199 0030 00100240 		.word	1073876992
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 15


 200              		.cfi_endproc
 201              	.LFE70:
 203              		.global	__aeabi_ui2d
 204              		.global	__aeabi_dmul
 205              		.global	__aeabi_ddiv
 206              		.global	__aeabi_d2f
 207              		.global	__aeabi_f2d
 208              		.global	__aeabi_dcmplt
 209              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_ADC_ConvCpltCallback
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	HAL_ADC_ConvCpltCallback:
 217              	.LVL6:
 218              	.LFB72:
 593:Core/Src/main.c **** 
 594:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 595:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 596:Core/Src/main.c **** {
 219              		.loc 1 596 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		.loc 1 596 1 is_stmt 0 view .LVU51
 224 0000 08B5     		push	{r3, lr}
 225              		.cfi_def_cfa_offset 8
 226              		.cfi_offset 3, -8
 227              		.cfi_offset 14, -4
 597:Core/Src/main.c ****   if(hadc->Instance == ADC1){
 228              		.loc 1 597 3 is_stmt 1 view .LVU52
 229              		.loc 1 597 10 is_stmt 0 view .LVU53
 230 0002 0268     		ldr	r2, [r0]
 231              		.loc 1 597 5 view .LVU54
 232 0004 1C4B     		ldr	r3, .L17+24
 233 0006 9A42     		cmp	r2, r3
 234 0008 00D0     		beq	.L16
 235              	.LVL7:
 236              	.L9:
 598:Core/Src/main.c ****     adc_done_flag = true;
 599:Core/Src/main.c ****     float voltage = adc_buffer[0] * 3.3 / 4095;
 600:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 601:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_SET);
 602:Core/Src/main.c ****     }else{
 603:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_RESET);
 604:Core/Src/main.c ****     }
 605:Core/Src/main.c ****   }
 606:Core/Src/main.c **** }
 237              		.loc 1 606 1 view .LVU55
 238 000a 08BD     		pop	{r3, pc}
 239              	.LVL8:
 240              	.L16:
 241              	.LBB7:
 598:Core/Src/main.c ****     adc_done_flag = true;
 242              		.loc 1 598 5 is_stmt 1 view .LVU56
 598:Core/Src/main.c ****     adc_done_flag = true;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 16


 243              		.loc 1 598 19 is_stmt 0 view .LVU57
 244 000c 1B4B     		ldr	r3, .L17+28
 245 000e 0122     		movs	r2, #1
 246 0010 1A70     		strb	r2, [r3]
 599:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 247              		.loc 1 599 5 is_stmt 1 view .LVU58
 599:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 248              		.loc 1 599 35 is_stmt 0 view .LVU59
 249 0012 1B4B     		ldr	r3, .L17+32
 250 0014 1868     		ldr	r0, [r3]
 251              	.LVL9:
 599:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 252              		.loc 1 599 35 view .LVU60
 253 0016 FFF7FEFF 		bl	__aeabi_ui2d
 254              	.LVL10:
 255 001a 11A3     		adr	r3, .L17
 256 001c D3E90023 		ldrd	r2, [r3]
 257 0020 FFF7FEFF 		bl	__aeabi_dmul
 258              	.LVL11:
 599:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 259              		.loc 1 599 41 view .LVU61
 260 0024 10A3     		adr	r3, .L17+8
 261 0026 D3E90023 		ldrd	r2, [r3]
 262 002a FFF7FEFF 		bl	__aeabi_ddiv
 263              	.LVL12:
 599:Core/Src/main.c ****     if(voltage < (5.4 / 4)){
 264              		.loc 1 599 11 view .LVU62
 265 002e FFF7FEFF 		bl	__aeabi_d2f
 266              	.LVL13:
 600:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_SET);
 267              		.loc 1 600 5 is_stmt 1 view .LVU63
 600:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_SET);
 268              		.loc 1 600 16 is_stmt 0 view .LVU64
 269 0032 FFF7FEFF 		bl	__aeabi_f2d
 270              	.LVL14:
 600:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_SET);
 271              		.loc 1 600 7 view .LVU65
 272 0036 0EA3     		adr	r3, .L17+16
 273 0038 D3E90023 		ldrd	r2, [r3]
 274 003c FFF7FEFF 		bl	__aeabi_dcmplt
 275              	.LVL15:
 276 0040 30B1     		cbz	r0, .L14
 601:Core/Src/main.c ****     }else{
 277              		.loc 1 601 7 is_stmt 1 view .LVU66
 278 0042 0122     		movs	r2, #1
 279 0044 4FF40071 		mov	r1, #512
 280 0048 0E48     		ldr	r0, .L17+36
 281 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 282              	.LVL16:
 283 004e DCE7     		b	.L9
 284              	.L14:
 603:Core/Src/main.c ****     }
 285              		.loc 1 603 7 view .LVU67
 286 0050 0022     		movs	r2, #0
 287 0052 4FF40071 		mov	r1, #512
 288 0056 0B48     		ldr	r0, .L17+36
 289 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 17


 290              	.LVL17:
 291              	.LBE7:
 292              		.loc 1 606 1 is_stmt 0 view .LVU68
 293 005c D5E7     		b	.L9
 294              	.L18:
 295 005e 00BF     		.align	3
 296              	.L17:
 297 0060 66666666 		.word	1717986918
 298 0064 66660A40 		.word	1074423398
 299 0068 00000000 		.word	0
 300 006c 00FEAF40 		.word	1085275648
 301 0070 9A999999 		.word	-1717986918
 302 0074 9999F53F 		.word	1073060249
 303 0078 00240140 		.word	1073816576
 304 007c 00000000 		.word	adc_done_flag
 305 0080 00000000 		.word	adc_buffer
 306 0084 000C0140 		.word	1073810432
 307              		.cfi_endproc
 308              	.LFE72:
 310              		.section	.text.Enter_Sleep,"ax",%progbits
 311              		.align	1
 312              		.global	Enter_Sleep
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 317              	Enter_Sleep:
 318              	.LFB73:
 607:Core/Src/main.c **** 
 608:Core/Src/main.c **** // void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 609:Core/Src/main.c **** // {
 610:Core/Src/main.c **** //   if(GPIO_Pin == GPIO_PIN_0) {
 611:Core/Src/main.c **** //     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 612:Core/Src/main.c **** //   } else {
 613:Core/Src/main.c **** //       __NOP();
 614:Core/Src/main.c **** //   }
 615:Core/Src/main.c **** // }
 616:Core/Src/main.c **** 
 617:Core/Src/main.c **** void Enter_Sleep(void){
 319              		.loc 1 617 23 is_stmt 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323 0000 10B5     		push	{r4, lr}
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 4, -8
 326              		.cfi_offset 14, -4
 618:Core/Src/main.c ****   HAL_GPIO_WritePin(IR_EN_GPIO_Port, IR_EN_Pin, GPIO_PIN_RESET);
 327              		.loc 1 618 3 view .LVU70
 328 0002 0D4C     		ldr	r4, .L21
 329 0004 0022     		movs	r2, #0
 330 0006 2021     		movs	r1, #32
 331 0008 2046     		mov	r0, r4
 332 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 333              	.LVL18:
 619:Core/Src/main.c ****   M_Disable();
 334              		.loc 1 619 3 view .LVU71
 335 000e FFF7FEFF 		bl	M_Disable
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 18


 336              	.LVL19:
 620:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_RESET);
 337              		.loc 1 620 3 view .LVU72
 338 0012 0022     		movs	r2, #0
 339 0014 4FF48071 		mov	r1, #256
 340 0018 2046     		mov	r0, r4
 341 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 342              	.LVL20:
 621:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_ON_GPIO_Port, LED_ON_Pin, GPIO_PIN_RESET);
 343              		.loc 1 621 3 view .LVU73
 344 001e 0022     		movs	r2, #0
 345 0020 4FF48061 		mov	r1, #1024
 346 0024 2046     		mov	r0, r4
 347 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 348              	.LVL21:
 622:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_RESET);
 349              		.loc 1 622 3 view .LVU74
 350 002a 0022     		movs	r2, #0
 351 002c 4FF40071 		mov	r1, #512
 352 0030 2046     		mov	r0, r4
 353 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
 354              	.LVL22:
 623:Core/Src/main.c **** }
 355              		.loc 1 623 1 is_stmt 0 view .LVU75
 356 0036 10BD     		pop	{r4, pc}
 357              	.L22:
 358              		.align	2
 359              	.L21:
 360 0038 000C0140 		.word	1073810432
 361              		.cfi_endproc
 362              	.LFE73:
 364              		.global	__aeabi_i2d
 365              		.global	__aeabi_dsub
 366              		.global	__aeabi_dcmpgt
 367              		.section	.text.Get_Line,"ax",%progbits
 368              		.align	1
 369              		.global	Get_Line
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 374              	Get_Line:
 375              	.LFB75:
 624:Core/Src/main.c **** 
 625:Core/Src/main.c **** void Robot_Control(void){
 626:Core/Src/main.c **** 
 627:Core/Src/main.c ****   position = Read_Line();
 628:Core/Src/main.c ****   error = 3500 - position;
 629:Core/Src/main.c ****   while(Get_Line() == 0){
 630:Core/Src/main.c ****     if(previousError<0){      
 631:Core/Src/main.c ****       M_SetSpeed(0.4*MAX_SPEED, 0.7*MAX_SPEED, BACKWARD, FORWARD);
 632:Core/Src/main.c ****     }
 633:Core/Src/main.c ****     else{
 634:Core/Src/main.c ****       M_SetSpeed(0.7*MAX_SPEED, 0.4*MAX_SPEED, FORWARD, BACKWARD);
 635:Core/Src/main.c ****     }
 636:Core/Src/main.c ****     adc_done_flag = false;
 637:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 638:Core/Src/main.c ****     while(!adc_done_flag);
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 19


 639:Core/Src/main.c **** 
 640:Core/Src/main.c ****     position = Read_Line();
 641:Core/Src/main.c ****   }
 642:Core/Src/main.c **** 
 643:Core/Src/main.c ****   PID_Linefollow(error);
 644:Core/Src/main.c **** }
 645:Core/Src/main.c **** 
 646:Core/Src/main.c **** uint8_t Get_Line(void){
 376              		.loc 1 646 23 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 381              		.cfi_def_cfa_offset 32
 382              		.cfi_offset 4, -32
 383              		.cfi_offset 5, -28
 384              		.cfi_offset 6, -24
 385              		.cfi_offset 7, -20
 386              		.cfi_offset 8, -16
 387              		.cfi_offset 9, -12
 388              		.cfi_offset 10, -8
 389              		.cfi_offset 14, -4
 647:Core/Src/main.c ****   uint8_t out = 0;
 390              		.loc 1 647 3 view .LVU77
 391              	.LVL23:
 648:Core/Src/main.c ****   for (uint8_t i = 0; i < 8; i++){
 392              		.loc 1 648 3 view .LVU78
 393              	.LBB8:
 394              		.loc 1 648 8 view .LVU79
 395              		.loc 1 648 16 is_stmt 0 view .LVU80
 396 0004 0024     		movs	r4, #0
 397              	.LBE8:
 647:Core/Src/main.c ****   uint8_t out = 0;
 398              		.loc 1 647 11 view .LVU81
 399 0006 2546     		mov	r5, r4
 400              	.LBB9:
 401              		.loc 1 648 3 view .LVU82
 402 0008 01E0     		b	.L24
 403              	.LVL24:
 404              	.L25:
 405              		.loc 1 648 31 is_stmt 1 discriminator 2 view .LVU83
 406 000a 0134     		adds	r4, r4, #1
 407              	.LVL25:
 408              		.loc 1 648 31 is_stmt 0 discriminator 2 view .LVU84
 409 000c E4B2     		uxtb	r4, r4
 410              	.LVL26:
 411              	.L24:
 412              		.loc 1 648 25 is_stmt 1 discriminator 1 view .LVU85
 413 000e 072C     		cmp	r4, #7
 414 0010 2BD8     		bhi	.L30
 649:Core/Src/main.c ****     if(adc_buffer[i+1] > (BLACK[i] - (BLACK[i]-WHITE[i])*0.5)){
 415              		.loc 1 649 5 view .LVU86
 416              		.loc 1 649 20 is_stmt 0 view .LVU87
 417 0012 631C     		adds	r3, r4, #1
 418              		.loc 1 649 24 view .LVU88
 419 0014 164A     		ldr	r2, .L31
 420 0016 52F82300 		ldr	r0, [r2, r3, lsl #2]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 20


 421 001a FFF7FEFF 		bl	__aeabi_ui2d
 422              	.LVL27:
 423 001e 0646     		mov	r6, r0
 424 0020 0F46     		mov	r7, r1
 425              		.loc 1 649 32 view .LVU89
 426 0022 144B     		ldr	r3, .L31+4
 427 0024 33F814A0 		ldrh	r10, [r3, r4, lsl #1]
 428              		.loc 1 649 53 view .LVU90
 429 0028 134B     		ldr	r3, .L31+8
 430 002a 33F81400 		ldrh	r0, [r3, r4, lsl #1]
 431              		.loc 1 649 57 view .LVU91
 432 002e AAEB0000 		sub	r0, r10, r0
 433 0032 FFF7FEFF 		bl	__aeabi_i2d
 434              	.LVL28:
 435 0036 0022     		movs	r2, #0
 436 0038 104B     		ldr	r3, .L31+12
 437 003a FFF7FEFF 		bl	__aeabi_dmul
 438              	.LVL29:
 439 003e 8046     		mov	r8, r0
 440 0040 8946     		mov	r9, r1
 441              		.loc 1 649 36 view .LVU92
 442 0042 5046     		mov	r0, r10
 443 0044 FFF7FEFF 		bl	__aeabi_i2d
 444              	.LVL30:
 445 0048 4246     		mov	r2, r8
 446 004a 4B46     		mov	r3, r9
 447 004c FFF7FEFF 		bl	__aeabi_dsub
 448              	.LVL31:
 449 0050 0246     		mov	r2, r0
 450 0052 0B46     		mov	r3, r1
 451              		.loc 1 649 7 view .LVU93
 452 0054 3046     		mov	r0, r6
 453 0056 3946     		mov	r1, r7
 454 0058 FFF7FEFF 		bl	__aeabi_dcmpgt
 455              	.LVL32:
 456 005c 0028     		cmp	r0, #0
 457 005e D4D0     		beq	.L25
 650:Core/Src/main.c ****       out = out | (1 << i);
 458              		.loc 1 650 7 is_stmt 1 view .LVU94
 459              		.loc 1 650 22 is_stmt 0 view .LVU95
 460 0060 0120     		movs	r0, #1
 461 0062 A040     		lsls	r0, r0, r4
 462              		.loc 1 650 11 view .LVU96
 463 0064 2843     		orrs	r0, r0, r5
 464 0066 C5B2     		uxtb	r5, r0
 465              	.LVL33:
 466              		.loc 1 650 11 view .LVU97
 467 0068 CFE7     		b	.L25
 468              	.L30:
 469              		.loc 1 650 11 view .LVU98
 470              	.LBE9:
 651:Core/Src/main.c ****     }
 652:Core/Src/main.c ****   }
 653:Core/Src/main.c ****   return out;
 471              		.loc 1 653 3 is_stmt 1 view .LVU99
 654:Core/Src/main.c **** }
 472              		.loc 1 654 1 is_stmt 0 view .LVU100
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 21


 473 006a 2846     		mov	r0, r5
 474 006c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 475              	.LVL34:
 476              	.L32:
 477              		.loc 1 654 1 view .LVU101
 478              		.align	2
 479              	.L31:
 480 0070 00000000 		.word	adc_buffer
 481 0074 00000000 		.word	BLACK
 482 0078 00000000 		.word	WHITE
 483 007c 0000E03F 		.word	1071644672
 484              		.cfi_endproc
 485              	.LFE75:
 487              		.global	__aeabi_fadd
 488              		.global	__aeabi_i2f
 489              		.global	__aeabi_fsub
 490              		.global	__aeabi_f2iz
 491              		.section	.text.PID_Linefollow,"ax",%progbits
 492              		.align	1
 493              		.global	PID_Linefollow
 494              		.syntax unified
 495              		.thumb
 496              		.thumb_func
 498              	PID_Linefollow:
 499              	.LVL35:
 500              	.LFB77:
 655:Core/Src/main.c **** 
 656:Core/Src/main.c **** uint32_t Read_Line(void){
 657:Core/Src/main.c ****     uint32_t avg = 0;
 658:Core/Src/main.c ****     uint32_t sum = 0;
 659:Core/Src/main.c **** 
 660:Core/Src/main.c ****     for (uint8_t i = 0; i < 8; i++) {
 661:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 662:Core/Src/main.c ****         avg += (uint32_t)value * (i * 1000);
 663:Core/Src/main.c ****         
 664:Core/Src/main.c ****         sum += value;
 665:Core/Src/main.c ****     }
 666:Core/Src/main.c **** 
 667:Core/Src/main.c ****     if (sum == 0) return 0;  // no line detected
 668:Core/Src/main.c ****     return avg / sum;        // 0  7000
 669:Core/Src/main.c **** }
 670:Core/Src/main.c **** 
 671:Core/Src/main.c **** void PID_Linefollow(int32_t error){
 501              		.loc 1 671 35 is_stmt 1 view -0
 502              		.cfi_startproc
 503              		@ args = 0, pretend = 0, frame = 0
 504              		@ frame_needed = 0, uses_anonymous_args = 0
 505              		.loc 1 671 35 is_stmt 0 view .LVU103
 506 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 507              		.cfi_def_cfa_offset 32
 508              		.cfi_offset 4, -32
 509              		.cfi_offset 5, -28
 510              		.cfi_offset 6, -24
 511              		.cfi_offset 7, -20
 512              		.cfi_offset 8, -16
 513              		.cfi_offset 9, -12
 514              		.cfi_offset 10, -8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 22


 515              		.cfi_offset 14, -4
 516 0004 0446     		mov	r4, r0
 672:Core/Src/main.c ****     P = error;
 517              		.loc 1 672 5 is_stmt 1 view .LVU104
 518              		.loc 1 672 7 is_stmt 0 view .LVU105
 519 0006 764B     		ldr	r3, .L40
 520 0008 1860     		str	r0, [r3]
 673:Core/Src/main.c ****     I = I + error*((HAL_GetTick()-t0)/1000);
 521              		.loc 1 673 5 is_stmt 1 view .LVU106
 522              		.loc 1 673 21 is_stmt 0 view .LVU107
 523 000a FFF7FEFF 		bl	HAL_GetTick
 524              	.LVL36:
 525              		.loc 1 673 34 discriminator 1 view .LVU108
 526 000e 754B     		ldr	r3, .L40+4
 527 0010 1B68     		ldr	r3, [r3]
 528 0012 C01A     		subs	r0, r0, r3
 529              		.loc 1 673 38 discriminator 1 view .LVU109
 530 0014 744B     		ldr	r3, .L40+8
 531 0016 A3FB0030 		umull	r3, r0, r3, r0
 532 001a 8009     		lsrs	r0, r0, #6
 533              		.loc 1 673 11 discriminator 1 view .LVU110
 534 001c 734A     		ldr	r2, .L40+12
 535 001e 1368     		ldr	r3, [r2]
 536 0020 00FB0433 		mla	r3, r0, r4, r3
 537              		.loc 1 673 7 discriminator 1 view .LVU111
 538 0024 1360     		str	r3, [r2]
 674:Core/Src/main.c ****     D = error - previousError;
 539              		.loc 1 674 5 is_stmt 1 view .LVU112
 540              		.loc 1 674 15 is_stmt 0 view .LVU113
 541 0026 724B     		ldr	r3, .L40+16
 542 0028 1B68     		ldr	r3, [r3]
 543 002a E31A     		subs	r3, r4, r3
 544              		.loc 1 674 7 view .LVU114
 545 002c 714A     		ldr	r2, .L40+20
 546 002e 1360     		str	r3, [r2]
 675:Core/Src/main.c **** 
 676:Core/Src/main.c ****     if (position >= 3500) I = 0;
 547              		.loc 1 676 5 is_stmt 1 view .LVU115
 548              		.loc 1 676 18 is_stmt 0 view .LVU116
 549 0030 714B     		ldr	r3, .L40+24
 550 0032 1A88     		ldrh	r2, [r3]
 551              		.loc 1 676 8 view .LVU117
 552 0034 40F6AB53 		movw	r3, #3499
 553 0038 9A42     		cmp	r2, r3
 554 003a 02D9     		bls	.L34
 555              		.loc 1 676 27 is_stmt 1 discriminator 1 view .LVU118
 556              		.loc 1 676 29 is_stmt 0 discriminator 1 view .LVU119
 557 003c 6B4B     		ldr	r3, .L40+12
 558 003e 0022     		movs	r2, #0
 559 0040 1A60     		str	r2, [r3]
 560              	.L34:
 677:Core/Src/main.c **** 
 678:Core/Src/main.c ****     t0 = HAL_GetTick();
 561              		.loc 1 678 5 is_stmt 1 view .LVU120
 562              		.loc 1 678 10 is_stmt 0 view .LVU121
 563 0042 FFF7FEFF 		bl	HAL_GetTick
 564              	.LVL37:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 23


 565              		.loc 1 678 8 discriminator 1 view .LVU122
 566 0046 674B     		ldr	r3, .L40+4
 567 0048 1860     		str	r0, [r3]
 679:Core/Src/main.c ****     
 680:Core/Src/main.c ****     Pvalue = (Kp/pow(10,multiP))*P;
 568              		.loc 1 680 5 is_stmt 1 view .LVU123
 569              		.loc 1 680 17 is_stmt 0 view .LVU124
 570 004a 6C4B     		ldr	r3, .L40+28
 571 004c 1868     		ldr	r0, [r3]	@ float
 572 004e FFF7FEFF 		bl	__aeabi_f2d
 573              	.LVL38:
 574 0052 0646     		mov	r6, r0
 575 0054 0F46     		mov	r7, r1
 576              		.loc 1 680 18 view .LVU125
 577 0056 6A4B     		ldr	r3, .L40+32
 578 0058 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 579 005a FFF7FEFF 		bl	__aeabi_ui2d
 580              	.LVL39:
 581 005e 0246     		mov	r2, r0
 582 0060 0B46     		mov	r3, r1
 583 0062 4FF00008 		mov	r8, #0
 584 0066 DFF89C91 		ldr	r9, .L40+36
 585 006a 4046     		mov	r0, r8
 586 006c 4946     		mov	r1, r9
 587 006e FFF7FEFF 		bl	pow
 588              	.LVL40:
 589 0072 0246     		mov	r2, r0
 590 0074 0B46     		mov	r3, r1
 591              		.loc 1 680 17 discriminator 1 view .LVU126
 592 0076 3046     		mov	r0, r6
 593 0078 3946     		mov	r1, r7
 594 007a FFF7FEFF 		bl	__aeabi_ddiv
 595              	.LVL41:
 596 007e 0646     		mov	r6, r0
 597 0080 0F46     		mov	r7, r1
 598              		.loc 1 680 33 discriminator 1 view .LVU127
 599 0082 574B     		ldr	r3, .L40
 600 0084 1868     		ldr	r0, [r3]
 601 0086 FFF7FEFF 		bl	__aeabi_i2d
 602              	.LVL42:
 603 008a 3246     		mov	r2, r6
 604 008c 3B46     		mov	r3, r7
 605 008e FFF7FEFF 		bl	__aeabi_dmul
 606              	.LVL43:
 607 0092 FFF7FEFF 		bl	__aeabi_d2f
 608              	.LVL44:
 609 0096 0546     		mov	r5, r0
 610              		.loc 1 680 12 discriminator 1 view .LVU128
 611 0098 5B4B     		ldr	r3, .L40+40
 612 009a 1860     		str	r0, [r3]	@ float
 681:Core/Src/main.c ****     Ivalue = (Ki/pow(10,multiI))*I;
 613              		.loc 1 681 5 is_stmt 1 view .LVU129
 614              		.loc 1 681 17 is_stmt 0 view .LVU130
 615 009c 5B4B     		ldr	r3, .L40+44
 616 009e 1868     		ldr	r0, [r3]	@ float
 617 00a0 FFF7FEFF 		bl	__aeabi_f2d
 618              	.LVL45:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 24


 619 00a4 0646     		mov	r6, r0
 620 00a6 0F46     		mov	r7, r1
 621              		.loc 1 681 18 view .LVU131
 622 00a8 594B     		ldr	r3, .L40+48
 623 00aa 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 624 00ac FFF7FEFF 		bl	__aeabi_ui2d
 625              	.LVL46:
 626 00b0 0246     		mov	r2, r0
 627 00b2 0B46     		mov	r3, r1
 628 00b4 4046     		mov	r0, r8
 629 00b6 4946     		mov	r1, r9
 630 00b8 FFF7FEFF 		bl	pow
 631              	.LVL47:
 632 00bc 0246     		mov	r2, r0
 633 00be 0B46     		mov	r3, r1
 634              		.loc 1 681 17 discriminator 1 view .LVU132
 635 00c0 3046     		mov	r0, r6
 636 00c2 3946     		mov	r1, r7
 637 00c4 FFF7FEFF 		bl	__aeabi_ddiv
 638              	.LVL48:
 639 00c8 0646     		mov	r6, r0
 640 00ca 0F46     		mov	r7, r1
 641              		.loc 1 681 33 discriminator 1 view .LVU133
 642 00cc 474B     		ldr	r3, .L40+12
 643 00ce 1868     		ldr	r0, [r3]
 644 00d0 FFF7FEFF 		bl	__aeabi_i2d
 645              	.LVL49:
 646 00d4 3246     		mov	r2, r6
 647 00d6 3B46     		mov	r3, r7
 648 00d8 FFF7FEFF 		bl	__aeabi_dmul
 649              	.LVL50:
 650 00dc FFF7FEFF 		bl	__aeabi_d2f
 651              	.LVL51:
 652 00e0 8246     		mov	r10, r0
 653              		.loc 1 681 12 discriminator 1 view .LVU134
 654 00e2 4C4B     		ldr	r3, .L40+52
 655 00e4 1860     		str	r0, [r3]	@ float
 682:Core/Src/main.c ****     Dvalue = (Kd/pow(10,multiD))*D; 
 656              		.loc 1 682 5 is_stmt 1 view .LVU135
 657              		.loc 1 682 17 is_stmt 0 view .LVU136
 658 00e6 4C4B     		ldr	r3, .L40+56
 659 00e8 1868     		ldr	r0, [r3]	@ float
 660 00ea FFF7FEFF 		bl	__aeabi_f2d
 661              	.LVL52:
 662 00ee 0646     		mov	r6, r0
 663 00f0 0F46     		mov	r7, r1
 664              		.loc 1 682 18 view .LVU137
 665 00f2 4A4B     		ldr	r3, .L40+60
 666 00f4 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 667 00f6 FFF7FEFF 		bl	__aeabi_ui2d
 668              	.LVL53:
 669 00fa 0246     		mov	r2, r0
 670 00fc 0B46     		mov	r3, r1
 671 00fe 4046     		mov	r0, r8
 672 0100 4946     		mov	r1, r9
 673 0102 FFF7FEFF 		bl	pow
 674              	.LVL54:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 25


 675 0106 0246     		mov	r2, r0
 676 0108 0B46     		mov	r3, r1
 677              		.loc 1 682 17 discriminator 1 view .LVU138
 678 010a 3046     		mov	r0, r6
 679 010c 3946     		mov	r1, r7
 680 010e FFF7FEFF 		bl	__aeabi_ddiv
 681              	.LVL55:
 682 0112 0646     		mov	r6, r0
 683 0114 0F46     		mov	r7, r1
 684              		.loc 1 682 33 discriminator 1 view .LVU139
 685 0116 374B     		ldr	r3, .L40+20
 686 0118 1868     		ldr	r0, [r3]
 687 011a FFF7FEFF 		bl	__aeabi_i2d
 688              	.LVL56:
 689 011e 3246     		mov	r2, r6
 690 0120 3B46     		mov	r3, r7
 691 0122 FFF7FEFF 		bl	__aeabi_dmul
 692              	.LVL57:
 693 0126 FFF7FEFF 		bl	__aeabi_d2f
 694              	.LVL58:
 695 012a 0646     		mov	r6, r0
 696              		.loc 1 682 12 discriminator 1 view .LVU140
 697 012c 3C4B     		ldr	r3, .L40+64
 698 012e 1860     		str	r0, [r3]	@ float
 683:Core/Src/main.c **** 
 684:Core/Src/main.c ****     float PIDvalue = Pvalue + Ivalue + Dvalue;
 699              		.loc 1 684 5 is_stmt 1 view .LVU141
 700              		.loc 1 684 29 is_stmt 0 view .LVU142
 701 0130 5146     		mov	r1, r10
 702 0132 2846     		mov	r0, r5
 703 0134 FFF7FEFF 		bl	__aeabi_fadd
 704              	.LVL59:
 705 0138 0146     		mov	r1, r0
 706              		.loc 1 684 11 view .LVU143
 707 013a 3046     		mov	r0, r6
 708 013c FFF7FEFF 		bl	__aeabi_fadd
 709              	.LVL60:
 710 0140 0546     		mov	r5, r0
 711              	.LVL61:
 685:Core/Src/main.c ****     previousError = error;
 712              		.loc 1 685 5 is_stmt 1 view .LVU144
 713              		.loc 1 685 19 is_stmt 0 view .LVU145
 714 0142 2B4B     		ldr	r3, .L40+16
 715 0144 1C60     		str	r4, [r3]
 686:Core/Src/main.c **** 
 687:Core/Src/main.c ****     lsp = lfspeed - PIDvalue;
 716              		.loc 1 687 5 is_stmt 1 view .LVU146
 717              		.loc 1 687 19 is_stmt 0 view .LVU147
 718 0146 374B     		ldr	r3, .L40+68
 719 0148 1868     		ldr	r0, [r3]
 720              	.LVL62:
 721              		.loc 1 687 19 view .LVU148
 722 014a FFF7FEFF 		bl	__aeabi_i2f
 723              	.LVL63:
 724 014e 0646     		mov	r6, r0
 725 0150 2946     		mov	r1, r5
 726 0152 FFF7FEFF 		bl	__aeabi_fsub
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 26


 727              	.LVL64:
 728              		.loc 1 687 9 view .LVU149
 729 0156 FFF7FEFF 		bl	__aeabi_f2iz
 730              	.LVL65:
 731 015a 0446     		mov	r4, r0
 732              	.LVL66:
 733              		.loc 1 687 9 view .LVU150
 734 015c 324B     		ldr	r3, .L40+72
 735 015e 1860     		str	r0, [r3]
 688:Core/Src/main.c ****     rsp = lfspeed + PIDvalue;
 736              		.loc 1 688 5 is_stmt 1 view .LVU151
 737              		.loc 1 688 19 is_stmt 0 view .LVU152
 738 0160 2946     		mov	r1, r5
 739 0162 3046     		mov	r0, r6
 740 0164 FFF7FEFF 		bl	__aeabi_fadd
 741              	.LVL67:
 742              		.loc 1 688 9 view .LVU153
 743 0168 FFF7FEFF 		bl	__aeabi_f2iz
 744              	.LVL68:
 745 016c 2F4B     		ldr	r3, .L40+76
 746 016e 1860     		str	r0, [r3]
 689:Core/Src/main.c **** 
 690:Core/Src/main.c ****     if (lsp > MAX_SPEED) {
 747              		.loc 1 690 5 is_stmt 1 view .LVU154
 748              		.loc 1 690 8 is_stmt 0 view .LVU155
 749 0170 B4F52F7F 		cmp	r4, #700
 750 0174 03DD     		ble	.L35
 691:Core/Src/main.c ****       lsp = MAX_SPEED;
 751              		.loc 1 691 7 is_stmt 1 view .LVU156
 752              		.loc 1 691 11 is_stmt 0 view .LVU157
 753 0176 2C4B     		ldr	r3, .L40+72
 754 0178 4FF42F72 		mov	r2, #700
 755 017c 1A60     		str	r2, [r3]
 756              	.L35:
 692:Core/Src/main.c ****     }
 693:Core/Src/main.c ****     if (lsp < -MAX_SPEED) {
 757              		.loc 1 693 5 is_stmt 1 view .LVU158
 758              		.loc 1 693 13 is_stmt 0 view .LVU159
 759 017e 2A4B     		ldr	r3, .L40+72
 760 0180 1B68     		ldr	r3, [r3]
 761              		.loc 1 693 8 view .LVU160
 762 0182 13F52F7F 		cmn	r3, #700
 763 0186 02DA     		bge	.L36
 694:Core/Src/main.c ****       lsp = -MAX_SPEED;
 764              		.loc 1 694 7 is_stmt 1 view .LVU161
 765              		.loc 1 694 11 is_stmt 0 view .LVU162
 766 0188 274B     		ldr	r3, .L40+72
 767 018a 294A     		ldr	r2, .L40+80
 768 018c 1A60     		str	r2, [r3]
 769              	.L36:
 695:Core/Src/main.c ****     }
 696:Core/Src/main.c ****     
 697:Core/Src/main.c ****     if (rsp > MAX_SPEED) {
 770              		.loc 1 697 5 is_stmt 1 view .LVU163
 771              		.loc 1 697 8 is_stmt 0 view .LVU164
 772 018e B0F52F7F 		cmp	r0, #700
 773 0192 03DD     		ble	.L37
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 27


 698:Core/Src/main.c ****       rsp = MAX_SPEED;
 774              		.loc 1 698 7 is_stmt 1 view .LVU165
 775              		.loc 1 698 11 is_stmt 0 view .LVU166
 776 0194 254B     		ldr	r3, .L40+76
 777 0196 4FF42F72 		mov	r2, #700
 778 019a 1A60     		str	r2, [r3]
 779              	.L37:
 699:Core/Src/main.c ****     }
 700:Core/Src/main.c ****     if (rsp < -MAX_SPEED) {
 780              		.loc 1 700 5 is_stmt 1 view .LVU167
 781              		.loc 1 700 13 is_stmt 0 view .LVU168
 782 019c 234B     		ldr	r3, .L40+76
 783 019e 1B68     		ldr	r3, [r3]
 784              		.loc 1 700 8 view .LVU169
 785 01a0 13F52F7F 		cmn	r3, #700
 786 01a4 02DA     		bge	.L38
 701:Core/Src/main.c ****       rsp = -MAX_SPEED;
 787              		.loc 1 701 7 is_stmt 1 view .LVU170
 788              		.loc 1 701 11 is_stmt 0 view .LVU171
 789 01a6 214B     		ldr	r3, .L40+76
 790 01a8 214A     		ldr	r2, .L40+80
 791 01aa 1A60     		str	r2, [r3]
 792              	.L38:
 702:Core/Src/main.c ****     }
 703:Core/Src/main.c **** 
 704:Core/Src/main.c ****     bool dir_a, dir_b;
 793              		.loc 1 704 5 is_stmt 1 view .LVU172
 705:Core/Src/main.c ****     dir_a = rsp > 0 ? FORWARD : BACKWARD;
 794              		.loc 1 705 5 view .LVU173
 795              		.loc 1 705 31 is_stmt 0 view .LVU174
 796 01ac 1F4B     		ldr	r3, .L40+76
 797 01ae 1A68     		ldr	r2, [r3]
 798              	.LVL69:
 706:Core/Src/main.c ****     dir_b = lsp > 0 ? FORWARD : BACKWARD;
 799              		.loc 1 706 5 is_stmt 1 view .LVU175
 800              		.loc 1 706 31 is_stmt 0 view .LVU176
 801 01b0 1D4B     		ldr	r3, .L40+72
 802 01b2 1B68     		ldr	r3, [r3]
 803              	.LVL70:
 707:Core/Src/main.c **** 
 708:Core/Src/main.c ****     M_SetSpeed(abs(rsp), abs(lsp), dir_a, dir_b);
 804              		.loc 1 708 5 is_stmt 1 view .LVU177
 805              		.loc 1 708 16 is_stmt 0 view .LVU178
 806 01b4 82EAE270 		eor	r0, r2, r2, asr #31
 807 01b8 A0EBE270 		sub	r0, r0, r2, asr #31
 808              		.loc 1 708 26 view .LVU179
 809 01bc 83EAE371 		eor	r1, r3, r3, asr #31
 810 01c0 A1EBE371 		sub	r1, r1, r3, asr #31
 811              		.loc 1 708 5 view .LVU180
 812 01c4 002B     		cmp	r3, #0
 813 01c6 D4BF     		ite	le
 814 01c8 0023     		movle	r3, #0
 815              	.LVL71:
 816              		.loc 1 708 5 view .LVU181
 817 01ca 0123     		movgt	r3, #1
 818 01cc 002A     		cmp	r2, #0
 819 01ce D4BF     		ite	le
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 28


 820 01d0 0022     		movle	r2, #0
 821              	.LVL72:
 822              		.loc 1 708 5 view .LVU182
 823 01d2 0122     		movgt	r2, #1
 824 01d4 89B2     		uxth	r1, r1
 825 01d6 80B2     		uxth	r0, r0
 826 01d8 FFF7FEFF 		bl	M_SetSpeed
 827              	.LVL73:
 709:Core/Src/main.c **** }
 828              		.loc 1 709 1 view .LVU183
 829 01dc BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 830              	.LVL74:
 831              	.L41:
 832              		.loc 1 709 1 view .LVU184
 833              		.align	2
 834              	.L40:
 835 01e0 00000000 		.word	P
 836 01e4 00000000 		.word	t0
 837 01e8 D34D6210 		.word	274877907
 838 01ec 00000000 		.word	I
 839 01f0 00000000 		.word	previousError
 840 01f4 00000000 		.word	D
 841 01f8 00000000 		.word	position
 842 01fc 00000000 		.word	Kp
 843 0200 00000000 		.word	multiP
 844 0204 00002440 		.word	1076101120
 845 0208 00000000 		.word	Pvalue
 846 020c 00000000 		.word	Ki
 847 0210 00000000 		.word	multiI
 848 0214 00000000 		.word	Ivalue
 849 0218 00000000 		.word	Kd
 850 021c 00000000 		.word	multiD
 851 0220 00000000 		.word	Dvalue
 852 0224 00000000 		.word	lfspeed
 853 0228 00000000 		.word	lsp
 854 022c 00000000 		.word	rsp
 855 0230 44FDFFFF 		.word	-700
 856              		.cfi_endproc
 857              	.LFE77:
 859              		.section	.text.Normalize_Sensors,"ax",%progbits
 860              		.align	1
 861              		.global	Normalize_Sensors
 862              		.syntax unified
 863              		.thumb
 864              		.thumb_func
 866              	Normalize_Sensors:
 867              	.LVL75:
 868              	.LFB78:
 710:Core/Src/main.c **** 
 711:Core/Src/main.c **** 
 712:Core/Src/main.c **** uint16_t Normalize_Sensors(uint16_t raw, uint8_t i) {
 869              		.loc 1 712 53 is_stmt 1 view -0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 0
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 873              		@ link register save eliminated.
 713:Core/Src/main.c ****     if (BLACK[i] == WHITE[i]) return 0; // avoid div by 0
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 29


 874              		.loc 1 713 5 view .LVU186
 875              		.loc 1 713 14 is_stmt 0 view .LVU187
 876 0000 0D4B     		ldr	r3, .L48
 877 0002 33F81130 		ldrh	r3, [r3, r1, lsl #1]
 878              		.loc 1 713 26 view .LVU188
 879 0006 0D4A     		ldr	r2, .L48+4
 880 0008 32F81120 		ldrh	r2, [r2, r1, lsl #1]
 881              		.loc 1 713 8 view .LVU189
 882 000c 9342     		cmp	r3, r2
 883 000e 11D0     		beq	.L45
 714:Core/Src/main.c **** 
 715:Core/Src/main.c ****     int32_t val = ((int32_t)(raw - WHITE[i]) * 1000) / (BLACK[i] - WHITE[i]);
 884              		.loc 1 715 5 is_stmt 1 view .LVU190
 885              		.loc 1 715 34 is_stmt 0 view .LVU191
 886 0010 801A     		subs	r0, r0, r2
 887              	.LVL76:
 888              		.loc 1 715 46 view .LVU192
 889 0012 4FF47A71 		mov	r1, #1000
 890              	.LVL77:
 891              		.loc 1 715 46 view .LVU193
 892 0016 01FB00F0 		mul	r0, r1, r0
 893              		.loc 1 715 66 view .LVU194
 894 001a 9B1A     		subs	r3, r3, r2
 895              		.loc 1 715 13 view .LVU195
 896 001c 90FBF3F0 		sdiv	r0, r0, r3
 897              	.LVL78:
 716:Core/Src/main.c **** 
 717:Core/Src/main.c ****     if (val < 0) val = 0;
 898              		.loc 1 717 5 is_stmt 1 view .LVU196
 899              		.loc 1 717 8 is_stmt 0 view .LVU197
 900 0020 0028     		cmp	r0, #0
 901 0022 04DB     		blt	.L46
 718:Core/Src/main.c ****     if (val > 1000) val = 1000;
 902              		.loc 1 718 5 is_stmt 1 view .LVU198
 903              		.loc 1 718 8 is_stmt 0 view .LVU199
 904 0024 8842     		cmp	r0, r1
 905 0026 03DD     		ble	.L44
 906              		.loc 1 718 25 discriminator 1 view .LVU200
 907 0028 4FF47A70 		mov	r0, #1000
 908              	.LVL79:
 909              		.loc 1 718 25 discriminator 1 view .LVU201
 910 002c 00E0     		b	.L44
 911              	.LVL80:
 912              	.L46:
 717:Core/Src/main.c ****     if (val > 1000) val = 1000;
 913              		.loc 1 717 22 discriminator 1 view .LVU202
 914 002e 0020     		movs	r0, #0
 915              	.LVL81:
 916              	.L44:
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****     return (uint16_t)val;
 917              		.loc 1 720 5 is_stmt 1 view .LVU203
 918              		.loc 1 720 12 is_stmt 0 view .LVU204
 919 0030 80B2     		uxth	r0, r0
 920              	.LVL82:
 921              		.loc 1 720 12 view .LVU205
 922 0032 7047     		bx	lr
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 30


 923              	.LVL83:
 924              	.L45:
 713:Core/Src/main.c **** 
 925              		.loc 1 713 38 discriminator 1 view .LVU206
 926 0034 0020     		movs	r0, #0
 927              	.LVL84:
 721:Core/Src/main.c **** }
 928              		.loc 1 721 1 view .LVU207
 929 0036 7047     		bx	lr
 930              	.L49:
 931              		.align	2
 932              	.L48:
 933 0038 00000000 		.word	BLACK
 934 003c 00000000 		.word	WHITE
 935              		.cfi_endproc
 936              	.LFE78:
 938              		.section	.text.Read_Line,"ax",%progbits
 939              		.align	1
 940              		.global	Read_Line
 941              		.syntax unified
 942              		.thumb
 943              		.thumb_func
 945              	Read_Line:
 946              	.LFB76:
 656:Core/Src/main.c ****     uint32_t avg = 0;
 947              		.loc 1 656 25 is_stmt 1 view -0
 948              		.cfi_startproc
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 0, uses_anonymous_args = 0
 951 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 952              		.cfi_def_cfa_offset 24
 953              		.cfi_offset 3, -24
 954              		.cfi_offset 4, -20
 955              		.cfi_offset 5, -16
 956              		.cfi_offset 6, -12
 957              		.cfi_offset 7, -8
 958              		.cfi_offset 14, -4
 657:Core/Src/main.c ****     uint32_t sum = 0;
 959              		.loc 1 657 5 view .LVU209
 960              	.LVL85:
 658:Core/Src/main.c **** 
 961              		.loc 1 658 5 view .LVU210
 660:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 962              		.loc 1 660 5 view .LVU211
 963              	.LBB10:
 660:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 964              		.loc 1 660 10 view .LVU212
 660:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 965              		.loc 1 660 18 is_stmt 0 view .LVU213
 966 0002 0024     		movs	r4, #0
 967              	.LBE10:
 658:Core/Src/main.c **** 
 968              		.loc 1 658 14 view .LVU214
 969 0004 2646     		mov	r6, r4
 657:Core/Src/main.c ****     uint32_t sum = 0;
 970              		.loc 1 657 14 view .LVU215
 971 0006 2746     		mov	r7, r4
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 31


 972              	.LBB12:
 660:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 973              		.loc 1 660 5 view .LVU216
 974 0008 0EE0     		b	.L51
 975              	.LVL86:
 976              	.L52:
 977              	.LBB11:
 661:Core/Src/main.c ****         avg += (uint32_t)value * (i * 1000);
 978              		.loc 1 661 9 is_stmt 1 view .LVU217
 661:Core/Src/main.c ****         avg += (uint32_t)value * (i * 1000);
 979              		.loc 1 661 56 is_stmt 0 view .LVU218
 980 000a 651C     		adds	r5, r4, #1
 661:Core/Src/main.c ****         avg += (uint32_t)value * (i * 1000);
 981              		.loc 1 661 26 view .LVU219
 982 000c 2146     		mov	r1, r4
 983 000e 0A4B     		ldr	r3, .L55
 984 0010 33F82500 		ldrh	r0, [r3, r5, lsl #2]
 985 0014 FFF7FEFF 		bl	Normalize_Sensors
 986              	.LVL87:
 662:Core/Src/main.c ****         
 987              		.loc 1 662 9 is_stmt 1 view .LVU220
 662:Core/Src/main.c ****         
 988              		.loc 1 662 32 is_stmt 0 view .LVU221
 989 0018 00FB04F4 		mul	r4, r0, r4
 990              	.LVL88:
 662:Core/Src/main.c ****         
 991              		.loc 1 662 13 view .LVU222
 992 001c 4FF47A73 		mov	r3, #1000
 993 0020 03FB0477 		mla	r7, r3, r4, r7
 994              	.LVL89:
 664:Core/Src/main.c ****     }
 995              		.loc 1 664 9 is_stmt 1 view .LVU223
 664:Core/Src/main.c ****     }
 996              		.loc 1 664 13 is_stmt 0 view .LVU224
 997 0024 0644     		add	r6, r6, r0
 998              	.LVL90:
 664:Core/Src/main.c ****     }
 999              		.loc 1 664 13 view .LVU225
 1000              	.LBE11:
 660:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 1001              		.loc 1 660 33 is_stmt 1 discriminator 3 view .LVU226
 1002 0026 ECB2     		uxtb	r4, r5
 1003              	.LVL91:
 1004              	.L51:
 660:Core/Src/main.c ****         uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 1005              		.loc 1 660 27 discriminator 1 view .LVU227
 1006 0028 072C     		cmp	r4, #7
 1007 002a EED9     		bls	.L52
 1008              	.LBE12:
 667:Core/Src/main.c ****     return avg / sum;        // 0  7000
 1009              		.loc 1 667 5 view .LVU228
 667:Core/Src/main.c ****     return avg / sum;        // 0  7000
 1010              		.loc 1 667 8 is_stmt 0 view .LVU229
 1011 002c 0EB1     		cbz	r6, .L50
 668:Core/Src/main.c **** }
 1012              		.loc 1 668 5 is_stmt 1 view .LVU230
 668:Core/Src/main.c **** }
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 32


 1013              		.loc 1 668 16 is_stmt 0 view .LVU231
 1014 002e B7FBF6F6 		udiv	r6, r7, r6
 1015              	.LVL92:
 1016              	.L50:
 669:Core/Src/main.c **** 
 1017              		.loc 1 669 1 view .LVU232
 1018 0032 3046     		mov	r0, r6
 1019 0034 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1020              	.LVL93:
 1021              	.L56:
 669:Core/Src/main.c **** 
 1022              		.loc 1 669 1 view .LVU233
 1023 0036 00BF     		.align	2
 1024              	.L55:
 1025 0038 00000000 		.word	adc_buffer
 1026              		.cfi_endproc
 1027              	.LFE76:
 1029              		.section	.text.Robot_Control,"ax",%progbits
 1030              		.align	1
 1031              		.global	Robot_Control
 1032              		.syntax unified
 1033              		.thumb
 1034              		.thumb_func
 1036              	Robot_Control:
 1037              	.LFB74:
 625:Core/Src/main.c **** 
 1038              		.loc 1 625 25 is_stmt 1 view -0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 0
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042 0000 08B5     		push	{r3, lr}
 1043              		.cfi_def_cfa_offset 8
 1044              		.cfi_offset 3, -8
 1045              		.cfi_offset 14, -4
 627:Core/Src/main.c ****   error = 3500 - position;
 1046              		.loc 1 627 3 view .LVU235
 627:Core/Src/main.c ****   error = 3500 - position;
 1047              		.loc 1 627 14 is_stmt 0 view .LVU236
 1048 0002 FFF7FEFF 		bl	Read_Line
 1049              	.LVL94:
 627:Core/Src/main.c ****   error = 3500 - position;
 1050              		.loc 1 627 12 discriminator 1 view .LVU237
 1051 0006 1B4B     		ldr	r3, .L66
 1052 0008 1880     		strh	r0, [r3]	@ movhi
 628:Core/Src/main.c ****   while(Get_Line() == 0){
 1053              		.loc 1 628 3 is_stmt 1 view .LVU238
 628:Core/Src/main.c ****   while(Get_Line() == 0){
 1054              		.loc 1 628 16 is_stmt 0 view .LVU239
 1055 000a 83B2     		uxth	r3, r0
 1056 000c C3F55A63 		rsb	r3, r3, #3488
 1057 0010 0C33     		adds	r3, r3, #12
 628:Core/Src/main.c ****   while(Get_Line() == 0){
 1058              		.loc 1 628 9 view .LVU240
 1059 0012 194A     		ldr	r2, .L66+4
 1060 0014 1360     		str	r3, [r2]
 629:Core/Src/main.c ****     if(previousError<0){      
 1061              		.loc 1 629 3 is_stmt 1 view .LVU241
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 33


 629:Core/Src/main.c ****     if(previousError<0){      
 1062              		.loc 1 629 8 is_stmt 0 view .LVU242
 1063 0016 17E0     		b	.L58
 1064              	.L65:
 631:Core/Src/main.c ****     }
 1065              		.loc 1 631 7 is_stmt 1 view .LVU243
 1066 0018 0123     		movs	r3, #1
 1067 001a 0022     		movs	r2, #0
 1068 001c 40F2E911 		movw	r1, #489
 1069 0020 4FF48C70 		mov	r0, #280
 1070 0024 FFF7FEFF 		bl	M_SetSpeed
 1071              	.LVL95:
 1072              	.L60:
 636:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 1073              		.loc 1 636 5 view .LVU244
 636:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 1074              		.loc 1 636 19 is_stmt 0 view .LVU245
 1075 0028 144B     		ldr	r3, .L66+8
 1076 002a 0022     		movs	r2, #0
 1077 002c 1A70     		strb	r2, [r3]
 637:Core/Src/main.c ****     while(!adc_done_flag);
 1078              		.loc 1 637 5 is_stmt 1 view .LVU246
 1079 002e 0922     		movs	r2, #9
 1080 0030 1349     		ldr	r1, .L66+12
 1081 0032 1448     		ldr	r0, .L66+16
 1082 0034 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1083              	.LVL96:
 638:Core/Src/main.c **** 
 1084              		.loc 1 638 5 view .LVU247
 1085              	.L61:
 638:Core/Src/main.c **** 
 1086              		.loc 1 638 11 discriminator 1 view .LVU248
 1087 0038 104B     		ldr	r3, .L66+8
 1088 003a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1089 003c 002B     		cmp	r3, #0
 1090 003e FBD0     		beq	.L61
 640:Core/Src/main.c ****   }
 1091              		.loc 1 640 5 view .LVU249
 640:Core/Src/main.c ****   }
 1092              		.loc 1 640 16 is_stmt 0 view .LVU250
 1093 0040 FFF7FEFF 		bl	Read_Line
 1094              	.LVL97:
 640:Core/Src/main.c ****   }
 1095              		.loc 1 640 14 discriminator 1 view .LVU251
 1096 0044 0B4B     		ldr	r3, .L66
 1097 0046 1880     		strh	r0, [r3]	@ movhi
 1098              	.L58:
 629:Core/Src/main.c ****     if(previousError<0){      
 1099              		.loc 1 629 20 is_stmt 1 view .LVU252
 629:Core/Src/main.c ****     if(previousError<0){      
 1100              		.loc 1 629 9 is_stmt 0 view .LVU253
 1101 0048 FFF7FEFF 		bl	Get_Line
 1102              	.LVL98:
 629:Core/Src/main.c ****     if(previousError<0){      
 1103              		.loc 1 629 20 discriminator 1 view .LVU254
 1104 004c 60B9     		cbnz	r0, .L64
 630:Core/Src/main.c ****       M_SetSpeed(0.4*MAX_SPEED, 0.7*MAX_SPEED, BACKWARD, FORWARD);
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 34


 1105              		.loc 1 630 5 is_stmt 1 view .LVU255
 630:Core/Src/main.c ****       M_SetSpeed(0.4*MAX_SPEED, 0.7*MAX_SPEED, BACKWARD, FORWARD);
 1106              		.loc 1 630 21 is_stmt 0 view .LVU256
 1107 004e 0E4B     		ldr	r3, .L66+20
 1108 0050 1B68     		ldr	r3, [r3]
 630:Core/Src/main.c ****       M_SetSpeed(0.4*MAX_SPEED, 0.7*MAX_SPEED, BACKWARD, FORWARD);
 1109              		.loc 1 630 7 view .LVU257
 1110 0052 002B     		cmp	r3, #0
 1111 0054 E0DB     		blt	.L65
 634:Core/Src/main.c ****     }
 1112              		.loc 1 634 7 is_stmt 1 view .LVU258
 1113 0056 0023     		movs	r3, #0
 1114 0058 0122     		movs	r2, #1
 1115 005a 4FF48C71 		mov	r1, #280
 1116 005e 40F2E910 		movw	r0, #489
 1117 0062 FFF7FEFF 		bl	M_SetSpeed
 1118              	.LVL99:
 1119 0066 DFE7     		b	.L60
 1120              	.L64:
 643:Core/Src/main.c **** }
 1121              		.loc 1 643 3 view .LVU259
 1122 0068 034B     		ldr	r3, .L66+4
 1123 006a 1868     		ldr	r0, [r3]
 1124 006c FFF7FEFF 		bl	PID_Linefollow
 1125              	.LVL100:
 644:Core/Src/main.c **** 
 1126              		.loc 1 644 1 is_stmt 0 view .LVU260
 1127 0070 08BD     		pop	{r3, pc}
 1128              	.L67:
 1129 0072 00BF     		.align	2
 1130              	.L66:
 1131 0074 00000000 		.word	position
 1132 0078 00000000 		.word	error
 1133 007c 00000000 		.word	adc_done_flag
 1134 0080 00000000 		.word	adc_buffer
 1135 0084 00000000 		.word	hadc1
 1136 0088 00000000 		.word	previousError
 1137              		.cfi_endproc
 1138              	.LFE74:
 1140              		.section	.text.Error_Handler,"ax",%progbits
 1141              		.align	1
 1142              		.global	Error_Handler
 1143              		.syntax unified
 1144              		.thumb
 1145              		.thumb_func
 1147              	Error_Handler:
 1148              	.LFB79:
 722:Core/Src/main.c **** /* USER CODE END 4 */
 723:Core/Src/main.c **** 
 724:Core/Src/main.c **** /**
 725:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 726:Core/Src/main.c ****   * @retval None
 727:Core/Src/main.c ****   */
 728:Core/Src/main.c **** void Error_Handler(void)
 729:Core/Src/main.c **** {
 1149              		.loc 1 729 1 is_stmt 1 view -0
 1150              		.cfi_startproc
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 35


 1151              		@ Volatile: function does not return.
 1152              		@ args = 0, pretend = 0, frame = 0
 1153              		@ frame_needed = 0, uses_anonymous_args = 0
 1154              		@ link register save eliminated.
 730:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 731:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 732:Core/Src/main.c ****   __disable_irq();
 1155              		.loc 1 732 3 view .LVU262
 1156              	.LBB13:
 1157              	.LBI13:
 1158              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 36


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 37


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1159              		.loc 2 140 27 view .LVU263
 1160              	.LBB14:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1161              		.loc 2 142 3 view .LVU264
 1162              		.syntax unified
 1163              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1164 0000 72B6     		cpsid i
 1165              	@ 0 "" 2
 1166              		.thumb
 1167              		.syntax unified
 1168              	.L69:
 1169              	.LBE14:
 1170              	.LBE13:
 733:Core/Src/main.c ****   while (1)
 1171              		.loc 1 733 3 view .LVU265
 734:Core/Src/main.c ****   {
 735:Core/Src/main.c ****   }
 1172              		.loc 1 735 3 view .LVU266
 733:Core/Src/main.c ****   while (1)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 38


 1173              		.loc 1 733 9 view .LVU267
 1174 0002 FEE7     		b	.L69
 1175              		.cfi_endproc
 1176              	.LFE79:
 1178              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1179              		.align	1
 1180              		.syntax unified
 1181              		.thumb
 1182              		.thumb_func
 1184              	MX_ADC1_Init:
 1185              	.LFB67:
 277:Core/Src/main.c **** 
 1186              		.loc 1 277 1 view -0
 1187              		.cfi_startproc
 1188              		@ args = 0, pretend = 0, frame = 16
 1189              		@ frame_needed = 0, uses_anonymous_args = 0
 1190 0000 00B5     		push	{lr}
 1191              		.cfi_def_cfa_offset 4
 1192              		.cfi_offset 14, -4
 1193 0002 85B0     		sub	sp, sp, #20
 1194              		.cfi_def_cfa_offset 24
 283:Core/Src/main.c **** 
 1195              		.loc 1 283 3 view .LVU269
 283:Core/Src/main.c **** 
 1196              		.loc 1 283 26 is_stmt 0 view .LVU270
 1197 0004 0023     		movs	r3, #0
 1198 0006 0193     		str	r3, [sp, #4]
 1199 0008 0293     		str	r3, [sp, #8]
 1200 000a 0393     		str	r3, [sp, #12]
 291:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1201              		.loc 1 291 3 is_stmt 1 view .LVU271
 291:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1202              		.loc 1 291 18 is_stmt 0 view .LVU272
 1203 000c 3B48     		ldr	r0, .L92
 1204 000e 3C4A     		ldr	r2, .L92+4
 1205 0010 0260     		str	r2, [r0]
 292:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1206              		.loc 1 292 3 is_stmt 1 view .LVU273
 292:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1207              		.loc 1 292 27 is_stmt 0 view .LVU274
 1208 0012 4FF48072 		mov	r2, #256
 1209 0016 8260     		str	r2, [r0, #8]
 293:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1210              		.loc 1 293 3 is_stmt 1 view .LVU275
 293:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1211              		.loc 1 293 33 is_stmt 0 view .LVU276
 1212 0018 0373     		strb	r3, [r0, #12]
 294:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1213              		.loc 1 294 3 is_stmt 1 view .LVU277
 294:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1214              		.loc 1 294 36 is_stmt 0 view .LVU278
 1215 001a 0375     		strb	r3, [r0, #20]
 295:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1216              		.loc 1 295 3 is_stmt 1 view .LVU279
 295:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1217              		.loc 1 295 31 is_stmt 0 view .LVU280
 1218 001c 4FF46022 		mov	r2, #917504
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 39


 1219 0020 C261     		str	r2, [r0, #28]
 296:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 9;
 1220              		.loc 1 296 3 is_stmt 1 view .LVU281
 296:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 9;
 1221              		.loc 1 296 24 is_stmt 0 view .LVU282
 1222 0022 4360     		str	r3, [r0, #4]
 297:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1223              		.loc 1 297 3 is_stmt 1 view .LVU283
 297:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1224              		.loc 1 297 30 is_stmt 0 view .LVU284
 1225 0024 0923     		movs	r3, #9
 1226 0026 0361     		str	r3, [r0, #16]
 298:Core/Src/main.c ****   {
 1227              		.loc 1 298 3 is_stmt 1 view .LVU285
 298:Core/Src/main.c ****   {
 1228              		.loc 1 298 7 is_stmt 0 view .LVU286
 1229 0028 FFF7FEFF 		bl	HAL_ADC_Init
 1230              	.LVL101:
 298:Core/Src/main.c ****   {
 1231              		.loc 1 298 6 discriminator 1 view .LVU287
 1232 002c 0028     		cmp	r0, #0
 1233 002e 50D1     		bne	.L82
 305:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1234              		.loc 1 305 3 is_stmt 1 view .LVU288
 305:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1235              		.loc 1 305 19 is_stmt 0 view .LVU289
 1236 0030 0123     		movs	r3, #1
 1237 0032 0193     		str	r3, [sp, #4]
 306:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 1238              		.loc 1 306 3 is_stmt 1 view .LVU290
 306:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 1239              		.loc 1 306 16 is_stmt 0 view .LVU291
 1240 0034 0293     		str	r3, [sp, #8]
 307:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1241              		.loc 1 307 3 is_stmt 1 view .LVU292
 307:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1242              		.loc 1 307 24 is_stmt 0 view .LVU293
 1243 0036 0393     		str	r3, [sp, #12]
 308:Core/Src/main.c ****   {
 1244              		.loc 1 308 3 is_stmt 1 view .LVU294
 308:Core/Src/main.c ****   {
 1245              		.loc 1 308 7 is_stmt 0 view .LVU295
 1246 0038 01A9     		add	r1, sp, #4
 1247 003a 3048     		ldr	r0, .L92
 1248 003c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1249              	.LVL102:
 308:Core/Src/main.c ****   {
 1250              		.loc 1 308 6 discriminator 1 view .LVU296
 1251 0040 0028     		cmp	r0, #0
 1252 0042 48D1     		bne	.L83
 315:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1253              		.loc 1 315 3 is_stmt 1 view .LVU297
 315:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1254              		.loc 1 315 19 is_stmt 0 view .LVU298
 1255 0044 0223     		movs	r3, #2
 1256 0046 0193     		str	r3, [sp, #4]
 316:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 40


 1257              		.loc 1 316 3 is_stmt 1 view .LVU299
 316:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1258              		.loc 1 316 16 is_stmt 0 view .LVU300
 1259 0048 0293     		str	r3, [sp, #8]
 317:Core/Src/main.c ****   {
 1260              		.loc 1 317 3 is_stmt 1 view .LVU301
 317:Core/Src/main.c ****   {
 1261              		.loc 1 317 7 is_stmt 0 view .LVU302
 1262 004a 01A9     		add	r1, sp, #4
 1263 004c 2B48     		ldr	r0, .L92
 1264 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1265              	.LVL103:
 317:Core/Src/main.c ****   {
 1266              		.loc 1 317 6 discriminator 1 view .LVU303
 1267 0052 0028     		cmp	r0, #0
 1268 0054 41D1     		bne	.L84
 324:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1269              		.loc 1 324 3 is_stmt 1 view .LVU304
 324:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1270              		.loc 1 324 19 is_stmt 0 view .LVU305
 1271 0056 0323     		movs	r3, #3
 1272 0058 0193     		str	r3, [sp, #4]
 325:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1273              		.loc 1 325 3 is_stmt 1 view .LVU306
 325:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1274              		.loc 1 325 16 is_stmt 0 view .LVU307
 1275 005a 0293     		str	r3, [sp, #8]
 326:Core/Src/main.c ****   {
 1276              		.loc 1 326 3 is_stmt 1 view .LVU308
 326:Core/Src/main.c ****   {
 1277              		.loc 1 326 7 is_stmt 0 view .LVU309
 1278 005c 01A9     		add	r1, sp, #4
 1279 005e 2748     		ldr	r0, .L92
 1280 0060 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1281              	.LVL104:
 326:Core/Src/main.c ****   {
 1282              		.loc 1 326 6 discriminator 1 view .LVU310
 1283 0064 0028     		cmp	r0, #0
 1284 0066 3AD1     		bne	.L85
 333:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 1285              		.loc 1 333 3 is_stmt 1 view .LVU311
 333:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 1286              		.loc 1 333 19 is_stmt 0 view .LVU312
 1287 0068 0423     		movs	r3, #4
 1288 006a 0193     		str	r3, [sp, #4]
 334:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1289              		.loc 1 334 3 is_stmt 1 view .LVU313
 334:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1290              		.loc 1 334 16 is_stmt 0 view .LVU314
 1291 006c 0293     		str	r3, [sp, #8]
 335:Core/Src/main.c ****   {
 1292              		.loc 1 335 3 is_stmt 1 view .LVU315
 335:Core/Src/main.c ****   {
 1293              		.loc 1 335 7 is_stmt 0 view .LVU316
 1294 006e 0DEB0301 		add	r1, sp, r3
 1295 0072 2248     		ldr	r0, .L92
 1296 0074 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 41


 1297              	.LVL105:
 335:Core/Src/main.c ****   {
 1298              		.loc 1 335 6 discriminator 1 view .LVU317
 1299 0078 0028     		cmp	r0, #0
 1300 007a 32D1     		bne	.L86
 342:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 1301              		.loc 1 342 3 is_stmt 1 view .LVU318
 342:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 1302              		.loc 1 342 19 is_stmt 0 view .LVU319
 1303 007c 0523     		movs	r3, #5
 1304 007e 0193     		str	r3, [sp, #4]
 343:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1305              		.loc 1 343 3 is_stmt 1 view .LVU320
 343:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1306              		.loc 1 343 16 is_stmt 0 view .LVU321
 1307 0080 0293     		str	r3, [sp, #8]
 344:Core/Src/main.c ****   {
 1308              		.loc 1 344 3 is_stmt 1 view .LVU322
 344:Core/Src/main.c ****   {
 1309              		.loc 1 344 7 is_stmt 0 view .LVU323
 1310 0082 01A9     		add	r1, sp, #4
 1311 0084 1D48     		ldr	r0, .L92
 1312 0086 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1313              	.LVL106:
 344:Core/Src/main.c ****   {
 1314              		.loc 1 344 6 discriminator 1 view .LVU324
 1315 008a 60BB     		cbnz	r0, .L87
 351:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 1316              		.loc 1 351 3 is_stmt 1 view .LVU325
 351:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 1317              		.loc 1 351 19 is_stmt 0 view .LVU326
 1318 008c 0623     		movs	r3, #6
 1319 008e 0193     		str	r3, [sp, #4]
 352:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1320              		.loc 1 352 3 is_stmt 1 view .LVU327
 352:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1321              		.loc 1 352 16 is_stmt 0 view .LVU328
 1322 0090 0293     		str	r3, [sp, #8]
 353:Core/Src/main.c ****   {
 1323              		.loc 1 353 3 is_stmt 1 view .LVU329
 353:Core/Src/main.c ****   {
 1324              		.loc 1 353 7 is_stmt 0 view .LVU330
 1325 0092 01A9     		add	r1, sp, #4
 1326 0094 1948     		ldr	r0, .L92
 1327 0096 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1328              	.LVL107:
 353:Core/Src/main.c ****   {
 1329              		.loc 1 353 6 discriminator 1 view .LVU331
 1330 009a 30BB     		cbnz	r0, .L88
 360:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 1331              		.loc 1 360 3 is_stmt 1 view .LVU332
 360:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 1332              		.loc 1 360 19 is_stmt 0 view .LVU333
 1333 009c 0723     		movs	r3, #7
 1334 009e 0193     		str	r3, [sp, #4]
 361:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1335              		.loc 1 361 3 is_stmt 1 view .LVU334
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 42


 361:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1336              		.loc 1 361 16 is_stmt 0 view .LVU335
 1337 00a0 0293     		str	r3, [sp, #8]
 362:Core/Src/main.c ****   {
 1338              		.loc 1 362 3 is_stmt 1 view .LVU336
 362:Core/Src/main.c ****   {
 1339              		.loc 1 362 7 is_stmt 0 view .LVU337
 1340 00a2 01A9     		add	r1, sp, #4
 1341 00a4 1548     		ldr	r0, .L92
 1342 00a6 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1343              	.LVL108:
 362:Core/Src/main.c ****   {
 1344              		.loc 1 362 6 discriminator 1 view .LVU338
 1345 00aa 00BB     		cbnz	r0, .L89
 369:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 1346              		.loc 1 369 3 is_stmt 1 view .LVU339
 369:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 1347              		.loc 1 369 19 is_stmt 0 view .LVU340
 1348 00ac 0823     		movs	r3, #8
 1349 00ae 0193     		str	r3, [sp, #4]
 370:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1350              		.loc 1 370 3 is_stmt 1 view .LVU341
 370:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1351              		.loc 1 370 16 is_stmt 0 view .LVU342
 1352 00b0 0293     		str	r3, [sp, #8]
 371:Core/Src/main.c ****   {
 1353              		.loc 1 371 3 is_stmt 1 view .LVU343
 371:Core/Src/main.c ****   {
 1354              		.loc 1 371 7 is_stmt 0 view .LVU344
 1355 00b2 01A9     		add	r1, sp, #4
 1356 00b4 1148     		ldr	r0, .L92
 1357 00b6 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1358              	.LVL109:
 371:Core/Src/main.c ****   {
 1359              		.loc 1 371 6 discriminator 1 view .LVU345
 1360 00ba D0B9     		cbnz	r0, .L90
 378:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 1361              		.loc 1 378 3 is_stmt 1 view .LVU346
 378:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 1362              		.loc 1 378 19 is_stmt 0 view .LVU347
 1363 00bc 0923     		movs	r3, #9
 1364 00be 0193     		str	r3, [sp, #4]
 379:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1365              		.loc 1 379 3 is_stmt 1 view .LVU348
 379:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1366              		.loc 1 379 16 is_stmt 0 view .LVU349
 1367 00c0 0293     		str	r3, [sp, #8]
 380:Core/Src/main.c ****   {
 1368              		.loc 1 380 3 is_stmt 1 view .LVU350
 380:Core/Src/main.c ****   {
 1369              		.loc 1 380 7 is_stmt 0 view .LVU351
 1370 00c2 01A9     		add	r1, sp, #4
 1371 00c4 0D48     		ldr	r0, .L92
 1372 00c6 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1373              	.LVL110:
 380:Core/Src/main.c ****   {
 1374              		.loc 1 380 6 discriminator 1 view .LVU352
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 43


 1375 00ca A0B9     		cbnz	r0, .L91
 388:Core/Src/main.c **** 
 1376              		.loc 1 388 1 view .LVU353
 1377 00cc 05B0     		add	sp, sp, #20
 1378              		.cfi_remember_state
 1379              		.cfi_def_cfa_offset 4
 1380              		@ sp needed
 1381 00ce 5DF804FB 		ldr	pc, [sp], #4
 1382              	.L82:
 1383              		.cfi_restore_state
 300:Core/Src/main.c ****   }
 1384              		.loc 1 300 5 is_stmt 1 view .LVU354
 1385 00d2 FFF7FEFF 		bl	Error_Handler
 1386              	.LVL111:
 1387              	.L83:
 310:Core/Src/main.c ****   }
 1388              		.loc 1 310 5 view .LVU355
 1389 00d6 FFF7FEFF 		bl	Error_Handler
 1390              	.LVL112:
 1391              	.L84:
 319:Core/Src/main.c ****   }
 1392              		.loc 1 319 5 view .LVU356
 1393 00da FFF7FEFF 		bl	Error_Handler
 1394              	.LVL113:
 1395              	.L85:
 328:Core/Src/main.c ****   }
 1396              		.loc 1 328 5 view .LVU357
 1397 00de FFF7FEFF 		bl	Error_Handler
 1398              	.LVL114:
 1399              	.L86:
 337:Core/Src/main.c ****   }
 1400              		.loc 1 337 5 view .LVU358
 1401 00e2 FFF7FEFF 		bl	Error_Handler
 1402              	.LVL115:
 1403              	.L87:
 346:Core/Src/main.c ****   }
 1404              		.loc 1 346 5 view .LVU359
 1405 00e6 FFF7FEFF 		bl	Error_Handler
 1406              	.LVL116:
 1407              	.L88:
 355:Core/Src/main.c ****   }
 1408              		.loc 1 355 5 view .LVU360
 1409 00ea FFF7FEFF 		bl	Error_Handler
 1410              	.LVL117:
 1411              	.L89:
 364:Core/Src/main.c ****   }
 1412              		.loc 1 364 5 view .LVU361
 1413 00ee FFF7FEFF 		bl	Error_Handler
 1414              	.LVL118:
 1415              	.L90:
 373:Core/Src/main.c ****   }
 1416              		.loc 1 373 5 view .LVU362
 1417 00f2 FFF7FEFF 		bl	Error_Handler
 1418              	.LVL119:
 1419              	.L91:
 382:Core/Src/main.c ****   }
 1420              		.loc 1 382 5 view .LVU363
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 44


 1421 00f6 FFF7FEFF 		bl	Error_Handler
 1422              	.LVL120:
 1423              	.L93:
 1424 00fa 00BF     		.align	2
 1425              	.L92:
 1426 00fc 00000000 		.word	hadc1
 1427 0100 00240140 		.word	1073816576
 1428              		.cfi_endproc
 1429              	.LFE67:
 1431              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1432              		.align	1
 1433              		.syntax unified
 1434              		.thumb
 1435              		.thumb_func
 1437              	MX_TIM1_Init:
 1438              	.LFB68:
 396:Core/Src/main.c **** 
 1439              		.loc 1 396 1 view -0
 1440              		.cfi_startproc
 1441              		@ args = 0, pretend = 0, frame = 88
 1442              		@ frame_needed = 0, uses_anonymous_args = 0
 1443 0000 10B5     		push	{r4, lr}
 1444              		.cfi_def_cfa_offset 8
 1445              		.cfi_offset 4, -8
 1446              		.cfi_offset 14, -4
 1447 0002 96B0     		sub	sp, sp, #88
 1448              		.cfi_def_cfa_offset 96
 402:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1449              		.loc 1 402 3 view .LVU365
 402:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1450              		.loc 1 402 26 is_stmt 0 view .LVU366
 1451 0004 0024     		movs	r4, #0
 1452 0006 1294     		str	r4, [sp, #72]
 1453 0008 1394     		str	r4, [sp, #76]
 1454 000a 1494     		str	r4, [sp, #80]
 1455 000c 1594     		str	r4, [sp, #84]
 403:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1456              		.loc 1 403 3 is_stmt 1 view .LVU367
 403:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1457              		.loc 1 403 27 is_stmt 0 view .LVU368
 1458 000e 1094     		str	r4, [sp, #64]
 1459 0010 1194     		str	r4, [sp, #68]
 404:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1460              		.loc 1 404 3 is_stmt 1 view .LVU369
 404:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1461              		.loc 1 404 22 is_stmt 0 view .LVU370
 1462 0012 0994     		str	r4, [sp, #36]
 1463 0014 0A94     		str	r4, [sp, #40]
 1464 0016 0B94     		str	r4, [sp, #44]
 1465 0018 0C94     		str	r4, [sp, #48]
 1466 001a 0D94     		str	r4, [sp, #52]
 1467 001c 0E94     		str	r4, [sp, #56]
 1468 001e 0F94     		str	r4, [sp, #60]
 405:Core/Src/main.c **** 
 1469              		.loc 1 405 3 is_stmt 1 view .LVU371
 405:Core/Src/main.c **** 
 1470              		.loc 1 405 34 is_stmt 0 view .LVU372
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 45


 1471 0020 2022     		movs	r2, #32
 1472 0022 2146     		mov	r1, r4
 1473 0024 01A8     		add	r0, sp, #4
 1474 0026 FFF7FEFF 		bl	memset
 1475              	.LVL121:
 410:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1476              		.loc 1 410 3 is_stmt 1 view .LVU373
 410:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1477              		.loc 1 410 18 is_stmt 0 view .LVU374
 1478 002a 2E48     		ldr	r0, .L110
 1479 002c 2E4B     		ldr	r3, .L110+4
 1480 002e 0360     		str	r3, [r0]
 411:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1481              		.loc 1 411 3 is_stmt 1 view .LVU375
 411:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1482              		.loc 1 411 24 is_stmt 0 view .LVU376
 1483 0030 4460     		str	r4, [r0, #4]
 412:Core/Src/main.c ****   htim1.Init.Period = 799;
 1484              		.loc 1 412 3 is_stmt 1 view .LVU377
 412:Core/Src/main.c ****   htim1.Init.Period = 799;
 1485              		.loc 1 412 26 is_stmt 0 view .LVU378
 1486 0032 8460     		str	r4, [r0, #8]
 413:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1487              		.loc 1 413 3 is_stmt 1 view .LVU379
 413:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1488              		.loc 1 413 21 is_stmt 0 view .LVU380
 1489 0034 40F21F33 		movw	r3, #799
 1490 0038 C360     		str	r3, [r0, #12]
 414:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1491              		.loc 1 414 3 is_stmt 1 view .LVU381
 414:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1492              		.loc 1 414 28 is_stmt 0 view .LVU382
 1493 003a 0461     		str	r4, [r0, #16]
 415:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1494              		.loc 1 415 3 is_stmt 1 view .LVU383
 415:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1495              		.loc 1 415 32 is_stmt 0 view .LVU384
 1496 003c 4461     		str	r4, [r0, #20]
 416:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1497              		.loc 1 416 3 is_stmt 1 view .LVU385
 416:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1498              		.loc 1 416 32 is_stmt 0 view .LVU386
 1499 003e 8461     		str	r4, [r0, #24]
 417:Core/Src/main.c ****   {
 1500              		.loc 1 417 3 is_stmt 1 view .LVU387
 417:Core/Src/main.c ****   {
 1501              		.loc 1 417 7 is_stmt 0 view .LVU388
 1502 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1503              	.LVL122:
 417:Core/Src/main.c ****   {
 1504              		.loc 1 417 6 discriminator 1 view .LVU389
 1505 0044 0028     		cmp	r0, #0
 1506 0046 3ED1     		bne	.L103
 421:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1507              		.loc 1 421 3 is_stmt 1 view .LVU390
 421:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1508              		.loc 1 421 34 is_stmt 0 view .LVU391
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 46


 1509 0048 4FF48053 		mov	r3, #4096
 1510 004c 1293     		str	r3, [sp, #72]
 422:Core/Src/main.c ****   {
 1511              		.loc 1 422 3 is_stmt 1 view .LVU392
 422:Core/Src/main.c ****   {
 1512              		.loc 1 422 7 is_stmt 0 view .LVU393
 1513 004e 12A9     		add	r1, sp, #72
 1514 0050 2448     		ldr	r0, .L110
 1515 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1516              	.LVL123:
 422:Core/Src/main.c ****   {
 1517              		.loc 1 422 6 discriminator 1 view .LVU394
 1518 0056 0028     		cmp	r0, #0
 1519 0058 37D1     		bne	.L104
 426:Core/Src/main.c ****   {
 1520              		.loc 1 426 3 is_stmt 1 view .LVU395
 426:Core/Src/main.c ****   {
 1521              		.loc 1 426 7 is_stmt 0 view .LVU396
 1522 005a 2248     		ldr	r0, .L110
 1523 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1524              	.LVL124:
 426:Core/Src/main.c ****   {
 1525              		.loc 1 426 6 discriminator 1 view .LVU397
 1526 0060 0028     		cmp	r0, #0
 1527 0062 34D1     		bne	.L105
 430:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1528              		.loc 1 430 3 is_stmt 1 view .LVU398
 430:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1529              		.loc 1 430 37 is_stmt 0 view .LVU399
 1530 0064 0023     		movs	r3, #0
 1531 0066 1093     		str	r3, [sp, #64]
 431:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1532              		.loc 1 431 3 is_stmt 1 view .LVU400
 431:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1533              		.loc 1 431 33 is_stmt 0 view .LVU401
 1534 0068 1193     		str	r3, [sp, #68]
 432:Core/Src/main.c ****   {
 1535              		.loc 1 432 3 is_stmt 1 view .LVU402
 432:Core/Src/main.c ****   {
 1536              		.loc 1 432 7 is_stmt 0 view .LVU403
 1537 006a 10A9     		add	r1, sp, #64
 1538 006c 1D48     		ldr	r0, .L110
 1539 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1540              	.LVL125:
 432:Core/Src/main.c ****   {
 1541              		.loc 1 432 6 discriminator 1 view .LVU404
 1542 0072 0028     		cmp	r0, #0
 1543 0074 2DD1     		bne	.L106
 436:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1544              		.loc 1 436 3 is_stmt 1 view .LVU405
 436:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1545              		.loc 1 436 20 is_stmt 0 view .LVU406
 1546 0076 6023     		movs	r3, #96
 1547 0078 0993     		str	r3, [sp, #36]
 437:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1548              		.loc 1 437 3 is_stmt 1 view .LVU407
 437:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 47


 1549              		.loc 1 437 19 is_stmt 0 view .LVU408
 1550 007a 0022     		movs	r2, #0
 1551 007c 0A92     		str	r2, [sp, #40]
 438:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1552              		.loc 1 438 3 is_stmt 1 view .LVU409
 438:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1553              		.loc 1 438 24 is_stmt 0 view .LVU410
 1554 007e 0B92     		str	r2, [sp, #44]
 439:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1555              		.loc 1 439 3 is_stmt 1 view .LVU411
 439:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1556              		.loc 1 439 25 is_stmt 0 view .LVU412
 1557 0080 0C92     		str	r2, [sp, #48]
 440:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1558              		.loc 1 440 3 is_stmt 1 view .LVU413
 440:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1559              		.loc 1 440 24 is_stmt 0 view .LVU414
 1560 0082 0D92     		str	r2, [sp, #52]
 441:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1561              		.loc 1 441 3 is_stmt 1 view .LVU415
 441:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1562              		.loc 1 441 25 is_stmt 0 view .LVU416
 1563 0084 0E92     		str	r2, [sp, #56]
 442:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1564              		.loc 1 442 3 is_stmt 1 view .LVU417
 442:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1565              		.loc 1 442 26 is_stmt 0 view .LVU418
 1566 0086 0F92     		str	r2, [sp, #60]
 443:Core/Src/main.c ****   {
 1567              		.loc 1 443 3 is_stmt 1 view .LVU419
 443:Core/Src/main.c ****   {
 1568              		.loc 1 443 7 is_stmt 0 view .LVU420
 1569 0088 09A9     		add	r1, sp, #36
 1570 008a 1648     		ldr	r0, .L110
 1571 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1572              	.LVL126:
 443:Core/Src/main.c ****   {
 1573              		.loc 1 443 6 discriminator 1 view .LVU421
 1574 0090 08BB     		cbnz	r0, .L107
 447:Core/Src/main.c ****   {
 1575              		.loc 1 447 3 is_stmt 1 view .LVU422
 447:Core/Src/main.c ****   {
 1576              		.loc 1 447 7 is_stmt 0 view .LVU423
 1577 0092 0422     		movs	r2, #4
 1578 0094 09A9     		add	r1, sp, #36
 1579 0096 1348     		ldr	r0, .L110
 1580 0098 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1581              	.LVL127:
 447:Core/Src/main.c ****   {
 1582              		.loc 1 447 6 discriminator 1 view .LVU424
 1583 009c E8B9     		cbnz	r0, .L108
 451:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1584              		.loc 1 451 3 is_stmt 1 view .LVU425
 451:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1585              		.loc 1 451 40 is_stmt 0 view .LVU426
 1586 009e 0023     		movs	r3, #0
 1587 00a0 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 48


 452:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1588              		.loc 1 452 3 is_stmt 1 view .LVU427
 452:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1589              		.loc 1 452 41 is_stmt 0 view .LVU428
 1590 00a2 0293     		str	r3, [sp, #8]
 453:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1591              		.loc 1 453 3 is_stmt 1 view .LVU429
 453:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1592              		.loc 1 453 34 is_stmt 0 view .LVU430
 1593 00a4 0393     		str	r3, [sp, #12]
 454:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1594              		.loc 1 454 3 is_stmt 1 view .LVU431
 454:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1595              		.loc 1 454 33 is_stmt 0 view .LVU432
 1596 00a6 0493     		str	r3, [sp, #16]
 455:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1597              		.loc 1 455 3 is_stmt 1 view .LVU433
 455:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1598              		.loc 1 455 35 is_stmt 0 view .LVU434
 1599 00a8 0593     		str	r3, [sp, #20]
 456:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1600              		.loc 1 456 3 is_stmt 1 view .LVU435
 456:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1601              		.loc 1 456 38 is_stmt 0 view .LVU436
 1602 00aa 4FF40052 		mov	r2, #8192
 1603 00ae 0692     		str	r2, [sp, #24]
 457:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1604              		.loc 1 457 3 is_stmt 1 view .LVU437
 457:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1605              		.loc 1 457 40 is_stmt 0 view .LVU438
 1606 00b0 0893     		str	r3, [sp, #32]
 458:Core/Src/main.c ****   {
 1607              		.loc 1 458 3 is_stmt 1 view .LVU439
 458:Core/Src/main.c ****   {
 1608              		.loc 1 458 7 is_stmt 0 view .LVU440
 1609 00b2 01A9     		add	r1, sp, #4
 1610 00b4 0B48     		ldr	r0, .L110
 1611 00b6 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1612              	.LVL128:
 458:Core/Src/main.c ****   {
 1613              		.loc 1 458 6 discriminator 1 view .LVU441
 1614 00ba 80B9     		cbnz	r0, .L109
 465:Core/Src/main.c **** 
 1615              		.loc 1 465 3 is_stmt 1 view .LVU442
 1616 00bc 0948     		ldr	r0, .L110
 1617 00be FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1618              	.LVL129:
 467:Core/Src/main.c **** 
 1619              		.loc 1 467 1 is_stmt 0 view .LVU443
 1620 00c2 16B0     		add	sp, sp, #88
 1621              		.cfi_remember_state
 1622              		.cfi_def_cfa_offset 8
 1623              		@ sp needed
 1624 00c4 10BD     		pop	{r4, pc}
 1625              	.L103:
 1626              		.cfi_restore_state
 419:Core/Src/main.c ****   }
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 49


 1627              		.loc 1 419 5 is_stmt 1 view .LVU444
 1628 00c6 FFF7FEFF 		bl	Error_Handler
 1629              	.LVL130:
 1630              	.L104:
 424:Core/Src/main.c ****   }
 1631              		.loc 1 424 5 view .LVU445
 1632 00ca FFF7FEFF 		bl	Error_Handler
 1633              	.LVL131:
 1634              	.L105:
 428:Core/Src/main.c ****   }
 1635              		.loc 1 428 5 view .LVU446
 1636 00ce FFF7FEFF 		bl	Error_Handler
 1637              	.LVL132:
 1638              	.L106:
 434:Core/Src/main.c ****   }
 1639              		.loc 1 434 5 view .LVU447
 1640 00d2 FFF7FEFF 		bl	Error_Handler
 1641              	.LVL133:
 1642              	.L107:
 445:Core/Src/main.c ****   }
 1643              		.loc 1 445 5 view .LVU448
 1644 00d6 FFF7FEFF 		bl	Error_Handler
 1645              	.LVL134:
 1646              	.L108:
 449:Core/Src/main.c ****   }
 1647              		.loc 1 449 5 view .LVU449
 1648 00da FFF7FEFF 		bl	Error_Handler
 1649              	.LVL135:
 1650              	.L109:
 460:Core/Src/main.c ****   }
 1651              		.loc 1 460 5 view .LVU450
 1652 00de FFF7FEFF 		bl	Error_Handler
 1653              	.LVL136:
 1654              	.L111:
 1655 00e2 00BF     		.align	2
 1656              	.L110:
 1657 00e4 00000000 		.word	htim1
 1658 00e8 002C0140 		.word	1073818624
 1659              		.cfi_endproc
 1660              	.LFE68:
 1662              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1663              		.align	1
 1664              		.syntax unified
 1665              		.thumb
 1666              		.thumb_func
 1668              	MX_TIM2_Init:
 1669              	.LFB69:
 475:Core/Src/main.c **** 
 1670              		.loc 1 475 1 view -0
 1671              		.cfi_startproc
 1672              		@ args = 0, pretend = 0, frame = 56
 1673              		@ frame_needed = 0, uses_anonymous_args = 0
 1674 0000 00B5     		push	{lr}
 1675              		.cfi_def_cfa_offset 4
 1676              		.cfi_offset 14, -4
 1677 0002 8FB0     		sub	sp, sp, #60
 1678              		.cfi_def_cfa_offset 64
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 50


 481:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1679              		.loc 1 481 3 view .LVU452
 481:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1680              		.loc 1 481 26 is_stmt 0 view .LVU453
 1681 0004 0023     		movs	r3, #0
 1682 0006 0A93     		str	r3, [sp, #40]
 1683 0008 0B93     		str	r3, [sp, #44]
 1684 000a 0C93     		str	r3, [sp, #48]
 1685 000c 0D93     		str	r3, [sp, #52]
 482:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1686              		.loc 1 482 3 is_stmt 1 view .LVU454
 482:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1687              		.loc 1 482 27 is_stmt 0 view .LVU455
 1688 000e 0893     		str	r3, [sp, #32]
 1689 0010 0993     		str	r3, [sp, #36]
 483:Core/Src/main.c **** 
 1690              		.loc 1 483 3 is_stmt 1 view .LVU456
 483:Core/Src/main.c **** 
 1691              		.loc 1 483 22 is_stmt 0 view .LVU457
 1692 0012 0193     		str	r3, [sp, #4]
 1693 0014 0293     		str	r3, [sp, #8]
 1694 0016 0393     		str	r3, [sp, #12]
 1695 0018 0493     		str	r3, [sp, #16]
 1696 001a 0593     		str	r3, [sp, #20]
 1697 001c 0693     		str	r3, [sp, #24]
 1698 001e 0793     		str	r3, [sp, #28]
 488:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 1699              		.loc 1 488 3 is_stmt 1 view .LVU458
 488:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 1700              		.loc 1 488 18 is_stmt 0 view .LVU459
 1701 0020 2248     		ldr	r0, .L126
 1702 0022 4FF08042 		mov	r2, #1073741824
 1703 0026 0260     		str	r2, [r0]
 489:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1704              		.loc 1 489 3 is_stmt 1 view .LVU460
 489:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1705              		.loc 1 489 24 is_stmt 0 view .LVU461
 1706 0028 4360     		str	r3, [r0, #4]
 490:Core/Src/main.c ****   htim2.Init.Period = 799;
 1707              		.loc 1 490 3 is_stmt 1 view .LVU462
 490:Core/Src/main.c ****   htim2.Init.Period = 799;
 1708              		.loc 1 490 26 is_stmt 0 view .LVU463
 1709 002a 8360     		str	r3, [r0, #8]
 491:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1710              		.loc 1 491 3 is_stmt 1 view .LVU464
 491:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1711              		.loc 1 491 21 is_stmt 0 view .LVU465
 1712 002c 40F21F32 		movw	r2, #799
 1713 0030 C260     		str	r2, [r0, #12]
 492:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1714              		.loc 1 492 3 is_stmt 1 view .LVU466
 492:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1715              		.loc 1 492 28 is_stmt 0 view .LVU467
 1716 0032 0361     		str	r3, [r0, #16]
 493:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1717              		.loc 1 493 3 is_stmt 1 view .LVU468
 493:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 51


 1718              		.loc 1 493 32 is_stmt 0 view .LVU469
 1719 0034 8361     		str	r3, [r0, #24]
 494:Core/Src/main.c ****   {
 1720              		.loc 1 494 3 is_stmt 1 view .LVU470
 494:Core/Src/main.c ****   {
 1721              		.loc 1 494 7 is_stmt 0 view .LVU471
 1722 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1723              	.LVL137:
 494:Core/Src/main.c ****   {
 1724              		.loc 1 494 6 discriminator 1 view .LVU472
 1725 003a 58BB     		cbnz	r0, .L120
 498:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1726              		.loc 1 498 3 is_stmt 1 view .LVU473
 498:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1727              		.loc 1 498 34 is_stmt 0 view .LVU474
 1728 003c 4FF48053 		mov	r3, #4096
 1729 0040 0A93     		str	r3, [sp, #40]
 499:Core/Src/main.c ****   {
 1730              		.loc 1 499 3 is_stmt 1 view .LVU475
 499:Core/Src/main.c ****   {
 1731              		.loc 1 499 7 is_stmt 0 view .LVU476
 1732 0042 0AA9     		add	r1, sp, #40
 1733 0044 1948     		ldr	r0, .L126
 1734 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1735              	.LVL138:
 499:Core/Src/main.c ****   {
 1736              		.loc 1 499 6 discriminator 1 view .LVU477
 1737 004a 28BB     		cbnz	r0, .L121
 503:Core/Src/main.c ****   {
 1738              		.loc 1 503 3 is_stmt 1 view .LVU478
 503:Core/Src/main.c ****   {
 1739              		.loc 1 503 7 is_stmt 0 view .LVU479
 1740 004c 1748     		ldr	r0, .L126
 1741 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1742              	.LVL139:
 503:Core/Src/main.c ****   {
 1743              		.loc 1 503 6 discriminator 1 view .LVU480
 1744 0052 18BB     		cbnz	r0, .L122
 507:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1745              		.loc 1 507 3 is_stmt 1 view .LVU481
 507:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1746              		.loc 1 507 37 is_stmt 0 view .LVU482
 1747 0054 0023     		movs	r3, #0
 1748 0056 0893     		str	r3, [sp, #32]
 508:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1749              		.loc 1 508 3 is_stmt 1 view .LVU483
 508:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1750              		.loc 1 508 33 is_stmt 0 view .LVU484
 1751 0058 0993     		str	r3, [sp, #36]
 509:Core/Src/main.c ****   {
 1752              		.loc 1 509 3 is_stmt 1 view .LVU485
 509:Core/Src/main.c ****   {
 1753              		.loc 1 509 7 is_stmt 0 view .LVU486
 1754 005a 08A9     		add	r1, sp, #32
 1755 005c 1348     		ldr	r0, .L126
 1756 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1757              	.LVL140:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 52


 509:Core/Src/main.c ****   {
 1758              		.loc 1 509 6 discriminator 1 view .LVU487
 1759 0062 E8B9     		cbnz	r0, .L123
 513:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1760              		.loc 1 513 3 is_stmt 1 view .LVU488
 513:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1761              		.loc 1 513 20 is_stmt 0 view .LVU489
 1762 0064 6023     		movs	r3, #96
 1763 0066 0193     		str	r3, [sp, #4]
 514:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1764              		.loc 1 514 3 is_stmt 1 view .LVU490
 514:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1765              		.loc 1 514 19 is_stmt 0 view .LVU491
 1766 0068 0022     		movs	r2, #0
 1767 006a 0292     		str	r2, [sp, #8]
 515:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1768              		.loc 1 515 3 is_stmt 1 view .LVU492
 515:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1769              		.loc 1 515 24 is_stmt 0 view .LVU493
 1770 006c 0392     		str	r2, [sp, #12]
 516:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1771              		.loc 1 516 3 is_stmt 1 view .LVU494
 516:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1772              		.loc 1 516 24 is_stmt 0 view .LVU495
 1773 006e 0592     		str	r2, [sp, #20]
 517:Core/Src/main.c ****   {
 1774              		.loc 1 517 3 is_stmt 1 view .LVU496
 517:Core/Src/main.c ****   {
 1775              		.loc 1 517 7 is_stmt 0 view .LVU497
 1776 0070 01A9     		add	r1, sp, #4
 1777 0072 0E48     		ldr	r0, .L126
 1778 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1779              	.LVL141:
 517:Core/Src/main.c ****   {
 1780              		.loc 1 517 6 discriminator 1 view .LVU498
 1781 0078 A0B9     		cbnz	r0, .L124
 521:Core/Src/main.c ****   {
 1782              		.loc 1 521 3 is_stmt 1 view .LVU499
 521:Core/Src/main.c ****   {
 1783              		.loc 1 521 7 is_stmt 0 view .LVU500
 1784 007a 0422     		movs	r2, #4
 1785 007c 0DEB0201 		add	r1, sp, r2
 1786 0080 0A48     		ldr	r0, .L126
 1787 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1788              	.LVL142:
 521:Core/Src/main.c ****   {
 1789              		.loc 1 521 6 discriminator 1 view .LVU501
 1790 0086 78B9     		cbnz	r0, .L125
 528:Core/Src/main.c **** 
 1791              		.loc 1 528 3 is_stmt 1 view .LVU502
 1792 0088 0848     		ldr	r0, .L126
 1793 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1794              	.LVL143:
 530:Core/Src/main.c **** 
 1795              		.loc 1 530 1 is_stmt 0 view .LVU503
 1796 008e 0FB0     		add	sp, sp, #60
 1797              		.cfi_remember_state
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 53


 1798              		.cfi_def_cfa_offset 4
 1799              		@ sp needed
 1800 0090 5DF804FB 		ldr	pc, [sp], #4
 1801              	.L120:
 1802              		.cfi_restore_state
 496:Core/Src/main.c ****   }
 1803              		.loc 1 496 5 is_stmt 1 view .LVU504
 1804 0094 FFF7FEFF 		bl	Error_Handler
 1805              	.LVL144:
 1806              	.L121:
 501:Core/Src/main.c ****   }
 1807              		.loc 1 501 5 view .LVU505
 1808 0098 FFF7FEFF 		bl	Error_Handler
 1809              	.LVL145:
 1810              	.L122:
 505:Core/Src/main.c ****   }
 1811              		.loc 1 505 5 view .LVU506
 1812 009c FFF7FEFF 		bl	Error_Handler
 1813              	.LVL146:
 1814              	.L123:
 511:Core/Src/main.c ****   }
 1815              		.loc 1 511 5 view .LVU507
 1816 00a0 FFF7FEFF 		bl	Error_Handler
 1817              	.LVL147:
 1818              	.L124:
 519:Core/Src/main.c ****   }
 1819              		.loc 1 519 5 view .LVU508
 1820 00a4 FFF7FEFF 		bl	Error_Handler
 1821              	.LVL148:
 1822              	.L125:
 523:Core/Src/main.c ****   }
 1823              		.loc 1 523 5 view .LVU509
 1824 00a8 FFF7FEFF 		bl	Error_Handler
 1825              	.LVL149:
 1826              	.L127:
 1827              		.align	2
 1828              	.L126:
 1829 00ac 00000000 		.word	htim2
 1830              		.cfi_endproc
 1831              	.LFE69:
 1833              		.section	.text.SystemClock_Config,"ax",%progbits
 1834              		.align	1
 1835              		.global	SystemClock_Config
 1836              		.syntax unified
 1837              		.thumb
 1838              		.thumb_func
 1840              	SystemClock_Config:
 1841              	.LFB66:
 231:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1842              		.loc 1 231 1 view -0
 1843              		.cfi_startproc
 1844              		@ args = 0, pretend = 0, frame = 72
 1845              		@ frame_needed = 0, uses_anonymous_args = 0
 1846 0000 00B5     		push	{lr}
 1847              		.cfi_def_cfa_offset 4
 1848              		.cfi_offset 14, -4
 1849 0002 93B0     		sub	sp, sp, #76
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 54


 1850              		.cfi_def_cfa_offset 80
 232:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1851              		.loc 1 232 3 view .LVU511
 232:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1852              		.loc 1 232 22 is_stmt 0 view .LVU512
 1853 0004 2822     		movs	r2, #40
 1854 0006 0021     		movs	r1, #0
 1855 0008 08A8     		add	r0, sp, #32
 1856 000a FFF7FEFF 		bl	memset
 1857              	.LVL150:
 233:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1858              		.loc 1 233 3 is_stmt 1 view .LVU513
 233:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1859              		.loc 1 233 22 is_stmt 0 view .LVU514
 1860 000e 0023     		movs	r3, #0
 1861 0010 0393     		str	r3, [sp, #12]
 1862 0012 0493     		str	r3, [sp, #16]
 1863 0014 0593     		str	r3, [sp, #20]
 1864 0016 0693     		str	r3, [sp, #24]
 1865 0018 0793     		str	r3, [sp, #28]
 234:Core/Src/main.c **** 
 1866              		.loc 1 234 3 is_stmt 1 view .LVU515
 234:Core/Src/main.c **** 
 1867              		.loc 1 234 28 is_stmt 0 view .LVU516
 1868 001a 0093     		str	r3, [sp]
 1869 001c 0193     		str	r3, [sp, #4]
 1870 001e 0293     		str	r3, [sp, #8]
 239:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1871              		.loc 1 239 3 is_stmt 1 view .LVU517
 239:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1872              		.loc 1 239 36 is_stmt 0 view .LVU518
 1873 0020 0223     		movs	r3, #2
 1874 0022 0893     		str	r3, [sp, #32]
 240:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1875              		.loc 1 240 3 is_stmt 1 view .LVU519
 240:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1876              		.loc 1 240 30 is_stmt 0 view .LVU520
 1877 0024 0122     		movs	r2, #1
 1878 0026 0C92     		str	r2, [sp, #48]
 241:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1879              		.loc 1 241 3 is_stmt 1 view .LVU521
 241:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1880              		.loc 1 241 41 is_stmt 0 view .LVU522
 1881 0028 1022     		movs	r2, #16
 1882 002a 0D92     		str	r2, [sp, #52]
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 1883              		.loc 1 242 3 is_stmt 1 view .LVU523
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 1884              		.loc 1 242 34 is_stmt 0 view .LVU524
 1885 002c 0F93     		str	r3, [sp, #60]
 243:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 1886              		.loc 1 243 3 is_stmt 1 view .LVU525
 244:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1887              		.loc 1 244 3 view .LVU526
 244:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1888              		.loc 1 244 32 is_stmt 0 view .LVU527
 1889 002e 4FF48013 		mov	r3, #1048576
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 55


 1890 0032 1193     		str	r3, [sp, #68]
 245:Core/Src/main.c ****   {
 1891              		.loc 1 245 3 is_stmt 1 view .LVU528
 245:Core/Src/main.c ****   {
 1892              		.loc 1 245 7 is_stmt 0 view .LVU529
 1893 0034 08A8     		add	r0, sp, #32
 1894 0036 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1895              	.LVL151:
 245:Core/Src/main.c ****   {
 1896              		.loc 1 245 6 discriminator 1 view .LVU530
 1897 003a B0B9     		cbnz	r0, .L133
 252:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1898              		.loc 1 252 3 is_stmt 1 view .LVU531
 252:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1899              		.loc 1 252 31 is_stmt 0 view .LVU532
 1900 003c 0F23     		movs	r3, #15
 1901 003e 0393     		str	r3, [sp, #12]
 254:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1902              		.loc 1 254 3 is_stmt 1 view .LVU533
 254:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1903              		.loc 1 254 34 is_stmt 0 view .LVU534
 1904 0040 0223     		movs	r3, #2
 1905 0042 0493     		str	r3, [sp, #16]
 255:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1906              		.loc 1 255 3 is_stmt 1 view .LVU535
 255:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1907              		.loc 1 255 35 is_stmt 0 view .LVU536
 1908 0044 0021     		movs	r1, #0
 1909 0046 0591     		str	r1, [sp, #20]
 256:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1910              		.loc 1 256 3 is_stmt 1 view .LVU537
 256:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1911              		.loc 1 256 36 is_stmt 0 view .LVU538
 1912 0048 0691     		str	r1, [sp, #24]
 257:Core/Src/main.c **** 
 1913              		.loc 1 257 3 is_stmt 1 view .LVU539
 257:Core/Src/main.c **** 
 1914              		.loc 1 257 36 is_stmt 0 view .LVU540
 1915 004a 0791     		str	r1, [sp, #28]
 259:Core/Src/main.c ****   {
 1916              		.loc 1 259 3 is_stmt 1 view .LVU541
 259:Core/Src/main.c ****   {
 1917              		.loc 1 259 7 is_stmt 0 view .LVU542
 1918 004c 03A8     		add	r0, sp, #12
 1919 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1920              	.LVL152:
 259:Core/Src/main.c ****   {
 1921              		.loc 1 259 6 discriminator 1 view .LVU543
 1922 0052 60B9     		cbnz	r0, .L134
 263:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 1923              		.loc 1 263 3 is_stmt 1 view .LVU544
 263:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 1924              		.loc 1 263 38 is_stmt 0 view .LVU545
 1925 0054 0223     		movs	r3, #2
 1926 0056 0093     		str	r3, [sp]
 264:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1927              		.loc 1 264 3 is_stmt 1 view .LVU546
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 56


 264:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1928              		.loc 1 264 35 is_stmt 0 view .LVU547
 1929 0058 0023     		movs	r3, #0
 1930 005a 0293     		str	r3, [sp, #8]
 265:Core/Src/main.c ****   {
 1931              		.loc 1 265 3 is_stmt 1 view .LVU548
 265:Core/Src/main.c ****   {
 1932              		.loc 1 265 7 is_stmt 0 view .LVU549
 1933 005c 6846     		mov	r0, sp
 1934 005e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1935              	.LVL153:
 265:Core/Src/main.c ****   {
 1936              		.loc 1 265 6 discriminator 1 view .LVU550
 1937 0062 30B9     		cbnz	r0, .L135
 269:Core/Src/main.c **** 
 1938              		.loc 1 269 1 view .LVU551
 1939 0064 13B0     		add	sp, sp, #76
 1940              		.cfi_remember_state
 1941              		.cfi_def_cfa_offset 4
 1942              		@ sp needed
 1943 0066 5DF804FB 		ldr	pc, [sp], #4
 1944              	.L133:
 1945              		.cfi_restore_state
 247:Core/Src/main.c ****   }
 1946              		.loc 1 247 5 is_stmt 1 view .LVU552
 1947 006a FFF7FEFF 		bl	Error_Handler
 1948              	.LVL154:
 1949              	.L134:
 261:Core/Src/main.c ****   }
 1950              		.loc 1 261 5 view .LVU553
 1951 006e FFF7FEFF 		bl	Error_Handler
 1952              	.LVL155:
 1953              	.L135:
 267:Core/Src/main.c ****   }
 1954              		.loc 1 267 5 view .LVU554
 1955 0072 FFF7FEFF 		bl	Error_Handler
 1956              	.LVL156:
 1957              		.cfi_endproc
 1958              	.LFE66:
 1960              		.section	.text.main,"ax",%progbits
 1961              		.align	1
 1962              		.global	main
 1963              		.syntax unified
 1964              		.thumb
 1965              		.thumb_func
 1967              	main:
 1968              	.LFB65:
 107:Core/Src/main.c **** 
 1969              		.loc 1 107 1 view -0
 1970              		.cfi_startproc
 1971              		@ args = 0, pretend = 0, frame = 0
 1972              		@ frame_needed = 0, uses_anonymous_args = 0
 1973 0000 10B5     		push	{r4, lr}
 1974              		.cfi_def_cfa_offset 8
 1975              		.cfi_offset 4, -8
 1976              		.cfi_offset 14, -4
 116:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 57


 1977              		.loc 1 116 3 view .LVU556
 1978 0002 FFF7FEFF 		bl	HAL_Init
 1979              	.LVL157:
 123:Core/Src/main.c **** 
 1980              		.loc 1 123 3 view .LVU557
 1981 0006 FFF7FEFF 		bl	SystemClock_Config
 1982              	.LVL158:
 130:Core/Src/main.c ****   MX_DMA_Init();
 1983              		.loc 1 130 3 view .LVU558
 1984 000a FFF7FEFF 		bl	MX_GPIO_Init
 1985              	.LVL159:
 131:Core/Src/main.c ****   MX_ADC1_Init();
 1986              		.loc 1 131 3 view .LVU559
 1987 000e FFF7FEFF 		bl	MX_DMA_Init
 1988              	.LVL160:
 132:Core/Src/main.c ****   MX_TIM1_Init();
 1989              		.loc 1 132 3 view .LVU560
 1990 0012 FFF7FEFF 		bl	MX_ADC1_Init
 1991              	.LVL161:
 133:Core/Src/main.c ****   MX_TIM2_Init();
 1992              		.loc 1 133 3 view .LVU561
 1993 0016 FFF7FEFF 		bl	MX_TIM1_Init
 1994              	.LVL162:
 134:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1995              		.loc 1 134 3 view .LVU562
 1996 001a FFF7FEFF 		bl	MX_TIM2_Init
 1997              	.LVL163:
 136:Core/Src/main.c ****   HAL_Delay(300);
 1998              		.loc 1 136 3 view .LVU563
 1999 001e 4E4C     		ldr	r4, .L144
 2000 0020 0122     		movs	r2, #1
 2001 0022 4FF40061 		mov	r1, #2048
 2002 0026 2046     		mov	r0, r4
 2003 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2004              	.LVL164:
 137:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 2005              		.loc 1 137 3 view .LVU564
 2006 002c 4FF49670 		mov	r0, #300
 2007 0030 FFF7FEFF 		bl	HAL_Delay
 2008              	.LVL165:
 138:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_ON_GPIO_Port, LED_ON_Pin, GPIO_PIN_SET);
 2009              		.loc 1 138 3 view .LVU565
 2010 0034 0022     		movs	r2, #0
 2011 0036 4FF40061 		mov	r1, #2048
 2012 003a 2046     		mov	r0, r4
 2013 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
 2014              	.LVL166:
 139:Core/Src/main.c ****   HAL_GPIO_WritePin(IR_EN_GPIO_Port, IR_EN_Pin, GPIO_PIN_SET);
 2015              		.loc 1 139 3 view .LVU566
 2016 0040 0122     		movs	r2, #1
 2017 0042 4FF48061 		mov	r1, #1024
 2018 0046 2046     		mov	r0, r4
 2019 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2020              	.LVL167:
 140:Core/Src/main.c **** 
 2021              		.loc 1 140 3 view .LVU567
 2022 004c 0122     		movs	r2, #1
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 58


 2023 004e 2021     		movs	r1, #32
 2024 0050 2046     		mov	r0, r4
 2025 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2026              	.LVL168:
 142:Core/Src/main.c **** 
 2027              		.loc 1 142 3 view .LVU568
 2028 0056 0922     		movs	r2, #9
 2029 0058 4049     		ldr	r1, .L144+4
 2030 005a 4148     		ldr	r0, .L144+8
 2031 005c FFF7FEFF 		bl	HAL_ADC_Start_DMA
 2032              	.LVL169:
 144:Core/Src/main.c ****   //M_SetSpeed(500, 500, FORWARD, FORWARD);
 2033              		.loc 1 144 3 view .LVU569
 2034 0060 FFF7FEFF 		bl	M_Init
 2035              	.LVL170:
 148:Core/Src/main.c ****   
 2036              		.loc 1 148 3 view .LVU570
 2037              	.L137:
 148:Core/Src/main.c ****   
 2038              		.loc 1 148 9 discriminator 1 view .LVU571
 148:Core/Src/main.c ****   
 2039              		.loc 1 148 10 is_stmt 0 discriminator 1 view .LVU572
 2040 0064 0121     		movs	r1, #1
 2041 0066 3F48     		ldr	r0, .L144+12
 2042 0068 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 2043              	.LVL171:
 148:Core/Src/main.c ****   
 2044              		.loc 1 148 9 discriminator 1 view .LVU573
 2045 006c 0028     		cmp	r0, #0
 2046 006e F9D0     		beq	.L137
 151:Core/Src/main.c ****   HAL_Delay(300);
 2047              		.loc 1 151 3 is_stmt 1 view .LVU574
 2048 0070 394C     		ldr	r4, .L144
 2049 0072 0122     		movs	r2, #1
 2050 0074 4FF40061 		mov	r1, #2048
 2051 0078 2046     		mov	r0, r4
 2052 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 2053              	.LVL172:
 152:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 2054              		.loc 1 152 3 view .LVU575
 2055 007e 4FF49670 		mov	r0, #300
 2056 0082 FFF7FEFF 		bl	HAL_Delay
 2057              	.LVL173:
 153:Core/Src/main.c **** 
 2058              		.loc 1 153 3 view .LVU576
 2059 0086 0022     		movs	r2, #0
 2060 0088 4FF40061 		mov	r1, #2048
 2061 008c 2046     		mov	r0, r4
 2062 008e FFF7FEFF 		bl	HAL_GPIO_WritePin
 2063              	.LVL174:
 155:Core/Src/main.c **** 
 2064              		.loc 1 155 3 view .LVU577
 2065 0092 4FF4FA70 		mov	r0, #500
 2066 0096 FFF7FEFF 		bl	HAL_Delay
 2067              	.LVL175:
 157:Core/Src/main.c ****   HAL_Delay(200);
 2068              		.loc 1 157 3 view .LVU578
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 59


 2069 009a 0122     		movs	r2, #1
 2070 009c 4FF40061 		mov	r1, #2048
 2071 00a0 2046     		mov	r0, r4
 2072 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2073              	.LVL176:
 158:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 2074              		.loc 1 158 3 view .LVU579
 2075 00a6 C820     		movs	r0, #200
 2076 00a8 FFF7FEFF 		bl	HAL_Delay
 2077              	.LVL177:
 159:Core/Src/main.c **** 
 2078              		.loc 1 159 3 view .LVU580
 2079 00ac 0022     		movs	r2, #0
 2080 00ae 4FF40061 		mov	r1, #2048
 2081 00b2 2046     		mov	r0, r4
 2082 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2083              	.LVL178:
 161:Core/Src/main.c **** 
 2084              		.loc 1 161 3 view .LVU581
 2085 00b8 4FF4FA70 		mov	r0, #500
 2086 00bc FFF7FEFF 		bl	HAL_Delay
 2087              	.LVL179:
 163:Core/Src/main.c ****   HAL_Delay(100);
 2088              		.loc 1 163 3 view .LVU582
 2089 00c0 0122     		movs	r2, #1
 2090 00c2 4FF40061 		mov	r1, #2048
 2091 00c6 2046     		mov	r0, r4
 2092 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2093              	.LVL180:
 164:Core/Src/main.c ****   HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 2094              		.loc 1 164 3 view .LVU583
 2095 00cc 6420     		movs	r0, #100
 2096 00ce FFF7FEFF 		bl	HAL_Delay
 2097              	.LVL181:
 165:Core/Src/main.c **** 
 2098              		.loc 1 165 3 view .LVU584
 2099 00d2 0022     		movs	r2, #0
 2100 00d4 4FF40061 		mov	r1, #2048
 2101 00d8 2046     		mov	r0, r4
 2102 00da FFF7FEFF 		bl	HAL_GPIO_WritePin
 2103              	.LVL182:
 167:Core/Src/main.c ****   /* USER CODE END 2 */
 2104              		.loc 1 167 3 view .LVU585
 2105 00de 4FF4C870 		mov	r0, #400
 2106 00e2 FFF7FEFF 		bl	HAL_Delay
 2107              	.LVL183:
 2108 00e6 0AE0     		b	.L141
 2109              	.L139:
 179:Core/Src/main.c ****       }else{
 2110              		.loc 1 179 9 view .LVU586
 2111 00e8 0122     		movs	r2, #1
 2112 00ea 4FF48071 		mov	r1, #256
 2113 00ee 1A48     		ldr	r0, .L144
 2114 00f0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2115              	.LVL184:
 2116              	.L138:
 185:Core/Src/main.c ****       M_Disable();
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 60


 2117              		.loc 1 185 5 view .LVU587
 185:Core/Src/main.c ****       M_Disable();
 2118              		.loc 1 185 8 is_stmt 0 view .LVU588
 2119 00f4 0121     		movs	r1, #1
 2120 00f6 1B48     		ldr	r0, .L144+12
 2121 00f8 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 2122              	.LVL185:
 185:Core/Src/main.c ****       M_Disable();
 2123              		.loc 1 185 7 discriminator 1 view .LVU589
 2124 00fc D0B9     		cbnz	r0, .L143
 2125              	.L141:
 172:Core/Src/main.c ****   {
 2126              		.loc 1 172 3 is_stmt 1 view .LVU590
 174:Core/Src/main.c ****       adc_done_flag = false;
 2127              		.loc 1 174 5 view .LVU591
 174:Core/Src/main.c ****       adc_done_flag = false;
 2128              		.loc 1 174 8 is_stmt 0 view .LVU592
 2129 00fe 1A4B     		ldr	r3, .L144+16
 2130 0100 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 174:Core/Src/main.c ****       adc_done_flag = false;
 2131              		.loc 1 174 7 view .LVU593
 2132 0102 002B     		cmp	r3, #0
 2133 0104 F6D0     		beq	.L138
 175:Core/Src/main.c ****       Robot_Control();
 2134              		.loc 1 175 7 is_stmt 1 view .LVU594
 175:Core/Src/main.c ****       Robot_Control();
 2135              		.loc 1 175 21 is_stmt 0 view .LVU595
 2136 0106 184B     		ldr	r3, .L144+16
 2137 0108 0022     		movs	r2, #0
 2138 010a 1A70     		strb	r2, [r3]
 176:Core/Src/main.c ****       HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 2139              		.loc 1 176 7 is_stmt 1 view .LVU596
 2140 010c FFF7FEFF 		bl	Robot_Control
 2141              	.LVL186:
 177:Core/Src/main.c ****       if(Get_Line() == 0 || Get_Line() == 255){
 2142              		.loc 1 177 7 view .LVU597
 2143 0110 0922     		movs	r2, #9
 2144 0112 1249     		ldr	r1, .L144+4
 2145 0114 1248     		ldr	r0, .L144+8
 2146 0116 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 2147              	.LVL187:
 178:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_SET);
 2148              		.loc 1 178 7 view .LVU598
 178:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_SET);
 2149              		.loc 1 178 10 is_stmt 0 view .LVU599
 2150 011a FFF7FEFF 		bl	Get_Line
 2151              	.LVL188:
 178:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_SET);
 2152              		.loc 1 178 9 discriminator 1 view .LVU600
 2153 011e 0028     		cmp	r0, #0
 2154 0120 E2D0     		beq	.L139
 178:Core/Src/main.c ****         HAL_GPIO_WritePin(LED_ACT_GPIO_Port, LED_ACT_Pin, GPIO_PIN_SET);
 2155              		.loc 1 178 26 discriminator 1 view .LVU601
 2156 0122 FF28     		cmp	r0, #255
 2157 0124 E0D0     		beq	.L139
 181:Core/Src/main.c ****       }
 2158              		.loc 1 181 9 is_stmt 1 view .LVU602
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 61


 2159 0126 0022     		movs	r2, #0
 2160 0128 4FF48071 		mov	r1, #256
 2161 012c 0A48     		ldr	r0, .L144
 2162 012e FFF7FEFF 		bl	HAL_GPIO_WritePin
 2163              	.LVL189:
 2164 0132 DFE7     		b	.L138
 2165              	.L143:
 186:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_ON_GPIO_Port, LED_ON_Pin, GPIO_PIN_RESET);
 2166              		.loc 1 186 7 view .LVU603
 2167 0134 FFF7FEFF 		bl	M_Disable
 2168              	.LVL190:
 187:Core/Src/main.c ****       HAL_GPIO_WritePin(IR_EN_GPIO_Port, IR_EN_Pin, GPIO_PIN_RESET);
 2169              		.loc 1 187 7 view .LVU604
 2170 0138 074C     		ldr	r4, .L144
 2171 013a 0022     		movs	r2, #0
 2172 013c 4FF48061 		mov	r1, #1024
 2173 0140 2046     		mov	r0, r4
 2174 0142 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2175              	.LVL191:
 188:Core/Src/main.c ****       HAL_NVIC_SystemReset();
 2176              		.loc 1 188 7 view .LVU605
 2177 0146 0022     		movs	r2, #0
 2178 0148 2021     		movs	r1, #32
 2179 014a 2046     		mov	r0, r4
 2180 014c FFF7FEFF 		bl	HAL_GPIO_WritePin
 2181              	.LVL192:
 189:Core/Src/main.c ****       break;
 2182              		.loc 1 189 7 view .LVU606
 2183 0150 FFF7FEFF 		bl	HAL_NVIC_SystemReset
 2184              	.LVL193:
 190:Core/Src/main.c ****     }
 2185              		.loc 1 190 7 view .LVU607
 224:Core/Src/main.c **** 
 2186              		.loc 1 224 1 is_stmt 0 view .LVU608
 2187 0154 0020     		movs	r0, #0
 2188 0156 10BD     		pop	{r4, pc}
 2189              	.L145:
 2190              		.align	2
 2191              	.L144:
 2192 0158 000C0140 		.word	1073810432
 2193 015c 00000000 		.word	adc_buffer
 2194 0160 00000000 		.word	hadc1
 2195 0164 00080140 		.word	1073809408
 2196 0168 00000000 		.word	adc_done_flag
 2197              		.cfi_endproc
 2198              	.LFE65:
 2200              		.global	adc_done_flag
 2201              		.section	.bss.adc_done_flag,"aw",%nobits
 2204              	adc_done_flag:
 2205 0000 00       		.space	1
 2206              		.global	lfspeed
 2207              		.section	.data.lfspeed,"aw"
 2208              		.align	2
 2211              	lfspeed:
 2212 0000 E9010000 		.word	489
 2213              		.global	rsp
 2214              		.section	.bss.rsp,"aw",%nobits
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 62


 2215              		.align	2
 2218              	rsp:
 2219 0000 00000000 		.space	4
 2220              		.global	lsp
 2221              		.section	.bss.lsp,"aw",%nobits
 2222              		.align	2
 2225              	lsp:
 2226 0000 00000000 		.space	4
 2227              		.global	error
 2228              		.section	.bss.error,"aw",%nobits
 2229              		.align	2
 2232              	error:
 2233 0000 00000000 		.space	4
 2234              		.global	PIDvalue
 2235              		.section	.bss.PIDvalue,"aw",%nobits
 2236              		.align	2
 2239              	PIDvalue:
 2240 0000 00000000 		.space	4
 2241              		.global	previousError
 2242              		.section	.bss.previousError,"aw",%nobits
 2243              		.align	2
 2246              	previousError:
 2247 0000 00000000 		.space	4
 2248              		.global	I
 2249              		.section	.bss.I,"aw",%nobits
 2250              		.align	2
 2253              	I:
 2254 0000 00000000 		.space	4
 2255              		.global	D
 2256              		.section	.bss.D,"aw",%nobits
 2257              		.align	2
 2260              	D:
 2261 0000 00000000 		.space	4
 2262              		.global	P
 2263              		.section	.bss.P,"aw",%nobits
 2264              		.align	2
 2267              	P:
 2268 0000 00000000 		.space	4
 2269              		.global	position
 2270              		.section	.bss.position,"aw",%nobits
 2271              		.align	1
 2274              	position:
 2275 0000 0000     		.space	2
 2276              		.global	t0
 2277              		.section	.bss.t0,"aw",%nobits
 2278              		.align	2
 2281              	t0:
 2282 0000 00000000 		.space	4
 2283              		.global	dt
 2284              		.section	.bss.dt,"aw",%nobits
 2285              		.align	2
 2288              	dt:
 2289 0000 00000000 		.space	4
 2290              		.global	Dvalue
 2291              		.section	.bss.Dvalue,"aw",%nobits
 2292              		.align	2
 2295              	Dvalue:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 63


 2296 0000 00000000 		.space	4
 2297              		.global	Ivalue
 2298              		.section	.bss.Ivalue,"aw",%nobits
 2299              		.align	2
 2302              	Ivalue:
 2303 0000 00000000 		.space	4
 2304              		.global	Pvalue
 2305              		.section	.bss.Pvalue,"aw",%nobits
 2306              		.align	2
 2309              	Pvalue:
 2310 0000 00000000 		.space	4
 2311              		.global	Kdfinal
 2312              		.section	.bss.Kdfinal,"aw",%nobits
 2315              	Kdfinal:
 2316 0000 00       		.space	1
 2317              		.global	Kifinal
 2318              		.section	.bss.Kifinal,"aw",%nobits
 2321              	Kifinal:
 2322 0000 00       		.space	1
 2323              		.global	Kpfinal
 2324              		.section	.bss.Kpfinal,"aw",%nobits
 2327              	Kpfinal:
 2328 0000 00       		.space	1
 2329              		.global	multiD
 2330              		.section	.data.multiD,"aw"
 2333              	multiD:
 2334 0000 01       		.byte	1
 2335              		.global	multiI
 2336              		.section	.data.multiI,"aw"
 2339              	multiI:
 2340 0000 01       		.byte	1
 2341              		.global	multiP
 2342              		.section	.data.multiP,"aw"
 2345              	multiP:
 2346 0000 01       		.byte	1
 2347              		.global	Kd
 2348              		.section	.bss.Kd,"aw",%nobits
 2349              		.align	2
 2352              	Kd:
 2353 0000 00000000 		.space	4
 2354              		.global	Ki
 2355              		.section	.data.Ki,"aw"
 2356              		.align	2
 2359              	Ki:
 2360 0000 CDCCCC3D 		.word	1036831949
 2361              		.global	Kp
 2362              		.section	.data.Kp,"aw"
 2363              		.align	2
 2366              	Kp:
 2367 0000 0000003F 		.word	1056964608
 2368              		.global	adc_buffer
 2369              		.section	.bss.adc_buffer,"aw",%nobits
 2370              		.align	2
 2373              	adc_buffer:
 2374 0000 00000000 		.space	36
 2374      00000000 
 2374      00000000 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 64


 2374      00000000 
 2374      00000000 
 2375              		.global	htim2
 2376              		.section	.bss.htim2,"aw",%nobits
 2377              		.align	2
 2380              	htim2:
 2381 0000 00000000 		.space	72
 2381      00000000 
 2381      00000000 
 2381      00000000 
 2381      00000000 
 2382              		.global	htim1
 2383              		.section	.bss.htim1,"aw",%nobits
 2384              		.align	2
 2387              	htim1:
 2388 0000 00000000 		.space	72
 2388      00000000 
 2388      00000000 
 2388      00000000 
 2388      00000000 
 2389              		.global	hdma_adc1
 2390              		.section	.bss.hdma_adc1,"aw",%nobits
 2391              		.align	2
 2394              	hdma_adc1:
 2395 0000 00000000 		.space	68
 2395      00000000 
 2395      00000000 
 2395      00000000 
 2395      00000000 
 2396              		.global	hadc1
 2397              		.section	.bss.hadc1,"aw",%nobits
 2398              		.align	2
 2401              	hadc1:
 2402 0000 00000000 		.space	48
 2402      00000000 
 2402      00000000 
 2402      00000000 
 2402      00000000 
 2403              		.global	BLACK
 2404              		.section	.rodata.BLACK,"a"
 2405              		.align	2
 2408              	BLACK:
 2409 0000 300F     		.short	3888
 2410 0002 490F     		.short	3913
 2411 0004 340F     		.short	3892
 2412 0006 400F     		.short	3904
 2413 0008 430F     		.short	3907
 2414 000a 490F     		.short	3913
 2415 000c 4C0F     		.short	3916
 2416 000e 500F     		.short	3920
 2417              		.global	WHITE
 2418              		.section	.rodata.WHITE,"a"
 2419              		.align	2
 2422              	WHITE:
 2423 0000 F10B     		.short	3057
 2424 0002 D10A     		.short	2769
 2425 0004 CC0A     		.short	2764
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 65


 2426 0006 FD0B     		.short	3069
 2427 0008 470B     		.short	2887
 2428 000a B80B     		.short	3000
 2429 000c 860B     		.short	2950
 2430 000e CC0B     		.short	3020
 2431              		.text
 2432              	.Letext0:
 2433              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f100xb.h"
 2434              		.file 4 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 2435              		.file 5 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 2436              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 2437              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 2438              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 2439              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 2440              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 2441              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 2442              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 2443              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 2444              		.file 14 "Core/Inc/motor.h"
 2445              		.file 15 "Core/Inc/main.h"
 2446              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 2447              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 2448              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 2449              		.file 19 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@x
 2450              		.file 20 "<built-in>"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 66


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:19     .text.MX_GPIO_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:141    .text.MX_GPIO_Init:00000080 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:149    .text.MX_DMA_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:154    .text.MX_DMA_Init:00000000 MX_DMA_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:199    .text.MX_DMA_Init:00000030 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:210    .text.HAL_ADC_ConvCpltCallback:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:216    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:297    .text.HAL_ADC_ConvCpltCallback:00000060 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2204   .bss.adc_done_flag:00000000 adc_done_flag
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2373   .bss.adc_buffer:00000000 adc_buffer
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:311    .text.Enter_Sleep:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:317    .text.Enter_Sleep:00000000 Enter_Sleep
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:360    .text.Enter_Sleep:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:368    .text.Get_Line:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:374    .text.Get_Line:00000000 Get_Line
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:480    .text.Get_Line:00000070 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2408   .rodata.BLACK:00000000 BLACK
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2422   .rodata.WHITE:00000000 WHITE
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:492    .text.PID_Linefollow:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:498    .text.PID_Linefollow:00000000 PID_Linefollow
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:835    .text.PID_Linefollow:000001e0 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2267   .bss.P:00000000 P
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2281   .bss.t0:00000000 t0
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2253   .bss.I:00000000 I
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2246   .bss.previousError:00000000 previousError
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2260   .bss.D:00000000 D
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2274   .bss.position:00000000 position
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2366   .data.Kp:00000000 Kp
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2345   .data.multiP:00000000 multiP
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2309   .bss.Pvalue:00000000 Pvalue
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2359   .data.Ki:00000000 Ki
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2339   .data.multiI:00000000 multiI
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2302   .bss.Ivalue:00000000 Ivalue
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2352   .bss.Kd:00000000 Kd
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2333   .data.multiD:00000000 multiD
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2295   .bss.Dvalue:00000000 Dvalue
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2211   .data.lfspeed:00000000 lfspeed
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2225   .bss.lsp:00000000 lsp
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2218   .bss.rsp:00000000 rsp
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:860    .text.Normalize_Sensors:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:866    .text.Normalize_Sensors:00000000 Normalize_Sensors
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:933    .text.Normalize_Sensors:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:939    .text.Read_Line:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:945    .text.Read_Line:00000000 Read_Line
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1025   .text.Read_Line:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1030   .text.Robot_Control:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1036   .text.Robot_Control:00000000 Robot_Control
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1131   .text.Robot_Control:00000074 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2232   .bss.error:00000000 error
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2401   .bss.hadc1:00000000 hadc1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1141   .text.Error_Handler:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1147   .text.Error_Handler:00000000 Error_Handler
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1179   .text.MX_ADC1_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1184   .text.MX_ADC1_Init:00000000 MX_ADC1_Init
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 67


/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1426   .text.MX_ADC1_Init:000000fc $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1432   .text.MX_TIM1_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1437   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1657   .text.MX_TIM1_Init:000000e4 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2387   .bss.htim1:00000000 htim1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1663   .text.MX_TIM2_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1668   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1829   .text.MX_TIM2_Init:000000ac $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2380   .bss.htim2:00000000 htim2
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1834   .text.SystemClock_Config:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1840   .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1961   .text.main:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:1967   .text.main:00000000 main
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2192   .text.main:00000158 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2205   .bss.adc_done_flag:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2208   .data.lfspeed:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2215   .bss.rsp:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2222   .bss.lsp:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2229   .bss.error:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2239   .bss.PIDvalue:00000000 PIDvalue
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2236   .bss.PIDvalue:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2243   .bss.previousError:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2250   .bss.I:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2257   .bss.D:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2264   .bss.P:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2271   .bss.position:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2278   .bss.t0:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2288   .bss.dt:00000000 dt
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2285   .bss.dt:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2292   .bss.Dvalue:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2299   .bss.Ivalue:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2306   .bss.Pvalue:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2315   .bss.Kdfinal:00000000 Kdfinal
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2316   .bss.Kdfinal:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2321   .bss.Kifinal:00000000 Kifinal
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2322   .bss.Kifinal:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2327   .bss.Kpfinal:00000000 Kpfinal
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2328   .bss.Kpfinal:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2349   .bss.Kd:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2356   .data.Ki:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2363   .data.Kp:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2370   .bss.adc_buffer:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2377   .bss.htim2:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2384   .bss.htim1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2394   .bss.hdma_adc1:00000000 hdma_adc1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2391   .bss.hdma_adc1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2398   .bss.hadc1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2405   .rodata.BLACK:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s:2419   .rodata.WHITE:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
__aeabi_ui2d
__aeabi_dmul
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccPsajAK.s 			page 68


__aeabi_ddiv
__aeabi_d2f
__aeabi_f2d
__aeabi_dcmplt
M_Disable
__aeabi_i2d
__aeabi_dsub
__aeabi_dcmpgt
__aeabi_fadd
__aeabi_i2f
__aeabi_fsub
__aeabi_f2iz
HAL_GetTick
pow
M_SetSpeed
HAL_ADC_Start_DMA
HAL_ADC_Init
HAL_ADC_ConfigChannel
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_Delay
M_Init
HAL_GPIO_ReadPin
HAL_NVIC_SystemReset
