--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml topVGA.twx topVGA.ncd -o topVGA.twr topVGA.pcf -ucf
Nexys3_Master.ucf

Design file:              topVGA.ncd
Physical constraint file: topVGA.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 879 paths analyzed, 210 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.087ns.
--------------------------------------------------------------------------------

Paths for end point sig1/row_1 (SLICE_X11Y8.B4), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_4 (FF)
  Destination:          sig1/row_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_4 to sig1/row_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.AQ       Tcko                  0.430   sig1/row<7>
                                                       sig1/row_4
    SLICE_X10Y7.C3       net (fanout=5)        1.157   sig1/row<4>
    SLICE_X10Y7.C        Tilo                  0.255   sig1/v_sync
                                                       sig1/_n006321
    SLICE_X11Y10.C2      net (fanout=2)        0.960   sig1/_n00632
    SLICE_X11Y10.C       Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X11Y8.B4       net (fanout=10)       0.605   sig1/_n0063
    SLICE_X11Y8.CLK      Tas                   0.373   sig1/row<3>
                                                       sig1/row_1_rstpot
                                                       sig1/row_1
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (1.317ns logic, 2.722ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_8 (FF)
  Destination:          sig1/row_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.898ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_8 to sig1/row_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.AQ      Tcko                  0.430   sig1/row<9>
                                                       sig1/row_8
    SLICE_X10Y7.C1       net (fanout=11)       1.016   sig1/row<8>
    SLICE_X10Y7.C        Tilo                  0.255   sig1/v_sync
                                                       sig1/_n006321
    SLICE_X11Y10.C2      net (fanout=2)        0.960   sig1/_n00632
    SLICE_X11Y10.C       Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X11Y8.B4       net (fanout=10)       0.605   sig1/_n0063
    SLICE_X11Y8.CLK      Tas                   0.373   sig1/row<3>
                                                       sig1/row_1_rstpot
                                                       sig1/row_1
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (1.317ns logic, 2.581ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/col_9 (FF)
  Destination:          sig1/row_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.301 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/col_9 to sig1/row_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.BQ      Tcko                  0.430   sig1/col<9>
                                                       sig1/col_9
    SLICE_X6Y10.A1       net (fanout=8)        1.191   sig1/col<9>
    SLICE_X6Y10.A        Tilo                  0.254   N10
                                                       sig1/col[9]_PWR_2_o_equal_3_o<9>_SW2
    SLICE_X11Y10.C5      net (fanout=1)        0.721   N10
    SLICE_X11Y10.C       Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X11Y8.B4       net (fanout=10)       0.605   sig1/_n0063
    SLICE_X11Y8.CLK      Tas                   0.373   sig1/row<3>
                                                       sig1/row_1_rstpot
                                                       sig1/row_1
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.316ns logic, 2.517ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point sig1/row_5 (SLICE_X11Y9.B4), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_4 (FF)
  Destination:          sig1/row_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_4 to sig1/row_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.AQ       Tcko                  0.430   sig1/row<7>
                                                       sig1/row_4
    SLICE_X10Y7.C3       net (fanout=5)        1.157   sig1/row<4>
    SLICE_X10Y7.C        Tilo                  0.255   sig1/v_sync
                                                       sig1/_n006321
    SLICE_X11Y10.C2      net (fanout=2)        0.960   sig1/_n00632
    SLICE_X11Y10.C       Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X11Y9.B4       net (fanout=10)       0.576   sig1/_n0063
    SLICE_X11Y9.CLK      Tas                   0.373   sig1/row<7>
                                                       sig1/row_5_rstpot
                                                       sig1/row_5
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.317ns logic, 2.693ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_8 (FF)
  Destination:          sig1/row_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_8 to sig1/row_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.AQ      Tcko                  0.430   sig1/row<9>
                                                       sig1/row_8
    SLICE_X10Y7.C1       net (fanout=11)       1.016   sig1/row<8>
    SLICE_X10Y7.C        Tilo                  0.255   sig1/v_sync
                                                       sig1/_n006321
    SLICE_X11Y10.C2      net (fanout=2)        0.960   sig1/_n00632
    SLICE_X11Y10.C       Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X11Y9.B4       net (fanout=10)       0.576   sig1/_n0063
    SLICE_X11Y9.CLK      Tas                   0.373   sig1/row<7>
                                                       sig1/row_5_rstpot
                                                       sig1/row_5
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (1.317ns logic, 2.552ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/col_9 (FF)
  Destination:          sig1/row_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.303 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/col_9 to sig1/row_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.BQ      Tcko                  0.430   sig1/col<9>
                                                       sig1/col_9
    SLICE_X6Y10.A1       net (fanout=8)        1.191   sig1/col<9>
    SLICE_X6Y10.A        Tilo                  0.254   N10
                                                       sig1/col[9]_PWR_2_o_equal_3_o<9>_SW2
    SLICE_X11Y10.C5      net (fanout=1)        0.721   N10
    SLICE_X11Y10.C       Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X11Y9.B4       net (fanout=10)       0.576   sig1/_n0063
    SLICE_X11Y9.CLK      Tas                   0.373   sig1/row<7>
                                                       sig1/row_5_rstpot
                                                       sig1/row_5
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (1.316ns logic, 2.488ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point sig1/row_8 (SLICE_X11Y10.A2), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_4 (FF)
  Destination:          sig1/row_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_4 to sig1/row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.AQ       Tcko                  0.430   sig1/row<7>
                                                       sig1/row_4
    SLICE_X10Y7.C3       net (fanout=5)        1.157   sig1/row<4>
    SLICE_X10Y7.C        Tilo                  0.255   sig1/v_sync
                                                       sig1/_n006321
    SLICE_X11Y10.C2      net (fanout=2)        0.960   sig1/_n00632
    SLICE_X11Y10.C       Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X11Y10.A2      net (fanout=10)       0.563   sig1/_n0063
    SLICE_X11Y10.CLK     Tas                   0.373   sig1/row<9>
                                                       sig1/row_8_rstpot
                                                       sig1/row_8
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (1.317ns logic, 2.680ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/row_8 (FF)
  Destination:          sig1/row_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.856ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/row_8 to sig1/row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.AQ      Tcko                  0.430   sig1/row<9>
                                                       sig1/row_8
    SLICE_X10Y7.C1       net (fanout=11)       1.016   sig1/row<8>
    SLICE_X10Y7.C        Tilo                  0.255   sig1/v_sync
                                                       sig1/_n006321
    SLICE_X11Y10.C2      net (fanout=2)        0.960   sig1/_n00632
    SLICE_X11Y10.C       Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X11Y10.A2      net (fanout=10)       0.563   sig1/_n0063
    SLICE_X11Y10.CLK     Tas                   0.373   sig1/row<9>
                                                       sig1/row_8_rstpot
                                                       sig1/row_8
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.317ns logic, 2.539ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sig1/col_9 (FF)
  Destination:          sig1/row_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.306 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sig1/col_9 to sig1/row_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.BQ      Tcko                  0.430   sig1/col<9>
                                                       sig1/col_9
    SLICE_X6Y10.A1       net (fanout=8)        1.191   sig1/col<9>
    SLICE_X6Y10.A        Tilo                  0.254   N10
                                                       sig1/col[9]_PWR_2_o_equal_3_o<9>_SW2
    SLICE_X11Y10.C5      net (fanout=1)        0.721   N10
    SLICE_X11Y10.C       Tilo                  0.259   sig1/row<9>
                                                       sig1/_n0063
    SLICE_X11Y10.A2      net (fanout=10)       0.563   sig1/_n0063
    SLICE_X11Y10.CLK     Tas                   0.373   sig1/row<9>
                                                       sig1/row_8_rstpot
                                                       sig1/row_8
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (1.316ns logic, 2.475ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sig1/col_0 (SLICE_X9Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sig1/col_0 (FF)
  Destination:          sig1/col_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sig1/col_0 to sig1/col_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.AQ       Tcko                  0.198   sig1/col<3>
                                                       sig1/col_0
    SLICE_X9Y11.A6       net (fanout=3)        0.024   sig1/col<0>
    SLICE_X9Y11.CLK      Tah         (-Th)    -0.215   sig1/col<3>
                                                       sig1/col_0_rstpot
                                                       sig1/col_0
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point sig1/col_3 (SLICE_X9Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sig1/col_3 (FF)
  Destination:          sig1/col_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sig1/col_3 to sig1/col_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.DQ       Tcko                  0.198   sig1/col<3>
                                                       sig1/col_3
    SLICE_X9Y11.D6       net (fanout=3)        0.024   sig1/col<3>
    SLICE_X9Y11.CLK      Tah         (-Th)    -0.215   sig1/col<3>
                                                       sig1/col_3_rstpot
                                                       sig1/col_3
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point sig1/row_7 (SLICE_X11Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sig1/row_7 (FF)
  Destination:          sig1/row_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sig1/row_7 to sig1/row_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.DQ       Tcko                  0.198   sig1/row<7>
                                                       sig1/row_7
    SLICE_X11Y9.D6       net (fanout=4)        0.033   sig1/row<7>
    SLICE_X11Y9.CLK      Tah         (-Th)    -0.215   sig1/row<7>
                                                       sig1/row_7_rstpot
                                                       sig1/row_7
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: pxl1/random<30>/CLK
  Logical resource: pxl1/Mshreg_random_27/CLK
  Location pin: SLICE_X14Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.601ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: pxl1/random<30>/CLK
  Logical resource: pxl1/Mshreg_random_28/CLK
  Location pin: SLICE_X14Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.087|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 879 paths, 0 nets, and 308 connections

Design statistics:
   Minimum period:   4.087ns{1}   (Maximum frequency: 244.678MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 15 14:43:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



