# vsim -debugDB -l testbench.log -voptargs="+acc" -assertdebug -c testbench -do "log -r /*;run -all;" 
# Start time: 01:10:53 on Jan 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.testbench_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.testbench(fast)
# Loading work.axi_if(fast__2)
# Loading work.axi_slave(fast)
# Loading /home/nhat/intelFPGA_pro/23.1/questa_fse/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test axi_test...
# UVM_INFO ../tb/monitor.sv(12) @ 0: uvm_test_top.environment.agent.monitor [MONITOR] Constructor Executed
# UVM_INFO ../tb/driver.sv(19) @ 0: uvm_test_top.environment.agent.driver [Connect interface] Driver Connected to interface
# UVM_INFO ../tb/monitor.sv(22) @ 0: uvm_test_top.environment.agent.monitor [Connect interface] Monitor connected interface
# UVM_INFO ../tb/test.sv(27) @ 0: uvm_test_top [Test class] Elaboration phase
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               axi_test                -     @471 
#   environment              axi_env                 -     @478 
#     agent                  axi_agent               -     @496 
#       driver               axi_driver              -     @613 
#         rsp_port           uvm_analysis_port       -     @628 
#         seq_item_port      uvm_seq_item_pull_port  -     @620 
#       monitor              axi_monitor             -     @636 
#         collected_item     uvm_analysis_port       -     @644 
#       sequencer            axi_sequencer           -     @504 
#         rsp_export         uvm_analysis_export     -     @511 
#         seq_item_export    uvm_seq_item_pull_imp   -     @605 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     scoreboard             axi_scoreboard          -     @489 
# --------------------------------------------------------------
# UVM_ERROR @ 0: run [TEST_DONE_NOHIER] A non-hierarchical object, 'common.run' (<unknown>) was used in a call to uvm_test_done.raise_objection(). For this objection, a sequence or component is required.
# ------------------------------------
# Name       Type          Size  Value
# ------------------------------------
# item       transaction   -     @661 
#   resetn   integral      1     'h0  
#   awready  integral      1     'h1  
#   awlen    integral      4     'h1  
#   awsize   integral      3     'h2  
#   awaddr   integral      32    'h7d 
#   awburst  integral      2     'h0  
#   awid     integral      4     'h0  
#   wvalid   integral      1     'h1  
#   wready   integral      1     'h1  
#   wdata    da(integral)  2     -    
#     [0]    integral      32    'h23 
#     [1]    integral      32    'h64 
#   wstrb    integral      4     'hf  
#   wlast    integral      1     'h0  
#   bready   integral      1     'h1  
#   bvalid   integral      1     'h1  
#   bid      integral      4     'h0  
#   bresp    integral      2     'h0  
#   arready  integral      1     'h0  
#   arid     integral      4     'h7  
#   araddr   integral      32    'h33 
#   arlen    integral      4     'h2  
#   arsize   integral      3     'h3  
#   arburst  integral      2     'h1  
#   arvalid  integral      1     'h1  
#   rid      integral      4     'h7  
#   rdata    integral      32    'h0  
#   rresp    integral      2     'h0  
#   rlast    integral      1     'h0  
#   rvalid   integral      1     'h0  
#   rready   integral      1     'h0  
# ------------------------------------
# ------------------------------------
# Name       Type          Size  Value
# ------------------------------------
# item       transaction   -     @661 
#   resetn   integral      1     'h0  
#   awready  integral      1     'h1  
#   awlen    integral      4     'h1  
#   awsize   integral      3     'h2  
#   awaddr   integral      32    'h7d 
#   awburst  integral      2     'h0  
#   awid     integral      4     'h0  
#   wvalid   integral      1     'h1  
#   wready   integral      1     'h1  
#   wdata    da(integral)  2     -    
#     [0]    integral      32    'h23 
#     [1]    integral      32    'h64 
#   wstrb    integral      4     'hf  
#   wlast    integral      1     'h0  
#   bready   integral      1     'h1  
#   bvalid   integral      1     'h1  
#   bid      integral      4     'h0  
#   bresp    integral      2     'h0  
#   arready  integral      1     'h0  
#   arid     integral      4     'h7  
#   araddr   integral      32    'h33 
#   arlen    integral      4     'h2  
#   arsize   integral      3     'h3  
#   arburst  integral      2     'h1  
#   arvalid  integral      1     'h1  
#   rid      integral      4     'h7  
#   rdata    integral      32    'h0  
#   rresp    integral      2     'h0  
#   rlast    integral      1     'h0  
#   rvalid   integral      1     'h0  
#   rready   integral      1     'h0  
# ------------------------------------
# UVM_ERROR @ 390: run [TEST_DONE_NOHIER] A non-hierarchical object, 'common.run' (<unknown>) was used in a call to uvm_test_done.drop_objection(). For this objection, a sequence or component is required.
# ------------------------------------
# Name       Type          Size  Value
# ------------------------------------
# item       transaction   -     @661 
#   resetn   integral      1     'h0  
#   awready  integral      1     'h1  
#   awlen    integral      4     'h1  
#   awsize   integral      3     'h2  
#   awaddr   integral      32    'h7d 
#   awburst  integral      2     'h0  
#   awid     integral      4     'h0  
#   wvalid   integral      1     'h1  
#   wready   integral      1     'h1  
#   wdata    da(integral)  2     -    
#     [0]    integral      32    'h23 
#     [1]    integral      32    'h64 
#   wstrb    integral      4     'hf  
#   wlast    integral      1     'h0  
#   bready   integral      1     'h1  
#   bvalid   integral      1     'h1  
#   bid      integral      4     'h0  
#   bresp    integral      2     'h0  
#   arready  integral      1     'h0  
#   arid     integral      4     'h7  
#   araddr   integral      32    'h33 
#   arlen    integral      4     'h2  
#   arsize   integral      3     'h3  
#   arburst  integral      2     'h1  
#   arvalid  integral      1     'h1  
#   rid      integral      4     'h7  
#   rdata    integral      32    'h0  
#   rresp    integral      2     'h0  
#   rlast    integral      1     'h0  
#   rvalid   integral      1     'h0  
#   rready   integral      1     'h0  
# ------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 390: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [Connect interface]     2
# [MONITOR]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TEST_DONE_NOHIER]     2
# [Test class]     1
# ** Note: $finish    : /home/nhat/intelFPGA_pro/23.1/questa_fse/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 390 ns  Iteration: 57  Instance: /testbench
# End time: 01:10:55 on Jan 24,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
