## Overview
Achieved the following: 2-1 & 3-1 MUX, Serial Adder & Subtractor(timing analysis included), flip flop and registers, 4-bit counter, state machines.
Implemented in Verilog on schoolâ€™s AMD Vivado software using either behavioral or functional techniques and combined previous modules to make subsequent tasks easier.
