$date
	Sat Aug 30 12:55:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sync_loadclearreg $end
$var wire 8 ! Qout [7:0] $end
$var reg 8 " D [7:0] $end
$var reg 1 # clear $end
$var reg 1 $ clk $end
$var reg 1 % load $end
$scope module register $end
$var wire 8 & D [7:0] $end
$var wire 1 # clear $end
$var wire 1 $ clk $end
$var wire 1 % load $end
$var reg 8 ' Qout [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
0%
1$
1#
bx "
bx !
$end
#2000
0$
#4000
1$
#5000
1%
#6000
0$
#8000
1$
#10000
0$
b0 "
b0 &
#12000
b0 !
b0 '
1$
#14000
0$
#16000
1$
#18000
0$
#20000
b11111111 !
b11111111 '
1$
b11111111 "
b11111111 &
#22000
0$
#24000
1$
#25000
0#
#26000
0$
#28000
1$
#30000
0$
b10000000 "
b10000000 &
#32000
b10000000 !
b10000000 '
1$
#34000
0$
#35000
1#
#36000
1$
#38000
0$
#40000
1$
0%
#42000
0$
#44000
1$
#45000
b1000101 "
b1000101 &
#46000
0$
#48000
1$
#50000
0$
#52000
1$
#54000
0$
#55000
