#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 12 21:37:07 2022
# Process ID: 18828
# Current directory: F:/TL/ALter/CodeForPost/FPGAXilinxCode/verilog_prj/test_xulie7_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18984 F:\TL\ALter\CodeForPost\FPGAXilinxCode\verilog_prj\test_xulie7_7\exp_da.xpr
# Log file: F:/TL/ALter/CodeForPost/FPGAXilinxCode/verilog_prj/test_xulie7_7/vivado.log
# Journal file: F:/TL/ALter/CodeForPost/FPGAXilinxCode/verilog_prj/test_xulie7_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/TL/ALter/CodeForPost/FPGAXilinxCode/verilog_prj/test_xulie7_7/exp_da.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Softwere/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 729.523 ; gain = 151.660
update_compile_order -fileset sources_1
