Release 11.5 Map L.70 (lin64)
Xilinx Mapping Report File for Design 'QMFIR_uart_top'

Design Information
------------------
Command Line   : map -ise qmfir_uart.ise -intstyle ise -p xc5vfx130t-ff1738-1 -w
-logic_opt off -ol high -t 1 -register_duplication off -global_opt off -mt off
-cm area -ir off -pr off -lc off -power off -o QMFIR_uart_top_map.ncd
QMFIR_uart_top.ngd QMFIR_uart_top.pcf 
Target Device  : xc5vfx130t
Target Package : ff1738
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.51.18.1 $
Mapped Date    : Tue Apr 19 10:13:40 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 9,915 out of  81,920   12%
    Number used as Flip Flops:               9,890
    Number used as Latches:                     24
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     11,660 out of  81,920   14%
    Number used as logic:                   11,622 out of  81,920   14%
      Number using O6 output only:          11,588
      Number using O5 output only:              14
      Number using O5 and O6:                   20
    Number used as Memory:                      18 out of  25,280    1%
      Number used as Dual Port RAM:             16
        Number using O6 output only:             8
        Number using O5 and O6:                  8
      Number used as Shift Register:             2
        Number using O6 output only:             2
    Number used as exclusive route-thru:        20
  Number of route-thrus:                       140
    Number using O6 output only:                33
    Number using O5 output only:               107

Slice Logic Distribution:
  Number of occupied Slices:                 4,413 out of  20,480   21%
  Number of LUT Flip Flop pairs used:       13,371
    Number with an unused Flip Flop:         3,456 out of  13,371   25%
    Number with an unused LUT:               1,711 out of  13,371   12%
    Number of fully used LUT-FF pairs:       8,204 out of  13,371   61%
    Number of unique control sets:             285
    Number of slice register sites lost
      to control set restrictions:             480 out of  81,920    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     840    1%
    Number of LOCed IOBs:                        4 out of       4  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       6 out of     298    2%
    Number using BlockRAM only:                  6
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                    198 out of  10,728    1%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of DSP48Es:                            68 out of     320   21%

Average Fanout of Non-Clock Nets:                4.51

Peak Memory Usage:  1313 MB
Total REAL time to MAP completion:  3 mins 28 secs 
Total CPU time to MAP completion:   3 mins 27 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:LIT:243 - Logical network uart_/uart_/rx_fifo/Mram_mem21/SPO has no
   load.
WARNING:LIT:395 - The above warning message is repeated 3 more times for the
   following (max. 5 shown):
   uart_/uart_/rx_fifo/Mram_mem22/SPO,
   uart_/uart_/tx_fifo/Mram_mem21/SPO,
   uart_/uart_/tx_fifo/Mram_mem22/SPO
   To see the details of these warning messages, please use the -detail switch.
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Timing:3158 - The DCM, DCM_BASE_inst, has the attribute CLK_FEEDBACK set
   to NONE.  No phase relationship exists between the input and output clocks of
   this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.

Section 3 - Informational
-------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2200@cae-lmgr1,2200@cae-lmgr2,2200@cae-lmgr3'.
INFO:Security:56 - Part 'xc5vfx130t' is not a WebPack part.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1437 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp DCM_BASE_inst,
   consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
   8 block(s) removed
  10 block(s) optimized away

Section 5 - Removed Logic
-------------------------
Unused block "BRAM1_/GND" (ZERO) removed.
Unused block "BRAM1_/VCC" (ONE) removed.
Unused block "BRAM2_/GND" (ZERO) removed.
Unused block "BRAM2_/VCC" (ONE) removed.
Unused block "BRAM3_/GND" (ZERO) removed.
Unused block "BRAM3_/VCC" (ONE) removed.
Unused block "bramin_/GND" (ZERO) removed.
Unused block "bramin_/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		BRAM1_/BU2/XST_GND
VCC 		BRAM1_/BU2/XST_VCC
GND 		BRAM2_/BU2/XST_GND
VCC 		BRAM2_/BU2/XST_VCC
GND 		BRAM3_/BU2/XST_GND
VCC 		BRAM3_/BU2/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		bramin_/BU2/XST_GND
VCC 		bramin_/BU2/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| arst_n                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uart_rx                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uart_tx                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 14 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
