
*** Running vivado
    with args -log base_mb_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_mb_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source base_mb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 310.934 ; gain = 60.926
Command: synth_design -top base_mb_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 419.211 ; gain = 101.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_mb_wrapper' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'base_mb' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2289' bound to instance 'base_mb_i' of component 'base_mb' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:79]
INFO: [Synth 8-638] synthesizing module 'base_mb' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2310]
INFO: [Synth 8-3491] module 'base_mb_axi_gpio_0_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'base_mb_axi_gpio_0_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_gpio_0_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'base_mb_axi_timer_0_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'base_mb_axi_timer_0_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2683]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_timer_0_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'base_mb_axi_uartlite_0_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'base_mb_axi_uartlite_0_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2712]
INFO: [Synth 8-638] synthesizing module 'base_mb_axi_uartlite_0_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'base_mb_clk_wiz_1_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'base_mb_clk_wiz_1_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2737]
INFO: [Synth 8-638] synthesizing module 'base_mb_clk_wiz_1_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_clk_wiz_1_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'base_mb_mdm_1_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'base_mb_mdm_1_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2746]
INFO: [Synth 8-638] synthesizing module 'base_mb_mdm_1_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'base_mb_microblaze_0_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'base_mb_microblaze_0_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2759]
INFO: [Synth 8-638] synthesizing module 'base_mb_microblaze_0_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'base_mb_microblaze_0_axi_periph_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:1335]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_18U4BL6' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_18U4BL6' (1#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_AM0Y5L' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_AM0Y5L' (2#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_WN3TYL' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_WN3TYL' (3#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_AQ37SM' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:922]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_AQ37SM' (4#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:922]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_18O94L1' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:1033]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_18O94L1' (5#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:1033]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1VBCBN5' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:1144]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1VBCBN5' (6#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:1144]
INFO: [Synth 8-3491] module 'base_mb_xbar_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'base_mb_xbar_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:1969]
INFO: [Synth 8-638] synthesizing module 'base_mb_xbar_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'base_mb_microblaze_0_axi_periph_0' (7#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:1335]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_Q0A2Y' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:343]
INFO: [Synth 8-3491] module 'base_mb_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'base_mb_dlmb_bram_if_cntlr_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:557]
INFO: [Synth 8-638] synthesizing module 'base_mb_dlmb_bram_if_cntlr_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'base_mb_dlmb_v10_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'base_mb_dlmb_v10_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:611]
INFO: [Synth 8-638] synthesizing module 'base_mb_dlmb_v10_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'base_mb_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'base_mb_ilmb_bram_if_cntlr_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:639]
INFO: [Synth 8-638] synthesizing module 'base_mb_ilmb_bram_if_cntlr_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'base_mb_ilmb_v10_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'base_mb_ilmb_v10_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:693]
INFO: [Synth 8-638] synthesizing module 'base_mb_ilmb_v10_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'base_mb_lmb_bram_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'base_mb_lmb_bram_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:721]
INFO: [Synth 8-638] synthesizing module 'base_mb_lmb_bram_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_Q0A2Y' (8#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:343]
INFO: [Synth 8-3491] module 'base_mb_rst_clk_wiz_1_100M_0' declared at 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'base_mb_rst_clk_wiz_1_100M_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2963]
INFO: [Synth 8-638] synthesizing module 'base_mb_rst_clk_wiz_1_100M_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/.Xil/Vivado-17160-Drew/realtime/base_mb_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'base_mb_xlconstant_0_0' declared at 'c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_xlconstant_0_0/synth/base_mb_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'base_mb_xlconstant_0_0' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2976]
INFO: [Synth 8-6157] synthesizing module 'base_mb_xlconstant_0_0' [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_xlconstant_0_0/synth/base_mb_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (9#1) [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_xlconstant_0_0' (10#1) [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_xlconstant_0_0/synth/base_mb_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'base_mb' (11#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/synth/base_mb.vhd:2310]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'gpio_tri_iobuf_0' of component 'IOBUF' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:109]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (12#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'gpio_tri_iobuf_1' of component 'IOBUF' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:116]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'gpio_tri_iobuf_2' of component 'IOBUF' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:123]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'gpio_tri_iobuf_3' of component 'IOBUF' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:130]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'gpio_tri_iobuf_4' of component 'IOBUF' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:137]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'gpio_tri_iobuf_5' of component 'IOBUF' [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'base_mb_wrapper' (13#1) [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd:29]
WARNING: [Synth 8-3331] design s02_couplers_imp_1VBCBN5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1VBCBN5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1VBCBN5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1VBCBN5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_18O94L1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_18O94L1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_18O94L1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_18O94L1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_AQ37SM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_AQ37SM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_AQ37SM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_AQ37SM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_WN3TYL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_WN3TYL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_WN3TYL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_WN3TYL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_AM0Y5L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_AM0Y5L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_AM0Y5L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_AM0Y5L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_18U4BL6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_18U4BL6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_18U4BL6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_18U4BL6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 478.016 ; gain = 160.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 478.016 ; gain = 160.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 478.016 ; gain = 160.195
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0/base_mb_microblaze_0_0_in_context.xdc] for cell 'base_mb_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0/base_mb_microblaze_0_0_in_context.xdc] for cell 'base_mb_i/microblaze_0'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0/base_mb_dlmb_v10_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0/base_mb_dlmb_v10_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_bram_if_cntlr_0/base_mb_dlmb_bram_if_cntlr_0/base_mb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_bram_if_cntlr_0/base_mb_dlmb_bram_if_cntlr_0/base_mb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_bram_if_cntlr_0/base_mb_ilmb_bram_if_cntlr_0/base_mb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_bram_if_cntlr_0/base_mb_ilmb_bram_if_cntlr_0/base_mb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_lmb_bram_0/base_mb_lmb_bram_0/base_mb_lmb_bram_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_lmb_bram_0/base_mb_lmb_bram_0/base_mb_lmb_bram_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0/base_mb_mdm_1_0_in_context.xdc] for cell 'base_mb_i/mdm_1'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0/base_mb_mdm_1_0_in_context.xdc] for cell 'base_mb_i/mdm_1'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_in_context.xdc] for cell 'base_mb_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_in_context.xdc] for cell 'base_mb_i/clk_wiz_1'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_in_context.xdc] for cell 'base_mb_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_in_context.xdc] for cell 'base_mb_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_in_context.xdc] for cell 'base_mb_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_in_context.xdc] for cell 'base_mb_i/axi_gpio_0'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_xbar_0/base_mb_xbar_0/base_mb_xbar_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_xbar_0/base_mb_xbar_0/base_mb_xbar_0_in_context.xdc] for cell 'base_mb_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0_in_context.xdc] for cell 'base_mb_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0_in_context.xdc] for cell 'base_mb_i/axi_timer_0'
Parsing XDC File [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/constraints/fpga.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[0]'. [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/constraints/fpga.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[1]'. [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/constraints/fpga.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[2]'. [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/constraints/fpga.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[3]'. [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/constraints/fpga.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[4]'. [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/constraints/fpga.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o[5]'. [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/constraints/fpga.xdc:38]
Finished Parsing XDC File [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/constraints/fpga.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/constraints/fpga.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/base_mb_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/constraints/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_mb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_mb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.699 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.699 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 768.699 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_mb_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_mb_i/axi_timer_0' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_mb_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 768.699 ; gain = 450.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 768.699 ; gain = 450.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for base_mb_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_mb_i/axi_timer_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 768.699 ; gain = 450.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 768.699 ; gain = 450.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design base_mb_microblaze_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 768.699 ; gain = 450.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/mdm_1/Dbg_Clk_0' to pin 'base_mb_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/mdm_1/Dbg_Update_0' to pin 'base_mb_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/clk_wiz_1/clk_out1' to pin 'base_mb_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_mb_i/clk_wiz_1/clkfb_out' to pin 'base_mb_i/clk_wiz_1/bbstub_clkfb_out/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 773.027 ; gain = 455.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 773.168 ; gain = 455.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 783.172 ; gain = 465.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 783.172 ; gain = 465.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 783.172 ; gain = 465.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 783.172 ; gain = 465.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 783.172 ; gain = 465.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 783.172 ; gain = 465.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 783.172 ; gain = 465.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |base_mb_xbar_0               |         1|
|2     |base_mb_axi_gpio_0_0         |         1|
|3     |base_mb_axi_timer_0_0        |         1|
|4     |base_mb_axi_uartlite_0_0     |         1|
|5     |base_mb_clk_wiz_1_0          |         1|
|6     |base_mb_mdm_1_0              |         1|
|7     |base_mb_microblaze_0_0       |         1|
|8     |base_mb_rst_clk_wiz_1_100M_0 |         1|
|9     |base_mb_dlmb_bram_if_cntlr_0 |         1|
|10    |base_mb_dlmb_v10_0           |         1|
|11    |base_mb_ilmb_bram_if_cntlr_0 |         1|
|12    |base_mb_ilmb_v10_0           |         1|
|13    |base_mb_lmb_bram_0           |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |base_mb_axi_gpio_0_0_bbox_0          |     1|
|2     |base_mb_axi_timer_0_0_bbox_1         |     1|
|3     |base_mb_axi_uartlite_0_0_bbox_2      |     1|
|4     |base_mb_clk_wiz_1_0_bbox_3           |     1|
|5     |base_mb_dlmb_bram_if_cntlr_0_bbox_7  |     1|
|6     |base_mb_dlmb_v10_0_bbox_8            |     1|
|7     |base_mb_ilmb_bram_if_cntlr_0_bbox_9  |     1|
|8     |base_mb_ilmb_v10_0_bbox_10           |     1|
|9     |base_mb_lmb_bram_0_bbox_11           |     1|
|10    |base_mb_mdm_1_0_bbox_4               |     1|
|11    |base_mb_microblaze_0_0_bbox_5        |     1|
|12    |base_mb_rst_clk_wiz_1_100M_0_bbox_12 |     1|
|13    |base_mb_xbar_0_bbox_6                |     1|
|14    |IBUF                                 |     3|
|15    |IOBUF                                |     6|
|16    |OBUF                                 |     5|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+------------------------------------+------+
|      |Instance                      |Module                              |Cells |
+------+------------------------------+------------------------------------+------+
|1     |top                           |                                    |  1350|
|2     |  base_mb_i                   |base_mb                             |  1336|
|3     |    microblaze_0_axi_periph   |base_mb_microblaze_0_axi_periph_0   |   456|
|4     |    xlconstant_0              |base_mb_xlconstant_0_0              |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_Q0A2Y |   496|
+------+------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 783.172 ; gain = 465.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 783.172 ; gain = 174.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 783.172 ; gain = 465.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 793.898 ; gain = 482.965
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 793.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Benjamin/Documents/Word-documents/CPP/ECE-5850/5850-Ublaze-Applications/src/uBlaze_Applications/uBlaze_Applications.runs/synth_1/base_mb_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_mb_wrapper_utilization_synth.rpt -pb base_mb_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  4 09:13:33 2019...
