Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 2 for port 'in0' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:10]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:10]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:11]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:12]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 2 for port 'in0' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:11]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 2 for port 'in0' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:12]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/TOP.v" Line 2. Module TOP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/demux4.v" Line 1. Module demux4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/TOP.v" Line 2. Module TOP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/demux4.v" Line 1. Module demux4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.parity_calc
Compiling module xil_defaultlib.demux4
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
