# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do example_and2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2 {C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/example_and2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:14 on Sep 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2" C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/example_and2.v 
# -- Compiling module example_and2
# 
# Top level modules:
# 	example_and2
# End time: 12:43:14 on Sep 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2 {C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/example_and2_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:15 on Sep 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2" C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/example_and2_tb.v 
# -- Compiling module example_and2_tb
# 
# Top level modules:
# 	example_and2_tb
# End time: 12:43:15 on Sep 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  example_and2_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" example_and2_tb 
# Start time: 12:43:15 on Sep 04,2022
# Loading work.example_and2_tb
# Loading work.example_and2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# x1 = 0, x2 = 0, z1 = 0
# x1 = 0, x2 = 1, z1 = 0
# x1 = 1, x2 = 0, z1 = 0
# x1 = 1, x2 = 1, z1 = 1
# ** Note: $stop    : C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/example_and2_tb.v(19)
#    Time: 40 ps  Iteration: 0  Instance: /example_and2_tb
# Break in Module example_and2_tb at C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/example_and2_tb.v line 19
# End time: 12:44:10 on Sep 04,2022, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
