###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:44:35 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg/
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /crc_vld_d_reg/Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.361
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.643
  Arrival Time                  1.628
  Slack Time                   -0.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.016 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |    0.230 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.287 |   0.501 |    0.517 | 
     | FECTS_clks_clk___L3_I3                  | A ^ -> Y ^   | CLKBUF1 | 0.262 | 0.307 |   0.809 |    0.824 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.221 | 0.306 |   1.114 |    1.130 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.236 |   1.350 |    1.366 | 
     | \tx_core/tx_crc/crcpkt1 /crc_vld_d_reg  | CLK ^ -> Q v | DFFSR   | 0.034 | 0.277 |   1.628 |    1.643 | 
     | \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg | D v          | DFFSR   | 0.034 | 0.000 |   1.628 |    1.643 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.016 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |    0.199 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.287 |   0.501 |    0.486 | 
     | FECTS_clks_clk___L3_I3                  | A ^ -> Y ^   | CLKBUF1 | 0.262 | 0.307 |   0.809 |    0.793 | 
     | FECTS_clks_clk___L4_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.221 | 0.306 |   1.114 |    1.099 | 
     | FECTS_clks_clk___L5_I6                  | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.236 |   1.350 |    1.335 | 
     | \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg | CLK ^        | DFFSR   | 0.140 | 0.010 |   1.361 |    1.345 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg/
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /crc_vld_d_reg/Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.317
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.597
  Arrival Time                  1.582
  Slack Time                   -0.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.015 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |    0.229 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.287 |   0.501 |    0.516 | 
     | FECTS_clks_clk___L3_I3                  | A ^ -> Y ^   | CLKBUF1 | 0.262 | 0.307 |   0.809 |    0.824 | 
     | FECTS_clks_clk___L4_I3                  | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.274 |   1.082 |    1.097 | 
     | FECTS_clks_clk___L5_I14                 | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.228 |   1.310 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_d_reg  | CLK ^ -> Q v | DFFSR   | 0.035 | 0.272 |   1.582 |    1.597 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg | D v          | DFFSR   | 0.035 | 0.000 |   1.582 |    1.597 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.015 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |    0.200 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.287 |   0.501 |    0.487 | 
     | FECTS_clks_clk___L3_I3                  | A ^ -> Y ^   | CLKBUF1 | 0.262 | 0.307 |   0.809 |    0.794 | 
     | FECTS_clks_clk___L4_I3                  | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.274 |   1.082 |    1.068 | 
     | FECTS_clks_clk___L5_I14                 | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.228 |   1.310 |    1.296 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg | CLK ^        | DFFSR   | 0.135 | 0.006 |   1.317 |    1.302 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.351
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.597
  Arrival Time                  1.622
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.190 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.503 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.832 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.097 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.321 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.148 |   1.494 |    1.469 | 
     | \tx_core/tx_crc/crcpkt1 /U2997                     | A ^ -> Y v   | INVX1    | 0.052 | 0.058 |   1.552 |    1.527 | 
     | \tx_core/tx_crc/crcpkt1 /U1201                     | B v -> Y ^   | OAI21X1  | 0.059 | 0.070 |   1.622 |    1.597 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6]          | D ^          | DFFPOSX1 | 0.059 | 0.000 |   1.622 |    1.597 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.239 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.553 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.882 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.146 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.371 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.126 | 0.004 |   1.351 |    1.376 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \tx_core/axi_master /\ch_gnt_2d_reg[0] /CLK 
Endpoint:   \tx_core/axi_master /\ch_gnt_2d_reg[0] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[0] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.330
+ Hold                          0.015
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.595
  Arrival Time                  1.624
  Slack Time                    0.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.029 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |    0.185 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.287 |   0.501 |    0.472 | 
     | FECTS_clks_clk___L3_I4                 | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.280 |   0.781 |    0.752 | 
     | FECTS_clks_clk___L4_I8                 | A ^ -> Y ^   | CLKBUF1 | 0.226 | 0.269 |   1.050 |    1.021 | 
     | FECTS_clks_clk___L5_I38                | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.247 |   1.297 |    1.268 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[0]  | CLK ^ -> Q v | DFFSR   | 0.107 | 0.326 |   1.623 |    1.594 | 
     | \tx_core/axi_master /\ch_gnt_2d_reg[0] | D v          | DFFSR   | 0.107 | 0.000 |   1.624 |    1.595 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.029 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |    0.244 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.287 |   0.501 |    0.531 | 
     | FECTS_clks_clk___L3_I4                 | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.280 |   0.781 |    0.811 | 
     | FECTS_clks_clk___L4_I6                 | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.302 |   1.083 |    1.112 | 
     | FECTS_clks_clk___L5_I28                | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.239 |   1.322 |    1.352 | 
     | \tx_core/axi_master /\ch_gnt_2d_reg[0] | CLK ^        | DFFSR   | 0.132 | 0.008 |   1.330 |    1.359 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \tx_core/axi_master /\ch_gnt_2d_reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\ch_gnt_2d_reg[1] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[1] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.330
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.594
  Arrival Time                  1.625
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.031 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |    0.184 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.287 |   0.501 |    0.470 | 
     | FECTS_clks_clk___L3_I4                 | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.280 |   0.781 |    0.750 | 
     | FECTS_clks_clk___L4_I8                 | A ^ -> Y ^   | CLKBUF1 | 0.226 | 0.269 |   1.050 |    1.019 | 
     | FECTS_clks_clk___L5_I38                | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.247 |   1.297 |    1.266 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[1]  | CLK ^ -> Q v | DFFSR   | 0.109 | 0.328 |   1.625 |    1.594 | 
     | \tx_core/axi_master /\ch_gnt_2d_reg[1] | D v          | DFFSR   | 0.109 | 0.000 |   1.625 |    1.594 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.031 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.214 |   0.214 |    0.245 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.287 |   0.501 |    0.532 | 
     | FECTS_clks_clk___L3_I4                 | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.280 |   0.781 |    0.812 | 
     | FECTS_clks_clk___L4_I6                 | A ^ -> Y ^   | CLKBUF1 | 0.264 | 0.302 |   1.083 |    1.114 | 
     | FECTS_clks_clk___L5_I28                | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.239 |   1.322 |    1.353 | 
     | \tx_core/axi_master /\ch_gnt_2d_reg[1] | CLK ^        | DFFSR   | 0.132 | 0.008 |   1.330 |    1.361 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.352
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.598
  Arrival Time                  1.630
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.031 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.183 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.497 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.826 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.090 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.315 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.149 |   1.495 |    1.464 | 
     | \tx_core/tx_crc/crcpkt1 /U3384                     | A ^ -> Y v   | INVX1    | 0.053 | 0.059 |   1.554 |    1.522 | 
     | \tx_core/tx_crc/crcpkt1 /U1203                     | B v -> Y ^   | OAI21X1  | 0.064 | 0.076 |   1.629 |    1.598 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.630 |    1.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.031 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.246 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.559 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.889 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.153 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.378 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.126 | 0.005 |   1.352 |    1.383 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.350
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.597
  Arrival Time                  1.628
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.031 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.183 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.497 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.826 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.090 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.315 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.147 |   1.493 |    1.462 | 
     | \tx_core/tx_crc/crcpkt1 /U3394                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.551 |    1.519 | 
     | \tx_core/tx_crc/crcpkt1 /U3396                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.628 |    1.596 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14]         | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.628 |    1.597 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.031 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.246 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.559 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.889 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.153 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.378 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.126 | 0.003 |   1.350 |    1.381 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.369
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.615
  Arrival Time                  1.647
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.032 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.183 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.496 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.826 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.098 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.234 |   1.364 |    1.332 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.149 |   1.513 |    1.481 | 
     | \tx_core/tx_crc/crcpkt2 /U3462                     | A ^ -> Y v   | INVX1    | 0.052 | 0.056 |   1.570 |    1.538 | 
     | \tx_core/tx_crc/crcpkt2 /U3464                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.647 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5]          | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.647 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.032 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.246 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.560 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.889 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.162 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.234 |   1.364 |    1.395 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.136 | 0.005 |   1.369 |    1.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.352
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.599
  Arrival Time                  1.632
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.182 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.495 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.825 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.089 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.314 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.149 |   1.495 |    1.463 | 
     | \tx_core/tx_crc/crcpkt1 /U3686                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.553 |    1.521 | 
     | \tx_core/tx_crc/crcpkt1 /U3688                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   1.632 |    1.599 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.632 |    1.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.247 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.561 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.890 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.154 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.379 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | CLK ^        | DFFPOSX1 | 0.126 | 0.006 |   1.352 |    1.385 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.369
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.615
  Arrival Time                  1.648
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.182 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.495 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.825 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.097 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.357 |    1.324 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.157 |   1.514 |    1.481 | 
     | \tx_core/tx_crc/crcpkt2 /U3329                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.572 |    1.539 | 
     | \tx_core/tx_crc/crcpkt2 /U3331                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.648 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.648 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.247 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.561 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.890 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.163 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.357 |    1.389 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[9]          | CLK ^        | DFFPOSX1 | 0.140 | 0.012 |   1.369 |    1.402 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.364
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.610
  Arrival Time                  1.643
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.495 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.825 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.097 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.359 |    1.326 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.150 |   1.509 |    1.476 | 
     | \tx_core/tx_crc/crcpkt0 /U3711                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.566 |    1.532 | 
     | \tx_core/tx_crc/crcpkt0 /U3713                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.078 |   1.643 |    1.610 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.643 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.248 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.561 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.892 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.164 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.359 |    1.393 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.139 | 0.005 |   1.364 |    1.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.360
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.606
  Arrival Time                  1.639
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.494 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.824 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.088 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.350 |    1.317 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.156 |   1.507 |    1.473 | 
     | \tx_core/tx_crc/crcpkt1 /U3390                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.564 |    1.530 | 
     | \tx_core/tx_crc/crcpkt1 /U3391                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.639 |    1.606 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.639 |    1.606 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.248 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.562 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.891 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.155 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.350 |    1.384 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.143 | 0.010 |   1.360 |    1.393 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.358
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.604
  Arrival Time                  1.637
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.494 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.824 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.088 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.350 |    1.317 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.154 |   1.504 |    1.471 | 
     | \tx_core/tx_crc/crcpkt1 /U3719                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.562 |    1.528 | 
     | \tx_core/tx_crc/crcpkt1 /U3720                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   1.637 |    1.604 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.637 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.248 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.562 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.891 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.155 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.350 |    1.384 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.143 | 0.008 |   1.358 |    1.391 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.368
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.614
  Arrival Time                  1.648
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.494 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.824 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.096 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.357 |    1.323 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.156 |   1.513 |    1.479 | 
     | \tx_core/tx_crc/crcpkt2 /U3744                     | A ^ -> Y v   | INVX1    | 0.053 | 0.059 |   1.571 |    1.538 | 
     | \tx_core/tx_crc/crcpkt2 /U3746                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.648 |    1.614 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.648 |    1.614 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.248 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.562 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.891 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.163 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.357 |    1.390 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.140 | 0.012 |   1.368 |    1.402 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.352
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.599
  Arrival Time                  1.633
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.181 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.494 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.823 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.088 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.312 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.152 |   1.498 |    1.464 | 
     | \tx_core/tx_crc/crcpkt1 /U3745                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   1.557 |    1.523 | 
     | \tx_core/tx_crc/crcpkt1 /U3747                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.633 |    1.599 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.633 |    1.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.248 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.562 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.891 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.155 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.380 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.126 | 0.006 |   1.352 |    1.386 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.369
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.616
  Arrival Time                  1.650
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.494 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.823 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.096 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.356 |    1.322 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.159 |   1.515 |    1.481 | 
     | \tx_core/tx_crc/crcpkt2 /U3355                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.572 |    1.538 | 
     | \tx_core/tx_crc/crcpkt2 /U3357                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.650 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10]         | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.650 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.249 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.562 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.892 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.164 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.356 |    1.390 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.139 | 0.014 |   1.369 |    1.404 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.356
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.602
  Arrival Time                  1.636
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.494 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.823 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.087 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.350 |    1.316 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.152 |   1.503 |    1.468 | 
     | \tx_core/tx_crc/crcpkt1 /U3291                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.560 |    1.526 | 
     | \tx_core/tx_crc/crcpkt1 /U3293                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.636 |    1.602 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.636 |    1.602 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.249 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.562 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.892 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.156 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.350 |    1.385 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | CLK ^        | DFFPOSX1 | 0.143 | 0.006 |   1.356 |    1.390 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.349
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.595
  Arrival Time                  1.630
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.493 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.823 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.087 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.222 |   1.344 |    1.309 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.152 |   1.495 |    1.461 | 
     | \tx_core/tx_crc/crcpkt1 /U3457                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.553 |    1.518 | 
     | \tx_core/tx_crc/crcpkt1 /U3459                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.630 |    1.595 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5]          | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.630 |    1.595 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.249 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.562 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.892 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.156 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.222 |   1.344 |    1.378 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.131 | 0.005 |   1.349 |    1.383 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.369
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.615
  Arrival Time                  1.650
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.493 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.823 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.095 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.234 |   1.364 |    1.329 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.153 |   1.516 |    1.482 | 
     | \tx_core/tx_crc/crcpkt2 /U3686                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.574 |    1.539 | 
     | \tx_core/tx_crc/crcpkt2 /U3688                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.650 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.650 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.249 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.563 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.892 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.164 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.234 |   1.364 |    1.398 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.136 | 0.005 |   1.369 |    1.403 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.363
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.608
  Arrival Time                  1.643
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.493 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.823 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.087 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.229 |   1.351 |    1.316 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.158 |   1.509 |    1.474 | 
     | \tx_core/tx_crc/crcpkt1 /U3001                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.566 |    1.532 | 
     | \tx_core/tx_crc/crcpkt1 /U3004                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.643 |    1.608 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.643 |    1.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.249 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.563 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.892 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.156 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.229 |   1.351 |    1.386 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.147 | 0.012 |   1.363 |    1.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.364
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.610
  Arrival Time                  1.645
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.180 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.493 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.824 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.096 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.359 |    1.324 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.151 |   1.510 |    1.475 | 
     | \tx_core/tx_crc/crcpkt0 /U2948                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.567 |    1.533 | 
     | \tx_core/tx_crc/crcpkt0 /U2951                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.077 |   1.645 |    1.610 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.645 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.249 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.563 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.893 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.166 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.359 |    1.394 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.139 | 0.005 |   1.364 |    1.399 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.345
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.592
  Arrival Time                  1.627
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.180 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.101 | 0.231 |   0.445 |    0.410 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.256 | 0.302 |   0.747 |    0.712 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.126 | 0.194 |   0.941 |    0.906 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.094 | 0.192 |   1.134 |    1.099 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.125 | 0.210 |   1.343 |    1.308 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.145 |   1.488 |    1.453 | 
     | \tx_core/tx_crc/crcpkt0 /U3630                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.546 |    1.511 | 
     | \tx_core/tx_crc/crcpkt0 /U1442                     | B v -> Y ^   | OAI22X1  | 0.079 | 0.081 |   1.627 |    1.592 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24]         | D ^          | DFFPOSX1 | 0.079 | 0.000 |   1.627 |    1.592 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.249 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.101 | 0.231 |   0.445 |    0.480 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.256 | 0.302 |   0.747 |    0.782 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.126 | 0.194 |   0.941 |    0.976 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.094 | 0.192 |   1.134 |    1.168 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.125 | 0.210 |   1.343 |    1.378 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[24]         | CLK ^        | DFFPOSX1 | 0.125 | 0.001 |   1.345 |    1.379 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.370
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.616
  Arrival Time                  1.651
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.179 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.493 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.823 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.096 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.359 |    1.324 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.156 |   1.515 |    1.480 | 
     | \tx_core/tx_crc/crcpkt0 /U1825                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.573 |    1.538 | 
     | \tx_core/tx_crc/crcpkt0 /U3741                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.078 |   1.651 |    1.616 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.651 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.563 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.894 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.166 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.228 |   1.359 |    1.394 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.139 | 0.011 |   1.370 |    1.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.358
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.604
  Arrival Time                  1.639
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.179 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.493 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.822 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.086 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.229 |   1.351 |    1.316 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.155 |   1.506 |    1.470 | 
     | \tx_core/tx_crc/crcpkt1 /U1804                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.564 |    1.528 | 
     | \tx_core/tx_crc/crcpkt1 /U3335                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.639 |    1.604 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.639 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.563 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.893 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.157 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.229 |   1.351 |    1.386 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[20]         | CLK ^        | DFFPOSX1 | 0.147 | 0.007 |   1.358 |    1.394 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.365
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.611
  Arrival Time                  1.647
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.179 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.492 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.822 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.357 |    1.321 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.156 |   1.512 |    1.477 | 
     | \tx_core/tx_crc/crcpkt2 /U3360                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.569 |    1.534 | 
     | \tx_core/tx_crc/crcpkt2 /U3362                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.078 |   1.647 |    1.611 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7]          | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.647 |    1.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.564 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.893 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.166 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.357 |    1.392 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.140 | 0.009 |   1.365 |    1.401 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.369
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.616
  Arrival Time                  1.652
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.179 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.492 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.823 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.095 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.363 |    1.327 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.153 |   1.516 |    1.480 | 
     | \tx_core/tx_crc/crcpkt0 /U3766                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.574 |    1.538 | 
     | \tx_core/tx_crc/crcpkt0 /U3768                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.078 |   1.652 |    1.616 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.652 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.564 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.894 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.167 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.363 |    1.399 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.135 | 0.007 |   1.369 |    1.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.366
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.612
  Arrival Time                  1.648
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.179 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.492 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.821 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.227 |   1.357 |    1.321 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.155 |   1.512 |    1.476 | 
     | \tx_core/tx_crc/crcpkt2 /U1825                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.569 |    1.533 | 
     | \tx_core/tx_crc/crcpkt2 /U3368                     | B v -> Y ^   | MUX2X1   | 0.068 | 0.079 |   1.648 |    1.612 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21]         | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.648 |    1.612 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.250 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.564 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.893 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.166 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.227 |   1.357 |    1.393 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.141 | 0.009 |   1.366 |    1.402 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.369
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.615
  Arrival Time                  1.651
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.492 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.822 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.095 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.232 |   1.362 |    1.326 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.153 |   1.516 |    1.480 | 
     | \tx_core/tx_crc/crcpkt0 /U3401                     | A ^ -> Y v   | INVX1    | 0.052 | 0.058 |   1.574 |    1.537 | 
     | \tx_core/tx_crc/crcpkt0 /U3403                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.651 |    1.615 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.651 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.564 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.895 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.167 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.232 |   1.362 |    1.399 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.147 | 0.007 |   1.369 |    1.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.370
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.617
  Arrival Time                  1.653
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.492 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.822 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.363 |    1.327 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.155 |   1.517 |    1.481 | 
     | \tx_core/tx_crc/crcpkt0 /U3412                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.575 |    1.539 | 
     | \tx_core/tx_crc/crcpkt0 /U3414                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.077 |   1.653 |    1.617 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.653 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.564 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.895 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.167 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.363 |    1.399 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.135 | 0.007 |   1.370 |    1.407 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.363
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.610
  Arrival Time                  1.646
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.492 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.822 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.356 |    1.319 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.155 |   1.510 |    1.474 | 
     | \tx_core/tx_crc/crcpkt0 /U3396                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.568 |    1.532 | 
     | \tx_core/tx_crc/crcpkt0 /U3398                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.078 |   1.646 |    1.610 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.646 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.564 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.895 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.167 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.356 |    1.392 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.133 | 0.008 |   1.363 |    1.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.362
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.608
  Arrival Time                  1.645
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.492 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.821 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.085 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.229 |   1.351 |    1.315 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.158 |   1.509 |    1.473 | 
     | \tx_core/tx_crc/crcpkt1 /U3449                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.566 |    1.530 | 
     | \tx_core/tx_crc/crcpkt1 /U3450                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   1.644 |    1.608 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.645 |    1.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.564 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.894 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.158 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.229 |   1.351 |    1.387 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[22]         | CLK ^        | DFFPOSX1 | 0.147 | 0.011 |   1.362 |    1.399 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.402
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.651
  Arrival Time                  1.687
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.178 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.287 |   0.501 |    0.465 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.262 | 0.307 |   0.809 |    0.772 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.194 |   1.003 |    0.967 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.199 |    1.162 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.400 |    1.364 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.147 |   1.547 |    1.510 | 
     | \tx_core/tx_crc/crcpkt1 /U3737                     | A ^ -> Y v   | INVX1    | 0.054 | 0.058 |   1.605 |    1.569 | 
     | \tx_core/tx_crc/crcpkt1 /U792                      | B v -> Y ^   | OAI22X1  | 0.080 | 0.082 |   1.687 |    1.651 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1]          | D ^          | DFFPOSX1 | 0.080 | 0.000 |   1.687 |    1.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.251 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.287 |   0.501 |    0.538 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.262 | 0.307 |   0.809 |    0.845 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.194 |   1.003 |    1.040 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.199 |    1.235 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.400 |    1.436 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.109 | 0.002 |   1.402 |    1.439 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.360
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.607
  Arrival Time                  1.643
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.492 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.821 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.085 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.350 |    1.314 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.156 |   1.506 |    1.469 | 
     | \tx_core/tx_crc/crcpkt1 /U3385                     | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.563 |    1.526 | 
     | \tx_core/tx_crc/crcpkt1 /U3387                     | B v -> Y ^   | MUX2X1   | 0.069 | 0.080 |   1.643 |    1.606 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | D ^          | DFFPOSX1 | 0.069 | 0.000 |   1.643 |    1.607 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.564 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.894 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.158 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.142 | 0.229 |   1.350 |    1.387 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | CLK ^        | DFFPOSX1 | 0.143 | 0.010 |   1.360 |    1.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.364
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.611
  Arrival Time                  1.647
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.491 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.822 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.356 |    1.319 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.155 |   1.510 |    1.474 | 
     | \tx_core/tx_crc/crcpkt0 /U3706                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.568 |    1.531 | 
     | \tx_core/tx_crc/crcpkt0 /U3708                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.079 |   1.647 |    1.610 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15]         | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.647 |    1.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.565 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.895 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.167 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.356 |    1.392 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[15]         | CLK ^        | DFFPOSX1 | 0.133 | 0.009 |   1.364 |    1.401 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.352
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.598
  Arrival Time                  1.635
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.491 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.821 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.085 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.222 |   1.344 |    1.307 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.152 |   1.496 |    1.459 | 
     | \tx_core/tx_crc/crcpkt1 /U1802                     | A ^ -> Y v   | INVX1    | 0.057 | 0.062 |   1.558 |    1.521 | 
     | \tx_core/tx_crc/crcpkt1 /U3692                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.635 |    1.598 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.635 |    1.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.565 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.894 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.158 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.222 |   1.344 |    1.380 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.132 | 0.008 |   1.352 |    1.388 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.369
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.615
  Arrival Time                  1.652
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.178 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.491 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.821 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.093 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.356 |    1.319 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.159 |   1.515 |    1.479 | 
     | \tx_core/tx_crc/crcpkt2 /U3554                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.573 |    1.536 | 
     | \tx_core/tx_crc/crcpkt2 /U3556                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.079 |   1.652 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.652 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.251 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.565 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.894 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.167 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.356 |    1.393 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.139 | 0.013 |   1.369 |    1.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.363
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.610
  Arrival Time                  1.647
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.177 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.491 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.821 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.356 |    1.319 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.152 |   1.508 |    1.471 | 
     | \tx_core/tx_crc/crcpkt0 /U3260                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   1.567 |    1.530 | 
     | \tx_core/tx_crc/crcpkt0 /U3262                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.080 |   1.647 |    1.610 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.647 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.565 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.895 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.168 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.356 |    1.393 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.133 | 0.008 |   1.363 |    1.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.371
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.617
  Arrival Time                  1.655
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.177 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.491 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.820 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.093 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.227 |   1.357 |    1.319 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.085 | 0.164 |   1.521 |    1.484 | 
     | \tx_core/tx_crc/crcpkt2 /U3458                     | A ^ -> Y v   | INVX1    | 0.053 | 0.057 |   1.578 |    1.541 | 
     | \tx_core/tx_crc/crcpkt2 /U3459                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.654 |    1.617 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.655 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.565 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.895 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.167 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.227 |   1.357 |    1.394 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.141 | 0.015 |   1.371 |    1.408 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.365
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.611
  Arrival Time                  1.648
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.177 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.491 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.821 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.094 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.356 |    1.318 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.156 |   1.512 |    1.474 | 
     | \tx_core/tx_crc/crcpkt0 /U3598                     | A ^ -> Y v   | INVX1    | 0.054 | 0.058 |   1.570 |    1.533 | 
     | \tx_core/tx_crc/crcpkt0 /U3600                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.078 |   1.648 |    1.611 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13]         | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.648 |    1.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.565 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.896 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.168 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I3            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.225 |   1.356 |    1.393 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.133 | 0.009 |   1.365 |    1.402 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.369
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.615
  Arrival Time                  1.653
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.177 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.490 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.820 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.092 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.356 |    1.318 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.160 |   1.516 |    1.478 | 
     | \tx_core/tx_crc/crcpkt2 /U3371                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.574 |    1.536 | 
     | \tx_core/tx_crc/crcpkt2 /U3374                     | B v -> Y ^   | MUX2X1   | 0.068 | 0.079 |   1.652 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14]         | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.653 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.566 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.895 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.168 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.356 |    1.394 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[14]         | CLK ^        | DFFPOSX1 | 0.139 | 0.013 |   1.369 |    1.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.370
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.616
  Arrival Time                  1.653
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.177 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.490 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.821 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.093 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.232 |   1.362 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.156 |   1.518 |    1.481 | 
     | \tx_core/tx_crc/crcpkt0 /U1843                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.576 |    1.539 | 
     | \tx_core/tx_crc/crcpkt0 /U3276                     | B v -> Y ^   | MUX2X1   | 0.064 | 0.077 |   1.653 |    1.615 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9]          | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.653 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.252 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.566 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.896 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.169 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.232 |   1.362 |    1.400 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[9]          | CLK ^        | DFFPOSX1 | 0.147 | 0.007 |   1.370 |    1.408 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.414
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.662
  Arrival Time                  1.700
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.177 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.287 |   0.501 |    0.464 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.262 | 0.307 |   0.809 |    0.771 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.194 |   1.003 |    0.965 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.196 |   1.199 |    1.162 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.412 |    1.374 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.080 | 0.147 |   1.559 |    1.521 | 
     | \tx_core/tx_crc/crcpkt1 /U3728                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.617 |    1.579 | 
     | \tx_core/tx_crc/crcpkt1 /U1597                     | B v -> Y ^   | OAI22X1  | 0.082 | 0.083 |   1.700 |    1.662 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]         | D ^          | DFFPOSX1 | 0.082 | 0.000 |   1.700 |    1.662 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.252 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.287 |   0.501 |    0.539 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.262 | 0.307 |   0.809 |    0.847 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.194 |   1.003 |    1.041 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.196 |   1.199 |    1.237 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.412 |    1.450 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]         | CLK ^        | DFFPOSX1 | 0.128 | 0.002 |   1.414 |    1.452 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.330
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.579
  Arrival Time                  1.617
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.177 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.101 | 0.231 |   0.445 |    0.407 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.256 | 0.302 |   0.747 |    0.709 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.126 | 0.194 |   0.941 |    0.903 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.130 |    1.092 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.328 |    1.290 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.086 | 0.148 |   1.476 |    1.438 | 
     | \tx_core/tx_crc/crcpkt0 /U3759                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   1.535 |    1.497 | 
     | \tx_core/tx_crc/crcpkt0 /U1782                     | B v -> Y ^   | OAI22X1  | 0.080 | 0.082 |   1.616 |    1.578 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | D ^          | DFFPOSX1 | 0.080 | 0.000 |   1.617 |    1.579 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.252 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.101 | 0.231 |   0.445 |    0.483 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.256 | 0.302 |   0.747 |    0.785 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.126 | 0.194 |   0.941 |    0.979 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.130 |    1.168 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.328 |    1.366 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.106 | 0.002 |   1.330 |    1.368 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.347
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.594
  Arrival Time                  1.633
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.176 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.490 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.819 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.083 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.308 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.081 | 0.146 |   1.492 |    1.454 | 
     | \tx_core/tx_crc/crcpkt1 /U3275                     | A ^ -> Y v   | INVX1    | 0.058 | 0.062 |   1.554 |    1.516 | 
     | \tx_core/tx_crc/crcpkt1 /U3277                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   1.632 |    1.594 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11]         | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.633 |    1.594 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.566 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.895 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.160 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.225 |   1.346 |    1.384 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.126 | 0.001 |   1.347 |    1.386 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.367
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.613
  Arrival Time                  1.651
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.176 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.490 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.819 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.092 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.356 |    1.318 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.083 | 0.159 |   1.515 |    1.477 | 
     | \tx_core/tx_crc/crcpkt2 /U3066                     | A ^ -> Y v   | INVX1    | 0.054 | 0.058 |   1.573 |    1.535 | 
     | \tx_core/tx_crc/crcpkt2 /U3069                     | B v -> Y ^   | MUX2X1   | 0.066 | 0.078 |   1.651 |    1.613 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6]          | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.651 |    1.613 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.566 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.895 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.168 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.226 |   1.356 |    1.394 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.140 | 0.011 |   1.367 |    1.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.369
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.615
  Arrival Time                  1.653
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.176 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.490 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.819 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.092 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.357 |    1.319 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.084 | 0.162 |   1.518 |    1.480 | 
     | \tx_core/tx_crc/crcpkt2 /U1824                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   1.577 |    1.539 | 
     | \tx_core/tx_crc/crcpkt2 /U3316                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.653 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11]         | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.653 |    1.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.566 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.895 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.220 | 0.273 |   1.130 |    1.168 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.227 |   1.357 |    1.395 | 
     | \tx_core/tx_crc/crcpkt2 /\data24_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.140 | 0.013 |   1.369 |    1.407 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.365
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.612
  Arrival Time                  1.650
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.176 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.490 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.820 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.093 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.363 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.084 | 0.151 |   1.514 |    1.476 | 
     | \tx_core/tx_crc/crcpkt0 /U3510                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.572 |    1.534 | 
     | \tx_core/tx_crc/crcpkt0 /U3512                     | B v -> Y ^   | MUX2X1   | 0.065 | 0.078 |   1.650 |    1.612 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.650 |    1.612 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.566 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1  | 0.288 | 0.330 |   0.858 |    0.896 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.221 | 0.272 |   1.131 |    1.169 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7389__L1_I2            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.232 |   1.363 |    1.401 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.135 | 0.002 |   1.365 |    1.404 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24] /
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.414
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.662
  Arrival Time                  1.700
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.176 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.287 |   0.501 |    0.463 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.262 | 0.307 |   0.809 |    0.771 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.194 |   1.003 |    0.965 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.196 |   1.199 |    1.161 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.412 |    1.374 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24]         | CLK ^ -> Q ^ | DFFPOSX1 | 0.079 | 0.146 |   1.558 |    1.520 | 
     | \tx_core/tx_crc/crcpkt1 /U3599                     | A ^ -> Y v   | INVX1    | 0.055 | 0.060 |   1.618 |    1.580 | 
     | \tx_core/tx_crc/crcpkt1 /U3600                     | B v -> Y ^   | OAI22X1  | 0.080 | 0.082 |   1.700 |    1.662 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24]         | D ^          | DFFPOSX1 | 0.080 | 0.000 |   1.700 |    1.662 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.253 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.287 |   0.501 |    0.540 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.262 | 0.307 |   0.809 |    0.847 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.194 |   1.003 |    1.041 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.196 |   1.199 |    1.238 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I3            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.412 |    1.450 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[24]         | CLK ^        | DFFPOSX1 | 0.128 | 0.002 |   1.414 |    1.453 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.359
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.604
  Arrival Time                  1.643
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.176 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.490 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.819 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.083 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.229 |   1.351 |    1.313 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.082 | 0.156 |   1.507 |    1.469 | 
     | \tx_core/tx_crc/crcpkt1 /U3750                     | A ^ -> Y v   | INVX1    | 0.053 | 0.058 |   1.564 |    1.526 | 
     | \tx_core/tx_crc/crcpkt1 /U3752                     | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   1.642 |    1.604 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1]          | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.643 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.253 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.244 | 0.314 |   0.528 |    0.566 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1  | 0.269 | 0.329 |   0.857 |    0.896 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.222 | 0.264 |   1.122 |    1.160 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7389__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.229 |   1.351 |    1.389 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.147 | 0.008 |   1.359 |    1.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.402
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.651
  Arrival Time                  1.689
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.214 |    0.176 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.287 |   0.501 |    0.463 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.262 | 0.307 |   0.809 |    0.770 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.194 |   1.003 |    0.965 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.199 |    1.161 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.400 |    1.362 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4]          | CLK ^ -> Q ^ | DFFPOSX1 | 0.085 | 0.148 |   1.548 |    1.509 | 
     | \tx_core/tx_crc/crcpkt1 /U3753                     | A ^ -> Y v   | INVX1    | 0.054 | 0.059 |   1.607 |    1.568 | 
     | \tx_core/tx_crc/crcpkt1 /U1548                     | B v -> Y ^   | OAI22X1  | 0.081 | 0.082 |   1.689 |    1.650 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4]          | D ^          | DFFPOSX1 | 0.081 | 0.000 |   1.689 |    1.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.185 | 0.214 |   0.215 |    0.253 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.287 |   0.501 |    0.540 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.262 | 0.307 |   0.809 |    0.847 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.136 | 0.194 |   1.003 |    1.042 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.199 |    1.237 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.400 |    1.438 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.109 | 0.002 |   1.402 |    1.440 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

