# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pinctrl/nxp,s32cc-siul2.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: NXP S32 Common Chassis SIUL2 iomux controller

maintainers:
  - Ghennadi Procopciuc <Ghennadi.Procopciuc@nxp.com>

description: |
  Core driver for the pin controller found on S32 Common Chassis SoC.

properties:
  compatible:
    oneOf:
      - enum:
          - nxp,s32g-siul2-pinctrl
          - nxp,s32r45-siul2-pinctrl

  reg:
    minItems: 5
    maxItems: 6
    description: list of memory regions to be reserved

  nxp,pins:
    $ref: /schemas/types.yaml#/definitions/uint32-array
    description:
      A list composed of [start, end] pins that correspond to each of the
      memory regions reserved.

  '#pinctrl-cells':
    const: 2

required:
  - compatible
  - reg
  - nxp,pins
  - '#pinctrl-cells'


patternProperties:
  '_pins$':
    type: object
    patternProperties:
      '_grp[0-9]$':
        type: object
        allOf:
          - $ref: pinmux-node.yaml#
          - $ref: pincfg-node.yaml#
        description:
          Pinctrl node's client devices specify pin muxes using subnodes,
          which in turn use the standard properties below.

additionalProperties: false

examples:
  - |
    #include <dt-bindings/memory/s32-siul2.h>

    pinctrl: siul2-pinctrl@4009c240 {
        compatible = "nxp,s32g-siul2-pinctrl";
        #pinctrl-cells = <2>;

        reg = <MSCRS_SIUL2_0   0x198>,
              <MSCRS_SIUL2_1_0 0x2c>,
              <MSCRS_SIUL2_1_1 0xbc>,
              <IMCRS_SIUL2_0   0x150>,
              <IMCRS_SIUL2_1_0 0x45c>,
              <IMCRS_SIUL2_1_1 0x108>;

        /* MSCR range */
        nxp,pins = <0   101
                    112 122
                    144 190
        /* IMCR range */
                    512 595
                    631 909
                    942 1007>;

        llce_can0_pins {
            llce_can0_grp0 {
                pinmux = <0x2b0>;
                input-enable;
                slew-rate = <0x00>;
            };

            llce_can0_grp1 {
                pinmux = <0x2c2>;
                output-enable;
                slew-rate = <0x00>;
            };
        };
    };
