Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Nov  2 13:16:12 2023


Cell Usage:
GTP_APM_E1 (SIMD)           3 uses
GTP_APM_E1                    4 uses
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    5 uses
GTP_DFF                      29 uses
GTP_DFF_C                  2371 uses
GTP_DFF_CE                 1573 uses
GTP_DFF_E                    96 uses
GTP_DFF_P                    94 uses
GTP_DFF_PE                   45 uses
GTP_DFF_RE                   28 uses
GTP_DFF_S                    12 uses
GTP_DLATCH                   23 uses
GTP_DLATCH_C                  2 uses
GTP_DLL                       1 use
GTP_DRM18K                   16 uses
GTP_GRS                       1 use
GTP_INV                      22 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     45 uses
GTP_LUT2                    468 uses
GTP_LUT3                    736 uses
GTP_LUT4                   1023 uses
GTP_LUT5                   1508 uses
GTP_LUT5CARRY              1389 uses
GTP_LUT5M                   507 uses
GTP_MUX2LUT6                141 uses
GTP_MUX2LUT7                 35 uses
GTP_MUX2LUT8                 12 uses
GTP_OSERDES                  45 uses
GTP_PLL_E3                    1 use
GTP_RAM16X1DP               100 uses
GTP_RAM16X1SP                 4 uses
GTP_RAM32X1DP                96 uses
GTP_ROM32X1                   2 uses

I/O ports: 93
GTP_INBUF                  13 uses
GTP_IOBUF                  19 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 10 uses
GTP_OUTBUFT                48 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 5878 of 22560 (26.05%)
	LUTs as dram: 200 of 7568 (2.64%)
	LUTs as logic: 5678
Total Registers: 4248 of 33840 (12.55%)
Total Latches: 25

DRM18K:
Total DRM18K = 16.0 of 60 (26.67%)

APMs:
Total APMs = 5.50 of 40 (13.75%)

Total I/O ports = 96 of 226 (42.48%)


Overview of Control Sets:

Number of unique control sets : 189

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 12       | 0                 12
  [2, 4)      | 33       | 1                 32
  [4, 6)      | 29       | 4                 25
  [6, 8)      | 10       | 0                 10
  [8, 10)     | 18       | 0                 18
  [10, 12)    | 17       | 7                 10
  [12, 14)    | 10       | 1                 9
  [14, 16)    | 18       | 0                 18
  [16, Inf)   | 42       | 3                 39
--------------------------------------------------------------
  The maximum fanout: 1238
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 29
  NO              NO                YES                2465
  NO              YES               NO                 12
  YES             NO                NO                 96
  YES             NO                YES                1618
  YES             YES               NO                 28
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              23
  NO             YES             2
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_digital_recognition_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                   | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_digital_recognition                            | 5878     | 4248     | 200                 | 5.5     | 16      | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 96     | 1           | 0           | 2            | 0        | 1389          | 141          | 35           | 12           | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 2        
| + u_ddr3_ctrl_top                                  | 4171     | 3691     | 72                  | 0       | 16      | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 1           | 0           | 2            | 0        | 783           | 26           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_aq_axi_master                                | 144      | 99       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 71            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ctrl_fifo                                    | 227      | 253      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 97            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd_fifo                                    | 111      | 108      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd_fifo                        | 111      | 108      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 111      | 108      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_wr_fifo                                    | 112      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_wr_fifo                        | 112      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 112      | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_ip                                      | 3670     | 3242     | 72                  | 0       | 0       | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 1           | 0           | 2            | 0        | 522           | 25           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                             | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                 | 2236     | 1816     | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 0           | 0           | 0            | 0        | 377           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                           | 784      | 545      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                | 31       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                              | 135      | 92       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                         | 13       | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                             | 44       | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                    | 338      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                    | 222      | 307      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                 | 353      | 385      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                     | 11       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_gate_update_ctrl                    | 41       | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[0].ddrphy_drift_ctrl     | 21       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[1].ddrphy_drift_ctrl     | 19       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                | 98       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                          | 74       | 58       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                 | 45       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                           | 869      | 698      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 5        | 0             | 0         | 0         | 0        | 48     | 0           | 0           | 0            | 0        | 211           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice       | 465      | 294      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 105           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 174      | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 75       | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 99       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 58       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 169      | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice       | 395      | 271      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 106           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 123      | 67       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 31       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 92       | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 54       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 158      | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                       | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                     | 3        | 130      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                       | 6        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                             | 1433     | 1424     | 72                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 145           | 21           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                           | 0        | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                               | 12       | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                               | 160      | 143      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                              | 107      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                       | 12       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                              | 53       | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                               | 821      | 584      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 71            | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                       | 537      | 388      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing       | 8        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                    | 10       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                            | 24       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                        | 26       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                       | 16       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                        | 19       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                         | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                             | 234      | 148      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 67            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                             | 50       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                   | 74       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                | 206      | 308      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 42            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                           | 79       | 57       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                          | 25       | 96       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                             | 160      | 254      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                   | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 2        | 0        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr         | 24       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                             | 0        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                           | 132      | 232      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll                           | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_rw_ctrl                                 | 129      | 94       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 93            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_rgb_top                                    | 423      | 79       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 170           | 41           | 5            | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clk_div                                      | 17       | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_display                                  | 191      | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 14            | 41           | 5            | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_driver                                   | 191      | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 156           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_id                                        | 10       | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640_dri                                     | 386      | 127      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 62           | 23           | 10           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cmos_capture_data                            | 35       | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_cfg                                      | 260      | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 59           | 23           | 10           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dri                                      | 91       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_picture_size                                   | 4        | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_vip                                            | 887      | 336      | 128                 | 5.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 411           | 12           | 6            | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_binarization                                 | 4        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_digital_recognition                          | 324      | 172      | 10                  | 5       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 223           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_projection                                   | 450      | 106      | 118                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 121           | 12           | 6            | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_col_border_myram                           | 13       | 0        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_h_myram                                    | 159      | 0        | 64                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 8            | 4            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_row_border_myram                           | 11       | 0        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_v_myram                                    | 85       | 0        | 32                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 4            | 2            | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb2ycbcr                                    | 109      | 53       | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 67            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                         
********************************************************************************************************************************************************
                                                                                 Clock   Non-clock                                                      
 Clock                    Period       Waveform            Type                  Loads       Loads  Sources                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared                696           5  {sys_clk}                                           
   ui_clk                 10.0000      {0.0000 5.0000}     Generated (sys_clk)    3657           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT}  
   ioclk0                 2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT} 
   ioclk1                 2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT} 
   ioclk_gate_clk         10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKOUT}   
 cam_pclk                 20.0000      {0.0000 10.0000}    Declared                110           0  {cam_pclk}                                          
========================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    110.9385 MHz        20.0000         9.0140         10.986
 cam_pclk                   50.0000 MHz    221.4839 MHz        20.0000         4.5150         15.485
 ui_clk                    100.0000 MHz    123.0164 MHz        10.0000         8.1290          1.871
 ioclk1                    400.0000 MHz    708.2153 MHz         2.5000         1.4120          1.088
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     10.986       0.000              0           1879
 cam_pclk               cam_pclk                    15.485       0.000              0            236
 ui_clk                 cam_pclk                     6.708       0.000              0             11
 ui_clk                 ui_clk                       1.871       0.000              0           5934
 cam_pclk               ui_clk                      10.999       0.000              0             15
 ioclk1                 ioclk1                       1.088       0.000              0             48
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.453       0.000              0           1879
 cam_pclk               cam_pclk                     0.740       0.000              0            236
 ui_clk                 cam_pclk                     3.173       0.000              0             11
 ui_clk                 ui_clk                       0.542       0.000              0           5934
 cam_pclk               ui_clk                      -1.893     -28.008             15             15
 ioclk1                 ioclk1                       1.193       0.000              0             48
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.877       0.000              0             70
 cam_pclk               cam_pclk                    17.342       0.000              0             59
 ui_clk                 cam_pclk                     4.751       0.000              0             33
 ui_clk                 ui_clk                       6.606       0.000              0           1911
 cam_pclk               ui_clk                       9.721       0.000              0             67
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.250       0.000              0             70
 cam_pclk               cam_pclk                     2.208       0.000              0             59
 ui_clk                 cam_pclk                     4.852       0.000              0             33
 ui_clk                 ui_clk                       1.047       0.000              0           1911
 cam_pclk               ui_clk                      -0.425     -26.163             67             67
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.100       0.000              0            696
 cam_pclk                                            9.102       0.000              0            110
 ui_clk                                              3.100       0.000              0           3657
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.380       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/pixel_ypos[0]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_top/u_lcd_display/pixel_data_ce/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.780
  Launch Clock Delay      :  4.780
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398       2.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921       4.780         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.109 r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[0]/Q (GTP_DFF_C)
                                   net (fanout=12)       0.782       5.891         pixel_ypos[0]    
                                                                                   u_lcd_rgb_top/u_lcd_driver/pixel_ypos[10:0]_inv/I0 (GTP_LUT1)
                                   td                    0.185       6.076 r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[10:0]_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553       6.629         u_lcd_rgb_top/pixel_ypos[0]_inv
                                                                                   u_lcd_rgb_top/u_lcd_display/N50_1.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.830 f       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.830         u_lcd_rgb_top/u_lcd_display/N50_1.co [1]
                                                                                   u_lcd_rgb_top/u_lcd_display/N50_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.860 r       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.860         u_lcd_rgb_top/u_lcd_display/N50_1.co [2]
                                                                                   u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.096 r       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=76)       1.159       8.255         u_lcd_rgb_top/u_lcd_display/N50 [5]
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_355/I3 (GTP_LUT4)
                                   td                    0.185       8.440 r       u_lcd_rgb_top/u_lcd_display/N2280_355/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       9.081         u_lcd_rgb_top/u_lcd_display/_N52337_355
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_213/ID (GTP_LUT5M)
                                   td                    0.265       9.346 f       u_lcd_rgb_top/u_lcd_display/N2280_213/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.810         u_lcd_rgb_top/u_lcd_display/_N52337_213
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_159/I0 (GTP_LUT5M)
                                   td                    0.258      10.068 f       u_lcd_rgb_top/u_lcd_display/N2280_159/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      10.532         u_lcd_rgb_top/u_lcd_display/_N52337_159
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_126/I0 (GTP_LUT5M)
                                   td                    0.258      10.790 f       u_lcd_rgb_top/u_lcd_display/N2280_126/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.790         u_lcd_rgb_top/u_lcd_display/_N52337_126
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_104/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.790 f       u_lcd_rgb_top/u_lcd_display/N2280_104/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553      11.343         u_lcd_rgb_top/u_lcd_display/_N52337_104
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_753/I0 (GTP_LUT5M)
                                   td                    0.258      11.601 f       u_lcd_rgb_top/u_lcd_display/N2280_753/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.601         u_lcd_rgb_top/u_lcd_display/_N52583_4
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_751/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.601 f       u_lcd_rgb_top/u_lcd_display/N2280_751/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553      12.154         u_lcd_rgb_top/u_lcd_display/_N52583_2
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_6/I4 (GTP_LUT5)
                                   td                    0.185      12.339 r       u_lcd_rgb_top/u_lcd_display/N2280_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.339         u_lcd_rgb_top/u_lcd_display/_N52337_6
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_3/I0 (GTP_MUX2LUT6)
                                   td                    0.000      12.339 r       u_lcd_rgb_top/u_lcd_display/N2280_3/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      12.803         u_lcd_rgb_top/u_lcd_display/_N52337_3
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_1/I1 (GTP_LUT5)
                                   td                    0.185      12.988 r       u_lcd_rgb_top/u_lcd_display/N2280_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      13.593         u_lcd_rgb_top/u_lcd_display/_N52337_1
                                                                                   u_lcd_rgb_top/u_lcd_display/N2128/I1 (GTP_LUT2)
                                   td                    0.185      13.778 r       u_lcd_rgb_top/u_lcd_display/N2128/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      13.778         u_lcd_rgb_top/u_lcd_display/N2128
                                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce/D (GTP_DFF_C)

 Data arrival time                                                  13.778         Logic Levels: 13 
                                                                                   Logic: 2.760ns(30.673%), Route: 6.238ns(69.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398      22.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      22.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921      24.780         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.780                          
 clock uncertainty                                      -0.050      24.730                          

 Setup time                                              0.034      24.764                          

 Data required time                                                 24.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.764                          
 Data arrival time                                                  13.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/pixel_ypos[0]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_top/u_lcd_display/pixel_data_ce_1/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.780
  Launch Clock Delay      :  4.780
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398       2.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921       4.780         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.109 r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[0]/Q (GTP_DFF_C)
                                   net (fanout=12)       0.782       5.891         pixel_ypos[0]    
                                                                                   u_lcd_rgb_top/u_lcd_driver/pixel_ypos[10:0]_inv/I0 (GTP_LUT1)
                                   td                    0.185       6.076 r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[10:0]_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553       6.629         u_lcd_rgb_top/pixel_ypos[0]_inv
                                                                                   u_lcd_rgb_top/u_lcd_display/N50_1.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.830 f       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.830         u_lcd_rgb_top/u_lcd_display/N50_1.co [1]
                                                                                   u_lcd_rgb_top/u_lcd_display/N50_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.860 r       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.860         u_lcd_rgb_top/u_lcd_display/N50_1.co [2]
                                                                                   u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.096 r       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=76)       1.159       8.255         u_lcd_rgb_top/u_lcd_display/N50 [5]
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_355/I3 (GTP_LUT4)
                                   td                    0.185       8.440 r       u_lcd_rgb_top/u_lcd_display/N2280_355/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       9.081         u_lcd_rgb_top/u_lcd_display/_N52337_355
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_213/ID (GTP_LUT5M)
                                   td                    0.265       9.346 f       u_lcd_rgb_top/u_lcd_display/N2280_213/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.810         u_lcd_rgb_top/u_lcd_display/_N52337_213
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_159/I0 (GTP_LUT5M)
                                   td                    0.258      10.068 f       u_lcd_rgb_top/u_lcd_display/N2280_159/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      10.532         u_lcd_rgb_top/u_lcd_display/_N52337_159
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_126/I0 (GTP_LUT5M)
                                   td                    0.258      10.790 f       u_lcd_rgb_top/u_lcd_display/N2280_126/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.790         u_lcd_rgb_top/u_lcd_display/_N52337_126
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_104/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.790 f       u_lcd_rgb_top/u_lcd_display/N2280_104/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553      11.343         u_lcd_rgb_top/u_lcd_display/_N52337_104
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_753/I0 (GTP_LUT5M)
                                   td                    0.258      11.601 f       u_lcd_rgb_top/u_lcd_display/N2280_753/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.601         u_lcd_rgb_top/u_lcd_display/_N52583_4
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_751/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.601 f       u_lcd_rgb_top/u_lcd_display/N2280_751/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553      12.154         u_lcd_rgb_top/u_lcd_display/_N52583_2
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_6/I4 (GTP_LUT5)
                                   td                    0.185      12.339 r       u_lcd_rgb_top/u_lcd_display/N2280_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.339         u_lcd_rgb_top/u_lcd_display/_N52337_6
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_3/I0 (GTP_MUX2LUT6)
                                   td                    0.000      12.339 r       u_lcd_rgb_top/u_lcd_display/N2280_3/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      12.803         u_lcd_rgb_top/u_lcd_display/_N52337_3
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_1/I1 (GTP_LUT5)
                                   td                    0.185      12.988 r       u_lcd_rgb_top/u_lcd_display/N2280_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      13.593         u_lcd_rgb_top/u_lcd_display/_N52337_1
                                                                                   u_lcd_rgb_top/u_lcd_display/N2068_1/I1 (GTP_LUT2)
                                   td                    0.185      13.778 r       u_lcd_rgb_top/u_lcd_display/N2068_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      13.778         u_lcd_rgb_top/u_lcd_display/N2068
                                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_1/D (GTP_DFF_C)

 Data arrival time                                                  13.778         Logic Levels: 13 
                                                                                   Logic: 2.760ns(30.673%), Route: 6.238ns(69.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398      22.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      22.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921      24.780         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.780                          
 clock uncertainty                                      -0.050      24.730                          

 Setup time                                              0.034      24.764                          

 Data required time                                                 24.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.764                          
 Data arrival time                                                  13.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/pixel_ypos[0]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_top/u_lcd_display/pixel_data_ce_2/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.780
  Launch Clock Delay      :  4.780
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398       2.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921       4.780         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.109 r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[0]/Q (GTP_DFF_C)
                                   net (fanout=12)       0.782       5.891         pixel_ypos[0]    
                                                                                   u_lcd_rgb_top/u_lcd_driver/pixel_ypos[10:0]_inv/I0 (GTP_LUT1)
                                   td                    0.185       6.076 r       u_lcd_rgb_top/u_lcd_driver/pixel_ypos[10:0]_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553       6.629         u_lcd_rgb_top/pixel_ypos[0]_inv
                                                                                   u_lcd_rgb_top/u_lcd_display/N50_1.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.830 f       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.830         u_lcd_rgb_top/u_lcd_display/N50_1.co [1]
                                                                                   u_lcd_rgb_top/u_lcd_display/N50_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.860 r       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.860         u_lcd_rgb_top/u_lcd_display/N50_1.co [2]
                                                                                   u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.096 r       u_lcd_rgb_top/u_lcd_display/N50_1.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=76)       1.159       8.255         u_lcd_rgb_top/u_lcd_display/N50 [5]
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_355/I3 (GTP_LUT4)
                                   td                    0.185       8.440 r       u_lcd_rgb_top/u_lcd_display/N2280_355/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       9.081         u_lcd_rgb_top/u_lcd_display/_N52337_355
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_213/ID (GTP_LUT5M)
                                   td                    0.265       9.346 f       u_lcd_rgb_top/u_lcd_display/N2280_213/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.810         u_lcd_rgb_top/u_lcd_display/_N52337_213
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_159/I0 (GTP_LUT5M)
                                   td                    0.258      10.068 f       u_lcd_rgb_top/u_lcd_display/N2280_159/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      10.532         u_lcd_rgb_top/u_lcd_display/_N52337_159
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_126/I0 (GTP_LUT5M)
                                   td                    0.258      10.790 f       u_lcd_rgb_top/u_lcd_display/N2280_126/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.790         u_lcd_rgb_top/u_lcd_display/_N52337_126
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_104/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.790 f       u_lcd_rgb_top/u_lcd_display/N2280_104/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553      11.343         u_lcd_rgb_top/u_lcd_display/_N52337_104
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_753/I0 (GTP_LUT5M)
                                   td                    0.258      11.601 f       u_lcd_rgb_top/u_lcd_display/N2280_753/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.601         u_lcd_rgb_top/u_lcd_display/_N52583_4
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_751/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.601 f       u_lcd_rgb_top/u_lcd_display/N2280_751/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553      12.154         u_lcd_rgb_top/u_lcd_display/_N52583_2
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_6/I4 (GTP_LUT5)
                                   td                    0.185      12.339 r       u_lcd_rgb_top/u_lcd_display/N2280_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.339         u_lcd_rgb_top/u_lcd_display/_N52337_6
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_3/I0 (GTP_MUX2LUT6)
                                   td                    0.000      12.339 r       u_lcd_rgb_top/u_lcd_display/N2280_3/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      12.803         u_lcd_rgb_top/u_lcd_display/_N52337_3
                                                                                   u_lcd_rgb_top/u_lcd_display/N2280_1/I1 (GTP_LUT5)
                                   td                    0.185      12.988 r       u_lcd_rgb_top/u_lcd_display/N2280_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      13.593         u_lcd_rgb_top/u_lcd_display/_N52337_1
                                                                                   u_lcd_rgb_top/u_lcd_display/N2200/I1 (GTP_LUT2)
                                   td                    0.185      13.778 r       u_lcd_rgb_top/u_lcd_display/N2200/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      13.778         u_lcd_rgb_top/u_lcd_display/N2200
                                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_2/D (GTP_DFF_C)

 Data arrival time                                                  13.778         Logic Levels: 13 
                                                                                   Logic: 2.760ns(30.673%), Route: 6.238ns(69.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398      22.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      22.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921      24.780         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_display/pixel_data_ce_2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.780                          
 clock uncertainty                                      -0.050      24.730                          

 Setup time                                              0.034      24.764                          

 Data required time                                                 24.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.764                          
 Data arrival time                                                  13.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_projection/col_border_data_wr[0]/CLK (GTP_DFF_E)
Endpoint    : u_vip/u_projection/u_col_border_myram/mem_0/DI (GTP_RAM16X1DP)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.780
  Launch Clock Delay      :  4.780
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398       2.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921       4.780         lcd_clk          
                                                                           r       u_vip/u_projection/col_border_data_wr[0]/CLK (GTP_DFF_E)

                                   tco                   0.323       5.103 f       u_vip/u_projection/col_border_data_wr[0]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464       5.567         u_vip/u_projection/col_border_data_wr [0]
                                                                           f       u_vip/u_projection/u_col_border_myram/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.567         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398       2.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921       4.780         lcd_clk          
                                                                           r       u_vip/u_projection/u_col_border_myram/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.780                          
 clock uncertainty                                       0.000       4.780                          

 Hold time                                               0.334       5.114                          

 Data required time                                                  5.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.114                          
 Data arrival time                                                   5.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_projection/col_border_data_wr[1]/CLK (GTP_DFF_E)
Endpoint    : u_vip/u_projection/u_col_border_myram/mem_1/DI (GTP_RAM16X1DP)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.780
  Launch Clock Delay      :  4.780
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398       2.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921       4.780         lcd_clk          
                                                                           r       u_vip/u_projection/col_border_data_wr[1]/CLK (GTP_DFF_E)

                                   tco                   0.323       5.103 f       u_vip/u_projection/col_border_data_wr[1]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464       5.567         u_vip/u_projection/col_border_data_wr [1]
                                                                           f       u_vip/u_projection/u_col_border_myram/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.567         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398       2.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921       4.780         lcd_clk          
                                                                           r       u_vip/u_projection/u_col_border_myram/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.780                          
 clock uncertainty                                       0.000       4.780                          

 Hold time                                               0.334       5.114                          

 Data required time                                                  5.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.114                          
 Data arrival time                                                   5.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_projection/col_border_data_wr[2]/CLK (GTP_DFF_E)
Endpoint    : u_vip/u_projection/u_col_border_myram/mem_2/DI (GTP_RAM16X1DP)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.780
  Launch Clock Delay      :  4.780
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398       2.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921       4.780         lcd_clk          
                                                                           r       u_vip/u_projection/col_border_data_wr[2]/CLK (GTP_DFF_E)

                                   tco                   0.323       5.103 f       u_vip/u_projection/col_border_data_wr[2]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.464       5.567         u_vip/u_projection/col_border_data_wr [2]
                                                                           f       u_vip/u_projection/u_col_border_myram/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.567         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398       2.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921       4.780         lcd_clk          
                                                                           r       u_vip/u_projection/u_col_border_myram/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.780                          
 clock uncertainty                                       0.000       4.780                          

 Hold time                                               0.334       5.114                          

 Data required time                                                  5.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.114                          
 Data arrival time                                                   5.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[10]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.385         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [10]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_4/I4 (GTP_LUT5)
                                   td                    0.299       5.684 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.289         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [6]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_8/I4 (GTP_LUT5)
                                   td                    0.185       6.474 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.027         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [2]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[3]_1/I3 (GTP_LUT4)
                                   td                    0.185       7.212 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[3]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.676         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N54885
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.909 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.909         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [2]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.939 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.939         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [4]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.969 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.969         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.999 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.999         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [8]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.029 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.029         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.265 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.729         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174/I1 (GTP_LUT5)
                                   td                    0.185       8.914 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.914         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.914         Logic Levels: 6  
                                                                                   Logic: 1.772ns(39.387%), Route: 2.727ns(60.613%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   8.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=21)       0.853       5.597         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.289       5.886 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.886         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4754
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.916 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.916         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4755
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.946 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.946         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4756
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.976 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.976         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4757
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.006 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.006         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4758
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.036 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.036         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4759
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.066 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.066         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4760
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.096 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.096         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4761
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.126 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.126         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4762
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.156 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.156         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4763
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.186 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.186         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4764
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.216 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.216         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4765
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.452 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.093         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [12]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_12/I2 (GTP_LUT5)
                                   td                    0.258       7.351 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.351         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wgnext [12]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/D (GTP_DFF_C)

 Data arrival time                                                   7.351         Logic Levels: 5  
                                                                                   Logic: 1.442ns(49.114%), Route: 1.494ns(50.886%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=21)       0.853       5.597         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.289       5.886 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.886         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4754
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.916 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.916         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4755
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.946 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.946         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4756
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.976 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.976         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4757
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.006 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.006         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4758
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.036 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.036         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4759
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.066 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.066         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4760
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.096 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.096         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4761
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.126 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.126         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4762
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.156 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.156         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4763
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.186 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.186         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4764
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.422 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.063         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_11/I3 (GTP_LUT5)
                                   td                    0.258       7.321 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.321         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   7.321         Logic Levels: 4  
                                                                                   Logic: 1.412ns(48.589%), Route: 1.494ns(51.411%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   7.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      17.227 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      17.691         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  17.691         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  17.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      17.227 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      17.691         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  17.691         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  17.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      17.227 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      17.691         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  17.691         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  17.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      22.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      23.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      26.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323      27.221 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      27.685         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  27.685         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  27.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      22.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      23.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      26.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323      27.221 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      27.685         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  27.685         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  27.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      22.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      23.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      26.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323      27.221 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      27.685         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  27.685         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Hold time                                               0.047      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                  27.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.780         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N34_3/I0 (GTP_LUT4)
                                   td                    0.284       8.064 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N34_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.617         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N567 [6]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_6[0]/I2 (GTP_LUT5)
                                   td                    0.193       8.810 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_6[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.274         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N14835
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[0]/I4 (GTP_LUT5)
                                   td                    0.185       9.459 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[0]/Z (GTP_LUT5)
                                   net (fanout=6)        0.693      10.152         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N14838
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I4 (GTP_LUT5)
                                   td                    0.258      10.410 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      11.155         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/I0 (GTP_LUT2)
                                   td                    0.185      11.340 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      12.098         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      12.283 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      13.054         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13091
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      13.239 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      13.703         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13120
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      13.936 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.936         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.966 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.966         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.996 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.996         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.026 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.026         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.262 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13130
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/I2 (GTP_LUT3)
                                   td                    0.185      14.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      14.911         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  14.911         Logic Levels: 10 
                                                                                   Logic: 2.548ns(31.798%), Route: 5.465ns(68.202%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Setup time                                              0.034      16.782                          

 Data required time                                                 16.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.782                          
 Data arrival time                                                  14.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.780         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N34_3/I0 (GTP_LUT4)
                                   td                    0.284       8.064 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N34_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.617         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N567 [6]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_6[0]/I2 (GTP_LUT5)
                                   td                    0.193       8.810 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_6[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.274         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N14880
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[0]/I4 (GTP_LUT5)
                                   td                    0.185       9.459 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[0]/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      10.129         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N14883
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I4 (GTP_LUT5)
                                   td                    0.258      10.387 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      11.132         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/I0 (GTP_LUT2)
                                   td                    0.185      11.317 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      12.075         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      12.260 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      13.031         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7445
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      13.216 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      13.680         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7474
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      13.913 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.913         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.943 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.943         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.973 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.973         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.003 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.003         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.239 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.703         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7484
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/I2 (GTP_LUT3)
                                   td                    0.185      14.888 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      14.888         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  14.888         Logic Levels: 10 
                                                                                   Logic: 2.548ns(31.890%), Route: 5.442ns(68.110%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Setup time                                              0.034      16.782                          

 Data required time                                                 16.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.782                          
 Data arrival time                                                  14.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.780         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N34_3/I0 (GTP_LUT4)
                                   td                    0.284       8.064 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N34_3/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.617         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N567 [6]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_6[0]/I2 (GTP_LUT5)
                                   td                    0.193       8.810 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_6[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.274         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N14835
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[0]/I4 (GTP_LUT5)
                                   td                    0.185       9.459 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[0]/Z (GTP_LUT5)
                                   net (fanout=6)        0.693      10.152         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N14838
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I4 (GTP_LUT5)
                                   td                    0.258      10.410 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      11.155         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/I0 (GTP_LUT2)
                                   td                    0.185      11.340 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      12.098         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      12.283 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      13.054         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13091
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      13.239 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      13.703         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13120
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      13.936 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.936         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.966 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.966         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.996 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.996         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.232 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.696         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N13129
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[4]/I2 (GTP_LUT3)
                                   td                    0.185      14.881 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      14.881         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [4]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/D (GTP_DFF_CE)

 Data arrival time                                                  14.881         Logic Levels: 9  
                                                                                   Logic: 2.518ns(31.542%), Route: 5.465ns(68.458%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Setup time                                              0.034      16.782                          

 Data required time                                                 16.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.782                          
 Data arrival time                                                  14.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.221 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.774         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.774         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.000       6.898                          

 Hold time                                               0.334       7.232                          

 Data required time                                                  7.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.232                          
 Data arrival time                                                   7.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.221 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.774         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.774         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.000       6.898                          

 Hold time                                               0.334       7.232                          

 Data required time                                                  7.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.232                          
 Data arrival time                                                   7.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.221 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.774         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.774         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.000       6.898                          

 Hold time                                               0.334       7.232                          

 Data required time                                                  7.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.232                          
 Data arrival time                                                   7.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=21)       0.853       5.597         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                                                                   u_ov5640_dri/u_cmos_capture_data/N2/I1 (GTP_LUT2)
                                   td                    0.186       5.783 r       u_ov5640_dri/u_cmos_capture_data/N2/Z (GTP_LUT2)
                                   net (fanout=2)        0.000       5.783         cmos_frame_vsync 
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/D (GTP_DFF_C)

 Data arrival time                                                   5.783         Logic Levels: 1  
                                                                                   Logic: 0.515ns(37.646%), Route: 0.853ns(62.354%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wr_load_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Setup time                                              0.034      16.782                          

 Data required time                                                 16.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.782                          
 Data arrival time                                                   5.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Setup time                                              0.034      16.782                          

 Data required time                                                 16.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.782                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Setup time                                              0.034      16.782                          

 Data required time                                                 16.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.782                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.150       7.048                          

 Hold time                                               0.047       7.095                          

 Data required time                                                  7.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.095                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.150       7.048                          

 Hold time                                               0.047       7.095                          

 Data required time                                                  7.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.095                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.150       7.048                          

 Hold time                                               0.047       7.095                          

 Data required time                                                  7.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.095                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  4.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.058 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.899         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.363 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.093         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.093         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       4.719         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       5.553         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.647 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.252         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.558 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       7.399         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.399                          
 clock uncertainty                                      -0.150       7.249                          

 Setup time                                             -0.068       7.181                          

 Data required time                                                  7.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.181                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  4.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.058 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.899         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.363 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.093         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.093         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       4.719         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       5.553         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.647 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.252         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.558 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       7.399         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.399                          
 clock uncertainty                                      -0.150       7.249                          

 Setup time                                             -0.068       7.181                          

 Data required time                                                  7.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.181                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  4.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.058 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.899         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.363 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.093         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.093         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       4.719         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       5.553         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.647 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.252         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.558 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       7.399         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.399                          
 clock uncertainty                                      -0.150       7.249                          

 Setup time                                             -0.068       7.181                          

 Data required time                                                  7.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.181                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  4.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.058 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.899         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.363 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.093         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.093         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.058 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.899         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.899                          
 clock uncertainty                                       0.000       4.899                          

 Hold time                                               0.001       4.900                          

 Data required time                                                  4.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.900                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  4.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.058 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.899         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.363 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.093         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.093         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.058 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.899         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.899                          
 clock uncertainty                                       0.000       4.899                          

 Hold time                                               0.001       4.900                          

 Data required time                                                  4.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.900                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  4.899
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.058 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.899         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.363 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.093         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.093         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.058 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.899         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.899                          
 clock uncertainty                                       0.000       4.899                          

 Hold time                                               0.001       4.900                          

 Data required time                                                  4.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.900                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       4.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       6.946         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.946         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      22.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      24.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       4.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       6.946         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.946         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      22.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      24.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       4.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       6.946         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.946         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      22.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      24.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       4.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       5.414         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.414         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       4.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       4.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       5.414         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.414         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       4.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       4.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       5.414         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.414         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       4.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.118      24.247                          

 Data required time                                                 24.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.118      24.247                          

 Data required time                                                 24.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.118      24.247                          

 Data required time                                                 24.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.247                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      17.227 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      17.897         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I0 (GTP_LUT2)
                                   td                    0.172      18.069 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT2)
                                   net (fanout=177)      1.003      19.072         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)

 Data arrival time                                                  19.072         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.045%), Route: 1.673ns(76.955%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/byte_flag/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  19.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      17.227 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      17.897         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I0 (GTP_LUT2)
                                   td                    0.172      18.069 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT2)
                                   net (fanout=177)      1.003      19.072         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)

 Data arrival time                                                  19.072         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.045%), Route: 1.673ns(76.955%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/byte_flag_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  19.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      17.227 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      17.897         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I0 (GTP_LUT2)
                                   td                    0.172      18.069 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT2)
                                   net (fanout=177)      1.003      19.072         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)

 Data arrival time                                                  19.072         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.045%), Route: 1.673ns(76.955%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  19.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      22.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      23.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      26.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      27.221 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      27.891         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I0 (GTP_LUT2)
                                   td                    0.172      28.063 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT2)
                                   net (fanout=177)      1.003      29.066         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri/u_cmos_capture_data/byte_flag/C (GTP_DFF_C)

 Data arrival time                                                  29.066         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.832%), Route: 1.673ns(77.168%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/byte_flag/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Removal time                                           -0.251      24.214                          

 Data required time                                                 24.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.214                          
 Data arrival time                                                  29.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      22.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      23.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      26.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      27.221 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      27.891         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I0 (GTP_LUT2)
                                   td                    0.172      28.063 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT2)
                                   net (fanout=177)      1.003      29.066         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri/u_cmos_capture_data/byte_flag_d0/C (GTP_DFF_C)

 Data arrival time                                                  29.066         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.832%), Route: 1.673ns(77.168%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/byte_flag_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Removal time                                           -0.251      24.214                          

 Data required time                                                 24.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.214                          
 Data arrival time                                                  29.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      22.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      23.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      23.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      23.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      26.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      27.221 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      27.891         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I0 (GTP_LUT2)
                                   td                    0.172      28.063 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT2)
                                   net (fanout=177)      1.003      29.066         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/C (GTP_DFF_C)

 Data arrival time                                                  29.066         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.832%), Route: 1.673ns(77.168%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           20.000      20.000 r                        
 cam_pclk                                                0.000      20.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      20.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204      24.415         nt_cam_pclk      
                                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                       0.050      24.465                          

 Removal time                                           -0.251      24.214                          

 Data required time                                                 24.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.214                          
 Data arrival time                                                  29.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.227         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373       9.600         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   9.600         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Recovery time                                          -0.542      16.206                          

 Data required time                                                 16.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.206                          
 Data arrival time                                                   9.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.227         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373       9.600         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   9.600         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Recovery time                                          -0.542      16.206                          

 Data required time                                                 16.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.206                          
 Data arrival time                                                   9.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.227         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373       9.600         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   9.600         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Recovery time                                          -0.542      16.206                          

 Data required time                                                 16.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.206                          
 Data arrival time                                                   9.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.221 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       7.934         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.934         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.000       6.898                          

 Removal time                                           -0.011       6.887                          

 Data required time                                                  6.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.887                          
 Data arrival time                                                   7.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.221 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       7.934         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.934         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.000       6.898                          

 Removal time                                           -0.011       6.887                          

 Data required time                                                  6.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.887                          
 Data arrival time                                                   7.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  6.898
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.221 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       7.934         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.934         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.000       6.898                          

 Removal time                                           -0.011       6.887                          

 Data required time                                                  6.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.887                          
 Data arrival time                                                   7.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Recovery time                                          -0.122      16.626                          

 Data required time                                                 16.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.626                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Recovery time                                          -0.122      16.626                          

 Data required time                                                 16.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.626                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.208         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.185       5.393 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      1.512       6.905         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.905         Logic Levels: 1  
                                                                                   Logic: 0.514ns(20.643%), Route: 1.976ns(79.357%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008      12.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146      16.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      16.898                          
 clock uncertainty                                      -0.150      16.748                          

 Recovery time                                          -0.122      16.626                          

 Data required time                                                 16.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.626                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.150       7.048                          

 Removal time                                           -0.251       6.797                          

 Data required time                                                  6.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.797                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.150       7.048                          

 Removal time                                           -0.251       6.797                          

 Data required time                                                  6.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.797                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.898
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=110)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N17/I1 (GTP_LUT2)
                                   td                    0.172       5.374 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/Z (GTP_LUT2)
                                   net (fanout=126)      0.998       6.372         u_ddr3_ctrl_top/u_ctrl_fifo/N17
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.372         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.294%), Route: 1.462ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.898                          
 clock uncertainty                                       0.150       7.048                          

 Removal time                                           -0.251       6.797                          

 Data required time                                                  6.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.797                          
 Data arrival time                                                   6.372                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[3]/CLK (GTP_DFF_CE)
Endpoint    : lcd_pclk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[3]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_top/u_rd_id/lcd_id[3]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_lcd_rgb_top/lcd_id [3]
                                                                                   u_lcd_rgb_top/u_clk_div/N38_1/I0 (GTP_LUT3)
                                   td                    0.239       5.588 f       u_lcd_rgb_top/u_clk_div/N38_1/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.141         _N49735          
                                                                                   u_lcd_rgb_top/u_clk_div/N39_7/I3 (GTP_LUT4)
                                   td                    0.185       6.326 r       u_lcd_rgb_top/u_clk_div/N39_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.790         u_lcd_rgb_top/u_clk_div/_N49812
                                                                                   u_lcd_rgb_top/u_clk_div/N33_9/I4 (GTP_LUT5)
                                   td                    0.185       6.975 r       u_lcd_rgb_top/u_clk_div/N33_9/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       7.645         u_lcd_rgb_top/u_clk_div/N33
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_and[0][1]/I0 (GTP_LUT2)
                                   td                    0.185       7.830 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_and[0][1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       8.294         u_lcd_rgb_top/u_clk_div/_N17012
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I4 (GTP_LUT5)
                                   td                    0.172       8.466 f       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      2.548      11.014         lcd_clk          
                                                                                   lcd_pclk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.817 f       lcd_pclk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.817         lcd_pclk         
 lcd_pclk                                                                  f       lcd_pclk (port)  

 Data arrival time                                                  13.817         Logic Levels: 6  
                                                                                   Logic: 4.098ns(43.586%), Route: 5.304ns(56.414%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.008       2.219         nt_sys_clk       
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.053         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.147 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.752         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.752 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3657)     3.146       6.898         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=314)      2.067       9.294         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/I0 (GTP_LUT2)
                                   td                    0.172       9.466 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      10.557         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.360 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.360         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  13.360         Logic Levels: 2  
                                                                                   Logic: 3.304ns(51.130%), Route: 3.158ns(48.870%)
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_binarization/pre_frame_de_d/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=37)       1.398       2.609         nt_sys_clk       
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.859 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=595)      1.921       4.780         lcd_clk          
                                                                           r       u_vip/u_binarization/pre_frame_de_d/CLK (GTP_DFF_C)

                                   tco                   0.329       5.109 r       u_vip/u_binarization/pre_frame_de_d/Q (GTP_DFF_C)
                                   net (fanout=13)       0.792       5.901         nt_lcd_de        
                                                                                   u_vip/u_binarization/pre_frame_de_d_inv/I0 (GTP_LUT1)
                                   td                    0.185       6.086 r       u_vip/u_binarization/pre_frame_de_d_inv/Z (GTP_LUT1)
                                   net (fanout=33)       1.570       7.656         nt_lcd_de_inv    
                                                                                   u_lcd_rgb_top.lcd_rgb_tri[0]/T (GTP_OUTBUFT)
                                   tse                   2.810      10.466 f       u_lcd_rgb_top.lcd_rgb_tri[0]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      10.466         nt_lcd_rgb[0]    
 lcd_rgb[0]                                                                f       lcd_rgb[0] (port)

 Data arrival time                                                  10.466         Logic Levels: 2  
                                                                                   Logic: 3.324ns(58.459%), Route: 2.362ns(41.541%)
====================================================================================================

====================================================================================================

Startpoint  : cam_vsync (port)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cam_vsync                                               0.000       0.000 r       cam_vsync (port) 
                                   net (fanout=1)        0.000       0.000         cam_vsync        
                                                                                   cam_vsync_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_vsync_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cam_vsync     
                                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_vsync_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data[0] (port)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cam_data[0]                                             0.000       0.000 r       cam_data[0] (port)
                                   net (fanout=1)        0.000       0.000         cam_data[0]      
                                                                                   cam_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_cam_data[0]   
                                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.391         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.648%), Route: 1.180ns(49.352%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data[1] (port)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cam_data[1]                                             0.000       0.000 r       cam_data[1] (port)
                                   net (fanout=1)        0.000       0.000         cam_data[1]      
                                                                                   cam_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_cam_data[1]   
                                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.391         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.648%), Route: 1.180ns(49.352%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.100       10.000          1.900           High Pulse Width                          u_vip/u_digital_recognition/x1_l/WCLK
 8.100       10.000          1.900           Low Pulse Width                           u_vip/u_digital_recognition/x1_l/WCLK
 8.100       10.000          1.900           Low Pulse Width                           u_vip/u_digital_recognition/x1_r/WCLK
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                               
+-----------------------------------------------------------------------------------------------------------------------+
| Input      | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/compile/top_digital_recognition_comp.adf               
|            | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/source/top_digital_recognitionpin.fdc                  
| Output     | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/synthesize/top_digital_recognition_syn.adf             
|            | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/synthesize/top_digital_recognition_syn.vm              
|            | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/synthesize/top_digital_recognition_controlsets.txt     
|            | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/synthesize/snr.db                                      
|            | D:/ywdpro/szsbpro/59_top_digital_recognition/prj/synthesize/top_digital_recognition.snr                 
+-----------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 461 MB
Total CPU time to synthesize completion : 0h:0m:43s
Process Total CPU time to synthesize completion : 0h:0m:47s
Total real time to synthesize completion : 0h:0m:49s
