$date
	Fri Sep  2 17:37:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! WriteData [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 !
$end
#30
bx !
#60
b101 !
#70
b111 !
#90
b11 !
#100
bx !
#110
b111 !
#120
b0 !
#130
b101 !
#140
bx !
#150
b101 !
#160
b111 !
#170
b0 !
#190
bx !
#200
b111 !
#205
