#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d3f8b0bc10 .scope module, "SimonControlTest" "SimonControlTest" 2 27;
 .timescale -9 -10;
P_000001d3f8d2f9b0 .param/l "LED_MODE_DONE" 1 2 43, C4<111>;
P_000001d3f8d2f9e8 .param/l "LED_MODE_INPUT" 1 2 40, C4<001>;
P_000001d3f8d2fa20 .param/l "LED_MODE_PLAYBACK" 1 2 41, C4<010>;
P_000001d3f8d2fa58 .param/l "LED_MODE_REPEAT" 1 2 42, C4<100>;
v000001d3f8dc64e0_0 .var "clk", 0 0;
v000001d3f8dc66c0_0 .net "count_clr", 0 0, v000001d3f8d6bb70_0;  1 drivers
v000001d3f8dc6760_0 .net "count_cnt", 0 0, v000001d3f8d6aa20_0;  1 drivers
v000001d3f8dc6440_0 .net "disp_mem", 0 0, v000001d3f8d6a210_0;  1 drivers
v000001d3f8dc69e0_0 .net "index_clr", 0 0, v000001d3f8d34d70_0;  1 drivers
v000001d3f8dc6080_0 .net "index_cnt", 0 0, v000001d3f8d2c320_0;  1 drivers
v000001d3f8dc6800_0 .var "index_lt_count", 0 0;
v000001d3f8dc6580_0 .net "load_level", 0 0, v000001d3f8d30950_0;  1 drivers
v000001d3f8dc63a0_0 .net "mode_leds", 2 0, v000001d3f8d2e3c0_0;  1 drivers
v000001d3f8dc6940_0 .var "pattern_eq_mem", 0 0;
v000001d3f8dc61c0_0 .var "pattern_valid", 0 0;
v000001d3f8dc6d00_0 .var "rst", 0 0;
v000001d3f8dc68a0_0 .net "w_en", 0 0, v000001d3f8dc6300_0;  1 drivers
S_000001d3f8d34be0 .scope module, "ctrl" "SimonControl" 2 52, 3 5 0, S_000001d3f8b0bc10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "index_lt_count";
    .port_info 3 /INPUT 1 "pattern_eq_mem";
    .port_info 4 /INPUT 1 "pattern_valid";
    .port_info 5 /OUTPUT 1 "count_cnt";
    .port_info 6 /OUTPUT 1 "count_clr";
    .port_info 7 /OUTPUT 1 "index_cnt";
    .port_info 8 /OUTPUT 1 "index_clr";
    .port_info 9 /OUTPUT 1 "disp_mem";
    .port_info 10 /OUTPUT 1 "w_en";
    .port_info 11 /OUTPUT 1 "load_level";
    .port_info 12 /OUTPUT 3 "mode_leds";
P_000001d3f8d6f0b0 .param/l "LED_MODE_DONE" 1 3 35, C4<111>;
P_000001d3f8d6f0e8 .param/l "LED_MODE_INPUT" 1 3 32, C4<001>;
P_000001d3f8d6f120 .param/l "LED_MODE_PLAYBACK" 1 3 33, C4<010>;
P_000001d3f8d6f158 .param/l "LED_MODE_REPEAT" 1 3 34, C4<100>;
P_000001d3f8d6f190 .param/l "STATE_DONE" 1 3 41, C4<11>;
P_000001d3f8d6f1c8 .param/l "STATE_INPUT" 1 3 38, C4<00>;
P_000001d3f8d6f200 .param/l "STATE_PLAYBACK" 1 3 39, C4<01>;
P_000001d3f8d6f238 .param/l "STATE_REPEAT" 1 3 40, C4<10>;
v000001d3f8d030a0_0 .net "clk", 0 0, v000001d3f8dc64e0_0;  1 drivers
v000001d3f8d6bb70_0 .var "count_clr", 0 0;
v000001d3f8d6aa20_0 .var "count_cnt", 0 0;
v000001d3f8d6a210_0 .var "disp_mem", 0 0;
v000001d3f8d34d70_0 .var "index_clr", 0 0;
v000001d3f8d2c320_0 .var "index_cnt", 0 0;
v000001d3f8d3fb40_0 .net "index_lt_count", 0 0, v000001d3f8dc6800_0;  1 drivers
v000001d3f8d30950_0 .var "load_level", 0 0;
v000001d3f8d2e3c0_0 .var "mode_leds", 2 0;
v000001d3f8d30350_0 .var "next_state", 1 0;
v000001d3f8d643f0_0 .net "pattern_eq_mem", 0 0, v000001d3f8dc6940_0;  1 drivers
v000001d3f8d64490_0 .net "pattern_valid", 0 0, v000001d3f8dc61c0_0;  1 drivers
v000001d3f8d30f30_0 .net "rst", 0 0, v000001d3f8dc6d00_0;  1 drivers
v000001d3f8dc6620_0 .var "state", 1 0;
v000001d3f8dc6300_0 .var "w_en", 0 0;
E_000001d3f8d6c760 .event posedge, v000001d3f8d030a0_0;
E_000001d3f8d6c020 .event anyedge, v000001d3f8dc6620_0, v000001d3f8d64490_0, v000001d3f8d3fb40_0, v000001d3f8d643f0_0;
E_000001d3f8d6c3e0/0 .event anyedge, v000001d3f8d30f30_0, v000001d3f8dc6620_0, v000001d3f8d64490_0, v000001d3f8d3fb40_0;
E_000001d3f8d6c3e0/1 .event anyedge, v000001d3f8d643f0_0;
E_000001d3f8d6c3e0 .event/or E_000001d3f8d6c3e0/0, E_000001d3f8d6c3e0/1;
    .scope S_000001d3f8d34be0;
T_0 ;
    %wait E_000001d3f8d6c3e0;
    %load/vec4 v000001d3f8d30f30_0;
    %assign/vec4 v000001d3f8d6bb70_0, 0;
    %load/vec4 v000001d3f8d30f30_0;
    %assign/vec4 v000001d3f8d30950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3f8d6aa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3f8d2c320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3f8d34d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3f8d6a210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3f8dc6300_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d3f8d2e3c0_0, 0;
    %load/vec4 v000001d3f8dc6620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d3f8d2e3c0_0, 0;
    %load/vec4 v000001d3f8d64490_0;
    %assign/vec4 v000001d3f8dc6300_0, 0;
    %load/vec4 v000001d3f8d64490_0;
    %assign/vec4 v000001d3f8d34d70_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d3f8d2e3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3f8d6a210_0, 0;
    %load/vec4 v000001d3f8d3fb40_0;
    %assign/vec4 v000001d3f8d2c320_0, 0;
    %load/vec4 v000001d3f8d3fb40_0;
    %nor/r;
    %assign/vec4 v000001d3f8d34d70_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d3f8d2e3c0_0, 0;
    %load/vec4 v000001d3f8d3fb40_0;
    %load/vec4 v000001d3f8d643f0_0;
    %and;
    %assign/vec4 v000001d3f8d2c320_0, 0;
    %load/vec4 v000001d3f8d643f0_0;
    %nor/r;
    %assign/vec4 v000001d3f8d34d70_0, 0;
    %load/vec4 v000001d3f8d3fb40_0;
    %nor/r;
    %load/vec4 v000001d3f8d643f0_0;
    %and;
    %assign/vec4 v000001d3f8d6aa20_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d3f8d2e3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3f8d6a210_0, 0;
    %load/vec4 v000001d3f8d3fb40_0;
    %assign/vec4 v000001d3f8d2c320_0, 0;
    %load/vec4 v000001d3f8d3fb40_0;
    %nor/r;
    %assign/vec4 v000001d3f8d34d70_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d3f8d34be0;
T_1 ;
    %wait E_000001d3f8d6c020;
    %load/vec4 v000001d3f8dc6620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000001d3f8d64490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3f8d30350_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d3f8d30350_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000001d3f8d3fb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d3f8d30350_0, 0, 2;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d3f8d30350_0, 0, 2;
T_1.8 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001d3f8d3fb40_0;
    %load/vec4 v000001d3f8d643f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d3f8d30350_0, 0, 2;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000001d3f8d3fb40_0;
    %nor/r;
    %load/vec4 v000001d3f8d643f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3f8d30350_0, 0, 2;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d3f8d30350_0, 0, 2;
T_1.12 ;
T_1.10 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d3f8d30350_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d3f8d34be0;
T_2 ;
    %wait E_000001d3f8d6c760;
    %load/vec4 v000001d3f8d30f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d3f8dc6620_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d3f8d30350_0;
    %assign/vec4 v000001d3f8dc6620_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d3f8b0bc10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc6d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc61c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc6800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc6940_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001d3f8b0bc10;
T_4 ;
    %vpi_call 2 47 "$dumpfile", "SimonControlTest.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001d3f8b0bc10;
T_5 ;
    %vpi_call 2 71 "$display", "Setting %s to %s...", "rst", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc6d00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc66c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 2 75 "$display", "\011[FAILURE]:%s", "Count not cleared on reset" {0 0 0};
T_5.0 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc6580_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.2, 6;
    %vpi_call 2 76 "$display", "\011[FAILURE]:%s", "Level load not 1 on reset" {0 0 0};
T_5.2 ;
    %delay 0, 0;
    %vpi_call 2 74 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 75 "$display", "Setting %s to %s...", "rst", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc6d00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc66c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 6;
    %vpi_call 2 79 "$display", "\011[FAILURE]:%s", "Count clear not 0" {0 0 0};
T_5.4 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc6580_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.6, 6;
    %vpi_call 2 80 "$display", "\011[FAILURE]:%s", "Level load not 0" {0 0 0};
T_5.6 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc63a0_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_5.8, 6;
    %vpi_call 2 81 "$display", "\011[FAILURE]:%s", "Wrong mode" {0 0 0};
T_5.8 ;
    %delay 0, 0;
    %vpi_call 2 80 "$display", "Setting %s to %s...", "pattern_valid", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc61c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc68a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.10, 6;
    %vpi_call 2 84 "$display", "\011[FAILURE]:%s", "write enable when valid pattern" {0 0 0};
T_5.10 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc69e0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.12, 6;
    %vpi_call 2 85 "$display", "\011[FAILURE]:%s", "clear index when valid pattern" {0 0 0};
T_5.12 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc6440_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.14, 6;
    %vpi_call 2 86 "$display", "\011[FAILURE]:%s", "displaying pattern in input mode" {0 0 0};
T_5.14 ;
    %delay 0, 0;
    %vpi_call 2 85 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 87 "$display", "Setting %s to %s...", "pattern_valid", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc61c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc63a0_0;
    %cmpi/ne 2, 0, 3;
    %jmp/0xz  T_5.16, 6;
    %vpi_call 2 91 "$display", "\011[FAILURE]:%s", "mode not in playback" {0 0 0};
T_5.16 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc6440_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.18, 6;
    %vpi_call 2 92 "$display", "\011[FAILURE]:%s", "playback not displaying mem" {0 0 0};
T_5.18 ;
    %delay 0, 0;
    %vpi_call 2 91 "$display", "Setting %s to %s...", "index_lt_count", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc6800_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc6080_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.20, 6;
    %vpi_call 2 96 "$display", "\011[FAILURE]:%s", "not incrementing index" {0 0 0};
T_5.20 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc69e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.22, 6;
    %vpi_call 2 97 "$display", "\011[FAILURE]:%s", "clearing index too soon" {0 0 0};
T_5.22 ;
    %delay 0, 0;
    %vpi_call 2 96 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc63a0_0;
    %cmpi/ne 2, 0, 3;
    %jmp/0xz  T_5.24, 6;
    %vpi_call 2 100 "$display", "\011[FAILURE]:%s", "mode didn't stay in playback" {0 0 0};
T_5.24 ;
    %delay 0, 0;
    %vpi_call 2 99 "$display", "Setting %s to %s...", "index_lt_count", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc6800_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 100 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 102 "$display", "Setting %s to %s...", "index_lt_count", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc6800_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 103 "$display", "Setting %s to %s...", "pattern_eq_mem", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc6940_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc63a0_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_5.26, 6;
    %vpi_call 2 108 "$display", "\011[FAILURE]:%s", "mode not in repeat" {0 0 0};
T_5.26 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc6440_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.28, 6;
    %vpi_call 2 109 "$display", "\011[FAILURE]:%s", "not displaying switches" {0 0 0};
T_5.28 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc69e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.30, 6;
    %vpi_call 2 110 "$display", "\011[FAILURE]:%s", "clearing without being done" {0 0 0};
T_5.30 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc6760_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.32, 6;
    %vpi_call 2 111 "$display", "\011[FAILURE]:%s", "not incrementing count" {0 0 0};
T_5.32 ;
    %delay 0, 0;
    %vpi_call 2 110 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc63a0_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_5.34, 6;
    %vpi_call 2 114 "$display", "\011[FAILURE]:%s", "Did not go into input mode" {0 0 0};
T_5.34 ;
    %delay 0, 0;
    %vpi_call 2 113 "$display", "Setting %s to %s...", "pattern_valid", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc61c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc68a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.36, 6;
    %vpi_call 2 117 "$display", "\011[FAILURE]:%s", "writing incorrect pattern" {0 0 0};
T_5.36 ;
    %delay 0, 0;
    %load/vec4 v000001d3f8dc6440_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.38, 6;
    %vpi_call 2 118 "$display", "\011[FAILURE]:%s", "not displaying pattern" {0 0 0};
T_5.38 ;
    %delay 0, 0;
    %vpi_call 2 117 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc63a0_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_5.40, 6;
    %vpi_call 2 121 "$display", "\011[FAILURE]:%s", "advanced to playback without correct pattern" {0 0 0};
T_5.40 ;
    %delay 0, 0;
    %vpi_call 2 120 "$display", "Setting %s to %s...", "pattern_valid", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc61c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 121 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 122 "$display", "Setting %s to %s...", "index_lt_count", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc6800_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 123 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc63a0_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_5.42, 6;
    %vpi_call 2 128 "$display", "\011[FAILURE]:%s", "Mode not in repeat" {0 0 0};
T_5.42 ;
    %delay 0, 0;
    %vpi_call 2 127 "$display", "Setting %s to %s...", "pattern_eq_mem", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc6940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 128 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3f8dc64e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001d3f8dc63a0_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_5.44, 6;
    %vpi_call 2 132 "$display", "\011[FAILURE]:%s", "Mode not done after incorrect pattern" {0 0 0};
T_5.44 ;
    %delay 0, 0;
    %vpi_call 2 131 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SimonControl.t.v";
    "./SimonControl.v";
