// Generated by CIRCT firtool-1.62.0
module Xbar(
  input  [31:0] io_in_aw_addr,
  input  [2:0]  io_in_aw_size,
  input         io_in_aw_valid,
  output        io_in_aw_ready,
  input  [31:0] io_in_w_data,
  input  [3:0]  io_in_w_strb,
  input         io_in_w_last,
  input         io_in_w_valid,
  output        io_in_w_ready,
  output [1:0]  io_in_b_resp,
  output        io_in_b_valid,
  input         io_in_b_ready,
  input  [31:0] io_in_ar_addr,
  input  [2:0]  io_in_ar_size,
  input         io_in_ar_valid,
  output        io_in_ar_ready,
  output [31:0] io_in_r_data,
  output [1:0]  io_in_r_resp,
  output        io_in_r_valid,
  input         io_in_r_ready,
  output [31:0] io_soc_aw_addr,
  output [2:0]  io_soc_aw_size,
  output        io_soc_aw_valid,
  input         io_soc_aw_ready,
  output [31:0] io_soc_w_data,
  output [3:0]  io_soc_w_strb,
  output        io_soc_w_last,
  output        io_soc_w_valid,
  input         io_soc_w_ready,
  input  [1:0]  io_soc_b_resp,
  input         io_soc_b_valid,
  output        io_soc_b_ready,
  output [31:0] io_soc_ar_addr,
  output [2:0]  io_soc_ar_size,
  output        io_soc_ar_valid,
  input         io_soc_ar_ready,
  input  [31:0] io_soc_r_data,
  input  [1:0]  io_soc_r_resp,
  input         io_soc_r_valid,
  output        io_soc_r_ready,
  output [31:0] io_clint_ar_addr,
  input  [31:0] io_clint_r_data
);

  wire _GEN =
    (|(io_in_aw_addr[31:25])) & io_in_aw_addr < 32'h200FFFF | (|(io_in_ar_addr[31:25]))
    & io_in_ar_addr < 32'h200FFFF;
  assign io_in_aw_ready = ~_GEN & io_soc_aw_ready;
  assign io_in_w_ready = ~_GEN & io_soc_w_ready;
  assign io_in_b_resp = _GEN ? 2'h0 : io_soc_b_resp;
  assign io_in_b_valid = ~_GEN & io_soc_b_valid;
  assign io_in_ar_ready = _GEN | io_soc_ar_ready;
  assign io_in_r_data = _GEN ? io_clint_r_data : io_soc_r_data;
  assign io_in_r_resp = _GEN ? 2'h0 : io_soc_r_resp;
  assign io_in_r_valid = _GEN | io_soc_r_valid;
  assign io_soc_aw_addr = _GEN ? 32'h0 : io_in_aw_addr;
  assign io_soc_aw_size = _GEN ? 3'h2 : io_in_aw_size;
  assign io_soc_aw_valid = ~_GEN & io_in_aw_valid;
  assign io_soc_w_data = _GEN ? 32'h0 : io_in_w_data;
  assign io_soc_w_strb = _GEN ? 4'h0 : io_in_w_strb;
  assign io_soc_w_last = ~_GEN & io_in_w_last;
  assign io_soc_w_valid = ~_GEN & io_in_w_valid;
  assign io_soc_b_ready = ~_GEN & io_in_b_ready;
  assign io_soc_ar_addr = _GEN ? 32'h0 : io_in_ar_addr;
  assign io_soc_ar_size = _GEN ? 3'h2 : io_in_ar_size;
  assign io_soc_ar_valid = ~_GEN & io_in_ar_valid;
  assign io_soc_r_ready = ~_GEN & io_in_r_ready;
  assign io_clint_ar_addr = _GEN ? io_in_ar_addr : 32'h0;
endmodule

