// Seed: 3631627939
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input reg id_4,
    input logic id_5,
    input id_6,
    output id_7
);
  always @(posedge 1'b0 or posedge 1) begin
    id_2 <= 1;
    id_2 = id_4;
  end
  logic id_8;
endmodule
