<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_banked="False" is_stub_entry="False">
      <reg_short_name>GICV_APR&lt;n&gt;</reg_short_name>
        
        <reg_long_name>Virtual Machine Active Priorities Registers</reg_long_name>



      
        <reg_condition otherwise="RES0">when FEAT_GICv3_LEGACY is implemented and EL2 is implemented</reg_condition>
          <reg_array>
              <reg_array_start>0</reg_array_start>
              <reg_array_end>3</reg_array_end>
         </reg_array>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>GIC Virtual CPU interface</reg_component>
    <reg_offset><hexnumber>0x00D0</hexnumber> + (4 * n)</reg_offset>
    <reg_instance>GICV_APR&lt;n&gt;</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_level>When GICD_CTLR.DS == 0</reg_access_level>
          <reg_access_type>RW</reg_access_type>
      </reg_access_state>
        
      <reg_access_state>
          <reg_access_level>When an access is Secure</reg_access_level>
          <reg_access_type>RW</reg_access_type>
      </reg_access_state>
        
      <reg_access_state>
          <reg_access_level>When an access is Non-secure</reg_access_level>
          <reg_access_type>RW</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value></reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Provides information about interrupt active priorities.</para>

      </purpose_text>
      <purpose_text>
        <para>These registers correspond to the physical CPU interface registers <register_link state="ext" id="ext-gicc_aprn.xml">GICC_APR&lt;n&gt;</register_link>.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
            <reg_group>GIC virtual CPU interface registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>When System register access is disabled for EL2, these registers access <register_link state="ext" id="ext-gich_aprn.xml">GICH_APR&lt;n&gt;</register_link>, and all active priorities for virtual machines are held in <register_link state="ext" id="ext-gich_aprn.xml">GICH_APR&lt;n&gt;</register_link> regardless of interrupt group.</para>

      </configuration_text>
      <configuration_text>
        <para>When System register access is enabled for EL2, these registers access <register_link state="AArch64" id="AArch64-ich_ap1rn_el2.xml">ICH_AP1R&lt;n&gt;_EL2</register_link>, and all active priorities for virtual machines are held in <register_link state="AArch64" id="AArch64-ich_ap1rn_el2.xml">ICH_AP1R&lt;n&gt;_EL2</register_link> regardless of interrupt group.</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>GICV_APR&lt;n&gt; is a 32-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="32">
  <text_before_fields/>
  <field id="fieldset_0-31_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>P&lt;x&gt;</field_name>
    <field_msb>31</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>31:0</rel_range>
    <field_description order="before"><para>Provides information about active priorities for the virtual machine.</para>
<para>See <register_link state="ext" id="ext-gich_aprn.xml">GICH_APR&lt;n&gt;</register_link> and <register_link state="AArch64" id="AArch64-ich_ap1rn_el2.xml">ICH_AP1R&lt;n&gt;_EL2</register_link> for the correspondence between priorities and bits.</para></field_description>
    <field_array_indexes index_variable="x" element_size="1" range_specifier="x">
      <field_array_index>
        <field_array_start>31</field_array_start>
        <field_array_end>0</field_array_end>
      </field_array_index>
    </field_array_indexes>
  </field>
  <text_after_fields/>
</fields>




    
<reg_fieldset length="32">
  <fieldat id="fieldset_0-31_0" label="P31" msb="31" lsb="31"/>
  <fieldat id="fieldset_0-31_0" label="P30" msb="30" lsb="30"/>
  <fieldat id="fieldset_0-31_0" label="P29" msb="29" lsb="29"/>
  <fieldat id="fieldset_0-31_0" label="P28" msb="28" lsb="28"/>
  <fieldat id="fieldset_0-31_0" label="P27" msb="27" lsb="27"/>
  <fieldat id="fieldset_0-31_0" label="P26" msb="26" lsb="26"/>
  <fieldat id="fieldset_0-31_0" label="P25" msb="25" lsb="25"/>
  <fieldat id="fieldset_0-31_0" label="P24" msb="24" lsb="24"/>
  <fieldat id="fieldset_0-31_0" label="P23" msb="23" lsb="23"/>
  <fieldat id="fieldset_0-31_0" label="P22" msb="22" lsb="22"/>
  <fieldat id="fieldset_0-31_0" label="P21" msb="21" lsb="21"/>
  <fieldat id="fieldset_0-31_0" label="P20" msb="20" lsb="20"/>
  <fieldat id="fieldset_0-31_0" label="P19" msb="19" lsb="19"/>
  <fieldat id="fieldset_0-31_0" label="P18" msb="18" lsb="18"/>
  <fieldat id="fieldset_0-31_0" label="P17" msb="17" lsb="17"/>
  <fieldat id="fieldset_0-31_0" label="P16" msb="16" lsb="16"/>
  <fieldat id="fieldset_0-31_0" label="P15" msb="15" lsb="15"/>
  <fieldat id="fieldset_0-31_0" label="P14" msb="14" lsb="14"/>
  <fieldat id="fieldset_0-31_0" label="P13" msb="13" lsb="13"/>
  <fieldat id="fieldset_0-31_0" label="P12" msb="12" lsb="12"/>
  <fieldat id="fieldset_0-31_0" label="P11" msb="11" lsb="11"/>
  <fieldat id="fieldset_0-31_0" label="P10" msb="10" lsb="10"/>
  <fieldat id="fieldset_0-31_0" label="P9" msb="9" lsb="9"/>
  <fieldat id="fieldset_0-31_0" label="P8" msb="8" lsb="8"/>
  <fieldat id="fieldset_0-31_0" label="P7" msb="7" lsb="7"/>
  <fieldat id="fieldset_0-31_0" label="P6" msb="6" lsb="6"/>
  <fieldat id="fieldset_0-31_0" label="P5" msb="5" lsb="5"/>
  <fieldat id="fieldset_0-31_0" label="P4" msb="4" lsb="4"/>
  <fieldat id="fieldset_0-31_0" label="P3" msb="3" lsb="3"/>
  <fieldat id="fieldset_0-31_0" label="P2" msb="2" lsb="2"/>
  <fieldat id="fieldset_0-31_0" label="P1" msb="1" lsb="1"/>
  <fieldat id="fieldset_0-31_0" label="P0" msb="0" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>
        <reg_variables>
              <reg_variable variable="n" max="3"/>
        </reg_variables>

      <access_mechanisms>
          


  
    
      <access_permission_text>
        <para>If System register access is not enabled for EL2, these registers access <register_link state="ext" id="ext-gich_aprn.xml">GICH_APR&lt;n&gt;</register_link>. If System register access is enabled for EL2, these registers access <register_link state="AArch64" id="AArch64-ich_ap1rn_el2.xml">ICH_AP1R&lt;n&gt;_EL2</register_link>. All active priority mapped guests are held in the accessed registers, regardless of interrupt group.</para>
      </access_permission_text>






      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>