
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.00000000000000000000;
2.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:40  191813.9      1.13     369.8   12842.3                          
    0:00:40  191813.9      1.13     369.8   12842.3                          
    0:00:40  192149.1      1.13     369.8   12842.3                          
    0:00:40  192476.3      1.13     369.8   12842.3                          
    0:00:40  192803.4      1.13     369.8   12842.3                          
    0:00:40  193130.6      1.13     369.8   12842.3                          
    0:00:41  193457.8      1.13     369.8   12842.3                          
    0:00:56  190225.1      0.57     152.5    3448.7                          
    0:00:57  190225.1      0.57     152.5    3448.7                          
    0:00:57  190225.1      0.57     152.5    3448.7                          
    0:00:57  190221.9      0.57     152.2    3448.7                          
    0:00:58  190221.9      0.57     152.2    3448.7                          
    0:01:18  151667.1      0.56      95.6       0.0                          
    0:01:21  151548.2      0.54      93.9       0.0                          
    0:01:26  151553.8      0.53      92.5       0.0                          
    0:01:29  151558.6      0.51      91.1       0.0                          
    0:01:30  151564.1      0.51      88.7       0.0                          
    0:01:31  151573.4      0.50      86.9       0.0                          
    0:01:32  151577.7      0.48      84.0       0.0                          
    0:01:33  151588.9      0.47      82.4       0.0                          
    0:01:34  151594.5      0.45      80.3       0.0                          
    0:01:35  151612.5      0.43      79.4       0.0                          
    0:01:36  151624.8      0.42      78.8       0.0                          
    0:01:36  151454.3      0.42      78.8       0.0                          
    0:01:36  151454.3      0.42      78.8       0.0                          
    0:01:37  151454.3      0.42      78.8       0.0                          
    0:01:37  151454.3      0.42      78.8       0.0                          
    0:01:37  151454.3      0.42      78.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:37  151454.3      0.42      78.8       0.0                          
    0:01:37  151491.0      0.40      76.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:37  151513.6      0.39      75.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:37  151532.2      0.38      75.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:38  151548.2      0.38      74.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:38  151562.8      0.37      74.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:38  151572.4      0.37      74.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:38  151588.9      0.37      73.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:38  151608.6      0.37      73.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  151634.4      0.37      71.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:38  151662.6      0.37      70.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  151690.5      0.37      68.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  151718.4      0.37      67.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  151746.3      0.37      65.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  151774.3      0.36      64.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  151785.4      0.36      63.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  151803.5      0.36      62.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:39  151818.7      0.36      62.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:39  151832.5      0.36      61.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:39  151850.9      0.35      61.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:39  151861.0      0.35      61.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:39  151877.2      0.35      61.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:39  151904.4      0.34      60.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:39  151917.7      0.34      60.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:39  151921.1      0.34      60.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:40  151933.9      0.34      60.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:40  151948.5      0.34      59.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:40  151955.2      0.34      59.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:40  151975.1      0.33      59.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:40  151989.2      0.33      58.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152004.1      0.33      58.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152013.9      0.33      58.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152035.5      0.33      57.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152054.1      0.33      56.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  152072.7      0.33      55.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  152085.5      0.33      55.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  152102.0      0.32      54.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152122.7      0.32      54.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152140.3      0.32      53.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152157.3      0.32      53.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152172.2      0.32      53.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152182.1      0.32      53.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152199.3      0.32      53.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152207.1      0.32      53.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152223.0      0.32      52.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152243.0      0.32      52.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152254.9      0.31      52.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:42  152270.4      0.31      51.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  152280.5      0.31      51.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:42  152304.1      0.31      50.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  152322.0      0.31      49.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  152332.1      0.31      48.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  152347.2      0.31      48.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  152362.7      0.30      47.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  152374.6      0.30      47.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:42  152395.9      0.30      46.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  152406.6      0.29      45.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  152414.5      0.29      45.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152424.4      0.29      45.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152431.6      0.28      45.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152436.1      0.28      44.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152456.8      0.28      44.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152468.3      0.28      44.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152486.6      0.28      43.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  152504.7      0.28      43.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:43  152518.5      0.28      42.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152522.5      0.28      42.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152531.0      0.28      42.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  152545.4      0.27      42.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152559.2      0.27      41.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152571.7      0.27      41.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152582.1      0.27      41.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152596.7      0.27      40.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152607.1      0.27      40.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:44  152635.1      0.27      39.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152645.4      0.26      39.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:44  152655.3      0.26      38.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152670.4      0.26      38.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:44  152672.3      0.26      38.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152681.9      0.26      37.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152682.9      0.26      37.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152698.4      0.26      37.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152707.9      0.26      36.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  152717.0      0.25      36.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:45  152731.1      0.25      36.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:45  152745.2      0.25      35.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:45  152765.7      0.25      35.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:45  152777.1      0.25      34.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  152789.3      0.25      34.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152795.5      0.25      33.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:45  152814.6      0.25      33.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152826.0      0.24      32.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152839.3      0.24      32.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:46  152848.4      0.24      32.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152857.7      0.24      31.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:46  152875.5      0.24      31.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152882.2      0.24      31.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152893.6      0.24      30.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:46  152899.5      0.23      30.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:46  152914.1      0.23      30.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:46  152919.4      0.23      30.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:46  152922.9      0.23      30.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  152928.2      0.23      30.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:47  152944.9      0.23      29.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152953.2      0.22      29.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:47  152956.6      0.22      29.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:47  152963.3      0.22      29.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:47  152973.1      0.22      29.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:47  152982.2      0.22      29.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152994.4      0.22      29.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153005.6      0.22      29.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153011.2      0.22      29.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153016.5      0.22      28.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153022.1      0.21      28.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153031.1      0.21      28.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153035.9      0.21      28.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153042.3      0.21      28.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153049.2      0.21      28.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153054.8      0.21      28.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153055.9      0.21      28.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153065.4      0.21      28.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153071.3      0.21      27.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153074.2      0.21      27.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153085.9      0.21      27.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153092.6      0.21      27.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153105.3      0.21      26.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153113.6      0.21      26.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153125.6      0.20      26.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153131.4      0.20      26.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153141.5      0.20      26.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153150.0      0.20      25.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:49  153155.1      0.20      25.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153161.7      0.20      25.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153182.7      0.19      24.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:50  153193.1      0.19      24.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153201.1      0.19      24.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153208.5      0.19      24.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153214.7      0.19      24.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153218.1      0.19      24.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153222.4      0.19      24.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153227.2      0.19      23.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153234.1      0.19      23.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153246.6      0.19      23.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153258.8      0.19      23.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153269.5      0.18      23.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153286.5      0.18      22.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153300.6      0.18      22.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153305.9      0.18      22.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153316.5      0.18      22.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:51  153325.1      0.18      22.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153333.8      0.18      22.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153341.5      0.18      22.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153353.5      0.18      22.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153364.4      0.18      21.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153368.1      0.18      21.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153379.1      0.18      21.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153388.6      0.17      21.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153399.0      0.17      21.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153407.8      0.17      20.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153416.3      0.17      20.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153420.0      0.17      20.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153430.4      0.17      20.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153433.1      0.17      20.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153442.4      0.17      20.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153445.0      0.17      20.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153448.2      0.17      20.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153455.7      0.17      20.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153462.0      0.17      20.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153465.2      0.17      20.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153479.9      0.16      19.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153484.1      0.16      19.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153487.3      0.16      19.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153491.6      0.16      19.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153501.9      0.16      19.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153512.3      0.16      19.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153529.1      0.16      18.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153540.3      0.16      18.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153543.7      0.16      18.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153549.0      0.16      18.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153559.1      0.16      18.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:54  153564.5      0.16      18.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153570.8      0.16      18.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153577.8      0.16      18.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153586.3      0.16      18.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153591.3      0.16      18.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  153600.9      0.16      18.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  153606.5      0.16      17.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153607.8      0.16      17.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153612.6      0.16      17.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153613.4      0.15      17.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153625.6      0.15      17.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153630.4      0.15      17.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153634.4      0.15      17.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153638.1      0.15      17.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153643.5      0.15      17.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153652.5      0.15      17.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153654.1      0.15      17.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153657.3      0.15      16.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153660.2      0.15      16.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153666.1      0.15      16.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153673.8      0.15      16.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153675.4      0.15      16.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153681.2      0.15      16.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153688.9      0.15      16.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153699.9      0.15      16.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:56  153705.7      0.15      15.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153708.6      0.15      15.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153718.2      0.15      15.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153719.0      0.14      15.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153719.3      0.14      15.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153724.3      0.14      15.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153743.5      0.14      15.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:57  153749.3      0.14      15.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153751.5      0.14      15.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153763.7      0.14      14.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153765.3      0.14      14.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153776.7      0.14      14.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153787.6      0.14      14.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153789.2      0.14      14.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153795.9      0.14      14.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153799.3      0.14      14.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153811.3      0.14      14.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153821.9      0.13      14.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:58  153824.3      0.13      14.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153829.9      0.13      14.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153835.2      0.13      13.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153845.1      0.13      13.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153855.7      0.13      13.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153858.1      0.13      13.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  153868.0      0.13      13.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  153875.4      0.13      13.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153885.0      0.13      13.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153893.8      0.13      13.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153899.4      0.13      13.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  153899.4      0.13      13.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153906.8      0.13      12.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  153906.8      0.13      12.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  153914.2      0.13      12.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  153920.9      0.13      12.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153927.0      0.13      12.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153932.1      0.13      12.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153941.9      0.12      12.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153948.3      0.12      12.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153952.0      0.12      12.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  153957.9      0.12      12.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153962.1      0.12      11.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  153965.9      0.12      11.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  153970.1      0.12      11.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  153976.2      0.12      11.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:00  153979.7      0.12      11.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  153980.7      0.11      11.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153984.7      0.11      11.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153989.5      0.11      11.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153994.8      0.11      11.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153998.6      0.11      11.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:00  154002.8      0.11      11.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154007.9      0.11      11.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154011.9      0.11      11.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154018.5      0.11      10.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154023.6      0.11      10.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154029.7      0.11      10.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  154032.6      0.11      10.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154036.6      0.11      10.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154041.4      0.11      10.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154047.0      0.11      10.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154049.6      0.11      10.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154055.0      0.11      10.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154059.5      0.10      10.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154063.7      0.10      10.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  154067.5      0.10      10.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  154070.4      0.10      10.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154075.4      0.10      10.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154078.6      0.10      10.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154081.8      0.10      10.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:02  154084.8      0.10      10.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154090.6      0.10      10.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:02  154097.3      0.10       9.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  154098.1      0.10       9.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154103.4      0.10       9.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:02  154108.2      0.10       9.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154109.8      0.10       9.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  154114.0      0.10       9.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:03  154120.4      0.10       9.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154125.7      0.10       9.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154131.0      0.10       9.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154134.8      0.10       9.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  154138.5      0.10       9.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154142.2      0.10       9.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154145.7      0.10       9.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154149.9      0.10       9.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154157.1      0.10       9.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  154159.2      0.09       9.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154166.4      0.09       9.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:03  154167.2      0.09       9.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  154170.7      0.09       9.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  154178.1      0.09       9.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154185.0      0.09       9.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154190.9      0.09       9.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154197.3      0.09       8.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154203.1      0.09       8.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154208.2      0.09       8.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  154212.7      0.09       8.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:04  154216.2      0.09       8.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:04  154224.1      0.09       8.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154230.5      0.09       8.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154237.4      0.09       8.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154245.7      0.09       8.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154251.5      0.09       8.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:04  154259.8      0.09       8.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154264.3      0.09       8.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  154268.8      0.09       8.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154277.3      0.09       8.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:05  154282.4      0.09       8.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  154287.2      0.09       8.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  154289.0      0.09       8.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  154294.4      0.08       8.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154299.1      0.08       7.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154304.2      0.08       7.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154304.7      0.08       7.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154309.0      0.08       7.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:05  154312.2      0.08       7.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154312.4      0.08       7.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:05  154318.8      0.08       7.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154323.4      0.08       7.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  154325.5      0.08       7.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154331.6      0.08       7.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  154332.7      0.08       7.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154336.4      0.08       7.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154340.1      0.08       7.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154342.5      0.08       7.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  154349.4      0.08       7.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154354.2      0.08       7.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  154360.1      0.08       7.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  154364.6      0.08       7.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:06  154370.4      0.08       7.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:06  154375.2      0.08       7.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154381.1      0.08       7.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  154388.5      0.07       6.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:06  154396.2      0.07       6.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154401.8      0.07       6.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  154416.2      0.07       6.6      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154421.0      0.07       6.6      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154429.2      0.07       6.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154432.7      0.07       6.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:07  154434.3      0.07       6.5      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  154440.4      0.07       6.4      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  154444.1      0.07       6.4      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:07  154448.6      0.07       6.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154456.9      0.07       6.3      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154458.2      0.07       6.2      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  154467.5      0.07       6.2      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:07  154477.1      0.07       6.1      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  154486.7      0.07       6.1      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:07  154490.7      0.07       6.1      24.2 path/path/path/genblk1.add_in_reg[31]/D
    0:02:08  154496.5      0.07       6.1      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:08  154504.2      0.07       6.0      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154512.5      0.07       6.0      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:08  154518.6      0.07       6.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:08  154525.0      0.07       5.9      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:08  154529.0      0.06       5.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154537.8      0.06       5.8      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  154543.3      0.06       5.8      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:08  154552.1      0.06       5.7      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:08  154552.9      0.06       5.7      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154556.1      0.06       5.6      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:08  154556.1      0.06       5.6      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  154560.6      0.06       5.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:08  154563.8      0.06       5.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:09  154564.6      0.06       5.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:09  154569.4      0.06       5.5      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154573.9      0.06       5.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154579.5      0.06       5.3      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154583.0      0.06       5.2      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154584.8      0.06       5.2      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  154586.4      0.06       5.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154587.5      0.06       5.1      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  154592.0      0.06       5.1      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:09  154594.1      0.06       5.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:09  154598.9      0.06       5.0      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:09  154602.9      0.06       5.0      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  154611.7      0.06       5.0      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:10  154613.3      0.06       4.9      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:10  154614.9      0.06       4.9      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154618.6      0.06       4.9      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:10  154618.6      0.06       4.9      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:10  154621.3      0.06       4.9      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  154623.4      0.06       4.9      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  154626.6      0.05       4.8      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:10  154627.4      0.05       4.8      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  154630.6      0.05       4.8      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154631.6      0.05       4.8      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154633.2      0.05       4.8      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:10  154635.6      0.05       4.8      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:10  154637.2      0.05       4.8      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:10  154639.1      0.05       4.7      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:11  154642.0      0.05       4.7      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  154642.6      0.05       4.7      48.4                          
    0:02:13  154643.9      0.05       4.7      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  154650.8      0.05       4.6      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  154657.5      0.05       4.6      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:13  154658.2      0.05       4.6      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  154670.5      0.05       4.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  154675.5      0.05       4.4      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  154679.3      0.05       4.4      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:14  154682.7      0.05       4.4      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:14  154686.7      0.05       4.4      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:14  154691.2      0.05       4.4      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:02:14  154692.6      0.05       4.4      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:14  154698.4      0.05       4.3      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  154698.9      0.05       4.3      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  154701.1      0.05       4.3      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  154706.7      0.05       4.2      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  154709.1      0.05       4.2      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:15  154713.3      0.05       4.2      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  154720.8      0.05       4.1      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  154726.6      0.05       4.0      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  154729.5      0.05       4.0      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:15  154733.5      0.05       4.0      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:15  154739.6      0.05       3.9      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  154744.2      0.05       3.8      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  154749.2      0.05       3.8      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:15  154750.3      0.05       3.8      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  154752.7      0.05       3.8      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:15  154752.7      0.05       3.8      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:15  154763.1      0.05       3.7      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:16  154764.6      0.05       3.7      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:16  154766.2      0.05       3.7      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:16  154766.5      0.05       3.7      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:16  154769.4      0.05       3.7      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:16  154772.4      0.05       3.7      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:16  154774.8      0.05       3.7      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:16  154781.9      0.05       3.6      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:16  154784.9      0.05       3.6      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:16  154796.0      0.05       3.6      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:16  154800.8      0.05       3.6      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:16  154808.8      0.05       3.5      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:16  154812.8      0.05       3.5      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:16  154813.9      0.05       3.4      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:17  154822.1      0.05       3.4      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:17  154824.2      0.05       3.4      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:17  154828.5      0.05       3.4      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:17  154830.1      0.05       3.3      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:17  154838.9      0.05       3.2      72.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  154841.8      0.04       3.2      72.7 path/path/path/genblk1.add_in_reg[31]/D
    0:02:17  154849.8      0.04       3.2      72.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:17  154854.6      0.04       3.2      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:17  154854.6      0.04       3.2      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:17  154854.6      0.04       3.2      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:17  154859.6      0.04       3.1      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  154863.1      0.04       3.1      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:18  154866.3      0.04       3.0      72.7 path/path/path/genblk1.add_in_reg[31]/D
    0:02:18  154873.2      0.04       3.0      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:18  154873.4      0.04       2.9      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:18  154873.2      0.04       2.9      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:18  154878.0      0.04       2.9      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  154880.9      0.04       2.9      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  154885.4      0.04       2.8      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  154887.8      0.04       2.8      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:18  154887.8      0.04       2.8      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:18  154891.8      0.04       2.8      72.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  154895.3      0.04       2.8      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:19  154896.1      0.04       2.8      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:19  154897.4      0.04       2.8      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:19  154900.8      0.04       2.8      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:19  154905.1      0.04       2.7      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:19  154906.7      0.04       2.7      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:19  154908.8      0.04       2.7      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  154912.3      0.04       2.7      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:19  154913.6      0.04       2.7      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:19  154917.1      0.04       2.7      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:19  154923.7      0.04       2.7      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:19  154925.3      0.04       2.6      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:19  154928.2      0.04       2.6      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:20  154928.0      0.04       2.6      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:20  154927.2      0.04       2.6      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:20  154929.3      0.04       2.6      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:20  154932.0      0.04       2.6      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:20  154934.9      0.04       2.6      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:20  154940.7      0.04       2.5      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:20  154946.6      0.04       2.5      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:20  154949.3      0.04       2.5      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:20  154950.1      0.04       2.5      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:20  154954.8      0.04       2.5      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:20  154957.8      0.04       2.5      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:20  154960.7      0.04       2.5      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:20  154962.8      0.04       2.4      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:20  154967.3      0.03       2.4      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:21  154967.3      0.03       2.4      72.7                          
    0:02:23  148828.9      0.03       2.4      72.7                          
    0:02:24  148828.9      0.03       2.4      72.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:24  148828.9      0.03       2.4      72.7                          
    0:02:24  148807.8      0.03       2.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  148808.4      0.03       2.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:24  148810.2      0.03       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:24  148810.2      0.03       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:24  148815.6      0.03       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:24  148823.0      0.03       2.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:24  148824.1      0.03       2.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  148824.1      0.03       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:25  148824.1      0.03       2.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  148824.1      0.03       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:25  148827.3      0.03       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:25  148828.6      0.03       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:25  148833.4      0.03       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:25  148837.4      0.03       2.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:25  148841.4      0.03       2.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:25  148845.4      0.03       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:25  148851.7      0.03       2.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  148856.5      0.03       2.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  148865.3      0.03       1.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  148865.3      0.03       1.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:25  148866.4      0.03       1.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:26  148869.6      0.03       1.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:26  148871.4      0.03       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:26  148872.7      0.03       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:26  148872.7      0.03       1.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:26  148873.5      0.03       1.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  148876.7      0.03       1.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  148877.5      0.03       1.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  148889.0      0.03       1.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  148891.9      0.03       1.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:26  148896.7      0.03       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:26  148896.4      0.03       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:26  148898.8      0.03       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:27  148899.6      0.03       1.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:27  148900.1      0.03       1.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  148901.5      0.03       1.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:27  148904.9      0.03       1.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  148911.3      0.03       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:27  148913.4      0.03       1.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:27  148917.4      0.03       1.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  148920.9      0.03       1.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:27  148925.4      0.03       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:27  148925.7      0.03       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:27  148930.5      0.03       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:28  148932.1      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:28  148935.5      0.03       1.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:28  148938.7      0.03       1.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  148938.7      0.03       1.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  148942.2      0.03       1.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  148946.7      0.02       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:28  148949.4      0.02       1.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  148955.5      0.02       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:28  148959.7      0.02       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:28  148962.4      0.02       1.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:28  148966.9      0.02       1.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  148968.2      0.02       1.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:29  148971.4      0.02       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:29  148972.2      0.02       1.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  148973.8      0.02       1.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:29  148978.9      0.02       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:29  148979.7      0.02       1.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:29  148982.3      0.02       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:02:29  148985.0      0.02       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:29  148990.1      0.02       1.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  148993.5      0.02       1.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  148995.1      0.02       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:29  148996.2      0.02       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:29  148997.2      0.02       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:30  148997.8      0.02       1.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  149000.7      0.02       1.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:30  149003.9      0.02       1.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  149005.5      0.02       1.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  149006.8      0.02       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:30  149006.8      0.02       1.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  149011.3      0.02       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:30  149012.7      0.02       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:30  149011.3      0.02       1.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:30  149012.9      0.02       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:30  149013.7      0.02       1.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  149019.3      0.02       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:02:31  149020.9      0.02       1.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:31  149024.4      0.02       1.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  149027.8      0.02       1.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:31  149033.9      0.02       1.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  149041.1      0.02       1.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  149045.9      0.02       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:31  149050.7      0.02       0.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  149052.6      0.02       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:31  149059.7      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:31  149060.5      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:31  149062.9      0.02       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:31  149067.2      0.02       0.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  149069.1      0.02       0.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:32  149069.1      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:32  149069.1      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:32  149069.1      0.02       0.8       0.0                          
    0:02:33  149069.1      0.02       0.8       0.0                          
    0:02:37  148133.3      0.02       0.9       0.0                          
    0:02:38  147759.5      0.02       0.9       0.0                          
    0:02:39  147751.6      0.02       0.9       0.0                          
    0:02:39  147750.0      0.02       0.9       0.0                          
    0:02:39  147748.4      0.02       0.9       0.0                          
    0:02:39  147748.4      0.02       0.9       0.0                          
    0:02:40  147753.2      0.02       0.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  147755.5      0.02       0.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  147755.8      0.02       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147757.4      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:40  147757.4      0.02       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147758.2      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147759.0      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147760.1      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147759.3      0.02       0.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147759.3      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:41  147759.8      0.02       0.8       0.0                          
    0:02:43  147477.0      0.06       1.1       0.0                          
    0:02:43  147467.5      0.06       1.1       0.0                          
    0:02:44  147467.5      0.06       1.1       0.0                          
    0:02:44  147467.5      0.06       1.1       0.0                          
    0:02:44  147467.5      0.06       1.1       0.0                          
    0:02:44  147467.5      0.06       1.1       0.0                          
    0:02:44  147467.5      0.06       1.1       0.0                          
    0:02:44  147473.9      0.02       0.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147473.9      0.02       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147476.2      0.02       0.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147477.0      0.02       0.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147482.6      0.02       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147485.8      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147486.9      0.02       0.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147488.8      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147491.1      0.02       0.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147492.7      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147499.4      0.02       0.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  147501.5      0.02       0.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  147505.8      0.01       0.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  147507.9      0.01       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:45  147509.8      0.01       0.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  147511.4      0.01       0.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  147517.7      0.01       0.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  147524.1      0.01       0.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147526.0      0.01       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147526.0      0.01       0.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:46  147530.2      0.01       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147531.0      0.01       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147531.6      0.01       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147532.9      0.01       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:46  147534.0      0.01       0.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  147535.6      0.01       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:47  147540.9      0.01       0.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  147542.2      0.01       0.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:47  147544.9      0.01       0.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:47  147546.7      0.01       0.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:47  147548.1      0.01       0.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:47  147550.5      0.01       0.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:47  147551.3      0.01       0.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:47  147552.1      0.01       0.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:47  147557.6      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:47  147562.7      0.01       0.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  147563.2      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:48  147558.2      0.01       0.5       0.0                          
    0:02:52  147492.2      0.01       0.5       0.0                          
    0:02:52  147476.5      0.01       0.5       0.0                          
    0:02:52  147470.1      0.01       0.5       0.0                          
    0:02:53  147462.4      0.01       0.5       0.0                          
    0:02:53  147452.8      0.01       0.5       0.0                          
    0:02:53  147449.1      0.01       0.5       0.0                          
    0:02:53  147439.8      0.01       0.5       0.0                          
    0:02:53  147428.4      0.01       0.5       0.0                          
    0:02:53  147411.9      0.01       0.5       0.0                          
    0:02:53  147397.8      0.01       0.5       0.0                          
    0:02:54  147259.7      0.01       0.5       0.0                          
    0:02:54  147108.1      0.01       0.5       0.0                          
    0:02:55  146955.7      0.01       0.5       0.0                          
    0:02:55  146801.7      0.01       0.5       0.0                          
    0:02:55  146650.1      0.01       0.5       0.0                          
    0:02:56  146497.6      0.01       0.5       0.0                          
    0:02:56  146343.6      0.01       0.5       0.0                          
    0:02:56  146222.3      0.01       0.5       0.0                          
    0:02:57  146103.4      0.01       0.5       0.0                          
    0:02:57  146085.6      0.01       0.5       0.0                          
    0:02:58  146063.8      0.01       0.5       0.0                          
    0:02:58  146040.4      0.01       0.5       0.0                          
    0:02:59  146037.2      0.01       0.5       0.0                          
    0:02:59  146036.1      0.01       0.5       0.0                          
    0:02:59  146035.3      0.01       0.5       0.0                          
    0:02:59  146033.5      0.01       0.5       0.0                          
    0:02:59  146028.1      0.01       0.5       0.0                          
    0:03:02  146028.1      0.01       0.5       0.0                          
    0:03:02  145996.5      0.07       0.9       0.0                          
    0:03:02  145995.4      0.07       0.9       0.0                          
    0:03:02  145995.4      0.07       0.9       0.0                          
    0:03:02  145995.4      0.07       0.9       0.0                          
    0:03:02  145995.4      0.07       0.9       0.0                          
    0:03:02  145995.4      0.07       0.9       0.0                          
    0:03:02  145995.4      0.07       0.9       0.0                          
    0:03:03  146010.9      0.01       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146012.5      0.01       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146013.8      0.01       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146017.0      0.01       0.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  146019.4      0.01       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  146022.8      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146022.8      0.01       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  146024.2      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:03  146026.5      0.01       0.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  146028.4      0.01       0.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146028.7      0.01       0.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  146032.4      0.01       0.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146038.0      0.01       0.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146039.1      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146043.3      0.01       0.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146043.8      0.01       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146044.1      0.01       0.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  146047.8      0.01       0.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:04  146049.2      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146051.6      0.01       0.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146057.1      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146062.5      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:05  146062.7      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:05  146070.7      0.01       0.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  146070.4      0.01       0.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  146072.6      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:06  146073.6      0.01       0.3       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1541 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:54:22 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              62985.076485
Buf/Inv area:                     3714.424004
Noncombinational area:           83088.555122
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                146073.631607
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:54:30 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  48.1625 mW   (93%)
  Net Switching Power  =   3.6953 mW    (7%)
                         ---------
Total Dynamic Power    =  51.8578 mW  (100%)

Cell Leakage Power     =   3.0765 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.6683e+04          559.2569        1.4022e+06        4.8642e+04  (  88.55%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.4810e+03        3.1361e+03        1.6743e+06        6.2915e+03  (  11.45%)
--------------------------------------------------------------------------------------------------
Total          4.8164e+04 uW     3.6954e+03 uW     3.0765e+06 nW     5.4934e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:54:30 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[10].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE20_LOGSIZE5_20)
                                                          0.00       0.22 f
  path/genblk1[10].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE20_20)
                                                          0.00       0.22 f
  path/genblk1[10].path/path/in0[1] (mac_b16_g1_10)       0.00       0.22 f
  path/genblk1[10].path/path/mult_21/a[1] (mac_b16_g1_10_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[10].path/path/mult_21/U1118/Z (XOR2_X1)
                                                          0.10       0.32 f
  path/genblk1[10].path/path/mult_21/U866/ZN (NAND2_X1)
                                                          0.05       0.37 r
  path/genblk1[10].path/path/mult_21/U995/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[10].path/path/mult_21/U295/S (FA_X1)       0.13       0.54 f
  path/genblk1[10].path/path/mult_21/U293/S (FA_X1)       0.13       0.67 r
  path/genblk1[10].path/path/mult_21/U292/S (FA_X1)       0.11       0.78 f
  path/genblk1[10].path/path/mult_21/U671/ZN (OR2_X2)     0.06       0.84 f
  path/genblk1[10].path/path/mult_21/U1159/ZN (AOI21_X1)
                                                          0.04       0.89 r
  path/genblk1[10].path/path/mult_21/U1165/ZN (OAI21_X1)
                                                          0.04       0.92 f
  path/genblk1[10].path/path/mult_21/U1164/ZN (AOI21_X1)
                                                          0.04       0.96 r
  path/genblk1[10].path/path/mult_21/U1255/ZN (OAI21_X1)
                                                          0.03       1.00 f
  path/genblk1[10].path/path/mult_21/U1234/ZN (AOI21_X1)
                                                          0.04       1.04 r
  path/genblk1[10].path/path/mult_21/U1254/ZN (OAI21_X1)
                                                          0.03       1.07 f
  path/genblk1[10].path/path/mult_21/U765/ZN (AOI21_X1)
                                                          0.04       1.11 r
  path/genblk1[10].path/path/mult_21/U1194/ZN (OAI21_X1)
                                                          0.03       1.15 f
  path/genblk1[10].path/path/mult_21/U873/ZN (AOI21_X1)
                                                          0.04       1.19 r
  path/genblk1[10].path/path/mult_21/U1193/ZN (OAI21_X1)
                                                          0.03       1.22 f
  path/genblk1[10].path/path/mult_21/U878/ZN (AOI21_X1)
                                                          0.04       1.26 r
  path/genblk1[10].path/path/mult_21/U1295/ZN (OAI21_X1)
                                                          0.04       1.30 f
  path/genblk1[10].path/path/mult_21/U819/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[10].path/path/mult_21/U760/ZN (NAND3_X1)
                                                          0.04       1.38 f
  path/genblk1[10].path/path/mult_21/U787/ZN (NAND2_X1)
                                                          0.04       1.41 r
  path/genblk1[10].path/path/mult_21/U784/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[10].path/path/mult_21/U811/ZN (NAND2_X1)
                                                          0.04       1.49 r
  path/genblk1[10].path/path/mult_21/U767/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[10].path/path/mult_21/U723/ZN (NAND2_X1)
                                                          0.04       1.57 r
  path/genblk1[10].path/path/mult_21/U828/ZN (NAND3_X1)
                                                          0.04       1.60 f
  path/genblk1[10].path/path/mult_21/U724/ZN (NAND2_X1)
                                                          0.03       1.64 r
  path/genblk1[10].path/path/mult_21/U834/ZN (NAND3_X1)
                                                          0.03       1.67 f
  path/genblk1[10].path/path/mult_21/U839/ZN (NAND2_X1)
                                                          0.04       1.71 r
  path/genblk1[10].path/path/mult_21/U731/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[10].path/path/mult_21/U800/ZN (NAND2_X1)
                                                          0.04       1.78 r
  path/genblk1[10].path/path/mult_21/U801/ZN (NAND3_X1)
                                                          0.04       1.82 f
  path/genblk1[10].path/path/mult_21/U806/ZN (NAND2_X1)
                                                          0.03       1.85 r
  path/genblk1[10].path/path/mult_21/U727/ZN (NAND3_X1)
                                                          0.04       1.89 f
  path/genblk1[10].path/path/mult_21/U771/ZN (NAND2_X1)
                                                          0.03       1.92 r
  path/genblk1[10].path/path/mult_21/U719/ZN (AND3_X1)
                                                          0.05       1.97 r
  path/genblk1[10].path/path/mult_21/product[31] (mac_b16_g1_10_DW_mult_tc_1)
                                                          0.00       1.97 r
  path/genblk1[10].path/path/genblk1.add_in_reg[31]/D (DFF_X1)
                                                          0.01       1.98 r
  data arrival time                                                  1.98

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  path/genblk1[10].path/path/genblk1.add_in_reg[31]/CK (DFF_X1)
                                                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
