
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)

Loaded SDC plugin
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v
Parsing SystemVerilog input from `/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v' to AST representation.
Generating RTLIL representation for module `\lowpass'.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/06-yosys-synthesis/hierarchy.dot'.
Dumping module lowpass to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \lowpass

4.2. Analyzing design hierarchy..
Top module:  \lowpass
Removed 0 unused modules.
Renaming module lowpass to lowpass.

5. Executing TRIBUF pass.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \lowpass

6.2. Analyzing design hierarchy..
Top module:  \lowpass
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 15 switch rules as full_case in process $proc$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:163$1 in module lowpass.
Removed a total of 0 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).

11. Executing PROC_ARST pass (detect async resets in processes).

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~15 debug messages>

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\lowpass.$proc$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:163$1'.
     1/1: $0\output_register[15:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).

15. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\lowpass.\output_register' using process `\lowpass.$proc$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:163$1'.
  created $dff cell `$procdff$287' with positive edge clock.

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 15 empty switches in `\lowpass.$proc$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:163$1'.
Removing empty process `lowpass.$proc$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:163$1'.
Cleaned up 15 empty switches.

18. Executing CHECK pass (checking for obvious problems).
Checking module lowpass...
Found and reported 0 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.
<suppressed ~129 debug messages>

20. Executing FLATTEN pass (flatten design).

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..
Removed 0 unused cells and 61 unused wires.
<suppressed ~17 debug messages>

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lowpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lowpass.
Performed a total of 0 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

23.6. Executing OPT_DFF pass (perform DFF optimizations).

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

23.9. Rerunning OPT passes. (Maybe there is more to do..)

23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lowpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lowpass.
Performed a total of 0 changes.

23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

23.13. Executing OPT_DFF pass (perform DFF optimizations).

23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

23.16. Finished OPT passes. (There is nothing left to do.)

24. Executing FSM pass (extract and optimize FSM).

24.1. Executing FSM_DETECT pass (finding FSMs in design).

24.2. Executing FSM_EXTRACT pass (extracting FSM from design).

24.3. Executing FSM_OPT pass (simple optimizations of FSMs).

24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

24.5. Executing FSM_OPT pass (simple optimizations of FSMs).

24.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

24.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

24.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

25. Executing OPT pass (performing simple optimizations).

25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lowpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lowpass.
Performed a total of 0 changes.

25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

25.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$287 ($dff) from module lowpass (D = $procmux$282_Y [15:10], Q = \output_register [15:10], rval = 6'000000).
Adding SRST signal on $procdff$287 ($dff) from module lowpass (D = $procmux$279_Y [9:0], Q = \output_register [9:0], rval = 10'0000000000).

25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

25.9. Rerunning OPT passes. (Maybe there is more to do..)

25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lowpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lowpass.
Performed a total of 0 changes.

25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

25.13. Executing OPT_DFF pass (perform DFF optimizations).

25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

25.16. Finished OPT passes. (There is nothing left to do.)

26. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell lowpass.$eq$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:166$3 ($eq).
Removed top 2 bits (of 4) from port B of cell lowpass.$eq$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:168$5 ($eq).
Removed top 2 bits (of 4) from port B of cell lowpass.$eq$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:170$9 ($eq).
Removed top 11 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$10 ($mul).
Removed top 7 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$11 ($mul).
Removed top 11 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$13 ($mul).
Removed top 1 bits (of 4) from port B of cell lowpass.$eq$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:172$15 ($eq).
Removed top 4 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$17 ($mul).
Removed top 4 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$19 ($mul).
Removed top 1 bits (of 4) from port B of cell lowpass.$eq$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:174$23 ($eq).
Removed top 9 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$25 ($mul).
Removed top 7 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$27 ($mul).
Removed top 9 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$29 ($mul).
Removed top 1 bits (of 4) from port B of cell lowpass.$eq$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:176$33 ($eq).
Removed top 6 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$37 ($mul).
Removed top 6 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$39 ($mul).
Removed top 1 bits (of 4) from port B of cell lowpass.$eq$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:178$45 ($eq).
Removed top 10 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$51 ($mul).
Removed top 11 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$53 ($mul).
Removed top 6 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$65 ($mul).
Removed top 6 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$67 ($mul).
Removed top 11 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$77 ($mul).
Removed top 10 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$81 ($mul).
Removed top 10 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$83 ($mul).
Removed top 10 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$85 ($mul).
Removed top 11 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$89 ($mul).
Removed top 12 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$95 ($mul).
Removed top 6 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$101 ($mul).
Removed top 6 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$103 ($mul).
Removed top 12 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$109 ($mul).
Removed top 10 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$117 ($mul).
Removed top 10 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$121 ($mul).
Removed top 10 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$123 ($mul).
Removed top 10 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$125 ($mul).
Removed top 10 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$129 ($mul).
Removed top 11 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$139 ($mul).
Removed top 6 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$147 ($mul).
Removed top 11 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$153 ($mul).
Removed top 13 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$165 ($mul).
Removed top 10 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$169 ($mul).
Removed top 10 bits (of 12) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$171 ($mul).
Removed top 10 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$173 ($mul).
Removed top 13 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$177 ($mul).
Removed top 13 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$187 ($mul).
Removed top 11 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$191 ($mul).
Removed top 6 bits (of 14) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$197 ($mul).
Removed top 6 bits (of 14) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$199 ($mul).
Removed top 11 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$205 ($mul).
Removed top 13 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$209 ($mul).
Removed top 9 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$220 ($mul).
Removed top 10 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$224 ($mul).
Removed top 10 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$226 ($mul).
Removed top 10 bits (of 16) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$228 ($mul).
Removed top 9 bits (of 15) from port A of cell lowpass.$mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$232 ($mul).

27. Executing PEEPOPT pass (run peephole optimizers).

28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

29. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module lowpass:
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:169$8 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$12 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$14 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$18 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$20 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$22 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$26 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$28 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$30 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$32 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$38 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$40 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$42 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$48 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$50 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$52 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$54 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$56 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$58 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$64 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$66 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$68 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$70 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$74 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$78 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$80 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$82 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$84 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$86 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$88 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$90 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$92 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$100 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$102 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$104 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$106 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$110 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$112 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$96 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$118 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$120 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$122 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$124 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$126 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$128 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$130 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$138 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$140 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$144 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$146 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$148 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$150 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$154 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$156 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$164 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$166 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$168 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$170 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$172 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$174 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$176 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$178 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$180 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$188 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$190 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$192 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$196 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$198 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$200 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$202 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$206 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$208 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$210 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$215 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$219 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$221 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$223 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$225 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$227 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$229 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$231 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$233 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$235 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$239 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241 ($add).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$10 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$11 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$13 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$16 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$17 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$19 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$21 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$25 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$27 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$29 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$31 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$35 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$37 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$39 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$41 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$47 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$51 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$53 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$55 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$63 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$65 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$67 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$69 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$77 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$79 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$81 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$83 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$85 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$87 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$89 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$91 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$101 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$103 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$105 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$109 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$111 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$94 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$95 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$99 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$115 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$117 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$119 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$121 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$123 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$125 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$127 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$129 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$131 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$137 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$139 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$143 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$147 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$149 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$153 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$155 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$163 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$165 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$167 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$169 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$171 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$173 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$175 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$177 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$179 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$186 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$187 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$189 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$191 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$195 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$197 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$199 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$201 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$205 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$207 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$209 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$211 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$218 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$220 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$222 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$224 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$226 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$228 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$230 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$232 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$234 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$240 ($mul).
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$239 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$235 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$233 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$231 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$229 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$227 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$225 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$223 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$221 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$219 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$215 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$228 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$224 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$210 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$208 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$206 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$202 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$200 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$198 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$196 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$192 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$190 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$188 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$209 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$187 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$180 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$178 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$176 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$174 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$172 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$170 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$168 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$166 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$164 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$177 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$173 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$169 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$165 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$156 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$154 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$150 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$148 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$146 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$144 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$140 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$138 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$153 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$139 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$130 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$128 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$126 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$124 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$122 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$120 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$118 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$129 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$123 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$117 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$110 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$112.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$106 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$112.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$104 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$112.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$102 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$112.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$100 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$112.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$96 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$112.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$90 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$92.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$88 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$92.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$86 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$92.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$84 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$92.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$82 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$92.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$80 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$92.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$78 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$92.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$70 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$74.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$68 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$74.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$66 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$74.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$64 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$74.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$67 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$74.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$65 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$74.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$56 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$58.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$54 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$58.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$52 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$58.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$50 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$58.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$48 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$58.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$40 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$42.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$38 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$42.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$30 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$32.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$28 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$32.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$26 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$32.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$29 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$32.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$27 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$32.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$25 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$32.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$20 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$22.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$18 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$22.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$19 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$22.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$17 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$22.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$12 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$14.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$11 into $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$14.
  creating $alu model for $macc $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:169$8.
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$10: $auto$alumacc.cc:365:replace_macc$292
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$212: $auto$alumacc.cc:365:replace_macc$293
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$16: $auto$alumacc.cc:365:replace_macc$294
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$232: $auto$alumacc.cc:365:replace_macc$295
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$230: $auto$alumacc.cc:365:replace_macc$296
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$21: $auto$alumacc.cc:365:replace_macc$297
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$13: $auto$alumacc.cc:365:replace_macc$298
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$222: $auto$alumacc.cc:365:replace_macc$299
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$220: $auto$alumacc.cc:365:replace_macc$300
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$31: $auto$alumacc.cc:365:replace_macc$301
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$35: $auto$alumacc.cc:365:replace_macc$302
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$37: $auto$alumacc.cc:365:replace_macc$303
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$184: $auto$alumacc.cc:365:replace_macc$304
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$47: $auto$alumacc.cc:365:replace_macc$305
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$51: $auto$alumacc.cc:365:replace_macc$306
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$53: $auto$alumacc.cc:365:replace_macc$307
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$55: $auto$alumacc.cc:365:replace_macc$308
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$63: $auto$alumacc.cc:365:replace_macc$309
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$189: $auto$alumacc.cc:365:replace_macc$310
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$41: $auto$alumacc.cc:365:replace_macc$311
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$69: $auto$alumacc.cc:365:replace_macc$312
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$77: $auto$alumacc.cc:365:replace_macc$313
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$158: $auto$alumacc.cc:365:replace_macc$314
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$87: $auto$alumacc.cc:365:replace_macc$315
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$89: $auto$alumacc.cc:365:replace_macc$316
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$91: $auto$alumacc.cc:365:replace_macc$317
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$101: $auto$alumacc.cc:365:replace_macc$318
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$103: $auto$alumacc.cc:365:replace_macc$319
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$105: $auto$alumacc.cc:365:replace_macc$320
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$109: $auto$alumacc.cc:365:replace_macc$321
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$111: $auto$alumacc.cc:365:replace_macc$322
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$132: $auto$alumacc.cc:365:replace_macc$323
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$99: $auto$alumacc.cc:365:replace_macc$324
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$115: $auto$alumacc.cc:365:replace_macc$325
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$131: $auto$alumacc.cc:365:replace_macc$326
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$119: $auto$alumacc.cc:365:replace_macc$327
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$121: $auto$alumacc.cc:365:replace_macc$328
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$127: $auto$alumacc.cc:365:replace_macc$329
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$125: $auto$alumacc.cc:365:replace_macc$330
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$94: $auto$alumacc.cc:365:replace_macc$331
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$112: $auto$alumacc.cc:365:replace_macc$332
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$137: $auto$alumacc.cc:365:replace_macc$333
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$95: $auto$alumacc.cc:365:replace_macc$334
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$143: $auto$alumacc.cc:365:replace_macc$335
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$147: $auto$alumacc.cc:365:replace_macc$336
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$149: $auto$alumacc.cc:365:replace_macc$337
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$92: $auto$alumacc.cc:365:replace_macc$338
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$155: $auto$alumacc.cc:365:replace_macc$339
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$163: $auto$alumacc.cc:365:replace_macc$340
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$85: $auto$alumacc.cc:365:replace_macc$341
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$167: $auto$alumacc.cc:365:replace_macc$342
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$83: $auto$alumacc.cc:365:replace_macc$343
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$171: $auto$alumacc.cc:365:replace_macc$344
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$81: $auto$alumacc.cc:365:replace_macc$345
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$74: $auto$alumacc.cc:365:replace_macc$346
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$175: $auto$alumacc.cc:365:replace_macc$347
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$79: $auto$alumacc.cc:365:replace_macc$348
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$179: $auto$alumacc.cc:365:replace_macc$349
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$186: $auto$alumacc.cc:365:replace_macc$350
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$58: $auto$alumacc.cc:365:replace_macc$351
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$191: $auto$alumacc.cc:365:replace_macc$352
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$195: $auto$alumacc.cc:365:replace_macc$353
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$197: $auto$alumacc.cc:365:replace_macc$354
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$199: $auto$alumacc.cc:365:replace_macc$355
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$201: $auto$alumacc.cc:365:replace_macc$356
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$42: $auto$alumacc.cc:365:replace_macc$357
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$205: $auto$alumacc.cc:365:replace_macc$358
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$207: $auto$alumacc.cc:365:replace_macc$359
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$32: $auto$alumacc.cc:365:replace_macc$360
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$39: $auto$alumacc.cc:365:replace_macc$361
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$211: $auto$alumacc.cc:365:replace_macc$362
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$218: $auto$alumacc.cc:365:replace_macc$363
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$22: $auto$alumacc.cc:365:replace_macc$364
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$226: $auto$alumacc.cc:365:replace_macc$365
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$240: $auto$alumacc.cc:365:replace_macc$366
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$14: $auto$alumacc.cc:365:replace_macc$367
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$234: $auto$alumacc.cc:365:replace_macc$368
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$241: $auto$alumacc.cc:365:replace_macc$369
  creating $alu cell for $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:169$8: $auto$alumacc.cc:485:replace_alu$370
  created 1 $alu and 78 $macc cells.

30. Executing SHARE pass (SAT-based resource sharing).
Found 21 cells in module lowpass that may be considered for resource sharing.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$228 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$239
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$235
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$233
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$231
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$229
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$228
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$224 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$227
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$225
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$224
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$209 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$210
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$209
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$187 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$208
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$206
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$202
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$200
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$198
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$196
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$192
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$190
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$188
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$187
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$177 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$180
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$178
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$177
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$173 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$176
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$174
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$173
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$169 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$172
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$170
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$169
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$165 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$168
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$166
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$165
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$153 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$156
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$154
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$153
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$139 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$150
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$148
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$146
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$144
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$140
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$139
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$129 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$130
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$129
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$123 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$128
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$126
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$124
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$123
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$117 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$122
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$120
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$118
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$117
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$67 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$70
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$68
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$67
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$65 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$66
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$65
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$29 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$30
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$29
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$27 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$28
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$27
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$25 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$26
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$25
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$19 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$20
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$19
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$17 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$18
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$17
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$11 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$12
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$11
    Cell is never active. Sharing is pointless, we simply remove it.
Removing 69 cells in module lowpass:
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$11 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$12 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$17 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$18 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$19 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$20 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$25 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$26 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$27 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$28 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$29 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$30 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$65 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$66 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$67 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$68 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$70 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$117 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$118 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$120 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$122 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$123 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$124 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$126 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$128 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$129 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$130 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$139 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$140 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$144 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$146 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$148 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$150 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$153 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$154 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$156 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$165 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$166 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$168 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$169 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$170 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$172 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$173 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$174 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$176 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$177 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$178 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$180 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$187 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$188 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$190 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$192 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$196 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$198 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$200 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$202 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$206 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$208 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$209 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$210 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$224 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$225 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$227 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$228 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$229 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$231 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$233 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$235 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$239 ($add).

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lowpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lowpass.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

31.6. Executing OPT_DFF pass (perform DFF optimizations).

31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..
Removed 27 unused cells and 96 unused wires.
<suppressed ~28 debug messages>

31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

31.9. Rerunning OPT passes. (Maybe there is more to do..)

31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lowpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lowpass.
Performed a total of 0 changes.

31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

31.13. Executing OPT_DFF pass (perform DFF optimizations).

31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

31.16. Finished OPT passes. (There is nothing left to do.)

32. Executing MEMORY pass.

32.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

32.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

32.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

32.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

32.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

32.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

32.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

32.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

32.10. Executing MEMORY_COLLECT pass (generating $mem cells).

33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.
<suppressed ~1 debug messages>

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

34.3. Executing OPT_DFF pass (perform DFF optimizations).

34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

34.5. Finished fast OPT passes.

35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lowpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lowpass.
Performed a total of 0 changes.

36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

36.6. Executing OPT_SHARE pass.

36.7. Executing OPT_DFF pass (perform DFF optimizations).

36.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

36.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

36.10. Finished OPT passes. (There is nothing left to do.)

37. Executing TECHMAP pass (map to technology primitives).

37.1. Executing Verilog-2005 frontend: /nix/store/vn1kmwhr52wisnfkmn6fk9g15p3klzs0-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/vn1kmwhr52wisnfkmn6fk9g15p3klzs0-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

37.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add \input_data [15:0] * 4'1001 (16x4 bits, unsigned)
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$186_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$211_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [207:192] * 3'111 (16x3 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$207_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$205_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$201_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$199_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$197_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$195_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$191_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:193$189_Y [15:2] 2'00 } (16 bits, unsigned)
  add \input_data [31:16] * 3'111 (16x3 bits, unsigned)
  add \input_data [95:80] * 8'11111111 (16x8 bits, unsigned)
  add \input_data [191:176] * 15'111111111110101 (16x15 bits, unsigned)
  add \input_data [175:160] * 6'100001 (16x6 bits, unsigned)
  add \input_data [47:32] * 4'1001 (16x4 bits, unsigned)
  add \input_data [127:112] * 5'11011 (16x5 bits, unsigned)
Using extmapper simplemap for cells of type $sdff.
  add \input_data [31:16] * 15'111111111001111 (16x15 bits, unsigned)
  add \input_data [63:48] * 9'100011001 (16x9 bits, unsigned)
  add \input_data [47:32] * 9'100011001 (16x9 bits, unsigned)
  add { \input_data [14:0] 1'0 } (16 bits, unsigned)
  add { \input_data [206:192] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$179_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [159:144] * 3'111 (16x3 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$175_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [127:112] * 6'100011 (16x6 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$171_Y [15:4] 4'0000 } (16 bits, unsigned)
  add \input_data [95:80] * 6'100011 (16x6 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$167_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [63:48] * 3'111 (16x3 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:191$163_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [223:208] * 15'111111111111111 (16x15 bits, unsigned)
  add \input_data [95:80] * 15'111111111010111 (16x15 bits, unsigned)
  add \input_data [175:160] * 4'1101 (16x4 bits, unsigned)
  add \input_data [63:48] * 5'11001 (16x5 bits, unsigned)
  add \input_data [79:64] * 4'1001 (16x4 bits, unsigned)
  add \input_data [95:80] * 12'111111111101 (16x12 bits, unsigned)
  add \input_data [47:32] * 15'111111111010111 (16x15 bits, unsigned)
  add \input_data [63:48] * 4'1101 (16x4 bits, unsigned)
  add \input_data [47:32] * 14'11111111110111 (16x14 bits, unsigned)
  add \input_data [31:16] * 4'1011 (16x4 bits, unsigned)
  add \input_data [143:128] * 15'111111111000101 (16x15 bits, unsigned)
  add { \input_data [13:0] 2'00 } (16 bits, unsigned)
  add { \input_data [189:176] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$155_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [159:144] * 5'10011 (16x5 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$149_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$147_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$103_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$143_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [47:32] * 5'10011 (16x5 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:189$137_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [175:160] * 15'111111111110001 (16x15 bits, unsigned)
  add { \input_data [13:0] 2'00 } (16 bits, unsigned)
  add { \input_data [125:112] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$69_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [79:64] * 10'1001001101 (16x10 bits, unsigned)
  add \input_data [63:48] * 10'1001001101 (16x10 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:181$63_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [111:96] * 2'11 (16x2 bits, unsigned)
  add \input_data [79:64] * 15'111111111000101 (16x15 bits, unsigned)
  add \input_data [127:112] * 4'1011 (16x4 bits, unsigned)
  add \input_data [143:128] * 14'11111111111111 (16x14 bits, unsigned)
  add \input_data [79:64] * 9'100101111 (16x9 bits, unsigned)
  add \input_data [175:160] * 15'111111111111101 (16x15 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$94_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$111_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$109_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$105_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$103_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$101_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$99_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:185$95_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [79:64] * 15'111111111100101 (16x15 bits, unsigned)
  add \input_data [31:16] * 13'1111111111111 (16x13 bits, unsigned)
  add \input_data [95:80] * 9'100101111 (16x9 bits, unsigned)
  add \input_data [111:96] * 15'111111111001111 (16x15 bits, unsigned)
  add \input_data [143:128] * 3'101 (16x3 bits, unsigned)
  add \input_data [159:144] * 15'111111111111101 (16x15 bits, unsigned)
  add { $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$116_Y [15:3] 3'000 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$131_Y [15:3] 3'000 } (16 bits, unsigned)
  add \input_data [143:128] * 6'101001 (16x6 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$127_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$125_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [95:80] * 6'110011 (16x6 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$121_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:187$119_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [47:32] * 6'101001 (16x6 bits, unsigned)
  add \input_data [31:16] * 15'111111111111101 (16x15 bits, unsigned)
  add \input_data [159:144] * 13'1111111111111 (16x13 bits, unsigned)
  add \input_data [79:64] * 5'10111 (16x5 bits, unsigned)
  add \input_data [127:112] * 15'111111111011011 (16x15 bits, unsigned)
  add \input_data [15:0] * 15'111111111111101 (16x15 bits, unsigned)
  add \input_data [111:96] * 5'10111 (16x5 bits, unsigned)
  add \input_data [63:48] * 15'111111111011011 (16x15 bits, unsigned)
  add \input_data [63:48] * 15'111111111001111 (16x15 bits, unsigned)
  add \input_data [31:16] * 3'101 (16x3 bits, unsigned)
  add \input_data [111:96] * 9'100101111 (16x9 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_or.
  add \input_data [127:112] * 15'111111111100101 (16x15 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$16_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$91_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$89_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$87_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$85_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$83_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$81_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$79_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:183$77_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [47:32] * 15'111111111110001 (16x15 bits, unsigned)
  add \input_data [111:96] * 14'11111111101011 (16x14 bits, unsigned)
  add \input_data [95:80] * 5'10011 (16x5 bits, unsigned)
  add \input_data [79:64] * 5'11011 (16x5 bits, unsigned)
  add \input_data [63:48] * 5'10011 (16x5 bits, unsigned)
  add \input_data [47:32] * 14'11111111101011 (16x14 bits, unsigned)
  add \input_data [15:0] * 15'111111111111111 (16x15 bits, unsigned)
  add \input_data [31:16] * 12'111111111101 (16x12 bits, unsigned)
  add { \input_data [12:0] 3'000 } (16 bits, unsigned)
  add { \input_data [108:96] 3'000 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$55_Y [15:4] 4'0000 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$53_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$51_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$13_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:179$47_Y [15:4] 4'0000 } (16 bits, unsigned)
  add \input_data [79:64] * 15'111111111001111 (16x15 bits, unsigned)
  add \input_data [95:80] * 15'111111111000111 (16x15 bits, unsigned)
  add \input_data [111:96] * 8'10011001 (16x8 bits, unsigned)
  add \input_data [127:112] * 8'10011001 (16x8 bits, unsigned)
  add \input_data [143:128] * 15'111111111000111 (16x15 bits, unsigned)
  add { $add$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$36_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$41_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$39_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:177$37_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [191:176] * 14'11111111110111 (16x14 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$16_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:175$31_Y [15:2] 2'00 } (16 bits, unsigned)
  add \input_data [63:48] * 7'1101001 (16x7 bits, unsigned)
  add \input_data [47:32] * 9'101010101 (16x9 bits, unsigned)
  add \input_data [31:16] * 7'1101001 (16x7 bits, unsigned)
  add \input_data [63:48] * 15'111111111110101 (16x15 bits, unsigned)
  add \input_data [15:0] * 14'11111111111111 (16x14 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$16_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$21_Y [15:2] 2'00 } (16 bits, unsigned)
  add \input_data [47:32] * 12'100000011011 (16x12 bits, unsigned)
  add \input_data [31:16] * 12'100000011011 (16x12 bits, unsigned)
  add \input_data [79:64] * 14'11111111111111 (16x14 bits, unsigned)
  add \input_data [79:64] * 6'100001 (16x6 bits, unsigned)
  add \input_data [239:224] * 14'11111111111111 (16x14 bits, unsigned)
  add \input_data [63:48] * 14'11111111111111 (16x14 bits, unsigned)
  add \input_data [159:144] * 8'11111111 (16x8 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:173$16_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$240_Y [15:2] 2'00 } (16 bits, unsigned)
  add { \input_data [221:208] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$234_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$232_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$230_Y [15:8] 8'00000000 } (16 bits, unsigned)
  add \input_data [143:128] * 6'100111 (16x6 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$226_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [111:96] * 6'100111 (16x6 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$222_Y [15:8] 8'00000000 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$220_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:195$218_Y [15:1] 1'0 } (16 bits, unsigned)
  add { \input_data [29:16] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$10_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Lowpass/lowpass.v:171$13_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [31:16] * 9'111101101 (16x9 bits, unsigned)
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001111 for cells of type $fa.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001110 for cells of type $fa.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001101 for cells of type $fa.
Using template $paramod$2780480d52179e2db572a6e5133edf36e733d32e\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
No more expansions possible.
<suppressed ~11569 debug messages>

38. Executing OPT pass (performing simple optimizations).

38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.
<suppressed ~46725 debug messages>

38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
<suppressed ~21519 debug messages>
Removed a total of 7173 cells.

38.3. Executing OPT_DFF pass (perform DFF optimizations).

38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..
Removed 2655 unused cells and 13848 unused wires.
<suppressed ~2656 debug messages>

38.5. Finished fast OPT passes.

39. Executing ABC pass (technology mapping using ABC).

39.1. Extracting gate netlist of module `\lowpass' to `<abc-temp-dir>/input.blif'..
Extracted 22541 gates and 22780 wires to a netlist network with 238 inputs and 18 outputs.

39.1.1. Executing ABC.
Running ABC command: "/nix/store/5bgsgwzww9f2z7wl7kga42xrf1vpmnql-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

39.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:     1129
ABC RESULTS:              NAND cells:      232
ABC RESULTS:               NOR cells:     1683
ABC RESULTS:              XNOR cells:     3163
ABC RESULTS:               AND cells:      424
ABC RESULTS:             ORNOT cells:      850
ABC RESULTS:                OR cells:     2503
ABC RESULTS:            ANDNOT cells:     7231
ABC RESULTS:               XOR cells:     6244
ABC RESULTS:               MUX cells:      210
ABC RESULTS:        internal signals:    22524
ABC RESULTS:           input signals:      238
ABC RESULTS:          output signals:       18
Removing temp directory.

40. Executing OPT pass (performing simple optimizations).

40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.
<suppressed ~6 debug messages>

40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

40.3. Executing OPT_DFF pass (perform DFF optimizations).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..
Removed 1 unused cells and 4161 unused wires.
<suppressed ~2 debug messages>

40.5. Finished fast OPT passes.

41. Executing HIERARCHY pass (managing design hierarchy).

41.1. Analyzing design hierarchy..
Top module:  \lowpass

41.2. Analyzing design hierarchy..
Top module:  \lowpass
Removed 0 unused modules.

42. Printing statistics.

=== lowpass ===

   Number of wires:              23654
   Number of wire bits:          23926
   Number of public wires:           5
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              23665
     $_ANDNOT_                    7231
     $_AND_                        406
     $_MUX_                        210
     $_NAND_                       232
     $_NOR_                       1683
     $_NOT_                       1127
     $_ORNOT_                      850
     $_OR_                        2503
     $_SDFF_PP0_                    16
     $_XNOR_                      3163
     $_XOR_                       6244

43. Executing CHECK pass (checking for obvious problems).
Checking module lowpass...
Found and reported 0 problems.

44. Generating Graphviz representation of design.
Writing dot description to `/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/06-yosys-synthesis/post_techmap.dot'.
Dumping module lowpass to page 1.

45. Executing SHARE pass (SAT-based resource sharing).

46. Executing OPT pass (performing simple optimizations).

46.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

46.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

46.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \lowpass..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

46.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \lowpass.
Performed a total of 0 changes.

46.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\lowpass'.
Removed a total of 0 cells.

46.6. Executing OPT_DFF pass (perform DFF optimizations).

46.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..

46.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module lowpass.

46.9. Finished OPT passes. (There is nothing left to do.)

47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/tmp/9757d4d841354a60bc7036ff0ec698c3.lib ",
   "modules": {
      "\\lowpass": {
         "num_wires":         23653,
         "num_wire_bits":     23910,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         23665,
         "num_cells_by_type": {
            "$_ANDNOT_": 7231,
            "$_AND_": 406,
            "$_MUX_": 210,
            "$_NAND_": 232,
            "$_NOR_": 1683,
            "$_NOT_": 1127,
            "$_ORNOT_": 850,
            "$_OR_": 2503,
            "$_SDFF_PP0_": 16,
            "$_XNOR_": 3163,
            "$_XOR_": 6244
         }
      }
   },
      "design": {
         "num_wires":         23653,
         "num_wire_bits":     23910,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         23665,
         "num_cells_by_type": {
            "$_ANDNOT_": 7231,
            "$_AND_": 406,
            "$_MUX_": 210,
            "$_NAND_": 232,
            "$_NOR_": 1683,
            "$_NOT_": 1127,
            "$_ORNOT_": 850,
            "$_OR_": 2503,
            "$_SDFF_PP0_": 16,
            "$_XNOR_": 3163,
            "$_XOR_": 6244
         }
      }
}

48. Printing statistics.

=== lowpass ===

   Number of wires:              23653
   Number of wire bits:          23910
   Number of public wires:           4
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              23665
     $_ANDNOT_                    7231
     $_AND_                        406
     $_MUX_                        210
     $_NAND_                       232
     $_NOR_                       1683
     $_NOT_                       1127
     $_ORNOT_                      850
     $_OR_                        2503
     $_SDFF_PP0_                    16
     $_XNOR_                      3163
     $_XOR_                       6244

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!

mapping tbuf
[INFO] Applying tri-state buffer mapping from '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â¦

49. Executing TECHMAP pass (map to technology primitives).

49.1. Executing Verilog-2005 frontend: /home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

50. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â¦

51. Executing TECHMAP pass (map to technology primitives).

51.1. Executing Verilog-2005 frontend: /home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

51.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

52. Executing SIMPLEMAP pass (map simple cells to gate primitives).

53. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

53.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\lowpass':
  mapped 16 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/tmp/9757d4d841354a60bc7036ff0ec698c3.lib ",
   "modules": {
      "\\lowpass": {
         "num_wires":         23669,
         "num_wire_bits":     23926,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         23681,
         "area":              340.326400,
         "num_cells_by_type": {
            "$_ANDNOT_": 7231,
            "$_AND_": 406,
            "$_MUX_": 226,
            "$_NAND_": 232,
            "$_NOR_": 1683,
            "$_NOT_": 1127,
            "$_ORNOT_": 850,
            "$_OR_": 2503,
            "$_XNOR_": 3163,
            "$_XOR_": 6244,
            "sky130_fd_sc_hd__dfxtp_2": 16
         }
      }
   },
      "design": {
         "num_wires":         23669,
         "num_wire_bits":     23926,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         23681,
         "area":              340.326400,
         "num_cells_by_type": {
            "$_ANDNOT_": 7231,
            "$_AND_": 406,
            "$_MUX_": 226,
            "$_NAND_": 232,
            "$_NOR_": 1683,
            "$_NOT_": 1127,
            "$_ORNOT_": 850,
            "$_OR_": 2503,
            "$_XNOR_": 3163,
            "$_XOR_": 6244,
            "sky130_fd_sc_hd__dfxtp_2": 16
         }
      }
}

54. Printing statistics.

=== lowpass ===

   Number of wires:              23669
   Number of wire bits:          23926
   Number of public wires:           4
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              23681
     $_ANDNOT_                    7231
     $_AND_                        406
     $_MUX_                        226
     $_NAND_                       232
     $_NOR_                       1683
     $_NOT_                       1127
     $_ORNOT_                      850
     $_OR_                        2503
     $_XNOR_                      3163
     $_XOR_                       6244
     sky130_fd_sc_hd__dfxtp_2       16

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\lowpass': 340.326400

[INFO] USING STRATEGY AREA 0

55. Executing ABC pass (technology mapping using ABC).

55.1. Extracting gate netlist of module `\lowpass' to `/run/user/1000/yosys-abc-rqNj3b/input.blif'..
Extracted 23665 gates and 23904 wires to a netlist network with 238 inputs and 16 outputs.

55.1.1. Executing ABC.
Running ABC command: "/nix/store/5bgsgwzww9f2z7wl7kga42xrf1vpmnql-yosys-abc/bin/abc" -s -f /run/user/1000/yosys-abc-rqNj3b/abc.script 2>&1
ABC: ABC command line: "source /run/user/1000/yosys-abc-rqNj3b/abc.script".
ABC: 
ABC: + read_blif /run/user/1000/yosys-abc-rqNj3b/input.blif 
ABC: + read_lib -w /mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/tmp/9757d4d841354a60bc7036ff0ec698c3.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__ss_100C_1v60" from "/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/tmp/9757d4d841354a60bc7036ff0ec698c3.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    9.54 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/06-yosys-synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/06-yosys-synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 25000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 25000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + 
ABC: + stime -p 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =  20777 (  1.6 %)   Cap = 10.0 ff (  1.7 %)   Area =   208346.08 ( 95.3 %)   Delay = 20375.13 ps  (  0.9 %)               
ABC: Path  0 --     184 : 0   33 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout = 133.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1882 : 2    9 sky130_fd_sc_hd__or2_2    A =   6.26  Df = 767.4 -507.6 ps  S = 206.3 ps  Cin =  1.4 ff  Cout =  22.8 ff  Cmax = 190.4 ff  G = 1582  
ABC: Path  2 --    2410 : 4    3 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3873.5-1474.1 ps  S = 308.4 ps  Cin =  1.4 ff  Cout =  15.4 ff  Cmax = 195.0 ff  G = 1035  
ABC: Path  3 --    3401 : 2    3 sky130_fd_sc_hd__or2_2    A =   6.26  Df =4691.7-1228.9 ps  S = 152.3 ps  Cin =  1.4 ff  Cout =  10.6 ff  Cmax = 190.4 ff  G =  739  
ABC: Path  4 --    5272 : 3    1 sky130_fd_sc_hd__and3_2   A =   7.51  Df =5116.4-1238.6 ps  S =  70.7 ps  Cin =  1.4 ff  Cout =   1.6 ff  Cmax = 194.1 ff  G =  104  
ABC: Path  5 --    5275 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df =6317.7-1164.2 ps  S = 229.1 ps  Cin =  1.5 ff  Cout =  13.2 ff  Cmax = 195.0 ff  G =  876  
ABC: Path  6 --    5276 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =6603.1-1184.3 ps  S = 214.1 ps  Cin =  8.6 ff  Cout =   6.0 ff  Cmax =  76.0 ff  G =   68  
ABC: Path  7 --    5299 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =6759.6-1215.8 ps  S =  96.2 ps  Cin =  4.4 ff  Cout =   7.0 ff  Cmax = 184.0 ff  G =  153  
ABC: Path  8 --    5300 : 4    3 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =7322.1 -317.3 ps  S = 125.1 ps  Cin =  2.4 ff  Cout =   8.1 ff  Cmax = 172.1 ff  G =  328  
ABC: Path  9 --    5339 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =8187.1 -610.8 ps  S = 210.8 ps  Cin =  1.5 ff  Cout =   9.9 ff  Cmax = 195.0 ff  G =  663  
ABC: Path 10 --    5344 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =8612.3 -774.5 ps  S =  82.4 ps  Cin =  2.4 ff  Cout =   6.5 ff  Cmax = 197.8 ff  G =  265  
ABC: Path 11 --    5348 : 3    4 sky130_fd_sc_hd__and3_2   A =   7.51  Df =9077.3 -295.1 ps  S = 166.5 ps  Cin =  1.4 ff  Cout =  14.3 ff  Cmax = 194.1 ff  G =  953  
ABC: Path 12 --    5350 : 4    3 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =9727.5 -578.7 ps  S = 126.6 ps  Cin =  2.4 ff  Cout =  11.5 ff  Cmax = 205.1 ff  G =  470  
ABC: Path 13 --    5362 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =10119.0 -394.9 ps  S =  85.8 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 197.8 ff  G =  285  
ABC: Path 14 --    5364 : 4    3 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =10789.3 -584.7 ps  S = 124.1 ps  Cin =  2.4 ff  Cout =  11.1 ff  Cmax = 205.1 ff  G =  452  
ABC: Path 15 --    5384 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =11242.3 -565.2 ps  S = 116.0 ps  Cin =  1.4 ff  Cout =   7.1 ff  Cmax = 194.1 ff  G =  476  
ABC: Path 16 --    5386 : 4    3 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =11882.0 -534.6 ps  S = 126.6 ps  Cin =  2.4 ff  Cout =  11.5 ff  Cmax = 205.1 ff  G =  470  
ABC: Path 17 --    5393 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =12273.5 -395.9 ps  S =  85.8 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 197.8 ff  G =  285  
ABC: Path 18 --    5395 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =12918.6 -583.5 ps  S = 105.2 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 205.1 ff  G =  287  
ABC: Path 19 --    5396 : 3    2 sky130_fd_sc_hd__nand3_2  A =  10.01  Df =13070.4 -380.8 ps  S = 173.1 ps  Cin =  4.5 ff  Cout =   9.2 ff  Cmax = 117.2 ff  G =  198  
ABC: Path 20 --    5398 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =13451.8 -239.8 ps  S = 117.7 ps  Cin =  4.4 ff  Cout =  10.7 ff  Cmax = 184.0 ff  G =  232  
ABC: Path 21 --    5401 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =13733.1 -192.2 ps  S = 198.8 ps  Cin =  8.7 ff  Cout =   6.1 ff  Cmax =  80.6 ff  G =   67  
ABC: Path 22 --    5403 : 2    3 sky130_fd_sc_hd__or2_2    A =   6.26  Df =14280.8 -259.3 ps  S = 157.6 ps  Cin =  1.4 ff  Cout =  11.6 ff  Cmax = 190.4 ff  G =  809  
ABC: Path 23 --    6902 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =14729.9 -411.2 ps  S = 106.2 ps  Cin =  2.4 ff  Cout =   9.9 ff  Cmax = 197.8 ff  G =  403  
ABC: Path 24 --    8568 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =15158.9 -536.0 ps  S = 118.4 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 197.8 ff  G =  474  
ABC: Path 25 --   10347 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =15589.8 -659.5 ps  S = 116.5 ps  Cin =  2.4 ff  Cout =  11.4 ff  Cmax = 197.8 ff  G =  464  
ABC: Path 26 --   12325 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =15999.4 -788.9 ps  S =  86.2 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 197.8 ff  G =  288  
ABC: Path 27 --   14447 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =16424.2 -917.5 ps  S = 118.2 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 197.8 ff  G =  476  
ABC: Path 28 --   16598 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =16856.8-1041.2 ps  S = 118.2 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 197.8 ff  G =  476  
ABC: Path 29 --   18801 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =17291.1-1164.1 ps  S = 121.3 ps  Cin =  2.4 ff  Cout =  12.1 ff  Cmax = 197.8 ff  G =  492  
ABC: Path 30 --   18803 : 3    1 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =17507.3 -409.7 ps  S = 177.8 ps  Cin =  4.6 ff  Cout =   4.7 ff  Cmax =  77.8 ff  G =   94  
ABC: Path 31 --   18992 : 4    1 sky130_fd_sc_hd__o31ai_2  A =  12.51  Df =17697.1  -58.0 ps  S = 224.5 ps  Cin =  4.4 ff  Cout =   1.5 ff  Cmax =  47.6 ff  G =   32  
ABC: Path 32 --   19157 : 3    1 sky130_fd_sc_hd__and3_2   A =   7.51  Df =18090.4  -28.9 ps  S =  80.0 ps  Cin =  1.4 ff  Cout =   2.5 ff  Cmax = 194.1 ff  G =  165  
ABC: Path 33 --   19360 : 5    1 sky130_fd_sc_hd__o311a_2  A =  11.26  Df =18753.7 -307.0 ps  S =  91.2 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 181.3 ff  G =  102  
ABC: Path 34 --   19560 : 4    1 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =19225.9 -415.8 ps  S =  70.5 ps  Cin =  2.4 ff  Cout =   1.7 ff  Cmax = 172.1 ff  G =   68  
ABC: Path 35 --   19647 : 4    1 sky130_fd_sc_hd__a2bb2o_2 A =  11.26  Df =19679.2 -331.7 ps  S =  88.7 ps  Cin =  1.7 ff  Cout =   4.6 ff  Cmax = 189.5 ff  G =  262  
ABC: Path 36 --   19648 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =19772.1 -326.2 ps  S =  61.7 ps  Cin =  4.4 ff  Cout =   2.4 ff  Cmax = 184.0 ff  G =   53  
ABC: Path 37 --   19655 : 5    1 sky130_fd_sc_hd__a32o_2   A =  11.26  Df =20375.1 -369.1 ps  S = 329.4 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 174.0 ff  G = 1415  
ABC: Start-point = pi183 (\input_data [50]).  End-point = po14 ($auto$rtlil.cc:2684:MuxGate$107884).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  238/   16  lat =    0  nd = 20777  edge =  47897  area =208407.79  delay =41.00  lev = 41
ABC: + write_blif /run/user/1000/yosys-abc-rqNj3b/output.blif 

55.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      325
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      210
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      222
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:      136
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:     1268
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       70
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:     1708
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      233
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      238
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      775
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      647
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:      644
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      459
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     2419
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:      113
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:     1579
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      272
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      479
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      143
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     4102
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:     1007
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     2183
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      776
ABC RESULTS:        internal signals:    23650
ABC RESULTS:           input signals:      238
ABC RESULTS:          output signals:       16
Removing temp directory.

56. Executing SETUNDEF pass (replace undef values with defined constants).

57. Executing HILOMAP pass (mapping to constant drivers).
Warning: Selection "sky130_fd_sc_hd__conb_1" did not match any module.
Warning: Selection "LO" did not match any object.

58. Executing SPLITNETS pass (splitting up multi-bit signals).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \lowpass..
Removed 0 unused cells and 23903 unused wires.
<suppressed ~1 debug messages>

60. Executing INSBUF pass (insert buffer cells for connected wires).

61. Executing CHECK pass (checking for obvious problems).
Checking module lowpass...
Found and reported 0 problems.
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/tmp/9757d4d841354a60bc7036ff0ec698c3.lib ",
   "modules": {
      "\\lowpass": {
         "num_wires":         20781,
         "num_wire_bits":     21038,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         20793,
         "area":              208686.396800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 63,
            "sky130_fd_sc_hd__a211oi_2": 38,
            "sky130_fd_sc_hd__a21bo_2": 233,
            "sky130_fd_sc_hd__a21boi_2": 136,
            "sky130_fd_sc_hd__a21o_2": 647,
            "sky130_fd_sc_hd__a21oi_2": 1007,
            "sky130_fd_sc_hd__a221o_2": 2,
            "sky130_fd_sc_hd__a22o_2": 32,
            "sky130_fd_sc_hd__a22oi_2": 21,
            "sky130_fd_sc_hd__a2bb2o_2": 28,
            "sky130_fd_sc_hd__a311o_2": 9,
            "sky130_fd_sc_hd__a311oi_2": 2,
            "sky130_fd_sc_hd__a31o_2": 143,
            "sky130_fd_sc_hd__a31oi_2": 45,
            "sky130_fd_sc_hd__a32o_2": 22,
            "sky130_fd_sc_hd__a32oi_2": 15,
            "sky130_fd_sc_hd__a41o_2": 2,
            "sky130_fd_sc_hd__and2_2": 1268,
            "sky130_fd_sc_hd__and2b_2": 775,
            "sky130_fd_sc_hd__and3_2": 459,
            "sky130_fd_sc_hd__and3b_2": 58,
            "sky130_fd_sc_hd__and4_2": 12,
            "sky130_fd_sc_hd__and4b_2": 4,
            "sky130_fd_sc_hd__and4bb_2": 2,
            "sky130_fd_sc_hd__dfxtp_2": 16,
            "sky130_fd_sc_hd__inv_2": 325,
            "sky130_fd_sc_hd__mux2_1": 113,
            "sky130_fd_sc_hd__nand2_2": 2419,
            "sky130_fd_sc_hd__nand2b_2": 644,
            "sky130_fd_sc_hd__nand3_2": 210,
            "sky130_fd_sc_hd__nand3b_2": 11,
            "sky130_fd_sc_hd__nand4_2": 3,
            "sky130_fd_sc_hd__nor2_2": 2183,
            "sky130_fd_sc_hd__nor3_2": 222,
            "sky130_fd_sc_hd__nor3b_2": 7,
            "sky130_fd_sc_hd__nor4_2": 2,
            "sky130_fd_sc_hd__o2111ai_2": 1,
            "sky130_fd_sc_hd__o211a_2": 69,
            "sky130_fd_sc_hd__o211ai_2": 38,
            "sky130_fd_sc_hd__o21a_2": 776,
            "sky130_fd_sc_hd__o21ai_2": 479,
            "sky130_fd_sc_hd__o21ba_2": 238,
            "sky130_fd_sc_hd__o21bai_2": 63,
            "sky130_fd_sc_hd__o221a_2": 6,
            "sky130_fd_sc_hd__o221ai_2": 2,
            "sky130_fd_sc_hd__o22a_2": 23,
            "sky130_fd_sc_hd__o22ai_2": 6,
            "sky130_fd_sc_hd__o2bb2a_2": 53,
            "sky130_fd_sc_hd__o2bb2ai_2": 4,
            "sky130_fd_sc_hd__o311a_2": 7,
            "sky130_fd_sc_hd__o31a_2": 39,
            "sky130_fd_sc_hd__o31ai_2": 10,
            "sky130_fd_sc_hd__o32a_2": 47,
            "sky130_fd_sc_hd__o32ai_2": 6,
            "sky130_fd_sc_hd__or2_2": 1708,
            "sky130_fd_sc_hd__or3_2": 272,
            "sky130_fd_sc_hd__or3b_2": 70,
            "sky130_fd_sc_hd__or4_2": 8,
            "sky130_fd_sc_hd__or4b_2": 4,
            "sky130_fd_sc_hd__or4bb_2": 5,
            "sky130_fd_sc_hd__xnor2_2": 4102,
            "sky130_fd_sc_hd__xor2_2": 1579
         }
      }
   },
      "design": {
         "num_wires":         20781,
         "num_wire_bits":     21038,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         20793,
         "area":              208686.396800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 63,
            "sky130_fd_sc_hd__a211oi_2": 38,
            "sky130_fd_sc_hd__a21bo_2": 233,
            "sky130_fd_sc_hd__a21boi_2": 136,
            "sky130_fd_sc_hd__a21o_2": 647,
            "sky130_fd_sc_hd__a21oi_2": 1007,
            "sky130_fd_sc_hd__a221o_2": 2,
            "sky130_fd_sc_hd__a22o_2": 32,
            "sky130_fd_sc_hd__a22oi_2": 21,
            "sky130_fd_sc_hd__a2bb2o_2": 28,
            "sky130_fd_sc_hd__a311o_2": 9,
            "sky130_fd_sc_hd__a311oi_2": 2,
            "sky130_fd_sc_hd__a31o_2": 143,
            "sky130_fd_sc_hd__a31oi_2": 45,
            "sky130_fd_sc_hd__a32o_2": 22,
            "sky130_fd_sc_hd__a32oi_2": 15,
            "sky130_fd_sc_hd__a41o_2": 2,
            "sky130_fd_sc_hd__and2_2": 1268,
            "sky130_fd_sc_hd__and2b_2": 775,
            "sky130_fd_sc_hd__and3_2": 459,
            "sky130_fd_sc_hd__and3b_2": 58,
            "sky130_fd_sc_hd__and4_2": 12,
            "sky130_fd_sc_hd__and4b_2": 4,
            "sky130_fd_sc_hd__and4bb_2": 2,
            "sky130_fd_sc_hd__dfxtp_2": 16,
            "sky130_fd_sc_hd__inv_2": 325,
            "sky130_fd_sc_hd__mux2_1": 113,
            "sky130_fd_sc_hd__nand2_2": 2419,
            "sky130_fd_sc_hd__nand2b_2": 644,
            "sky130_fd_sc_hd__nand3_2": 210,
            "sky130_fd_sc_hd__nand3b_2": 11,
            "sky130_fd_sc_hd__nand4_2": 3,
            "sky130_fd_sc_hd__nor2_2": 2183,
            "sky130_fd_sc_hd__nor3_2": 222,
            "sky130_fd_sc_hd__nor3b_2": 7,
            "sky130_fd_sc_hd__nor4_2": 2,
            "sky130_fd_sc_hd__o2111ai_2": 1,
            "sky130_fd_sc_hd__o211a_2": 69,
            "sky130_fd_sc_hd__o211ai_2": 38,
            "sky130_fd_sc_hd__o21a_2": 776,
            "sky130_fd_sc_hd__o21ai_2": 479,
            "sky130_fd_sc_hd__o21ba_2": 238,
            "sky130_fd_sc_hd__o21bai_2": 63,
            "sky130_fd_sc_hd__o221a_2": 6,
            "sky130_fd_sc_hd__o221ai_2": 2,
            "sky130_fd_sc_hd__o22a_2": 23,
            "sky130_fd_sc_hd__o22ai_2": 6,
            "sky130_fd_sc_hd__o2bb2a_2": 53,
            "sky130_fd_sc_hd__o2bb2ai_2": 4,
            "sky130_fd_sc_hd__o311a_2": 7,
            "sky130_fd_sc_hd__o31a_2": 39,
            "sky130_fd_sc_hd__o31ai_2": 10,
            "sky130_fd_sc_hd__o32a_2": 47,
            "sky130_fd_sc_hd__o32ai_2": 6,
            "sky130_fd_sc_hd__or2_2": 1708,
            "sky130_fd_sc_hd__or3_2": 272,
            "sky130_fd_sc_hd__or3b_2": 70,
            "sky130_fd_sc_hd__or4_2": 8,
            "sky130_fd_sc_hd__or4b_2": 4,
            "sky130_fd_sc_hd__or4bb_2": 5,
            "sky130_fd_sc_hd__xnor2_2": 4102,
            "sky130_fd_sc_hd__xor2_2": 1579
         }
      }
}

62. Printing statistics.

=== lowpass ===

   Number of wires:              20781
   Number of wire bits:          21038
   Number of public wires:           4
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              20793
     sky130_fd_sc_hd__a211o_2       63
     sky130_fd_sc_hd__a211oi_2      38
     sky130_fd_sc_hd__a21bo_2      233
     sky130_fd_sc_hd__a21boi_2     136
     sky130_fd_sc_hd__a21o_2       647
     sky130_fd_sc_hd__a21oi_2     1007
     sky130_fd_sc_hd__a221o_2        2
     sky130_fd_sc_hd__a22o_2        32
     sky130_fd_sc_hd__a22oi_2       21
     sky130_fd_sc_hd__a2bb2o_2      28
     sky130_fd_sc_hd__a311o_2        9
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2       143
     sky130_fd_sc_hd__a31oi_2       45
     sky130_fd_sc_hd__a32o_2        22
     sky130_fd_sc_hd__a32oi_2       15
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2      1268
     sky130_fd_sc_hd__and2b_2      775
     sky130_fd_sc_hd__and3_2       459
     sky130_fd_sc_hd__and3b_2       58
     sky130_fd_sc_hd__and4_2        12
     sky130_fd_sc_hd__and4b_2        4
     sky130_fd_sc_hd__and4bb_2       2
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__inv_2        325
     sky130_fd_sc_hd__mux2_1       113
     sky130_fd_sc_hd__nand2_2     2419
     sky130_fd_sc_hd__nand2b_2     644
     sky130_fd_sc_hd__nand3_2      210
     sky130_fd_sc_hd__nand3b_2      11
     sky130_fd_sc_hd__nand4_2        3
     sky130_fd_sc_hd__nor2_2      2183
     sky130_fd_sc_hd__nor3_2       222
     sky130_fd_sc_hd__nor3b_2        7
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2       69
     sky130_fd_sc_hd__o211ai_2      38
     sky130_fd_sc_hd__o21a_2       776
     sky130_fd_sc_hd__o21ai_2      479
     sky130_fd_sc_hd__o21ba_2      238
     sky130_fd_sc_hd__o21bai_2      63
     sky130_fd_sc_hd__o221a_2        6
     sky130_fd_sc_hd__o221ai_2       2
     sky130_fd_sc_hd__o22a_2        23
     sky130_fd_sc_hd__o22ai_2        6
     sky130_fd_sc_hd__o2bb2a_2      53
     sky130_fd_sc_hd__o2bb2ai_2      4
     sky130_fd_sc_hd__o311a_2        7
     sky130_fd_sc_hd__o31a_2        39
     sky130_fd_sc_hd__o31ai_2       10
     sky130_fd_sc_hd__o32a_2        47
     sky130_fd_sc_hd__o32ai_2        6
     sky130_fd_sc_hd__or2_2       1708
     sky130_fd_sc_hd__or3_2        272
     sky130_fd_sc_hd__or3b_2        70
     sky130_fd_sc_hd__or4_2          8
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__or4bb_2        5
     sky130_fd_sc_hd__xnor2_2     4102
     sky130_fd_sc_hd__xor2_2      1579

   Chip area for module '\lowpass': 208686.396800

63. Executing Verilog backend.
Dumping module `\lowpass'.

64. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 4340061e69, CPU: user 10.45s system 0.19s, MEM: 272.75 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)
Time spent: 82% 2x abc (46 sec), 4% 32x opt_expr (2 sec), ...
