\section{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{Generic board support}{\pageref{group__group__common__boards}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+AM D21 Xplained Pro board}{\pageref{group__samd21__xplained__pro__group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Features}{\pageref{group__samd21__xplained__pro__features__group}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Serial Interface (Serial)}{\pageref{group__serial__group}}{}
\item \contentsline{section}{Global interrupt management}{\pageref{group__interrupt__group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Deprecated interrupt definitions}{\pageref{group__interrupt__deprecated__group}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Atmel part identification macros}{\pageref{group__part__macros__group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+VR U\+C3 parts}{\pageref{group__uc3__part__macros__group}}{}
\item \contentsline{section}{A\+VR X\+M\+E\+GA parts}{\pageref{group__xmega__part__macros__group}}{}
\item \contentsline{section}{mega\+A\+VR parts}{\pageref{group__mega__part__macros__group}}{}
\item \contentsline{section}{S\+AM parts}{\pageref{group__sam__part__macros__group}}{}
\end{DoxyCompactList}
\item \contentsline{section}{A\+T25\+D\+Fx Serial\+Flash Driver}{\pageref{group__asfdoc__common2__at25dfx__group}}{}
\item \contentsline{section}{Busy-\/\+Wait Delay Routines}{\pageref{group__group__common__services__delay}}{}
\item \contentsline{section}{A\+T30\+T\+S\+E75X Temperature Sensor}{\pageref{group__asfdoc__sam0__at30tse75x__group}}{}
\item \contentsline{section}{S\+AM External Interrupt (E\+X\+T\+I\+NT) Driver}{\pageref{group__asfdoc__sam0__extint__group}}{}
\item \contentsline{section}{S\+AM Port (P\+O\+RT) Driver}{\pageref{group__asfdoc__sam0__port__group}}{}
\item \contentsline{section}{S\+AM Serial Peripheral Interface (S\+E\+R\+C\+OM S\+PI) Driver}{\pageref{group__asfdoc__sam0__sercom__spi__group}}{}
\item \contentsline{section}{S\+AM Serial U\+S\+A\+RT (S\+E\+R\+C\+OM U\+S\+A\+RT) Driver}{\pageref{group__asfdoc__sam0__sercom__usart__group}}{}
\item \contentsline{section}{S\+AM System Clock Management (S\+Y\+S\+T\+EM C\+L\+O\+CK) Driver}{\pageref{group__asfdoc__sam0__system__clock__group}}{}
\item \contentsline{section}{S\+AM System Interrupt (S\+Y\+S\+T\+EM I\+N\+T\+E\+R\+R\+U\+PT) Driver}{\pageref{group__asfdoc__sam0__system__interrupt__group}}{}
\item \contentsline{section}{S\+AM System Pin Multiplexer (S\+Y\+S\+T\+EM P\+I\+N\+M\+UX) Driver}{\pageref{group__asfdoc__sam0__system__pinmux__group}}{}
\item \contentsline{section}{S\+AM System (S\+Y\+S\+T\+EM) Driver}{\pageref{group__asfdoc__sam0__system__group}}{}
\item \contentsline{section}{S\+AM Timer/\+Counter (TC) Driver}{\pageref{group__asfdoc__sam0__tc__group}}{}
\item \contentsline{section}{S\+A\+M\+D21 Device Definitions}{\pageref{group___s_a_m_d21__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+E15A definitions}{\pageref{group___s_a_m_d21_e15_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_e15_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_e15_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_e15_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_e15_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_e15_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_e15_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+E15B definitions}{\pageref{group___s_a_m_d21_e15_b__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_e15_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_e15_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_e15_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_e15_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_e15_b__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_e15_b__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+E15\+BU definitions}{\pageref{group___s_a_m_d21_e15_b_u__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_e15_b_u__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_e15_b_u__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_e15_b_u__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_e15_b_u__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_e15_b_u__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_e15_b_u__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+E15L definitions}{\pageref{group___s_a_m_d21_e15_l__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_e15_l__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_e15_l__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_e15_l__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_e15_l__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_e15_l__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_e15_l__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+E16A definitions}{\pageref{group___s_a_m_d21_e16_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_e16_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_e16_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_e16_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_e16_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_e16_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_e16_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+E16B definitions}{\pageref{group___s_a_m_d21_e16_b__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_e16_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_e16_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_e16_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_e16_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_e16_b__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_e16_b__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+E16\+BU definitions}{\pageref{group___s_a_m_d21_e16_b_u__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_e16_b_u__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_e16_b_u__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_e16_b_u__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_e16_b_u__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_e16_b_u__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_e16_b_u__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+E16L definitions}{\pageref{group___s_a_m_d21_e16_l__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_e16_l__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_e16_l__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_e16_l__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_e16_l__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_e16_l__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_e16_l__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+E17A definitions}{\pageref{group___s_a_m_d21_e17_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_e17_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_e17_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_e17_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_e17_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_e17_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_e17_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+E18A definitions}{\pageref{group___s_a_m_d21_e18_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_e18_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_e18_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_e18_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_e18_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_e18_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_e18_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+G15A definitions}{\pageref{group___s_a_m_d21_g15_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_g15_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_g15_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_g15_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_g15_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_g15_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_g15_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+G15B definitions}{\pageref{group___s_a_m_d21_g15_b__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_g15_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_g15_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_g15_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_g15_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_g15_b__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_g15_b__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+G15L definitions}{\pageref{group___s_a_m_d21_g15_l__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_g15_l__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_g15_l__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_g15_l__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_g15_l__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_g15_l__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_g15_l__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+G16A definitions}{\pageref{group___s_a_m_d21_g16_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_g16_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_g16_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_g16_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_g16_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_g16_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_g16_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+G16B definitions}{\pageref{group___s_a_m_d21_g16_b__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_g16_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_g16_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_g16_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_g16_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_g16_b__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_g16_b__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+G16L definitions}{\pageref{group___s_a_m_d21_g16_l__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_g16_l__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_g16_l__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_g16_l__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_g16_l__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_g16_l__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_g16_l__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+G17A definitions}{\pageref{group___s_a_m_d21_g17_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_g17_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_g17_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_g17_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_g17_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_g17_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_g17_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+G17\+AU definitions}{\pageref{group___s_a_m_d21_g17_a_u__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_g17_a_u__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_g17_a_u__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_g17_a_u__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_g17_a_u__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_g17_a_u__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_g17_a_u__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+G18A definitions}{\pageref{group___s_a_m_d21_g18_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_g18_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_g18_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_g18_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_g18_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_g18_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_g18_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+G18\+AU definitions}{\pageref{group___s_a_m_d21_g18_a_u__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_g18_a_u__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_g18_a_u__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_g18_a_u__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_g18_a_u__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_g18_a_u__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_g18_a_u__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+J15A definitions}{\pageref{group___s_a_m_d21_j15_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_j15_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_j15_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_j15_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_j15_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_j15_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_j15_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+J15B definitions}{\pageref{group___s_a_m_d21_j15_b__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_j15_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_j15_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_j15_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_j15_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_j15_b__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_j15_b__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+J16A definitions}{\pageref{group___s_a_m_d21_j16_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_j16_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_j16_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_j16_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_j16_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_j16_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_j16_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+J16B definitions}{\pageref{group___s_a_m_d21_j16_b__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_j16_b__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_j16_b__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_j16_b__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_j16_b__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_j16_b__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_j16_b__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+J17A definitions}{\pageref{group___s_a_m_d21_j17_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_j17_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_j17_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_j17_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_j17_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_j17_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_j17_a__port}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+A\+M\+D21\+J18A definitions}{\pageref{group___s_a_m_d21_j18_a__definitions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Definitions}{\pageref{group___s_a_m_d21_j18_a__cmsis}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group___s_a_m_d21_j18_a__api}}{}
\item \contentsline{section}{Registers Access Definitions}{\pageref{group___s_a_m_d21_j18_a__reg}}{}
\item \contentsline{section}{Peripheral Ids Definitions}{\pageref{group___s_a_m_d21_j18_a__id}}{}
\item \contentsline{section}{Peripheral Base Address Definitions}{\pageref{group___s_a_m_d21_j18_a__base}}{}
\item \contentsline{section}{P\+O\+RT Definitions}{\pageref{group___s_a_m_d21_j18_a__port}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Compiler abstraction layer and code utilities}{\pageref{group__group__sam0__utils}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Preprocessor -\/ Macro Recursion}{\pageref{group__group__sam0__utils__mrecursion}}{}
\item \contentsline{section}{Preprocessor -\/ Macro Repeat}{\pageref{group__group__sam0__utils__mrepeat}}{}
\item \contentsline{section}{Preprocessor -\/ Stringize}{\pageref{group__group__sam0__utils__stringz}}{}
\item \contentsline{section}{Preprocessor -\/ Token Paste}{\pageref{group__group__sam0__utils__tpaste}}{}
\item \contentsline{section}{Status Codes}{\pageref{group__group__sam0__utils__status__codes}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Standard I/O (stdio)}{\pageref{group__group__common__utils__stdio}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Standard serial I/O (stdio)}{\pageref{group__group__common__utils__stdio__stdio__serial}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Basic Math Functions}{\pageref{group__group_math}}{}
\item \contentsline{section}{Fast Math Functions}{\pageref{group__group_fast_math}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Square Root}{\pageref{group___s_q_r_t}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Complex Math Functions}{\pageref{group__group_cmplx_math}}{}
\item \contentsline{section}{Filtering Functions}{\pageref{group__group_filters}}{}
\item \contentsline{section}{Matrix Functions}{\pageref{group__group_matrix}}{}
\item \contentsline{section}{Transform Functions}{\pageref{group__group_transforms}}{}
\item \contentsline{section}{Controller Functions}{\pageref{group__group_controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+ID Motor Control}{\pageref{group___p_i_d}}{}
\item \contentsline{section}{Vector Clarke Transform}{\pageref{group__clarke}}{}
\item \contentsline{section}{Vector Inverse Clarke Transform}{\pageref{group__inv__clarke}}{}
\item \contentsline{section}{Vector Park Transform}{\pageref{group__park}}{}
\item \contentsline{section}{Vector Inverse Park transform}{\pageref{group__inv__park}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Statistics Functions}{\pageref{group__group_stats}}{}
\item \contentsline{section}{Support Functions}{\pageref{group__group_support}}{}
\item \contentsline{section}{Interpolation Functions}{\pageref{group__group_interpolation}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Linear Interpolation}{\pageref{group___linear_interpolate}}{}
\item \contentsline{section}{Bilinear Interpolation}{\pageref{group___bilinear_interpolate}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Examples}{\pageref{group__group_examples}}{}
\item \contentsline{section}{C\+M\+S\+IS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\item \contentsline{section}{Nested Vectored Interrupt Controller (N\+V\+IC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\item \contentsline{section}{System Control Block (S\+CB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{x\+Co\+Routine\+Create}{\pageref{group__x_co_routine_create}}{}
\item \contentsline{section}{v\+Co\+Routine\+Schedule}{\pageref{group__v_co_routine_schedule}}{}
\item \contentsline{section}{cr\+S\+T\+A\+RT}{\pageref{group__cr_s_t_a_r_t}}{}
\item \contentsline{section}{cr\+D\+E\+L\+AY}{\pageref{group__cr_d_e_l_a_y}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+S\+E\+ND}{\pageref{group__cr_q_u_e_u_e___s_e_n_d}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+R\+E\+C\+E\+I\+VE}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+S\+E\+N\+D\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}{\pageref{group__cr_q_u_e_u_e___s_e_n_d___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{Event\+Group}{\pageref{group___event_group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Event\+Group\+Handle\+\_\+t}{\pageref{group___event_group_handle__t}}{}
\item \contentsline{section}{x\+Event\+Group\+Create}{\pageref{group__x_event_group_create}}{}
\item \contentsline{section}{x\+Event\+Group\+Wait\+Bits}{\pageref{group__x_event_group_wait_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits}{\pageref{group__x_event_group_clear_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_clear_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits}{\pageref{group__x_event_group_set_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_set_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Sync}{\pageref{group__x_event_group_sync}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits}{\pageref{group__x_event_group_get_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_get_bits_from_i_s_r}}{}
\end{DoxyCompactList}
\item \contentsline{section}{x\+Message\+Buffer\+Create}{\pageref{group__x_message_buffer_create}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Create\+Static}{\pageref{group__x_message_buffer_create_static}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send}{\pageref{group__x_message_buffer_send}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send\+From\+I\+SR}{\pageref{group__x_message_buffer_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive}{\pageref{group__x_message_buffer_receive}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive\+From\+I\+SR}{\pageref{group__x_message_buffer_receive_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Reset}{\pageref{group__x_message_buffer_reset}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Space\+Available}{\pageref{group__x_message_buffer_space_available}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send\+Completed\+From\+I\+SR}{\pageref{group__x_message_buffer_send_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive\+Completed\+From\+I\+SR}{\pageref{group__x_message_buffer_receive_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Create}{\pageref{group__x_queue_create}}{}
\item \contentsline{section}{x\+Queue\+Create\+Static}{\pageref{group__x_queue_create_static}}{}
\item \contentsline{section}{x\+Queue\+Send}{\pageref{group__x_queue_send}}{}
\item \contentsline{section}{x\+Queue\+Overwrite}{\pageref{group__x_queue_overwrite}}{}
\item \contentsline{section}{x\+Queue\+Peek}{\pageref{group__x_queue_peek}}{}
\item \contentsline{section}{x\+Queue\+Peek\+From\+I\+SR}{\pageref{group__x_queue_peek_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive}{\pageref{group__x_queue_receive}}{}
\item \contentsline{section}{ux\+Queue\+Messages\+Waiting}{\pageref{group__ux_queue_messages_waiting}}{}
\item \contentsline{section}{v\+Queue\+Delete}{\pageref{group__v_queue_delete}}{}
\item \contentsline{section}{x\+Queue\+Send\+From\+I\+SR}{\pageref{group__x_queue_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Overwrite\+From\+I\+SR}{\pageref{group__x_queue_overwrite_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive\+From\+I\+SR}{\pageref{group__x_queue_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Semaphore\+Create\+Binary}{\pageref{group__v_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Binary}{\pageref{group__x_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Binary\+Static}{\pageref{group__x_semaphore_create_binary_static}}{}
\item \contentsline{section}{x\+Semaphore\+Take}{\pageref{group__x_semaphore_take}}{}
\item \contentsline{section}{x\+Semaphore\+Take\+Recursive}{\pageref{group__x_semaphore_take_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give}{\pageref{group__x_semaphore_give}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+Recursive}{\pageref{group__x_semaphore_give_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+From\+I\+SR}{\pageref{group__x_semaphore_give_from_i_s_r}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Mutex}{\pageref{group__x_semaphore_create_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Mutex\+Static}{\pageref{group__x_semaphore_create_mutex_static}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Recursive\+Mutex}{\pageref{group__x_semaphore_create_recursive_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Recursive\+Mutex\+Static}{\pageref{group__x_semaphore_create_recursive_mutex_static}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting}{\pageref{group__x_semaphore_create_counting}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting\+Static}{\pageref{group__x_semaphore_create_counting_static}}{}
\item \contentsline{section}{v\+Semaphore\+Delete}{\pageref{group__v_semaphore_delete}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Create}{\pageref{group__x_stream_buffer_create}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Create\+Static}{\pageref{group__x_stream_buffer_create_static}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send}{\pageref{group__x_stream_buffer_send}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send\+From\+I\+SR}{\pageref{group__x_stream_buffer_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive}{\pageref{group__x_stream_buffer_receive}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive\+From\+I\+SR}{\pageref{group__x_stream_buffer_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Stream\+Buffer\+Delete}{\pageref{group__v_stream_buffer_delete}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Is\+Full}{\pageref{group__x_stream_buffer_is_full}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Is\+Empty}{\pageref{group__x_stream_buffer_is_empty}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Reset}{\pageref{group__x_stream_buffer_reset}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Spaces\+Available}{\pageref{group__x_stream_buffer_spaces_available}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Bytes\+Available}{\pageref{group__x_stream_buffer_bytes_available}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Set\+Trigger\+Level}{\pageref{group__x_stream_buffer_set_trigger_level}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send\+Completed\+From\+I\+SR}{\pageref{group__x_stream_buffer_send_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive\+Completed\+From\+I\+SR}{\pageref{group__x_stream_buffer_receive_completed_from_i_s_r}}{}
\item \contentsline{section}{Task\+Handle\+\_\+t}{\pageref{group___task_handle__t}}{}
\item \contentsline{section}{task\+Y\+I\+E\+LD}{\pageref{group__task_y_i_e_l_d}}{}
\item \contentsline{section}{task\+E\+N\+T\+E\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL}{\pageref{group__task_e_n_t_e_r___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+E\+X\+I\+T\+\_\+\+C\+R\+I\+T\+I\+C\+AL}{\pageref{group__task_e_x_i_t___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}{\pageref{group__task_d_i_s_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{task\+E\+N\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}{\pageref{group__task_e_n_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{x\+Task\+Create}{\pageref{group__x_task_create}}{}
\item \contentsline{section}{x\+Task\+Create\+Static}{\pageref{group__x_task_create_static}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted}{\pageref{group__x_task_create_restricted}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted\+Static}{\pageref{group__x_task_create_restricted_static}}{}
\item \contentsline{section}{v\+Task\+Delete}{\pageref{group__v_task_delete}}{}
\item \contentsline{section}{v\+Task\+Delay}{\pageref{group__v_task_delay}}{}
\item \contentsline{section}{v\+Task\+Delay\+Until}{\pageref{group__v_task_delay_until}}{}
\item \contentsline{section}{x\+Task\+Abort\+Delay}{\pageref{group__x_task_abort_delay}}{}
\item \contentsline{section}{ux\+Task\+Priority\+Get}{\pageref{group__ux_task_priority_get}}{}
\item \contentsline{section}{v\+Task\+Get\+Info}{\pageref{group__v_task_get_info}}{}
\item \contentsline{section}{v\+Task\+Priority\+Set}{\pageref{group__v_task_priority_set}}{}
\item \contentsline{section}{v\+Task\+Suspend}{\pageref{group__v_task_suspend}}{}
\item \contentsline{section}{v\+Task\+Resume}{\pageref{group__v_task_resume}}{}
\item \contentsline{section}{v\+Task\+Resume\+From\+I\+SR}{\pageref{group__v_task_resume_from_i_s_r}}{}
\item \contentsline{section}{v\+Task\+Start\+Scheduler}{\pageref{group__v_task_start_scheduler}}{}
\item \contentsline{section}{v\+Task\+End\+Scheduler}{\pageref{group__v_task_end_scheduler}}{}
\item \contentsline{section}{v\+Task\+Suspend\+All}{\pageref{group__v_task_suspend_all}}{}
\item \contentsline{section}{x\+Task\+Resume\+All}{\pageref{group__x_task_resume_all}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count}{\pageref{group__x_task_get_tick_count}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count\+From\+I\+SR}{\pageref{group__x_task_get_tick_count_from_i_s_r}}{}
\item \contentsline{section}{ux\+Task\+Get\+Number\+Of\+Tasks}{\pageref{group__ux_task_get_number_of_tasks}}{}
\item \contentsline{section}{pc\+Task\+Get\+Name}{\pageref{group__pc_task_get_name}}{}
\item \contentsline{section}{pc\+Task\+Get\+Handle}{\pageref{group__pc_task_get_handle}}{}
\item \contentsline{section}{v\+Task\+List}{\pageref{group__v_task_list}}{}
\item \contentsline{section}{v\+Task\+Get\+Run\+Time\+Stats}{\pageref{group__v_task_get_run_time_stats}}{}
\item \contentsline{section}{x\+Task\+Notify}{\pageref{group__x_task_notify}}{}
\item \contentsline{section}{x\+Task\+Notify\+Wait}{\pageref{group__x_task_notify_wait}}{}
\item \contentsline{section}{x\+Task\+Notify\+Give}{\pageref{group__x_task_notify_give}}{}
\item \contentsline{section}{ul\+Task\+Notify\+Take}{\pageref{group__ul_task_notify_take}}{}
\item \contentsline{section}{x\+Task\+Notify\+State\+Clear}{\pageref{group__x_task_notify_state_clear}}{}
\item \contentsline{section}{S\+I\+O2\+H\+O\+ST -\/ U\+A\+RT}{\pageref{group__group__sio2host__uart}}{}
\item \contentsline{section}{B\+LE Manager}{\pageref{group__ble__manager}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{B\+LE G\+AP Events}{\pageref{group__ble__manager__gap__event}}{}
\item \contentsline{section}{B\+LE Event Subscription}{\pageref{group__ble__manager__event__subscription}}{}
\item \contentsline{section}{B\+LE Event Un-\/\+Subscribe}{\pageref{group__ble__manager__event__unsubscribe}}{}
\item \contentsline{section}{B\+LE Pairing}{\pageref{group__ble__manager__pairing}}{}
\item \contentsline{section}{Dynamic Advertisement/\+Scan Data}{\pageref{group__ble__manager__advertisement__structure}}{}
\item \contentsline{section}{B\+LE Services Add/\+Remove}{\pageref{group__ble__manager__service__addition}}{}
\item \contentsline{section}{Platform Initialization}{\pageref{group__ble__manager__platform__initialization}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+AP A\+P\+Is}{\pageref{group__gap__group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Device Configuration A\+P\+Is}{\pageref{group__gap__dev__config__group}}{}
\item \contentsline{section}{Address Management A\+P\+Is}{\pageref{group__gap__addr__mgmt__group}}{}
\item \contentsline{section}{Advertising Procedure A\+P\+Is}{\pageref{group__gap__adv__group}}{}
\item \contentsline{section}{Scanning Procedure A\+P\+Is}{\pageref{group__gap__scan__group}}{}
\item \contentsline{section}{Connecting Procedure A\+P\+Is}{\pageref{group__gap__conn__group}}{}
\item \contentsline{section}{Security A\+P\+Is}{\pageref{group__gap__sec__group}}{}
\item \contentsline{section}{Misc A\+P\+Is}{\pageref{group__gap__misc__group}}{}
\item \contentsline{section}{White-\/\+List A\+P\+Is}{\pageref{group__gap__whitelist__group}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+A\+TT Client A\+P\+Is}{\pageref{group__gatt__client__group}}{}
\item \contentsline{section}{G\+A\+TT Server A\+P\+Is}{\pageref{group__gatt__server__group}}{}
\item \contentsline{section}{L2\+C\+AP A\+P\+Is}{\pageref{group__l2cap__group}}{}
\item \contentsline{section}{H\+T\+PT A\+P\+Is}{\pageref{group__htpt__group}}{}
\item \contentsline{section}{Misc A\+P\+Is}{\pageref{group__misc__group}}{}
\item \contentsline{section}{Error codes}{\pageref{group__error__codes__group}}{}
\item \contentsline{section}{Direct test Mode A\+P\+Is (D\+TM)}{\pageref{group__dtm__group}}{}
\item \contentsline{section}{Calibration A\+P\+Is}{\pageref{group__calib__group}}{}
\item \contentsline{section}{M\+A\+C\+R\+Os}{\pageref{group__dbg__logs__group__macros}}{}
\item \contentsline{section}{Functions}{\pageref{group__dbg__logs__group__functions}}{}
\item \contentsline{section}{Examples}{\pageref{group__dbg__logs__group__examples}}{}
\item \contentsline{section}{serial First-\/\+In-\/\+First-\/\+Out Buffer (F\+I\+FO)}{\pageref{group__fifo__group}}{}
\item \contentsline{section}{Asfdoc\+\_\+sam0\+\_\+sercom\+\_\+i2c\+\_\+group}{\pageref{group__asfdoc__sam0__sercom__i2c__group}}{}
\item \contentsline{section}{Analog Comparators}{\pageref{group___s_a_m_d21___a_c}}{}
\item \contentsline{section}{Analog Digital Converter}{\pageref{group___s_a_m_d21___a_d_c}}{}
\item \contentsline{section}{Digital Analog Converter}{\pageref{group___s_a_m_d21___d_a_c}}{}
\item \contentsline{section}{Direct Memory Access Controller}{\pageref{group___s_a_m_d21___d_m_a_c}}{}
\item \contentsline{section}{Device Service Unit}{\pageref{group___s_a_m_d21___d_s_u}}{}
\item \contentsline{section}{External Interrupt Controller}{\pageref{group___s_a_m_d21___e_i_c}}{}
\item \contentsline{section}{Event System Interface}{\pageref{group___s_a_m_d21___e_v_s_y_s}}{}
\item \contentsline{section}{Generic Clock Generator}{\pageref{group___s_a_m_d21___g_c_l_k}}{}
\item \contentsline{section}{H\+SB Matrix}{\pageref{group___s_a_m_d21___h_m_a_t_r_i_x_b}}{}
\item \contentsline{section}{Inter-\/\+IC Sound Interface}{\pageref{group___s_a_m_d21___i2_s}}{}
\item \contentsline{section}{Cortex-\/\+M0+ Micro-\/\+Trace Buffer}{\pageref{group___s_a_m_d21___m_t_b}}{}
\item \contentsline{section}{Non-\/\+Volatile Memory Controller}{\pageref{group___s_a_m_d21___n_v_m_c_t_r_l}}{}
\item \contentsline{section}{Peripheral Software A\+PI}{\pageref{group__fuses__api}}{}
\item \contentsline{section}{Peripheral Access Controller}{\pageref{group___s_a_m_d21___p_a_c}}{}
\item \contentsline{section}{Power Manager}{\pageref{group___s_a_m_d21___p_m}}{}
\item \contentsline{section}{Port Module}{\pageref{group___s_a_m_d21___p_o_r_t}}{}
\item \contentsline{section}{Real-\/\+Time Counter}{\pageref{group___s_a_m_d21___r_t_c}}{}
\item \contentsline{section}{Serial Communication Interface}{\pageref{group___s_a_m_d21___s_e_r_c_o_m}}{}
\item \contentsline{section}{System Control}{\pageref{group___s_a_m_d21___s_y_s_c_t_r_l}}{}
\item \contentsline{section}{Basic Timer Counter}{\pageref{group___s_a_m_d21___t_c}}{}
\item \contentsline{section}{Timer Counter Control}{\pageref{group___s_a_m_d21___t_c_c}}{}
\item \contentsline{section}{Universal Serial Bus}{\pageref{group___s_a_m_d21___u_s_b}}{}
\item \contentsline{section}{Watchdog Timer}{\pageref{group___s_a_m_d21___w_d_t}}{}
\end{DoxyCompactList}
