$date
	Wed May 15 18:44:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module u0 $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var reg 1 " q $end
$var reg 1 ! qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5
1#
#10
0#
1$
#15
0!
1"
1#
#20
0#
1%
0$
#25
1!
0"
1#
#30
0#
1$
#35
0!
1"
1#
#40
0#
#45
1!
0"
1#
#50
0#
#55
0!
1"
1#
#60
0#
#65
1!
0"
1#
#70
0#
#75
0!
1"
1#
#80
0#
#85
1!
0"
1#
#90
0#
#95
0!
1"
1#
#100
0#
#105
1!
0"
1#
#110
0#
#115
0!
1"
1#
#120
0#
#125
1!
0"
1#
#130
0#
