$date
	Fri Sep 27 21:06:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu $end
$var wire 32 ! A [31:0] $end
$var wire 3 " ALU_Sel [2:0] $end
$var wire 32 # B [31:0] $end
$var parameter 3 $ ADD $end
$var parameter 3 % AND $end
$var parameter 32 & DATA_WIDTH $end
$var parameter 3 ' EQ $end
$var parameter 3 ( GT $end
$var parameter 3 ) GTU $end
$var parameter 3 * OR $end
$var parameter 3 + SUB $end
$var parameter 3 , XOR $end
$var reg 32 - ALU_Result [31:0] $end
$var reg 1 . Zero $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 ,
b1 +
b11 *
b110 )
b101 (
b111 '
b100000 &
b10 %
b0 $
$end
#0
$dumpvars
0.
b11111111111111111111111111110110 -
b11111111111111111111111111101100 #
b0 "
b1010 !
$end
#2000
b11110 -
b1 "
#4000
b1000 -
b10 "
#6000
b11111111111111111111111111101110 -
b11 "
#8000
b11111111111111111111111111100110 -
b100 "
#10000
b1 -
b101 "
#12000
1.
b0 -
b110 "
#14000
b111 "
#16001
0.
b11000100 -
b10 "
b10011010111 #
b11111111111111111111100111001100 !
#18001
1.
b0 -
b110 "
b10001011101 #
b101001110 !
#20001
0.
b1100000111 -
b1 "
b11111111111111111111111011111000 #
b111111111 !
#22001
b11111111111111111111001011001101 -
b1011100100 #
b11111111111111111111010110110001 !
#24001
b11111111111111111111111110100100 -
b101111000100 #
b101101101000 !
#26001
b1 -
b110 "
b1110100100 #
b11111111111111111111100101000001 !
#28001
b101100110100 -
b100 "
b11111111111111111111010000000110 #
b11111111111111111111111100110010 !
#30001
b1 -
b110 "
b1111000100 #
b11111111111111111111100101100001 !
#32001
1.
b0 -
b11111111111111111111011010101101 #
b11111111111111111111010010111000 !
#34001
b111 "
b110000011000 #
b11111111111111111111010111101010 !
#36002
