
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003544                       # Number of seconds simulated
sim_ticks                                  3544339872                       # Number of ticks simulated
final_tick                               531471441867                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64156                       # Simulator instruction rate (inst/s)
host_op_rate                                    81198                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 225139                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877364                       # Number of bytes of host memory used
host_seconds                                 15742.88                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278294209                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       136320                       # Number of bytes read from this memory
system.physmem.bytes_read::total               141568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        92672                       # Number of bytes written to this memory
system.physmem.bytes_written::total             92672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1065                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1106                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             724                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  724                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1480671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     38461323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39941993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1480671                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1480671                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26146477                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26146477                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26146477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1480671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     38461323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               66088470                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8499617                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3118226                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2538631                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       209431                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1285944                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1206407                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           329784                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9306                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3113112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17225342                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3118226                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1536191                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3790488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1126119                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         599676                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1524581                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         88965                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8416083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.531965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.311289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4625595     54.96%     54.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           331820      3.94%     58.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           270114      3.21%     62.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           650048      7.72%     69.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           173596      2.06%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           235641      2.80%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           162304      1.93%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            95100      1.13%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1871865     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8416083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.366867                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.026602                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3249456                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        586228                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3644940                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         22949                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         912503                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       530449                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           327                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20628260                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1628                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         912503                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3486947                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          107421                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       136403                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3425488                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        347313                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19896913                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           241                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         138910                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        113167                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27821919                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92903844                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92903844                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17063746                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10758132                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4192                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2525                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            972843                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1870580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       970741                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        19554                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       339020                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18788966                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14901926                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        31007                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6472977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     19938808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          804                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8416083                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.770649                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.895763                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2916586     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1808788     21.49%     56.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1181640     14.04%     70.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       875141     10.40%     80.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       758045      9.01%     89.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       396793      4.71%     94.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       338649      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        67132      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        73309      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8416083                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88723     69.83%     69.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          19236     15.14%     84.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19088     15.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12386476     83.12%     83.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       207810      1.39%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1663      0.01%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1489573     10.00%     94.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       816404      5.48%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14901926                       # Type of FU issued
system.switch_cpus.iq.rate                   1.753247                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              127051                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008526                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38377990                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25266329                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14519984                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15028977                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        56575                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       739968                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          439                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       245791                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         912503                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           58715                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8211                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18793167                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        42817                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1870580                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       970741                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2506                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6642                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       119497                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       246331                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14665901                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1395044                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       236022                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2191015                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2066962                       # Number of branches executed
system.switch_cpus.iew.exec_stores             795971                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.725478                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14530095                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14519984                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9440914                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26822812                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.708310                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351973                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12291256                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6501985                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3397                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       212866                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7503580                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.638052                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.147191                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2890217     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2088326     27.83%     66.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       843227     11.24%     77.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       484970      6.46%     84.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       386944      5.16%     89.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       162508      2.17%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       191824      2.56%     93.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        94206      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       361358      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7503580                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12291256                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1855560                       # Number of memory references committed
system.switch_cpus.commit.loads               1130610                       # Number of loads committed
system.switch_cpus.commit.membars                1688                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1763103                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11078280                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250613                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        361358                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25935294                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38499593                       # The number of ROB writes
system.switch_cpus.timesIdled                    3303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   83534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12291256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.849962                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.849962                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.176524                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.176524                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65983422                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20052988                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19026189                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3392                       # number of misc regfile writes
system.l2.replacements                           1106                       # number of replacements
system.l2.tagsinuse                       8190.268976                       # Cycle average of tags in use
system.l2.total_refs                           518375                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9294                       # Sample count of references to valid blocks.
system.l2.avg_refs                          55.775231                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           545.802427                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      38.011890                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     535.452962                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            7071.001696                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.066626                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.004640                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.065363                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.863159                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999789                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4524                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4525                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2672                       # number of Writeback hits
system.l2.Writeback_hits::total                  2672                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4576                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4577                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4576                       # number of overall hits
system.l2.overall_hits::total                    4577                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1063                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1104                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1065                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1106                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1065                       # number of overall misses
system.l2.overall_misses::total                  1106                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1915959                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     38137501                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        40053460                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       131229                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        131229                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1915959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     38268730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         40184689                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1915959                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     38268730                       # number of overall miss cycles
system.l2.overall_miss_latency::total        40184689                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5629                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2672                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2672                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                54                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5641                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5683                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5641                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5683                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.190263                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.196127                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037037                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.188796                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.194616                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.188796                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.194616                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 46730.707317                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 35877.235183                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 36280.307971                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 65614.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65614.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 46730.707317                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 35933.079812                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 36333.353526                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 46730.707317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 35933.079812                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 36333.353526                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  724                       # number of writebacks
system.l2.writebacks::total                       724                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1063                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1104                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1106                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1681467                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     31951906                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     33633373                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       119349                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       119349                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1681467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     32071255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     33752722                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1681467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     32071255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     33752722                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.190263                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.196127                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.188796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194616                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.188796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194616                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 41011.390244                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 30058.237065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 30465.011775                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 59674.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59674.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 41011.390244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 30113.854460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 30517.831826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 41011.390244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 30113.854460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 30517.831826                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                512.949382                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001533340                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    516                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1940956.085271                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    38.949382                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            474                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.062419                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.759615                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.822034                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1524530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1524530                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1524530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1524530                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1524530                       # number of overall hits
system.cpu.icache.overall_hits::total         1524530                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2524842                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2524842                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2524842                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2524842                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2524842                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2524842                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1524581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1524581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1524581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1524581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1524581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1524581                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 49506.705882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49506.705882                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 49506.705882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49506.705882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 49506.705882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49506.705882                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2048328                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2048328                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2048328                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2048328                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2048328                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2048328                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 48769.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48769.714286                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 48769.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48769.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 48769.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48769.714286                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5641                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                157703019                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5897                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               26742.923351                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   224.972545                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      31.027455                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.878799                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.121201                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1059886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1059886                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       720881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         720881                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1893                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1893                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1696                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1780767                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1780767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1780767                       # number of overall hits
system.cpu.dcache.overall_hits::total         1780767                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        13920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13920                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          496                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        14416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        14416                       # number of overall misses
system.cpu.dcache.overall_misses::total         14416                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    430909830                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    430909830                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     24993991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24993991                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    455903821                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    455903821                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    455903821                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    455903821                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1073806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1073806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       721377                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       721377                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1795183                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1795183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1795183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1795183                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012963                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000688                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008030                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008030                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008030                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008030                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 30956.165948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30956.165948                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 50391.110887                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50391.110887                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 31624.848849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31624.848849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 31624.848849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31624.848849                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        33554                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets        33554                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2672                       # number of writebacks
system.cpu.dcache.writebacks::total              2672                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8333                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          442                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         8775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         8775                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8775                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5587                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5587                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           54                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5641                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     78426063                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     78426063                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1271534                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1271534                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     79697597                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     79697597                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     79697597                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     79697597                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003142                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003142                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003142                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003142                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14037.240558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14037.240558                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 23546.925926                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23546.925926                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14128.274597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14128.274597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14128.274597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14128.274597                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
