// Seed: 3027011937
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    input  tri1 id_2
);
  assign id_0 = 1'd0 - id_2;
  tri  id_4 = id_2;
  wire id_5;
  module_2(
      id_5, id_5, id_5, id_5
  );
  tri0 id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  wire  id_2
);
  module_0(
      id_1, id_1, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_5 = id_5[1 : 1];
endmodule
