# do GUTIEREZ_JETER_LAB_3_FALL_2017_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Modifying /mnt/1158F89F14FC49C4/Quartus_Installation/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:50:33 on Sep 25,2017
# vcom -reportprogress 300 -93 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package GUTIERREZ_ADDER_PACKAGE_COMPARE
# End time: 19:50:33 on Sep 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_4_BITS.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:50:33 on Sep 25,2017
# vcom -reportprogress 300 -93 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_ADDER_4_BITS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package GUTIERREZ_ADDER_PACKAGE_COMPARE
# -- Compiling entity GUTIERREZ_ADDER_4_BITS
# -- Compiling architecture DESIGN of GUTIERREZ_ADDER_4_BITS
# End time: 19:50:33 on Sep 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:50:33 on Sep 25,2017
# vcom -reportprogress 300 -93 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package GUTIERREZ_ADDER_PACKAGE_COMPARE
# -- Compiling entity GUTIERREZ_FULL_ADDER_USING_GATES
# -- Compiling architecture arch of GUTIERREZ_FULL_ADDER_USING_GATES
# End time: 19:50:33 on Sep 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_4_BIT_ADDER.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 19:50:51 on Sep 25,2017
# vcom -reportprogress 300 -work work /mnt/1158F89F14FC49C4/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC323_LAB3_MODELSIM_COMPARATOR_ADD_SUB_FALL_2017/GUTIERREZ_TEST_4_BIT_ADDER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package GUTIERREZ_ADDER_PACKAGE_COMPARE
# -- Compiling entity GUTIERREZ_TEST_4_BIT_ADDER
# -- Compiling architecture arch_test of GUTIERREZ_TEST_4_BIT_ADDER
# End time: 19:50:51 on Sep 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.gutierrez_test_4_bit_adder
# vsim work.gutierrez_test_4_bit_adder 
# Start time: 19:51:04 on Sep 25,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.gutierrez_adder_package_compare
# Loading work.gutierrez_test_4_bit_adder(arch_test)
# Loading ieee.std_logic_signed(body)
# Loading work.gutierrez_adder_4_bits(design)
# Loading work.gutierrez_full_adder_using_gates(arch)
add wave -position insertpoint sim:/gutierrez_test_4_bit_adder/*
run -all
# ** Note: TESTING 4 BIT ADDER
#    Time: 100 ns  Iteration: 0  Instance: /gutierrez_test_4_bit_adder
# ** Note: Test completed
#    Time: 2990 ns  Iteration: 0  Instance: /gutierrez_test_4_bit_adder
