[
    {
        "header": "Abstract",
        "images": []
    },
    {
        "header": "1Introduction",
        "images": []
    },
    {
        "header": "2Background",
        "images": [
            {
                "img": "https://arxiv.org/html/2510.13602/x1.png",
                "caption": "(a)",
                "position": 241
            },
            {
                "img": "https://arxiv.org/html/2510.13602/x1.png",
                "caption": "(a)",
                "position": 244
            },
            {
                "img": "https://arxiv.org/html/2510.13602/x2.png",
                "caption": "(b)",
                "position": 250
            },
            {
                "img": "https://arxiv.org/html/2510.13602/x3.png",
                "caption": "(c)",
                "position": 256
            },
            {
                "img": "https://arxiv.org/html/2510.13602/x4.png",
                "caption": "Figure 2:The overlapping rateγ​(t)\\gamma(t)ofInfLLM-V2.",
                "position": 278
            }
        ]
    },
    {
        "header": "3NOSA",
        "images": [
            {
                "img": "https://arxiv.org/html/2510.13602/x5.png",
                "caption": "Figure 3:The framework ofNOSA.\nBy introducing a locality constraint,NOSAselects a larger proportion of GPU-resident blocks compared with vanilla offloading, thereby reducing PCIe communication volume. For simplicity, we omit the selected blocks from the attention sink and sliding window attention.",
                "position": 333
            },
            {
                "img": "https://arxiv.org/html/2510.13602/x6.png",
                "caption": "Figure 4:Comparing localityγ​(t)\\gamma(t)betweenNOSAandInfLLM-V2.",
                "position": 621
            }
        ]
    },
    {
        "header": "4Inference System Implmentation",
        "images": [
            {
                "img": "https://arxiv.org/html/2510.13602/x7.png",
                "caption": "Figure 5:Effective throughput of communication kernels.",
                "position": 642
            },
            {
                "img": "https://arxiv.org/html/2510.13602/x8.png",
                "caption": "Figure 6:Wall time per KV cache update step under the configurationB=64B=64,H=2H=2,n=8192n=8192,d=128d=128, andnb=64n_{b}=64.",
                "position": 664
            }
        ]
    },
    {
        "header": "5Experiments",
        "images": []
    },
    {
        "header": "6Related Works",
        "images": []
    },
    {
        "header": "7Conclusion",
        "images": []
    },
    {
        "header": "8Near-Term Future Work",
        "images": []
    },
    {
        "header": "References",
        "images": []
    },
    {
        "header": "Appendix ALocality",
        "images": []
    },
    {
        "header": "Appendix BHyperparameters",
        "images": []
    }
]