read_verilog -sv -lib ../common/cmos_cells.v
read_verilog -sv add_sub_machine.sv

synth
dfflibmap -liberty ../common/cmos_cells.lib
abc -liberty ../common/cmos_cells.lib
opt_clean

stat -liberty ../common/cmos_cells.lib

write_verilog syn.v
