<pre>
<h3>
<a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/memories/implicit_en.v.html" target="file-frame">third_party/tools/yosys/tests/memories/implicit_en.v</a>


module test (
	clk,
	rd_addr,
	rd_data,
	wr_addr,
	wr_en,
	wr_data
);
	input clk;
	input [3:0] rd_addr;
	output reg [31:0] rd_data;
	input [3:0] wr_addr;
	input [3:0] wr_en;
	input [31:0] wr_data;
	reg [511:0] mem;
	always @(posedge clk) begin
		mem[((15 - wr_addr) * 32)+:8] <= (wr_en[0] ? wr_data[7:0] : mem[((15 - wr_addr) * 32)+:8]);
		mem[(((15 - wr_addr) * 32) + 8)+:8] <= (wr_en[1] ? wr_data[15:8] : mem[(((15 - wr_addr) * 32) + 8)+:8]);
		mem[(((15 - wr_addr) * 32) + 16)+:8] <= (wr_en[2] ? wr_data[23:16] : mem[(((15 - wr_addr) * 32) + 16)+:8]);
		mem[(((15 - wr_addr) * 32) + 24)+:8] <= (wr_en[3] ? wr_data[31:24] : mem[(((15 - wr_addr) * 32) + 24)+:8]);
		rd_data <= mem[((15 - rd_addr) * 32)+:32];
	end
endmodule


</pre>