m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/simulation/modelsim
vflopre
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1573046334
!i10b 1
!s100 VFGGz=S`fNAeW?44KRTIB3
Id]3CXaVM>8S=4e4U7>^X13
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 flopre_sv_unit
S1
R0
w1573045397
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1573046334.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv|
!i113 1
Z4 o-sv -work work
Z5 !s92 -sv -work work {+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3}
Z6 tCvgOpt 0
vflopre_tb
R1
!s110 1573046335
!i10b 1
!s100 2hfa:KD`6XOlik@hVY7CW1
IYnkN9>b2oh;7VB[3JSZNM3
R2
!s105 flopre_tb_sv_unit
S1
R0
w1573046254
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre_tb.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre_tb.sv
L0 1
R3
r1
!s85 0
31
!s108 1573046335.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre_tb.sv|
!i113 1
R4
R5
R6
