0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/SODONNE8/Documents/GitHub/DIGITAL-SYSTEMS-DESIGN/Lab C/Provided code/full_adder.v,1741261562,verilog,,C:/Users/SODONNE8/Documents/GitHub/DIGITAL-SYSTEMS-DESIGN/Lab C/project_C/project_C.srcs/sources_1/new/six_bit_ripple_adder.v,,FullAdder,,,,,,,,
C:/Users/SODONNE8/Documents/GitHub/DIGITAL-SYSTEMS-DESIGN/Lab C/project_C/project_C.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/SODONNE8/Documents/GitHub/DIGITAL-SYSTEMS-DESIGN/Lab C/project_C/project_C.srcs/sim_1/new/tb_six_bit_ripple_adder.v,1741275895,verilog,,,,tb_six_bit_ripple_adder,,,,,,,,
C:/Users/SODONNE8/Documents/GitHub/DIGITAL-SYSTEMS-DESIGN/Lab C/project_C/project_C.srcs/sources_1/new/six_bit_ripple_adder.v,1741272176,verilog,,C:/Users/SODONNE8/Documents/GitHub/DIGITAL-SYSTEMS-DESIGN/Lab C/project_C/project_C.srcs/sim_1/new/tb_six_bit_ripple_adder.v,,six_bit_ripple_adder,,,,,,,,
