$date
	Sun Oct 23 05:54:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#714039
b1111 !
1"
#714042
b1111 &
b1111 %
1$
#714043
0"
#714046
b101110 &
b101110 %
#714050
b10111 &
b10111 %
#714054
b1000110 &
b1000110 %
#714058
b100011 &
b100011 %
#714062
b1101010 &
b1101010 %
#714066
b110101 &
b110101 %
#714070
b10100000 &
b10100000 %
#714074
b1010000 &
b1010000 %
#714078
b101000 &
b101000 %
#714082
b10100 &
b10100 %
#714086
b1010 &
b1010 %
#714090
b101 &
b101 %
#714094
b10000 &
b10000 %
#714098
b1000 &
b1000 %
#714102
b100 &
b100 %
#714106
b10 &
b10 %
#714110
b1 &
1#
b1 %
#714114
b0 &
b0 %
0#
0$
#1710442
b1000 &
b1000 %
1$
b1000 !
1"
#1710443
0"
#1710446
b100 &
b100 %
#1710450
b10 &
b10 %
#1710454
b1 &
1#
b1 %
#1710458
b0 &
b0 %
0#
0$
#2760619
b100 !
1"
#2760622
b100 &
b100 %
1$
#2760623
0"
#2760626
b10 &
b10 %
#2760630
b1 &
1#
b1 %
#2760634
b0 &
b0 %
0#
0$
#4500012
