load_package flow
project_new -overwrite top_level_fil
set_global_assignment -name FAMILY  {Cyclone V}
set_global_assignment -name DEVICE  {5CGXFC7D6F31C7ES}
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/sources_adapt/in_adapt.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/sources_adapt/in_conv.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/sources_adapt/in_storing.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/sources_adapt/out_adapt.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/sources_adapt/out_storing.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/sources_adapt/out_stream.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/sources_adapt/top_level.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/sources_adapt/fifo_out/fifo.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/sources_adapt/fifo/fifo.vhd
set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER ON
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/MWClkMgr.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/rgmiiBridge.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/mwrxmac.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/mwtxmac.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/mwpingram.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/MWMAC.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/MWDPRAM.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/FILUDPCRC.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/FILPktMUX.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/FILCmdProc.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/MWAsyncFIFO.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/FILDataProc.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/MWPKTBuffer.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/MWUDPPKTBuilder.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/FILPktProc.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/FILCommLayer.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/mwfil_dpscram.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/mwfil_udfifo.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/mwfil_bus2dut.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/mwfil_chifcore.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/mwfil_controller.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/mwfil_dut2bus.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/top_level_wrapper.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/mwfil_chiftop.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/FILCore.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/MWMdioAdv.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/MDIOROM.vhd
set_global_assignment -name VHDL_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/top_level_fil.vhd
source C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/top_level_fil.qsf
set_global_assignment -name SDC_FILE C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_3/filsrc/top_level_fil.sdc
set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER ON
set_global_assignment -name TOP_LEVEL_ENTITY top_level_fil
execute_flow -analysis_and_elaboration
project_close
