###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:23:11 2022
#  Design:            Integrator
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.000
  Arrival Time                  1.964
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |    0.036 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |    0.036 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.485 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.452 |    0.487 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1    | IN_5VX16   |  0.508 |   0.960 |    0.996 | 
     | Delay_out1_reg[0]/C  |   ^   | clk__L2_N1    | DFRRQ_5VX1 |  0.003 |   0.963 |    0.998 | 
     | Delay_out1_reg[0]/Q  |   v   | Delay_out1[0] | DFRRQ_5VX1 |  1.001 |   1.964 |    2.000 | 
     | Delay1_out1_reg[0]/D |   v   | Delay_out1[0] | DFRRQ_5VX1 |  0.000 |   1.964 |    2.000 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -0.036 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.036 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.431 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.435 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    0.964 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.003 |    0.968 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.012
  Arrival Time                  1.977
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |    0.035 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |    0.035 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.484 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |    0.488 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.515 |   0.967 |    1.002 | 
     | Delay_out1_reg[13]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.971 |    1.006 | 
     | Delay_out1_reg[13]/Q  |   v   | Delay_out1[13] | DFRRQ_5VX1 |  1.006 |   1.977 |    2.012 | 
     | Delay1_out1_reg[13]/D |   v   | Delay_out1[13] | DFRRQ_5VX1 |  0.000 |   1.977 |    2.012 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.035 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.035 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.432 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.437 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    0.973 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.013 |    0.978 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.008
  Arrival Time                  1.975
  Slack Time                   -0.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |    0.033 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |    0.033 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.482 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.003 |   0.452 |    0.485 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   |  0.515 |   0.968 |    1.001 | 
     | Delay_out1_reg[15]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 |  0.004 |   0.971 |    1.005 | 
     | Delay_out1_reg[15]/Q  |   v   | Delay_out1[15] | DFRRQ_5VX1 |  1.003 |   1.974 |    2.008 | 
     | Delay1_out1_reg[15]/D |   v   | Delay_out1[15] | DFRRQ_5VX1 |  0.001 |   1.975 |    2.008 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.033 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.033 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.434 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.439 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    0.975 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.012 |    0.979 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.008
  Arrival Time                  1.986
  Slack Time                   -0.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |    0.022 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |    0.021 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.471 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.452 |    0.473 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   |  0.518 |   0.969 |    0.991 | 
     | Delay_out1_reg[6]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 |  0.003 |   0.972 |    0.994 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | DFRRQ_5VX1 |  1.013 |   1.986 |    2.007 | 
     | Delay1_out1_reg[6]/D |   v   | Delay_out1[6] | DFRRQ_5VX1 |  0.001 |   1.986 |    2.008 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -0.022 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.021 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.446 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.449 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    0.987 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   1.012 |    0.990 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.009
  Arrival Time                  2.004
  Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |    0.004 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |    0.004 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.453 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.003 |   0.452 |    0.456 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   |  0.515 |   0.968 |    0.972 | 
     | Delay_out1_reg[14]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 |  0.003 |   0.971 |    0.975 | 
     | Delay_out1_reg[14]/Q  |   v   | Delay_out1[14] | DFRRQ_5VX1 |  1.033 |   2.004 |    2.008 | 
     | Delay1_out1_reg[14]/D |   v   | Delay_out1[14] | DFRRQ_5VX1 |  0.000 |   2.004 |    2.009 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.004 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.004 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.463 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.468 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.007 |    1.003 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.013 |    1.008 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.008
  Arrival Time                  2.017
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.008 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.009 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.441 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.452 |    0.443 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   |  0.518 |   0.969 |    0.961 | 
     | Delay_out1_reg[3]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 |  0.003 |   0.972 |    0.964 | 
     | Delay_out1_reg[3]/Q  |   v   | Delay_out1[3] | DFRRQ_5VX1 |  1.044 |   2.016 |    2.008 | 
     | Delay1_out1_reg[3]/D |   v   | Delay_out1[3] | DFRRQ_5VX1 |  0.000 |   2.017 |    2.008 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.008 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.009 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.476 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.479 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.017 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.013 |    1.021 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.004
  Arrival Time                  2.053
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.049 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.049 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.400 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.453 |    0.404 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.515 |   0.967 |    0.919 | 
     | Delay_out1_reg[4]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.972 |    0.923 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | DFRRQ_5VX1 |  1.081 |   2.052 |    2.003 | 
     | Delay1_out1_reg[4]/D |   v   | Delay_out1[4] | DFRRQ_5VX1 |  0.000 |   2.053 |    2.004 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.049 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.049 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.516 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.520 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.058 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.013 |    1.062 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.993
  Arrival Time                  2.047
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.054 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.054 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.395 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |    0.399 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.515 |   0.967 |    0.913 | 
     | Delay_out1_reg[12]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.972 |    0.918 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | DFRRQ_5VX1 |  1.074 |   2.046 |    1.992 | 
     | Delay1_out1_reg[12]/D |   v   | Delay_out1[12] | DFRRQ_5VX1 |  0.001 |   2.047 |    1.993 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.054 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.054 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.521 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.526 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.007 |    1.061 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.013 |    1.067 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.998
  Arrival Time                  2.097
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.100 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.100 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.349 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.452 |    0.352 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   |  0.518 |   0.969 |    0.869 | 
     | Delay_out1_reg[2]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 |  0.003 |   0.972 |    0.872 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | DFRRQ_5VX1 |  1.124 |   2.096 |    1.997 | 
     | Delay1_out1_reg[2]/D |   v   | Delay_out1[2] | DFRRQ_5VX1 |  0.001 |   2.097 |    1.998 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.100 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.100 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.567 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.571 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.109 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   1.012 |    1.112 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.992
  Arrival Time                  2.111
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.119 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.119 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.330 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |    0.334 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.515 |   0.967 |    0.848 | 
     | Delay_out1_reg[10]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.971 |    0.852 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | DFRRQ_5VX1 |  1.139 |   2.110 |    1.991 | 
     | Delay1_out1_reg[10]/D |   v   | Delay_out1[10] | DFRRQ_5VX1 |  0.001 |   2.111 |    1.992 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.119 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.119 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.586 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.591 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.007 |    1.126 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.012 |    1.131 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.978
  Arrival Time                  2.205
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.227 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.227 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.222 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.453 |    0.226 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.515 |   0.967 |    0.740 | 
     | Delay_out1_reg[7]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.971 |    0.745 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | DFRRQ_5VX1 |  1.232 |   2.204 |    1.977 | 
     | Delay1_out1_reg[7]/D |   v   | Delay_out1[7] | DFRRQ_5VX1 |  0.001 |   2.205 |    1.978 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.227 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.227 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.694 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.699 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.007 |    1.234 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.013 |    1.240 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.979
  Arrival Time                  2.206
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.227 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.227 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.222 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.453 |    0.225 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.515 |   0.967 |    0.740 | 
     | Delay_out1_reg[5]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.972 |    0.744 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | DFRRQ_5VX1 |  1.231 |   2.203 |    1.976 | 
     | Delay1_out1_reg[5]/D |   v   | Delay_out1[5] | DFRRQ_5VX1 |  0.003 |   2.206 |    1.979 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.227 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.227 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.695 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.698 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.236 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.013 |    1.240 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Delay1_out1_reg[11]/C 
Endpoint:   Delay1_out1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.966
  Arrival Time                  2.215
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.250 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.250 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.199 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |    0.203 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.515 |   0.967 |    0.717 | 
     | Delay_out1_reg[11]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.972 |    0.722 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | DFRRQ_5VX1 |  1.242 |   2.213 |    1.964 | 
     | Delay1_out1_reg[11]/D |   v   | Delay_out1[11] | DFRRQ_5VX1 |  0.002 |   2.215 |    1.966 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.250 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.250 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.717 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.722 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.248 | 
     | Delay1_out1_reg[11]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.250 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.376
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.351 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.351 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.098 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |    0.101 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.504 |   0.956 |    0.605 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.002 |   0.958 |    0.607 | 
     | Delay2_reg_reg[1][2]/Q |   v   | Delay2_out1[2] | DFRRQ_5VX1 |  0.794 |   1.752 |    1.400 | 
     | add_123_40/g535/CI     |   v   | Delay2_out1[2] | FA_5VX1    |  0.000 |   1.752 |    1.400 | 
     | add_123_40/g535/S      |   v   | Out[2]         | FA_5VX1    |  0.624 |   2.376 |    2.024 | 
     | Delay2_reg_reg[0][2]/D |   v   | Out[2]         | DFRRQ_5VX1 |  0.000 |   2.376 |    2.024 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.351 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.352 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.819 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.824 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.350 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.000 |    1.351 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.022
  Arrival Time                  2.395
  Slack Time                    0.373
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.373 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.373 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.076 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |    0.080 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.504 |   0.956 |    0.584 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.001 |   0.958 |    0.585 | 
     | Delay2_reg_reg[1][4]/Q |   v   | Delay2_out1[4] | DFRRQ_5VX1 |  0.793 |   1.751 |    1.378 | 
     | add_123_40/g533/CI     |   v   | Delay2_out1[4] | FA_5VX1    |  0.000 |   1.751 |    1.378 | 
     | add_123_40/g533/S      |   v   | Out[4]         | FA_5VX1    |  0.644 |   2.395 |    2.022 | 
     | Delay2_reg_reg[0][4]/D |   v   | Out[4]         | DFRRQ_5VX1 |  0.000 |   2.395 |    2.022 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.373 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.373 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.840 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.845 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.371 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.372 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.022
  Arrival Time                  2.408
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.386 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.386 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.064 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |    0.067 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.504 |   0.956 |    0.571 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.001 |   0.958 |    0.572 | 
     | Delay2_reg_reg[1][5]/Q |   v   | Delay2_out1[5] | DFRRQ_5VX1 |  0.804 |   1.761 |    1.376 | 
     | add_123_40/g532/CI     |   v   | Delay2_out1[5] | FA_5VX1    |  0.000 |   1.761 |    1.376 | 
     | add_123_40/g532/S      |   v   | Out[5]         | FA_5VX1    |  0.646 |   2.408 |    2.022 | 
     | Delay2_reg_reg[0][5]/D |   v   | Out[5]         | DFRRQ_5VX1 |  0.000 |   2.408 |    2.022 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.385 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.386 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.853 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.858 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.384 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.385 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.023
  Arrival Time                  2.421
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.398 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.398 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.051 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.002 |   0.452 |    0.054 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0     | IN_5VX16   |  0.518 |   0.969 |    0.571 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0     | DFRRQ_5VX1 |  0.004 |   0.973 |    0.575 | 
     | Delay2_reg_reg[1][3]/Q |   v   | Delay2_out1[3] | DFRRQ_5VX1 |  0.806 |   1.780 |    1.382 | 
     | add_123_40/g534/CI     |   v   | Delay2_out1[3] | FA_5VX1    |  0.000 |   1.780 |    1.382 | 
     | add_123_40/g534/S      |   v   | Out[3]         | FA_5VX1    |  0.641 |   2.421 |    2.023 | 
     | Delay2_reg_reg[0][3]/D |   v   | Out[3]         | DFRRQ_5VX1 |  0.000 |   2.421 |    2.023 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.398 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.398 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.865 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.870 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.396 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.398 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.032
  Arrival Time                  2.452
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.420 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.420 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |    0.029 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.452 |    0.032 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.509 |   0.961 |    0.540 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.004 |   0.965 |    0.544 | 
     | Delay2_reg_reg[1][17]/Q |   v   | Delay2_out1[17] | DFRRQ_5VX1 |  0.833 |   1.798 |    1.378 | 
     | add_123_40/g520/B       |   v   | Delay2_out1[17] | FA_5VX1    |  0.000 |   1.798 |    1.378 | 
     | add_123_40/g520/S       |   v   | Out[17]         | FA_5VX1    |  0.654 |   2.452 |    2.032 | 
     | Delay2_reg_reg[0][17]/D |   v   | Out[17]         | DFRRQ_5VX1 |  0.000 |   2.452 |    2.032 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.420 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.420 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.888 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.891 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.421 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    1.426 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.029
  Arrival Time                  2.449
  Slack Time                    0.421
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.421 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.421 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |    0.029 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.452 |    0.031 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.508 |   0.960 |    0.539 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.002 |   0.962 |    0.542 | 
     | Delay2_reg_reg[1][14]/Q |   v   | Delay2_out1[14] | DFRRQ_5VX1 |  0.834 |   1.796 |    1.375 | 
     | add_123_40/g523/B       |   v   | Delay2_out1[14] | FA_5VX1    |  0.000 |   1.796 |    1.375 | 
     | add_123_40/g523/S       |   v   | Out[14]         | FA_5VX1    |  0.653 |   2.449 |    2.029 | 
     | Delay2_reg_reg[0][14]/D |   v   | Out[14]         | DFRRQ_5VX1 |  0.000 |   2.449 |    2.029 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.421 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.421 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.888 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.891 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.420 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.003 |    1.423 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.029
  Arrival Time                  2.453
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.424 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.424 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |    0.025 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.452 |    0.028 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.508 |   0.960 |    0.536 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.003 |   0.963 |    0.539 | 
     | Delay2_reg_reg[1][15]/Q |   v   | Delay2_out1[15] | DFRRQ_5VX1 |  0.833 |   1.796 |    1.372 | 
     | add_123_40/g522/B       |   v   | Delay2_out1[15] | FA_5VX1    |  0.000 |   1.796 |    1.372 | 
     | add_123_40/g522/S       |   v   | Out[15]         | FA_5VX1    |  0.657 |   2.453 |    2.029 | 
     | Delay2_reg_reg[0][15]/D |   v   | Out[15]         | DFRRQ_5VX1 |  0.000 |   2.453 |    2.029 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.424 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.424 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.891 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.895 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.424 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.003 |    1.427 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.029
  Arrival Time                  2.453
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.424 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.424 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |    0.025 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.452 |    0.027 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.508 |   0.960 |    0.536 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.003 |   0.963 |    0.538 | 
     | Delay2_reg_reg[1][13]/Q |   v   | Delay2_out1[13] | DFRRQ_5VX1 |  0.833 |   1.795 |    1.371 | 
     | add_123_40/g524/B       |   v   | Delay2_out1[13] | FA_5VX1    |  0.000 |   1.795 |    1.371 | 
     | add_123_40/g524/S       |   v   | Out[13]         | FA_5VX1    |  0.658 |   2.453 |    2.029 | 
     | Delay2_reg_reg[0][13]/D |   v   | Out[13]         | DFRRQ_5VX1 |  0.000 |   2.453 |    2.029 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.424 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.424 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.892 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.895 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.424 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.428 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.029
  Arrival Time                  2.453
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.424 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.424 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |    0.025 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.452 |    0.027 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.508 |   0.960 |    0.536 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.003 |   0.963 |    0.539 | 
     | Delay2_reg_reg[1][12]/Q |   v   | Delay2_out1[12] | DFRRQ_5VX1 |  0.831 |   1.794 |    1.370 | 
     | add_123_40/g525/B       |   v   | Delay2_out1[12] | FA_5VX1    |  0.000 |   1.794 |    1.370 | 
     | add_123_40/g525/S       |   v   | Out[12]         | FA_5VX1    |  0.659 |   2.453 |    2.029 | 
     | Delay2_reg_reg[0][12]/D |   v   | Out[12]         | DFRRQ_5VX1 |  0.000 |   2.453 |    2.029 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.424 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.424 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.892 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.895 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.424 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.428 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.029
  Arrival Time                  2.462
  Slack Time                    0.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.433 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.433 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |    0.016 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.452 |    0.019 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.508 |   0.960 |    0.527 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.003 |   0.963 |    0.530 | 
     | Delay2_reg_reg[1][11]/Q |   v   | Delay2_out1[11] | DFRRQ_5VX1 |  0.836 |   1.799 |    1.366 | 
     | add_123_40/g526/B       |   v   | Delay2_out1[11] | FA_5VX1    |  0.000 |   1.799 |    1.366 | 
     | add_123_40/g526/S       |   v   | Out[11]         | FA_5VX1    |  0.663 |   2.462 |    2.029 | 
     | Delay2_reg_reg[0][11]/D |   v   | Out[11]         | DFRRQ_5VX1 |  0.000 |   2.462 |    2.029 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.433 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.433 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.900 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.904 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.433 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.437 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.005
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.030
  Arrival Time                  2.463
  Slack Time                    0.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.433 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.433 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |    0.016 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.452 |    0.019 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.509 |   0.961 |    0.528 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.003 |   0.964 |    0.531 | 
     | Delay2_reg_reg[1][16]/Q |   v   | Delay2_out1[16] | DFRRQ_5VX1 |  0.836 |   1.800 |    1.366 | 
     | add_123_40/g521/B       |   v   | Delay2_out1[16] | FA_5VX1    |  0.000 |   1.800 |    1.366 | 
     | add_123_40/g521/S       |   v   | Out[16]         | FA_5VX1    |  0.663 |   2.463 |    2.030 | 
     | Delay2_reg_reg[0][16]/D |   v   | Out[16]         | DFRRQ_5VX1 |  0.000 |   2.463 |    2.030 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.433 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.433 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.900 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.904 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.433 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.438 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.030
  Arrival Time                  2.473
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.444 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.444 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |    0.005 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.452 |    0.008 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.509 |   0.961 |    0.517 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.004 |   0.965 |    0.521 | 
     | Delay2_reg_reg[1][19]/Q |   v   | Delay2_out1[19] | DFRRQ_5VX1 |  0.829 |   1.794 |    1.350 | 
     | add_123_40/g518/B       |   v   | Delay2_out1[19] | FA_5VX1    |  0.000 |   1.794 |    1.350 | 
     | add_123_40/g518/S       |   v   | Out[19]         | FA_5VX1    |  0.679 |   2.473 |    2.030 | 
     | Delay2_reg_reg[0][19]/D |   v   | Out[19]         | DFRRQ_5VX1 |  0.000 |   2.473 |    2.030 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.444 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.444 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.911 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.915 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.444 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.450 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.029
  Arrival Time                  2.485
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.456 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.456 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |   -0.007 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.452 |   -0.005 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.509 |   0.961 |    0.504 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.004 |   0.965 |    0.509 | 
     | Delay2_reg_reg[1][20]/Q |   v   | Delay2_out1[20] | DFRRQ_5VX1 |  0.830 |   1.796 |    1.339 | 
     | add_123_40/g517/B       |   v   | Delay2_out1[20] | FA_5VX1    |  0.000 |   1.796 |    1.339 | 
     | add_123_40/g517/S       |   v   | Out[20]         | FA_5VX1    |  0.689 |   2.485 |    2.029 | 
     | Delay2_reg_reg[0][20]/D |   v   | Out[20]         | DFRRQ_5VX1 |  0.000 |   2.485 |    2.029 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.456 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.457 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.924 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.927 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.457 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.463 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.017
  Arrival Time                  2.475
  Slack Time                    0.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.458 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.458 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |   -0.008 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |   -0.005 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.504 |   0.956 |    0.499 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.001 |   0.958 |    0.500 | 
     | Delay2_reg_reg[1][7]/Q |   v   | Delay2_out1[7] | DFRRQ_5VX1 |  0.798 |   1.755 |    1.298 | 
     | add_123_40/g530/CI     |   v   | Delay2_out1[7] | FA_5VX1    |  0.000 |   1.755 |    1.298 | 
     | add_123_40/g530/S      |   v   | Out[7]         | FA_5VX1    |  0.719 |   2.475 |    2.017 | 
     | Delay2_reg_reg[0][7]/D |   v   | Out[7]         | DFRRQ_5VX1 |  0.000 |   2.475 |    2.017 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.458 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.458 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.925 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.930 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.456 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.457 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.028
  Arrival Time                  2.489
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.461 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.462 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |   -0.012 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.452 |   -0.010 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.509 |   0.961 |    0.499 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.004 |   0.965 |    0.503 | 
     | Delay2_reg_reg[1][18]/Q |   v   | Delay2_out1[18] | DFRRQ_5VX1 |  0.834 |   1.798 |    1.337 | 
     | add_123_40/g519/B       |   v   | Delay2_out1[18] | FA_5VX1    |  0.000 |   1.798 |    1.337 | 
     | add_123_40/g519/S       |   v   | Out[18]         | FA_5VX1    |  0.691 |   2.489 |    2.028 | 
     | Delay2_reg_reg[0][18]/D |   v   | Out[18]         | DFRRQ_5VX1 |  0.000 |   2.489 |    2.028 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.461 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.462 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.929 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.933 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.462 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.467 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.017
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.017
  Arrival Time                  2.489
  Slack Time                    0.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.471 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.471 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |   -0.022 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |   -0.019 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.504 |   0.956 |    0.485 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.001 |   0.958 |    0.486 | 
     | Delay2_reg_reg[1][6]/Q |   v   | Delay2_out1[6] | DFRRQ_5VX1 |  0.829 |   1.787 |    1.316 | 
     | add_123_40/g531/CI     |   v   | Delay2_out1[6] | FA_5VX1    |  0.000 |   1.787 |    1.316 | 
     | add_123_40/g531/S      |   v   | Out[6]         | FA_5VX1    |  0.702 |   2.489 |    2.017 | 
     | Delay2_reg_reg[0][6]/D |   v   | Out[6]         | DFRRQ_5VX1 |  0.000 |   2.489 |    2.017 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.471 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.472 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.939 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.944 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.470 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.471 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.501
  Slack Time                    0.476
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.476 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.477 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |   -0.027 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.452 |   -0.025 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.508 |   0.960 |    0.484 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.003 |   0.963 |    0.487 | 
     | Delay2_reg_reg[1][10]/Q |   v   | Delay2_out1[10] | DFRRQ_5VX1 |  0.830 |   1.793 |    1.316 | 
     | add_123_40/g527/B       |   v   | Delay2_out1[10] | FA_5VX1    |  0.000 |   1.793 |    1.316 | 
     | add_123_40/g527/S       |   v   | Out[10]         | FA_5VX1    |  0.708 |   2.501 |    2.024 | 
     | Delay2_reg_reg[0][10]/D |   v   | Out[10]         | DFRRQ_5VX1 |  0.000 |   2.501 |    2.024 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.476 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.477 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.944 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.947 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.476 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.481 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.009
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.009
  Arrival Time                  2.561
  Slack Time                    0.552
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.552 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.552 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |   -0.103 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.002 |   0.452 |   -0.101 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0     | IN_5VX16   |  0.518 |   0.969 |    0.417 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0     | DFRRQ_5VX1 |  0.004 |   0.973 |    0.421 | 
     | Delay2_reg_reg[1][8]/Q |   v   | Delay2_out1[8] | DFRRQ_5VX1 |  0.821 |   1.794 |    1.242 | 
     | add_123_40/g529/CI     |   v   | Delay2_out1[8] | FA_5VX1    |  0.000 |   1.794 |    1.242 | 
     | add_123_40/g529/S      |   v   | Out[8]         | FA_5VX1    |  0.766 |   2.560 |    2.008 | 
     | Delay2_reg_reg[0][8]/D |   v   | Out[8]         | DFRRQ_5VX1 |  0.000 |   2.561 |    2.009 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.552 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.552 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.020 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    1.025 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.551 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.552 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  2.602
  Slack Time                    0.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -0.583 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.583 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |   -0.134 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.002 |   0.452 |   -0.132 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0     | IN_5VX16   |  0.518 |   0.969 |    0.386 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0     | DFRRQ_5VX1 |  0.004 |   0.973 |    0.390 | 
     | Delay2_reg_reg[1][9]/Q |   v   | Delay2_out1[9] | DFRRQ_5VX1 |  0.807 |   1.780 |    1.196 | 
     | add_123_40/g528/CI     |   v   | Delay2_out1[9] | FA_5VX1    |  0.000 |   1.780 |    1.196 | 
     | add_123_40/g528/S      |   v   | Out[9]         | FA_5VX1    |  0.822 |   2.602 |    2.019 | 
     | Delay2_reg_reg[0][9]/D |   v   | Out[9]         | DFRRQ_5VX1 |  0.000 |   2.602 |    2.019 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.583 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.583 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.051 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.054 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.592 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.597 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.021
  Arrival Time                  2.616
  Slack Time                    0.596
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -0.596 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | -0.000 |  -0.000 |   -0.596 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.449 |   0.449 |   -0.147 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.003 |   0.452 |   -0.144 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   |  0.509 |   0.961 |    0.365 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 |  0.004 |   0.965 |    0.370 | 
     | Delay2_reg_reg[1][21]/Q |   v   | Delay2_out1[21] | DFRRQ_5VX1 |  0.787 |   1.752 |    1.156 | 
     | add_123_40/g516/C       |   v   | Delay2_out1[21] | EO3_5VX1   |  0.000 |   1.752 |    1.156 | 
     | add_123_40/g516/Q       |   v   | Out[21]         | EO3_5VX1   |  0.865 |   2.616 |    2.021 | 
     | Delay2_reg_reg[0][21]/D |   v   | Out[21]         | DFRRQ_5VX1 |  0.000 |   2.616 |    2.021 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.596 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.596 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.063 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.067 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.596 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.602 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.039
  Arrival Time                  2.866
  Slack Time                    0.827
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.827 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.827 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.449 |   0.449 |   -0.378 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.453 |   -0.374 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.504 |   0.956 |    0.129 | 
     | Delay2_reg_reg[0][3]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.958 |    0.131 | 
     | Delay2_reg_reg[0][3]/Q           |   v   | Delay2_reg_next[1][3]          | DFRRQ_5VX1 |  0.718 |   1.676 |    0.849 | 
     | FE_PHC22_Delay2_reg_next_1__3_/A |   v   | Delay2_reg_next[1][3]          | DLY1_5VX1  |  0.000 |   1.676 |    0.849 | 
     | FE_PHC22_Delay2_reg_next_1__3_/Q |   v   | FE_PHN22_Delay2_reg_next_1__3_ | DLY1_5VX1  |  1.190 |   2.866 |    2.039 | 
     | Delay2_reg_reg[1][3]/D           |   v   | FE_PHN22_Delay2_reg_next_1__3_ | DFRRQ_5VX1 |  0.000 |   2.866 |    2.039 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.827 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.827 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.294 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.298 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.836 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.841 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.040
  Arrival Time                  2.881
  Slack Time                    0.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    |  Delay | Arrival | Required | 
     |                           |       |                         |            |        |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+--------+---------+----------| 
     | clk                       |   ^   | clk                     |            |        |   0.000 |   -0.841 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | -0.000 |  -0.000 |   -0.842 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   |  0.449 |   0.449 |   -0.392 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   |  0.003 |   0.452 |   -0.389 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   |  0.515 |   0.968 |    0.126 | 
     | Delay_out1_reg[20]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 |  0.004 |   0.972 |    0.131 | 
     | Delay_out1_reg[20]/Q      |   v   | Delay_out1[20]          | DFRRQ_5VX1 |  0.725 |   1.697 |    0.856 | 
     | FE_PHC42_Delay_out1_20_/A |   v   | Delay_out1[20]          | DLY1_5VX1  |  0.000 |   1.697 |    0.856 | 
     | FE_PHC42_Delay_out1_20_/Q |   v   | FE_PHN42_Delay_out1_20_ | DLY1_5VX1  |  1.184 |   2.881 |    2.040 | 
     | Delay1_out1_reg[20]/D     |   v   | FE_PHN42_Delay_out1_20_ | DFRRQ_5VX1 |  0.000 |   2.881 |    2.040 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.841 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.842 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.309 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    1.313 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.850 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.014 |    1.856 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.023
  Arrival Time                  2.871
  Slack Time                    0.849
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.849 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.849 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.449 |   0.449 |   -0.399 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.453 |   -0.396 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.504 |   0.956 |    0.108 | 
     | Delay2_reg_reg[0][2]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.002 |   0.958 |    0.110 | 
     | Delay2_reg_reg[0][2]/Q           |   v   | Delay2_reg_next[1][2]          | DFRRQ_5VX1 |  0.721 |   1.679 |    0.830 | 
     | FE_PHC24_Delay2_reg_next_1__2_/A |   v   | Delay2_reg_next[1][2]          | DLY1_5VX1  |  0.000 |   1.679 |    0.830 | 
     | FE_PHC24_Delay2_reg_next_1__2_/Q |   v   | FE_PHN24_Delay2_reg_next_1__2_ | DLY1_5VX1  |  1.193 |   2.871 |    2.023 | 
     | Delay2_reg_reg[1][2]/D           |   v   | FE_PHN24_Delay2_reg_next_1__2_ | DFRRQ_5VX1 |  0.000 |   2.871 |    2.023 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.849 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.849 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.316 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    1.321 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.847 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.000 |    1.848 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.039
  Arrival Time                  2.896
  Slack Time                    0.857
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.857 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.857 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.449 |   0.449 |   -0.408 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.002 |   0.452 |   -0.405 | 
     | clk__L2_I0/Q                     |   ^   | clk__L2_N0                     | IN_5VX16   |  0.518 |   0.969 |    0.113 | 
     | Delay2_reg_reg[0][9]/C           |   ^   | clk__L2_N0                     | DFRRQ_5VX1 |  0.004 |   0.973 |    0.116 | 
     | Delay2_reg_reg[0][9]/Q           |   v   | Delay2_reg_next[1][9]          | DFRRQ_5VX1 |  0.730 |   1.703 |    0.846 | 
     | FE_PHC27_Delay2_reg_next_1__9_/A |   v   | Delay2_reg_next[1][9]          | DLY1_5VX1  |  0.000 |   1.703 |    0.846 | 
     | FE_PHC27_Delay2_reg_next_1__9_/Q |   v   | FE_PHN27_Delay2_reg_next_1__9_ | DLY1_5VX1  |  1.193 |   2.896 |    2.039 | 
     | Delay2_reg_reg[1][9]/D           |   v   | FE_PHN27_Delay2_reg_next_1__9_ | DFRRQ_5VX1 |  0.000 |   2.896 |    2.039 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.857 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.857 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.324 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.328 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.866 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.871 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.026
  Arrival Time                  2.891
  Slack Time                    0.865
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.865 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.865 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.449 |   0.449 |   -0.416 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.002 |   0.452 |   -0.413 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   |  0.508 |   0.960 |    0.095 | 
     | Delay2_reg_reg[0][15]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 |  0.002 |   0.963 |    0.098 | 
     | Delay2_reg_reg[0][15]/Q           |   v   | Delay2_reg_next[1][15]          | DFRRQ_5VX1 |  0.725 |   1.687 |    0.823 | 
     | FE_PHC30_Delay2_reg_next_1__15_/A |   v   | Delay2_reg_next[1][15]          | DLY1_5VX1  |  0.000 |   1.687 |    0.823 | 
     | FE_PHC30_Delay2_reg_next_1__15_/Q |   v   | FE_PHN30_Delay2_reg_next_1__15_ | DLY1_5VX1  |  1.203 |   2.891 |    2.026 | 
     | Delay2_reg_reg[1][15]/D           |   v   | FE_PHN30_Delay2_reg_next_1__15_ | DFRRQ_5VX1 |  0.000 |   2.891 |    2.026 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.865 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.865 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.332 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.336 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.865 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.003 |    1.868 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.023
  Arrival Time                  2.890
  Slack Time                    0.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.867 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.867 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.449 |   0.449 |   -0.418 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.453 |   -0.414 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.504 |   0.956 |    0.090 | 
     | Delay2_reg_reg[0][4]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.958 |    0.091 | 
     | Delay2_reg_reg[0][4]/Q           |   v   | Delay2_reg_next[1][4]          | DFRRQ_5VX1 |  0.738 |   1.695 |    0.829 | 
     | FE_PHC33_Delay2_reg_next_1__4_/A |   v   | Delay2_reg_next[1][4]          | DLY1_5VX1  |  0.000 |   1.695 |    0.829 | 
     | FE_PHC33_Delay2_reg_next_1__4_/Q |   v   | FE_PHN33_Delay2_reg_next_1__4_ | DLY1_5VX1  |  1.194 |   2.890 |    2.023 | 
     | Delay2_reg_reg[1][4]/D           |   v   | FE_PHN33_Delay2_reg_next_1__4_ | DFRRQ_5VX1 |  0.000 |   2.890 |    2.023 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.867 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.867 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.334 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    1.339 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.865 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.866 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.030
  Arrival Time                  2.898
  Slack Time                    0.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.867 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.867 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.449 |   0.449 |   -0.418 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.003 |   0.452 |   -0.416 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   |  0.509 |   0.961 |    0.093 | 
     | Delay2_reg_reg[0][19]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 |  0.004 |   0.965 |    0.098 | 
     | Delay2_reg_reg[0][19]/Q           |   v   | Delay2_reg_next[1][19]          | DFRRQ_5VX1 |  0.742 |   1.707 |    0.839 | 
     | FE_PHC35_Delay2_reg_next_1__19_/A |   v   | Delay2_reg_next[1][19]          | DLY1_5VX1  |  0.000 |   1.707 |    0.839 | 
     | FE_PHC35_Delay2_reg_next_1__19_/Q |   v   | FE_PHN35_Delay2_reg_next_1__19_ | DLY1_5VX1  |  1.191 |   2.898 |    2.030 | 
     | Delay2_reg_reg[1][19]/D           |   v   | FE_PHN35_Delay2_reg_next_1__19_ | DFRRQ_5VX1 |  0.000 |   2.898 |    2.030 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.867 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.868 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.335 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.338 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.868 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    1.873 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.030
  Arrival Time                  2.898
  Slack Time                    0.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.868 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.868 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.449 |   0.449 |   -0.419 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.003 |   0.452 |   -0.416 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   |  0.509 |   0.961 |    0.092 | 
     | Delay2_reg_reg[0][20]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 |  0.004 |   0.965 |    0.097 | 
     | Delay2_reg_reg[0][20]/Q           |   v   | Delay2_reg_next[1][20]          | DFRRQ_5VX1 |  0.732 |   1.697 |    0.828 | 
     | FE_PHC23_Delay2_reg_next_1__20_/A |   v   | Delay2_reg_next[1][20]          | DLY1_5VX1  |  0.000 |   1.697 |    0.828 | 
     | FE_PHC23_Delay2_reg_next_1__20_/Q |   v   | FE_PHN23_Delay2_reg_next_1__20_ | DLY1_5VX1  |  1.201 |   2.898 |    2.030 | 
     | Delay2_reg_reg[1][20]/D           |   v   | FE_PHN23_Delay2_reg_next_1__20_ | DFRRQ_5VX1 |  0.000 |   2.898 |    2.030 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.868 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.868 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.336 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.339 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.869 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.875 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.031
  Arrival Time                  2.903
  Slack Time                    0.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.872 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.872 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.449 |   0.449 |   -0.423 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.003 |   0.452 |   -0.420 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   |  0.509 |   0.961 |    0.089 | 
     | Delay2_reg_reg[0][18]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 |  0.004 |   0.965 |    0.093 | 
     | Delay2_reg_reg[0][18]/Q           |   v   | Delay2_reg_next[1][18]          | DFRRQ_5VX1 |  0.749 |   1.714 |    0.842 | 
     | FE_PHC32_Delay2_reg_next_1__18_/A |   v   | Delay2_reg_next[1][18]          | DLY1_5VX1  |  0.000 |   1.714 |    0.842 | 
     | FE_PHC32_Delay2_reg_next_1__18_/Q |   v   | FE_PHN32_Delay2_reg_next_1__18_ | DLY1_5VX1  |  1.189 |   2.903 |    2.031 | 
     | Delay2_reg_reg[1][18]/D           |   v   | FE_PHN32_Delay2_reg_next_1__18_ | DFRRQ_5VX1 |  0.000 |   2.903 |    2.031 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.872 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.872 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.339 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.343 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.872 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.878 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.006
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.031
  Arrival Time                  2.903
  Slack Time                    0.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.872 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.872 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.449 |   0.449 |   -0.423 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.003 |   0.452 |   -0.420 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   |  0.509 |   0.961 |    0.089 | 
     | Delay2_reg_reg[0][21]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 |  0.004 |   0.965 |    0.093 | 
     | Delay2_reg_reg[0][21]/Q           |   v   | Delay2_reg_next[1][21]          | DFRRQ_5VX1 |  0.743 |   1.708 |    0.835 | 
     | FE_PHC28_Delay2_reg_next_1__21_/A |   v   | Delay2_reg_next[1][21]          | DLY1_5VX1  |  0.000 |   1.708 |    0.835 | 
     | FE_PHC28_Delay2_reg_next_1__21_/Q |   v   | FE_PHN28_Delay2_reg_next_1__21_ | DLY1_5VX1  |  1.195 |   2.903 |    2.031 | 
     | Delay2_reg_reg[1][21]/D           |   v   | FE_PHN28_Delay2_reg_next_1__21_ | DFRRQ_5VX1 |  0.000 |   2.903 |    2.031 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.872 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.872 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.339 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.343 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.873 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.879 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.026
  Arrival Time                  2.911
  Slack Time                    0.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.885 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.885 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.449 |   0.449 |   -0.436 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.002 |   0.452 |   -0.433 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   |  0.508 |   0.960 |    0.075 | 
     | Delay2_reg_reg[0][12]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 |  0.003 |   0.963 |    0.078 | 
     | Delay2_reg_reg[0][12]/Q           |   v   | Delay2_reg_next[1][12]          | DFRRQ_5VX1 |  0.732 |   1.695 |    0.810 | 
     | FE_PHC29_Delay2_reg_next_1__12_/A |   v   | Delay2_reg_next[1][12]          | DLY1_5VX1  |  0.000 |   1.695 |    0.810 | 
     | FE_PHC29_Delay2_reg_next_1__12_/Q |   v   | FE_PHN29_Delay2_reg_next_1__12_ | DLY1_5VX1  |  1.216 |   2.911 |    2.026 | 
     | Delay2_reg_reg[1][12]/D           |   v   | FE_PHN29_Delay2_reg_next_1__12_ | DFRRQ_5VX1 |  0.000 |   2.911 |    2.026 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.885 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.885 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.352 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.356 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.885 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.889 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.022
  Arrival Time                  2.908
  Slack Time                    0.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.886 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.886 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.449 |   0.449 |   -0.437 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.453 |   -0.433 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.504 |   0.956 |    0.071 | 
     | Delay2_reg_reg[0][6]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.958 |    0.072 | 
     | Delay2_reg_reg[0][6]/Q           |   v   | Delay2_reg_next[1][6]          | DFRRQ_5VX1 |  0.745 |   1.702 |    0.817 | 
     | FE_PHC26_Delay2_reg_next_1__6_/A |   v   | Delay2_reg_next[1][6]          | DLY1_5VX1  |  0.000 |   1.702 |    0.817 | 
     | FE_PHC26_Delay2_reg_next_1__6_/Q |   v   | FE_PHN26_Delay2_reg_next_1__6_ | DLY1_5VX1  |  1.205 |   2.908 |    2.022 | 
     | Delay2_reg_reg[1][6]/D           |   v   | FE_PHN26_Delay2_reg_next_1__6_ | DFRRQ_5VX1 |  0.000 |   2.908 |    2.022 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.886 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.886 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.353 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    1.358 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.884 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.885 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.004
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.027
  Arrival Time                  2.913
  Slack Time                    0.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.886 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.886 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.449 |   0.449 |   -0.437 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.002 |   0.452 |   -0.434 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   |  0.508 |   0.960 |    0.074 | 
     | Delay2_reg_reg[0][10]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 |  0.003 |   0.963 |    0.077 | 
     | Delay2_reg_reg[0][10]/Q           |   v   | Delay2_reg_next[1][10]          | DFRRQ_5VX1 |  0.741 |   1.704 |    0.818 | 
     | FE_PHC39_Delay2_reg_next_1__10_/A |   v   | Delay2_reg_next[1][10]          | DLY1_5VX1  |  0.000 |   1.704 |    0.818 | 
     | FE_PHC39_Delay2_reg_next_1__10_/Q |   v   | FE_PHN39_Delay2_reg_next_1__10_ | DLY1_5VX1  |  1.209 |   2.913 |    2.027 | 
     | Delay2_reg_reg[1][10]/D           |   v   | FE_PHN39_Delay2_reg_next_1__10_ | DFRRQ_5VX1 |  0.000 |   2.913 |    2.027 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.886 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.886 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.353 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.357 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.886 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.890 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.023
  Arrival Time                  2.910
  Slack Time                    0.887
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.887 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.887 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.449 |   0.449 |   -0.438 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.453 |   -0.435 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.504 |   0.956 |    0.069 | 
     | Delay2_reg_reg[0][7]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.958 |    0.070 | 
     | Delay2_reg_reg[0][7]/Q           |   v   | Delay2_reg_next[1][7]          | DFRRQ_5VX1 |  0.755 |   1.712 |    0.825 | 
     | FE_PHC37_Delay2_reg_next_1__7_/A |   v   | Delay2_reg_next[1][7]          | DLY1_5VX1  |  0.000 |   1.712 |    0.825 | 
     | FE_PHC37_Delay2_reg_next_1__7_/Q |   v   | FE_PHN37_Delay2_reg_next_1__7_ | DLY1_5VX1  |  1.198 |   2.910 |    2.023 | 
     | Delay2_reg_reg[1][7]/D           |   v   | FE_PHN37_Delay2_reg_next_1__7_ | DFRRQ_5VX1 |  0.000 |   2.910 |    2.023 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.887 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.888 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.355 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    1.360 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.886 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.887 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay2_reg_reg[1][5]/C 
Endpoint:   Delay2_reg_reg[1][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.021
  Arrival Time                  2.908
  Slack Time                    0.887
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.887 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.887 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.449 |   0.449 |   -0.438 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.453 |   -0.435 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.504 |   0.956 |    0.069 | 
     | Delay2_reg_reg[0][5]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.958 |    0.070 | 
     | Delay2_reg_reg[0][5]/Q           |   v   | Delay2_reg_next[1][5]          | DFRRQ_5VX1 |  0.737 |   1.695 |    0.807 | 
     | FE_PHC25_Delay2_reg_next_1__5_/A |   v   | Delay2_reg_next[1][5]          | DLY1_5VX1  |  0.000 |   1.695 |    0.807 | 
     | FE_PHC25_Delay2_reg_next_1__5_/Q |   v   | FE_PHN25_Delay2_reg_next_1__5_ | DLY1_5VX1  |  1.214 |   2.908 |    2.021 | 
     | Delay2_reg_reg[1][5]/D           |   v   | FE_PHN25_Delay2_reg_next_1__5_ | DFRRQ_5VX1 |  0.000 |   2.908 |    2.021 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.887 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.888 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.355 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    1.360 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.886 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.887 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.024
  Arrival Time                  2.928
  Slack Time                    0.904
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |            |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+--------+---------+----------| 
     | clk                               |   ^   | clk                             |            |        |   0.000 |   -0.904 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | -0.000 |  -0.000 |   -0.904 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.449 |   0.449 |   -0.455 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   |  0.002 |   0.452 |   -0.452 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   |  0.508 |   0.960 |    0.056 | 
     | Delay2_reg_reg[0][14]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 |  0.002 |   0.962 |    0.058 | 
     | Delay2_reg_reg[0][14]/Q           |   v   | Delay2_reg_next[1][14]          | DFRRQ_5VX1 |  0.740 |   1.702 |    0.798 | 
     | FE_PHC31_Delay2_reg_next_1__14_/A |   v   | Delay2_reg_next[1][14]          | DLY1_5VX1  |  0.000 |   1.702 |    0.798 | 
     | FE_PHC31_Delay2_reg_next_1__14_/Q |   v   | FE_PHN31_Delay2_reg_next_1__14_ | DLY1_5VX1  |  1.226 |   2.928 |    2.024 | 
     | Delay2_reg_reg[1][14]/D           |   v   | FE_PHN31_Delay2_reg_next_1__14_ | DFRRQ_5VX1 |  0.000 |   2.928 |    2.024 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.904 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.904 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.371 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.375 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.904 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.003 |    1.907 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.014
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.039
  Arrival Time                  2.952
  Slack Time                    0.913
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    |  Delay | Arrival | Required | 
     |                                  |       |                                |            |        |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+--------+---------+----------| 
     | clk                              |   ^   | clk                            |            |        |   0.000 |   -0.913 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | -0.000 |  -0.000 |   -0.913 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.449 |   0.449 |   -0.464 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   |  0.004 |   0.453 |   -0.460 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   |  0.504 |   0.956 |    0.044 | 
     | Delay2_reg_reg[0][8]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 |  0.001 |   0.958 |    0.045 | 
     | Delay2_reg_reg[0][8]/Q           |   v   | Delay2_reg_next[1][8]          | DFRRQ_5VX1 |  0.711 |   1.668 |    0.756 | 
     | FE_PHC21_Delay2_reg_next_1__8_/A |   v   | Delay2_reg_next[1][8]          | DLY1_5VX1  |  0.000 |   1.668 |    0.756 | 
     | FE_PHC21_Delay2_reg_next_1__8_/Q |   v   | FE_PHN21_Delay2_reg_next_1__8_ | DLY1_5VX1  |  1.284 |   2.952 |    2.039 | 
     | Delay2_reg_reg[1][8]/D           |   v   | FE_PHN21_Delay2_reg_next_1__8_ | DFRRQ_5VX1 |  0.000 |   2.952 |    2.039 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.913 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.913 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    1.380 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    1.384 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.922 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.927 | 
     +---------------------------------------------------------------------------------------+ 

