0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.sim/sim_1/synth/func/xsim/glbl.v,1573089660,verilog,,,,glbl,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;smartconnect_v1_0;xilinx_vip,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.sim/sim_1/synth/func/xsim/top_nqueens_tb_func_synth.vhd,1633427903,vhdl,,,,\design_1_axi_smc_0_sc_node_v1_0_10_fifo__parameterized0\;\design_1_axi_smc_0_sc_node_v1_0_10_fifo__parameterized1\;\design_1_axi_smc_0_sc_node_v1_0_10_fifo__parameterized2\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized0\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized10\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized11\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized12\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized13\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized1\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized2\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized3\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized4\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized5\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized6\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized7\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized8\;\design_1_axi_smc_0_sc_node_v1_0_10_mi_handler__parameterized9\;\design_1_axi_smc_0_sc_node_v1_0_10_reg_fifo__parameterized0\;\design_1_axi_smc_0_sc_node_v1_0_10_reg_fifo__parameterized1\;\design_1_axi_smc_0_sc_node_v1_0_10_reg_fifo__parameterized2\;\design_1_axi_smc_0_sc_node_v1_0_10_si_handler__parameterized4\;\design_1_axi_smc_0_sc_node_v1_0_10_si_handler__parameterized5\;\design_1_axi_smc_0_sc_node_v1_0_10_si_handler__parameterized6\;\design_1_axi_smc_0_sc_node_v1_0_10_si_handler__parameterized7\;\design_1_axi_smc_0_sc_node_v1_0_10_si_handler__parameterized8\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized0\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized10\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized11\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized12\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized13\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized1\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized2\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized3\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized4\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized5\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized6\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized7\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized8\;\design_1_axi_smc_0_sc_node_v1_0_10_top__parameterized9\;\design_1_axi_smc_0_sc_switchboard_v1_0_6_top__parameterized2\;\design_1_axi_smc_0_sc_switchboard_v1_0_6_top__parameterized4\;\design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall__parameterized0\;\design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall__parameterized0_15\;\design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0\;\design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_13\;\design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_1\;\design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_5\;\design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_8\;\design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1\;\design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_3\;\design_1_axi_smc_0_sc_util_v1_0_4_mux__parameterized1\;\design_1_axi_smc_0_sc_util_v1_0_4_mux__parameterized3\;\design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized7\;\design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized7_6\;\design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized7_9\;\design_1_top_nqueens_0_0_ctrl_logic__parameterized0\;\design_1_top_nqueens_0_0_ctrl_logic__parameterized1\;\design_1_top_nqueens_0_0_ctrl_logic__parameterized2\;\design_1_top_nqueens_0_0_ctrl_logic__parameterized3\;\design_1_top_nqueens_0_0_ctrl_logic__parameterized4\;\design_1_top_nqueens_0_0_ctrl_logic__parameterized5\;\design_1_top_nqueens_0_0_ctrl_logic__parameterized6\;\design_1_top_nqueens_0_0_ctrl_logic__parameterized7\;\design_1_top_nqueens_0_0_fsm__parameterized0\;\design_1_top_nqueens_0_0_fsm__parameterized1\;\design_1_top_nqueens_0_0_fsm__parameterized2\;\design_1_top_nqueens_0_0_fsm__parameterized3\;\design_1_top_nqueens_0_0_fsm__parameterized4\;\design_1_top_nqueens_0_0_fsm__parameterized5\;\design_1_top_nqueens_0_0_fsm__parameterized6\;\design_1_top_nqueens_0_0_fsm__parameterized7\;design_1;design_1_axi_smc_0;design_1_axi_smc_0_bd_afc3;design_1_axi_smc_0_bd_afc3_arni_0;design_1_axi_smc_0_bd_afc3_awni_0;design_1_axi_smc_0_bd_afc3_bni_0;design_1_axi_smc_0_bd_afc3_boutsw_0;design_1_axi_smc_0_bd_afc3_m01arn_0;design_1_axi_smc_0_bd_afc3_m01awn_0;design_1_axi_smc_0_bd_afc3_m01bn_0;design_1_axi_smc_0_bd_afc3_m01e_0;design_1_axi_smc_0_bd_afc3_m01rn_0;design_1_axi_smc_0_bd_afc3_m01wn_0;design_1_axi_smc_0_bd_afc3_psr_aclk_0;design_1_axi_smc_0_bd_afc3_rni_0;design_1_axi_smc_0_bd_afc3_routsw_0;design_1_axi_smc_0_bd_afc3_s00mmu_0;design_1_axi_smc_0_bd_afc3_s00sic_0;design_1_axi_smc_0_bd_afc3_s00tr_0;design_1_axi_smc_0_bd_afc3_sarn_0;design_1_axi_smc_0_bd_afc3_sawn_0;design_1_axi_smc_0_bd_afc3_sbn_0;design_1_axi_smc_0_bd_afc3_srn_0;design_1_axi_smc_0_bd_afc3_swn_0;design_1_axi_smc_0_bd_afc3_wni_0;design_1_axi_smc_0_cdc_sync;design_1_axi_smc_0_clk_map_imp_5y9loc;design_1_axi_smc_0_i_nodes_imp_1mzrimq;design_1_axi_smc_0_lpf;design_1_axi_smc_0_m01_exit_pipeline_imp_1xmpfjb;design_1_axi_smc_0_m01_nodes_imp_94n5od;design_1_axi_smc_0_proc_sys_reset;design_1_axi_smc_0_s00_entry_pipeline_imp_usccv8;design_1_axi_smc_0_s00_nodes_imp_y7m43i;design_1_axi_smc_0_sc_exit_v1_0_9_exit;design_1_axi_smc_0_sc_exit_v1_0_9_top;design_1_axi_smc_0_sc_mmu_v1_0_8_decerr_slave;design_1_axi_smc_0_sc_mmu_v1_0_8_top;design_1_axi_smc_0_sc_node_v1_0_10_arb_alg_rr;design_1_axi_smc_0_sc_node_v1_0_10_arb_alg_rr_2;design_1_axi_smc_0_sc_node_v1_0_10_fi_regulator;design_1_axi_smc_0_sc_node_v1_0_10_fi_regulator_0;design_1_axi_smc_0_sc_node_v1_0_10_fi_regulator_10;design_1_axi_smc_0_sc_node_v1_0_10_fi_regulator_4;design_1_axi_smc_0_sc_node_v1_0_10_fi_regulator_7;design_1_axi_smc_0_sc_node_v1_0_10_fifo;design_1_axi_smc_0_sc_node_v1_0_10_fifo_11;design_1_axi_smc_0_sc_node_v1_0_10_mi_handler;design_1_axi_smc_0_sc_node_v1_0_10_reg_fifo;design_1_axi_smc_0_sc_node_v1_0_10_reg_fifo_12;design_1_axi_smc_0_sc_node_v1_0_10_top;design_1_axi_smc_0_sc_si_converter_v1_0_9_axilite_conv;design_1_axi_smc_0_sc_si_converter_v1_0_9_top;design_1_axi_smc_0_sc_transaction_regulator_v1_0_8_singleorder;design_1_axi_smc_0_sc_transaction_regulator_v1_0_8_singleorder_14;design_1_axi_smc_0_sc_transaction_regulator_v1_0_8_top;design_1_axi_smc_0_sc_util_v1_0_4_axi_splitter;design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo;design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl;design_1_axi_smc_0_sequence_psr;design_1_axi_smc_0_switchboards_imp_4n4pbe;design_1_axi_smc_0_upcnt_n;design_1_comblock_0_0;design_1_comblock_0_0_axi_comblock;design_1_comblock_0_0_axil;design_1_comblock_0_0_comblock;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_rst_ps7_0_100m_0;design_1_rst_ps7_0_100m_0_cdc_sync;design_1_rst_ps7_0_100m_0_cdc_sync_0;design_1_rst_ps7_0_100m_0_lpf;design_1_rst_ps7_0_100m_0_proc_sys_reset;design_1_rst_ps7_0_100m_0_sequence_psr;design_1_rst_ps7_0_100m_0_upcnt_n;design_1_top_nqueens_0_0;design_1_top_nqueens_0_0_ctrl_logic;design_1_top_nqueens_0_0_fsm;design_1_top_nqueens_0_0_top_nqueens;design_1_top_nqueens_0_0_up_counter;design_1_top_nqueens_0_0_up_counter_0;design_1_top_nqueens_0_0_up_counter_1;design_1_top_nqueens_0_0_up_counter_2;design_1_top_nqueens_0_0_up_counter_3;design_1_top_nqueens_0_0_up_counter_4;design_1_top_nqueens_0_0_up_counter_5;design_1_top_nqueens_0_0_up_counter_6;design_1_top_nqueens_0_0_up_counter_7;design_1_wrapper,,,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sim_1/new/top_nqueens_tb.vhd,1633022871,vhdl,,,,top_nqueens_tb,,,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sources_1/new/ctrl_logic.vhd,1633426375,vhdl,C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sources_1/new/fsm.vhd,,,ctrl_logic,,,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sources_1/new/fsm.vhd,1633014484,vhdl,C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sources_1/new/top_nqueens.vhd,,,fsm,,,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sources_1/new/top_nqueens.vhd,1633425542,vhdl,C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sim_1/new/top_nqueens_tb.vhd,,,top_nqueens,,,,,,,,
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sources_1/new/up_counter.vhd,1632500705,vhdl,C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_fpga/nqueens_fpga.srcs/sources_1/new/fsm.vhd,,,up_counter,,,,,,,,
