# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do 32Bit_MIPS_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS {C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS/dxp_mux2to1_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:17 on Jun 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS" C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS/dxp_mux2to1_v.v 
# -- Compiling module dxp_mux2to1_v
# 
# Top level modules:
# 	dxp_mux2to1_v
# End time: 09:12:17 on Jun 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS {C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS/srg_32Bit_CLA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:17 on Jun 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS" C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS/srg_32Bit_CLA.v 
# -- Compiling module srg_32Bit_CLA
# -- Compiling module srg_8Bit_CLA
# 
# Top level modules:
# 	srg_32Bit_CLA
# End time: 09:12:17 on Jun 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS {C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS/srg_32mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:17 on Jun 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS" C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS/srg_32mux2to1.v 
# -- Compiling module srg_32mux2to1
# 
# Top level modules:
# 	srg_32mux2to1
# End time: 09:12:17 on Jun 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS {C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS/srg_32Bit_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:17 on Jun 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS" C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS/srg_32Bit_ALU.v 
# -- Compiling module srg_32Bit_ALU
# 
# Top level modules:
# 	srg_32Bit_ALU
# End time: 09:12:17 on Jun 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS {C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS/srg_32Bit_ALU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:17 on Jun 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS" C:/Users/srgoo/Desktop/PersonalProjects/32_Bit_MIPS/32Bit_MIPS/srg_32Bit_ALU_tb.v 
# -- Compiling module srg_32Bit_ALU_tb
# 
# Top level modules:
# 	srg_32Bit_ALU_tb
# End time: 09:12:18 on Jun 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  srg_32Bit_ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" srg_32Bit_ALU_tb 
# Start time: 09:12:18 on Jun 08,2019
# Loading work.srg_32Bit_ALU_tb
# Loading work.srg_32Bit_ALU
# Loading work.srg_32Bit_CLA
# Loading work.srg_8Bit_CLA
# Loading work.srg_32mux2to1
# Loading work.dxp_mux2to1_v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 13:40:29 on Jun 08,2019, Elapsed time: 4:28:11
# Errors: 0, Warnings: 0
