`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 00:33:07 CST (May  4 2021 16:33:07 UTC)

module DC_Filter_Add_12U_82_4(in1, out1);
  input [11:0] in1;
  output [11:0] out1;
  wire [11:0] in1;
  wire [11:0] out1;
  wire add_21_2_n_1, add_21_2_n_3;
  assign out1[0] = in1[0];
  assign out1[1] = in1[1];
  assign out1[2] = in1[2];
  assign out1[3] = in1[3];
  assign out1[4] = in1[4];
  assign out1[5] = in1[5];
  assign out1[6] = in1[6];
  assign out1[7] = in1[7];
  INVX1 g7(.A (in1[8]), .Y (out1[8]));
  XNOR2X1 add_21_2_g161(.A (in1[11]), .B (add_21_2_n_3), .Y (out1[11]));
  XNOR2X1 add_21_2_g162(.A (in1[10]), .B (add_21_2_n_1), .Y (out1[10]));
  NAND2BX1 add_21_2_g163(.AN (add_21_2_n_1), .B (in1[10]), .Y
       (add_21_2_n_3));
  XOR2XL add_21_2_g164(.A (in1[9]), .B (in1[8]), .Y (out1[9]));
  NAND2X1 add_21_2_g165(.A (in1[9]), .B (in1[8]), .Y (add_21_2_n_1));
endmodule


