
---------- Begin Simulation Statistics ----------
final_tick                               1272560476000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63810                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703308                       # Number of bytes of host memory used
host_op_rate                                    63997                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22513.85                       # Real time elapsed on the host
host_tick_rate                               56523457                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436607995                       # Number of instructions simulated
sim_ops                                    1440811756                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.272560                       # Number of seconds simulated
sim_ticks                                1272560476000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.041070                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              179778706                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           208945224                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13306338                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        278528046                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23744253                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25003072                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1258819                       # Number of indirect misses.
system.cpu0.branchPred.lookups              354465157                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188629                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100293                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8703014                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547778                       # Number of branches committed
system.cpu0.commit.bw_lim_events             47890934                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309786                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       90204065                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316560468                       # Number of instructions committed
system.cpu0.commit.committedOps            1318664052                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2358103728                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559205                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.410344                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1770149109     75.07%     75.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    337625536     14.32%     89.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81579524      3.46%     92.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79469828      3.37%     96.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27170168      1.15%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3251898      0.14%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5364767      0.23%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5601964      0.24%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     47890934      2.03%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2358103728                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143829                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273932051                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173167                       # Number of loads committed
system.cpu0.commit.membars                    4203741                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203750      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742069304     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273448     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185836     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318664052                       # Class of committed instruction
system.cpu0.commit.refs                     558459319                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316560468                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318664052                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.924133                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.924133                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            523909296                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4655145                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177334111                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1430995356                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               836840830                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                998400452                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8716197                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12560111                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7417406                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  354465157                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                259000047                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1528666678                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4102041                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          201                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1454575121                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           66                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26639064                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139926                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         833297575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         203522959                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.574196                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2375284181                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.613266                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.862595                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1325208254     55.79%     55.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               783002420     32.96%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               162862876      6.86%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                82809744      3.49%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12006323      0.51%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6978639      0.29%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  310472      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101684      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3769      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2375284181                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      157952743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8844539                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340677738                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.551236                       # Inst execution rate
system.cpu0.iew.exec_refs                   605174397                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161887178                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              406743268                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440990998                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106524                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5426078                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162547834                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1408798521                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            443287219                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9950540                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1396412279                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2089131                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             21354539                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8716197                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             25938205                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       245888                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26676421                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40689                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13170                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6752866                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35817831                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9261682                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13170                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       765574                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8078965                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                623353959                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1383788204                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.854275                       # average fanout of values written-back
system.cpu0.iew.wb_producers                532515458                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.546253                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1383914932                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1714102865                       # number of integer regfile reads
system.cpu0.int_regfile_writes              891120394                       # number of integer regfile writes
system.cpu0.ipc                              0.519715                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519715                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205638      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            781394490     55.56%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834076      0.84%     56.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100435      0.15%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           446907944     31.78%     88.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159920165     11.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1406362820                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     76                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                148                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                87                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3287854                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002338                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 639320     19.44%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2065081     62.81%     82.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               583449     17.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1405444960                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5191584783                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1383788137                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1498944862                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1402488062                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1406362820                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310459                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       90134465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           287257                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           673                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19999244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2375284181                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592082                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820873                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1354480972     57.02%     57.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          717044155     30.19%     87.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249300227     10.50%     97.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38903496      1.64%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9250191      0.39%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1989847      0.08%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3444800      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             575020      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             295473      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2375284181                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.555164                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17320140                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4174673                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440990998                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162547834                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1909                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2533236924                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11884301                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              449757015                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845203913                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14861128                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               848482019                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23988188                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                59233                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1744964915                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1421772283                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          922257980                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                992650229                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              36054712                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8716197                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             75350268                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                77054062                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1744964858                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        328453                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5949                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32374391                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5947                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3719056718                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2834963333                       # The number of ROB writes
system.cpu0.timesIdled                       20809949                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.153213                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21599457                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25975493                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2846922                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31907832                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1095498                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1132099                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           36601                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36723496                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48431                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2018618                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115790                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4517738                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300679                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19317547                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120047527                       # Number of instructions committed
system.cpu1.commit.committedOps             122147704                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    531599437                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.229774                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.993078                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    484529705     91.15%     91.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     22814841      4.29%     95.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7683189      1.45%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6789913      1.28%     98.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1851506      0.35%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       804001      0.15%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2230995      0.42%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       377549      0.07%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4517738      0.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    531599437                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797495                       # Number of function calls committed.
system.cpu1.commit.int_insts                116585128                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173080                       # Number of loads committed
system.cpu1.commit.membars                    4200123                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200123      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655772     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273080     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018585      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122147704                       # Class of committed instruction
system.cpu1.commit.refs                      41291677                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120047527                       # Number of Instructions Simulated
system.cpu1.committedOps                    122147704                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.467099                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.467099                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            435327080                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               875201                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20332174                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             148306144                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26558650                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66138438                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2021138                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2154049                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5334236                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36723496                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23826833                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    506036694                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               299716                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     155453051                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5698884                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068480                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          26493376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22694955                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.289881                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         535379542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.294284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.725247                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               435569898     81.36%     81.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63279138     11.82%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20170134      3.77%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12614491      2.36%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2926794      0.55%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  531932      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  286430      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     584      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           535379542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         884624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2141364                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31065670                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.252950                       # Inst execution rate
system.cpu1.iew.exec_refs                    46087754                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11539870                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              354424237                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35106035                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100654                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1971631                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11943393                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          141410183                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34547884                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1874217                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135648117                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1998801                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12136624                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2021138                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16501788                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       135195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1217312                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32758                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3339                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        19736                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4932955                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       824796                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3339                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       556520                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1584844                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80303313                       # num instructions consuming a value
system.cpu1.iew.wb_count                    134031514                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.837450                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 67250021                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.249936                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     134123478                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171874846                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90460183                       # number of integer regfile writes
system.cpu1.ipc                              0.223859                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.223859                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200229      3.05%      3.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86686765     63.03%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37118620     26.99%     93.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9516571      6.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137522334                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3070094                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022324                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 704522     22.95%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1893526     61.68%     84.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               472043     15.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136392184                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         813785550                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    134031502                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        160675267                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135109290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137522334                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300893                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19262478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           291273                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           214                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8110814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    535379542                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.256869                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.751363                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          453326549     84.67%     84.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50863164      9.50%     94.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18537791      3.46%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6110558      1.14%     98.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3941610      0.74%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             991444      0.19%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             929241      0.17%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             480672      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             198513      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      535379542                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.256445                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14014278                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1429513                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35106035                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11943393                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       536264166                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2008851002                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              388563027                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81677557                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14705732                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30212674                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7990426                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               105222                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            185524812                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             145964025                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           98230750                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66662903                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              24959817                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2021138                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47893399                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16553193                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       185524800                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26401                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               598                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29630562                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           597                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   668546716                       # The number of ROB reads
system.cpu1.rob.rob_writes                  286723073                       # The number of ROB writes
system.cpu1.timesIdled                          54308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23478076                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             16664758                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            43113220                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            1273321                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4053553                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24110320                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      48160708                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       531092                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        76710                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76478072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6765885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152955273                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6842595                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20840959                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3821478                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20228803                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              378                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            283                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3266190                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3266183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20840960                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2616                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     72267850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               72267850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1787431680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1787431680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              554                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24110427                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24110427    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24110427                       # Request fanout histogram
system.membus.respLayer1.occupancy       123376472401                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         68086721167                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1188430600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1218496055.668647                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       516500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2882041000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1266618323000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5942153000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    228343630                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       228343630                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    228343630                       # number of overall hits
system.cpu0.icache.overall_hits::total      228343630                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30656416                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30656416                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30656416                       # number of overall misses
system.cpu0.icache.overall_misses::total     30656416                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 418910897994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 418910897994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 418910897994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 418910897994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    259000046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    259000046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    259000046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    259000046                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118365                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118365                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118365                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118365                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13664.705554                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13664.705554                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13664.705554                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13664.705554                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4636                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29670941                       # number of writebacks
system.cpu0.icache.writebacks::total         29670941                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       985441                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       985441                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       985441                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       985441                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29670975                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29670975                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29670975                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29670975                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 379512018995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 379512018995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 379512018995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 379512018995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114560                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114560                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114560                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114560                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12790.682443                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12790.682443                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12790.682443                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12790.682443                       # average overall mshr miss latency
system.cpu0.icache.replacements              29670941                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    228343630                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      228343630                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30656416                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30656416                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 418910897994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 418910897994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    259000046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    259000046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118365                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118365                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13664.705554                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13664.705554                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       985441                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       985441                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29670975                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29670975                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 379512018995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 379512018995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114560                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114560                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12790.682443                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12790.682443                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          258014270                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29670941                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.695857                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        547671065                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       547671065                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481771407                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481771407                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481771407                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481771407                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78314838                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78314838                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78314838                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78314838                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2243115879850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2243115879850                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2243115879850                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2243115879850                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    560086245                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    560086245                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    560086245                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    560086245                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139826                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139826                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139826                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139826                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28642.284619                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28642.284619                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28642.284619                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28642.284619                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16985609                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       978948                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           281806                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7709                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.274121                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   126.987677                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43773690                       # number of writebacks
system.cpu0.dcache.writebacks::total         43773690                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35454378                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35454378                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35454378                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35454378                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42860460                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42860460                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42860460                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42860460                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 813279560682                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 813279560682                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 813279560682                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 813279560682                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076525                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076525                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076525                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076525                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18975.054413                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18975.054413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18975.054413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18975.054413                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43773690                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    349957089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      349957089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     58947175                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     58947175                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1389831084500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1389831084500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408904264                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408904264                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.144159                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.144159                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23577.568976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23577.568976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21400914                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21400914                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37546261                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37546261                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 621278617000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 621278617000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091822                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091822                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16547.016945                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16547.016945                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131814318                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131814318                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19367663                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19367663                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 853284795350                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 853284795350                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181981                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181981                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.128108                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.128108                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44057.189313                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44057.189313                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14053464                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14053464                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5314199                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5314199                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 192000943682                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 192000943682                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035151                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035151                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36129.799370                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36129.799370                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1799                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1799                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     98875000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     98875000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.456367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.456367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 54961.089494                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 54961.089494                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1109500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1109500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003805                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003805                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 73966.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73966.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3738                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3738                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       604000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       604000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036101                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036101                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4314.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4314.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       468000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       468000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.035585                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.035585                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3391.304348                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3391.304348                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186129                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186129                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914164                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914164                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92697541999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92697541999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101401.435628                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101401.435628                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914164                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914164                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91783377999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91783377999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100401.435628                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100401.435628                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999272                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          526737006                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43774338                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.033009                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999272                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1168163086                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1168163086                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29400123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40430819                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              729452                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70626061                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29400123                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40430819                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65667                       # number of overall hits
system.l2.overall_hits::.cpu1.data             729452                       # number of overall hits
system.l2.overall_hits::total                70626061                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            270851                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3340834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3790                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2213644                       # number of demand (read+write) misses
system.l2.demand_misses::total                5829119                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           270851                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3340834                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3790                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2213644                       # number of overall misses
system.l2.overall_misses::total               5829119                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  22989373444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 384784252684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    378102997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 274514631027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     682666360152                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  22989373444                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 384784252684                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    378102997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 274514631027                       # number of overall miss cycles
system.l2.overall_miss_latency::total    682666360152                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29670974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43771653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           69457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2943096                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76455180                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29670974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43771653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          69457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2943096                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76455180                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009128                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.076324                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.054566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.752148                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076242                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009128                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.076324                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.054566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.752148                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076242                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84878.303732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115176.106530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99763.323747                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 124010.288478                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117113.128099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84878.303732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115176.106530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99763.323747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 124010.288478                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117113.128099                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3842356                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    110292                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.838030                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18202240                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3821478                       # number of writebacks
system.l2.writebacks::total                   3821478                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         325712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         164922                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              490768                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        325712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        164922                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             490768                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       270771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3015122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2048722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5338351                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       270771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3015122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2048722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19295528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24633879                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  20277509944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 329183704616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    337769497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 238720410400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 588519394457                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  20277509944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 329183704616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    337769497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 238720410400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1962043289626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2550562684083                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.053789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.696111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069823                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.053789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.696111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.322200                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74888.041718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109177.573782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90409.394272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116521.621967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110243.667840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74888.041718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109177.573782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90409.394272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116521.621967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101683.835220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103538.816769                       # average overall mshr miss latency
system.l2.replacements                       30304920                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10460254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10460254                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10460254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10460254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65471218                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65471218                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65471218                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65471218                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19295528                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19295528                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1962043289626                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1962043289626                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101683.835220                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101683.835220                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 78                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.939759                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         2820                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2711.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1505999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1566499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.939759                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20079.986667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20083.320513                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        15250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   847.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       685000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       725500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.921053                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        40500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20147.058824                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20728.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4164096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           241291                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4405387                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2061759                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1444179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3505938                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 229290067899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 168710124718                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  398000192617                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6225855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1685470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7911325                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.331161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.856841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.443154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111210.897054                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116820.785178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113521.743002                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       166995                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        76468                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           243463                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1894764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1367711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3262475                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 196327609909                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147680042154                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 344007652063                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.304338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.811472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.412380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103615.864513                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107976.057920                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105443.766485                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29400123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29465790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       270851                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           274641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  22989373444                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    378102997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  23367476441                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29670974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        69457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29740431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.054566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84878.303732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99763.323747                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85083.714526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           134                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       270771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       274507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  20277509944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    337769497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20615279441                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.053789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74888.041718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90409.394272                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75099.285049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36266723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       488161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36754884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1279075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       769465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2048540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 155494184785                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 105804506309                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 261298691094                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37545798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1257626                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38803424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.611839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 121567.683510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 137503.988237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127553.619209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       158717                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        88454                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       247171                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1120358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       681011                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1801369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 132856094707                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  91040368246                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 223896462953                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.541505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 118583.608728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 133684.137622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 124292.392593                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          145                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           64                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               209                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1703                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1393                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3096                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     20933319                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     16515368                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     37448687                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1848                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1457                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3305                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.921537                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.956074                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.936762                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12292.025250                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11855.971285                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12095.829134                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          271                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          210                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          481                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1432                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1183                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2615                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     29481861                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     24390379                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     53872240                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.774892                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.811942                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.791225                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20587.891760                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20617.395604                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20601.239006                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999940                       # Cycle average of tags in use
system.l2.tags.total_refs                   170629977                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  30305609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.630310                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.831318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.125096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.893836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.550055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.595428                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.450489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.368679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1249426633                       # Number of tag accesses
system.l2.tags.data_accesses               1249426633                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      17329344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     193262016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        239104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     131221568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1200805056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1542857088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     17329344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       239104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17568448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244574592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244574592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         270771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3019719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2050337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18762579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24107142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3821478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3821478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13617698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        151868630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           187892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        103116174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    943613352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1212403746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13617698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       187892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13805590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192190938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192190938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192190938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13617698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       151868630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          187892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       103116174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    943613352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1404594684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3732052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    270771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2925087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2027449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18747582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006025669750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230146                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230146                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35570776                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3516828                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24107143                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3821478                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24107143                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3821478                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 132518                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 89426                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1388857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1385079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1517611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2452029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1541736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1686678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1405786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1380602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1453140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1387787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1430977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1387794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1395659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1380627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1385001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1395262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            243850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234036                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1282645812415                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               119873125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1732170031165                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53500.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72250.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19868818                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1738198                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24107143                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3821478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2568476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2453939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1852444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1483162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1140443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1120811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1096348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1066256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  994874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  950659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1265933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3641184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1505389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 758784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 684682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 593093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 493242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 273517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  22987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 142793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 175992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 193546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 202860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 207079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 214159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 217570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 224821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 224649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 226705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 221839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 213156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 208880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  22460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  26447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  28813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  29945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  30374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  30279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  30297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  30271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  29916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  29326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  28630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  28144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  27927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  30486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6099618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.710465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.575762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.967508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2319584     38.03%     38.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1866464     30.60%     68.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       278013      4.56%     73.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       212559      3.48%     76.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       309669      5.08%     81.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       184464      3.02%     84.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       135824      2.23%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        82299      1.35%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       710742     11.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6099618                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.170631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.234090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    815.580051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       230141    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.215889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.201999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.704018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           207507     90.16%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2912      1.27%     91.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14567      6.33%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3667      1.59%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1027      0.45%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              344      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               83      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230146                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1534376000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8481152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238849408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1542857152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244574592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1205.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1212.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1272560464000                       # Total gap between requests
system.mem_ctrls.avgGap                      45564.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     17329344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    187205568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       239104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129756736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1199845248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238849408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13617697.804406743497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 147109368.498098790646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 187892.052683867892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101965084.133258908987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 942859117.997626662254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187691989.893296033144                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       270771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3019719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2050337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18762580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3821478                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9113166633                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 204336668340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    181182381                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 153391646971                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1365147366840                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31041858979446                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33656.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67667.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48496.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74812.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72759.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8122998.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21112937160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11221769460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         80084003580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9813834900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100454303040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     277154651100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     255269832480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       755111331720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        593.379526                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 659935985070                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42493360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 570131130930                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22438428180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11926280850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         91094818920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9667319940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100454303040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     452297611170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     107781024000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       795659786100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.243201                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 274811739872                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42493360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 955255376128                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11409801965.909090                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57624854080.165970                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 477869781500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   268497903000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1004062573000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23745807                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23745807                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23745807                       # number of overall hits
system.cpu1.icache.overall_hits::total       23745807                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        81026                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         81026                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        81026                       # number of overall misses
system.cpu1.icache.overall_misses::total        81026                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1423071999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1423071999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1423071999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1423071999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23826833                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23826833                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23826833                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23826833                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003401                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003401                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003401                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003401                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17563.152556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17563.152556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17563.152556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17563.152556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          431                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   143.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        69425                       # number of writebacks
system.cpu1.icache.writebacks::total            69425                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11569                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11569                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11569                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11569                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        69457                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        69457                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        69457                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        69457                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1220539500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1220539500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1220539500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1220539500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002915                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002915                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002915                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002915                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17572.591675                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17572.591675                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17572.591675                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17572.591675                       # average overall mshr miss latency
system.cpu1.icache.replacements                 69425                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23745807                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23745807                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        81026                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        81026                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1423071999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1423071999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23826833                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23826833                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003401                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003401                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17563.152556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17563.152556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11569                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11569                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        69457                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        69457                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1220539500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1220539500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002915                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002915                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17572.591675                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17572.591675                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.238902                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21674290                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            69425                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           312.197191                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365938500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.238902                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.976216                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.976216                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47723123                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47723123                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32032024                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32032024                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32032024                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32032024                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9732561                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9732561                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9732561                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9732561                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1069342814832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1069342814832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1069342814832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1069342814832                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41764585                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41764585                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41764585                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41764585                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.233034                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.233034                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.233034                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.233034                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 109872.706149                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109872.706149                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 109872.706149                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109872.706149                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9453016                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       800375                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           143147                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7398                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.037123                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   108.188024                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2944431                       # number of writebacks
system.cpu1.dcache.writebacks::total          2944431                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7562608                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7562608                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7562608                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7562608                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2169953                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2169953                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2169953                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2169953                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 211168305687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 211168305687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 211168305687                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 211168305687                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051957                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051957                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051957                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051957                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97314.691003                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97314.691003                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97314.691003                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97314.691003                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2944431                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27172560                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27172560                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5573878                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5573878                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 583610264500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 583610264500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32746438                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32746438                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.170213                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.170213                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104704.527889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104704.527889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4315808                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4315808                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1258070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1258070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 114581139500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 114581139500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91076.919011                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91076.919011                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4859464                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4859464                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4158683                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4158683                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 485732550332                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 485732550332                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018147                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018147                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.461146                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.461146                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116799.609475                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116799.609475                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3246800                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3246800                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       911883                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       911883                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  96587166187                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  96587166187                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101116                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101116                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105920.568962                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105920.568962                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4985500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4985500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.326316                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.326316                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32164.516129                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32164.516129                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012632                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012632                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1591000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1591000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.332589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.332589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10677.852349                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10677.852349                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1442000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1442000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.332589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.332589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9677.852349                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9677.852349                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324472                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324472                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775528                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775528                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  79343362000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  79343362000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369299                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369299                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 102308.829597                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 102308.829597                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775528                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775528                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  78567834000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  78567834000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369299                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369299                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 101308.829597                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 101308.829597                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.761774                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36302111                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2945344                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.325253                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365950000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.761774                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930055                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930055                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90676391                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90676391                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1272560476000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68544732                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14281732                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65998233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26483442                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         33394813                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             383                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            668                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7912136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7912136                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29740431                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38804302                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3305                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89012888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131322053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       208339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8834664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229377944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3797882496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5602902144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8888448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376802048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9786475136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        63701979                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244683328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        140179296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053166                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226791                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              132803319     94.74%     94.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7299223      5.21%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  76751      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          140179296                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       152953542462                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65664464371                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44540635999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4418182102                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         104296274                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12010                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4621377222500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62312                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705028                       # Number of bytes of host memory used
host_op_rate                                    62380                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 79368.92                       # Real time elapsed on the host
host_tick_rate                               42193047                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945624502                       # Number of instructions simulated
sim_ops                                    4951008558                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.348817                       # Number of seconds simulated
sim_ticks                                3348816746500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.508792                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              409304579                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           411325042                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51074733                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        497120063                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1005043                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1015120                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10077                       # Number of indirect misses.
system.cpu0.branchPred.lookups              529194143                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7227                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        591668                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51064798                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224459453                       # Number of branches committed
system.cpu0.commit.bw_lim_events             99708794                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1779280                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1118006582                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759170170                       # Number of instructions committed
system.cpu0.commit.committedOps            1759761946                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6499245753                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.270764                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.233621                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6034032234     92.84%     92.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165754566      2.55%     95.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61977070      0.95%     96.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34050017      0.52%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     28766900      0.44%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18217485      0.28%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     33092997      0.51%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     23645690      0.36%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     99708794      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6499245753                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666406081                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1820916                       # Number of function calls committed.
system.cpu0.commit.int_insts               1402806030                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444832486                       # Number of loads committed
system.cpu0.commit.membars                    1181497                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1182076      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813181286     46.21%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205501781     11.68%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112668855      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26869872      1.53%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37591755      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277619709     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1364853      0.08%     86.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167804445      9.54%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78484458      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1759761946                       # Class of committed instruction
system.cpu0.commit.refs                     525273465                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759170170                       # Number of Instructions Simulated
system.cpu0.committedOps                   1759761946                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.801473                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.801473                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5231857912                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                10104                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           327502830                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3281555432                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               291290208                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                972611031                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              56752163                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                15362                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            126299784                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  529194143                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                274531262                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6329735506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4848182                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          233                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4041289358                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          344                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              113524304                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.079133                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         292312632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         410309622                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.604311                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6678811098                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.605250                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.268556                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4539466949     67.97%     67.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1468674359     21.99%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               128088405      1.92%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               309268216      4.63%     96.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26164979      0.39%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3021968      0.05%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158964581      2.38%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                45152820      0.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8821      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6678811098                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                782310519                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               660351599                       # number of floating regfile writes
system.cpu0.idleCycles                        8626797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57577464                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               322380832                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.396768                       # Inst execution rate
system.cpu0.iew.exec_refs                  1072871904                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85376690                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2951916330                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            737614907                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            888774                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         67671882                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110476901                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2873618184                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            987495214                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54668432                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2653359765                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              28417304                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            589367228                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              56752163                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            643021720                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60880498                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1181374                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6166024                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    292782421                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30035922                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6166024                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25602889                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      31974575                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1775751294                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2187596885                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765092                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1358613635                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.327120                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2201256824                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2698423671                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1134530861                       # number of integer regfile writes
system.cpu0.ipc                              0.263056                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.263056                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1183778      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1133206747     41.85%     41.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7262      0.00%     41.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  998      0.00%     41.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223968627      8.27%     50.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                567      0.00%     50.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154221078      5.69%     55.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27185657      1.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.38%     58.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41140080      1.52%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           682303103     25.20%     84.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1375198      0.05%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      322384602     11.90%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83566146      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2708028196                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1095045217                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1989745629                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    743083984                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1523660761                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  269182621                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.099402                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6254057      2.32%      2.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                58118      0.02%      2.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               678701      0.25%      2.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3372      0.00%      2.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            186049695     69.12%     71.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              320408      0.12%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              57828671     21.48%     93.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5785      0.00%     93.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17961712      6.67%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           22101      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1880981822                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10402883942                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1444512901                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2469978023                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2870967022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2708028196                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2651162                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1113856241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28579459                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        871882                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    965227082                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6678811098                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.405466                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.067100                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5448171395     81.57%     81.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          570733237      8.55%     90.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          265290990      3.97%     94.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          144058477      2.16%     96.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          148826838      2.23%     98.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           59398696      0.89%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           22789655      0.34%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10835694      0.16%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            8706116      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6678811098                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.404943                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61732453                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40149098                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           737614907                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110476901                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              806070020                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420117178                       # number of misc regfile writes
system.cpu0.numCycles                      6687437895                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10195732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4459629784                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455480667                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             223443899                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               370852053                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             571912866                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             44312718                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4360001567                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3094519558                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2583947129                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                969489611                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24667223                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              56752163                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            821697770                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1128466467                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1353881740                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3006119827                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        389717                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7091                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                673316702                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7061                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9277084695                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5935626455                       # The number of ROB writes
system.cpu0.timesIdled                          92977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1645                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.514337                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              406891634                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           408877400                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50748489                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        494128755                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            985413                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         988402                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2989                       # Number of indirect misses.
system.cpu1.branchPred.lookups              526020156                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1734                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        587044                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50743299                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223113898                       # Number of branches committed
system.cpu1.commit.bw_lim_events             99135865                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1767150                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1111904364                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749846337                       # Number of instructions committed
system.cpu1.commit.committedOps            1750434856                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6508586094                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.268942                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.229644                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6046258407     92.90%     92.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    164174573      2.52%     95.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61559818      0.95%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     34158923      0.52%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     28868192      0.44%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18097526      0.28%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     32712970      0.50%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     23619820      0.36%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     99135865      1.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6508586094                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 663160326                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1774677                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395459864                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442446099                       # Number of loads committed
system.cpu1.commit.membars                    1174702                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1174702      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808765710     46.20%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204180299     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112238496      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26699952      1.53%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37376920      2.14%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276121836     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1211354      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166911307      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78269224      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1750434856                       # Class of committed instruction
system.cpu1.commit.refs                     522513721                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749846337                       # Number of Instructions Simulated
system.cpu1.committedOps                   1750434856                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.822602                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.822602                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5252292191                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5249                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           325677804                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3263651365                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               288130601                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                964269616                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56398571                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11040                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            126077856                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  526020156                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                273045169                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6341730697                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4817560                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4018256186                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              112807522                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078640                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         289034377                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         407877047                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.600729                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6687168835                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.601049                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.265183                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4560275471     68.19%     68.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1459715881     21.83%     90.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               127812254      1.91%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               307396210      4.60%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25962845      0.39%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3011073      0.05%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               158087161      2.36%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44905799      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6687168835                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                778923197                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               657664055                       # number of floating regfile writes
system.cpu1.idleCycles                        1796442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57227309                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               320435225                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.394477                       # Inst execution rate
system.cpu1.iew.exec_refs                  1066257947                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  85001420                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2969806850                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            733606631                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            882344                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         67403125                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109957412                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2858249934                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            981256527                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54348345                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2638641929                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              28747749                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            588742886                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56398571                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            642779474                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     60327586                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1167761                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6129977                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    291160532                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29889790                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6129977                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25456775                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31770534                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1766619339                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2176340722                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765388                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1352149452                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.325363                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2189936579                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2682737639                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1128193144                       # number of integer regfile writes
system.cpu1.ipc                              0.261602                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.261602                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175947      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1126908392     41.85%     41.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 546      0.00%     41.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          222754286      8.27%     50.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          153731505      5.71%     55.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          27015570      1.00%     56.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.39%     58.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          41008154      1.52%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           677638651     25.16%     84.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1214150      0.05%     85.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      320703849     11.91%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83354712      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2692990274                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1091450206                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1982205400                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    740174353                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1516054634                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  269075654                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.099917                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6233210      2.32%      2.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                61788      0.02%      2.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               726752      0.27%      2.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3435      0.00%      2.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            186271060     69.23%     71.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              329813      0.12%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              57444373     21.35%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   69      0.00%     93.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17983303      6.68%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           21851      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1869439775                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10388341466                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1436166369                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2456138668                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2855614826                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2692990274                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2635108                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1107815078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28321829                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        867958                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    959402419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6687168835                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.402710                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.064044                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5463736146     81.70%     81.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          566936523      8.48%     90.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          263910461      3.95%     94.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          143516486      2.15%     96.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          147773437      2.21%     98.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           59234645      0.89%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           22670682      0.34%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10731334      0.16%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            8659121      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6687168835                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.402602                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61373606                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39912222                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           733606631                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109957412                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              802683882                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417979795                       # number of misc regfile writes
system.cpu1.numCycles                      6688965277                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     8556305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4473999170                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447849785                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             222904124                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               367296234                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             576079388                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             44114175                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4336467395                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3077893436                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2570103184                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                961520231                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              26656307                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56398571                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            827691066                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1122253399                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1346915557                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2989551838                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        263563                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6381                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                672833186                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6371                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9271571686                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5903782855                       # The number of ROB writes
system.cpu1.timesIdled                          18535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        234149932                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit            112301229                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           418149727                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           62566846                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              28061867                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    381259153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     759633167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8036050                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2465116                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    199033143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    179266339                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    398494208                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      181731455                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          376126908                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11879331                       # Transaction distribution
system.membus.trans_dist::WritebackClean         8592                       # Transaction distribution
system.membus.trans_dist::CleanEvict        366501948                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           799923                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2831                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4313634                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4309562                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     376126907                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1140069637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1140069637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  25108761152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             25108761152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           570348                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         381243296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               381243296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           381243296                       # Request fanout histogram
system.membus.respLayer1.occupancy       1970669303901                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             58.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        909399378011                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                850                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          425                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11995478.823529                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14262826.979146                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          425    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43707500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            425                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3343718668000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5098078500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    274431337                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       274431337                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    274431337                       # number of overall hits
system.cpu0.icache.overall_hits::total      274431337                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        99922                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         99922                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        99922                       # number of overall misses
system.cpu0.icache.overall_misses::total        99922                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6758624489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6758624489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6758624489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6758624489                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    274531259                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    274531259                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    274531259                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    274531259                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000364                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000364                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67639.003313                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67639.003313                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67639.003313                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67639.003313                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7342                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              164                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.768293                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89805                       # number of writebacks
system.cpu0.icache.writebacks::total            89805                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10118                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10118                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10118                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10118                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89804                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89804                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89804                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89804                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6173252991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6173252991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6173252991                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6173252991                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000327                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000327                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68741.403401                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68741.403401                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68741.403401                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68741.403401                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89805                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    274431337                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      274431337                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        99922                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        99922                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6758624489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6758624489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    274531259                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    274531259                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67639.003313                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67639.003313                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10118                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10118                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89804                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89804                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6173252991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6173252991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68741.403401                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68741.403401                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          274521475                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89837                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3055.772955                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        549152323                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       549152323                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    396370619                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       396370619                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    396370619                       # number of overall hits
system.cpu0.dcache.overall_hits::total      396370619                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    268825148                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     268825148                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    268825148                       # number of overall misses
system.cpu0.dcache.overall_misses::total    268825148                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 23629492664371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 23629492664371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 23629492664371                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 23629492664371                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    665195767                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    665195767                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    665195767                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    665195767                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.404129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.404129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.404129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.404129                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87899.115243                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87899.115243                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87899.115243                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87899.115243                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3787782761                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1461507                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         63028844                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          24979                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.096021                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.509428                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98846325                       # number of writebacks
system.cpu0.dcache.writebacks::total         98846325                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    169558785                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    169558785                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    169558785                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    169558785                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99266363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99266363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99266363                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99266363                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10674493886009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10674493886009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10674493886009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10674493886009                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149229                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149229                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149229                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149229                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 107533.846949                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107533.846949                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 107533.846949                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107533.846949                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98846064                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    345089015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      345089015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    240261332                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    240261332                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 21263002749500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 21263002749500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    585350347                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    585350347                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.410457                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.410457                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88499.479182                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88499.479182                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    145169627                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    145169627                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95091705                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95091705                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10314120917000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10314120917000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162453                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162453                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 108464.990895                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108464.990895                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     51281604                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      51281604                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     28563816                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     28563816                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2366489914871                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2366489914871                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79845420                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79845420                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.357739                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.357739                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82849.221367                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82849.221367                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     24389158                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     24389158                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4174658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4174658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 360372969009                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 360372969009                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052284                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052284                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86323.950132                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86323.950132                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3146                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3146                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1116                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1116                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     39924500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     39924500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.261849                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.261849                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35774.641577                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35774.641577                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1084                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1084                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007508                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007508                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        19125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        19125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2630                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2630                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1254                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1254                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6518000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6518000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.322863                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.322863                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5197.767145                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5197.767145                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1254                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1254                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5264000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5264000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.322863                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.322863                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4197.767145                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4197.767145                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3141                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3141                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588527                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588527                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  13439030999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  13439030999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       591668                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       591668                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994691                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994691                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22835.028808                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22835.028808                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588527                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588527                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  12850503999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  12850503999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994691                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994691                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21835.028808                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21835.028808                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950159                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          496494709                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99498939                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.989950                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950159                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998442                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998442                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1431090069                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1431090069                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               24095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9895693                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4489                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             9959974                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19884251                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              24095                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9895693                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4489                       # number of overall hits
system.l2.overall_hits::.cpu1.data            9959974                       # number of overall hits
system.l2.overall_hits::total                19884251                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             65710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          88962427                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15251                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          88658159                       # number of demand (read+write) misses
system.l2.demand_misses::total              177701547                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            65710                       # number of overall misses
system.l2.overall_misses::.cpu0.data         88962427                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15251                       # number of overall misses
system.l2.overall_misses::.cpu1.data         88658159                       # number of overall misses
system.l2.overall_misses::total             177701547                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5769084899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10361836980725                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1346581999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10351193145990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20720145793613                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5769084899                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10361836980725                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1346581999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10351193145990                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20720145793613                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89805                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98858120                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19740                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98618133                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197585798                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89805                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98858120                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19740                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98618133                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197585798                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.731696                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.899900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.772594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.899005                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.899364                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.731696                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.899900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.772594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.899005                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.899364                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87796.148212                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116474.306403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88294.669136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116753.982518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116600.818301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87796.148212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116474.306403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88294.669136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116753.982518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116600.818301                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           61448357                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2760414                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.260558                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 204863684                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            11879301                       # number of writebacks
system.l2.writebacks::total                  11879301                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3465412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        3468503                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             6934391                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3465412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       3468503                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            6934391                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        65455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     85497015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     85189656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         170767156                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        65455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     85497015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     85189656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    213832967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        384600123                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5098553906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9268420127326                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1186437499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9258259482773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 18532964601504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5098553906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9268420127326                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1186437499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9258259482773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 21484205108941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 40017169710445                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.728857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.864846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.761398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.863834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864268                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.728857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.864846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.761398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.863834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.946497                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77894.032633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108406.359302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78937.957352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108678.211857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108527.687851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77894.032633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108406.359302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78937.957352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108678.211857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100471.902955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104048.769923                       # average overall mshr miss latency
system.l2.replacements                      555488457                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14384636                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14384636                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           30                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             30                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14384666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14384666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           30                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           30                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176800685                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176800685                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         8592                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           8592                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176809277                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176809277                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000049                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000049                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         8592                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         8592                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000049                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000049                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    213832967                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      213832967                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 21484205108941                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 21484205108941                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100471.902955                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100471.902955                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           19209                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           19595                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                38804                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        119598                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        117620                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             237218                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    784603000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    843827000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1628430000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       138807                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       137215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           276022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.861614                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.857195                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.859417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6560.335457                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7174.179561                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6864.698294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         8544                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         9178                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           17722                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data       111054                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data       108442                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        219496                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2657706040                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2640219555                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5297925595                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.800061                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.790307                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.795212                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23931.655231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24346.835682                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24136.775135                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            62                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                167                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               82                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       118500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       421500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       540000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           94                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          155                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            249                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.340426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.322581                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.329317                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3703.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         8430                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6585.365854                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           78                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       632000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1047500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1679500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.340426                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.296774                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.313253                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22771.739130                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21532.051282                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1263596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1265006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2528602                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2889722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2857531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5747253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 336406312944                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 342472204801                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  678878517745                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4153318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4122537                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8275855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.695762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.693149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.694460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116414.766868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119848.990195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118122.260799                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       710334                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       732283                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          1442617                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2179388                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2125248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4304636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 262788320347                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 266262329471                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 529050649818                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.524734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.515519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.520144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 120578.951681                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 125285.298220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122902.528766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         24095                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4489                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        65710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            80961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5769084899                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1346581999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7115666898                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89805                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19740                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.731696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.772594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.739066                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87796.148212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88294.669136                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87890.056916                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          255                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          221                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           476                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        65455                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15030                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        80485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5098553906                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1186437499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6284991405                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.728857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.761398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.734721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77894.032633                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78937.957352                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78088.978133                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8632097                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      8694968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          17327065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     86072705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     85800628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       171873333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10025430667781                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10008720941189                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 20034151608970                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94704802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94495596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189200398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.908853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.907985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.908420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116476.305326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116650.905413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116563.467172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2755078                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      2736220                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      5491298                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     83317627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     83064408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    166382035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9005631806979                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 8991997153302                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 17997628960281                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.879761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.879029                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.879396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 108087.953669                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108253.310531                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108170.506271                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               4                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        30999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       105998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       136997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        30999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 35332.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 34249.250000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   591592081                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 555488524                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.064994                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.667506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.002242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.781205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.976361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.571583                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.557305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.027831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.383931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3667960636                       # Number of tag accesses
system.l2.tags.data_accesses               3667960636                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4189312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5474742592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        961920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5455529536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  13412510720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        24347934080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4189312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       961920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5151232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    760277184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       760277184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          65458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       85542853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       85242649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    209570480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           380436470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11879331                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11879331                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1250983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1634828958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           287242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1629091691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4005149202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7270608075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1250983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       287242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1538225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      227028602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            227028602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      227028602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1250983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1634828958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          287242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1629091691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4005149202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7497636677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10138631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     65457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  84584072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  84313988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 208751187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000229499750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       632985                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       632985                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           466792703                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9572443                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   380436469                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11887923                       # Number of write requests accepted
system.mem_ctrls.readBursts                 380436469                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11887923                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2706735                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1749292                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          22134597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          22365710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          23576254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          24365620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          24880128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          25053740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          24636870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          24330040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          23879716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          23266235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         23207166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         23837117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         22948878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         23447340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         22908912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         22891411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            619951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            618335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            595265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            647031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            639076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            644989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            619491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            619338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            705462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            621169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           705435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           621780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           620176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           620201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           620305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           620628                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 19256539574612                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1888648670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            26338972087112                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50979.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69729.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                250809173                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9266663                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             380436469                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11887923                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5119075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9487409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15492773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                22016713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                29876318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                37422356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                40404756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                38089417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                33853311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                28585612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               25854753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               36702573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               25977160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               10677124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                7595046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5357276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                3256783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1485466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 327023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 148790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 262762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 316508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 332502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 338893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 345148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 350879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 355951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 360955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 369731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 363655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 363039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 363067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 363382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 363832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 363829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  36399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  17049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 109238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 210729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 268045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 289759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 295227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 295714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 294934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 293841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 293384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 292648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 292626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 291334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 290268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 289381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 288875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 302490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  58709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    127792531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.249028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.172626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.264890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12835040     10.04%     10.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     85435519     66.85%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     16302105     12.76%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      5147259      4.03%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2529434      1.98%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1445929      1.13%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       758936      0.59%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       400463      0.31%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2937846      2.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    127792531                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       632985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     596.743648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    382.544388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    461.865325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         77140     12.19%     12.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       173340     27.38%     39.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        70467     11.13%     50.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         9635      1.52%     52.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        13038      2.06%     54.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767        27561      4.35%     58.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895        47611      7.52%     66.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023        60953      9.63%     75.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151        59195      9.35%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279        44830      7.08%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407        26842      4.24%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535        13218      2.09%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663         5749      0.91%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791         2212      0.35%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          762      0.12%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          271      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          106      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           35      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        632985                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       632985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.220247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           627822     99.18%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1776      0.28%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2179      0.34%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              572      0.09%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              370      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              147      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               63      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        632985                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            24174702976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               173231040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               648872448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             24347934016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            760827072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7218.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7270.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    56.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3348816626000                       # Total gap between requests
system.mem_ctrls.avgGap                       8535.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4189248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5413380608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       961920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5396095232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  13360075968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    648872448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1250963.643913442735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1616505475.749835968018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 287241.755167805532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1611343838.876732826233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3989491506.802580833435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 193761706.632101029158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        65458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     85542853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     85242649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    209570479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11887923                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2384447538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5714217906631                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    561476758                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5716523345744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 14905284910441                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 92365264516244                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36427.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66799.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37357.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67061.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71123.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7769672.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         451925750220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         240204240375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1330801573500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        26805514320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     264352976160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1511786520210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12862245120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3838738819905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1146.297069                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11334673409                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 111824440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3225657633091                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         460512913980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         244768414770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1366188727260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26118144720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     264352976160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1513799689530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11166944640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3886907811060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1160.680952                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7209940777                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 111824440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3229782365723                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1152                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          577                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7511951.473137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9152562.330932                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          577    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     58848500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            577                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3344482350500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4334396000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    273023023                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       273023023                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    273023023                       # number of overall hits
system.cpu1.icache.overall_hits::total      273023023                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22146                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22146                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22146                       # number of overall misses
system.cpu1.icache.overall_misses::total        22146                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1603602000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1603602000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1603602000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1603602000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    273045169                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    273045169                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    273045169                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    273045169                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000081                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000081                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72410.457870                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72410.457870                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72410.457870                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72410.457870                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19740                       # number of writebacks
system.cpu1.icache.writebacks::total            19740                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2406                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2406                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2406                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2406                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19740                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19740                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19740                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19740                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1427465500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1427465500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1427465500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1427465500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72313.348531                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72313.348531                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72313.348531                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72313.348531                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19740                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    273023023                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      273023023                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22146                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22146                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1603602000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1603602000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    273045169                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    273045169                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72410.457870                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72410.457870                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2406                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2406                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19740                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19740                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1427465500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1427465500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72313.348531                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72313.348531                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          275183737                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19772                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13917.850344                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        546110078                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       546110078                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    392636028                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       392636028                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    392636028                       # number of overall hits
system.cpu1.dcache.overall_hits::total      392636028                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    268950249                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     268950249                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    268950249                       # number of overall misses
system.cpu1.dcache.overall_misses::total    268950249                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 23751197207117                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 23751197207117                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 23751197207117                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 23751197207117                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    661586277                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    661586277                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    661586277                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    661586277                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.406523                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.406523                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.406523                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.406523                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88310.746301                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88310.746301                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88310.746301                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88310.746301                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3765668387                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1444540                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         62405830                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          24836                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.341612                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.163150                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98588429                       # number of writebacks
system.cpu1.dcache.writebacks::total         98588429                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    169929161                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    169929161                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    169929161                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    169929161                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99021088                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99021088                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99021088                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99021088                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10664825730037                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10664825730037                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10664825730037                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10664825730037                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.149672                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.149672                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.149672                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.149672                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107702.570689                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107702.570689                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107702.570689                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107702.570689                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98588285                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    342603111                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      342603111                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    239506747                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    239506747                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 21262041616000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 21262041616000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    582109858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    582109858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.411446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.411446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88774.290839                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88774.290839                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    144626549                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    144626549                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94880198                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94880198                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10298356635500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10298356635500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.162994                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.162994                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108540.631792                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108540.631792                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     50032917                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      50032917                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     29443502                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     29443502                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2489155591117                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2489155591117                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79476419                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79476419                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.370468                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.370468                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 84540.065618                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84540.065618                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     25302612                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     25302612                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4140890                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4140890                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 366469094537                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 366469094537                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052102                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052102                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88500.079581                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88500.079581                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3792                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3792                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          877                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          877                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37048500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37048500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.187835                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.187835                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42244.583808                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42244.583808                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          743                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          743                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          134                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          134                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1534500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1534500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028700                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028700                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11451.492537                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11451.492537                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1746                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1746                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9560000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9560000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4039                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4039                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.432285                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.432285                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5475.372279                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5475.372279                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1746                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1746                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7814000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7814000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.432285                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.432285                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4475.372279                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4475.372279                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2023                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2023                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       585021                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       585021                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  13403745500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  13403745500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       587044                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       587044                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996554                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996554                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22911.563004                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22911.563004                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       585021                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       585021                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  12818724500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  12818724500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996554                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996554                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21911.563004                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21911.563004                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.939664                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          492504765                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99252479                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.962141                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.939664                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998114                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998114                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1423616506                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1423616506                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3348816746500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190087562                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26263967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183158629                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       543610333                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        314929446                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             573                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          839547                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3000                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         842547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8773739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8773739                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109545                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    189978017                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       269415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    297765809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    297015349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595109793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11495040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12653065664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2526720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12621211200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25288298624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       872261432                       # Total snoops (count)
system.tol2bus.snoopTraffic                 841944128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1070972778                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.180487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390532                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              880140727     82.18%     82.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1              188366935     17.59%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2465116      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1070972778                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       397408954939                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149617798443                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134807300                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149236793954                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29722275                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           859883                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
