{
    "code": "module TopModule (\n    input  logic [15:0] in,     // 16-bit unsigned input\n    output logic [7:0]  out_hi, // Upper 8 bits of the input\n    output logic [7:0]  out_lo  // Lower 8 bits of the input\n);\n\n    assign out_hi = in[15:8];\n    assign out_lo = in[7:0];\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}