$date
	Sun Oct 23 08:07:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#590651
b10 !
1"
#590654
b10 &
b10 %
1$
#590655
0"
#590658
b1 &
b1 %
1#
#590662
b0 &
0#
b0 %
0$
#1577581
b1000 !
1"
#1577582
b1000 &
b1000 %
1$
#1577583
0"
#1577586
b100 &
b100 %
#1577590
b10 &
b10 %
#1577594
b1 &
b1 %
1#
#1577598
b0 &
0#
b0 %
0$
#2522121
b1101 !
1"
#2522122
b1101 &
b1101 %
1$
#2522123
0"
#2522126
b101000 &
b101000 %
#2522130
b10100 &
b10100 %
#2522134
b1010 &
b1010 %
#2522138
b101 &
b101 %
#2522142
b10000 &
b10000 %
#2522146
b1000 &
b1000 %
#2522150
b100 &
b100 %
#2522154
b10 &
b10 %
#2522158
b1 &
1#
b1 %
#2522162
b0 &
b0 %
0#
0$
#4500012
