

================================================================
== Synthesis Summary Report of 'convn_valid'
================================================================
+ General Information: 
    * Date:           Fri Mar  7 18:05:16 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        prj
    * Solution:       convn_valid_sol (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu19p-fsvb3824-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                          Modules                          |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |          |            |            |     |
    |                          & Loops                          |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ convn_valid                                              |  Timing|  -0.28|        -|       -|         -|        -|     -|        no|     -|  17 (~0%)|  2308 (~0%)|  1824 (~0%)|    -|
    | o VITIS_LOOP_79_1                                         |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|         -|           -|           -|    -|
    |  o VITIS_LOOP_81_2                                        |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|         -|           -|           -|    -|
    |   + convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4  |  Timing|  -0.28|        -|       -|         -|        -|     -|        no|     -|  10 (~0%)|   909 (~0%)|   635 (~0%)|    -|
    |    o VITIS_LOOP_84_3_VITIS_LOOP_86_4                      |      II|   2.41|        -|       -|        23|        7|     -|       yes|     -|         -|           -|           -|    -|
    +-----------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+-----------+----------+
| Port              | Direction | Bitwidth |
+-------------------+-----------+----------+
| in_data_address0  | out       | 10       |
| in_data_q0        | in        | 64       |
| kernel_address0   | out       | 5        |
| kernel_q0         | in        | 64       |
| out_data_address0 | out       | 10       |
| out_data_d0       | out       | 64       |
| out_data_q0       | in        | 64       |
+-------------------+-----------+----------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_core   | ap_none | in        | 8        |
| ap_parent | ap_none | in        | 8        |
| ap_part   | ap_none | in        | 8        |
| in_h      | ap_none | in        | 32       |
| in_w      | ap_none | in        | 32       |
| kernel_h  | ap_none | in        | 32       |
| kernel_w  | ap_none | in        | 32       |
| out_h     | ap_none | in        | 32       |
| out_w     | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+---------------+
| Argument  | Direction | Datatype      |
+-----------+-----------+---------------+
| ap_core   | in        | unsigned char |
| ap_part   | in        | unsigned char |
| ap_parent | in        | unsigned char |
| in_data   | in        | double*       |
| in_w      | in        | int           |
| in_h      | in        | int           |
| kernel    | in        | double*       |
| kernel_w  | in        | int           |
| kernel_h  | in        | int           |
| out_data  | inout     | double*       |
| out_w     | in        | int           |
| out_h     | in        | int           |
+-----------+-----------+---------------+

* SW-to-HW Mapping
+-----------+-------------------+---------+----------+
| Argument  | HW Interface      | HW Type | HW Usage |
+-----------+-------------------+---------+----------+
| ap_core   | ap_core           | port    |          |
| ap_part   | ap_part           | port    |          |
| ap_parent | ap_parent         | port    |          |
| in_data   | in_data_address0  | port    | offset   |
| in_data   | in_data_ce0       | port    |          |
| in_data   | in_data_q0        | port    |          |
| in_w      | in_w              | port    |          |
| in_h      | in_h              | port    |          |
| kernel    | kernel_address0   | port    | offset   |
| kernel    | kernel_ce0        | port    |          |
| kernel    | kernel_q0         | port    |          |
| kernel_w  | kernel_w          | port    |          |
| kernel_h  | kernel_h          | port    |          |
| out_data  | out_data_address0 | port    | offset   |
| out_data  | out_data_ce0      | port    |          |
| out_data  | out_data_we0      | port    |          |
| out_data  | out_data_d0       | port    |          |
| out_data  | out_data_q0       | port    |          |
| out_w     | out_w             | port    |          |
| out_h     | out_h             | port    |          |
+-----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+
| Name                                                    | DSP | Pragma | Variable      | Op     | Impl      | Latency |
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+
| + convn_valid                                           | 17  |        |               |        |           |         |
|   empty_15_fu_159_p2                                    |     |        | empty_15      | setgt  | auto      | 0       |
|   smax_fu_165_p3                                        |     |        | smax          | select | auto_sel  | 0       |
|   empty_16_fu_173_p2                                    |     |        | empty_16      | setgt  | auto      | 0       |
|   smax1_fu_179_p3                                       |     |        | smax1         | select | auto_sel  | 0       |
|   mul_31ns_31ns_62_2_1_U18                              | 4   |        | mul_ln74      | mul    | auto      | 1       |
|   dadd_64ns_64ns_64_8_full_dsp_1_U17                    |     |        | icmp_ln79     | setlt  | auto      | 0       |
|   add_ln79_fu_220_p2                                    |     |        | add_ln79      | add    | fabric    | 0       |
|   mul_10s_10s_10_1_1_U19                                |     |        | empty_17      | mul    | auto      | 0       |
|   icmp_ln81_fu_239_p2                                   |     |        | icmp_ln81     | setlt  | auto      | 0       |
|   add_ln81_fu_244_p2                                    |     |        | add_ln81      | add    | fabric    | 0       |
|   add_ln91_fu_255_p2                                    |     |        | add_ln91      | add    | fabric    | 0       |
|   dadd_64ns_64ns_64_8_full_dsp_1_U17                    | 3   |        | add           | dadd   | fulldsp   | 7       |
|  + convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 | 10  |        |               |        |           |         |
|    icmp_ln86_fu_181_p2                                  |     |        | icmp_ln86     | setlt  | auto      | 0       |
|    icmp_ln84_fu_186_p2                                  |     |        | icmp_ln84     | seteq  | auto      | 0       |
|    add_ln84_fu_191_p2                                   |     |        | add_ln84      | add    | fabric    | 0       |
|    select_ln84_fu_232_p3                                |     |        | select_ln84   | select | auto_sel  | 0       |
|    add_ln84_1_fu_200_p2                                 |     |        | add_ln84_1    | add    | fabric    | 0       |
|    select_ln84_1_fu_206_p3                              |     |        | select_ln84_1 | select | auto_sel  | 0       |
|    ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3           | 1   |        | empty_11      | add    | dsp_slice | 3       |
|    ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3           | 1   |        | empty_12      | mul    | dsp_slice | 3       |
|    mac_muladd_5s_5s_5ns_5_4_1_U4                        | 1   |        | empty_13      | mul    | dsp_slice | 3       |
|    add_ln88_2_fu_246_p2                                 |     |        | add_ln88_2    | add    | fabric    | 0       |
|    ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3           | 1   |        | add_ln88      | add    | dsp_slice | 3       |
|    mac_muladd_5s_5s_5ns_5_4_1_U4                        | 1   |        | add_ln88_1    | add    | dsp_slice | 3       |
|    dmul_64ns_64ns_64_8_max_dsp_1_U2                     | 8   |        | mul           | dmul   | maxdsp    | 7       |
|    add_ln86_fu_251_p2                                   |     |        | add_ln86      | add    | fabric    | 0       |
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

