{
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 16.9344,
	"finish__design__instance__count__class:tie_cell": 1,
	"finish__design__instance__area__class:tie_cell": 11.2896,
	"finish__design__instance__count__class:buffer": 17,
	"finish__design__instance__area__class:buffer": 1306.77,
	"finish__design__instance__count__class:clock_buffer": 14,
	"finish__design__instance__area__class:clock_buffer": 2382.11,
	"finish__design__instance__count__class:timing_repair_buffer": 250,
	"finish__design__instance__area__class:timing_repair_buffer": 10886,
	"finish__design__instance__count__class:inverter": 18,
	"finish__design__instance__area__class:inverter": 310.464,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 73.3824,
	"finish__design__instance__count__class:sequential_cell": 112,
	"finish__design__instance__area__class:sequential_cell": 10826.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 202,
	"finish__design__instance__area__class:multi_input_combinational_cell": 8340.19,
	"finish__design__instance__count": 620,
	"finish__design__instance__area": 34153.9,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.71152,
	"finish__clock__skew__setup": 0.0240254,
	"finish__clock__skew__hold": 0.0240254,
	"finish__timing__drv__max_slew_limit": 0.503432,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.946389,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0664779,
	"finish__power__switching__total": 0.0188597,
	"finish__power__leakage__total": 2.10383e-06,
	"finish__power__total": 0.0853397,
	"finish__design__io": 252,
	"finish__design__die__area": 3.74409e+06,
	"finish__design__core__area": 3.72072e+06,
	"finish__design__instance__count": 5032,
	"finish__design__instance__area": 59058.7,
	"finish__design__instance__count__stdcell": 5032,
	"finish__design__instance__area__stdcell": 59058.7,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0158729,
	"finish__design__instance__utilization__stdcell": 0.0158729,
	"finish__design__rows": 382,
	"finish__design__rows:GF018hv5v_green_sc9": 382,
	"finish__design__sites": 1318282,
	"finish__design__sites:GF018hv5v_green_sc9": 1318282,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}