module wideexpr_00856(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 6'sb111111;
  assign y1 = (((((ctrl[7]?3'sb010:s0))>(-(5'sb10111)))==(((ctrl[5]?u1:s7))>>(6'sb101000)))|(|(((2'b10)<<(6'b010100))>({1{1'sb1}}))))&((({(4'b0010)^(s5),$signed(4'sb1000),(3'sb111)&(s6)})>>>($signed($signed(2'sb00))))!=((+((s4)<<<(s2)))>>(3'sb001)));
  assign y2 = (ctrl[5]?$unsigned(4'b0011):(ctrl[4]?u1:{4'sb0110,($signed((s6)<<(({(1'sb1)==(s2),$unsigned(s3),(1'b0)^(s1),-(1'sb1)})>(((5'b10000)!=(6'b010111))==({5'sb00010,s6})))))!=(((ctrl[5]?1'sb1:4'sb1011))>>($unsigned((ctrl[3]?-((ctrl[0]?s3:s3)):((s3)<<<(s7))+((s0)|(s1)))))),{~^(5'sb11011)}}));
  assign y3 = ($signed(u1))>>(s7);
  assign y4 = s4;
  assign y5 = (s7)<(-((((ctrl[2]?(s1)+(5'sb10001):(6'sb001000)<<(({3{5'b11010}})&(u6))))>>(+(s6)))-($signed(3'sb101))));
  assign y6 = {$signed((ctrl[6]?2'b11:&(~|(2'b11))))};
  assign y7 = 4'sb0011;
endmodule
