Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 02:36:53 2020
| Host         : LAPTOP-AHOKB06N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             108 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |                Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+---------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                        |                                             | reset_cond/M_reset_cond_in                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | buttons/middle_button/E[0]                  | reset_cond/Q[0]                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                        | buttons/middle_button/M_last_q_reg_1[0]     | reset_cond/Q[0]                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                        |                                             |                                              |                9 |             17 |         1.89 |
|  system_fsm/out_fsm/slowclock_fsm/CLK |                                             |                                              |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                        | buttons/down_button/M_ctr_q[0]_i_2__0_n_0   | buttons/down_button/sync/M_pipe_q_reg[1]_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                        | buttons/left_button/M_ctr_q[0]_i_2__1_n_0   | buttons/left_button/sync/M_pipe_q_reg[1]_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                        | buttons/middle_button/M_ctr_q[0]_i_2__3_n_0 | buttons/middle_button/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                        | buttons/right_button/M_ctr_q[0]_i_2__2_n_0  | buttons/right_button/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                        | buttons/up_button/sel                       | buttons/up_button/sync/clear                 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                        |                                             | reset_cond/Q[0]                              |               31 |             82 |         2.65 |
+---------------------------------------+---------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


