--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml ps2_top.twx ps2_top.ncd -o ps2_top.twr ps2_top.pcf -ucf
ps2.ucf

Design file:              ps2_top.ncd
Physical constraint file: ps2_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_m" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_m" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clk_generator/mmcm_adv_inst/CLKIN1
  Logical resource: clk_generator/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk_generator/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clk_generator/mmcm_adv_inst/CLKIN1
  Logical resource: clk_generator/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk_generator/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clk_generator/mmcm_adv_inst/CLKIN1
  Logical resource: clk_generator/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk_generator/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_generator_clkout0 = PERIOD TIMEGRP 
"clk_generator_clkout0" TS_clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 677 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.173ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TopModul/psc2/precnt_17 (SLICE_X48Y72.A1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TopModul/psc2/precnt_0 (FF)
  Destination:          Inst_TopModul/psc2/precnt_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.775 - 0.815)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_TopModul/psc2/precnt_0 to Inst_TopModul/psc2/precnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.BMUX    Tshcko                0.655   Inst_TopModul/psc2/pulse
                                                       Inst_TopModul/psc2/precnt_0
    SLICE_X49Y69.A1      net (fanout=2)        0.971   Inst_TopModul/psc2/precnt<0>
    SLICE_X49Y69.COUT    Topcya                0.656   Inst_TopModul/psc2/Mcount_precnt_cy<3>
                                                       Inst_TopModul/psc2/Mcount_precnt_lut<0>_INV_0
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<3>
    SLICE_X49Y70.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<3>
    SLICE_X49Y70.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<7>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<11>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<15>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.BMUX    Tcinb                 0.513   Result<17>
                                                       Inst_TopModul/psc2/Mcount_precnt_xor<17>
    SLICE_X48Y72.A1      net (fanout=1)        0.819   Result<17>
    SLICE_X48Y72.CLK     Tas                   0.095   Inst_TopModul/psc2/precnt<17>
                                                       Inst_TopModul/psc2/Mcount_precnt_eqn_171
                                                       Inst_TopModul/psc2/precnt_17
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (2.261ns logic, 1.790ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TopModul/psc2/precnt_4 (FF)
  Destination:          Inst_TopModul/psc2/precnt_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.156 - 0.183)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_TopModul/psc2/precnt_4 to Inst_TopModul/psc2/precnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.DQ      Tcko                  0.456   Inst_TopModul/psc2/precnt<4>
                                                       Inst_TopModul/psc2/precnt_4
    SLICE_X49Y70.A2      net (fanout=2)        0.812   Inst_TopModul/psc2/precnt<4>
    SLICE_X49Y70.COUT    Topcya                0.656   Inst_TopModul/psc2/Mcount_precnt_cy<7>
                                                       Inst_TopModul/psc2/precnt<4>_rt
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<11>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<15>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.BMUX    Tcinb                 0.513   Result<17>
                                                       Inst_TopModul/psc2/Mcount_precnt_xor<17>
    SLICE_X48Y72.A1      net (fanout=1)        0.819   Result<17>
    SLICE_X48Y72.CLK     Tas                   0.095   Inst_TopModul/psc2/precnt<17>
                                                       Inst_TopModul/psc2/Mcount_precnt_eqn_171
                                                       Inst_TopModul/psc2/precnt_17
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.948ns logic, 1.631ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TopModul/psc2/precnt_8 (FF)
  Destination:          Inst_TopModul/psc2/precnt_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.156 - 0.182)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_TopModul/psc2/precnt_8 to Inst_TopModul/psc2/precnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.DQ      Tcko                  0.456   Inst_TopModul/psc2/precnt<8>
                                                       Inst_TopModul/psc2/precnt_8
    SLICE_X49Y71.A1      net (fanout=2)        0.821   Inst_TopModul/psc2/precnt<8>
    SLICE_X49Y71.COUT    Topcya                0.656   Inst_TopModul/psc2/Mcount_precnt_cy<11>
                                                       Inst_TopModul/psc2/precnt<8>_rt
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<15>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.BMUX    Tcinb                 0.513   Result<17>
                                                       Inst_TopModul/psc2/Mcount_precnt_xor<17>
    SLICE_X48Y72.A1      net (fanout=1)        0.819   Result<17>
    SLICE_X48Y72.CLK     Tas                   0.095   Inst_TopModul/psc2/precnt<17>
                                                       Inst_TopModul/psc2/Mcount_precnt_eqn_171
                                                       Inst_TopModul/psc2/precnt_17
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.834ns logic, 1.640ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TopModul/psc2/precnt_9 (SLICE_X48Y71.A2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TopModul/psc2/precnt_0 (FF)
  Destination:          Inst_TopModul/psc2/precnt_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.806ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.777 - 0.815)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_TopModul/psc2/precnt_0 to Inst_TopModul/psc2/precnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.BMUX    Tshcko                0.655   Inst_TopModul/psc2/pulse
                                                       Inst_TopModul/psc2/precnt_0
    SLICE_X49Y69.A1      net (fanout=2)        0.971   Inst_TopModul/psc2/precnt<0>
    SLICE_X49Y69.COUT    Topcya                0.656   Inst_TopModul/psc2/Mcount_precnt_cy<3>
                                                       Inst_TopModul/psc2/Mcount_precnt_lut<0>_INV_0
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<3>
    SLICE_X49Y70.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<3>
    SLICE_X49Y70.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<7>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.BMUX    Tcinb                 0.513   Inst_TopModul/psc2/Mcount_precnt_cy<11>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X48Y71.A2      net (fanout=1)        0.802   Result<9>
    SLICE_X48Y71.CLK     Tas                   0.095   Inst_TopModul/psc2/precnt<12>
                                                       Inst_TopModul/psc2/Mcount_precnt_eqn_91
                                                       Inst_TopModul/psc2/precnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (2.033ns logic, 1.773ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TopModul/psc2/precnt_4 (FF)
  Destination:          Inst_TopModul/psc2/precnt_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.158 - 0.183)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_TopModul/psc2/precnt_4 to Inst_TopModul/psc2/precnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.DQ      Tcko                  0.456   Inst_TopModul/psc2/precnt<4>
                                                       Inst_TopModul/psc2/precnt_4
    SLICE_X49Y70.A2      net (fanout=2)        0.812   Inst_TopModul/psc2/precnt<4>
    SLICE_X49Y70.COUT    Topcya                0.656   Inst_TopModul/psc2/Mcount_precnt_cy<7>
                                                       Inst_TopModul/psc2/precnt<4>_rt
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.BMUX    Tcinb                 0.513   Inst_TopModul/psc2/Mcount_precnt_cy<11>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X48Y71.A2      net (fanout=1)        0.802   Result<9>
    SLICE_X48Y71.CLK     Tas                   0.095   Inst_TopModul/psc2/precnt<12>
                                                       Inst_TopModul/psc2/Mcount_precnt_eqn_91
                                                       Inst_TopModul/psc2/precnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (1.720ns logic, 1.614ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TopModul/psc2/precnt_2 (FF)
  Destination:          Inst_TopModul/psc2/precnt_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.968ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.158 - 0.183)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_TopModul/psc2/precnt_2 to Inst_TopModul/psc2/precnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.BQ      Tcko                  0.456   Inst_TopModul/psc2/precnt<4>
                                                       Inst_TopModul/psc2/precnt_2
    SLICE_X49Y69.C5      net (fanout=2)        0.466   Inst_TopModul/psc2/precnt<2>
    SLICE_X49Y69.COUT    Topcyc                0.522   Inst_TopModul/psc2/Mcount_precnt_cy<3>
                                                       Inst_TopModul/psc2/precnt<2>_rt
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<3>
    SLICE_X49Y70.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<3>
    SLICE_X49Y70.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<7>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.BMUX    Tcinb                 0.513   Inst_TopModul/psc2/Mcount_precnt_cy<11>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X48Y71.A2      net (fanout=1)        0.802   Result<9>
    SLICE_X48Y71.CLK     Tas                   0.095   Inst_TopModul/psc2/precnt<12>
                                                       Inst_TopModul/psc2/Mcount_precnt_eqn_91
                                                       Inst_TopModul/psc2/precnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (1.700ns logic, 1.268ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TopModul/psc2/precnt_16 (SLICE_X51Y72.D4), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TopModul/psc2/precnt_0 (FF)
  Destination:          Inst_TopModul/psc2/precnt_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.714ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.156 - 0.181)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_TopModul/psc2/precnt_0 to Inst_TopModul/psc2/precnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.BMUX    Tshcko                0.655   Inst_TopModul/psc2/pulse
                                                       Inst_TopModul/psc2/precnt_0
    SLICE_X49Y69.A1      net (fanout=2)        0.971   Inst_TopModul/psc2/precnt<0>
    SLICE_X49Y69.COUT    Topcya                0.656   Inst_TopModul/psc2/Mcount_precnt_cy<3>
                                                       Inst_TopModul/psc2/Mcount_precnt_lut<0>_INV_0
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<3>
    SLICE_X49Y70.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<3>
    SLICE_X49Y70.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<7>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<11>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<15>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.AMUX    Tcina                 0.397   Result<17>
                                                       Inst_TopModul/psc2/Mcount_precnt_xor<17>
    SLICE_X51Y72.D4      net (fanout=1)        0.601   Result<16>
    SLICE_X51Y72.CLK     Tas                   0.092   Inst_TopModul/psc2/precnt<16>
                                                       Inst_TopModul/psc2/Mcount_precnt_eqn_161
                                                       Inst_TopModul/psc2/precnt_16
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (2.142ns logic, 1.572ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TopModul/psc2/precnt_4 (FF)
  Destination:          Inst_TopModul/psc2/precnt_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.242ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.773 - 0.819)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_TopModul/psc2/precnt_4 to Inst_TopModul/psc2/precnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.DQ      Tcko                  0.456   Inst_TopModul/psc2/precnt<4>
                                                       Inst_TopModul/psc2/precnt_4
    SLICE_X49Y70.A2      net (fanout=2)        0.812   Inst_TopModul/psc2/precnt<4>
    SLICE_X49Y70.COUT    Topcya                0.656   Inst_TopModul/psc2/Mcount_precnt_cy<7>
                                                       Inst_TopModul/psc2/precnt<4>_rt
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<7>
    SLICE_X49Y71.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<11>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<15>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.AMUX    Tcina                 0.397   Result<17>
                                                       Inst_TopModul/psc2/Mcount_precnt_xor<17>
    SLICE_X51Y72.D4      net (fanout=1)        0.601   Result<16>
    SLICE_X51Y72.CLK     Tas                   0.092   Inst_TopModul/psc2/precnt<16>
                                                       Inst_TopModul/psc2/Mcount_precnt_eqn_161
                                                       Inst_TopModul/psc2/precnt_16
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (1.829ns logic, 1.413ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TopModul/psc2/precnt_8 (FF)
  Destination:          Inst_TopModul/psc2/precnt_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.773 - 0.818)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_TopModul/psc2/precnt_8 to Inst_TopModul/psc2/precnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.DQ      Tcko                  0.456   Inst_TopModul/psc2/precnt<8>
                                                       Inst_TopModul/psc2/precnt_8
    SLICE_X49Y71.A1      net (fanout=2)        0.821   Inst_TopModul/psc2/precnt<8>
    SLICE_X49Y71.COUT    Topcya                0.656   Inst_TopModul/psc2/Mcount_precnt_cy<11>
                                                       Inst_TopModul/psc2/precnt<8>_rt
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<11>
    SLICE_X49Y72.COUT    Tbyp                  0.114   Inst_TopModul/psc2/Mcount_precnt_cy<15>
                                                       Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.CIN     net (fanout=1)        0.000   Inst_TopModul/psc2/Mcount_precnt_cy<15>
    SLICE_X49Y73.AMUX    Tcina                 0.397   Result<17>
                                                       Inst_TopModul/psc2/Mcount_precnt_xor<17>
    SLICE_X51Y72.D4      net (fanout=1)        0.601   Result<16>
    SLICE_X51Y72.CLK     Tas                   0.092   Inst_TopModul/psc2/precnt<16>
                                                       Inst_TopModul/psc2/Mcount_precnt_eqn_161
                                                       Inst_TopModul/psc2/precnt_16
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.715ns logic, 1.422ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_generator_clkout0 = PERIOD TIMEGRP "clk_generator_clkout0" TS_clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_negedge/state_FSM_FFd3 (SLICE_X81Y86.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_negedge/state_FSM_FFd2 (FF)
  Destination:          Inst_negedge/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_negedge/state_FSM_FFd2 to Inst_negedge/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y86.CQ      Tcko                  0.164   Inst_negedge/state_FSM_FFd2
                                                       Inst_negedge/state_FSM_FFd2
    SLICE_X81Y86.B6      net (fanout=8)        0.076   Inst_negedge/state_FSM_FFd2
    SLICE_X81Y86.CLK     Tah         (-Th)     0.047   Inst_negedge/state_FSM_FFd3
                                                       Inst_negedge/state_FSM_FFd3-In1
                                                       Inst_negedge/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (0.117ns logic, 0.076ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TopModul/s7/num_3 (SLICE_X86Y71.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_shiftReg/data_7 (FF)
  Destination:          Inst_TopModul/s7/num_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_shiftReg/data_7 to Inst_TopModul/s7/num_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y71.DQ      Tcko                  0.141   Inst_shiftReg/data<7>
                                                       Inst_shiftReg/data_7
    SLICE_X86Y71.D5      net (fanout=3)        0.107   Inst_shiftReg/data<7>
    SLICE_X86Y71.CLK     Tah         (-Th)     0.047   Inst_TopModul/s7/num<3>
                                                       Inst_TopModul/s7/Mmux_anode[3]_data_i[15]_wide_mux_3_OUT41
                                                       Inst_TopModul/s7/num_3
    -------------------------------------------------  ---------------------------
    Total                                      0.201ns (0.094ns logic, 0.107ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_negedge/state_FSM_FFd2 (SLICE_X80Y86.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_negedge/state_FSM_FFd3 (FF)
  Destination:          Inst_negedge/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_i rising at 20.000ns
  Destination Clock:    clk_i rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_negedge/state_FSM_FFd3 to Inst_negedge/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y86.BQ      Tcko                  0.141   Inst_negedge/state_FSM_FFd3
                                                       Inst_negedge/state_FSM_FFd3
    SLICE_X80Y86.C5      net (fanout=1)        0.143   Inst_negedge/state_FSM_FFd3
    SLICE_X80Y86.CLK     Tah         (-Th)     0.076   Inst_negedge/state_FSM_FFd2
                                                       Inst_negedge/state_FSM_FFd2_rstpot
                                                       Inst_negedge/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.208ns (0.065ns logic, 0.143ns route)
                                                       (31.3% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_generator_clkout0 = PERIOD TIMEGRP "clk_generator_clkout0" TS_clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.845ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_generator/clkout1_buf/I0
  Logical resource: clk_generator/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: clk_generator/clkout0
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_TopModul/psc2/precnt<4>/CLK
  Logical resource: Inst_TopModul/psc2/precnt_1/CK
  Location pin: SLICE_X48Y69.CLK
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_TopModul/psc2/precnt<4>/CLK
  Logical resource: Inst_TopModul/psc2/precnt_1/CK
  Location pin: SLICE_X48Y69.CLK
  Clock network: clk_i
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      4.000ns|      2.087ns|            0|            0|            0|          677|
| TS_clk_generator_clkout0      |     20.000ns|      4.173ns|          N/A|            0|            0|          677|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_m          |    4.173|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 677 paths, 0 nets, and 208 connections

Design statistics:
   Minimum period:   4.173ns{1}   (Maximum frequency: 239.636MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 11 14:41:48 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1012 MB



