
OCTO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005e10  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00005e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000180  20000070  00005e80  00020070  2**2
                  ALLOC
  3 .stack        00002000  200001f0  00006000  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   00038091  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000053d1  00000000  00000000  00058182  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007e97  00000000  00000000  0005d553  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000008c8  00000000  00000000  000653ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000008c0  00000000  00000000  00065cb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001d69c  00000000  00000000  00066572  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00015786  00000000  00000000  00083c0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008715a  00000000  00000000  00099394  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001db8  00000000  00000000  001204f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200021f0 	.word	0x200021f0
       4:	00002b29 	.word	0x00002b29
       8:	00002b25 	.word	0x00002b25
       c:	00002b25 	.word	0x00002b25
	...
      2c:	00002b25 	.word	0x00002b25
	...
      38:	00002b25 	.word	0x00002b25
      3c:	00002b25 	.word	0x00002b25
      40:	00002b25 	.word	0x00002b25
      44:	00002b25 	.word	0x00002b25
      48:	00002b25 	.word	0x00002b25
      4c:	0000057d 	.word	0x0000057d
      50:	00002b25 	.word	0x00002b25
      54:	00002b25 	.word	0x00002b25
      58:	00002b25 	.word	0x00002b25
      5c:	00002b25 	.word	0x00002b25
      60:	00002b25 	.word	0x00002b25
      64:	000023b1 	.word	0x000023b1
      68:	000023c1 	.word	0x000023c1
      6c:	000023d1 	.word	0x000023d1
      70:	000023e1 	.word	0x000023e1
	...
      7c:	00002b25 	.word	0x00002b25
      80:	00002b25 	.word	0x00002b25
      84:	00002b25 	.word	0x00002b25
      88:	00002b25 	.word	0x00002b25
      8c:	00002b25 	.word	0x00002b25
      90:	00002b25 	.word	0x00002b25
	...
      9c:	00000ed5 	.word	0x00000ed5
      a0:	00002b25 	.word	0x00002b25
      a4:	000010e9 	.word	0x000010e9
      a8:	00002b25 	.word	0x00002b25
      ac:	00002b25 	.word	0x00002b25
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	00005e10 	.word	0x00005e10

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000074 	.word	0x20000074
     108:	00005e10 	.word	0x00005e10
     10c:	00005e10 	.word	0x00005e10
     110:	00000000 	.word	0x00000000

00000114 <usart_write_callback>:
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_write_callback(struct usart_module *const usart_module)
{
    //port_pin_toggle_output_level(LED_GREEN_PIN);
}
     114:	4770      	bx	lr
     116:	46c0      	nop			; (mov r8, r8)

00000118 <usart_read_callback>:
//! \brief Callback Function for USART Read (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_read_callback(struct usart_module *const usart_module)
{
     118:	b510      	push	{r4, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     11a:	2280      	movs	r2, #128	; 0x80
     11c:	0212      	lsls	r2, r2, #8
     11e:	4b04      	ldr	r3, [pc, #16]	; (130 <usart_read_callback+0x18>)
     120:	61da      	str	r2, [r3, #28]
    port_pin_toggle_output_level(LED_GREEN_PIN);
    usart_write_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     122:	2205      	movs	r2, #5
     124:	4903      	ldr	r1, [pc, #12]	; (134 <usart_read_callback+0x1c>)
     126:	4804      	ldr	r0, [pc, #16]	; (138 <usart_read_callback+0x20>)
     128:	4b04      	ldr	r3, [pc, #16]	; (13c <usart_read_callback+0x24>)
     12a:	4798      	blx	r3
    
    // Treat the BT received messages over here!!    
}
     12c:	bd10      	pop	{r4, pc}
     12e:	46c0      	nop			; (mov r8, r8)
     130:	41004400 	.word	0x41004400
     134:	20000138 	.word	0x20000138
     138:	200000d0 	.word	0x200000d0
     13c:	00002175 	.word	0x00002175

00000140 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     140:	b570      	push	{r4, r5, r6, lr}
     142:	b082      	sub	sp, #8
     144:	0005      	movs	r5, r0
     146:	000e      	movs	r6, r1
	uint16_t temp = 0;
     148:	2200      	movs	r2, #0
     14a:	466b      	mov	r3, sp
     14c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     14e:	4c06      	ldr	r4, [pc, #24]	; (168 <usart_serial_getchar+0x28>)
     150:	466b      	mov	r3, sp
     152:	1d99      	adds	r1, r3, #6
     154:	0028      	movs	r0, r5
     156:	47a0      	blx	r4
     158:	2800      	cmp	r0, #0
     15a:	d1f9      	bne.n	150 <usart_serial_getchar+0x10>

	*c = temp;
     15c:	466b      	mov	r3, sp
     15e:	3306      	adds	r3, #6
     160:	881b      	ldrh	r3, [r3, #0]
     162:	7033      	strb	r3, [r6, #0]
}
     164:	b002      	add	sp, #8
     166:	bd70      	pop	{r4, r5, r6, pc}
     168:	00002061 	.word	0x00002061

0000016c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     16c:	b570      	push	{r4, r5, r6, lr}
     16e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     170:	b28c      	uxth	r4, r1
     172:	4e03      	ldr	r6, [pc, #12]	; (180 <usart_serial_putchar+0x14>)
     174:	0021      	movs	r1, r4
     176:	0028      	movs	r0, r5
     178:	47b0      	blx	r6
     17a:	2800      	cmp	r0, #0
     17c:	d1fa      	bne.n	174 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     17e:	bd70      	pop	{r4, r5, r6, pc}
     180:	00002035 	.word	0x00002035

00000184 <configure_usart>:

//=============================================================================
//! \brief Setup Function for USART (Debug and BT).
//=============================================================================
void configure_usart(void)
{
     184:	b530      	push	{r4, r5, lr}
     186:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     188:	2380      	movs	r3, #128	; 0x80
     18a:	05db      	lsls	r3, r3, #23
     18c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     18e:	2300      	movs	r3, #0
     190:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     192:	22ff      	movs	r2, #255	; 0xff
     194:	4669      	mov	r1, sp
     196:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     198:	2200      	movs	r2, #0
     19a:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     19c:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     19e:	2196      	movs	r1, #150	; 0x96
     1a0:	0189      	lsls	r1, r1, #6
     1a2:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     1a4:	2101      	movs	r1, #1
     1a6:	2024      	movs	r0, #36	; 0x24
     1a8:	466c      	mov	r4, sp
     1aa:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     1ac:	3001      	adds	r0, #1
     1ae:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     1b0:	3125      	adds	r1, #37	; 0x25
     1b2:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     1b4:	3101      	adds	r1, #1
     1b6:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     1b8:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     1ba:	3105      	adds	r1, #5
     1bc:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     1be:	3101      	adds	r1, #1
     1c0:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     1c2:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     1c4:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     1c6:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     1c8:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     1ca:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     1cc:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     1ce:	2313      	movs	r3, #19
     1d0:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     1d2:	7762      	strb	r2, [r4, #29]
    usart_get_config_defaults(&config_usart);
    
// Debug USART
#ifdef DBG_MODE
    config_usart.baudrate    = 9600;
    config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
     1d4:	2380      	movs	r3, #128	; 0x80
     1d6:	035b      	lsls	r3, r3, #13
     1d8:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
     1da:	4b32      	ldr	r3, [pc, #200]	; (2a4 <configure_usart+0x120>)
     1dc:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
     1de:	4b32      	ldr	r3, [pc, #200]	; (2a8 <configure_usart+0x124>)
     1e0:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
     1e2:	2301      	movs	r3, #1
     1e4:	425b      	negs	r3, r3
     1e6:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
     1e8:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {}
     1ea:	4d30      	ldr	r5, [pc, #192]	; (2ac <configure_usart+0x128>)
     1ec:	4c30      	ldr	r4, [pc, #192]	; (2b0 <configure_usart+0x12c>)
     1ee:	466a      	mov	r2, sp
     1f0:	4930      	ldr	r1, [pc, #192]	; (2b4 <configure_usart+0x130>)
     1f2:	0028      	movs	r0, r5
     1f4:	47a0      	blx	r4
     1f6:	2800      	cmp	r0, #0
     1f8:	d1f9      	bne.n	1ee <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     1fa:	4d2c      	ldr	r5, [pc, #176]	; (2ac <configure_usart+0x128>)
     1fc:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     1fe:	0020      	movs	r0, r4
     200:	4b2d      	ldr	r3, [pc, #180]	; (2b8 <configure_usart+0x134>)
     202:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     204:	231f      	movs	r3, #31
     206:	4018      	ands	r0, r3
     208:	3b1e      	subs	r3, #30
     20a:	4083      	lsls	r3, r0
     20c:	4a2b      	ldr	r2, [pc, #172]	; (2bc <configure_usart+0x138>)
     20e:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     210:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     212:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     214:	2b00      	cmp	r3, #0
     216:	d1fc      	bne.n	212 <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     218:	6822      	ldr	r2, [r4, #0]
     21a:	3302      	adds	r3, #2
     21c:	4313      	orrs	r3, r2
     21e:	6023      	str	r3, [r4, #0]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     220:	4822      	ldr	r0, [pc, #136]	; (2ac <configure_usart+0x128>)
     222:	4b27      	ldr	r3, [pc, #156]	; (2c0 <configure_usart+0x13c>)
     224:	6018      	str	r0, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     226:	4a27      	ldr	r2, [pc, #156]	; (2c4 <configure_usart+0x140>)
     228:	4b27      	ldr	r3, [pc, #156]	; (2c8 <configure_usart+0x144>)
     22a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     22c:	4a27      	ldr	r2, [pc, #156]	; (2cc <configure_usart+0x148>)
     22e:	4b28      	ldr	r3, [pc, #160]	; (2d0 <configure_usart+0x14c>)
     230:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
     232:	466a      	mov	r2, sp
     234:	491f      	ldr	r1, [pc, #124]	; (2b4 <configure_usart+0x130>)
     236:	4b1e      	ldr	r3, [pc, #120]	; (2b0 <configure_usart+0x12c>)
     238:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     23a:	4d26      	ldr	r5, [pc, #152]	; (2d4 <configure_usart+0x150>)
     23c:	682b      	ldr	r3, [r5, #0]
     23e:	6898      	ldr	r0, [r3, #8]
     240:	2100      	movs	r1, #0
     242:	4c25      	ldr	r4, [pc, #148]	; (2d8 <configure_usart+0x154>)
     244:	47a0      	blx	r4
	setbuf(stdin, NULL);
     246:	682b      	ldr	r3, [r5, #0]
     248:	6858      	ldr	r0, [r3, #4]
     24a:	2100      	movs	r1, #0
     24c:	47a0      	blx	r4
    stdio_serial_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart);
#endif


//BT USART
    config_usart.baudrate    = 9600;
     24e:	2396      	movs	r3, #150	; 0x96
     250:	019b      	lsls	r3, r3, #6
     252:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = BT_UART_SERCOM_MUX_SETTING;
     254:	2380      	movs	r3, #128	; 0x80
     256:	035b      	lsls	r3, r3, #13
     258:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = BT_UART_SERCOM_PINMUX_PAD0;
     25a:	4b20      	ldr	r3, [pc, #128]	; (2dc <configure_usart+0x158>)
     25c:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = BT_UART_SERCOM_PINMUX_PAD1;
     25e:	4b20      	ldr	r3, [pc, #128]	; (2e0 <configure_usart+0x15c>)
     260:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = BT_UART_SERCOM_PINMUX_PAD2;
     262:	2301      	movs	r3, #1
     264:	425b      	negs	r3, r3
     266:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = BT_UART_SERCOM_PINMUX_PAD3;
     268:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&bt_usart_instance, BT_UART_MODULE, &config_usart) != STATUS_OK) {}
     26a:	4d1e      	ldr	r5, [pc, #120]	; (2e4 <configure_usart+0x160>)
     26c:	4c10      	ldr	r4, [pc, #64]	; (2b0 <configure_usart+0x12c>)
     26e:	466a      	mov	r2, sp
     270:	491d      	ldr	r1, [pc, #116]	; (2e8 <configure_usart+0x164>)
     272:	0028      	movs	r0, r5
     274:	47a0      	blx	r4
     276:	2800      	cmp	r0, #0
     278:	d1f9      	bne.n	26e <configure_usart+0xea>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     27a:	4d1a      	ldr	r5, [pc, #104]	; (2e4 <configure_usart+0x160>)
     27c:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     27e:	0020      	movs	r0, r4
     280:	4b0d      	ldr	r3, [pc, #52]	; (2b8 <configure_usart+0x134>)
     282:	4798      	blx	r3
     284:	231f      	movs	r3, #31
     286:	4018      	ands	r0, r3
     288:	3b1e      	subs	r3, #30
     28a:	4083      	lsls	r3, r0
     28c:	4a0b      	ldr	r2, [pc, #44]	; (2bc <configure_usart+0x138>)
     28e:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     290:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     292:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     294:	2b00      	cmp	r3, #0
     296:	d1fc      	bne.n	292 <configure_usart+0x10e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     298:	6822      	ldr	r2, [r4, #0]
     29a:	3302      	adds	r3, #2
     29c:	4313      	orrs	r3, r2
     29e:	6023      	str	r3, [r4, #0]
   
    usart_enable(&bt_usart_instance);
    
}
     2a0:	b011      	add	sp, #68	; 0x44
     2a2:	bd30      	pop	{r4, r5, pc}
     2a4:	00160002 	.word	0x00160002
     2a8:	00170002 	.word	0x00170002
     2ac:	20000104 	.word	0x20000104
     2b0:	00001cfd 	.word	0x00001cfd
     2b4:	42001400 	.word	0x42001400
     2b8:	00002385 	.word	0x00002385
     2bc:	e000e100 	.word	0xe000e100
     2c0:	2000014c 	.word	0x2000014c
     2c4:	0000016d 	.word	0x0000016d
     2c8:	20000148 	.word	0x20000148
     2cc:	00000141 	.word	0x00000141
     2d0:	20000144 	.word	0x20000144
     2d4:	2000006c 	.word	0x2000006c
     2d8:	00004b0d 	.word	0x00004b0d
     2dc:	00100002 	.word	0x00100002
     2e0:	00110002 	.word	0x00110002
     2e4:	200000d0 	.word	0x200000d0
     2e8:	42000c00 	.word	0x42000c00

000002ec <configure_usart_callbacks>:

//=============================================================================
//! \brief Configure callback Function for USART (BT).
//=============================================================================
void configure_usart_callbacks(void)
{
     2ec:	b570      	push	{r4, r5, r6, lr}
    //! [setup_register_callbacks]
    usart_register_callback(&bt_usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     2ee:	4c08      	ldr	r4, [pc, #32]	; (310 <configure_usart_callbacks+0x24>)
     2f0:	2200      	movs	r2, #0
     2f2:	4908      	ldr	r1, [pc, #32]	; (314 <configure_usart_callbacks+0x28>)
     2f4:	0020      	movs	r0, r4
     2f6:	4d08      	ldr	r5, [pc, #32]	; (318 <configure_usart_callbacks+0x2c>)
     2f8:	47a8      	blx	r5
    usart_register_callback(&bt_usart_instance, usart_read_callback,  USART_CALLBACK_BUFFER_RECEIVED);
     2fa:	2201      	movs	r2, #1
     2fc:	4907      	ldr	r1, [pc, #28]	; (31c <configure_usart_callbacks+0x30>)
     2fe:	0020      	movs	r0, r4
     300:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     302:	2231      	movs	r2, #49	; 0x31
     304:	5ca1      	ldrb	r1, [r4, r2]
     306:	2303      	movs	r3, #3
     308:	430b      	orrs	r3, r1
     30a:	54a3      	strb	r3, [r4, r2]

    //! [setup_enable_callbacks]
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    //! [setup_enable_callbacks]
}
     30c:	bd70      	pop	{r4, r5, r6, pc}
     30e:	46c0      	nop			; (mov r8, r8)
     310:	200000d0 	.word	0x200000d0
     314:	00000115 	.word	0x00000115
     318:	0000215d 	.word	0x0000215d
     31c:	00000119 	.word	0x00000119

00000320 <bt_usart_receive_job>:
{
    usart_write_buffer_job(&bt_usart_instance, string, sizeof(string));
}

void bt_usart_receive_job(void)
{
     320:	b510      	push	{r4, lr}
    usart_read_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     322:	2205      	movs	r2, #5
     324:	4902      	ldr	r1, [pc, #8]	; (330 <bt_usart_receive_job+0x10>)
     326:	4803      	ldr	r0, [pc, #12]	; (334 <bt_usart_receive_job+0x14>)
     328:	4b03      	ldr	r3, [pc, #12]	; (338 <bt_usart_receive_job+0x18>)
     32a:	4798      	blx	r3
}
     32c:	bd10      	pop	{r4, pc}
     32e:	46c0      	nop			; (mov r8, r8)
     330:	20000138 	.word	0x20000138
     334:	200000d0 	.word	0x200000d0
     338:	00002195 	.word	0x00002195

0000033c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     33c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     33e:	2000      	movs	r0, #0
     340:	4b08      	ldr	r3, [pc, #32]	; (364 <delay_init+0x28>)
     342:	4798      	blx	r3
     344:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     346:	4c08      	ldr	r4, [pc, #32]	; (368 <delay_init+0x2c>)
     348:	21fa      	movs	r1, #250	; 0xfa
     34a:	0089      	lsls	r1, r1, #2
     34c:	47a0      	blx	r4
     34e:	4b07      	ldr	r3, [pc, #28]	; (36c <delay_init+0x30>)
     350:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     352:	4907      	ldr	r1, [pc, #28]	; (370 <delay_init+0x34>)
     354:	0028      	movs	r0, r5
     356:	47a0      	blx	r4
     358:	4b06      	ldr	r3, [pc, #24]	; (374 <delay_init+0x38>)
     35a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     35c:	2205      	movs	r2, #5
     35e:	4b06      	ldr	r3, [pc, #24]	; (378 <delay_init+0x3c>)
     360:	601a      	str	r2, [r3, #0]
}
     362:	bd70      	pop	{r4, r5, r6, pc}
     364:	000028b5 	.word	0x000028b5
     368:	00002ded 	.word	0x00002ded
     36c:	20000004 	.word	0x20000004
     370:	000f4240 	.word	0x000f4240
     374:	20000000 	.word	0x20000000
     378:	e000e010 	.word	0xe000e010

0000037c <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     37c:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     37e:	7a98      	ldrb	r0, [r3, #10]
     380:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     382:	4770      	bx	lr

00000384 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     384:	b570      	push	{r4, r5, r6, lr}
     386:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     388:	6806      	ldr	r6, [r0, #0]
     38a:	2208      	movs	r2, #8
     38c:	4b05      	ldr	r3, [pc, #20]	; (3a4 <rtc_count_enable+0x20>)
     38e:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     390:	4d05      	ldr	r5, [pc, #20]	; (3a8 <rtc_count_enable+0x24>)
     392:	0020      	movs	r0, r4
     394:	47a8      	blx	r5
     396:	2800      	cmp	r0, #0
     398:	d1fb      	bne.n	392 <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     39a:	8832      	ldrh	r2, [r6, #0]
     39c:	2302      	movs	r3, #2
     39e:	4313      	orrs	r3, r2
     3a0:	8033      	strh	r3, [r6, #0]
}
     3a2:	bd70      	pop	{r4, r5, r6, pc}
     3a4:	e000e100 	.word	0xe000e100
     3a8:	0000037d 	.word	0x0000037d

000003ac <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     3ac:	b570      	push	{r4, r5, r6, lr}
     3ae:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3b0:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3b2:	2108      	movs	r1, #8
     3b4:	2380      	movs	r3, #128	; 0x80
     3b6:	4a06      	ldr	r2, [pc, #24]	; (3d0 <rtc_count_disable+0x24>)
     3b8:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     3ba:	4d06      	ldr	r5, [pc, #24]	; (3d4 <rtc_count_disable+0x28>)
     3bc:	0020      	movs	r0, r4
     3be:	47a8      	blx	r5
     3c0:	2800      	cmp	r0, #0
     3c2:	d1fb      	bne.n	3bc <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     3c4:	8833      	ldrh	r3, [r6, #0]
     3c6:	2202      	movs	r2, #2
     3c8:	4393      	bics	r3, r2
     3ca:	8033      	strh	r3, [r6, #0]
}
     3cc:	bd70      	pop	{r4, r5, r6, pc}
     3ce:	46c0      	nop			; (mov r8, r8)
     3d0:	e000e100 	.word	0xe000e100
     3d4:	0000037d 	.word	0x0000037d

000003d8 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     3d8:	b570      	push	{r4, r5, r6, lr}
     3da:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3dc:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     3de:	4b07      	ldr	r3, [pc, #28]	; (3fc <rtc_count_reset+0x24>)
     3e0:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     3e2:	2300      	movs	r3, #0
     3e4:	82a3      	strh	r3, [r4, #20]
	module->enabled_callback    = 0;
     3e6:	82e3      	strh	r3, [r4, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     3e8:	4d05      	ldr	r5, [pc, #20]	; (400 <rtc_count_reset+0x28>)
     3ea:	0020      	movs	r0, r4
     3ec:	47a8      	blx	r5
     3ee:	2800      	cmp	r0, #0
     3f0:	d1fb      	bne.n	3ea <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     3f2:	8832      	ldrh	r2, [r6, #0]
     3f4:	2301      	movs	r3, #1
     3f6:	4313      	orrs	r3, r2
     3f8:	8033      	strh	r3, [r6, #0]
}
     3fa:	bd70      	pop	{r4, r5, r6, pc}
     3fc:	000003ad 	.word	0x000003ad
     400:	0000037d 	.word	0x0000037d

00000404 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     404:	b570      	push	{r4, r5, r6, lr}
     406:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     408:	6806      	ldr	r6, [r0, #0]
	/* Initialize return value. */
	uint32_t ret_val;

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if(!(module->continuously_update)) {
     40a:	7943      	ldrb	r3, [r0, #5]
     40c:	2b00      	cmp	r3, #0
     40e:	d106      	bne.n	41e <rtc_count_get_count+0x1a>
		/* Request read on count register. */
		rtc_module->MODE0.READREQ.reg = RTC_READREQ_RREQ;
     410:	4b09      	ldr	r3, [pc, #36]	; (438 <rtc_count_get_count+0x34>)
     412:	8073      	strh	r3, [r6, #2]

		while (rtc_count_is_syncing(module)) {
     414:	4d09      	ldr	r5, [pc, #36]	; (43c <rtc_count_get_count+0x38>)
     416:	0020      	movs	r0, r4
     418:	47a8      	blx	r5
     41a:	2800      	cmp	r0, #0
     41c:	d1fb      	bne.n	416 <rtc_count_get_count+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     41e:	7923      	ldrb	r3, [r4, #4]
     420:	2b00      	cmp	r3, #0
     422:	d004      	beq.n	42e <rtc_count_get_count+0x2a>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     424:	2000      	movs	r0, #0
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     426:	2b01      	cmp	r3, #1
     428:	d104      	bne.n	434 <rtc_count_get_count+0x30>
		case RTC_COUNT_MODE_32BIT:
			/* Return count value in 32-bit mode. */
			ret_val = rtc_module->MODE0.COUNT.reg;
     42a:	6930      	ldr	r0, [r6, #16]

			break;
     42c:	e002      	b.n	434 <rtc_count_get_count+0x30>

		case RTC_COUNT_MODE_16BIT:
			/* Return count value in 16-bit mode. */
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
     42e:	8a30      	ldrh	r0, [r6, #16]
     430:	b280      	uxth	r0, r0

			break;
     432:	e7ff      	b.n	434 <rtc_count_get_count+0x30>
			ret_val = 0;
			break;
	}

	return ret_val;
}
     434:	bd70      	pop	{r4, r5, r6, pc}
     436:	46c0      	nop			; (mov r8, r8)
     438:	ffff8000 	.word	0xffff8000
     43c:	0000037d 	.word	0x0000037d

00000440 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     440:	b5f0      	push	{r4, r5, r6, r7, lr}
     442:	b083      	sub	sp, #12
     444:	0004      	movs	r4, r0
     446:	9101      	str	r1, [sp, #4]
     448:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     44a:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     44c:	4f11      	ldr	r7, [pc, #68]	; (494 <rtc_count_set_compare+0x54>)
     44e:	0020      	movs	r0, r4
     450:	47b8      	blx	r7
     452:	2800      	cmp	r0, #0
     454:	d1fb      	bne.n	44e <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     456:	7923      	ldrb	r3, [r4, #4]
     458:	2b00      	cmp	r3, #0
     45a:	d00a      	beq.n	472 <rtc_count_set_compare+0x32>
     45c:	2b01      	cmp	r3, #1
     45e:	d116      	bne.n	48e <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     460:	3017      	adds	r0, #23

	/* Set compare values based on operation mode. */
	switch (module->mode) {
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     462:	2d01      	cmp	r5, #1
     464:	d814      	bhi.n	490 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     466:	3506      	adds	r5, #6
     468:	00ad      	lsls	r5, r5, #2
     46a:	9b01      	ldr	r3, [sp, #4]
     46c:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     46e:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;

			break;
     470:	e00e      	b.n	490 <rtc_count_set_compare+0x50>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
				return STATUS_ERR_INVALID_ARG;
     472:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     474:	2d02      	cmp	r5, #2
     476:	d80b      	bhi.n	490 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     478:	4b07      	ldr	r3, [pc, #28]	; (498 <rtc_count_set_compare+0x58>)
     47a:	9a01      	ldr	r2, [sp, #4]
     47c:	429a      	cmp	r2, r3
     47e:	d807      	bhi.n	490 <rtc_count_set_compare+0x50>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     480:	466b      	mov	r3, sp
     482:	889b      	ldrh	r3, [r3, #4]
     484:	350c      	adds	r5, #12
     486:	006d      	lsls	r5, r5, #1
     488:	53ab      	strh	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     48a:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;

			break;
     48c:	e000      	b.n	490 <rtc_count_set_compare+0x50>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     48e:	201a      	movs	r0, #26
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
     490:	b003      	add	sp, #12
     492:	bdf0      	pop	{r4, r5, r6, r7, pc}
     494:	0000037d 	.word	0x0000037d
     498:	0000ffff 	.word	0x0000ffff

0000049c <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     49c:	b5f0      	push	{r4, r5, r6, r7, lr}
     49e:	b083      	sub	sp, #12
     4a0:	0004      	movs	r4, r0
     4a2:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     4a4:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     4a6:	4a2e      	ldr	r2, [pc, #184]	; (560 <rtc_count_init+0xc4>)
     4a8:	6991      	ldr	r1, [r2, #24]
     4aa:	2320      	movs	r3, #32
     4ac:	430b      	orrs	r3, r1
     4ae:	6193      	str	r3, [r2, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     4b0:	a901      	add	r1, sp, #4
     4b2:	2302      	movs	r3, #2
     4b4:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     4b6:	2004      	movs	r0, #4
     4b8:	4b2a      	ldr	r3, [pc, #168]	; (564 <rtc_count_init+0xc8>)
     4ba:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     4bc:	2004      	movs	r0, #4
     4be:	4b2a      	ldr	r3, [pc, #168]	; (568 <rtc_count_init+0xcc>)
     4c0:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     4c2:	0020      	movs	r0, r4
     4c4:	4b29      	ldr	r3, [pc, #164]	; (56c <rtc_count_init+0xd0>)
     4c6:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     4c8:	78b3      	ldrb	r3, [r6, #2]
     4ca:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     4cc:	7933      	ldrb	r3, [r6, #4]
     4ce:	7163      	strb	r3, [r4, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     4d0:	4b27      	ldr	r3, [pc, #156]	; (570 <rtc_count_init+0xd4>)
     4d2:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     4d4:	6827      	ldr	r7, [r4, #0]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     4d6:	8833      	ldrh	r3, [r6, #0]
     4d8:	803b      	strh	r3, [r7, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     4da:	78b3      	ldrb	r3, [r6, #2]
     4dc:	2b00      	cmp	r3, #0
     4de:	d017      	beq.n	510 <rtc_count_init+0x74>
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     4e0:	2017      	movs	r0, #23
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     4e2:	2b01      	cmp	r3, #1
     4e4:	d13a      	bne.n	55c <rtc_count_init+0xc0>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     4e6:	883b      	ldrh	r3, [r7, #0]
     4e8:	b29b      	uxth	r3, r3
     4ea:	803b      	strh	r3, [r7, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     4ec:	78f3      	ldrb	r3, [r6, #3]
     4ee:	2b00      	cmp	r3, #0
     4f0:	d003      	beq.n	4fa <rtc_count_init+0x5e>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     4f2:	883a      	ldrh	r2, [r7, #0]
     4f4:	2380      	movs	r3, #128	; 0x80
     4f6:	4313      	orrs	r3, r2
     4f8:	803b      	strh	r3, [r7, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
     4fa:	4d1e      	ldr	r5, [pc, #120]	; (574 <rtc_count_init+0xd8>)
     4fc:	0020      	movs	r0, r4
     4fe:	47a8      	blx	r5
     500:	2800      	cmp	r0, #0
     502:	d1fb      	bne.n	4fc <rtc_count_init+0x60>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     504:	2200      	movs	r2, #0
     506:	68b1      	ldr	r1, [r6, #8]
     508:	0020      	movs	r0, r4
     50a:	4b1b      	ldr	r3, [pc, #108]	; (578 <rtc_count_init+0xdc>)
     50c:	4798      	blx	r3
     50e:	e01b      	b.n	548 <rtc_count_init+0xac>
			}
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     510:	883a      	ldrh	r2, [r7, #0]
     512:	2304      	movs	r3, #4
     514:	4313      	orrs	r3, r2
     516:	803b      	strh	r3, [r7, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     518:	78f3      	ldrb	r3, [r6, #3]
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     51a:	2017      	movs	r0, #23
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     51c:	2b00      	cmp	r3, #0
     51e:	d11d      	bne.n	55c <rtc_count_init+0xc0>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     520:	4d14      	ldr	r5, [pc, #80]	; (574 <rtc_count_init+0xd8>)
     522:	0020      	movs	r0, r4
     524:	47a8      	blx	r5
     526:	2800      	cmp	r0, #0
     528:	d1fb      	bne.n	522 <rtc_count_init+0x86>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     52a:	2200      	movs	r2, #0
     52c:	68b1      	ldr	r1, [r6, #8]
     52e:	0020      	movs	r0, r4
     530:	4b11      	ldr	r3, [pc, #68]	; (578 <rtc_count_init+0xdc>)
     532:	4798      	blx	r3
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     534:	4d0f      	ldr	r5, [pc, #60]	; (574 <rtc_count_init+0xd8>)
     536:	0020      	movs	r0, r4
     538:	47a8      	blx	r5
     53a:	2800      	cmp	r0, #0
     53c:	d1fb      	bne.n	536 <rtc_count_init+0x9a>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     53e:	2201      	movs	r2, #1
     540:	68f1      	ldr	r1, [r6, #12]
     542:	0020      	movs	r0, r4
     544:	4b0c      	ldr	r3, [pc, #48]	; (578 <rtc_count_init+0xdc>)
     546:	4798      	blx	r3
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     548:	7933      	ldrb	r3, [r6, #4]
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     54a:	2000      	movs	r0, #0
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     54c:	2b00      	cmp	r3, #0
     54e:	d005      	beq.n	55c <rtc_count_init+0xc0>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     550:	887a      	ldrh	r2, [r7, #2]
     552:	2380      	movs	r3, #128	; 0x80
     554:	01db      	lsls	r3, r3, #7
     556:	4313      	orrs	r3, r2
     558:	807b      	strh	r3, [r7, #2]
     55a:	e7ff      	b.n	55c <rtc_count_init+0xc0>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
     55c:	b003      	add	sp, #12
     55e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     560:	40000400 	.word	0x40000400
     564:	000029cd 	.word	0x000029cd
     568:	00002941 	.word	0x00002941
     56c:	000003d9 	.word	0x000003d9
     570:	20000140 	.word	0x20000140
     574:	0000037d 	.word	0x0000037d
     578:	00000441 	.word	0x00000441

0000057c <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     57c:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     57e:	4b12      	ldr	r3, [pc, #72]	; (5c8 <RTC_Handler+0x4c>)
     580:	681a      	ldr	r2, [r3, #0]

	Rtc *const rtc_module = module->hw;
     582:	6814      	ldr	r4, [r2, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     584:	8ad3      	ldrh	r3, [r2, #22]
	callback_mask &= module->registered_callback;
     586:	8a91      	ldrh	r1, [r2, #20]
     588:	4019      	ands	r1, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     58a:	7a23      	ldrb	r3, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     58c:	79e0      	ldrb	r0, [r4, #7]
     58e:	4003      	ands	r3, r0

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     590:	09d8      	lsrs	r0, r3, #7
     592:	d006      	beq.n	5a2 <RTC_Handler+0x26>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     594:	074b      	lsls	r3, r1, #29
     596:	d501      	bpl.n	59c <RTC_Handler+0x20>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     598:	6913      	ldr	r3, [r2, #16]
     59a:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     59c:	2380      	movs	r3, #128	; 0x80
     59e:	7223      	strb	r3, [r4, #8]
     5a0:	e010      	b.n	5c4 <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     5a2:	07d8      	lsls	r0, r3, #31
     5a4:	d506      	bpl.n	5b4 <RTC_Handler+0x38>
		/* Compare 0 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     5a6:	07cb      	lsls	r3, r1, #31
     5a8:	d501      	bpl.n	5ae <RTC_Handler+0x32>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     5aa:	6893      	ldr	r3, [r2, #8]
     5ac:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     5ae:	2301      	movs	r3, #1
     5b0:	7223      	strb	r3, [r4, #8]
     5b2:	e007      	b.n	5c4 <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     5b4:	079b      	lsls	r3, r3, #30
     5b6:	d505      	bpl.n	5c4 <RTC_Handler+0x48>
		#if (RTC_NUM_OF_COMP16 > 1) || defined(__DOXYGEN__)
		/* Compare 1 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     5b8:	078b      	lsls	r3, r1, #30
     5ba:	d501      	bpl.n	5c0 <RTC_Handler+0x44>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     5bc:	68d3      	ldr	r3, [r2, #12]
     5be:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     5c0:	2302      	movs	r3, #2
     5c2:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     5c4:	bd10      	pop	{r4, pc}
     5c6:	46c0      	nop			; (mov r8, r8)
     5c8:	20000140 	.word	0x20000140

000005cc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     5cc:	b5f0      	push	{r4, r5, r6, r7, lr}
     5ce:	4647      	mov	r7, r8
     5d0:	b480      	push	{r7}
     5d2:	000c      	movs	r4, r1
     5d4:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     5d6:	2800      	cmp	r0, #0
     5d8:	d10d      	bne.n	5f6 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
     5da:	2a00      	cmp	r2, #0
     5dc:	dd0e      	ble.n	5fc <_read+0x30>
     5de:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     5e0:	4e08      	ldr	r6, [pc, #32]	; (604 <_read+0x38>)
     5e2:	4d09      	ldr	r5, [pc, #36]	; (608 <_read+0x3c>)
     5e4:	6830      	ldr	r0, [r6, #0]
     5e6:	0021      	movs	r1, r4
     5e8:	682b      	ldr	r3, [r5, #0]
     5ea:	4798      	blx	r3
		ptr++;
     5ec:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     5ee:	42a7      	cmp	r7, r4
     5f0:	d1f8      	bne.n	5e4 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     5f2:	4640      	mov	r0, r8
     5f4:	e003      	b.n	5fe <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     5f6:	2001      	movs	r0, #1
     5f8:	4240      	negs	r0, r0
     5fa:	e000      	b.n	5fe <_read+0x32>
	}

	for (; len > 0; --len) {
     5fc:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     5fe:	bc04      	pop	{r2}
     600:	4690      	mov	r8, r2
     602:	bdf0      	pop	{r4, r5, r6, r7, pc}
     604:	2000014c 	.word	0x2000014c
     608:	20000144 	.word	0x20000144

0000060c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     60c:	b5f0      	push	{r4, r5, r6, r7, lr}
     60e:	4647      	mov	r7, r8
     610:	b480      	push	{r7}
     612:	000e      	movs	r6, r1
     614:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     616:	3801      	subs	r0, #1
     618:	2802      	cmp	r0, #2
     61a:	d811      	bhi.n	640 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
     61c:	2a00      	cmp	r2, #0
     61e:	d012      	beq.n	646 <_write+0x3a>
     620:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     622:	4b0c      	ldr	r3, [pc, #48]	; (654 <_write+0x48>)
     624:	4698      	mov	r8, r3
     626:	4f0c      	ldr	r7, [pc, #48]	; (658 <_write+0x4c>)
     628:	4643      	mov	r3, r8
     62a:	6818      	ldr	r0, [r3, #0]
     62c:	5d31      	ldrb	r1, [r6, r4]
     62e:	683b      	ldr	r3, [r7, #0]
     630:	4798      	blx	r3
     632:	2800      	cmp	r0, #0
     634:	db09      	blt.n	64a <_write+0x3e>
			return -1;
		}
		++nChars;
     636:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     638:	42a5      	cmp	r5, r4
     63a:	d1f5      	bne.n	628 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
     63c:	0020      	movs	r0, r4
     63e:	e006      	b.n	64e <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     640:	2001      	movs	r0, #1
     642:	4240      	negs	r0, r0
     644:	e003      	b.n	64e <_write+0x42>
	}

	for (; len != 0; --len) {
     646:	2000      	movs	r0, #0
     648:	e001      	b.n	64e <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     64a:	2001      	movs	r0, #1
     64c:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
     64e:	bc04      	pop	{r2}
     650:	4690      	mov	r8, r2
     652:	bdf0      	pop	{r4, r5, r6, r7, pc}
     654:	2000014c 	.word	0x2000014c
     658:	20000148 	.word	0x20000148

0000065c <configure_adc_VMPPT>:
//=============================================================================
//! \brief Initialize ADC peripheral.
//! \return TRUE if that ADC was successfully configured.
//=============================================================================
bool configure_adc_VMPPT (void)
{
     65c:	b510      	push	{r4, lr}
     65e:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     660:	4668      	mov	r0, sp
     662:	4b11      	ldr	r3, [pc, #68]	; (6a8 <configure_adc_VMPPT+0x4c>)
     664:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     666:	2303      	movs	r3, #3
     668:	466a      	mov	r2, sp
     66a:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = VMPPT_ADC_0_PIN;
     66c:	3301      	adds	r3, #1
     66e:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     670:	4c0e      	ldr	r4, [pc, #56]	; (6ac <configure_adc_VMPPT+0x50>)
     672:	490f      	ldr	r1, [pc, #60]	; (6b0 <configure_adc_VMPPT+0x54>)
     674:	0020      	movs	r0, r4
     676:	4b0f      	ldr	r3, [pc, #60]	; (6b4 <configure_adc_VMPPT+0x58>)
     678:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     67a:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     67c:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     67e:	b25b      	sxtb	r3, r3
     680:	2b00      	cmp	r3, #0
     682:	dbfb      	blt.n	67c <configure_adc_VMPPT+0x20>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     684:	2180      	movs	r1, #128	; 0x80
     686:	0409      	lsls	r1, r1, #16
     688:	4b0b      	ldr	r3, [pc, #44]	; (6b8 <configure_adc_VMPPT+0x5c>)
     68a:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     68c:	7811      	ldrb	r1, [r2, #0]
     68e:	2302      	movs	r3, #2
     690:	430b      	orrs	r3, r1
     692:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     694:	4b05      	ldr	r3, [pc, #20]	; (6ac <configure_adc_VMPPT+0x50>)
     696:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     698:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     69a:	b25b      	sxtb	r3, r3
     69c:	2b00      	cmp	r3, #0
     69e:	dbfb      	blt.n	698 <configure_adc_VMPPT+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     6a0:	2001      	movs	r0, #1
     6a2:	b00c      	add	sp, #48	; 0x30
     6a4:	bd10      	pop	{r4, pc}
     6a6:	46c0      	nop			; (mov r8, r8)
     6a8:	00000a61 	.word	0x00000a61
     6ac:	20000150 	.word	0x20000150
     6b0:	42004000 	.word	0x42004000
     6b4:	00000aa9 	.word	0x00000aa9
     6b8:	e000e100 	.word	0xe000e100

000006bc <configure_adc_TEMP>:

bool configure_adc_TEMP (void)
{
     6bc:	b510      	push	{r4, lr}
     6be:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     6c0:	4668      	mov	r0, sp
     6c2:	4b11      	ldr	r3, [pc, #68]	; (708 <configure_adc_TEMP+0x4c>)
     6c4:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     6c6:	2303      	movs	r3, #3
     6c8:	466a      	mov	r2, sp
     6ca:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = TEMP_ADC_1_PIN;
     6cc:	3304      	adds	r3, #4
     6ce:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     6d0:	4c0e      	ldr	r4, [pc, #56]	; (70c <configure_adc_TEMP+0x50>)
     6d2:	490f      	ldr	r1, [pc, #60]	; (710 <configure_adc_TEMP+0x54>)
     6d4:	0020      	movs	r0, r4
     6d6:	4b0f      	ldr	r3, [pc, #60]	; (714 <configure_adc_TEMP+0x58>)
     6d8:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     6da:	6822      	ldr	r2, [r4, #0]
     6dc:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     6de:	b25b      	sxtb	r3, r3
     6e0:	2b00      	cmp	r3, #0
     6e2:	dbfb      	blt.n	6dc <configure_adc_TEMP+0x20>
     6e4:	2180      	movs	r1, #128	; 0x80
     6e6:	0409      	lsls	r1, r1, #16
     6e8:	4b0b      	ldr	r3, [pc, #44]	; (718 <configure_adc_TEMP+0x5c>)
     6ea:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     6ec:	7811      	ldrb	r1, [r2, #0]
     6ee:	2302      	movs	r3, #2
     6f0:	430b      	orrs	r3, r1
     6f2:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     6f4:	4b05      	ldr	r3, [pc, #20]	; (70c <configure_adc_TEMP+0x50>)
     6f6:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     6f8:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     6fa:	b25b      	sxtb	r3, r3
     6fc:	2b00      	cmp	r3, #0
     6fe:	dbfb      	blt.n	6f8 <configure_adc_TEMP+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     700:	2001      	movs	r0, #1
     702:	b00c      	add	sp, #48	; 0x30
     704:	bd10      	pop	{r4, pc}
     706:	46c0      	nop			; (mov r8, r8)
     708:	00000a61 	.word	0x00000a61
     70c:	20000150 	.word	0x20000150
     710:	42004000 	.word	0x42004000
     714:	00000aa9 	.word	0x00000aa9
     718:	e000e100 	.word	0xe000e100

0000071c <turn_off_adc>:
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     71c:	4b0a      	ldr	r3, [pc, #40]	; (748 <turn_off_adc+0x2c>)
     71e:	681a      	ldr	r2, [r3, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     720:	2080      	movs	r0, #128	; 0x80
     722:	0400      	lsls	r0, r0, #16
     724:	2380      	movs	r3, #128	; 0x80
     726:	4909      	ldr	r1, [pc, #36]	; (74c <turn_off_adc+0x30>)
     728:	50c8      	str	r0, [r1, r3]
     72a:	7e53      	ldrb	r3, [r2, #25]
#	else
		system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	while (adc_is_syncing(module_inst)) {
     72c:	b25b      	sxtb	r3, r3
     72e:	2b00      	cmp	r3, #0
     730:	dbfb      	blt.n	72a <turn_off_adc+0xe>
		/* Wait for synchronization */
	}

	adc_module->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
     732:	7813      	ldrb	r3, [r2, #0]
     734:	2102      	movs	r1, #2
     736:	438b      	bics	r3, r1
     738:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     73a:	4b03      	ldr	r3, [pc, #12]	; (748 <turn_off_adc+0x2c>)
     73c:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     73e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     740:	b25b      	sxtb	r3, r3
     742:	2b00      	cmp	r3, #0
     744:	dbfb      	blt.n	73e <turn_off_adc+0x22>


void turn_off_adc(void)
{
    adc_disable(&adc_instance);
}
     746:	4770      	bx	lr
     748:	20000150 	.word	0x20000150
     74c:	e000e100 	.word	0xe000e100

00000750 <get_value_VMPPT>:


void get_value_VMPPT (uint32_t *value, uint32_t *converted)
{
     750:	b5f0      	push	{r4, r5, r6, r7, lr}
     752:	b083      	sub	sp, #12
     754:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     756:	4b20      	ldr	r3, [pc, #128]	; (7d8 <get_value_VMPPT+0x88>)
     758:	6819      	ldr	r1, [r3, #0]
     75a:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     75c:	b25b      	sxtb	r3, r3
     75e:	2b00      	cmp	r3, #0
     760:	dbfb      	blt.n	75a <get_value_VMPPT+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     762:	7b0a      	ldrb	r2, [r1, #12]
     764:	2302      	movs	r3, #2
     766:	4313      	orrs	r3, r2
     768:	730b      	strb	r3, [r1, #12]
     76a:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     76c:	b25b      	sxtb	r3, r3
     76e:	2b00      	cmp	r3, #0
     770:	dbfb      	blt.n	76a <get_value_VMPPT+0x1a>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     772:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     774:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     776:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     778:	7e0b      	ldrb	r3, [r1, #24]
     77a:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     77c:	0022      	movs	r2, r4
     77e:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     780:	421e      	tst	r6, r3
     782:	d000      	beq.n	786 <get_value_VMPPT+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     784:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     786:	421d      	tst	r5, r3
     788:	d000      	beq.n	78c <get_value_VMPPT+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     78a:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     78c:	4214      	tst	r4, r2
     78e:	d0f3      	beq.n	778 <get_value_VMPPT+0x28>
     790:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     792:	b25b      	sxtb	r3, r3
     794:	2b00      	cmp	r3, #0
     796:	dbfb      	blt.n	790 <get_value_VMPPT+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     798:	8b4a      	ldrh	r2, [r1, #26]
     79a:	ab01      	add	r3, sp, #4
     79c:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     79e:	2301      	movs	r3, #1
     7a0:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     7a2:	7e0a      	ldrb	r2, [r1, #24]
     7a4:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     7a6:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     7a8:	0754      	lsls	r4, r2, #29
     7aa:	d501      	bpl.n	7b0 <get_value_VMPPT+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     7ac:	2402      	movs	r4, #2
     7ae:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     7b0:	0792      	lsls	r2, r2, #30
     7b2:	d501      	bpl.n	7b8 <get_value_VMPPT+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     7b4:	2204      	movs	r2, #4
     7b6:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     7b8:	075b      	lsls	r3, r3, #29
     7ba:	d501      	bpl.n	7c0 <get_value_VMPPT+0x70>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     7bc:	2302      	movs	r3, #2
     7be:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = ((VMPPT_PULL_UP + VMPPT_PULL_DOWN) * D_ADC_VREF * adc_reading / VMPPT_PULL_DOWN) / D_ADC_RESOLUTION;
     7c0:	9b01      	ldr	r3, [sp, #4]
    
    *value = adc_reading;
     7c2:	6003      	str	r3, [r0, #0]
    *converted = reading;
     7c4:	4805      	ldr	r0, [pc, #20]	; (7dc <get_value_VMPPT+0x8c>)
     7c6:	4358      	muls	r0, r3
     7c8:	21dc      	movs	r1, #220	; 0xdc
     7ca:	0309      	lsls	r1, r1, #12
     7cc:	4b04      	ldr	r3, [pc, #16]	; (7e0 <get_value_VMPPT+0x90>)
     7ce:	4798      	blx	r3
     7d0:	6038      	str	r0, [r7, #0]
    
    return;
}
     7d2:	b003      	add	sp, #12
     7d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7d6:	46c0      	nop			; (mov r8, r8)
     7d8:	20000150 	.word	0x20000150
     7dc:	00101d00 	.word	0x00101d00
     7e0:	00002ded 	.word	0x00002ded

000007e4 <get_value_TEMP>:


void get_value_TEMP (uint32_t *value, uint32_t *converted)
{
     7e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     7e6:	b083      	sub	sp, #12
     7e8:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     7ea:	4b22      	ldr	r3, [pc, #136]	; (874 <get_value_TEMP+0x90>)
     7ec:	6819      	ldr	r1, [r3, #0]
     7ee:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     7f0:	b25b      	sxtb	r3, r3
     7f2:	2b00      	cmp	r3, #0
     7f4:	dbfb      	blt.n	7ee <get_value_TEMP+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     7f6:	7b0a      	ldrb	r2, [r1, #12]
     7f8:	2302      	movs	r3, #2
     7fa:	4313      	orrs	r3, r2
     7fc:	730b      	strb	r3, [r1, #12]
     7fe:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     800:	b25b      	sxtb	r3, r3
     802:	2b00      	cmp	r3, #0
     804:	dbfb      	blt.n	7fe <get_value_TEMP+0x1a>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     806:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     808:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     80a:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     80c:	7e0b      	ldrb	r3, [r1, #24]
     80e:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     810:	0022      	movs	r2, r4
     812:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     814:	421e      	tst	r6, r3
     816:	d000      	beq.n	81a <get_value_TEMP+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     818:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     81a:	421d      	tst	r5, r3
     81c:	d000      	beq.n	820 <get_value_TEMP+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     81e:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     820:	4214      	tst	r4, r2
     822:	d0f3      	beq.n	80c <get_value_TEMP+0x28>
     824:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     826:	b25b      	sxtb	r3, r3
     828:	2b00      	cmp	r3, #0
     82a:	dbfb      	blt.n	824 <get_value_TEMP+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     82c:	8b4a      	ldrh	r2, [r1, #26]
     82e:	ab01      	add	r3, sp, #4
     830:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     832:	2301      	movs	r3, #1
     834:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     836:	7e0a      	ldrb	r2, [r1, #24]
     838:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     83a:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     83c:	0754      	lsls	r4, r2, #29
     83e:	d501      	bpl.n	844 <get_value_TEMP+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     840:	2402      	movs	r4, #2
     842:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     844:	0792      	lsls	r2, r2, #30
     846:	d501      	bpl.n	84c <get_value_TEMP+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     848:	2204      	movs	r2, #4
     84a:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     84c:	075b      	lsls	r3, r3, #29
     84e:	d501      	bpl.n	854 <get_value_TEMP+0x70>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     850:	2302      	movs	r3, #2
     852:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = D_ADC_VREF * adc_reading / D_ADC_RESOLUTION;
     854:	9a01      	ldr	r2, [sp, #4]
    
    uint32_t temp = (1858300 - 1000 * reading) / 1167; // + 2731; // Remove the earlier commentary for convertion to Kelvin
    
    *value = adc_reading;
     856:	6002      	str	r2, [r0, #0]
    *converted = temp;
     858:	4b07      	ldr	r3, [pc, #28]	; (878 <get_value_TEMP+0x94>)
     85a:	4353      	muls	r3, r2
     85c:	0b1b      	lsrs	r3, r3, #12
     85e:	20fa      	movs	r0, #250	; 0xfa
     860:	0080      	lsls	r0, r0, #2
     862:	4343      	muls	r3, r0
     864:	4a05      	ldr	r2, [pc, #20]	; (87c <get_value_TEMP+0x98>)
     866:	1ad0      	subs	r0, r2, r3
     868:	4905      	ldr	r1, [pc, #20]	; (880 <get_value_TEMP+0x9c>)
     86a:	4b06      	ldr	r3, [pc, #24]	; (884 <get_value_TEMP+0xa0>)
     86c:	4798      	blx	r3
     86e:	6038      	str	r0, [r7, #0]
    
    return;
     870:	b003      	add	sp, #12
     872:	bdf0      	pop	{r4, r5, r6, r7, pc}
     874:	20000150 	.word	0x20000150
     878:	00000ce4 	.word	0x00000ce4
     87c:	001c5afc 	.word	0x001c5afc
     880:	0000048f 	.word	0x0000048f
     884:	00002ded 	.word	0x00002ded

00000888 <configure_dac>:
//
struct dac_module dac_instance;

//
void configure_dac()
{
     888:	b510      	push	{r4, lr}
     88a:	b082      	sub	sp, #8
    struct dac_config config_dac;
    dac_get_config_defaults(&config_dac);
     88c:	4668      	mov	r0, sp
     88e:	4b07      	ldr	r3, [pc, #28]	; (8ac <configure_dac+0x24>)
     890:	4798      	blx	r3
    config_dac.reference = DAC_REFERENCE_INT1V;
     892:	2300      	movs	r3, #0
     894:	466a      	mov	r2, sp
     896:	7013      	strb	r3, [r2, #0]
    dac_init(&dac_instance, DAC, &config_dac);
     898:	4c05      	ldr	r4, [pc, #20]	; (8b0 <configure_dac+0x28>)
     89a:	4906      	ldr	r1, [pc, #24]	; (8b4 <configure_dac+0x2c>)
     89c:	0020      	movs	r0, r4
     89e:	4b06      	ldr	r3, [pc, #24]	; (8b8 <configure_dac+0x30>)
     8a0:	4798      	blx	r3
    dac_enable(&dac_instance);
     8a2:	0020      	movs	r0, r4
     8a4:	4b05      	ldr	r3, [pc, #20]	; (8bc <configure_dac+0x34>)
     8a6:	4798      	blx	r3
}
     8a8:	b002      	add	sp, #8
     8aa:	bd10      	pop	{r4, pc}
     8ac:	00000f99 	.word	0x00000f99
     8b0:	20000170 	.word	0x20000170
     8b4:	42004800 	.word	0x42004800
     8b8:	00000fad 	.word	0x00000fad
     8bc:	00001085 	.word	0x00001085

000008c0 <set_led_bright_percent>:

//
void set_led_bright_percent(uint16_t perthousand)
{
     8c0:	b510      	push	{r4, lr}
    uint16_t led_data = (perthousand*DAC_LED_FULL)/1000;
    
    dac_chan_write(&dac_instance, DAC_CHANNEL_0, led_data);
     8c2:	2356      	movs	r3, #86	; 0x56
     8c4:	33ff      	adds	r3, #255	; 0xff
     8c6:	4358      	muls	r0, r3
     8c8:	21fa      	movs	r1, #250	; 0xfa
     8ca:	0089      	lsls	r1, r1, #2
     8cc:	4b03      	ldr	r3, [pc, #12]	; (8dc <set_led_bright_percent+0x1c>)
     8ce:	4798      	blx	r3
     8d0:	b282      	uxth	r2, r0
     8d2:	2100      	movs	r1, #0
     8d4:	4802      	ldr	r0, [pc, #8]	; (8e0 <set_led_bright_percent+0x20>)
     8d6:	4b03      	ldr	r3, [pc, #12]	; (8e4 <set_led_bright_percent+0x24>)
     8d8:	4798      	blx	r3
     8da:	bd10      	pop	{r4, pc}
     8dc:	00002f01 	.word	0x00002f01
     8e0:	20000170 	.word	0x20000170
     8e4:	000010c1 	.word	0x000010c1

000008e8 <configure_gas_gauge>:
const uint8_t test_pattern[] = {0xF0, 0x01};
static uint8_t read_buffer[DATA_LENGTH];


void configure_gas_gauge()
{
     8e8:	b530      	push	{r4, r5, lr}
     8ea:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     8ec:	aa01      	add	r2, sp, #4
     8ee:	2364      	movs	r3, #100	; 0x64
     8f0:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     8f2:	4b21      	ldr	r3, [pc, #132]	; (978 <configure_gas_gauge+0x90>)
     8f4:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     8f6:	2300      	movs	r3, #0
     8f8:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     8fa:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     8fc:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     8fe:	2180      	movs	r1, #128	; 0x80
     900:	0389      	lsls	r1, r1, #14
     902:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
     904:	2101      	movs	r1, #1
     906:	4249      	negs	r1, r1
     908:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
     90a:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     90c:	3125      	adds	r1, #37	; 0x25
     90e:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     910:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     912:	3108      	adds	r1, #8
     914:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     916:	3101      	adds	r1, #1
     918:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     91a:	3101      	adds	r1, #1
     91c:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     91e:	33d7      	adds	r3, #215	; 0xd7
     920:	8613      	strh	r3, [r2, #48]	; 0x30
    struct i2c_master_config config_gas_gauge;
    
    i2c_master_get_config_defaults(&config_gas_gauge);
    
    config_gas_gauge.baud_rate   = I2C_MASTER_BAUD_RATE_100KHZ;
    config_gas_gauge.pinmux_pad0 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD0;
     922:	4b16      	ldr	r3, [pc, #88]	; (97c <configure_gas_gauge+0x94>)
     924:	61d3      	str	r3, [r2, #28]
    config_gas_gauge.pinmux_pad1 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD1;
     926:	4b16      	ldr	r3, [pc, #88]	; (980 <configure_gas_gauge+0x98>)
     928:	6213      	str	r3, [r2, #32]
    
    i2c_master_init(&gas_gauge_instance, GAS_GAUGE_I2C_MODULE, &config_gas_gauge);
     92a:	4c16      	ldr	r4, [pc, #88]	; (984 <configure_gas_gauge+0x9c>)
     92c:	4916      	ldr	r1, [pc, #88]	; (988 <configure_gas_gauge+0xa0>)
     92e:	0020      	movs	r0, r4
     930:	4b16      	ldr	r3, [pc, #88]	; (98c <configure_gas_gauge+0xa4>)
     932:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     934:	6824      	ldr	r4, [r4, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     936:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     938:	69e3      	ldr	r3, [r4, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     93a:	421a      	tst	r2, r3
     93c:	d1fc      	bne.n	938 <configure_gas_gauge+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     93e:	6822      	ldr	r2, [r4, #0]
     940:	2302      	movs	r3, #2
     942:	4313      	orrs	r3, r2
     944:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     946:	4d0f      	ldr	r5, [pc, #60]	; (984 <configure_gas_gauge+0x9c>)
     948:	6828      	ldr	r0, [r5, #0]
     94a:	4b11      	ldr	r3, [pc, #68]	; (990 <configure_gas_gauge+0xa8>)
     94c:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     94e:	231f      	movs	r3, #31
     950:	4018      	ands	r0, r3
     952:	3b1e      	subs	r3, #30
     954:	4083      	lsls	r3, r0
     956:	4a0f      	ldr	r2, [pc, #60]	; (994 <configure_gas_gauge+0xac>)
     958:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     95a:	88e8      	ldrh	r0, [r5, #6]
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
     95c:	2300      	movs	r3, #0
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     95e:	2110      	movs	r1, #16
     960:	e005      	b.n	96e <configure_gas_gauge+0x86>
		timeout_counter++;
     962:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     964:	4283      	cmp	r3, r0
     966:	d302      	bcc.n	96e <configure_gas_gauge+0x86>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     968:	2310      	movs	r3, #16
     96a:	8363      	strh	r3, [r4, #26]
     96c:	e002      	b.n	974 <configure_gas_gauge+0x8c>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     96e:	8b62      	ldrh	r2, [r4, #26]
     970:	420a      	tst	r2, r1
     972:	d0f6      	beq.n	962 <configure_gas_gauge+0x7a>
    
    i2c_master_enable(&gas_gauge_instance);
}
     974:	b00f      	add	sp, #60	; 0x3c
     976:	bd30      	pop	{r4, r5, pc}
     978:	00000d48 	.word	0x00000d48
     97c:	00080002 	.word	0x00080002
     980:	00090002 	.word	0x00090002
     984:	20000194 	.word	0x20000194
     988:	42000800 	.word	0x42000800
     98c:	000011bd 	.word	0x000011bd
     990:	00002385 	.word	0x00002385
     994:	e000e100 	.word	0xe000e100

00000998 <gas_gauge_read>:

bool gas_gauge_read(uint32_t *value, uint32_t *percent)
{
     998:	b5f0      	push	{r4, r5, r6, r7, lr}
     99a:	b085      	sub	sp, #20
     99c:	0005      	movs	r5, r0
     99e:	000c      	movs	r4, r1
    /* Timeout counter. */
    uint16_t timeout = 0;
    
    
    /* Init i2c packet. */
    struct i2c_master_packet packet = {
     9a0:	a901      	add	r1, sp, #4
     9a2:	4b0e      	ldr	r3, [pc, #56]	; (9dc <gas_gauge_read+0x44>)
     9a4:	000a      	movs	r2, r1
     9a6:	cbc1      	ldmia	r3!, {r0, r6, r7}
     9a8:	c2c1      	stmia	r2!, {r0, r6, r7}
        .hs_master_code = 0x0,
    };
    
    /* Read from slave until success. */
    //packet.data = read_buffer;
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
     9aa:	480d      	ldr	r0, [pc, #52]	; (9e0 <gas_gauge_read+0x48>)
     9ac:	4b0d      	ldr	r3, [pc, #52]	; (9e4 <gas_gauge_read+0x4c>)
     9ae:	4798      	blx	r3
    i2c_master_enable(&gas_gauge_instance);
}

bool gas_gauge_read(uint32_t *value, uint32_t *percent)
{
    bool ok = false;
     9b0:	2300      	movs	r3, #0
        .hs_master_code = 0x0,
    };
    
    /* Read from slave until success. */
    //packet.data = read_buffer;
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
     9b2:	2800      	cmp	r0, #0
     9b4:	d10f      	bne.n	9d6 <gas_gauge_read+0x3e>
            //break;
        //}
        
        //printf("TWI SETUP READ - SUCCESS!\n");

        uint16_t twi_reading = read_buffer[0] << 8 | read_buffer[1];
     9b6:	4b0c      	ldr	r3, [pc, #48]	; (9e8 <gas_gauge_read+0x50>)
     9b8:	7818      	ldrb	r0, [r3, #0]
     9ba:	0200      	lsls	r0, r0, #8
     9bc:	785b      	ldrb	r3, [r3, #1]
     9be:	4318      	orrs	r0, r3
        uint16_t twi_percent = (twi_reading * 1000) / FULL_SCALE_GAUGE;

        *value     = twi_reading;
     9c0:	6028      	str	r0, [r5, #0]
        *percent   = twi_percent;
     9c2:	23fa      	movs	r3, #250	; 0xfa
     9c4:	009b      	lsls	r3, r3, #2
     9c6:	4358      	muls	r0, r3
     9c8:	4908      	ldr	r1, [pc, #32]	; (9ec <gas_gauge_read+0x54>)
     9ca:	4b09      	ldr	r3, [pc, #36]	; (9f0 <gas_gauge_read+0x58>)
     9cc:	4798      	blx	r3
     9ce:	0400      	lsls	r0, r0, #16
     9d0:	0c00      	lsrs	r0, r0, #16
     9d2:	6020      	str	r0, [r4, #0]

        ok = true;
     9d4:	2301      	movs	r3, #1
    {
        //printf("TWI SETUP READ - FAILED!\n");
    }
    
    return ok;
     9d6:	0018      	movs	r0, r3
     9d8:	b005      	add	sp, #20
     9da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9dc:	00005aa0 	.word	0x00005aa0
     9e0:	20000194 	.word	0x20000194
     9e4:	000016b5 	.word	0x000016b5
     9e8:	2000008c 	.word	0x2000008c
     9ec:	0000ffff 	.word	0x0000ffff
     9f0:	00002f01 	.word	0x00002f01

000009f4 <configure_rtc_count>:
#include "OCTO_RTC.h"

struct rtc_module rtc_instance;

void configure_rtc_count()
{
     9f4:	b510      	push	{r4, lr}
     9f6:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
     9f8:	2201      	movs	r2, #1
     9fa:	466b      	mov	r3, sp
     9fc:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
     9fe:	2300      	movs	r3, #0
     a00:	4669      	mov	r1, sp
     a02:	70cb      	strb	r3, [r1, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
     a04:	9302      	str	r3, [sp, #8]
     a06:	9303      	str	r3, [sp, #12]
    struct rtc_count_config config_rtc_count;
    
    rtc_count_get_config_defaults(&config_rtc_count);
    
    config_rtc_count.prescaler = RTC_COUNT_PRESCALER_DIV_1;
     a08:	800b      	strh	r3, [r1, #0]
    
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
    config_rtc_count.continuously_update = true;
     a0a:	710a      	strb	r2, [r1, #4]
#endif

    rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
     a0c:	4c05      	ldr	r4, [pc, #20]	; (a24 <configure_rtc_count+0x30>)
     a0e:	466a      	mov	r2, sp
     a10:	4905      	ldr	r1, [pc, #20]	; (a28 <configure_rtc_count+0x34>)
     a12:	0020      	movs	r0, r4
     a14:	4b05      	ldr	r3, [pc, #20]	; (a2c <configure_rtc_count+0x38>)
     a16:	4798      	blx	r3
    rtc_count_enable(&rtc_instance);
     a18:	0020      	movs	r0, r4
     a1a:	4b05      	ldr	r3, [pc, #20]	; (a30 <configure_rtc_count+0x3c>)
     a1c:	4798      	blx	r3
}
     a1e:	b004      	add	sp, #16
     a20:	bd10      	pop	{r4, pc}
     a22:	46c0      	nop			; (mov r8, r8)
     a24:	200001bc 	.word	0x200001bc
     a28:	40001400 	.word	0x40001400
     a2c:	0000049d 	.word	0x0000049d
     a30:	00000385 	.word	0x00000385

00000a34 <get_tick>:

uint32_t get_tick()
{
     a34:	b510      	push	{r4, lr}
    return rtc_count_get_count(&rtc_instance);
     a36:	4802      	ldr	r0, [pc, #8]	; (a40 <get_tick+0xc>)
     a38:	4b02      	ldr	r3, [pc, #8]	; (a44 <get_tick+0x10>)
     a3a:	4798      	blx	r3
}
     a3c:	bd10      	pop	{r4, pc}
     a3e:	46c0      	nop			; (mov r8, r8)
     a40:	200001bc 	.word	0x200001bc
     a44:	00000405 	.word	0x00000405

00000a48 <tick_elapsed>:
//! \param[in] reference The reference time
//!
//! \return The number of milliseconds elapsed
//=============================================================================
uint32_t tick_elapsed(uint32_t reference)
{
     a48:	b510      	push	{r4, lr}
     a4a:	0004      	movs	r4, r0
    uint32_t now = rtc_count_get_count(&rtc_instance);
     a4c:	4802      	ldr	r0, [pc, #8]	; (a58 <tick_elapsed+0x10>)
     a4e:	4b03      	ldr	r3, [pc, #12]	; (a5c <tick_elapsed+0x14>)
     a50:	4798      	blx	r3
    
    return  (now - reference);
     a52:	1b00      	subs	r0, r0, r4
     a54:	bd10      	pop	{r4, pc}
     a56:	46c0      	nop			; (mov r8, r8)
     a58:	200001bc 	.word	0x200001bc
     a5c:	00000405 	.word	0x00000405

00000a60 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     a60:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     a62:	2200      	movs	r2, #0
     a64:	2300      	movs	r3, #0
     a66:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     a68:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     a6a:	2100      	movs	r1, #0
     a6c:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     a6e:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     a70:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     a72:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     a74:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     a76:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     a78:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     a7a:	24c0      	movs	r4, #192	; 0xc0
     a7c:	0164      	lsls	r4, r4, #5
     a7e:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     a80:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     a82:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     a84:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     a86:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     a88:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     a8a:	242a      	movs	r4, #42	; 0x2a
     a8c:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     a8e:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     a90:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     a92:	3c06      	subs	r4, #6
     a94:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     a96:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     a98:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     a9a:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     a9c:	232b      	movs	r3, #43	; 0x2b
     a9e:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     aa0:	3301      	adds	r3, #1
     aa2:	54c1      	strb	r1, [r0, r3]
}
     aa4:	bd10      	pop	{r4, pc}
     aa6:	46c0      	nop			; (mov r8, r8)

00000aa8 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
     aaa:	465f      	mov	r7, fp
     aac:	4656      	mov	r6, sl
     aae:	464d      	mov	r5, r9
     ab0:	4644      	mov	r4, r8
     ab2:	b4f0      	push	{r4, r5, r6, r7}
     ab4:	b097      	sub	sp, #92	; 0x5c
     ab6:	0007      	movs	r7, r0
     ab8:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     aba:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     abc:	4ac2      	ldr	r2, [pc, #776]	; (dc8 <adc_init+0x320>)
     abe:	6a13      	ldr	r3, [r2, #32]
     ac0:	2080      	movs	r0, #128	; 0x80
     ac2:	0240      	lsls	r0, r0, #9
     ac4:	4303      	orrs	r3, r0
     ac6:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     ac8:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     aca:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     acc:	07db      	lsls	r3, r3, #31
     ace:	d500      	bpl.n	ad2 <adc_init+0x2a>
     ad0:	e1f3      	b.n	eba <adc_init+0x412>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     ad2:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     ad4:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     ad6:	079b      	lsls	r3, r3, #30
     ad8:	d500      	bpl.n	adc <adc_init+0x34>
     ada:	e1ee      	b.n	eba <adc_init+0x412>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     adc:	7873      	ldrb	r3, [r6, #1]
     ade:	713b      	strb	r3, [r7, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     ae0:	2b00      	cmp	r3, #0
     ae2:	d104      	bne.n	aee <adc_init+0x46>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     ae4:	4ab9      	ldr	r2, [pc, #740]	; (dcc <adc_init+0x324>)
     ae6:	6c11      	ldr	r1, [r2, #64]	; 0x40
     ae8:	3304      	adds	r3, #4
     aea:	430b      	orrs	r3, r1
     aec:	6413      	str	r3, [r2, #64]	; 0x40
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     aee:	2300      	movs	r3, #0
     af0:	60bb      	str	r3, [r7, #8]
     af2:	60fb      	str	r3, [r7, #12]
     af4:	613b      	str	r3, [r7, #16]
	};

	module_inst->registered_callback_mask = 0;
     af6:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     af8:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     afa:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     afc:	773b      	strb	r3, [r7, #28]

	_adc_instances[0] = module_inst;
     afe:	4bb4      	ldr	r3, [pc, #720]	; (dd0 <adc_init+0x328>)
     b00:	601f      	str	r7, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     b02:	232a      	movs	r3, #42	; 0x2a
     b04:	5cf3      	ldrb	r3, [r6, r3]
     b06:	2b00      	cmp	r3, #0
     b08:	d105      	bne.n	b16 <adc_init+0x6e>
     b0a:	7d33      	ldrb	r3, [r6, #20]
     b0c:	2b00      	cmp	r3, #0
     b0e:	d102      	bne.n	b16 <adc_init+0x6e>
			!config->freerunning) {
		module_inst->software_trigger = true;
     b10:	3301      	adds	r3, #1
     b12:	777b      	strb	r3, [r7, #29]
     b14:	e001      	b.n	b1a <adc_init+0x72>
	} else {
		module_inst->software_trigger = false;
     b16:	2300      	movs	r3, #0
     b18:	777b      	strb	r3, [r7, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     b1a:	683b      	ldr	r3, [r7, #0]
     b1c:	469b      	mov	fp, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     b1e:	7833      	ldrb	r3, [r6, #0]
     b20:	466a      	mov	r2, sp
     b22:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     b24:	4669      	mov	r1, sp
     b26:	201e      	movs	r0, #30
     b28:	4baa      	ldr	r3, [pc, #680]	; (dd4 <adc_init+0x32c>)
     b2a:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     b2c:	201e      	movs	r0, #30
     b2e:	4baa      	ldr	r3, [pc, #680]	; (dd8 <adc_init+0x330>)
     b30:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     b32:	232c      	movs	r3, #44	; 0x2c
     b34:	5cf3      	ldrb	r3, [r6, r3]
     b36:	2b00      	cmp	r3, #0
     b38:	d047      	beq.n	bca <adc_init+0x122>
		uint8_t offset = config->pin_scan.offset_start_scan;
     b3a:	222b      	movs	r2, #43	; 0x2b
     b3c:	5cb5      	ldrb	r5, [r6, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     b3e:	7b32      	ldrb	r2, [r6, #12]
     b40:	4691      	mov	r9, r2
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     b42:	18aa      	adds	r2, r5, r2
     b44:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     b46:	189b      	adds	r3, r3, r2
     b48:	b2db      	uxtb	r3, r3
     b4a:	4698      	mov	r8, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     b4c:	429a      	cmp	r2, r3
     b4e:	d226      	bcs.n	b9e <adc_init+0xf6>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     b50:	4ba2      	ldr	r3, [pc, #648]	; (ddc <adc_init+0x334>)
     b52:	469a      	mov	sl, r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
		config.mux_position = 1;

		system_pinmux_pin_set_config(pin_map_result, &config);
     b54:	0033      	movs	r3, r6
     b56:	464e      	mov	r6, r9
     b58:	46b9      	mov	r9, r7
     b5a:	4647      	mov	r7, r8
     b5c:	4698      	mov	r8, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     b5e:	240f      	movs	r4, #15
     b60:	402c      	ands	r4, r5
     b62:	4643      	mov	r3, r8
     b64:	7b1b      	ldrb	r3, [r3, #12]
     b66:	18e4      	adds	r4, r4, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     b68:	2250      	movs	r2, #80	; 0x50
     b6a:	499d      	ldr	r1, [pc, #628]	; (de0 <adc_init+0x338>)
     b6c:	a802      	add	r0, sp, #8
     b6e:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     b70:	2c13      	cmp	r4, #19
     b72:	d80c      	bhi.n	b8e <adc_init+0xe6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     b74:	00a4      	lsls	r4, r4, #2
     b76:	ab02      	add	r3, sp, #8
     b78:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b7a:	a901      	add	r1, sp, #4
     b7c:	2300      	movs	r3, #0
     b7e:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     b80:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     b82:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     b84:	3301      	adds	r3, #1
     b86:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     b88:	b2c0      	uxtb	r0, r0
     b8a:	4b96      	ldr	r3, [pc, #600]	; (de4 <adc_init+0x33c>)
     b8c:	4798      	blx	r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     b8e:	3501      	adds	r5, #1
     b90:	b2ed      	uxtb	r5, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     b92:	1973      	adds	r3, r6, r5
     b94:	b2db      	uxtb	r3, r3
     b96:	42bb      	cmp	r3, r7
     b98:	d3e1      	bcc.n	b5e <adc_init+0xb6>
     b9a:	464f      	mov	r7, r9
     b9c:	4646      	mov	r6, r8
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     b9e:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     ba0:	2250      	movs	r2, #80	; 0x50
     ba2:	498f      	ldr	r1, [pc, #572]	; (de0 <adc_init+0x338>)
     ba4:	a802      	add	r0, sp, #8
     ba6:	4b8d      	ldr	r3, [pc, #564]	; (ddc <adc_init+0x334>)
     ba8:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     baa:	2c13      	cmp	r4, #19
     bac:	d837      	bhi.n	c1e <adc_init+0x176>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     bae:	00a4      	lsls	r4, r4, #2
     bb0:	ab02      	add	r3, sp, #8
     bb2:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     bb4:	a901      	add	r1, sp, #4
     bb6:	2300      	movs	r3, #0
     bb8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     bba:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     bbc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     bbe:	3301      	adds	r3, #1
     bc0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     bc2:	b2c0      	uxtb	r0, r0
     bc4:	4b87      	ldr	r3, [pc, #540]	; (de4 <adc_init+0x33c>)
     bc6:	4798      	blx	r3
     bc8:	e029      	b.n	c1e <adc_init+0x176>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     bca:	7b34      	ldrb	r4, [r6, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     bcc:	2250      	movs	r2, #80	; 0x50
     bce:	4984      	ldr	r1, [pc, #528]	; (de0 <adc_init+0x338>)
     bd0:	a802      	add	r0, sp, #8
     bd2:	4b82      	ldr	r3, [pc, #520]	; (ddc <adc_init+0x334>)
     bd4:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     bd6:	2c13      	cmp	r4, #19
     bd8:	d80c      	bhi.n	bf4 <adc_init+0x14c>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     bda:	00a4      	lsls	r4, r4, #2
     bdc:	ab02      	add	r3, sp, #8
     bde:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     be0:	a901      	add	r1, sp, #4
     be2:	2300      	movs	r3, #0
     be4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     be6:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     be8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     bea:	3301      	adds	r3, #1
     bec:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     bee:	b2c0      	uxtb	r0, r0
     bf0:	4b7c      	ldr	r3, [pc, #496]	; (de4 <adc_init+0x33c>)
     bf2:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     bf4:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     bf6:	2250      	movs	r2, #80	; 0x50
     bf8:	4979      	ldr	r1, [pc, #484]	; (de0 <adc_init+0x338>)
     bfa:	a802      	add	r0, sp, #8
     bfc:	4b77      	ldr	r3, [pc, #476]	; (ddc <adc_init+0x334>)
     bfe:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     c00:	2c13      	cmp	r4, #19
     c02:	d80c      	bhi.n	c1e <adc_init+0x176>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     c04:	00a4      	lsls	r4, r4, #2
     c06:	ab02      	add	r3, sp, #8
     c08:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     c0a:	a901      	add	r1, sp, #4
     c0c:	2300      	movs	r3, #0
     c0e:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     c10:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     c12:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     c14:	3301      	adds	r3, #1
     c16:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     c18:	b2c0      	uxtb	r0, r0
     c1a:	4b72      	ldr	r3, [pc, #456]	; (de4 <adc_init+0x33c>)
     c1c:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     c1e:	7d73      	ldrb	r3, [r6, #21]
     c20:	009b      	lsls	r3, r3, #2
     c22:	b2db      	uxtb	r3, r3
     c24:	465a      	mov	r2, fp
     c26:	7013      	strb	r3, [r2, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
     c28:	7db3      	ldrb	r3, [r6, #22]
     c2a:	01db      	lsls	r3, r3, #7
     c2c:	7872      	ldrb	r2, [r6, #1]
     c2e:	4313      	orrs	r3, r2
     c30:	b2db      	uxtb	r3, r3
     c32:	465a      	mov	r2, fp
     c34:	7053      	strb	r3, [r2, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     c36:	7933      	ldrb	r3, [r6, #4]
     c38:	2b34      	cmp	r3, #52	; 0x34
     c3a:	d900      	bls.n	c3e <adc_init+0x196>
     c3c:	e13c      	b.n	eb8 <adc_init+0x410>
     c3e:	009b      	lsls	r3, r3, #2
     c40:	4a69      	ldr	r2, [pc, #420]	; (de8 <adc_init+0x340>)
     c42:	58d3      	ldr	r3, [r2, r3]
     c44:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     c46:	2104      	movs	r1, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     c48:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     c4a:	2202      	movs	r2, #2
     c4c:	e01a      	b.n	c84 <adc_init+0x1dc>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     c4e:	7c72      	ldrb	r2, [r6, #17]
		accumulate = config->accumulate_samples;
     c50:	7c31      	ldrb	r1, [r6, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     c52:	2410      	movs	r4, #16
     c54:	e016      	b.n	c84 <adc_init+0x1dc>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     c56:	2106      	movs	r1, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     c58:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     c5a:	2201      	movs	r2, #1
     c5c:	e012      	b.n	c84 <adc_init+0x1dc>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     c5e:	2108      	movs	r1, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     c60:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     c62:	2200      	movs	r2, #0
     c64:	e00e      	b.n	c84 <adc_init+0x1dc>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     c66:	2100      	movs	r1, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     c68:	2430      	movs	r4, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     c6a:	2200      	movs	r2, #0
     c6c:	e00a      	b.n	c84 <adc_init+0x1dc>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     c6e:	2100      	movs	r1, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     c70:	2420      	movs	r4, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     c72:	2200      	movs	r2, #0
     c74:	e006      	b.n	c84 <adc_init+0x1dc>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     c76:	2100      	movs	r1, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     c78:	2400      	movs	r4, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     c7a:	2200      	movs	r2, #0
     c7c:	e002      	b.n	c84 <adc_init+0x1dc>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     c7e:	2102      	movs	r1, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     c80:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     c82:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     c84:	0112      	lsls	r2, r2, #4
     c86:	2370      	movs	r3, #112	; 0x70
     c88:	4013      	ands	r3, r2
     c8a:	430b      	orrs	r3, r1
     c8c:	465a      	mov	r2, fp
     c8e:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     c90:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     c92:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     c94:	2b3f      	cmp	r3, #63	; 0x3f
     c96:	d900      	bls.n	c9a <adc_init+0x1f2>
     c98:	e10f      	b.n	eba <adc_init+0x412>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     c9a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     c9c:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     c9e:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     ca0:	b25b      	sxtb	r3, r3
     ca2:	2b00      	cmp	r3, #0
     ca4:	dbfb      	blt.n	c9e <adc_init+0x1f6>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     ca6:	7cf2      	ldrb	r2, [r6, #19]
     ca8:	8873      	ldrh	r3, [r6, #2]
     caa:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     cac:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     cae:	5cb2      	ldrb	r2, [r6, r2]
     cb0:	00d2      	lsls	r2, r2, #3
     cb2:	4313      	orrs	r3, r2
     cb4:	7d32      	ldrb	r2, [r6, #20]
     cb6:	0092      	lsls	r2, r2, #2
     cb8:	4313      	orrs	r3, r2
     cba:	7cb2      	ldrb	r2, [r6, #18]
     cbc:	0052      	lsls	r2, r2, #1
     cbe:	4313      	orrs	r3, r2
     cc0:	4323      	orrs	r3, r4
     cc2:	465a      	mov	r2, fp
     cc4:	8093      	strh	r3, [r2, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     cc6:	7e33      	ldrb	r3, [r6, #24]
     cc8:	2b00      	cmp	r3, #0
     cca:	d020      	beq.n	d0e <adc_init+0x266>
		switch (resolution) {
     ccc:	2c10      	cmp	r4, #16
     cce:	d05c      	beq.n	d8a <adc_init+0x2e2>
     cd0:	d802      	bhi.n	cd8 <adc_init+0x230>
     cd2:	2c00      	cmp	r4, #0
     cd4:	d03b      	beq.n	d4e <adc_init+0x2a6>
     cd6:	e01a      	b.n	d0e <adc_init+0x266>
     cd8:	2c20      	cmp	r4, #32
     cda:	d01a      	beq.n	d12 <adc_init+0x26a>
     cdc:	2c30      	cmp	r4, #48	; 0x30
     cde:	d116      	bne.n	d0e <adc_init+0x266>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     ce0:	7cf2      	ldrb	r2, [r6, #19]
     ce2:	2a00      	cmp	r2, #0
     ce4:	d00a      	beq.n	cfc <adc_init+0x254>
     ce6:	69f2      	ldr	r2, [r6, #28]
     ce8:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     cea:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     cec:	2aff      	cmp	r2, #255	; 0xff
     cee:	d900      	bls.n	cf2 <adc_init+0x24a>
     cf0:	e0e3      	b.n	eba <adc_init+0x412>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     cf2:	6a32      	ldr	r2, [r6, #32]
     cf4:	3280      	adds	r2, #128	; 0x80
     cf6:	2aff      	cmp	r2, #255	; 0xff
     cf8:	d900      	bls.n	cfc <adc_init+0x254>
     cfa:	e0de      	b.n	eba <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     cfc:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     cfe:	69f2      	ldr	r2, [r6, #28]
     d00:	2aff      	cmp	r2, #255	; 0xff
     d02:	dd00      	ble.n	d06 <adc_init+0x25e>
     d04:	e0d9      	b.n	eba <adc_init+0x412>
     d06:	6a32      	ldr	r2, [r6, #32]
     d08:	2aff      	cmp	r2, #255	; 0xff
     d0a:	dd00      	ble.n	d0e <adc_init+0x266>
     d0c:	e0d5      	b.n	eba <adc_init+0x412>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     d0e:	6839      	ldr	r1, [r7, #0]
     d10:	e072      	b.n	df8 <adc_init+0x350>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     d12:	7cf2      	ldrb	r2, [r6, #19]
     d14:	2a00      	cmp	r2, #0
     d16:	d00f      	beq.n	d38 <adc_init+0x290>
     d18:	69f2      	ldr	r2, [r6, #28]
     d1a:	2180      	movs	r1, #128	; 0x80
     d1c:	0089      	lsls	r1, r1, #2
     d1e:	468c      	mov	ip, r1
     d20:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     d22:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     d24:	4931      	ldr	r1, [pc, #196]	; (dec <adc_init+0x344>)
     d26:	428a      	cmp	r2, r1
     d28:	d900      	bls.n	d2c <adc_init+0x284>
     d2a:	e0c6      	b.n	eba <adc_init+0x412>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     d2c:	6a32      	ldr	r2, [r6, #32]
     d2e:	4462      	add	r2, ip
     d30:	492e      	ldr	r1, [pc, #184]	; (dec <adc_init+0x344>)
     d32:	428a      	cmp	r2, r1
     d34:	d900      	bls.n	d38 <adc_init+0x290>
     d36:	e0c0      	b.n	eba <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     d38:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     d3a:	4a2c      	ldr	r2, [pc, #176]	; (dec <adc_init+0x344>)
     d3c:	69f1      	ldr	r1, [r6, #28]
     d3e:	4291      	cmp	r1, r2
     d40:	dd00      	ble.n	d44 <adc_init+0x29c>
     d42:	e0ba      	b.n	eba <adc_init+0x412>
     d44:	6a31      	ldr	r1, [r6, #32]
     d46:	4291      	cmp	r1, r2
     d48:	dd00      	ble.n	d4c <adc_init+0x2a4>
     d4a:	e0b6      	b.n	eba <adc_init+0x412>
     d4c:	e7df      	b.n	d0e <adc_init+0x266>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     d4e:	7cf2      	ldrb	r2, [r6, #19]
     d50:	2a00      	cmp	r2, #0
     d52:	d00f      	beq.n	d74 <adc_init+0x2cc>
     d54:	69f2      	ldr	r2, [r6, #28]
     d56:	2180      	movs	r1, #128	; 0x80
     d58:	0109      	lsls	r1, r1, #4
     d5a:	468c      	mov	ip, r1
     d5c:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     d5e:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     d60:	4923      	ldr	r1, [pc, #140]	; (df0 <adc_init+0x348>)
     d62:	428a      	cmp	r2, r1
     d64:	d900      	bls.n	d68 <adc_init+0x2c0>
     d66:	e0a8      	b.n	eba <adc_init+0x412>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     d68:	6a32      	ldr	r2, [r6, #32]
     d6a:	4462      	add	r2, ip
     d6c:	4920      	ldr	r1, [pc, #128]	; (df0 <adc_init+0x348>)
     d6e:	428a      	cmp	r2, r1
     d70:	d900      	bls.n	d74 <adc_init+0x2cc>
     d72:	e0a2      	b.n	eba <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     d74:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     d76:	4a1e      	ldr	r2, [pc, #120]	; (df0 <adc_init+0x348>)
     d78:	69f1      	ldr	r1, [r6, #28]
     d7a:	4291      	cmp	r1, r2
     d7c:	dd00      	ble.n	d80 <adc_init+0x2d8>
     d7e:	e09c      	b.n	eba <adc_init+0x412>
     d80:	6a31      	ldr	r1, [r6, #32]
     d82:	4291      	cmp	r1, r2
     d84:	dd00      	ble.n	d88 <adc_init+0x2e0>
     d86:	e098      	b.n	eba <adc_init+0x412>
     d88:	e7c1      	b.n	d0e <adc_init+0x266>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     d8a:	7cf2      	ldrb	r2, [r6, #19]
     d8c:	2a00      	cmp	r2, #0
     d8e:	d00f      	beq.n	db0 <adc_init+0x308>
     d90:	69f2      	ldr	r2, [r6, #28]
     d92:	2180      	movs	r1, #128	; 0x80
     d94:	0209      	lsls	r1, r1, #8
     d96:	468c      	mov	ip, r1
     d98:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     d9a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     d9c:	4915      	ldr	r1, [pc, #84]	; (df4 <adc_init+0x34c>)
     d9e:	428a      	cmp	r2, r1
     da0:	d900      	bls.n	da4 <adc_init+0x2fc>
     da2:	e08a      	b.n	eba <adc_init+0x412>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     da4:	6a32      	ldr	r2, [r6, #32]
     da6:	4462      	add	r2, ip
     da8:	4912      	ldr	r1, [pc, #72]	; (df4 <adc_init+0x34c>)
     daa:	428a      	cmp	r2, r1
     dac:	d900      	bls.n	db0 <adc_init+0x308>
     dae:	e084      	b.n	eba <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     db0:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     db2:	4a10      	ldr	r2, [pc, #64]	; (df4 <adc_init+0x34c>)
     db4:	69f1      	ldr	r1, [r6, #28]
     db6:	4291      	cmp	r1, r2
     db8:	dd00      	ble.n	dbc <adc_init+0x314>
     dba:	e07e      	b.n	eba <adc_init+0x412>
     dbc:	6a31      	ldr	r1, [r6, #32]
     dbe:	4291      	cmp	r1, r2
     dc0:	dd00      	ble.n	dc4 <adc_init+0x31c>
     dc2:	e07a      	b.n	eba <adc_init+0x412>
     dc4:	e7a3      	b.n	d0e <adc_init+0x266>
     dc6:	46c0      	nop			; (mov r8, r8)
     dc8:	40000400 	.word	0x40000400
     dcc:	40000800 	.word	0x40000800
     dd0:	200001d4 	.word	0x200001d4
     dd4:	000029cd 	.word	0x000029cd
     dd8:	00002941 	.word	0x00002941
     ddc:	00004ab5 	.word	0x00004ab5
     de0:	00005b80 	.word	0x00005b80
     de4:	00002ac5 	.word	0x00002ac5
     de8:	00005aac 	.word	0x00005aac
     dec:	000003ff 	.word	0x000003ff
     df0:	00000fff 	.word	0x00000fff
     df4:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     df8:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
     dfa:	b252      	sxtb	r2, r2
     dfc:	2a00      	cmp	r2, #0
     dfe:	dbfb      	blt.n	df8 <adc_init+0x350>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     e00:	465a      	mov	r2, fp
     e02:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     e04:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     e06:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     e08:	b25b      	sxtb	r3, r3
     e0a:	2b00      	cmp	r3, #0
     e0c:	dbfb      	blt.n	e06 <adc_init+0x35e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     e0e:	8bb3      	ldrh	r3, [r6, #28]
     e10:	465a      	mov	r2, fp
     e12:	8393      	strh	r3, [r2, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     e14:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     e16:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     e18:	b25b      	sxtb	r3, r3
     e1a:	2b00      	cmp	r3, #0
     e1c:	dbfb      	blt.n	e16 <adc_init+0x36e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     e1e:	8c33      	ldrh	r3, [r6, #32]
     e20:	465a      	mov	r2, fp
     e22:	8413      	strh	r3, [r2, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     e24:	232c      	movs	r3, #44	; 0x2c
     e26:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     e28:	2b00      	cmp	r3, #0
     e2a:	d004      	beq.n	e36 <adc_init+0x38e>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     e2c:	3b01      	subs	r3, #1
     e2e:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     e30:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     e32:	2b0f      	cmp	r3, #15
     e34:	d841      	bhi.n	eba <adc_init+0x412>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     e36:	222b      	movs	r2, #43	; 0x2b
     e38:	5cb2      	ldrb	r2, [r6, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     e3a:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     e3c:	2a0f      	cmp	r2, #15
     e3e:	d83c      	bhi.n	eba <adc_init+0x412>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     e40:	6838      	ldr	r0, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     e42:	7e41      	ldrb	r1, [r0, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
     e44:	b249      	sxtb	r1, r1
     e46:	2900      	cmp	r1, #0
     e48:	dbfb      	blt.n	e42 <adc_init+0x39a>
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
     e4a:	89f0      	ldrh	r0, [r6, #14]
     e4c:	7b31      	ldrb	r1, [r6, #12]
     e4e:	4301      	orrs	r1, r0
     e50:	68b0      	ldr	r0, [r6, #8]
     e52:	4301      	orrs	r1, r0
     e54:	0512      	lsls	r2, r2, #20
     e56:	430a      	orrs	r2, r1
     e58:	041b      	lsls	r3, r3, #16
     e5a:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     e5c:	465a      	mov	r2, fp
     e5e:	6113      	str	r3, [r2, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     e60:	232a      	movs	r3, #42	; 0x2a
     e62:	5cf3      	ldrb	r3, [r6, r3]
     e64:	7513      	strb	r3, [r2, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     e66:	230f      	movs	r3, #15
     e68:	7593      	strb	r3, [r2, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     e6a:	3315      	adds	r3, #21
     e6c:	5cf3      	ldrb	r3, [r6, r3]
     e6e:	2b00      	cmp	r3, #0
     e70:	d010      	beq.n	e94 <adc_init+0x3ec>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     e72:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
     e74:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     e76:	4a14      	ldr	r2, [pc, #80]	; (ec8 <adc_init+0x420>)
     e78:	4293      	cmp	r3, r2
     e7a:	d81e      	bhi.n	eba <adc_init+0x412>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     e7c:	465a      	mov	r2, fp
     e7e:	8493      	strh	r3, [r2, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     e80:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     e82:	2380      	movs	r3, #128	; 0x80
     e84:	011b      	lsls	r3, r3, #4
     e86:	18d3      	adds	r3, r2, r3
     e88:	b29b      	uxth	r3, r3
     e8a:	490f      	ldr	r1, [pc, #60]	; (ec8 <adc_init+0x420>)
     e8c:	428b      	cmp	r3, r1
     e8e:	d814      	bhi.n	eba <adc_init+0x412>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     e90:	465b      	mov	r3, fp
     e92:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
     e94:	4b0d      	ldr	r3, [pc, #52]	; (ecc <adc_init+0x424>)
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     e96:	6819      	ldr	r1, [r3, #0]
     e98:	0149      	lsls	r1, r1, #5
     e9a:	23e0      	movs	r3, #224	; 0xe0
     e9c:	00db      	lsls	r3, r3, #3
     e9e:	4019      	ands	r1, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
     ea0:	4b0b      	ldr	r3, [pc, #44]	; (ed0 <adc_init+0x428>)
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     ea2:	685a      	ldr	r2, [r3, #4]
     ea4:	0150      	lsls	r0, r2, #5
     ea6:	681a      	ldr	r2, [r3, #0]
     ea8:	0ed3      	lsrs	r3, r2, #27
     eaa:	4303      	orrs	r3, r0
     eac:	b2db      	uxtb	r3, r3
     eae:	430b      	orrs	r3, r1
     eb0:	465a      	mov	r2, fp
     eb2:	8513      	strh	r3, [r2, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
     eb4:	2000      	movs	r0, #0
     eb6:	e000      	b.n	eba <adc_init+0x412>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
     eb8:	2017      	movs	r0, #23
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     eba:	b017      	add	sp, #92	; 0x5c
     ebc:	bc3c      	pop	{r2, r3, r4, r5}
     ebe:	4690      	mov	r8, r2
     ec0:	4699      	mov	r9, r3
     ec2:	46a2      	mov	sl, r4
     ec4:	46ab      	mov	fp, r5
     ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ec8:	00000fff 	.word	0x00000fff
     ecc:	00806024 	.word	0x00806024
     ed0:	00806020 	.word	0x00806020

00000ed4 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     ed4:	b570      	push	{r4, r5, r6, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
     ed6:	4b2d      	ldr	r3, [pc, #180]	; (f8c <ADC_Handler+0xb8>)
     ed8:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
     eda:	6823      	ldr	r3, [r4, #0]
     edc:	7e1d      	ldrb	r5, [r3, #24]
     ede:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
     ee0:	07ea      	lsls	r2, r5, #31
     ee2:	d535      	bpl.n	f50 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     ee4:	7ee2      	ldrb	r2, [r4, #27]
     ee6:	07d2      	lsls	r2, r2, #31
     ee8:	d532      	bpl.n	f50 <ADC_Handler+0x7c>
     eea:	7ea2      	ldrb	r2, [r4, #26]
     eec:	07d2      	lsls	r2, r2, #31
     eee:	d52f      	bpl.n	f50 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     ef0:	2201      	movs	r2, #1
     ef2:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     ef4:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     ef6:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
     ef8:	b25b      	sxtb	r3, r3
     efa:	2b00      	cmp	r3, #0
     efc:	dbfb      	blt.n	ef6 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
     efe:	6961      	ldr	r1, [r4, #20]
     f00:	1c8b      	adds	r3, r1, #2
     f02:	6163      	str	r3, [r4, #20]
     f04:	8b53      	ldrh	r3, [r2, #26]
     f06:	b29b      	uxth	r3, r3
     f08:	800b      	strh	r3, [r1, #0]

			if (--module->remaining_conversions > 0) {
     f0a:	8b23      	ldrh	r3, [r4, #24]
     f0c:	3b01      	subs	r3, #1
     f0e:	b29b      	uxth	r3, r3
     f10:	8323      	strh	r3, [r4, #24]
     f12:	2b00      	cmp	r3, #0
     f14:	d011      	beq.n	f3a <ADC_Handler+0x66>
				if (module->software_trigger == true) {
     f16:	7f63      	ldrb	r3, [r4, #29]
     f18:	2b00      	cmp	r3, #0
     f1a:	d019      	beq.n	f50 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     f1c:	6822      	ldr	r2, [r4, #0]
     f1e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     f20:	b25b      	sxtb	r3, r3
     f22:	2b00      	cmp	r3, #0
     f24:	dbfb      	blt.n	f1e <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     f26:	7b11      	ldrb	r1, [r2, #12]
     f28:	2302      	movs	r3, #2
     f2a:	430b      	orrs	r3, r1
     f2c:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     f2e:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     f30:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     f32:	b25b      	sxtb	r3, r3
     f34:	2b00      	cmp	r3, #0
     f36:	dbfb      	blt.n	f30 <ADC_Handler+0x5c>
     f38:	e00a      	b.n	f50 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
     f3a:	7f23      	ldrb	r3, [r4, #28]
     f3c:	2b05      	cmp	r3, #5
     f3e:	d107      	bne.n	f50 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
     f40:	2300      	movs	r3, #0
     f42:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     f44:	3301      	adds	r3, #1
     f46:	6822      	ldr	r2, [r4, #0]
     f48:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     f4a:	0020      	movs	r0, r4
     f4c:	68a3      	ldr	r3, [r4, #8]
     f4e:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     f50:	076b      	lsls	r3, r5, #29
     f52:	d50b      	bpl.n	f6c <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     f54:	2304      	movs	r3, #4
     f56:	6822      	ldr	r2, [r4, #0]
     f58:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     f5a:	7ee3      	ldrb	r3, [r4, #27]
     f5c:	079b      	lsls	r3, r3, #30
     f5e:	d505      	bpl.n	f6c <ADC_Handler+0x98>
     f60:	7ea3      	ldrb	r3, [r4, #26]
     f62:	079b      	lsls	r3, r3, #30
     f64:	d502      	bpl.n	f6c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     f66:	0020      	movs	r0, r4
     f68:	68e3      	ldr	r3, [r4, #12]
     f6a:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     f6c:	07ab      	lsls	r3, r5, #30
     f6e:	d50b      	bpl.n	f88 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     f70:	2302      	movs	r3, #2
     f72:	6822      	ldr	r2, [r4, #0]
     f74:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     f76:	7ee3      	ldrb	r3, [r4, #27]
     f78:	075b      	lsls	r3, r3, #29
     f7a:	d505      	bpl.n	f88 <ADC_Handler+0xb4>
     f7c:	7ea3      	ldrb	r3, [r4, #26]
     f7e:	075b      	lsls	r3, r3, #29
     f80:	d502      	bpl.n	f88 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
     f82:	6923      	ldr	r3, [r4, #16]
     f84:	0020      	movs	r0, r4
     f86:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
     f88:	bd70      	pop	{r4, r5, r6, pc}
     f8a:	46c0      	nop			; (mov r8, r8)
     f8c:	200001d4 	.word	0x200001d4

00000f90 <dac_is_syncing>:
		struct dac_module *const dev_inst)
{
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
     f90:	6803      	ldr	r3, [r0, #0]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
     f92:	79d8      	ldrb	r0, [r3, #7]
     f94:	09c0      	lsrs	r0, r0, #7
#endif
		return true;
	}

	return false;
}
     f96:	4770      	bx	lr

00000f98 <dac_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
     f98:	2300      	movs	r3, #0
     f9a:	7003      	strb	r3, [r0, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
     f9c:	2201      	movs	r2, #1
     f9e:	7042      	strb	r2, [r0, #1]
	config->left_adjust    = false;
     fa0:	7083      	strb	r3, [r0, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
     fa2:	7103      	strb	r3, [r0, #4]
#endif
	config->voltage_pump_disable = false;
     fa4:	7143      	strb	r3, [r0, #5]
	config->clock_source   = GCLK_GENERATOR_0;
     fa6:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
     fa8:	7183      	strb	r3, [r0, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
     faa:	4770      	bx	lr

00000fac <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
     fac:	b5f0      	push	{r4, r5, r6, r7, lr}
     fae:	4647      	mov	r7, r8
     fb0:	b480      	push	{r7}
     fb2:	b084      	sub	sp, #16
     fb4:	0005      	movs	r5, r0
     fb6:	0014      	movs	r4, r2
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
     fb8:	6001      	str	r1, [r0, #0]
     fba:	4a2c      	ldr	r2, [pc, #176]	; (106c <dac_init+0xc0>)
     fbc:	6a13      	ldr	r3, [r2, #32]
     fbe:	2080      	movs	r0, #128	; 0x80
     fc0:	02c0      	lsls	r0, r0, #11
     fc2:	4303      	orrs	r3, r0
     fc4:	6213      	str	r3, [r2, #32]
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     fc6:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     fc8:	201c      	movs	r0, #28
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     fca:	079b      	lsls	r3, r3, #30
     fcc:	d44a      	bmi.n	1064 <dac_init+0xb8>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     fce:	780b      	ldrb	r3, [r1, #0]
		return STATUS_BUSY;
     fd0:	3817      	subs	r0, #23
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     fd2:	07db      	lsls	r3, r3, #31
     fd4:	d446      	bmi.n	1064 <dac_init+0xb8>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     fd6:	a903      	add	r1, sp, #12
     fd8:	78e3      	ldrb	r3, [r4, #3]
     fda:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
     fdc:	301c      	adds	r0, #28
     fde:	4b24      	ldr	r3, [pc, #144]	; (1070 <dac_init+0xc4>)
     fe0:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
     fe2:	2021      	movs	r0, #33	; 0x21
     fe4:	4b23      	ldr	r3, [pc, #140]	; (1074 <dac_init+0xc8>)
     fe6:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     fe8:	2600      	movs	r6, #0
     fea:	ab02      	add	r3, sp, #8
     fec:	705e      	strb	r6, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     fee:	70de      	strb	r6, [r3, #3]
	/* MUX the DAC VOUT pin */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	/* Set up the DAC VOUT pin */
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
     ff0:	2301      	movs	r3, #1
     ff2:	aa02      	add	r2, sp, #8
     ff4:	7013      	strb	r3, [r2, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     ff6:	7096      	strb	r6, [r2, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
     ff8:	0011      	movs	r1, r2
     ffa:	2002      	movs	r0, #2
     ffc:	4b1e      	ldr	r3, [pc, #120]	; (1078 <dac_init+0xcc>)
     ffe:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(config);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    1000:	682f      	ldr	r7, [r5, #0]

	/* Set selected DAC output to be enabled when enabling the module */
	module_inst->output = config->output;
    1002:	7863      	ldrb	r3, [r4, #1]
    1004:	712b      	strb	r3, [r5, #4]
	module_inst->start_on_event = false;
    1006:	71ae      	strb	r6, [r5, #6]

	uint32_t new_ctrla = 0;
	uint32_t new_ctrlb = 0;

	/* Enable DAC in standby sleep mode if configured */
	if (config->run_in_standby) {
    1008:	79a3      	ldrb	r3, [r4, #6]
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
    100a:	1e5a      	subs	r2, r3, #1
    100c:	4193      	sbcs	r3, r2
    100e:	009b      	lsls	r3, r3, #2
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
    1010:	7821      	ldrb	r1, [r4, #0]

	/* Left adjust data if configured */
	if (config->left_adjust) {
    1012:	78a2      	ldrb	r2, [r4, #2]
	if (config->run_in_standby) {
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
    1014:	4688      	mov	r8, r1

	/* Left adjust data if configured */
	if (config->left_adjust) {
    1016:	2a00      	cmp	r2, #0
    1018:	d002      	beq.n	1020 <dac_init+0x74>
		new_ctrlb |= DAC_CTRLB_LEFTADJ;
    101a:	2204      	movs	r2, #4
    101c:	4311      	orrs	r1, r2
    101e:	4688      	mov	r8, r1
	}

#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	/* Bypass DATABUF write protection if configured */
	if (config->databuf_protection_bypass) {
    1020:	7922      	ldrb	r2, [r4, #4]
    1022:	2a00      	cmp	r2, #0
    1024:	d003      	beq.n	102e <dac_init+0x82>
		new_ctrlb |= DAC_CTRLB_BDWP;
    1026:	2210      	movs	r2, #16
    1028:	4641      	mov	r1, r8
    102a:	4311      	orrs	r1, r2
    102c:	4688      	mov	r8, r1
	}
#endif

	/* Voltage pump disable if configured */
	if (config->voltage_pump_disable) {
    102e:	7962      	ldrb	r2, [r4, #5]
    1030:	2a00      	cmp	r2, #0
    1032:	d003      	beq.n	103c <dac_init+0x90>
		new_ctrlb |= DAC_CTRLB_VPD;
    1034:	2208      	movs	r2, #8
    1036:	4641      	mov	r1, r8
    1038:	4311      	orrs	r1, r2
    103a:	4688      	mov	r8, r1
	}

	/* Apply the new configuration to the hardware module */
	dac_module->CTRLA.reg = new_ctrla;
    103c:	b2db      	uxtb	r3, r3
    103e:	703b      	strb	r3, [r7, #0]

	while (dac_is_syncing(module_inst)) {
    1040:	4e0e      	ldr	r6, [pc, #56]	; (107c <dac_init+0xd0>)
    1042:	0028      	movs	r0, r5
    1044:	47b0      	blx	r6
    1046:	2800      	cmp	r0, #0
    1048:	d1fb      	bne.n	1042 <dac_init+0x96>
		/* Wait until the synchronization is complete */
	}

	dac_module->CTRLB.reg = new_ctrlb;
    104a:	4643      	mov	r3, r8
    104c:	466a      	mov	r2, sp
    104e:	71d3      	strb	r3, [r2, #7]
    1050:	79d3      	ldrb	r3, [r2, #7]
    1052:	707b      	strb	r3, [r7, #1]

	/* Write configuration to module */
	_dac_set_config(module_inst, config);

	/* Store reference selection for later use */
	module_inst->reference = config->reference;
    1054:	7823      	ldrb	r3, [r4, #0]
    1056:	716b      	strb	r3, [r5, #5]

#if DAC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    1058:	2300      	movs	r3, #0
    105a:	616b      	str	r3, [r5, #20]
    105c:	61ab      	str	r3, [r5, #24]
    105e:	61eb      	str	r3, [r5, #28]
	};

	_dac_instances[0] = module_inst;
    1060:	4b07      	ldr	r3, [pc, #28]	; (1080 <dac_init+0xd4>)
    1062:	601d      	str	r5, [r3, #0]
#endif

	return STATUS_OK;
}
    1064:	b004      	add	sp, #16
    1066:	bc04      	pop	{r2}
    1068:	4690      	mov	r8, r2
    106a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    106c:	40000400 	.word	0x40000400
    1070:	000029cd 	.word	0x000029cd
    1074:	00002941 	.word	0x00002941
    1078:	00002ac5 	.word	0x00002ac5
    107c:	00000f91 	.word	0x00000f91
    1080:	200001d8 	.word	0x200001d8

00001084 <dac_enable>:
 * \param[in] module_inst  Pointer to the DAC software instance struct
 *
 */
void dac_enable(
		struct dac_module *const module_inst)
{
    1084:	b570      	push	{r4, r5, r6, lr}
    1086:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    1088:	6806      	ldr	r6, [r0, #0]

	/* Enable selected output */
	dac_module->CTRLB.reg |= module_inst->output;
    108a:	7872      	ldrb	r2, [r6, #1]
    108c:	7903      	ldrb	r3, [r0, #4]
    108e:	4313      	orrs	r3, r2
    1090:	7073      	strb	r3, [r6, #1]

	while (dac_is_syncing(module_inst)) {
    1092:	4d09      	ldr	r5, [pc, #36]	; (10b8 <dac_enable+0x34>)
    1094:	0020      	movs	r0, r4
    1096:	47a8      	blx	r5
    1098:	2800      	cmp	r0, #0
    109a:	d1fb      	bne.n	1094 <dac_enable+0x10>
		/* Wait until the synchronization is complete */
	}

	/* Enable the module */
	dac_module->CTRLA.reg |= DAC_CTRLA_ENABLE;
    109c:	7832      	ldrb	r2, [r6, #0]
    109e:	2302      	movs	r3, #2
    10a0:	4313      	orrs	r3, r2
    10a2:	7033      	strb	r3, [r6, #0]

	/* Enable internal bandgap reference if selected in the configuration */
	if (module_inst->reference == DAC_REFERENCE_INT1V) {
    10a4:	7963      	ldrb	r3, [r4, #5]
    10a6:	2b00      	cmp	r3, #0
    10a8:	d104      	bne.n	10b4 <dac_enable+0x30>
    10aa:	4a04      	ldr	r2, [pc, #16]	; (10bc <dac_enable+0x38>)
    10ac:	6c11      	ldr	r1, [r2, #64]	; 0x40
    10ae:	3304      	adds	r3, #4
    10b0:	430b      	orrs	r3, r1
    10b2:	6413      	str	r3, [r2, #64]	; 0x40
#else
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#endif
}
    10b4:	bd70      	pop	{r4, r5, r6, pc}
    10b6:	46c0      	nop			; (mov r8, r8)
    10b8:	00000f91 	.word	0x00000f91
    10bc:	40000800 	.word	0x40000800

000010c0 <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
    10c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    10c2:	0004      	movs	r4, r0
    10c4:	0017      	movs	r7, r2
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
    10c6:	6806      	ldr	r6, [r0, #0]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
    10c8:	4d06      	ldr	r5, [pc, #24]	; (10e4 <dac_chan_write+0x24>)
    10ca:	0020      	movs	r0, r4
    10cc:	47a8      	blx	r5
    10ce:	2800      	cmp	r0, #0
    10d0:	d1fb      	bne.n	10ca <dac_chan_write+0xa>
	};

	if (module_inst->start_on_event) {
    10d2:	79a3      	ldrb	r3, [r4, #6]
    10d4:	2b00      	cmp	r3, #0
    10d6:	d001      	beq.n	10dc <dac_chan_write+0x1c>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
    10d8:	81b7      	strh	r7, [r6, #12]
    10da:	e000      	b.n	10de <dac_chan_write+0x1e>
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
    10dc:	8137      	strh	r7, [r6, #8]
	}

	return STATUS_OK;
}
    10de:	2000      	movs	r0, #0
    10e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    10e2:	46c0      	nop			; (mov r8, r8)
    10e4:	00000f91 	.word	0x00000f91

000010e8 <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
    10e8:	b570      	push	{r4, r5, r6, lr}
 *
 * \param[in] instance  DAC instance number
 */
static void _dac_interrupt_handler(const uint8_t instance)
{
	struct dac_module *module = _dac_instances[instance];
    10ea:	4b26      	ldr	r3, [pc, #152]	; (1184 <DAC_Handler+0x9c>)
    10ec:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
    10ee:	6825      	ldr	r5, [r4, #0]

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
    10f0:	79ab      	ldrb	r3, [r5, #6]
    10f2:	07db      	lsls	r3, r3, #31
    10f4:	d50a      	bpl.n	110c <DAC_Handler+0x24>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
    10f6:	2301      	movs	r3, #1
    10f8:	71ab      	strb	r3, [r5, #6]

		if ((module->callback) &&
    10fa:	0023      	movs	r3, r4
    10fc:	3314      	adds	r3, #20
    10fe:	d005      	beq.n	110c <DAC_Handler+0x24>
    1100:	7c63      	ldrb	r3, [r4, #17]
    1102:	2b00      	cmp	r3, #0
    1104:	d002      	beq.n	110c <DAC_Handler+0x24>
			 (module->callback_enable[DAC_CALLBACK_DATA_UNDERRUN])){
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
    1106:	2000      	movs	r0, #0
    1108:	69a3      	ldr	r3, [r4, #24]
    110a:	4798      	blx	r3
		}
	}

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
    110c:	79ab      	ldrb	r3, [r5, #6]
    110e:	079b      	lsls	r3, r3, #30
    1110:	d537      	bpl.n	1182 <DAC_Handler+0x9a>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    1112:	2302      	movs	r3, #2
    1114:	71ab      	strb	r3, [r5, #6]

		/* If in a write buffer job */
		if (module->remaining_conversions) {
    1116:	89a3      	ldrh	r3, [r4, #12]
    1118:	b29b      	uxth	r3, r3
    111a:	2b00      	cmp	r3, #0
    111c:	d028      	beq.n	1170 <DAC_Handler+0x88>

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
				module->job_buffer[module->transferred_conversions++];
    111e:	89e3      	ldrh	r3, [r4, #14]
    1120:	b29b      	uxth	r3, r3
    1122:	1c5a      	adds	r2, r3, #1
    1124:	b292      	uxth	r2, r2
    1126:	81e2      	strh	r2, [r4, #14]
    1128:	005b      	lsls	r3, r3, #1
    112a:	68a2      	ldr	r2, [r4, #8]
    112c:	4694      	mov	ip, r2
    112e:	4463      	add	r3, ip
    1130:	881b      	ldrh	r3, [r3, #0]
    1132:	b29b      	uxth	r3, r3

		/* If in a write buffer job */
		if (module->remaining_conversions) {

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
    1134:	81ab      	strh	r3, [r5, #12]
				module->job_buffer[module->transferred_conversions++];

			/* Write buffer size decrement */
			module->remaining_conversions --;
    1136:	89a3      	ldrh	r3, [r4, #12]
    1138:	3b01      	subs	r3, #1
    113a:	b29b      	uxth	r3, r3
    113c:	81a3      	strh	r3, [r4, #12]

			/* If in a write buffer job and all the data are converted */
			if (module->remaining_conversions == 0) {
    113e:	89a3      	ldrh	r3, [r4, #12]
    1140:	b29b      	uxth	r3, r3
    1142:	2b00      	cmp	r3, #0
    1144:	d114      	bne.n	1170 <DAC_Handler+0x88>
				module->job_status = STATUS_OK;
    1146:	2200      	movs	r2, #0
    1148:	3320      	adds	r3, #32
    114a:	54e2      	strb	r2, [r4, r3]

				/* Disable interrupt */
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
    114c:	3b1e      	subs	r3, #30
    114e:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    1150:	71ab      	strb	r3, [r5, #6]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1152:	2180      	movs	r1, #128	; 0x80
    1154:	0489      	lsls	r1, r1, #18
    1156:	337e      	adds	r3, #126	; 0x7e
    1158:	4a0b      	ldr	r2, [pc, #44]	; (1188 <DAC_Handler+0xa0>)
    115a:	50d1      	str	r1, [r2, r3]
				system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_DAC);

				if ((module->callback) &&
    115c:	0023      	movs	r3, r4
    115e:	3314      	adds	r3, #20
    1160:	d00f      	beq.n	1182 <DAC_Handler+0x9a>
    1162:	7ca3      	ldrb	r3, [r4, #18]
    1164:	2b00      	cmp	r3, #0
    1166:	d006      	beq.n	1176 <DAC_Handler+0x8e>
					 (module->callback_enable[DAC_CALLBACK_TRANSFER_COMPLETE])) {
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
    1168:	2000      	movs	r0, #0
    116a:	69e3      	ldr	r3, [r4, #28]
    116c:	4798      	blx	r3
    116e:	e002      	b.n	1176 <DAC_Handler+0x8e>
				}
			}
		}

		if ((module->callback) &&
    1170:	0023      	movs	r3, r4
    1172:	3314      	adds	r3, #20
    1174:	d005      	beq.n	1182 <DAC_Handler+0x9a>
    1176:	7c23      	ldrb	r3, [r4, #16]
    1178:	2b00      	cmp	r3, #0
    117a:	d002      	beq.n	1182 <DAC_Handler+0x9a>
			 (module->callback_enable[DAC_CALLBACK_DATA_EMPTY])) {
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
    117c:	6963      	ldr	r3, [r4, #20]
    117e:	2000      	movs	r0, #0
    1180:	4798      	blx	r3

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
	_dac_interrupt_handler(0);
}
    1182:	bd70      	pop	{r4, r5, r6, pc}
    1184:	200001d8 	.word	0x200001d8
    1188:	e000e100 	.word	0xe000e100

0000118c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    118c:	b500      	push	{lr}
    118e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1190:	ab01      	add	r3, sp, #4
    1192:	2280      	movs	r2, #128	; 0x80
    1194:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1196:	780a      	ldrb	r2, [r1, #0]
    1198:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    119a:	784a      	ldrb	r2, [r1, #1]
    119c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    119e:	788a      	ldrb	r2, [r1, #2]
    11a0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    11a2:	0019      	movs	r1, r3
    11a4:	4b01      	ldr	r3, [pc, #4]	; (11ac <port_pin_set_config+0x20>)
    11a6:	4798      	blx	r3
}
    11a8:	b003      	add	sp, #12
    11aa:	bd00      	pop	{pc}
    11ac:	00002ac5 	.word	0x00002ac5

000011b0 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    11b0:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    11b2:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    11b4:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    11b6:	421a      	tst	r2, r3
    11b8:	d1fc      	bne.n	11b4 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    11ba:	4770      	bx	lr

000011bc <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    11bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    11be:	465f      	mov	r7, fp
    11c0:	4656      	mov	r6, sl
    11c2:	464d      	mov	r5, r9
    11c4:	4644      	mov	r4, r8
    11c6:	b4f0      	push	{r4, r5, r6, r7}
    11c8:	b08b      	sub	sp, #44	; 0x2c
    11ca:	0007      	movs	r7, r0
    11cc:	000d      	movs	r5, r1
    11ce:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    11d0:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    11d2:	0008      	movs	r0, r1
    11d4:	4b99      	ldr	r3, [pc, #612]	; (143c <i2c_master_init+0x280>)
    11d6:	4798      	blx	r3
    11d8:	4999      	ldr	r1, [pc, #612]	; (1440 <i2c_master_init+0x284>)
    11da:	6a0a      	ldr	r2, [r1, #32]
    11dc:	1c84      	adds	r4, r0, #2
    11de:	2301      	movs	r3, #1
    11e0:	40a3      	lsls	r3, r4
    11e2:	4313      	orrs	r3, r2
    11e4:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    11e6:	a909      	add	r1, sp, #36	; 0x24
    11e8:	7b33      	ldrb	r3, [r6, #12]
    11ea:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    11ec:	3014      	adds	r0, #20
    11ee:	b2c4      	uxtb	r4, r0
    11f0:	0020      	movs	r0, r4
    11f2:	4b94      	ldr	r3, [pc, #592]	; (1444 <i2c_master_init+0x288>)
    11f4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    11f6:	0020      	movs	r0, r4
    11f8:	4b93      	ldr	r3, [pc, #588]	; (1448 <i2c_master_init+0x28c>)
    11fa:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    11fc:	7b30      	ldrb	r0, [r6, #12]
    11fe:	2100      	movs	r1, #0
    1200:	4b92      	ldr	r3, [pc, #584]	; (144c <i2c_master_init+0x290>)
    1202:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    1204:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
    1206:	201c      	movs	r0, #28
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
	system_gclk_chan_enable(gclk_index);
	sercom_set_gclk_generator(config->generator_source, false);

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    1208:	079b      	lsls	r3, r3, #30
    120a:	d500      	bpl.n	120e <i2c_master_init+0x52>
    120c:	e10f      	b.n	142e <i2c_master_init+0x272>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    120e:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
    1210:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    1212:	07db      	lsls	r3, r3, #31
    1214:	d500      	bpl.n	1218 <i2c_master_init+0x5c>
    1216:	e10a      	b.n	142e <i2c_master_init+0x272>
		return STATUS_BUSY;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1218:	6838      	ldr	r0, [r7, #0]
    121a:	4b88      	ldr	r3, [pc, #544]	; (143c <i2c_master_init+0x280>)
    121c:	4699      	mov	r9, r3
    121e:	4798      	blx	r3
    1220:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    1222:	498b      	ldr	r1, [pc, #556]	; (1450 <i2c_master_init+0x294>)
    1224:	4b8b      	ldr	r3, [pc, #556]	; (1454 <i2c_master_init+0x298>)
    1226:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1228:	00a4      	lsls	r4, r4, #2
    122a:	4b8b      	ldr	r3, [pc, #556]	; (1458 <i2c_master_init+0x29c>)
    122c:	50e7      	str	r7, [r4, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    122e:	2300      	movs	r3, #0
    1230:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
    1232:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
    1234:	2400      	movs	r4, #0
    1236:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
    1238:	83bb      	strh	r3, [r7, #28]

	module->status = STATUS_OK;
    123a:	2225      	movs	r2, #37	; 0x25
    123c:	54bc      	strb	r4, [r7, r2]
	module->buffer = NULL;
    123e:	623b      	str	r3, [r7, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    1240:	3314      	adds	r3, #20
    1242:	602b      	str	r3, [r5, #0]
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1244:	683b      	ldr	r3, [r7, #0]
    1246:	4698      	mov	r8, r3
	Sercom *const sercom_hw = module->hw;

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    1248:	0018      	movs	r0, r3
    124a:	47c8      	blx	r9
    124c:	4681      	mov	r9, r0
    124e:	2380      	movs	r3, #128	; 0x80
    1250:	aa08      	add	r2, sp, #32
    1252:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1254:	7054      	strb	r4, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1256:	2301      	movs	r3, #1
    1258:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    125a:	70d4      	strb	r4, [r2, #3]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	uint32_t pad0 = config->pinmux_pad0;
    125c:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
    125e:	6a35      	ldr	r5, [r6, #32]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    1260:	2800      	cmp	r0, #0
    1262:	d103      	bne.n	126c <i2c_master_init+0xb0>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    1264:	2100      	movs	r1, #0
    1266:	4640      	mov	r0, r8
    1268:	4b7c      	ldr	r3, [pc, #496]	; (145c <i2c_master_init+0x2a0>)
    126a:	4798      	blx	r3
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    126c:	ab08      	add	r3, sp, #32
    126e:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1270:	2302      	movs	r3, #2
    1272:	aa08      	add	r2, sp, #32
    1274:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    1276:	0c00      	lsrs	r0, r0, #16
    1278:	b2c0      	uxtb	r0, r0
    127a:	0011      	movs	r1, r2
    127c:	4b78      	ldr	r3, [pc, #480]	; (1460 <i2c_master_init+0x2a4>)
    127e:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    1280:	2d00      	cmp	r5, #0
    1282:	d104      	bne.n	128e <i2c_master_init+0xd2>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    1284:	2101      	movs	r1, #1
    1286:	4640      	mov	r0, r8
    1288:	4b74      	ldr	r3, [pc, #464]	; (145c <i2c_master_init+0x2a0>)
    128a:	4798      	blx	r3
    128c:	0005      	movs	r5, r0
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    128e:	ab08      	add	r3, sp, #32
    1290:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1292:	2302      	movs	r3, #2
    1294:	aa08      	add	r2, sp, #32
    1296:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    1298:	0c28      	lsrs	r0, r5, #16
    129a:	b2c0      	uxtb	r0, r0
    129c:	0011      	movs	r1, r2
    129e:	4b70      	ldr	r3, [pc, #448]	; (1460 <i2c_master_init+0x2a4>)
    12a0:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    12a2:	8ab3      	ldrh	r3, [r6, #20]
    12a4:	80fb      	strh	r3, [r7, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    12a6:	8af3      	ldrh	r3, [r6, #22]
    12a8:	813b      	strh	r3, [r7, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    12aa:	7e32      	ldrb	r2, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    12ac:	2380      	movs	r3, #128	; 0x80

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    12ae:	2a00      	cmp	r2, #0
    12b0:	d104      	bne.n	12bc <i2c_master_init+0x100>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    12b2:	4b6c      	ldr	r3, [pc, #432]	; (1464 <i2c_master_init+0x2a8>)
    12b4:	789b      	ldrb	r3, [r3, #2]
    12b6:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    12b8:	0fdb      	lsrs	r3, r3, #31
    12ba:	01db      	lsls	r3, r3, #7
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
		tmp_ctrla |= config->start_hold_time;
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    12bc:	68b1      	ldr	r1, [r6, #8]
    12be:	6932      	ldr	r2, [r6, #16]
    12c0:	430a      	orrs	r2, r1
    12c2:	4313      	orrs	r3, r2

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    12c4:	2224      	movs	r2, #36	; 0x24
    12c6:	5cb2      	ldrb	r2, [r6, r2]
    12c8:	2a00      	cmp	r2, #0
    12ca:	d002      	beq.n	12d2 <i2c_master_init+0x116>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    12cc:	2280      	movs	r2, #128	; 0x80
    12ce:	05d2      	lsls	r2, r2, #23
    12d0:	4313      	orrs	r3, r2
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
		tmp_ctrla |= config->inactive_timeout;
    12d2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    12d4:	4313      	orrs	r3, r2
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    12d6:	222c      	movs	r2, #44	; 0x2c
    12d8:	5cb2      	ldrb	r2, [r6, r2]
    12da:	2a00      	cmp	r2, #0
    12dc:	d103      	bne.n	12e6 <i2c_master_init+0x12a>
    12de:	2280      	movs	r2, #128	; 0x80
    12e0:	0492      	lsls	r2, r2, #18
    12e2:	4291      	cmp	r1, r2
    12e4:	d102      	bne.n	12ec <i2c_master_init+0x130>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    12e6:	2280      	movs	r2, #128	; 0x80
    12e8:	0512      	lsls	r2, r2, #20
    12ea:	4313      	orrs	r3, r2
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    12ec:	222d      	movs	r2, #45	; 0x2d
    12ee:	5cb2      	ldrb	r2, [r6, r2]
    12f0:	2a00      	cmp	r2, #0
    12f2:	d002      	beq.n	12fa <i2c_master_init+0x13e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    12f4:	2280      	movs	r2, #128	; 0x80
    12f6:	0412      	lsls	r2, r2, #16
    12f8:	4313      	orrs	r3, r2
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    12fa:	222e      	movs	r2, #46	; 0x2e
    12fc:	5cb2      	ldrb	r2, [r6, r2]
    12fe:	2a00      	cmp	r2, #0
    1300:	d002      	beq.n	1308 <i2c_master_init+0x14c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    1302:	2280      	movs	r2, #128	; 0x80
    1304:	03d2      	lsls	r2, r2, #15
    1306:	4313      	orrs	r3, r2
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    1308:	4642      	mov	r2, r8
    130a:	6812      	ldr	r2, [r2, #0]
    130c:	4313      	orrs	r3, r2
    130e:	4642      	mov	r2, r8
    1310:	6013      	str	r3, [r2, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    1312:	2380      	movs	r3, #128	; 0x80
    1314:	005b      	lsls	r3, r3, #1
    1316:	6053      	str	r3, [r2, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    1318:	4648      	mov	r0, r9
    131a:	3014      	adds	r0, #20
    131c:	b2c0      	uxtb	r0, r0
    131e:	4b52      	ldr	r3, [pc, #328]	; (1468 <i2c_master_init+0x2ac>)
    1320:	4798      	blx	r3
    1322:	0005      	movs	r5, r0
    1324:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    1326:	27fa      	movs	r7, #250	; 0xfa
    1328:	00bf      	lsls	r7, r7, #2
    132a:	6833      	ldr	r3, [r6, #0]
    132c:	435f      	muls	r7, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    132e:	6873      	ldr	r3, [r6, #4]
    1330:	469a      	mov	sl, r3
	uint32_t trise       = config->sda_scl_rise_time_ns;
	
	tmp_baud = (int32_t)(div_ceil(
    1332:	4c4e      	ldr	r4, [pc, #312]	; (146c <i2c_master_init+0x2b0>)
    1334:	47a0      	blx	r4
    1336:	9002      	str	r0, [sp, #8]
    1338:	9103      	str	r1, [sp, #12]
    133a:	0078      	lsls	r0, r7, #1
    133c:	47a0      	blx	r4
    133e:	9000      	str	r0, [sp, #0]
    1340:	9101      	str	r1, [sp, #4]
    1342:	8e30      	ldrh	r0, [r6, #48]	; 0x30
    1344:	4368      	muls	r0, r5
    1346:	47a0      	blx	r4
    1348:	4b49      	ldr	r3, [pc, #292]	; (1470 <i2c_master_init+0x2b4>)
    134a:	469b      	mov	fp, r3
    134c:	4a49      	ldr	r2, [pc, #292]	; (1474 <i2c_master_init+0x2b8>)
    134e:	4b4a      	ldr	r3, [pc, #296]	; (1478 <i2c_master_init+0x2bc>)
    1350:	47d8      	blx	fp
    1352:	4d4a      	ldr	r5, [pc, #296]	; (147c <i2c_master_init+0x2c0>)
    1354:	2200      	movs	r2, #0
    1356:	4b4a      	ldr	r3, [pc, #296]	; (1480 <i2c_master_init+0x2c4>)
    1358:	47a8      	blx	r5
    135a:	9004      	str	r0, [sp, #16]
    135c:	9105      	str	r1, [sp, #20]
    135e:	0038      	movs	r0, r7
    1360:	47a0      	blx	r4
    1362:	0002      	movs	r2, r0
    1364:	000b      	movs	r3, r1
    1366:	9804      	ldr	r0, [sp, #16]
    1368:	9905      	ldr	r1, [sp, #20]
    136a:	47d8      	blx	fp
    136c:	0002      	movs	r2, r0
    136e:	000b      	movs	r3, r1
    1370:	4c44      	ldr	r4, [pc, #272]	; (1484 <i2c_master_init+0x2c8>)
    1372:	9802      	ldr	r0, [sp, #8]
    1374:	9903      	ldr	r1, [sp, #12]
    1376:	47a0      	blx	r4
    1378:	9a00      	ldr	r2, [sp, #0]
    137a:	9b01      	ldr	r3, [sp, #4]
    137c:	47a8      	blx	r5
    137e:	2200      	movs	r2, #0
    1380:	4b41      	ldr	r3, [pc, #260]	; (1488 <i2c_master_init+0x2cc>)
    1382:	47a0      	blx	r4
    1384:	9a00      	ldr	r2, [sp, #0]
    1386:	9b01      	ldr	r3, [sp, #4]
    1388:	4c40      	ldr	r4, [pc, #256]	; (148c <i2c_master_init+0x2d0>)
    138a:	47a0      	blx	r4
    138c:	4b40      	ldr	r3, [pc, #256]	; (1490 <i2c_master_init+0x2d4>)
    138e:	4798      	blx	r3
    1390:	0004      	movs	r4, r0
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    1392:	68b2      	ldr	r2, [r6, #8]
    1394:	2380      	movs	r3, #128	; 0x80
    1396:	049b      	lsls	r3, r3, #18
    1398:	429a      	cmp	r2, r3
    139a:	d142      	bne.n	1422 <i2c_master_init+0x266>
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
	uint32_t fscl        = 1000 * config->baud_rate;
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    139c:	21fa      	movs	r1, #250	; 0xfa
    139e:	0089      	lsls	r1, r1, #2
    13a0:	4657      	mov	r7, sl
    13a2:	434f      	muls	r7, r1
	tmp_baud = (int32_t)(div_ceil(
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    13a4:	9802      	ldr	r0, [sp, #8]
    13a6:	9903      	ldr	r1, [sp, #12]
    13a8:	0002      	movs	r2, r0
    13aa:	000b      	movs	r3, r1
    13ac:	47a8      	blx	r5
    13ae:	9000      	str	r0, [sp, #0]
    13b0:	9101      	str	r1, [sp, #4]
    13b2:	0038      	movs	r0, r7
    13b4:	4b2d      	ldr	r3, [pc, #180]	; (146c <i2c_master_init+0x2b0>)
    13b6:	4798      	blx	r3
    13b8:	2200      	movs	r2, #0
    13ba:	4b36      	ldr	r3, [pc, #216]	; (1494 <i2c_master_init+0x2d8>)
    13bc:	47d8      	blx	fp
    13be:	0002      	movs	r2, r0
    13c0:	000b      	movs	r3, r1
    13c2:	9800      	ldr	r0, [sp, #0]
    13c4:	9901      	ldr	r1, [sp, #4]
    13c6:	4e31      	ldr	r6, [pc, #196]	; (148c <i2c_master_init+0x2d0>)
    13c8:	47b0      	blx	r6
    13ca:	2200      	movs	r2, #0
    13cc:	4b2e      	ldr	r3, [pc, #184]	; (1488 <i2c_master_init+0x2cc>)
    13ce:	4e2d      	ldr	r6, [pc, #180]	; (1484 <i2c_master_init+0x2c8>)
    13d0:	47b0      	blx	r6
    13d2:	4b2f      	ldr	r3, [pc, #188]	; (1490 <i2c_master_init+0x2d4>)
    13d4:	4798      	blx	r3
    13d6:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
    13d8:	d006      	beq.n	13e8 <i2c_master_init+0x22c>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    13da:	0039      	movs	r1, r7
    13dc:	9807      	ldr	r0, [sp, #28]
    13de:	4b2e      	ldr	r3, [pc, #184]	; (1498 <i2c_master_init+0x2dc>)
    13e0:	4798      	blx	r3
    13e2:	3802      	subs	r0, #2
    13e4:	1b83      	subs	r3, r0, r6
    13e6:	e007      	b.n	13f8 <i2c_master_init+0x23c>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    13e8:	0079      	lsls	r1, r7, #1
    13ea:	1e48      	subs	r0, r1, #1
    13ec:	9b07      	ldr	r3, [sp, #28]
    13ee:	469c      	mov	ip, r3
    13f0:	4460      	add	r0, ip
    13f2:	4b29      	ldr	r3, [pc, #164]	; (1498 <i2c_master_init+0x2dc>)
    13f4:	4798      	blx	r3
    13f6:	1e43      	subs	r3, r0, #1
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    13f8:	2cff      	cmp	r4, #255	; 0xff
    13fa:	d803      	bhi.n	1404 <i2c_master_init+0x248>
    13fc:	2bff      	cmp	r3, #255	; 0xff
    13fe:	d903      	bls.n	1408 <i2c_master_init+0x24c>
    1400:	2040      	movs	r0, #64	; 0x40
    1402:	e014      	b.n	142e <i2c_master_init+0x272>
    1404:	2040      	movs	r0, #64	; 0x40

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    1406:	e012      	b.n	142e <i2c_master_init+0x272>
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    1408:	22ff      	movs	r2, #255	; 0xff
    140a:	4014      	ands	r4, r2
    140c:	0636      	lsls	r6, r6, #24
    140e:	4334      	orrs	r4, r6
    1410:	041b      	lsls	r3, r3, #16
    1412:	22ff      	movs	r2, #255	; 0xff
    1414:	0412      	lsls	r2, r2, #16
    1416:	4013      	ands	r3, r2
    1418:	431c      	orrs	r4, r3
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    141a:	4643      	mov	r3, r8
    141c:	60dc      	str	r4, [r3, #12]
	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;
    141e:	2000      	movs	r0, #0
    1420:	e005      	b.n	142e <i2c_master_init+0x272>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1422:	2040      	movs	r0, #64	; 0x40
    1424:	2cff      	cmp	r4, #255	; 0xff
    1426:	d802      	bhi.n	142e <i2c_master_init+0x272>

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
    1428:	2600      	movs	r6, #0
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
    142a:	2300      	movs	r3, #0
    142c:	e7ec      	b.n	1408 <i2c_master_init+0x24c>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    142e:	b00b      	add	sp, #44	; 0x2c
    1430:	bc3c      	pop	{r2, r3, r4, r5}
    1432:	4690      	mov	r8, r2
    1434:	4699      	mov	r9, r3
    1436:	46a2      	mov	sl, r4
    1438:	46ab      	mov	fp, r5
    143a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    143c:	00001cb9 	.word	0x00001cb9
    1440:	40000400 	.word	0x40000400
    1444:	000029cd 	.word	0x000029cd
    1448:	00002941 	.word	0x00002941
    144c:	00001b65 	.word	0x00001b65
    1450:	000017a1 	.word	0x000017a1
    1454:	00002345 	.word	0x00002345
    1458:	200001dc 	.word	0x200001dc
    145c:	00001bb1 	.word	0x00001bb1
    1460:	00002ac5 	.word	0x00002ac5
    1464:	41002000 	.word	0x41002000
    1468:	000029e9 	.word	0x000029e9
    146c:	000049bd 	.word	0x000049bd
    1470:	00003db5 	.word	0x00003db5
    1474:	e826d695 	.word	0xe826d695
    1478:	3e112e0b 	.word	0x3e112e0b
    147c:	00003131 	.word	0x00003131
    1480:	40240000 	.word	0x40240000
    1484:	000042a9 	.word	0x000042a9
    1488:	3ff00000 	.word	0x3ff00000
    148c:	00003789 	.word	0x00003789
    1490:	00004951 	.word	0x00004951
    1494:	40080000 	.word	0x40080000
    1498:	00002ded 	.word	0x00002ded

0000149c <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    149c:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    149e:	7e1a      	ldrb	r2, [r3, #24]
    14a0:	0792      	lsls	r2, r2, #30
    14a2:	d507      	bpl.n	14b4 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    14a4:	2202      	movs	r2, #2
    14a6:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    14a8:	8b5b      	ldrh	r3, [r3, #26]
    14aa:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    14ac:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    14ae:	17db      	asrs	r3, r3, #31
    14b0:	4018      	ands	r0, r3
    14b2:	e00a      	b.n	14ca <_i2c_master_address_response+0x2e>
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    14b4:	8b5a      	ldrh	r2, [r3, #26]
    14b6:	0752      	lsls	r2, r2, #29
    14b8:	d506      	bpl.n	14c8 <_i2c_master_address_response+0x2c>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    14ba:	685a      	ldr	r2, [r3, #4]
    14bc:	21c0      	movs	r1, #192	; 0xc0
    14be:	0289      	lsls	r1, r1, #10
    14c0:	430a      	orrs	r2, r1
    14c2:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    14c4:	2018      	movs	r0, #24
    14c6:	e000      	b.n	14ca <_i2c_master_address_response+0x2e>
	}

	return STATUS_OK;
    14c8:	2000      	movs	r0, #0
}
    14ca:	4770      	bx	lr

000014cc <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    14cc:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    14ce:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    14d0:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    14d2:	2401      	movs	r4, #1
    14d4:	2502      	movs	r5, #2
    14d6:	e004      	b.n	14e2 <_i2c_master_wait_for_bus+0x16>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    14d8:	3301      	adds	r3, #1
    14da:	b29b      	uxth	r3, r3
    14dc:	8901      	ldrh	r1, [r0, #8]
    14de:	4299      	cmp	r1, r3
    14e0:	d907      	bls.n	14f2 <_i2c_master_wait_for_bus+0x26>

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    14e2:	7e11      	ldrb	r1, [r2, #24]
    14e4:	4221      	tst	r1, r4
    14e6:	d106      	bne.n	14f6 <_i2c_master_wait_for_bus+0x2a>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    14e8:	7e11      	ldrb	r1, [r2, #24]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    14ea:	4229      	tst	r1, r5
    14ec:	d0f4      	beq.n	14d8 <_i2c_master_wait_for_bus+0xc>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
    14ee:	2000      	movs	r0, #0
    14f0:	e002      	b.n	14f8 <_i2c_master_wait_for_bus+0x2c>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
    14f2:	2012      	movs	r0, #18
    14f4:	e000      	b.n	14f8 <_i2c_master_wait_for_bus+0x2c>
		}
	}
	return STATUS_OK;
    14f6:	2000      	movs	r0, #0
}
    14f8:	bd30      	pop	{r4, r5, pc}
    14fa:	46c0      	nop			; (mov r8, r8)

000014fc <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    14fc:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    14fe:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1500:	6863      	ldr	r3, [r4, #4]
    1502:	2280      	movs	r2, #128	; 0x80
    1504:	02d2      	lsls	r2, r2, #11
    1506:	4313      	orrs	r3, r2
    1508:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    150a:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    150c:	4b02      	ldr	r3, [pc, #8]	; (1518 <_i2c_master_send_hs_master_code+0x1c>)
    150e:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1510:	2301      	movs	r3, #1
    1512:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    1514:	bd10      	pop	{r4, pc}
    1516:	46c0      	nop			; (mov r8, r8)
    1518:	000014cd 	.word	0x000014cd

0000151c <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    151c:	b5f0      	push	{r4, r5, r6, r7, lr}
    151e:	465f      	mov	r7, fp
    1520:	4656      	mov	r6, sl
    1522:	464d      	mov	r5, r9
    1524:	4644      	mov	r4, r8
    1526:	b4f0      	push	{r4, r5, r6, r7}
    1528:	b083      	sub	sp, #12
    152a:	0006      	movs	r6, r0
    152c:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    152e:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1530:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1532:	682b      	ldr	r3, [r5, #0]
    1534:	011b      	lsls	r3, r3, #4
    1536:	0fdb      	lsrs	r3, r3, #31
    1538:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    153a:	7a4b      	ldrb	r3, [r1, #9]
    153c:	2b00      	cmp	r3, #0
    153e:	d002      	beq.n	1546 <_i2c_master_read_packet+0x2a>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1540:	7a89      	ldrb	r1, [r1, #10]
    1542:	4b56      	ldr	r3, [pc, #344]	; (169c <_i2c_master_read_packet+0x180>)
    1544:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1546:	686a      	ldr	r2, [r5, #4]
    1548:	4b55      	ldr	r3, [pc, #340]	; (16a0 <_i2c_master_read_packet+0x184>)
    154a:	4013      	ands	r3, r2
    154c:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    154e:	464b      	mov	r3, r9
    1550:	7a1b      	ldrb	r3, [r3, #8]
    1552:	2b00      	cmp	r3, #0
    1554:	d028      	beq.n	15a8 <_i2c_master_read_packet+0x8c>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1556:	464b      	mov	r3, r9
    1558:	881b      	ldrh	r3, [r3, #0]
    155a:	005a      	lsls	r2, r3, #1
    155c:	464b      	mov	r3, r9
    155e:	7a5b      	ldrb	r3, [r3, #9]
    1560:	039b      	lsls	r3, r3, #14
    1562:	4313      	orrs	r3, r2
    1564:	2280      	movs	r2, #128	; 0x80
    1566:	0212      	lsls	r2, r2, #8
    1568:	4313      	orrs	r3, r2
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    156a:	626b      	str	r3, [r5, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    156c:	0030      	movs	r0, r6
    156e:	4b4d      	ldr	r3, [pc, #308]	; (16a4 <_i2c_master_read_packet+0x188>)
    1570:	4798      	blx	r3

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1572:	6869      	ldr	r1, [r5, #4]
    1574:	4b4a      	ldr	r3, [pc, #296]	; (16a0 <_i2c_master_read_packet+0x184>)
    1576:	400b      	ands	r3, r1
    1578:	606b      	str	r3, [r5, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    157a:	2800      	cmp	r0, #0
    157c:	d000      	beq.n	1580 <_i2c_master_read_packet+0x64>
    157e:	e086      	b.n	168e <_i2c_master_read_packet+0x172>
			tmp_status = _i2c_master_address_response(module);
    1580:	0030      	movs	r0, r6
    1582:	4b49      	ldr	r3, [pc, #292]	; (16a8 <_i2c_master_read_packet+0x18c>)
    1584:	4798      	blx	r3
		}

		if (tmp_status == STATUS_OK) {
    1586:	2800      	cmp	r0, #0
    1588:	d000      	beq.n	158c <_i2c_master_read_packet+0x70>
    158a:	e080      	b.n	168e <_i2c_master_read_packet+0x172>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    158c:	464b      	mov	r3, r9
    158e:	881b      	ldrh	r3, [r3, #0]
    1590:	0a1b      	lsrs	r3, r3, #8
    1592:	2278      	movs	r2, #120	; 0x78
    1594:	4313      	orrs	r3, r2
    1596:	0059      	lsls	r1, r3, #1
    1598:	464b      	mov	r3, r9
    159a:	7a5b      	ldrb	r3, [r3, #9]
    159c:	039b      	lsls	r3, r3, #14
    159e:	3a77      	subs	r2, #119	; 0x77
    15a0:	4313      	orrs	r3, r2
    15a2:	430b      	orrs	r3, r1
    15a4:	626b      	str	r3, [r5, #36]	; 0x24
    15a6:	e009      	b.n	15bc <_i2c_master_read_packet+0xa0>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    15a8:	464b      	mov	r3, r9
    15aa:	881b      	ldrh	r3, [r3, #0]
    15ac:	005a      	lsls	r2, r3, #1
    15ae:	464b      	mov	r3, r9
    15b0:	7a5b      	ldrb	r3, [r3, #9]
    15b2:	039b      	lsls	r3, r3, #14
    15b4:	4313      	orrs	r3, r2
    15b6:	2201      	movs	r2, #1
    15b8:	4313      	orrs	r3, r2
    15ba:	626b      	str	r3, [r5, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    15bc:	0030      	movs	r0, r6
    15be:	4b39      	ldr	r3, [pc, #228]	; (16a4 <_i2c_master_read_packet+0x188>)
    15c0:	4798      	blx	r3
    15c2:	0002      	movs	r2, r0

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    15c4:	4653      	mov	r3, sl
    15c6:	2b00      	cmp	r3, #0
    15c8:	d009      	beq.n	15de <_i2c_master_read_packet+0xc2>
    15ca:	464b      	mov	r3, r9
    15cc:	885b      	ldrh	r3, [r3, #2]
    15ce:	2b01      	cmp	r3, #1
    15d0:	d105      	bne.n	15de <_i2c_master_read_packet+0xc2>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    15d2:	686b      	ldr	r3, [r5, #4]
    15d4:	2180      	movs	r1, #128	; 0x80
    15d6:	02c9      	lsls	r1, r1, #11
    15d8:	430b      	orrs	r3, r1
    15da:	606b      	str	r3, [r5, #4]
    15dc:	e003      	b.n	15e6 <_i2c_master_read_packet+0xca>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    15de:	6869      	ldr	r1, [r5, #4]
    15e0:	4b2f      	ldr	r3, [pc, #188]	; (16a0 <_i2c_master_read_packet+0x184>)
    15e2:	400b      	ands	r3, r1
    15e4:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    15e6:	2a00      	cmp	r2, #0
    15e8:	d151      	bne.n	168e <_i2c_master_read_packet+0x172>
		tmp_status = _i2c_master_address_response(module);
    15ea:	0030      	movs	r0, r6
    15ec:	4b2e      	ldr	r3, [pc, #184]	; (16a8 <_i2c_master_read_packet+0x18c>)
    15ee:	4798      	blx	r3
    15f0:	9001      	str	r0, [sp, #4]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    15f2:	2800      	cmp	r0, #0
    15f4:	d14b      	bne.n	168e <_i2c_master_read_packet+0x172>
    15f6:	3c01      	subs	r4, #1
    15f8:	b2a4      	uxth	r4, r4
    15fa:	4680      	mov	r8, r0
		/* Read data buffer. */
		while (tmp_data_length--) {
    15fc:	4b2b      	ldr	r3, [pc, #172]	; (16ac <_i2c_master_read_packet+0x190>)
    15fe:	469b      	mov	fp, r3
    1600:	e029      	b.n	1656 <_i2c_master_read_packet+0x13a>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1602:	8b6b      	ldrh	r3, [r5, #26]
    1604:	069b      	lsls	r3, r3, #26
    1606:	d541      	bpl.n	168c <_i2c_master_read_packet+0x170>
				return STATUS_ERR_PACKET_COLLISION;
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    1608:	7af3      	ldrb	r3, [r6, #11]
    160a:	2b00      	cmp	r3, #0
    160c:	d00f      	beq.n	162e <_i2c_master_read_packet+0x112>
    160e:	4653      	mov	r3, sl
    1610:	2b00      	cmp	r3, #0
    1612:	d102      	bne.n	161a <_i2c_master_read_packet+0xfe>
    1614:	2c00      	cmp	r4, #0
    1616:	d002      	beq.n	161e <_i2c_master_read_packet+0x102>
    1618:	e009      	b.n	162e <_i2c_master_read_packet+0x112>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    161a:	2c01      	cmp	r4, #1
    161c:	d107      	bne.n	162e <_i2c_master_read_packet+0x112>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    161e:	686b      	ldr	r3, [r5, #4]
    1620:	2280      	movs	r2, #128	; 0x80
    1622:	02d2      	lsls	r2, r2, #11
    1624:	4313      	orrs	r3, r2
    1626:	606b      	str	r3, [r5, #4]
    1628:	3c01      	subs	r4, #1
    162a:	b2a4      	uxth	r4, r4
    162c:	e013      	b.n	1656 <_i2c_master_read_packet+0x13a>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    162e:	0030      	movs	r0, r6
    1630:	4b1f      	ldr	r3, [pc, #124]	; (16b0 <_i2c_master_read_packet+0x194>)
    1632:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    1634:	4643      	mov	r3, r8
    1636:	1c5f      	adds	r7, r3, #1
    1638:	b2bf      	uxth	r7, r7
    163a:	2328      	movs	r3, #40	; 0x28
    163c:	5ceb      	ldrb	r3, [r5, r3]
    163e:	464a      	mov	r2, r9
    1640:	6852      	ldr	r2, [r2, #4]
    1642:	4641      	mov	r1, r8
    1644:	5453      	strb	r3, [r2, r1]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    1646:	0030      	movs	r0, r6
    1648:	4b16      	ldr	r3, [pc, #88]	; (16a4 <_i2c_master_read_packet+0x188>)
    164a:	4798      	blx	r3
    164c:	3c01      	subs	r4, #1
    164e:	b2a4      	uxth	r4, r4
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    1650:	2800      	cmp	r0, #0
    1652:	d103      	bne.n	165c <_i2c_master_read_packet+0x140>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
				packet->data[counter++] = i2c_module->DATA.reg;
    1654:	46b8      	mov	r8, r7
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
    1656:	455c      	cmp	r4, fp
    1658:	d1d3      	bne.n	1602 <_i2c_master_read_packet+0xe6>
    165a:	e001      	b.n	1660 <_i2c_master_read_packet+0x144>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
				packet->data[counter++] = i2c_module->DATA.reg;
    165c:	46b8      	mov	r8, r7
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    165e:	9001      	str	r0, [sp, #4]
			if (tmp_status != STATUS_OK) {
				break;
			}
		}

		if (module->send_stop) {
    1660:	7ab3      	ldrb	r3, [r6, #10]
    1662:	2b00      	cmp	r3, #0
    1664:	d007      	beq.n	1676 <_i2c_master_read_packet+0x15a>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    1666:	0030      	movs	r0, r6
    1668:	4b11      	ldr	r3, [pc, #68]	; (16b0 <_i2c_master_read_packet+0x194>)
    166a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    166c:	686b      	ldr	r3, [r5, #4]
    166e:	22c0      	movs	r2, #192	; 0xc0
    1670:	0292      	lsls	r2, r2, #10
    1672:	4313      	orrs	r3, r2
    1674:	606b      	str	r3, [r5, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    1676:	0030      	movs	r0, r6
    1678:	4b0d      	ldr	r3, [pc, #52]	; (16b0 <_i2c_master_read_packet+0x194>)
    167a:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    167c:	2328      	movs	r3, #40	; 0x28
    167e:	5cea      	ldrb	r2, [r5, r3]
    1680:	464b      	mov	r3, r9
    1682:	685b      	ldr	r3, [r3, #4]
    1684:	4641      	mov	r1, r8
    1686:	545a      	strb	r2, [r3, r1]
    1688:	9801      	ldr	r0, [sp, #4]
    168a:	e000      	b.n	168e <_i2c_master_read_packet+0x172>
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
				return STATUS_ERR_PACKET_COLLISION;
    168c:	2041      	movs	r0, #65	; 0x41
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
    168e:	b003      	add	sp, #12
    1690:	bc3c      	pop	{r2, r3, r4, r5}
    1692:	4690      	mov	r8, r2
    1694:	4699      	mov	r9, r3
    1696:	46a2      	mov	sl, r4
    1698:	46ab      	mov	fp, r5
    169a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    169c:	000014fd 	.word	0x000014fd
    16a0:	fffbffff 	.word	0xfffbffff
    16a4:	000014cd 	.word	0x000014cd
    16a8:	0000149d 	.word	0x0000149d
    16ac:	0000ffff 	.word	0x0000ffff
    16b0:	000011b1 	.word	0x000011b1

000016b4 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    16b4:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    16b6:	8b83      	ldrh	r3, [r0, #28]
    16b8:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    16ba:	2205      	movs	r2, #5
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    16bc:	2b00      	cmp	r3, #0
    16be:	d105      	bne.n	16cc <i2c_master_read_packet_wait+0x18>
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    16c0:	3301      	adds	r3, #1
    16c2:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    16c4:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_read_packet(module, packet);
    16c6:	4b02      	ldr	r3, [pc, #8]	; (16d0 <i2c_master_read_packet_wait+0x1c>)
    16c8:	4798      	blx	r3
    16ca:	0002      	movs	r2, r0
}
    16cc:	0010      	movs	r0, r2
    16ce:	bd10      	pop	{r4, pc}
    16d0:	0000151d 	.word	0x0000151d

000016d4 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    16d4:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    16d6:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    16d8:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    16da:	421a      	tst	r2, r3
    16dc:	d1fc      	bne.n	16d8 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    16de:	4770      	bx	lr

000016e0 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    16e0:	b570      	push	{r4, r5, r6, lr}
    16e2:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    16e4:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    16e6:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    16e8:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
    16ea:	8b85      	ldrh	r5, [r0, #28]
    16ec:	1b5d      	subs	r5, r3, r5
    16ee:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    16f0:	8b83      	ldrh	r3, [r0, #28]
    16f2:	3b01      	subs	r3, #1
    16f4:	b29b      	uxth	r3, r3
    16f6:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    16f8:	0113      	lsls	r3, r2, #4
    16fa:	d50c      	bpl.n	1716 <_i2c_master_read+0x36>
		if (module->send_nack && module->buffer_remaining == 1) {
    16fc:	7ac3      	ldrb	r3, [r0, #11]
    16fe:	2b00      	cmp	r3, #0
    1700:	d015      	beq.n	172e <_i2c_master_read+0x4e>
    1702:	8b83      	ldrh	r3, [r0, #28]
    1704:	b29b      	uxth	r3, r3
    1706:	2b01      	cmp	r3, #1
    1708:	d111      	bne.n	172e <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    170a:	6873      	ldr	r3, [r6, #4]
    170c:	2280      	movs	r2, #128	; 0x80
    170e:	02d2      	lsls	r2, r2, #11
    1710:	4313      	orrs	r3, r2
    1712:	6073      	str	r3, [r6, #4]
    1714:	e00b      	b.n	172e <_i2c_master_read+0x4e>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
    1716:	7ac3      	ldrb	r3, [r0, #11]
    1718:	2b00      	cmp	r3, #0
    171a:	d008      	beq.n	172e <_i2c_master_read+0x4e>
    171c:	8b83      	ldrh	r3, [r0, #28]
    171e:	b29b      	uxth	r3, r3
    1720:	2b00      	cmp	r3, #0
    1722:	d104      	bne.n	172e <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1724:	6873      	ldr	r3, [r6, #4]
    1726:	2280      	movs	r2, #128	; 0x80
    1728:	02d2      	lsls	r2, r2, #11
    172a:	4313      	orrs	r3, r2
    172c:	6073      	str	r3, [r6, #4]
		}
	}

	if (module->buffer_remaining == 0) {
    172e:	8ba3      	ldrh	r3, [r4, #28]
    1730:	b29b      	uxth	r3, r3
    1732:	2b00      	cmp	r3, #0
    1734:	d10a      	bne.n	174c <_i2c_master_read+0x6c>
		if (module->send_stop) {
    1736:	7aa3      	ldrb	r3, [r4, #10]
    1738:	2b00      	cmp	r3, #0
    173a:	d007      	beq.n	174c <_i2c_master_read+0x6c>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    173c:	0020      	movs	r0, r4
    173e:	4b08      	ldr	r3, [pc, #32]	; (1760 <_i2c_master_read+0x80>)
    1740:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1742:	6873      	ldr	r3, [r6, #4]
    1744:	22c0      	movs	r2, #192	; 0xc0
    1746:	0292      	lsls	r2, r2, #10
    1748:	4313      	orrs	r3, r2
    174a:	6073      	str	r3, [r6, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    174c:	0020      	movs	r0, r4
    174e:	4b04      	ldr	r3, [pc, #16]	; (1760 <_i2c_master_read+0x80>)
    1750:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1752:	6a23      	ldr	r3, [r4, #32]
    1754:	195d      	adds	r5, r3, r5
    1756:	2328      	movs	r3, #40	; 0x28
    1758:	5cf3      	ldrb	r3, [r6, r3]
    175a:	b2db      	uxtb	r3, r3
    175c:	702b      	strb	r3, [r5, #0]
}
    175e:	bd70      	pop	{r4, r5, r6, pc}
    1760:	000016d5 	.word	0x000016d5

00001764 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    1764:	b570      	push	{r4, r5, r6, lr}
    1766:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1768:	6806      	ldr	r6, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    176a:	8b73      	ldrh	r3, [r6, #26]
    176c:	075b      	lsls	r3, r3, #29
    176e:	d503      	bpl.n	1778 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    1770:	221e      	movs	r2, #30
    1772:	2325      	movs	r3, #37	; 0x25
    1774:	54c2      	strb	r2, [r0, r3]
		/* Do not write more data */
		return;
    1776:	e00f      	b.n	1798 <_i2c_master_write+0x34>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
    1778:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
    177a:	8b85      	ldrh	r5, [r0, #28]
    177c:	1b5d      	subs	r5, r3, r5
    177e:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1780:	8b83      	ldrh	r3, [r0, #28]
    1782:	3b01      	subs	r3, #1
    1784:	b29b      	uxth	r3, r3
    1786:	8383      	strh	r3, [r0, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
    1788:	4b04      	ldr	r3, [pc, #16]	; (179c <_i2c_master_write+0x38>)
    178a:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    178c:	6a23      	ldr	r3, [r4, #32]
    178e:	195d      	adds	r5, r3, r5
    1790:	782b      	ldrb	r3, [r5, #0]
    1792:	b2db      	uxtb	r3, r3
    1794:	2228      	movs	r2, #40	; 0x28
    1796:	54b3      	strb	r3, [r6, r2]
}
    1798:	bd70      	pop	{r4, r5, r6, pc}
    179a:	46c0      	nop			; (mov r8, r8)
    179c:	000016d5 	.word	0x000016d5

000017a0 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    17a0:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    17a2:	0080      	lsls	r0, r0, #2
    17a4:	4b6f      	ldr	r3, [pc, #444]	; (1964 <_i2c_master_interrupt_handler+0x1c4>)
    17a6:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    17a8:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    17aa:	682b      	ldr	r3, [r5, #0]
    17ac:	011b      	lsls	r3, r3, #4
    17ae:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    17b0:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    17b2:	7e26      	ldrb	r6, [r4, #24]
    17b4:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    17b6:	8b63      	ldrh	r3, [r4, #26]
    17b8:	b29b      	uxth	r3, r3
    17ba:	2b00      	cmp	r3, #0
    17bc:	d135      	bne.n	182a <_i2c_master_interrupt_handler+0x8a>
    17be:	8ba3      	ldrh	r3, [r4, #28]
    17c0:	b29b      	uxth	r3, r3
    17c2:	2b00      	cmp	r3, #0
    17c4:	d031      	beq.n	182a <_i2c_master_interrupt_handler+0x8a>
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    17c6:	7e2b      	ldrb	r3, [r5, #24]
    17c8:	07db      	lsls	r3, r3, #31
    17ca:	d51b      	bpl.n	1804 <_i2c_master_interrupt_handler+0x64>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    17cc:	2301      	movs	r3, #1
    17ce:	762b      	strb	r3, [r5, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    17d0:	8b6b      	ldrh	r3, [r5, #26]
    17d2:	079b      	lsls	r3, r3, #30
    17d4:	d503      	bpl.n	17de <_i2c_master_interrupt_handler+0x3e>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
    17d6:	2241      	movs	r2, #65	; 0x41
    17d8:	2325      	movs	r3, #37	; 0x25
    17da:	54e2      	strb	r2, [r4, r3]
    17dc:	e012      	b.n	1804 <_i2c_master_interrupt_handler+0x64>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    17de:	8b6b      	ldrh	r3, [r5, #26]
    17e0:	075b      	lsls	r3, r3, #29
    17e2:	d50f      	bpl.n	1804 <_i2c_master_interrupt_handler+0x64>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    17e4:	2218      	movs	r2, #24
    17e6:	2325      	movs	r3, #37	; 0x25
    17e8:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    17ea:	2300      	movs	r3, #0
    17ec:	83a3      	strh	r3, [r4, #28]

			if (module->send_stop) {
    17ee:	7aa3      	ldrb	r3, [r4, #10]
    17f0:	2b00      	cmp	r3, #0
    17f2:	d007      	beq.n	1804 <_i2c_master_interrupt_handler+0x64>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
    17f4:	0020      	movs	r0, r4
    17f6:	4b5c      	ldr	r3, [pc, #368]	; (1968 <_i2c_master_interrupt_handler+0x1c8>)
    17f8:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    17fa:	686b      	ldr	r3, [r5, #4]
    17fc:	22c0      	movs	r2, #192	; 0xc0
    17fe:	0292      	lsls	r2, r2, #10
    1800:	4313      	orrs	r3, r2
    1802:	606b      	str	r3, [r5, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
    1804:	8ba3      	ldrh	r3, [r4, #28]
    1806:	b29b      	uxth	r3, r3
    1808:	8363      	strh	r3, [r4, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
    180a:	2325      	movs	r3, #37	; 0x25
    180c:	5ce3      	ldrb	r3, [r4, r3]
    180e:	2b05      	cmp	r3, #5
    1810:	d156      	bne.n	18c0 <_i2c_master_interrupt_handler+0x120>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1812:	331f      	adds	r3, #31
    1814:	5ce3      	ldrb	r3, [r4, r3]
    1816:	2b00      	cmp	r3, #0
    1818:	d103      	bne.n	1822 <_i2c_master_interrupt_handler+0x82>
			_i2c_master_write(module);
    181a:	0020      	movs	r0, r4
    181c:	4b53      	ldr	r3, [pc, #332]	; (196c <_i2c_master_interrupt_handler+0x1cc>)
    181e:	4798      	blx	r3
    1820:	e04e      	b.n	18c0 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
    1822:	0020      	movs	r0, r4
    1824:	4b52      	ldr	r3, [pc, #328]	; (1970 <_i2c_master_interrupt_handler+0x1d0>)
    1826:	4798      	blx	r3
    1828:	e04a      	b.n	18c0 <_i2c_master_interrupt_handler+0x120>
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    182a:	8b63      	ldrh	r3, [r4, #26]
    182c:	b29b      	uxth	r3, r3
    182e:	2b00      	cmp	r3, #0
    1830:	d026      	beq.n	1880 <_i2c_master_interrupt_handler+0xe0>
    1832:	8ba3      	ldrh	r3, [r4, #28]
    1834:	b29b      	uxth	r3, r3
    1836:	2b00      	cmp	r3, #0
    1838:	d122      	bne.n	1880 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
    183a:	3325      	adds	r3, #37	; 0x25
    183c:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    183e:	2b05      	cmp	r3, #5
    1840:	d11e      	bne.n	1880 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1842:	331f      	adds	r3, #31
    1844:	5ce3      	ldrb	r3, [r4, r3]
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
    1846:	2b00      	cmp	r3, #0
    1848:	d11a      	bne.n	1880 <_i2c_master_interrupt_handler+0xe0>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    184a:	3303      	adds	r3, #3
    184c:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    184e:	2300      	movs	r3, #0
    1850:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1852:	3325      	adds	r3, #37	; 0x25
    1854:	2200      	movs	r2, #0
    1856:	54e2      	strb	r2, [r4, r3]

		if (module->send_stop) {
    1858:	7aa3      	ldrb	r3, [r4, #10]
    185a:	2b00      	cmp	r3, #0
    185c:	d008      	beq.n	1870 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    185e:	0020      	movs	r0, r4
    1860:	4b41      	ldr	r3, [pc, #260]	; (1968 <_i2c_master_interrupt_handler+0x1c8>)
    1862:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1864:	686b      	ldr	r3, [r5, #4]
    1866:	22c0      	movs	r2, #192	; 0xc0
    1868:	0292      	lsls	r2, r2, #10
    186a:	4313      	orrs	r3, r2
    186c:	606b      	str	r3, [r5, #4]
    186e:	e001      	b.n	1874 <_i2c_master_interrupt_handler+0xd4>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1870:	2301      	movs	r3, #1
    1872:	762b      	strb	r3, [r5, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1874:	07f3      	lsls	r3, r6, #31
    1876:	d523      	bpl.n	18c0 <_i2c_master_interrupt_handler+0x120>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1878:	68e3      	ldr	r3, [r4, #12]
    187a:	0020      	movs	r0, r4
    187c:	4798      	blx	r3
    187e:	e01f      	b.n	18c0 <_i2c_master_interrupt_handler+0x120>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1880:	8b63      	ldrh	r3, [r4, #26]
    1882:	b29b      	uxth	r3, r3
    1884:	2b00      	cmp	r3, #0
    1886:	d01b      	beq.n	18c0 <_i2c_master_interrupt_handler+0x120>
    1888:	8ba3      	ldrh	r3, [r4, #28]
    188a:	b29b      	uxth	r3, r3
    188c:	2b00      	cmp	r3, #0
    188e:	d017      	beq.n	18c0 <_i2c_master_interrupt_handler+0x120>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1890:	8b6b      	ldrh	r3, [r5, #26]
    1892:	069b      	lsls	r3, r3, #26
    1894:	d409      	bmi.n	18aa <_i2c_master_interrupt_handler+0x10a>
    1896:	2a00      	cmp	r2, #0
    1898:	d003      	beq.n	18a2 <_i2c_master_interrupt_handler+0x102>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    189a:	8ba3      	ldrh	r3, [r4, #28]
    189c:	b29b      	uxth	r3, r3
    189e:	2b01      	cmp	r3, #1
    18a0:	d003      	beq.n	18aa <_i2c_master_interrupt_handler+0x10a>
			module->status = STATUS_ERR_PACKET_COLLISION;
    18a2:	2241      	movs	r2, #65	; 0x41
    18a4:	2325      	movs	r3, #37	; 0x25
    18a6:	54e2      	strb	r2, [r4, r3]
    18a8:	e00a      	b.n	18c0 <_i2c_master_interrupt_handler+0x120>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    18aa:	2324      	movs	r3, #36	; 0x24
    18ac:	5ce3      	ldrb	r3, [r4, r3]
    18ae:	2b00      	cmp	r3, #0
    18b0:	d103      	bne.n	18ba <_i2c_master_interrupt_handler+0x11a>
			_i2c_master_write(module);
    18b2:	0020      	movs	r0, r4
    18b4:	4b2d      	ldr	r3, [pc, #180]	; (196c <_i2c_master_interrupt_handler+0x1cc>)
    18b6:	4798      	blx	r3
    18b8:	e002      	b.n	18c0 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
    18ba:	0020      	movs	r0, r4
    18bc:	4b2c      	ldr	r3, [pc, #176]	; (1970 <_i2c_master_interrupt_handler+0x1d0>)
    18be:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    18c0:	8b63      	ldrh	r3, [r4, #26]
    18c2:	b29b      	uxth	r3, r3
    18c4:	2b00      	cmp	r3, #0
    18c6:	d02a      	beq.n	191e <_i2c_master_interrupt_handler+0x17e>
    18c8:	8ba3      	ldrh	r3, [r4, #28]
    18ca:	b29b      	uxth	r3, r3
    18cc:	2b00      	cmp	r3, #0
    18ce:	d126      	bne.n	191e <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
    18d0:	3325      	adds	r3, #37	; 0x25
    18d2:	5ce3      	ldrb	r3, [r4, r3]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    18d4:	2b05      	cmp	r3, #5
    18d6:	d122      	bne.n	191e <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    18d8:	331f      	adds	r3, #31
    18da:	5ce3      	ldrb	r3, [r4, r3]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
    18dc:	2b01      	cmp	r3, #1
    18de:	d11e      	bne.n	191e <_i2c_master_interrupt_handler+0x17e>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    18e0:	7e2b      	ldrb	r3, [r5, #24]
    18e2:	079b      	lsls	r3, r3, #30
    18e4:	d501      	bpl.n	18ea <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    18e6:	2302      	movs	r3, #2
    18e8:	762b      	strb	r3, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    18ea:	2303      	movs	r3, #3
    18ec:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    18ee:	2300      	movs	r3, #0
    18f0:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    18f2:	3325      	adds	r3, #37	; 0x25
    18f4:	2200      	movs	r2, #0
    18f6:	54e2      	strb	r2, [r4, r3]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    18f8:	07b3      	lsls	r3, r6, #30
    18fa:	d507      	bpl.n	190c <_i2c_master_interrupt_handler+0x16c>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    18fc:	2324      	movs	r3, #36	; 0x24
    18fe:	5ce3      	ldrb	r3, [r4, r3]
    1900:	2b01      	cmp	r3, #1
    1902:	d103      	bne.n	190c <_i2c_master_interrupt_handler+0x16c>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1904:	6923      	ldr	r3, [r4, #16]
    1906:	0020      	movs	r0, r4
    1908:	4798      	blx	r3
    190a:	e008      	b.n	191e <_i2c_master_interrupt_handler+0x17e>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    190c:	07f3      	lsls	r3, r6, #31
    190e:	d506      	bpl.n	191e <_i2c_master_interrupt_handler+0x17e>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1910:	2324      	movs	r3, #36	; 0x24
    1912:	5ce3      	ldrb	r3, [r4, r3]
    1914:	2b00      	cmp	r3, #0
    1916:	d102      	bne.n	191e <_i2c_master_interrupt_handler+0x17e>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1918:	68e3      	ldr	r3, [r4, #12]
    191a:	0020      	movs	r0, r4
    191c:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    191e:	2325      	movs	r3, #37	; 0x25
    1920:	5ce3      	ldrb	r3, [r4, r3]
    1922:	2b05      	cmp	r3, #5
    1924:	d01c      	beq.n	1960 <_i2c_master_interrupt_handler+0x1c0>
    1926:	2325      	movs	r3, #37	; 0x25
    1928:	5ce3      	ldrb	r3, [r4, r3]
    192a:	2b00      	cmp	r3, #0
    192c:	d018      	beq.n	1960 <_i2c_master_interrupt_handler+0x1c0>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    192e:	2303      	movs	r3, #3
    1930:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1932:	2300      	movs	r3, #0
    1934:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    1936:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1938:	3325      	adds	r3, #37	; 0x25
    193a:	5ce3      	ldrb	r3, [r4, r3]
    193c:	2b41      	cmp	r3, #65	; 0x41
    193e:	d00a      	beq.n	1956 <_i2c_master_interrupt_handler+0x1b6>
    1940:	7aa3      	ldrb	r3, [r4, #10]
    1942:	2b00      	cmp	r3, #0
    1944:	d007      	beq.n	1956 <_i2c_master_interrupt_handler+0x1b6>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
    1946:	0020      	movs	r0, r4
    1948:	4b07      	ldr	r3, [pc, #28]	; (1968 <_i2c_master_interrupt_handler+0x1c8>)
    194a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    194c:	686b      	ldr	r3, [r5, #4]
    194e:	22e0      	movs	r2, #224	; 0xe0
    1950:	02d2      	lsls	r2, r2, #11
    1952:	4313      	orrs	r3, r2
    1954:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1956:	0773      	lsls	r3, r6, #29
    1958:	d502      	bpl.n	1960 <_i2c_master_interrupt_handler+0x1c0>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    195a:	6963      	ldr	r3, [r4, #20]
    195c:	0020      	movs	r0, r4
    195e:	4798      	blx	r3
		}
	}
}
    1960:	bd70      	pop	{r4, r5, r6, pc}
    1962:	46c0      	nop			; (mov r8, r8)
    1964:	200001dc 	.word	0x200001dc
    1968:	000016d5 	.word	0x000016d5
    196c:	00001765 	.word	0x00001765
    1970:	000016e1 	.word	0x000016e1

00001974 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1974:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1976:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1978:	2340      	movs	r3, #64	; 0x40
    197a:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    197c:	4281      	cmp	r1, r0
    197e:	d201      	bcs.n	1984 <_sercom_get_sync_baud_val+0x10>
    1980:	e00a      	b.n	1998 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1982:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1984:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1986:	1c63      	adds	r3, r4, #1
    1988:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    198a:	4288      	cmp	r0, r1
    198c:	d9f9      	bls.n	1982 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    198e:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1990:	2cff      	cmp	r4, #255	; 0xff
    1992:	d801      	bhi.n	1998 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1994:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1996:	2300      	movs	r3, #0
	}
}
    1998:	0018      	movs	r0, r3
    199a:	bd10      	pop	{r4, pc}

0000199c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    199c:	b5f0      	push	{r4, r5, r6, r7, lr}
    199e:	465f      	mov	r7, fp
    19a0:	4656      	mov	r6, sl
    19a2:	464d      	mov	r5, r9
    19a4:	4644      	mov	r4, r8
    19a6:	b4f0      	push	{r4, r5, r6, r7}
    19a8:	b089      	sub	sp, #36	; 0x24
    19aa:	000c      	movs	r4, r1
    19ac:	9205      	str	r2, [sp, #20]
    19ae:	aa12      	add	r2, sp, #72	; 0x48
    19b0:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    19b2:	0002      	movs	r2, r0
    19b4:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    19b6:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    19b8:	42a2      	cmp	r2, r4
    19ba:	d900      	bls.n	19be <_sercom_get_async_baud_val+0x22>
    19bc:	e0c6      	b.n	1b4c <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    19be:	2b00      	cmp	r3, #0
    19c0:	d151      	bne.n	1a66 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    19c2:	0002      	movs	r2, r0
    19c4:	0008      	movs	r0, r1
    19c6:	2100      	movs	r1, #0
    19c8:	4d64      	ldr	r5, [pc, #400]	; (1b5c <_sercom_get_async_baud_val+0x1c0>)
    19ca:	47a8      	blx	r5
    19cc:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    19ce:	0026      	movs	r6, r4
    19d0:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    19d2:	2300      	movs	r3, #0
    19d4:	2400      	movs	r4, #0
    19d6:	9300      	str	r3, [sp, #0]
    19d8:	9401      	str	r4, [sp, #4]
    19da:	2200      	movs	r2, #0
    19dc:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    19de:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    19e0:	2120      	movs	r1, #32
    19e2:	468c      	mov	ip, r1
    19e4:	391f      	subs	r1, #31
    19e6:	9602      	str	r6, [sp, #8]
    19e8:	9703      	str	r7, [sp, #12]
    19ea:	2420      	movs	r4, #32
    19ec:	4264      	negs	r4, r4
    19ee:	1904      	adds	r4, r0, r4
    19f0:	d403      	bmi.n	19fa <_sercom_get_async_baud_val+0x5e>
    19f2:	000d      	movs	r5, r1
    19f4:	40a5      	lsls	r5, r4
    19f6:	46a8      	mov	r8, r5
    19f8:	e004      	b.n	1a04 <_sercom_get_async_baud_val+0x68>
    19fa:	4664      	mov	r4, ip
    19fc:	1a24      	subs	r4, r4, r0
    19fe:	000d      	movs	r5, r1
    1a00:	40e5      	lsrs	r5, r4
    1a02:	46a8      	mov	r8, r5
    1a04:	000c      	movs	r4, r1
    1a06:	4084      	lsls	r4, r0
    1a08:	46a1      	mov	r9, r4

		r = r << 1;
    1a0a:	0014      	movs	r4, r2
    1a0c:	001d      	movs	r5, r3
    1a0e:	18a4      	adds	r4, r4, r2
    1a10:	415d      	adcs	r5, r3
    1a12:	0022      	movs	r2, r4
    1a14:	002b      	movs	r3, r5

		if (n & bit_shift) {
    1a16:	4646      	mov	r6, r8
    1a18:	465f      	mov	r7, fp
    1a1a:	423e      	tst	r6, r7
    1a1c:	d003      	beq.n	1a26 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    1a1e:	000e      	movs	r6, r1
    1a20:	4326      	orrs	r6, r4
    1a22:	0032      	movs	r2, r6
    1a24:	002b      	movs	r3, r5
		}

		if (r >= d) {
    1a26:	9c02      	ldr	r4, [sp, #8]
    1a28:	9d03      	ldr	r5, [sp, #12]
    1a2a:	429d      	cmp	r5, r3
    1a2c:	d80f      	bhi.n	1a4e <_sercom_get_async_baud_val+0xb2>
    1a2e:	d101      	bne.n	1a34 <_sercom_get_async_baud_val+0x98>
    1a30:	4294      	cmp	r4, r2
    1a32:	d80c      	bhi.n	1a4e <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    1a34:	9c02      	ldr	r4, [sp, #8]
    1a36:	9d03      	ldr	r5, [sp, #12]
    1a38:	1b12      	subs	r2, r2, r4
    1a3a:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1a3c:	464d      	mov	r5, r9
    1a3e:	9e00      	ldr	r6, [sp, #0]
    1a40:	9f01      	ldr	r7, [sp, #4]
    1a42:	4335      	orrs	r5, r6
    1a44:	003c      	movs	r4, r7
    1a46:	4646      	mov	r6, r8
    1a48:	4334      	orrs	r4, r6
    1a4a:	9500      	str	r5, [sp, #0]
    1a4c:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1a4e:	3801      	subs	r0, #1
    1a50:	d2cb      	bcs.n	19ea <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    1a52:	2200      	movs	r2, #0
    1a54:	2301      	movs	r3, #1
    1a56:	9800      	ldr	r0, [sp, #0]
    1a58:	9901      	ldr	r1, [sp, #4]
    1a5a:	1a12      	subs	r2, r2, r0
    1a5c:	418b      	sbcs	r3, r1
    1a5e:	0c12      	lsrs	r2, r2, #16
    1a60:	041b      	lsls	r3, r3, #16
    1a62:	431a      	orrs	r2, r3
    1a64:	e06f      	b.n	1b46 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1a66:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1a68:	2b01      	cmp	r3, #1
    1a6a:	d16c      	bne.n	1b46 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1a6c:	0f63      	lsrs	r3, r4, #29
    1a6e:	9304      	str	r3, [sp, #16]
    1a70:	00e3      	lsls	r3, r4, #3
    1a72:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    1a74:	000a      	movs	r2, r1
    1a76:	2300      	movs	r3, #0
    1a78:	2100      	movs	r1, #0
    1a7a:	4c38      	ldr	r4, [pc, #224]	; (1b5c <_sercom_get_async_baud_val+0x1c0>)
    1a7c:	47a0      	blx	r4
    1a7e:	0004      	movs	r4, r0
    1a80:	000d      	movs	r5, r1
    1a82:	2300      	movs	r3, #0
    1a84:	469c      	mov	ip, r3
    1a86:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1a88:	3320      	adds	r3, #32
    1a8a:	469b      	mov	fp, r3
    1a8c:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1a8e:	4663      	mov	r3, ip
    1a90:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1a92:	2300      	movs	r3, #0
    1a94:	9302      	str	r3, [sp, #8]
    1a96:	2200      	movs	r2, #0
    1a98:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1a9a:	213f      	movs	r1, #63	; 0x3f
    1a9c:	9400      	str	r4, [sp, #0]
    1a9e:	9501      	str	r5, [sp, #4]
    1aa0:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    1aa2:	2120      	movs	r1, #32
    1aa4:	4249      	negs	r1, r1
    1aa6:	1879      	adds	r1, r7, r1
    1aa8:	d403      	bmi.n	1ab2 <_sercom_get_async_baud_val+0x116>
    1aaa:	0030      	movs	r0, r6
    1aac:	4088      	lsls	r0, r1
    1aae:	4684      	mov	ip, r0
    1ab0:	e004      	b.n	1abc <_sercom_get_async_baud_val+0x120>
    1ab2:	4659      	mov	r1, fp
    1ab4:	1bc9      	subs	r1, r1, r7
    1ab6:	0030      	movs	r0, r6
    1ab8:	40c8      	lsrs	r0, r1
    1aba:	4684      	mov	ip, r0
    1abc:	0031      	movs	r1, r6
    1abe:	40b9      	lsls	r1, r7
    1ac0:	4689      	mov	r9, r1

		r = r << 1;
    1ac2:	0010      	movs	r0, r2
    1ac4:	0019      	movs	r1, r3
    1ac6:	1880      	adds	r0, r0, r2
    1ac8:	4159      	adcs	r1, r3
    1aca:	0002      	movs	r2, r0
    1acc:	000b      	movs	r3, r1

		if (n & bit_shift) {
    1ace:	4644      	mov	r4, r8
    1ad0:	464d      	mov	r5, r9
    1ad2:	402c      	ands	r4, r5
    1ad4:	46a2      	mov	sl, r4
    1ad6:	4664      	mov	r4, ip
    1ad8:	9d04      	ldr	r5, [sp, #16]
    1ada:	402c      	ands	r4, r5
    1adc:	46a4      	mov	ip, r4
    1ade:	4654      	mov	r4, sl
    1ae0:	4665      	mov	r5, ip
    1ae2:	432c      	orrs	r4, r5
    1ae4:	d003      	beq.n	1aee <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    1ae6:	0034      	movs	r4, r6
    1ae8:	4304      	orrs	r4, r0
    1aea:	0022      	movs	r2, r4
    1aec:	000b      	movs	r3, r1
		}

		if (r >= d) {
    1aee:	9800      	ldr	r0, [sp, #0]
    1af0:	9901      	ldr	r1, [sp, #4]
    1af2:	4299      	cmp	r1, r3
    1af4:	d80a      	bhi.n	1b0c <_sercom_get_async_baud_val+0x170>
    1af6:	d101      	bne.n	1afc <_sercom_get_async_baud_val+0x160>
    1af8:	4290      	cmp	r0, r2
    1afa:	d807      	bhi.n	1b0c <_sercom_get_async_baud_val+0x170>
			r = r - d;
    1afc:	9800      	ldr	r0, [sp, #0]
    1afe:	9901      	ldr	r1, [sp, #4]
    1b00:	1a12      	subs	r2, r2, r0
    1b02:	418b      	sbcs	r3, r1
			q |= bit_shift;
    1b04:	9902      	ldr	r1, [sp, #8]
    1b06:	4648      	mov	r0, r9
    1b08:	4301      	orrs	r1, r0
    1b0a:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1b0c:	3f01      	subs	r7, #1
    1b0e:	d2c8      	bcs.n	1aa2 <_sercom_get_async_baud_val+0x106>
    1b10:	9c00      	ldr	r4, [sp, #0]
    1b12:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1b14:	9902      	ldr	r1, [sp, #8]
    1b16:	9a07      	ldr	r2, [sp, #28]
    1b18:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1b1a:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1b1c:	4910      	ldr	r1, [pc, #64]	; (1b60 <_sercom_get_async_baud_val+0x1c4>)
    1b1e:	428b      	cmp	r3, r1
    1b20:	d90b      	bls.n	1b3a <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1b22:	9b06      	ldr	r3, [sp, #24]
    1b24:	3301      	adds	r3, #1
    1b26:	b2db      	uxtb	r3, r3
    1b28:	0019      	movs	r1, r3
    1b2a:	9306      	str	r3, [sp, #24]
    1b2c:	0013      	movs	r3, r2
    1b2e:	3301      	adds	r3, #1
    1b30:	9307      	str	r3, [sp, #28]
    1b32:	2908      	cmp	r1, #8
    1b34:	d1ad      	bne.n	1a92 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1b36:	2540      	movs	r5, #64	; 0x40
    1b38:	e008      	b.n	1b4c <_sercom_get_async_baud_val+0x1b0>
    1b3a:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1b3c:	9a06      	ldr	r2, [sp, #24]
    1b3e:	2a08      	cmp	r2, #8
    1b40:	d004      	beq.n	1b4c <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1b42:	0352      	lsls	r2, r2, #13
    1b44:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    1b46:	9b05      	ldr	r3, [sp, #20]
    1b48:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    1b4a:	2500      	movs	r5, #0
}
    1b4c:	0028      	movs	r0, r5
    1b4e:	b009      	add	sp, #36	; 0x24
    1b50:	bc3c      	pop	{r2, r3, r4, r5}
    1b52:	4690      	mov	r8, r2
    1b54:	4699      	mov	r9, r3
    1b56:	46a2      	mov	sl, r4
    1b58:	46ab      	mov	fp, r5
    1b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b5c:	000030d9 	.word	0x000030d9
    1b60:	00001fff 	.word	0x00001fff

00001b64 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1b64:	b510      	push	{r4, lr}
    1b66:	b082      	sub	sp, #8
    1b68:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1b6a:	4b0e      	ldr	r3, [pc, #56]	; (1ba4 <sercom_set_gclk_generator+0x40>)
    1b6c:	781b      	ldrb	r3, [r3, #0]
    1b6e:	2b00      	cmp	r3, #0
    1b70:	d001      	beq.n	1b76 <sercom_set_gclk_generator+0x12>
    1b72:	2900      	cmp	r1, #0
    1b74:	d00d      	beq.n	1b92 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1b76:	a901      	add	r1, sp, #4
    1b78:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1b7a:	2013      	movs	r0, #19
    1b7c:	4b0a      	ldr	r3, [pc, #40]	; (1ba8 <sercom_set_gclk_generator+0x44>)
    1b7e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1b80:	2013      	movs	r0, #19
    1b82:	4b0a      	ldr	r3, [pc, #40]	; (1bac <sercom_set_gclk_generator+0x48>)
    1b84:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1b86:	4b07      	ldr	r3, [pc, #28]	; (1ba4 <sercom_set_gclk_generator+0x40>)
    1b88:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1b8a:	2201      	movs	r2, #1
    1b8c:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1b8e:	2000      	movs	r0, #0
    1b90:	e006      	b.n	1ba0 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    1b92:	4b04      	ldr	r3, [pc, #16]	; (1ba4 <sercom_set_gclk_generator+0x40>)
    1b94:	785b      	ldrb	r3, [r3, #1]
    1b96:	4283      	cmp	r3, r0
    1b98:	d001      	beq.n	1b9e <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1b9a:	201d      	movs	r0, #29
    1b9c:	e000      	b.n	1ba0 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1b9e:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1ba0:	b002      	add	sp, #8
    1ba2:	bd10      	pop	{r4, pc}
    1ba4:	20000090 	.word	0x20000090
    1ba8:	000029cd 	.word	0x000029cd
    1bac:	00002941 	.word	0x00002941

00001bb0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1bb0:	4b2e      	ldr	r3, [pc, #184]	; (1c6c <_sercom_get_default_pad+0xbc>)
    1bb2:	4298      	cmp	r0, r3
    1bb4:	d01c      	beq.n	1bf0 <_sercom_get_default_pad+0x40>
    1bb6:	d803      	bhi.n	1bc0 <_sercom_get_default_pad+0x10>
    1bb8:	4b2d      	ldr	r3, [pc, #180]	; (1c70 <_sercom_get_default_pad+0xc0>)
    1bba:	4298      	cmp	r0, r3
    1bbc:	d007      	beq.n	1bce <_sercom_get_default_pad+0x1e>
    1bbe:	e04a      	b.n	1c56 <_sercom_get_default_pad+0xa6>
    1bc0:	4b2c      	ldr	r3, [pc, #176]	; (1c74 <_sercom_get_default_pad+0xc4>)
    1bc2:	4298      	cmp	r0, r3
    1bc4:	d025      	beq.n	1c12 <_sercom_get_default_pad+0x62>
    1bc6:	4b2c      	ldr	r3, [pc, #176]	; (1c78 <_sercom_get_default_pad+0xc8>)
    1bc8:	4298      	cmp	r0, r3
    1bca:	d033      	beq.n	1c34 <_sercom_get_default_pad+0x84>
    1bcc:	e043      	b.n	1c56 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1bce:	2901      	cmp	r1, #1
    1bd0:	d006      	beq.n	1be0 <_sercom_get_default_pad+0x30>
    1bd2:	2900      	cmp	r1, #0
    1bd4:	d041      	beq.n	1c5a <_sercom_get_default_pad+0xaa>
    1bd6:	2902      	cmp	r1, #2
    1bd8:	d006      	beq.n	1be8 <_sercom_get_default_pad+0x38>
    1bda:	2903      	cmp	r1, #3
    1bdc:	d006      	beq.n	1bec <_sercom_get_default_pad+0x3c>
    1bde:	e001      	b.n	1be4 <_sercom_get_default_pad+0x34>
    1be0:	4826      	ldr	r0, [pc, #152]	; (1c7c <_sercom_get_default_pad+0xcc>)
    1be2:	e041      	b.n	1c68 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1be4:	2000      	movs	r0, #0
    1be6:	e03f      	b.n	1c68 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1be8:	4825      	ldr	r0, [pc, #148]	; (1c80 <_sercom_get_default_pad+0xd0>)
    1bea:	e03d      	b.n	1c68 <_sercom_get_default_pad+0xb8>
    1bec:	4825      	ldr	r0, [pc, #148]	; (1c84 <_sercom_get_default_pad+0xd4>)
    1bee:	e03b      	b.n	1c68 <_sercom_get_default_pad+0xb8>
    1bf0:	2901      	cmp	r1, #1
    1bf2:	d006      	beq.n	1c02 <_sercom_get_default_pad+0x52>
    1bf4:	2900      	cmp	r1, #0
    1bf6:	d032      	beq.n	1c5e <_sercom_get_default_pad+0xae>
    1bf8:	2902      	cmp	r1, #2
    1bfa:	d006      	beq.n	1c0a <_sercom_get_default_pad+0x5a>
    1bfc:	2903      	cmp	r1, #3
    1bfe:	d006      	beq.n	1c0e <_sercom_get_default_pad+0x5e>
    1c00:	e001      	b.n	1c06 <_sercom_get_default_pad+0x56>
    1c02:	4821      	ldr	r0, [pc, #132]	; (1c88 <_sercom_get_default_pad+0xd8>)
    1c04:	e030      	b.n	1c68 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1c06:	2000      	movs	r0, #0
    1c08:	e02e      	b.n	1c68 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1c0a:	4820      	ldr	r0, [pc, #128]	; (1c8c <_sercom_get_default_pad+0xdc>)
    1c0c:	e02c      	b.n	1c68 <_sercom_get_default_pad+0xb8>
    1c0e:	4820      	ldr	r0, [pc, #128]	; (1c90 <_sercom_get_default_pad+0xe0>)
    1c10:	e02a      	b.n	1c68 <_sercom_get_default_pad+0xb8>
    1c12:	2901      	cmp	r1, #1
    1c14:	d006      	beq.n	1c24 <_sercom_get_default_pad+0x74>
    1c16:	2900      	cmp	r1, #0
    1c18:	d023      	beq.n	1c62 <_sercom_get_default_pad+0xb2>
    1c1a:	2902      	cmp	r1, #2
    1c1c:	d006      	beq.n	1c2c <_sercom_get_default_pad+0x7c>
    1c1e:	2903      	cmp	r1, #3
    1c20:	d006      	beq.n	1c30 <_sercom_get_default_pad+0x80>
    1c22:	e001      	b.n	1c28 <_sercom_get_default_pad+0x78>
    1c24:	481b      	ldr	r0, [pc, #108]	; (1c94 <_sercom_get_default_pad+0xe4>)
    1c26:	e01f      	b.n	1c68 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1c28:	2000      	movs	r0, #0
    1c2a:	e01d      	b.n	1c68 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1c2c:	481a      	ldr	r0, [pc, #104]	; (1c98 <_sercom_get_default_pad+0xe8>)
    1c2e:	e01b      	b.n	1c68 <_sercom_get_default_pad+0xb8>
    1c30:	481a      	ldr	r0, [pc, #104]	; (1c9c <_sercom_get_default_pad+0xec>)
    1c32:	e019      	b.n	1c68 <_sercom_get_default_pad+0xb8>
    1c34:	2901      	cmp	r1, #1
    1c36:	d006      	beq.n	1c46 <_sercom_get_default_pad+0x96>
    1c38:	2900      	cmp	r1, #0
    1c3a:	d014      	beq.n	1c66 <_sercom_get_default_pad+0xb6>
    1c3c:	2902      	cmp	r1, #2
    1c3e:	d006      	beq.n	1c4e <_sercom_get_default_pad+0x9e>
    1c40:	2903      	cmp	r1, #3
    1c42:	d006      	beq.n	1c52 <_sercom_get_default_pad+0xa2>
    1c44:	e001      	b.n	1c4a <_sercom_get_default_pad+0x9a>
    1c46:	4816      	ldr	r0, [pc, #88]	; (1ca0 <_sercom_get_default_pad+0xf0>)
    1c48:	e00e      	b.n	1c68 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1c4a:	2000      	movs	r0, #0
    1c4c:	e00c      	b.n	1c68 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1c4e:	4815      	ldr	r0, [pc, #84]	; (1ca4 <_sercom_get_default_pad+0xf4>)
    1c50:	e00a      	b.n	1c68 <_sercom_get_default_pad+0xb8>
    1c52:	4815      	ldr	r0, [pc, #84]	; (1ca8 <_sercom_get_default_pad+0xf8>)
    1c54:	e008      	b.n	1c68 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1c56:	2000      	movs	r0, #0
    1c58:	e006      	b.n	1c68 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1c5a:	4814      	ldr	r0, [pc, #80]	; (1cac <_sercom_get_default_pad+0xfc>)
    1c5c:	e004      	b.n	1c68 <_sercom_get_default_pad+0xb8>
    1c5e:	2003      	movs	r0, #3
    1c60:	e002      	b.n	1c68 <_sercom_get_default_pad+0xb8>
    1c62:	4813      	ldr	r0, [pc, #76]	; (1cb0 <_sercom_get_default_pad+0x100>)
    1c64:	e000      	b.n	1c68 <_sercom_get_default_pad+0xb8>
    1c66:	4813      	ldr	r0, [pc, #76]	; (1cb4 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1c68:	4770      	bx	lr
    1c6a:	46c0      	nop			; (mov r8, r8)
    1c6c:	42000c00 	.word	0x42000c00
    1c70:	42000800 	.word	0x42000800
    1c74:	42001000 	.word	0x42001000
    1c78:	42001400 	.word	0x42001400
    1c7c:	00050003 	.word	0x00050003
    1c80:	00060003 	.word	0x00060003
    1c84:	00070003 	.word	0x00070003
    1c88:	00010003 	.word	0x00010003
    1c8c:	001e0003 	.word	0x001e0003
    1c90:	001f0003 	.word	0x001f0003
    1c94:	00090003 	.word	0x00090003
    1c98:	000a0003 	.word	0x000a0003
    1c9c:	000b0003 	.word	0x000b0003
    1ca0:	00110003 	.word	0x00110003
    1ca4:	00120003 	.word	0x00120003
    1ca8:	00130003 	.word	0x00130003
    1cac:	00040003 	.word	0x00040003
    1cb0:	00080003 	.word	0x00080003
    1cb4:	00100003 	.word	0x00100003

00001cb8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1cb8:	b530      	push	{r4, r5, lr}
    1cba:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1cbc:	466a      	mov	r2, sp
    1cbe:	4b0e      	ldr	r3, [pc, #56]	; (1cf8 <_sercom_get_sercom_inst_index+0x40>)
    1cc0:	cb32      	ldmia	r3!, {r1, r4, r5}
    1cc2:	c232      	stmia	r2!, {r1, r4, r5}
    1cc4:	681b      	ldr	r3, [r3, #0]
    1cc6:	6013      	str	r3, [r2, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1cc8:	0003      	movs	r3, r0
    1cca:	9a00      	ldr	r2, [sp, #0]
    1ccc:	4282      	cmp	r2, r0
    1cce:	d00f      	beq.n	1cf0 <_sercom_get_sercom_inst_index+0x38>
    1cd0:	9a01      	ldr	r2, [sp, #4]
    1cd2:	4282      	cmp	r2, r0
    1cd4:	d008      	beq.n	1ce8 <_sercom_get_sercom_inst_index+0x30>
    1cd6:	9a02      	ldr	r2, [sp, #8]
    1cd8:	4282      	cmp	r2, r0
    1cda:	d007      	beq.n	1cec <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1cdc:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1cde:	9a03      	ldr	r2, [sp, #12]
    1ce0:	429a      	cmp	r2, r3
    1ce2:	d107      	bne.n	1cf4 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1ce4:	3003      	adds	r0, #3
    1ce6:	e004      	b.n	1cf2 <_sercom_get_sercom_inst_index+0x3a>
    1ce8:	2001      	movs	r0, #1
    1cea:	e002      	b.n	1cf2 <_sercom_get_sercom_inst_index+0x3a>
    1cec:	2002      	movs	r0, #2
    1cee:	e000      	b.n	1cf2 <_sercom_get_sercom_inst_index+0x3a>
    1cf0:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    1cf2:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    1cf4:	b005      	add	sp, #20
    1cf6:	bd30      	pop	{r4, r5, pc}
    1cf8:	00005bd0 	.word	0x00005bd0

00001cfc <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cfe:	465f      	mov	r7, fp
    1d00:	4656      	mov	r6, sl
    1d02:	464d      	mov	r5, r9
    1d04:	4644      	mov	r4, r8
    1d06:	b4f0      	push	{r4, r5, r6, r7}
    1d08:	b091      	sub	sp, #68	; 0x44
    1d0a:	0005      	movs	r5, r0
    1d0c:	000c      	movs	r4, r1
    1d0e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1d10:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1d12:	0008      	movs	r0, r1
    1d14:	4bb9      	ldr	r3, [pc, #740]	; (1ffc <usart_init+0x300>)
    1d16:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1d18:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1d1a:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1d1c:	07d2      	lsls	r2, r2, #31
    1d1e:	d500      	bpl.n	1d22 <usart_init+0x26>
    1d20:	e164      	b.n	1fec <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1d22:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    1d24:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1d26:	0792      	lsls	r2, r2, #30
    1d28:	d500      	bpl.n	1d2c <usart_init+0x30>
    1d2a:	e15f      	b.n	1fec <usart_init+0x2f0>
    1d2c:	49b4      	ldr	r1, [pc, #720]	; (2000 <STACK_SIZE>)
    1d2e:	6a0a      	ldr	r2, [r1, #32]
    1d30:	1c87      	adds	r7, r0, #2
    1d32:	3b1b      	subs	r3, #27
    1d34:	40bb      	lsls	r3, r7
    1d36:	4313      	orrs	r3, r2
    1d38:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1d3a:	a90f      	add	r1, sp, #60	; 0x3c
    1d3c:	272d      	movs	r7, #45	; 0x2d
    1d3e:	5df3      	ldrb	r3, [r6, r7]
    1d40:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1d42:	3014      	adds	r0, #20
    1d44:	b2c3      	uxtb	r3, r0
    1d46:	9302      	str	r3, [sp, #8]
    1d48:	0018      	movs	r0, r3
    1d4a:	4bae      	ldr	r3, [pc, #696]	; (2004 <STACK_SIZE+0x4>)
    1d4c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1d4e:	9802      	ldr	r0, [sp, #8]
    1d50:	4bad      	ldr	r3, [pc, #692]	; (2008 <STACK_SIZE+0x8>)
    1d52:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1d54:	5df0      	ldrb	r0, [r6, r7]
    1d56:	2100      	movs	r1, #0
    1d58:	4bac      	ldr	r3, [pc, #688]	; (200c <STACK_SIZE+0xc>)
    1d5a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    1d5c:	7af3      	ldrb	r3, [r6, #11]
    1d5e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    1d60:	2324      	movs	r3, #36	; 0x24
    1d62:	5cf3      	ldrb	r3, [r6, r3]
    1d64:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1d66:	2325      	movs	r3, #37	; 0x25
    1d68:	5cf3      	ldrb	r3, [r6, r3]
    1d6a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    1d6c:	7ef3      	ldrb	r3, [r6, #27]
    1d6e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1d70:	7f33      	ldrb	r3, [r6, #28]
    1d72:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d74:	682b      	ldr	r3, [r5, #0]
    1d76:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1d78:	0018      	movs	r0, r3
    1d7a:	4ba0      	ldr	r3, [pc, #640]	; (1ffc <usart_init+0x300>)
    1d7c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1d7e:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    1d80:	2200      	movs	r2, #0
    1d82:	230e      	movs	r3, #14
    1d84:	a906      	add	r1, sp, #24
    1d86:	468c      	mov	ip, r1
    1d88:	4463      	add	r3, ip
    1d8a:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    1d8c:	8a32      	ldrh	r2, [r6, #16]
    1d8e:	9202      	str	r2, [sp, #8]
    1d90:	2380      	movs	r3, #128	; 0x80
    1d92:	01db      	lsls	r3, r3, #7
    1d94:	429a      	cmp	r2, r3
    1d96:	d01a      	beq.n	1dce <usart_init+0xd2>
    1d98:	d804      	bhi.n	1da4 <usart_init+0xa8>
    1d9a:	2380      	movs	r3, #128	; 0x80
    1d9c:	019b      	lsls	r3, r3, #6
    1d9e:	429a      	cmp	r2, r3
    1da0:	d00b      	beq.n	1dba <usart_init+0xbe>
    1da2:	e104      	b.n	1fae <usart_init+0x2b2>
    1da4:	23c0      	movs	r3, #192	; 0xc0
    1da6:	01db      	lsls	r3, r3, #7
    1da8:	9a02      	ldr	r2, [sp, #8]
    1daa:	429a      	cmp	r2, r3
    1dac:	d00a      	beq.n	1dc4 <usart_init+0xc8>
    1dae:	2380      	movs	r3, #128	; 0x80
    1db0:	021b      	lsls	r3, r3, #8
    1db2:	429a      	cmp	r2, r3
    1db4:	d100      	bne.n	1db8 <usart_init+0xbc>
    1db6:	e0ff      	b.n	1fb8 <usart_init+0x2bc>
    1db8:	e0f9      	b.n	1fae <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1dba:	2310      	movs	r3, #16
    1dbc:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1dbe:	3b0f      	subs	r3, #15
    1dc0:	9307      	str	r3, [sp, #28]
    1dc2:	e0fd      	b.n	1fc0 <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1dc4:	2308      	movs	r3, #8
    1dc6:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1dc8:	3b07      	subs	r3, #7
    1dca:	9307      	str	r3, [sp, #28]
    1dcc:	e0f8      	b.n	1fc0 <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1dce:	6833      	ldr	r3, [r6, #0]
    1dd0:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    1dd2:	68f3      	ldr	r3, [r6, #12]
    1dd4:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1dd6:	6973      	ldr	r3, [r6, #20]
    1dd8:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1dda:	7e33      	ldrb	r3, [r6, #24]
    1ddc:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1dde:	2326      	movs	r3, #38	; 0x26
    1de0:	5cf3      	ldrb	r3, [r6, r3]
    1de2:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1de4:	6873      	ldr	r3, [r6, #4]
    1de6:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1de8:	2b00      	cmp	r3, #0
    1dea:	d015      	beq.n	1e18 <usart_init+0x11c>
    1dec:	2380      	movs	r3, #128	; 0x80
    1dee:	055b      	lsls	r3, r3, #21
    1df0:	459a      	cmp	sl, r3
    1df2:	d136      	bne.n	1e62 <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    1df4:	2327      	movs	r3, #39	; 0x27
    1df6:	5cf3      	ldrb	r3, [r6, r3]
    1df8:	2b00      	cmp	r3, #0
    1dfa:	d136      	bne.n	1e6a <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1dfc:	6a33      	ldr	r3, [r6, #32]
    1dfe:	001f      	movs	r7, r3
    1e00:	b2c0      	uxtb	r0, r0
    1e02:	4b83      	ldr	r3, [pc, #524]	; (2010 <STACK_SIZE+0x10>)
    1e04:	4798      	blx	r3
    1e06:	0001      	movs	r1, r0
    1e08:	220e      	movs	r2, #14
    1e0a:	ab06      	add	r3, sp, #24
    1e0c:	469c      	mov	ip, r3
    1e0e:	4462      	add	r2, ip
    1e10:	0038      	movs	r0, r7
    1e12:	4b80      	ldr	r3, [pc, #512]	; (2014 <STACK_SIZE+0x14>)
    1e14:	4798      	blx	r3
    1e16:	e025      	b.n	1e64 <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1e18:	2308      	movs	r3, #8
    1e1a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1e1c:	2300      	movs	r3, #0
    1e1e:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    1e20:	2327      	movs	r3, #39	; 0x27
    1e22:	5cf3      	ldrb	r3, [r6, r3]
    1e24:	2b00      	cmp	r3, #0
    1e26:	d00b      	beq.n	1e40 <usart_init+0x144>
				status_code =
    1e28:	9b06      	ldr	r3, [sp, #24]
    1e2a:	9300      	str	r3, [sp, #0]
    1e2c:	9b07      	ldr	r3, [sp, #28]
    1e2e:	220e      	movs	r2, #14
    1e30:	a906      	add	r1, sp, #24
    1e32:	468c      	mov	ip, r1
    1e34:	4462      	add	r2, ip
    1e36:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1e38:	6a30      	ldr	r0, [r6, #32]
    1e3a:	4f77      	ldr	r7, [pc, #476]	; (2018 <STACK_SIZE+0x18>)
    1e3c:	47b8      	blx	r7
    1e3e:	e011      	b.n	1e64 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    1e40:	6a33      	ldr	r3, [r6, #32]
    1e42:	001f      	movs	r7, r3
    1e44:	b2c0      	uxtb	r0, r0
    1e46:	4b72      	ldr	r3, [pc, #456]	; (2010 <STACK_SIZE+0x10>)
    1e48:	4798      	blx	r3
    1e4a:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    1e4c:	9b06      	ldr	r3, [sp, #24]
    1e4e:	9300      	str	r3, [sp, #0]
    1e50:	9b07      	ldr	r3, [sp, #28]
    1e52:	220e      	movs	r2, #14
    1e54:	a806      	add	r0, sp, #24
    1e56:	4684      	mov	ip, r0
    1e58:	4462      	add	r2, ip
    1e5a:	0038      	movs	r0, r7
    1e5c:	4f6e      	ldr	r7, [pc, #440]	; (2018 <STACK_SIZE+0x18>)
    1e5e:	47b8      	blx	r7
    1e60:	e000      	b.n	1e64 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    1e62:	2000      	movs	r0, #0
    1e64:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    1e66:	d000      	beq.n	1e6a <usart_init+0x16e>
    1e68:	e0c0      	b.n	1fec <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    1e6a:	7e73      	ldrb	r3, [r6, #25]
    1e6c:	2b00      	cmp	r3, #0
    1e6e:	d002      	beq.n	1e76 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1e70:	7eb3      	ldrb	r3, [r6, #26]
    1e72:	464a      	mov	r2, r9
    1e74:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1e76:	682a      	ldr	r2, [r5, #0]
    1e78:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1e7a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1e7c:	2b00      	cmp	r3, #0
    1e7e:	d1fc      	bne.n	1e7a <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    1e80:	330e      	adds	r3, #14
    1e82:	aa06      	add	r2, sp, #24
    1e84:	4694      	mov	ip, r2
    1e86:	4463      	add	r3, ip
    1e88:	881b      	ldrh	r3, [r3, #0]
    1e8a:	464a      	mov	r2, r9
    1e8c:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    1e8e:	9b04      	ldr	r3, [sp, #16]
    1e90:	465a      	mov	r2, fp
    1e92:	4313      	orrs	r3, r2
    1e94:	9a03      	ldr	r2, [sp, #12]
    1e96:	4313      	orrs	r3, r2
    1e98:	4652      	mov	r2, sl
    1e9a:	4313      	orrs	r3, r2
    1e9c:	433b      	orrs	r3, r7
    1e9e:	4642      	mov	r2, r8
    1ea0:	0212      	lsls	r2, r2, #8
    1ea2:	4313      	orrs	r3, r2
    1ea4:	9a05      	ldr	r2, [sp, #20]
    1ea6:	0757      	lsls	r7, r2, #29
    1ea8:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    1eaa:	2327      	movs	r3, #39	; 0x27
    1eac:	5cf3      	ldrb	r3, [r6, r3]
    1eae:	2b00      	cmp	r3, #0
    1eb0:	d101      	bne.n	1eb6 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1eb2:	3304      	adds	r3, #4
    1eb4:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1eb6:	7e71      	ldrb	r1, [r6, #25]
    1eb8:	0289      	lsls	r1, r1, #10
    1eba:	7f33      	ldrb	r3, [r6, #28]
    1ebc:	025b      	lsls	r3, r3, #9
    1ebe:	4319      	orrs	r1, r3
    1ec0:	7f73      	ldrb	r3, [r6, #29]
    1ec2:	021b      	lsls	r3, r3, #8
    1ec4:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1ec6:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1ec8:	5cf3      	ldrb	r3, [r6, r3]
    1eca:	045b      	lsls	r3, r3, #17
    1ecc:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1ece:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    1ed0:	5cf2      	ldrb	r2, [r6, r3]
    1ed2:	0412      	lsls	r2, r2, #16
    1ed4:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    1ed6:	7af3      	ldrb	r3, [r6, #11]
    1ed8:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    1eda:	8933      	ldrh	r3, [r6, #8]
    1edc:	2bff      	cmp	r3, #255	; 0xff
    1ede:	d004      	beq.n	1eea <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1ee0:	2280      	movs	r2, #128	; 0x80
    1ee2:	0452      	lsls	r2, r2, #17
    1ee4:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1ee6:	4319      	orrs	r1, r3
    1ee8:	e005      	b.n	1ef6 <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    1eea:	7ef3      	ldrb	r3, [r6, #27]
    1eec:	2b00      	cmp	r3, #0
    1eee:	d002      	beq.n	1ef6 <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1ef0:	2380      	movs	r3, #128	; 0x80
    1ef2:	04db      	lsls	r3, r3, #19
    1ef4:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1ef6:	232c      	movs	r3, #44	; 0x2c
    1ef8:	5cf3      	ldrb	r3, [r6, r3]
    1efa:	2b00      	cmp	r3, #0
    1efc:	d103      	bne.n	1f06 <usart_init+0x20a>
    1efe:	4b47      	ldr	r3, [pc, #284]	; (201c <STACK_SIZE+0x1c>)
    1f00:	789b      	ldrb	r3, [r3, #2]
    1f02:	079b      	lsls	r3, r3, #30
    1f04:	d501      	bpl.n	1f0a <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1f06:	2380      	movs	r3, #128	; 0x80
    1f08:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1f0a:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1f0c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1f0e:	2b00      	cmp	r3, #0
    1f10:	d1fc      	bne.n	1f0c <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    1f12:	464b      	mov	r3, r9
    1f14:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1f16:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1f18:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1f1a:	2b00      	cmp	r3, #0
    1f1c:	d1fc      	bne.n	1f18 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    1f1e:	464b      	mov	r3, r9
    1f20:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1f22:	ab0e      	add	r3, sp, #56	; 0x38
    1f24:	2280      	movs	r2, #128	; 0x80
    1f26:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1f28:	2200      	movs	r2, #0
    1f2a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1f2c:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1f2e:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    1f30:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1f32:	930a      	str	r3, [sp, #40]	; 0x28
    1f34:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1f36:	930b      	str	r3, [sp, #44]	; 0x2c
    1f38:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1f3a:	930c      	str	r3, [sp, #48]	; 0x30
    1f3c:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1f3e:	9302      	str	r3, [sp, #8]
    1f40:	930d      	str	r3, [sp, #52]	; 0x34
    1f42:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1f44:	ae0e      	add	r6, sp, #56	; 0x38
    1f46:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1f48:	00bb      	lsls	r3, r7, #2
    1f4a:	aa0a      	add	r2, sp, #40	; 0x28
    1f4c:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1f4e:	2800      	cmp	r0, #0
    1f50:	d102      	bne.n	1f58 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1f52:	0020      	movs	r0, r4
    1f54:	4b32      	ldr	r3, [pc, #200]	; (2020 <STACK_SIZE+0x20>)
    1f56:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1f58:	1c43      	adds	r3, r0, #1
    1f5a:	d005      	beq.n	1f68 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1f5c:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1f5e:	0c00      	lsrs	r0, r0, #16
    1f60:	b2c0      	uxtb	r0, r0
    1f62:	0031      	movs	r1, r6
    1f64:	4b2f      	ldr	r3, [pc, #188]	; (2024 <STACK_SIZE+0x24>)
    1f66:	4798      	blx	r3
    1f68:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1f6a:	2f04      	cmp	r7, #4
    1f6c:	d1eb      	bne.n	1f46 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    1f6e:	2300      	movs	r3, #0
    1f70:	60eb      	str	r3, [r5, #12]
    1f72:	612b      	str	r3, [r5, #16]
    1f74:	616b      	str	r3, [r5, #20]
    1f76:	61ab      	str	r3, [r5, #24]
    1f78:	61eb      	str	r3, [r5, #28]
    1f7a:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    1f7c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1f7e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1f80:	2200      	movs	r2, #0
    1f82:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1f84:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1f86:	3330      	adds	r3, #48	; 0x30
    1f88:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1f8a:	3301      	adds	r3, #1
    1f8c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1f8e:	3301      	adds	r3, #1
    1f90:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1f92:	3301      	adds	r3, #1
    1f94:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1f96:	6828      	ldr	r0, [r5, #0]
    1f98:	4b18      	ldr	r3, [pc, #96]	; (1ffc <usart_init+0x300>)
    1f9a:	4798      	blx	r3
    1f9c:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1f9e:	4922      	ldr	r1, [pc, #136]	; (2028 <STACK_SIZE+0x28>)
    1fa0:	4b22      	ldr	r3, [pc, #136]	; (202c <STACK_SIZE+0x2c>)
    1fa2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1fa4:	00a4      	lsls	r4, r4, #2
    1fa6:	4b22      	ldr	r3, [pc, #136]	; (2030 <STACK_SIZE+0x30>)
    1fa8:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    1faa:	2300      	movs	r3, #0
    1fac:	e01e      	b.n	1fec <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1fae:	2310      	movs	r3, #16
    1fb0:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1fb2:	2300      	movs	r3, #0
    1fb4:	9307      	str	r3, [sp, #28]
    1fb6:	e003      	b.n	1fc0 <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1fb8:	2303      	movs	r3, #3
    1fba:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1fbc:	2300      	movs	r3, #0
    1fbe:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1fc0:	6833      	ldr	r3, [r6, #0]
    1fc2:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    1fc4:	68f3      	ldr	r3, [r6, #12]
    1fc6:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1fc8:	6973      	ldr	r3, [r6, #20]
    1fca:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1fcc:	7e33      	ldrb	r3, [r6, #24]
    1fce:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1fd0:	2326      	movs	r3, #38	; 0x26
    1fd2:	5cf3      	ldrb	r3, [r6, r3]
    1fd4:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    1fd6:	6873      	ldr	r3, [r6, #4]
    1fd8:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    1fda:	2b00      	cmp	r3, #0
    1fdc:	d100      	bne.n	1fe0 <usart_init+0x2e4>
    1fde:	e71f      	b.n	1e20 <usart_init+0x124>
    1fe0:	2380      	movs	r3, #128	; 0x80
    1fe2:	055b      	lsls	r3, r3, #21
    1fe4:	459a      	cmp	sl, r3
    1fe6:	d100      	bne.n	1fea <usart_init+0x2ee>
    1fe8:	e704      	b.n	1df4 <usart_init+0xf8>
    1fea:	e73e      	b.n	1e6a <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1fec:	0018      	movs	r0, r3
    1fee:	b011      	add	sp, #68	; 0x44
    1ff0:	bc3c      	pop	{r2, r3, r4, r5}
    1ff2:	4690      	mov	r8, r2
    1ff4:	4699      	mov	r9, r3
    1ff6:	46a2      	mov	sl, r4
    1ff8:	46ab      	mov	fp, r5
    1ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ffc:	00001cb9 	.word	0x00001cb9
    2000:	40000400 	.word	0x40000400
    2004:	000029cd 	.word	0x000029cd
    2008:	00002941 	.word	0x00002941
    200c:	00001b65 	.word	0x00001b65
    2010:	000029e9 	.word	0x000029e9
    2014:	00001975 	.word	0x00001975
    2018:	0000199d 	.word	0x0000199d
    201c:	41002000 	.word	0x41002000
    2020:	00001bb1 	.word	0x00001bb1
    2024:	00002ac5 	.word	0x00002ac5
    2028:	000021b5 	.word	0x000021b5
    202c:	00002345 	.word	0x00002345
    2030:	200001dc 	.word	0x200001dc

00002034 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2034:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    2036:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2038:	2a00      	cmp	r2, #0
    203a:	d00e      	beq.n	205a <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    203c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    203e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2040:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2042:	2a00      	cmp	r2, #0
    2044:	d109      	bne.n	205a <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2046:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2048:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    204a:	2a00      	cmp	r2, #0
    204c:	d1fc      	bne.n	2048 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    204e:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2050:	2102      	movs	r1, #2
    2052:	7e1a      	ldrb	r2, [r3, #24]
    2054:	420a      	tst	r2, r1
    2056:	d0fc      	beq.n	2052 <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    2058:	2300      	movs	r3, #0
}
    205a:	0018      	movs	r0, r3
    205c:	4770      	bx	lr
    205e:	46c0      	nop			; (mov r8, r8)

00002060 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2060:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    2062:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2064:	2a00      	cmp	r2, #0
    2066:	d030      	beq.n	20ca <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    2068:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    206a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    206c:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    206e:	2a00      	cmp	r2, #0
    2070:	d12b      	bne.n	20ca <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2072:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    2074:	7e10      	ldrb	r0, [r2, #24]
    2076:	0740      	lsls	r0, r0, #29
    2078:	d527      	bpl.n	20ca <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    207a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    207c:	2b00      	cmp	r3, #0
    207e:	d1fc      	bne.n	207a <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2080:	8b53      	ldrh	r3, [r2, #26]
    2082:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    2084:	0698      	lsls	r0, r3, #26
    2086:	d01d      	beq.n	20c4 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    2088:	0798      	lsls	r0, r3, #30
    208a:	d503      	bpl.n	2094 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    208c:	2302      	movs	r3, #2
    208e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    2090:	3318      	adds	r3, #24
    2092:	e01a      	b.n	20ca <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2094:	0758      	lsls	r0, r3, #29
    2096:	d503      	bpl.n	20a0 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2098:	2304      	movs	r3, #4
    209a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    209c:	331a      	adds	r3, #26
    209e:	e014      	b.n	20ca <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    20a0:	07d8      	lsls	r0, r3, #31
    20a2:	d503      	bpl.n	20ac <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    20a4:	2301      	movs	r3, #1
    20a6:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    20a8:	3312      	adds	r3, #18
    20aa:	e00e      	b.n	20ca <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    20ac:	06d8      	lsls	r0, r3, #27
    20ae:	d503      	bpl.n	20b8 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    20b0:	2310      	movs	r3, #16
    20b2:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    20b4:	3332      	adds	r3, #50	; 0x32
    20b6:	e008      	b.n	20ca <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    20b8:	069b      	lsls	r3, r3, #26
    20ba:	d503      	bpl.n	20c4 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    20bc:	2320      	movs	r3, #32
    20be:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    20c0:	3321      	adds	r3, #33	; 0x21
    20c2:	e002      	b.n	20ca <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    20c4:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    20c6:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    20c8:	2300      	movs	r3, #0
}
    20ca:	0018      	movs	r0, r3
    20cc:	4770      	bx	lr
    20ce:	46c0      	nop			; (mov r8, r8)

000020d0 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    20d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    20d2:	0006      	movs	r6, r0
    20d4:	000c      	movs	r4, r1
    20d6:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    20d8:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    20da:	4b0a      	ldr	r3, [pc, #40]	; (2104 <_usart_write_buffer+0x34>)
    20dc:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    20de:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    20e0:	b29b      	uxth	r3, r3
    20e2:	2b00      	cmp	r3, #0
    20e4:	d003      	beq.n	20ee <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    20e6:	4b08      	ldr	r3, [pc, #32]	; (2108 <_usart_write_buffer+0x38>)
    20e8:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    20ea:	2005      	movs	r0, #5
    20ec:	e009      	b.n	2102 <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    20ee:	85f5      	strh	r5, [r6, #46]	; 0x2e
    20f0:	4b05      	ldr	r3, [pc, #20]	; (2108 <_usart_write_buffer+0x38>)
    20f2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    20f4:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    20f6:	2205      	movs	r2, #5
    20f8:	2333      	movs	r3, #51	; 0x33
    20fa:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    20fc:	3b32      	subs	r3, #50	; 0x32
    20fe:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    2100:	2000      	movs	r0, #0
}
    2102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2104:	0000243d 	.word	0x0000243d
    2108:	0000247d 	.word	0x0000247d

0000210c <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    210c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    210e:	0004      	movs	r4, r0
    2110:	000d      	movs	r5, r1
    2112:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2114:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2116:	4b0f      	ldr	r3, [pc, #60]	; (2154 <_usart_read_buffer+0x48>)
    2118:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    211a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    211c:	b29b      	uxth	r3, r3
    211e:	2b00      	cmp	r3, #0
    2120:	d003      	beq.n	212a <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2122:	4b0d      	ldr	r3, [pc, #52]	; (2158 <_usart_read_buffer+0x4c>)
    2124:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    2126:	2005      	movs	r0, #5
    2128:	e013      	b.n	2152 <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    212a:	85a6      	strh	r6, [r4, #44]	; 0x2c
    212c:	4b0a      	ldr	r3, [pc, #40]	; (2158 <_usart_read_buffer+0x4c>)
    212e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    2130:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    2132:	2205      	movs	r2, #5
    2134:	2332      	movs	r3, #50	; 0x32
    2136:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    2138:	3b2e      	subs	r3, #46	; 0x2e
    213a:	75bb      	strb	r3, [r7, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    213c:	7a23      	ldrb	r3, [r4, #8]
    213e:	2b00      	cmp	r3, #0
    2140:	d001      	beq.n	2146 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    2142:	2320      	movs	r3, #32
    2144:	75bb      	strb	r3, [r7, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    2146:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    2148:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    214a:	2b00      	cmp	r3, #0
    214c:	d001      	beq.n	2152 <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    214e:	2308      	movs	r3, #8
    2150:	75bb      	strb	r3, [r7, #22]
	}
#endif

	return STATUS_OK;
}
    2152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2154:	0000243d 	.word	0x0000243d
    2158:	0000247d 	.word	0x0000247d

0000215c <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    215c:	1c93      	adds	r3, r2, #2
    215e:	009b      	lsls	r3, r3, #2
    2160:	18c3      	adds	r3, r0, r3
    2162:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    2164:	2130      	movs	r1, #48	; 0x30
    2166:	2301      	movs	r3, #1
    2168:	4093      	lsls	r3, r2
    216a:	5c42      	ldrb	r2, [r0, r1]
    216c:	4313      	orrs	r3, r2
    216e:	5443      	strb	r3, [r0, r1]
}
    2170:	4770      	bx	lr
    2172:	46c0      	nop			; (mov r8, r8)

00002174 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2174:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2176:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    2178:	2a00      	cmp	r2, #0
    217a:	d006      	beq.n	218a <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    217c:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    217e:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    2180:	2c00      	cmp	r4, #0
    2182:	d002      	beq.n	218a <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    2184:	4b02      	ldr	r3, [pc, #8]	; (2190 <usart_write_buffer_job+0x1c>)
    2186:	4798      	blx	r3
    2188:	0003      	movs	r3, r0
}
    218a:	0018      	movs	r0, r3
    218c:	bd10      	pop	{r4, pc}
    218e:	46c0      	nop			; (mov r8, r8)
    2190:	000020d1 	.word	0x000020d1

00002194 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2194:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2196:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    2198:	2a00      	cmp	r2, #0
    219a:	d006      	beq.n	21aa <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    219c:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    219e:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    21a0:	2c00      	cmp	r4, #0
    21a2:	d002      	beq.n	21aa <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    21a4:	4b02      	ldr	r3, [pc, #8]	; (21b0 <usart_read_buffer_job+0x1c>)
    21a6:	4798      	blx	r3
    21a8:	0003      	movs	r3, r0
}
    21aa:	0018      	movs	r0, r3
    21ac:	bd10      	pop	{r4, pc}
    21ae:	46c0      	nop			; (mov r8, r8)
    21b0:	0000210d 	.word	0x0000210d

000021b4 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    21b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    21b6:	0080      	lsls	r0, r0, #2
    21b8:	4b60      	ldr	r3, [pc, #384]	; (233c <_usart_interrupt_handler+0x188>)
    21ba:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    21bc:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    21be:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    21c0:	2b00      	cmp	r3, #0
    21c2:	d1fc      	bne.n	21be <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    21c4:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    21c6:	7da6      	ldrb	r6, [r4, #22]
    21c8:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    21ca:	2330      	movs	r3, #48	; 0x30
    21cc:	5ceb      	ldrb	r3, [r5, r3]
    21ce:	2231      	movs	r2, #49	; 0x31
    21d0:	5caf      	ldrb	r7, [r5, r2]
    21d2:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    21d4:	07f3      	lsls	r3, r6, #31
    21d6:	d522      	bpl.n	221e <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    21d8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    21da:	b29b      	uxth	r3, r3
    21dc:	2b00      	cmp	r3, #0
    21de:	d01c      	beq.n	221a <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    21e0:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    21e2:	7813      	ldrb	r3, [r2, #0]
    21e4:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    21e6:	1c51      	adds	r1, r2, #1
    21e8:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    21ea:	7969      	ldrb	r1, [r5, #5]
    21ec:	2901      	cmp	r1, #1
    21ee:	d001      	beq.n	21f4 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    21f0:	b29b      	uxth	r3, r3
    21f2:	e004      	b.n	21fe <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    21f4:	7851      	ldrb	r1, [r2, #1]
    21f6:	0209      	lsls	r1, r1, #8
    21f8:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    21fa:	3202      	adds	r2, #2
    21fc:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    21fe:	05db      	lsls	r3, r3, #23
    2200:	0ddb      	lsrs	r3, r3, #23
    2202:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2204:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2206:	3b01      	subs	r3, #1
    2208:	b29b      	uxth	r3, r3
    220a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    220c:	2b00      	cmp	r3, #0
    220e:	d106      	bne.n	221e <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2210:	3301      	adds	r3, #1
    2212:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2214:	3301      	adds	r3, #1
    2216:	75a3      	strb	r3, [r4, #22]
    2218:	e001      	b.n	221e <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    221a:	2301      	movs	r3, #1
    221c:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    221e:	07b3      	lsls	r3, r6, #30
    2220:	d509      	bpl.n	2236 <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2222:	2302      	movs	r3, #2
    2224:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    2226:	2200      	movs	r2, #0
    2228:	3331      	adds	r3, #49	; 0x31
    222a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    222c:	07fb      	lsls	r3, r7, #31
    222e:	d502      	bpl.n	2236 <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2230:	0028      	movs	r0, r5
    2232:	68eb      	ldr	r3, [r5, #12]
    2234:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2236:	0773      	lsls	r3, r6, #29
    2238:	d560      	bpl.n	22fc <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    223a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    223c:	b29b      	uxth	r3, r3
    223e:	2b00      	cmp	r3, #0
    2240:	d05a      	beq.n	22f8 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2242:	8b63      	ldrh	r3, [r4, #26]
    2244:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2246:	071a      	lsls	r2, r3, #28
    2248:	d402      	bmi.n	2250 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    224a:	223f      	movs	r2, #63	; 0x3f
    224c:	4013      	ands	r3, r2
    224e:	e001      	b.n	2254 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2250:	2237      	movs	r2, #55	; 0x37
    2252:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2254:	2b00      	cmp	r3, #0
    2256:	d02d      	beq.n	22b4 <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2258:	079a      	lsls	r2, r3, #30
    225a:	d505      	bpl.n	2268 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    225c:	221a      	movs	r2, #26
    225e:	2332      	movs	r3, #50	; 0x32
    2260:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2262:	3b30      	subs	r3, #48	; 0x30
    2264:	8363      	strh	r3, [r4, #26]
    2266:	e01f      	b.n	22a8 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2268:	075a      	lsls	r2, r3, #29
    226a:	d505      	bpl.n	2278 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    226c:	221e      	movs	r2, #30
    226e:	2332      	movs	r3, #50	; 0x32
    2270:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2272:	3b2e      	subs	r3, #46	; 0x2e
    2274:	8363      	strh	r3, [r4, #26]
    2276:	e017      	b.n	22a8 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2278:	07da      	lsls	r2, r3, #31
    227a:	d505      	bpl.n	2288 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    227c:	2213      	movs	r2, #19
    227e:	2332      	movs	r3, #50	; 0x32
    2280:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2282:	3b31      	subs	r3, #49	; 0x31
    2284:	8363      	strh	r3, [r4, #26]
    2286:	e00f      	b.n	22a8 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2288:	06da      	lsls	r2, r3, #27
    228a:	d505      	bpl.n	2298 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    228c:	2242      	movs	r2, #66	; 0x42
    228e:	2332      	movs	r3, #50	; 0x32
    2290:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2292:	3b22      	subs	r3, #34	; 0x22
    2294:	8363      	strh	r3, [r4, #26]
    2296:	e007      	b.n	22a8 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2298:	2220      	movs	r2, #32
    229a:	421a      	tst	r2, r3
    229c:	d004      	beq.n	22a8 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    229e:	3221      	adds	r2, #33	; 0x21
    22a0:	2332      	movs	r3, #50	; 0x32
    22a2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    22a4:	3b12      	subs	r3, #18
    22a6:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    22a8:	077b      	lsls	r3, r7, #29
    22aa:	d527      	bpl.n	22fc <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    22ac:	0028      	movs	r0, r5
    22ae:	696b      	ldr	r3, [r5, #20]
    22b0:	4798      	blx	r3
    22b2:	e023      	b.n	22fc <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    22b4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    22b6:	05db      	lsls	r3, r3, #23
    22b8:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    22ba:	b2da      	uxtb	r2, r3
    22bc:	6a69      	ldr	r1, [r5, #36]	; 0x24
    22be:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    22c0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    22c2:	1c51      	adds	r1, r2, #1
    22c4:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    22c6:	7969      	ldrb	r1, [r5, #5]
    22c8:	2901      	cmp	r1, #1
    22ca:	d104      	bne.n	22d6 <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    22cc:	0a1b      	lsrs	r3, r3, #8
    22ce:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    22d0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    22d2:	3301      	adds	r3, #1
    22d4:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    22d6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    22d8:	3b01      	subs	r3, #1
    22da:	b29b      	uxth	r3, r3
    22dc:	85ab      	strh	r3, [r5, #44]	; 0x2c
    22de:	2b00      	cmp	r3, #0
    22e0:	d10c      	bne.n	22fc <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    22e2:	3304      	adds	r3, #4
    22e4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    22e6:	2200      	movs	r2, #0
    22e8:	332e      	adds	r3, #46	; 0x2e
    22ea:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    22ec:	07bb      	lsls	r3, r7, #30
    22ee:	d505      	bpl.n	22fc <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    22f0:	0028      	movs	r0, r5
    22f2:	692b      	ldr	r3, [r5, #16]
    22f4:	4798      	blx	r3
    22f6:	e001      	b.n	22fc <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    22f8:	2304      	movs	r3, #4
    22fa:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    22fc:	06f3      	lsls	r3, r6, #27
    22fe:	d507      	bpl.n	2310 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2300:	2310      	movs	r3, #16
    2302:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2304:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    2306:	06fb      	lsls	r3, r7, #27
    2308:	d502      	bpl.n	2310 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    230a:	0028      	movs	r0, r5
    230c:	69eb      	ldr	r3, [r5, #28]
    230e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2310:	06b3      	lsls	r3, r6, #26
    2312:	d507      	bpl.n	2324 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2314:	2320      	movs	r3, #32
    2316:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2318:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    231a:	073b      	lsls	r3, r7, #28
    231c:	d502      	bpl.n	2324 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    231e:	0028      	movs	r0, r5
    2320:	69ab      	ldr	r3, [r5, #24]
    2322:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2324:	0733      	lsls	r3, r6, #28
    2326:	d507      	bpl.n	2338 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2328:	2308      	movs	r3, #8
    232a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    232c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    232e:	06bb      	lsls	r3, r7, #26
    2330:	d502      	bpl.n	2338 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2332:	6a2b      	ldr	r3, [r5, #32]
    2334:	0028      	movs	r0, r5
    2336:	4798      	blx	r3
		}
	}
#endif
}
    2338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    233a:	46c0      	nop			; (mov r8, r8)
    233c:	200001dc 	.word	0x200001dc

00002340 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2340:	4770      	bx	lr
    2342:	46c0      	nop			; (mov r8, r8)

00002344 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2344:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2346:	4b0b      	ldr	r3, [pc, #44]	; (2374 <_sercom_set_handler+0x30>)
    2348:	781b      	ldrb	r3, [r3, #0]
    234a:	2b00      	cmp	r3, #0
    234c:	d10e      	bne.n	236c <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    234e:	4c0a      	ldr	r4, [pc, #40]	; (2378 <_sercom_set_handler+0x34>)
    2350:	4d0a      	ldr	r5, [pc, #40]	; (237c <_sercom_set_handler+0x38>)
    2352:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2354:	4b0a      	ldr	r3, [pc, #40]	; (2380 <_sercom_set_handler+0x3c>)
    2356:	2200      	movs	r2, #0
    2358:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    235a:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    235c:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    235e:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    2360:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2362:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2364:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    2366:	3201      	adds	r2, #1
    2368:	4b02      	ldr	r3, [pc, #8]	; (2374 <_sercom_set_handler+0x30>)
    236a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    236c:	0080      	lsls	r0, r0, #2
    236e:	4b02      	ldr	r3, [pc, #8]	; (2378 <_sercom_set_handler+0x34>)
    2370:	50c1      	str	r1, [r0, r3]
}
    2372:	bd30      	pop	{r4, r5, pc}
    2374:	20000092 	.word	0x20000092
    2378:	20000094 	.word	0x20000094
    237c:	00002341 	.word	0x00002341
    2380:	200001dc 	.word	0x200001dc

00002384 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2384:	b530      	push	{r4, r5, lr}
    2386:	b083      	sub	sp, #12
    2388:	0005      	movs	r5, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    238a:	ac01      	add	r4, sp, #4
    238c:	2204      	movs	r2, #4
    238e:	4905      	ldr	r1, [pc, #20]	; (23a4 <_sercom_get_interrupt_vector+0x20>)
    2390:	0020      	movs	r0, r4
    2392:	4b05      	ldr	r3, [pc, #20]	; (23a8 <_sercom_get_interrupt_vector+0x24>)
    2394:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2396:	0028      	movs	r0, r5
    2398:	4b04      	ldr	r3, [pc, #16]	; (23ac <_sercom_get_interrupt_vector+0x28>)
    239a:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    239c:	5620      	ldrsb	r0, [r4, r0]
}
    239e:	b003      	add	sp, #12
    23a0:	bd30      	pop	{r4, r5, pc}
    23a2:	46c0      	nop			; (mov r8, r8)
    23a4:	00005be0 	.word	0x00005be0
    23a8:	00004ab5 	.word	0x00004ab5
    23ac:	00001cb9 	.word	0x00001cb9

000023b0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    23b0:	b510      	push	{r4, lr}
    23b2:	4b02      	ldr	r3, [pc, #8]	; (23bc <SERCOM0_Handler+0xc>)
    23b4:	681b      	ldr	r3, [r3, #0]
    23b6:	2000      	movs	r0, #0
    23b8:	4798      	blx	r3
    23ba:	bd10      	pop	{r4, pc}
    23bc:	20000094 	.word	0x20000094

000023c0 <SERCOM1_Handler>:
    23c0:	b510      	push	{r4, lr}
    23c2:	4b02      	ldr	r3, [pc, #8]	; (23cc <SERCOM1_Handler+0xc>)
    23c4:	685b      	ldr	r3, [r3, #4]
    23c6:	2001      	movs	r0, #1
    23c8:	4798      	blx	r3
    23ca:	bd10      	pop	{r4, pc}
    23cc:	20000094 	.word	0x20000094

000023d0 <SERCOM2_Handler>:
    23d0:	b510      	push	{r4, lr}
    23d2:	4b02      	ldr	r3, [pc, #8]	; (23dc <SERCOM2_Handler+0xc>)
    23d4:	689b      	ldr	r3, [r3, #8]
    23d6:	2002      	movs	r0, #2
    23d8:	4798      	blx	r3
    23da:	bd10      	pop	{r4, pc}
    23dc:	20000094 	.word	0x20000094

000023e0 <SERCOM3_Handler>:
    23e0:	b510      	push	{r4, lr}
    23e2:	4b02      	ldr	r3, [pc, #8]	; (23ec <SERCOM3_Handler+0xc>)
    23e4:	68db      	ldr	r3, [r3, #12]
    23e6:	2003      	movs	r0, #3
    23e8:	4798      	blx	r3
    23ea:	bd10      	pop	{r4, pc}
    23ec:	20000094 	.word	0x20000094

000023f0 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    23f0:	b570      	push	{r4, r5, r6, lr}
    23f2:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    23f4:	ac01      	add	r4, sp, #4
    23f6:	2301      	movs	r3, #1
    23f8:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    23fa:	2200      	movs	r2, #0
    23fc:	70a2      	strb	r2, [r4, #2]
    
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);

    // Configure LEDs as outputs, turn them off 
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    23fe:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(LED_RED_PIN, &pin_conf);
    2400:	0021      	movs	r1, r4
    2402:	200e      	movs	r0, #14
    2404:	4e0b      	ldr	r6, [pc, #44]	; (2434 <system_board_init+0x44>)
    2406:	47b0      	blx	r6

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2408:	4d0b      	ldr	r5, [pc, #44]	; (2438 <system_board_init+0x48>)
    240a:	2380      	movs	r3, #128	; 0x80
    240c:	01db      	lsls	r3, r3, #7
    240e:	616b      	str	r3, [r5, #20]
    port_pin_set_output_level(LED_RED_PIN, LED_RED_INACTIVE);
    
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    2410:	0021      	movs	r1, r4
    2412:	200f      	movs	r0, #15
    2414:	47b0      	blx	r6
    2416:	2380      	movs	r3, #128	; 0x80
    2418:	021b      	lsls	r3, r3, #8
    241a:	616b      	str	r3, [r5, #20]
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_INACTIVE);


    // Configure the Enable of LED Stripe as output, turn it on 
    port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    241c:	0021      	movs	r1, r4
    241e:	2001      	movs	r0, #1
    2420:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2422:	2302      	movs	r3, #2
    2424:	61ab      	str	r3, [r5, #24]
    port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_ACTIVE);
    
    // Configure the Enable of BT Module as output, turn it on
    port_pin_set_config(BT_ENABLE_PIN, &pin_conf);
    2426:	0021      	movs	r1, r4
    2428:	2003      	movs	r0, #3
    242a:	47b0      	blx	r6
    242c:	2308      	movs	r3, #8
    242e:	61ab      	str	r3, [r5, #24]

    /* Set buttons as inputs */
    //pin_conf.direction  = PORT_PIN_DIR_INPUT;
    //pin_conf.input_pull = PORT_PIN_PULL_UP;
    //port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2430:	b002      	add	sp, #8
    2432:	bd70      	pop	{r4, r5, r6, pc}
    2434:	0000118d 	.word	0x0000118d
    2438:	41004400 	.word	0x41004400

0000243c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    243c:	4b0c      	ldr	r3, [pc, #48]	; (2470 <cpu_irq_enter_critical+0x34>)
    243e:	681b      	ldr	r3, [r3, #0]
    2440:	2b00      	cmp	r3, #0
    2442:	d110      	bne.n	2466 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2444:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2448:	2b00      	cmp	r3, #0
    244a:	d109      	bne.n	2460 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    244c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    244e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    2452:	2200      	movs	r2, #0
    2454:	4b07      	ldr	r3, [pc, #28]	; (2474 <cpu_irq_enter_critical+0x38>)
    2456:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2458:	3201      	adds	r2, #1
    245a:	4b07      	ldr	r3, [pc, #28]	; (2478 <cpu_irq_enter_critical+0x3c>)
    245c:	701a      	strb	r2, [r3, #0]
    245e:	e002      	b.n	2466 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2460:	2200      	movs	r2, #0
    2462:	4b05      	ldr	r3, [pc, #20]	; (2478 <cpu_irq_enter_critical+0x3c>)
    2464:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2466:	4a02      	ldr	r2, [pc, #8]	; (2470 <cpu_irq_enter_critical+0x34>)
    2468:	6813      	ldr	r3, [r2, #0]
    246a:	3301      	adds	r3, #1
    246c:	6013      	str	r3, [r2, #0]
}
    246e:	4770      	bx	lr
    2470:	200000a4 	.word	0x200000a4
    2474:	20000008 	.word	0x20000008
    2478:	200000a8 	.word	0x200000a8

0000247c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    247c:	4b08      	ldr	r3, [pc, #32]	; (24a0 <cpu_irq_leave_critical+0x24>)
    247e:	681a      	ldr	r2, [r3, #0]
    2480:	3a01      	subs	r2, #1
    2482:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2484:	681b      	ldr	r3, [r3, #0]
    2486:	2b00      	cmp	r3, #0
    2488:	d109      	bne.n	249e <cpu_irq_leave_critical+0x22>
    248a:	4b06      	ldr	r3, [pc, #24]	; (24a4 <cpu_irq_leave_critical+0x28>)
    248c:	781b      	ldrb	r3, [r3, #0]
    248e:	2b00      	cmp	r3, #0
    2490:	d005      	beq.n	249e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2492:	2201      	movs	r2, #1
    2494:	4b04      	ldr	r3, [pc, #16]	; (24a8 <cpu_irq_leave_critical+0x2c>)
    2496:	701a      	strb	r2, [r3, #0]
    2498:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    249c:	b662      	cpsie	i
	}
}
    249e:	4770      	bx	lr
    24a0:	200000a4 	.word	0x200000a4
    24a4:	200000a8 	.word	0x200000a8
    24a8:	20000008 	.word	0x20000008

000024ac <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    24ac:	b510      	push	{r4, lr}
	switch (clock_source) {
    24ae:	2808      	cmp	r0, #8
    24b0:	d803      	bhi.n	24ba <system_clock_source_get_hz+0xe>
    24b2:	0080      	lsls	r0, r0, #2
    24b4:	4b1b      	ldr	r3, [pc, #108]	; (2524 <system_clock_source_get_hz+0x78>)
    24b6:	581b      	ldr	r3, [r3, r0]
    24b8:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    24ba:	2000      	movs	r0, #0
    24bc:	e030      	b.n	2520 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    24be:	4b1a      	ldr	r3, [pc, #104]	; (2528 <system_clock_source_get_hz+0x7c>)
    24c0:	6918      	ldr	r0, [r3, #16]
    24c2:	e02d      	b.n	2520 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    24c4:	4b19      	ldr	r3, [pc, #100]	; (252c <system_clock_source_get_hz+0x80>)
    24c6:	6a1b      	ldr	r3, [r3, #32]
    24c8:	059b      	lsls	r3, r3, #22
    24ca:	0f9b      	lsrs	r3, r3, #30
    24cc:	4818      	ldr	r0, [pc, #96]	; (2530 <system_clock_source_get_hz+0x84>)
    24ce:	40d8      	lsrs	r0, r3
    24d0:	e026      	b.n	2520 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    24d2:	4b15      	ldr	r3, [pc, #84]	; (2528 <system_clock_source_get_hz+0x7c>)
    24d4:	6958      	ldr	r0, [r3, #20]
    24d6:	e023      	b.n	2520 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    24d8:	4b13      	ldr	r3, [pc, #76]	; (2528 <system_clock_source_get_hz+0x7c>)
    24da:	681b      	ldr	r3, [r3, #0]
    24dc:	2002      	movs	r0, #2
    24de:	4018      	ands	r0, r3
    24e0:	d01e      	beq.n	2520 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    24e2:	4912      	ldr	r1, [pc, #72]	; (252c <system_clock_source_get_hz+0x80>)
    24e4:	2210      	movs	r2, #16
    24e6:	68cb      	ldr	r3, [r1, #12]
    24e8:	421a      	tst	r2, r3
    24ea:	d0fc      	beq.n	24e6 <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    24ec:	4b0e      	ldr	r3, [pc, #56]	; (2528 <system_clock_source_get_hz+0x7c>)
    24ee:	681b      	ldr	r3, [r3, #0]
    24f0:	075b      	lsls	r3, r3, #29
    24f2:	d514      	bpl.n	251e <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    24f4:	2000      	movs	r0, #0
    24f6:	4b0f      	ldr	r3, [pc, #60]	; (2534 <system_clock_source_get_hz+0x88>)
    24f8:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    24fa:	4b0b      	ldr	r3, [pc, #44]	; (2528 <system_clock_source_get_hz+0x7c>)
    24fc:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    24fe:	041b      	lsls	r3, r3, #16
    2500:	0c1b      	lsrs	r3, r3, #16
    2502:	4358      	muls	r0, r3
    2504:	e00c      	b.n	2520 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2506:	2350      	movs	r3, #80	; 0x50
    2508:	4a08      	ldr	r2, [pc, #32]	; (252c <system_clock_source_get_hz+0x80>)
    250a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    250c:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    250e:	075b      	lsls	r3, r3, #29
    2510:	d506      	bpl.n	2520 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    2512:	4b05      	ldr	r3, [pc, #20]	; (2528 <system_clock_source_get_hz+0x7c>)
    2514:	68d8      	ldr	r0, [r3, #12]
    2516:	e003      	b.n	2520 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2518:	2080      	movs	r0, #128	; 0x80
    251a:	0200      	lsls	r0, r0, #8
    251c:	e000      	b.n	2520 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    251e:	4806      	ldr	r0, [pc, #24]	; (2538 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2520:	bd10      	pop	{r4, pc}
    2522:	46c0      	nop			; (mov r8, r8)
    2524:	00005be4 	.word	0x00005be4
    2528:	200000ac 	.word	0x200000ac
    252c:	40000800 	.word	0x40000800
    2530:	007a1200 	.word	0x007a1200
    2534:	000029e9 	.word	0x000029e9
    2538:	02dc6c00 	.word	0x02dc6c00

0000253c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    253c:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    253e:	4c0c      	ldr	r4, [pc, #48]	; (2570 <system_clock_source_osc8m_set_config+0x34>)
    2540:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2542:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2544:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2546:	7842      	ldrb	r2, [r0, #1]
    2548:	2001      	movs	r0, #1
    254a:	4002      	ands	r2, r0
    254c:	0192      	lsls	r2, r2, #6
    254e:	2640      	movs	r6, #64	; 0x40
    2550:	43b3      	bics	r3, r6
    2552:	4313      	orrs	r3, r2
    2554:	0002      	movs	r2, r0
    2556:	402a      	ands	r2, r5
    2558:	01d2      	lsls	r2, r2, #7
    255a:	307f      	adds	r0, #127	; 0x7f
    255c:	4383      	bics	r3, r0
    255e:	4313      	orrs	r3, r2
    2560:	2203      	movs	r2, #3
    2562:	400a      	ands	r2, r1
    2564:	0212      	lsls	r2, r2, #8
    2566:	4903      	ldr	r1, [pc, #12]	; (2574 <system_clock_source_osc8m_set_config+0x38>)
    2568:	400b      	ands	r3, r1
    256a:	4313      	orrs	r3, r2
    256c:	6223      	str	r3, [r4, #32]
}
    256e:	bd70      	pop	{r4, r5, r6, pc}
    2570:	40000800 	.word	0x40000800
    2574:	fffffcff 	.word	0xfffffcff

00002578 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    2578:	b5f0      	push	{r4, r5, r6, r7, lr}
    257a:	4657      	mov	r7, sl
    257c:	464e      	mov	r6, r9
    257e:	4645      	mov	r5, r8
    2580:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    2582:	4e1c      	ldr	r6, [pc, #112]	; (25f4 <system_clock_source_osc32k_set_config+0x7c>)
    2584:	69b3      	ldr	r3, [r6, #24]
    2586:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    2588:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    258a:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    258c:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    258e:	78c3      	ldrb	r3, [r0, #3]
    2590:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    2592:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    2594:	7883      	ldrb	r3, [r0, #2]
    2596:	2001      	movs	r0, #1
    2598:	4003      	ands	r3, r0
    259a:	009b      	lsls	r3, r3, #2
    259c:	469a      	mov	sl, r3
    259e:	2204      	movs	r2, #4
    25a0:	4690      	mov	r8, r2
    25a2:	4662      	mov	r2, ip
    25a4:	4643      	mov	r3, r8
    25a6:	439a      	bics	r2, r3
    25a8:	0013      	movs	r3, r2
    25aa:	4652      	mov	r2, sl
    25ac:	431a      	orrs	r2, r3
    25ae:	0013      	movs	r3, r2
    25b0:	4001      	ands	r1, r0
    25b2:	00c9      	lsls	r1, r1, #3
    25b4:	2208      	movs	r2, #8
    25b6:	4393      	bics	r3, r2
    25b8:	430b      	orrs	r3, r1
    25ba:	464a      	mov	r2, r9
    25bc:	4002      	ands	r2, r0
    25be:	0192      	lsls	r2, r2, #6
    25c0:	2140      	movs	r1, #64	; 0x40
    25c2:	438b      	bics	r3, r1
    25c4:	4313      	orrs	r3, r2
    25c6:	4007      	ands	r7, r0
    25c8:	01ff      	lsls	r7, r7, #7
    25ca:	2280      	movs	r2, #128	; 0x80
    25cc:	4393      	bics	r3, r2
    25ce:	433b      	orrs	r3, r7
    25d0:	3a79      	subs	r2, #121	; 0x79
    25d2:	4015      	ands	r5, r2
    25d4:	022d      	lsls	r5, r5, #8
    25d6:	4f08      	ldr	r7, [pc, #32]	; (25f8 <system_clock_source_osc32k_set_config+0x80>)
    25d8:	403b      	ands	r3, r7
    25da:	432b      	orrs	r3, r5
    25dc:	4004      	ands	r4, r0
    25de:	0320      	lsls	r0, r4, #12
    25e0:	4c06      	ldr	r4, [pc, #24]	; (25fc <system_clock_source_osc32k_set_config+0x84>)
    25e2:	401c      	ands	r4, r3
    25e4:	4304      	orrs	r4, r0
    25e6:	61b4      	str	r4, [r6, #24]
}
    25e8:	bc1c      	pop	{r2, r3, r4}
    25ea:	4690      	mov	r8, r2
    25ec:	4699      	mov	r9, r3
    25ee:	46a2      	mov	sl, r4
    25f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25f2:	46c0      	nop			; (mov r8, r8)
    25f4:	40000800 	.word	0x40000800
    25f8:	fffff8ff 	.word	0xfffff8ff
    25fc:	ffffefff 	.word	0xffffefff

00002600 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2600:	2808      	cmp	r0, #8
    2602:	d803      	bhi.n	260c <system_clock_source_enable+0xc>
    2604:	0080      	lsls	r0, r0, #2
    2606:	4b25      	ldr	r3, [pc, #148]	; (269c <system_clock_source_enable+0x9c>)
    2608:	581b      	ldr	r3, [r3, r0]
    260a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    260c:	2017      	movs	r0, #23
    260e:	e044      	b.n	269a <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2610:	4a23      	ldr	r2, [pc, #140]	; (26a0 <system_clock_source_enable+0xa0>)
    2612:	6a11      	ldr	r1, [r2, #32]
    2614:	2302      	movs	r3, #2
    2616:	430b      	orrs	r3, r1
    2618:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    261a:	2000      	movs	r0, #0
    261c:	e03d      	b.n	269a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    261e:	4a20      	ldr	r2, [pc, #128]	; (26a0 <system_clock_source_enable+0xa0>)
    2620:	6991      	ldr	r1, [r2, #24]
    2622:	2302      	movs	r3, #2
    2624:	430b      	orrs	r3, r1
    2626:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2628:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    262a:	e036      	b.n	269a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    262c:	4a1c      	ldr	r2, [pc, #112]	; (26a0 <system_clock_source_enable+0xa0>)
    262e:	8a11      	ldrh	r1, [r2, #16]
    2630:	2302      	movs	r3, #2
    2632:	430b      	orrs	r3, r1
    2634:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2636:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2638:	e02f      	b.n	269a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    263a:	4a19      	ldr	r2, [pc, #100]	; (26a0 <system_clock_source_enable+0xa0>)
    263c:	8a91      	ldrh	r1, [r2, #20]
    263e:	2302      	movs	r3, #2
    2640:	430b      	orrs	r3, r1
    2642:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2644:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2646:	e028      	b.n	269a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2648:	4916      	ldr	r1, [pc, #88]	; (26a4 <system_clock_source_enable+0xa4>)
    264a:	680b      	ldr	r3, [r1, #0]
    264c:	2202      	movs	r2, #2
    264e:	4313      	orrs	r3, r2
    2650:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2652:	4b13      	ldr	r3, [pc, #76]	; (26a0 <system_clock_source_enable+0xa0>)
    2654:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2656:	0019      	movs	r1, r3
    2658:	320e      	adds	r2, #14
    265a:	68cb      	ldr	r3, [r1, #12]
    265c:	421a      	tst	r2, r3
    265e:	d0fc      	beq.n	265a <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2660:	4a10      	ldr	r2, [pc, #64]	; (26a4 <system_clock_source_enable+0xa4>)
    2662:	6891      	ldr	r1, [r2, #8]
    2664:	4b0e      	ldr	r3, [pc, #56]	; (26a0 <system_clock_source_enable+0xa0>)
    2666:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2668:	6852      	ldr	r2, [r2, #4]
    266a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    266c:	2200      	movs	r2, #0
    266e:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2670:	0019      	movs	r1, r3
    2672:	3210      	adds	r2, #16
    2674:	68cb      	ldr	r3, [r1, #12]
    2676:	421a      	tst	r2, r3
    2678:	d0fc      	beq.n	2674 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    267a:	4b0a      	ldr	r3, [pc, #40]	; (26a4 <system_clock_source_enable+0xa4>)
    267c:	681b      	ldr	r3, [r3, #0]
    267e:	b29b      	uxth	r3, r3
    2680:	4a07      	ldr	r2, [pc, #28]	; (26a0 <system_clock_source_enable+0xa0>)
    2682:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2684:	2000      	movs	r0, #0
    2686:	e008      	b.n	269a <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2688:	4905      	ldr	r1, [pc, #20]	; (26a0 <system_clock_source_enable+0xa0>)
    268a:	2244      	movs	r2, #68	; 0x44
    268c:	5c88      	ldrb	r0, [r1, r2]
    268e:	2302      	movs	r3, #2
    2690:	4303      	orrs	r3, r0
    2692:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2694:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2696:	e000      	b.n	269a <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2698:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    269a:	4770      	bx	lr
    269c:	00005c08 	.word	0x00005c08
    26a0:	40000800 	.word	0x40000800
    26a4:	200000ac 	.word	0x200000ac

000026a8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    26a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    26aa:	b087      	sub	sp, #28
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    26ac:	22c2      	movs	r2, #194	; 0xc2
    26ae:	00d2      	lsls	r2, r2, #3
    26b0:	4b2c      	ldr	r3, [pc, #176]	; (2764 <system_clock_init+0xbc>)
    26b2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    26b4:	4a2c      	ldr	r2, [pc, #176]	; (2768 <system_clock_init+0xc0>)
    26b6:	6853      	ldr	r3, [r2, #4]
    26b8:	211e      	movs	r1, #30
    26ba:	438b      	bics	r3, r1
    26bc:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    26be:	2301      	movs	r3, #1
    26c0:	466a      	mov	r2, sp
    26c2:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    26c4:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    26c6:	4d29      	ldr	r5, [pc, #164]	; (276c <system_clock_init+0xc4>)
    26c8:	b2e0      	uxtb	r0, r4
    26ca:	4669      	mov	r1, sp
    26cc:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    26ce:	3401      	adds	r4, #1
    26d0:	2c25      	cmp	r4, #37	; 0x25
    26d2:	d1f9      	bne.n	26c8 <system_clock_init+0x20>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    26d4:	4b26      	ldr	r3, [pc, #152]	; (2770 <system_clock_init+0xc8>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    26d6:	681a      	ldr	r2, [r3, #0]
    26d8:	04d2      	lsls	r2, r2, #19
    26da:	4922      	ldr	r1, [pc, #136]	; (2764 <system_clock_init+0xbc>)
    26dc:	6988      	ldr	r0, [r1, #24]
    26de:	0e52      	lsrs	r2, r2, #25
    26e0:	0412      	lsls	r2, r2, #16
    26e2:	4b24      	ldr	r3, [pc, #144]	; (2774 <system_clock_init+0xcc>)
    26e4:	4003      	ands	r3, r0
    26e6:	4313      	orrs	r3, r2
    26e8:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    26ea:	a804      	add	r0, sp, #16
    26ec:	2501      	movs	r5, #1
    26ee:	7045      	strb	r5, [r0, #1]
	config->enable_32khz_output = true;
    26f0:	7085      	strb	r5, [r0, #2]
	config->run_in_standby      = false;
    26f2:	2400      	movs	r4, #0
    26f4:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    26f6:	7105      	strb	r5, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    26f8:	2307      	movs	r3, #7
    26fa:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    26fc:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    26fe:	4b1e      	ldr	r3, [pc, #120]	; (2778 <system_clock_init+0xd0>)
    2700:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    2702:	2004      	movs	r0, #4
    2704:	4e1d      	ldr	r6, [pc, #116]	; (277c <system_clock_init+0xd4>)
    2706:	47b0      	blx	r6
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2708:	a803      	add	r0, sp, #12
    270a:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    270c:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    270e:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2710:	4b1b      	ldr	r3, [pc, #108]	; (2780 <system_clock_init+0xd8>)
    2712:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2714:	2006      	movs	r0, #6
    2716:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2718:	4b1a      	ldr	r3, [pc, #104]	; (2784 <system_clock_init+0xdc>)
    271a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    271c:	466b      	mov	r3, sp
    271e:	705c      	strb	r4, [r3, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2720:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    2722:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2724:	2304      	movs	r3, #4
    2726:	466a      	mov	r2, sp
    2728:	7013      	strb	r3, [r2, #0]
    272a:	331c      	adds	r3, #28
    272c:	9301      	str	r3, [sp, #4]
    272e:	4669      	mov	r1, sp
    2730:	2002      	movs	r0, #2
    2732:	4f15      	ldr	r7, [pc, #84]	; (2788 <system_clock_init+0xe0>)
    2734:	47b8      	blx	r7
    2736:	2002      	movs	r0, #2
    2738:	4e14      	ldr	r6, [pc, #80]	; (278c <system_clock_init+0xe4>)
    273a:	47b0      	blx	r6
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    273c:	4b14      	ldr	r3, [pc, #80]	; (2790 <system_clock_init+0xe8>)
    273e:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2740:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2742:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    2744:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2746:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    2748:	466b      	mov	r3, sp
    274a:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    274c:	2306      	movs	r3, #6
    274e:	466a      	mov	r2, sp
    2750:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    2752:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    2754:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2756:	4669      	mov	r1, sp
    2758:	2000      	movs	r0, #0
    275a:	47b8      	blx	r7
    275c:	2000      	movs	r0, #0
    275e:	47b0      	blx	r6
#endif
}
    2760:	b007      	add	sp, #28
    2762:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2764:	40000800 	.word	0x40000800
    2768:	41004000 	.word	0x41004000
    276c:	000029cd 	.word	0x000029cd
    2770:	00806024 	.word	0x00806024
    2774:	ff80ffff 	.word	0xff80ffff
    2778:	00002579 	.word	0x00002579
    277c:	00002601 	.word	0x00002601
    2780:	0000253d 	.word	0x0000253d
    2784:	00002795 	.word	0x00002795
    2788:	000027b9 	.word	0x000027b9
    278c:	00002871 	.word	0x00002871
    2790:	40000400 	.word	0x40000400

00002794 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2794:	4a06      	ldr	r2, [pc, #24]	; (27b0 <system_gclk_init+0x1c>)
    2796:	6991      	ldr	r1, [r2, #24]
    2798:	2308      	movs	r3, #8
    279a:	430b      	orrs	r3, r1
    279c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    279e:	2201      	movs	r2, #1
    27a0:	4b04      	ldr	r3, [pc, #16]	; (27b4 <system_gclk_init+0x20>)
    27a2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    27a4:	0019      	movs	r1, r3
    27a6:	780b      	ldrb	r3, [r1, #0]
    27a8:	4213      	tst	r3, r2
    27aa:	d1fc      	bne.n	27a6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    27ac:	4770      	bx	lr
    27ae:	46c0      	nop			; (mov r8, r8)
    27b0:	40000400 	.word	0x40000400
    27b4:	40000c00 	.word	0x40000c00

000027b8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    27b8:	b570      	push	{r4, r5, r6, lr}
    27ba:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    27bc:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    27be:	780c      	ldrb	r4, [r1, #0]
    27c0:	0224      	lsls	r4, r4, #8
    27c2:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    27c4:	784b      	ldrb	r3, [r1, #1]
    27c6:	2b00      	cmp	r3, #0
    27c8:	d002      	beq.n	27d0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    27ca:	2380      	movs	r3, #128	; 0x80
    27cc:	02db      	lsls	r3, r3, #11
    27ce:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    27d0:	7a4b      	ldrb	r3, [r1, #9]
    27d2:	2b00      	cmp	r3, #0
    27d4:	d002      	beq.n	27dc <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    27d6:	2380      	movs	r3, #128	; 0x80
    27d8:	031b      	lsls	r3, r3, #12
    27da:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    27dc:	6848      	ldr	r0, [r1, #4]
    27de:	2801      	cmp	r0, #1
    27e0:	d918      	bls.n	2814 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    27e2:	1e43      	subs	r3, r0, #1
    27e4:	4218      	tst	r0, r3
    27e6:	d110      	bne.n	280a <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    27e8:	2802      	cmp	r0, #2
    27ea:	d906      	bls.n	27fa <system_gclk_gen_set_config+0x42>
    27ec:	2302      	movs	r3, #2
    27ee:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    27f0:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    27f2:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    27f4:	4298      	cmp	r0, r3
    27f6:	d8fb      	bhi.n	27f0 <system_gclk_gen_set_config+0x38>
    27f8:	e000      	b.n	27fc <system_gclk_gen_set_config+0x44>
    27fa:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    27fc:	0212      	lsls	r2, r2, #8
    27fe:	4332      	orrs	r2, r6
    2800:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2802:	2380      	movs	r3, #128	; 0x80
    2804:	035b      	lsls	r3, r3, #13
    2806:	431c      	orrs	r4, r3
    2808:	e004      	b.n	2814 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    280a:	0205      	lsls	r5, r0, #8
    280c:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    280e:	2380      	movs	r3, #128	; 0x80
    2810:	029b      	lsls	r3, r3, #10
    2812:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2814:	7a0b      	ldrb	r3, [r1, #8]
    2816:	2b00      	cmp	r3, #0
    2818:	d002      	beq.n	2820 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    281a:	2380      	movs	r3, #128	; 0x80
    281c:	039b      	lsls	r3, r3, #14
    281e:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2820:	4a0f      	ldr	r2, [pc, #60]	; (2860 <system_gclk_gen_set_config+0xa8>)
    2822:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2824:	b25b      	sxtb	r3, r3
    2826:	2b00      	cmp	r3, #0
    2828:	dbfb      	blt.n	2822 <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    282a:	4b0e      	ldr	r3, [pc, #56]	; (2864 <system_gclk_gen_set_config+0xac>)
    282c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    282e:	4b0e      	ldr	r3, [pc, #56]	; (2868 <system_gclk_gen_set_config+0xb0>)
    2830:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2832:	4a0b      	ldr	r2, [pc, #44]	; (2860 <system_gclk_gen_set_config+0xa8>)
    2834:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2836:	b25b      	sxtb	r3, r3
    2838:	2b00      	cmp	r3, #0
    283a:	dbfb      	blt.n	2834 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    283c:	4b08      	ldr	r3, [pc, #32]	; (2860 <system_gclk_gen_set_config+0xa8>)
    283e:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2840:	001a      	movs	r2, r3
    2842:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2844:	b25b      	sxtb	r3, r3
    2846:	2b00      	cmp	r3, #0
    2848:	dbfb      	blt.n	2842 <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    284a:	4a05      	ldr	r2, [pc, #20]	; (2860 <system_gclk_gen_set_config+0xa8>)
    284c:	6851      	ldr	r1, [r2, #4]
    284e:	2380      	movs	r3, #128	; 0x80
    2850:	025b      	lsls	r3, r3, #9
    2852:	400b      	ands	r3, r1
    2854:	431c      	orrs	r4, r3
    2856:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2858:	4b04      	ldr	r3, [pc, #16]	; (286c <system_gclk_gen_set_config+0xb4>)
    285a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    285c:	bd70      	pop	{r4, r5, r6, pc}
    285e:	46c0      	nop			; (mov r8, r8)
    2860:	40000c00 	.word	0x40000c00
    2864:	0000243d 	.word	0x0000243d
    2868:	40000c08 	.word	0x40000c08
    286c:	0000247d 	.word	0x0000247d

00002870 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2870:	b510      	push	{r4, lr}
    2872:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2874:	4a0b      	ldr	r2, [pc, #44]	; (28a4 <system_gclk_gen_enable+0x34>)
    2876:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2878:	b25b      	sxtb	r3, r3
    287a:	2b00      	cmp	r3, #0
    287c:	dbfb      	blt.n	2876 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    287e:	4b0a      	ldr	r3, [pc, #40]	; (28a8 <system_gclk_gen_enable+0x38>)
    2880:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2882:	4b0a      	ldr	r3, [pc, #40]	; (28ac <system_gclk_gen_enable+0x3c>)
    2884:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2886:	4a07      	ldr	r2, [pc, #28]	; (28a4 <system_gclk_gen_enable+0x34>)
    2888:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    288a:	b25b      	sxtb	r3, r3
    288c:	2b00      	cmp	r3, #0
    288e:	dbfb      	blt.n	2888 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2890:	4a04      	ldr	r2, [pc, #16]	; (28a4 <system_gclk_gen_enable+0x34>)
    2892:	6853      	ldr	r3, [r2, #4]
    2894:	2180      	movs	r1, #128	; 0x80
    2896:	0249      	lsls	r1, r1, #9
    2898:	430b      	orrs	r3, r1
    289a:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    289c:	4b04      	ldr	r3, [pc, #16]	; (28b0 <system_gclk_gen_enable+0x40>)
    289e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    28a0:	bd10      	pop	{r4, pc}
    28a2:	46c0      	nop			; (mov r8, r8)
    28a4:	40000c00 	.word	0x40000c00
    28a8:	0000243d 	.word	0x0000243d
    28ac:	40000c04 	.word	0x40000c04
    28b0:	0000247d 	.word	0x0000247d

000028b4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    28b4:	b570      	push	{r4, r5, r6, lr}
    28b6:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    28b8:	4a1a      	ldr	r2, [pc, #104]	; (2924 <system_gclk_gen_get_hz+0x70>)
    28ba:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    28bc:	b25b      	sxtb	r3, r3
    28be:	2b00      	cmp	r3, #0
    28c0:	dbfb      	blt.n	28ba <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    28c2:	4b19      	ldr	r3, [pc, #100]	; (2928 <system_gclk_gen_get_hz+0x74>)
    28c4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    28c6:	4b19      	ldr	r3, [pc, #100]	; (292c <system_gclk_gen_get_hz+0x78>)
    28c8:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    28ca:	4a16      	ldr	r2, [pc, #88]	; (2924 <system_gclk_gen_get_hz+0x70>)
    28cc:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    28ce:	b25b      	sxtb	r3, r3
    28d0:	2b00      	cmp	r3, #0
    28d2:	dbfb      	blt.n	28cc <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    28d4:	4e13      	ldr	r6, [pc, #76]	; (2924 <system_gclk_gen_get_hz+0x70>)
    28d6:	6870      	ldr	r0, [r6, #4]
    28d8:	04c0      	lsls	r0, r0, #19
    28da:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    28dc:	4b14      	ldr	r3, [pc, #80]	; (2930 <system_gclk_gen_get_hz+0x7c>)
    28de:	4798      	blx	r3
    28e0:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    28e2:	4b12      	ldr	r3, [pc, #72]	; (292c <system_gclk_gen_get_hz+0x78>)
    28e4:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    28e6:	6876      	ldr	r6, [r6, #4]
    28e8:	02f6      	lsls	r6, r6, #11
    28ea:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    28ec:	4b11      	ldr	r3, [pc, #68]	; (2934 <system_gclk_gen_get_hz+0x80>)
    28ee:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    28f0:	4a0c      	ldr	r2, [pc, #48]	; (2924 <system_gclk_gen_get_hz+0x70>)
    28f2:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    28f4:	b25b      	sxtb	r3, r3
    28f6:	2b00      	cmp	r3, #0
    28f8:	dbfb      	blt.n	28f2 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    28fa:	4b0a      	ldr	r3, [pc, #40]	; (2924 <system_gclk_gen_get_hz+0x70>)
    28fc:	689c      	ldr	r4, [r3, #8]
    28fe:	0224      	lsls	r4, r4, #8
    2900:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2902:	4b0d      	ldr	r3, [pc, #52]	; (2938 <system_gclk_gen_get_hz+0x84>)
    2904:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2906:	2e00      	cmp	r6, #0
    2908:	d107      	bne.n	291a <system_gclk_gen_get_hz+0x66>
    290a:	2c01      	cmp	r4, #1
    290c:	d907      	bls.n	291e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    290e:	0021      	movs	r1, r4
    2910:	0028      	movs	r0, r5
    2912:	4b0a      	ldr	r3, [pc, #40]	; (293c <system_gclk_gen_get_hz+0x88>)
    2914:	4798      	blx	r3
    2916:	0005      	movs	r5, r0
    2918:	e001      	b.n	291e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    291a:	3401      	adds	r4, #1
    291c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    291e:	0028      	movs	r0, r5
    2920:	bd70      	pop	{r4, r5, r6, pc}
    2922:	46c0      	nop			; (mov r8, r8)
    2924:	40000c00 	.word	0x40000c00
    2928:	0000243d 	.word	0x0000243d
    292c:	40000c04 	.word	0x40000c04
    2930:	000024ad 	.word	0x000024ad
    2934:	40000c08 	.word	0x40000c08
    2938:	0000247d 	.word	0x0000247d
    293c:	00002ded 	.word	0x00002ded

00002940 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2940:	b510      	push	{r4, lr}
    2942:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2944:	4b06      	ldr	r3, [pc, #24]	; (2960 <system_gclk_chan_enable+0x20>)
    2946:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2948:	4b06      	ldr	r3, [pc, #24]	; (2964 <system_gclk_chan_enable+0x24>)
    294a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    294c:	4a06      	ldr	r2, [pc, #24]	; (2968 <system_gclk_chan_enable+0x28>)
    294e:	8851      	ldrh	r1, [r2, #2]
    2950:	2380      	movs	r3, #128	; 0x80
    2952:	01db      	lsls	r3, r3, #7
    2954:	430b      	orrs	r3, r1
    2956:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2958:	4b04      	ldr	r3, [pc, #16]	; (296c <system_gclk_chan_enable+0x2c>)
    295a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    295c:	bd10      	pop	{r4, pc}
    295e:	46c0      	nop			; (mov r8, r8)
    2960:	0000243d 	.word	0x0000243d
    2964:	40000c02 	.word	0x40000c02
    2968:	40000c00 	.word	0x40000c00
    296c:	0000247d 	.word	0x0000247d

00002970 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2970:	b510      	push	{r4, lr}
    2972:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2974:	4b0f      	ldr	r3, [pc, #60]	; (29b4 <system_gclk_chan_disable+0x44>)
    2976:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2978:	4b0f      	ldr	r3, [pc, #60]	; (29b8 <system_gclk_chan_disable+0x48>)
    297a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    297c:	4b0f      	ldr	r3, [pc, #60]	; (29bc <system_gclk_chan_disable+0x4c>)
    297e:	885a      	ldrh	r2, [r3, #2]
    2980:	0512      	lsls	r2, r2, #20
    2982:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2984:	8859      	ldrh	r1, [r3, #2]
    2986:	4a0e      	ldr	r2, [pc, #56]	; (29c0 <system_gclk_chan_disable+0x50>)
    2988:	400a      	ands	r2, r1
    298a:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    298c:	8859      	ldrh	r1, [r3, #2]
    298e:	4a0d      	ldr	r2, [pc, #52]	; (29c4 <system_gclk_chan_disable+0x54>)
    2990:	400a      	ands	r2, r1
    2992:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2994:	0019      	movs	r1, r3
    2996:	2280      	movs	r2, #128	; 0x80
    2998:	01d2      	lsls	r2, r2, #7
    299a:	884b      	ldrh	r3, [r1, #2]
    299c:	4213      	tst	r3, r2
    299e:	d1fc      	bne.n	299a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    29a0:	4906      	ldr	r1, [pc, #24]	; (29bc <system_gclk_chan_disable+0x4c>)
    29a2:	884c      	ldrh	r4, [r1, #2]
    29a4:	0202      	lsls	r2, r0, #8
    29a6:	4b06      	ldr	r3, [pc, #24]	; (29c0 <system_gclk_chan_disable+0x50>)
    29a8:	4023      	ands	r3, r4
    29aa:	4313      	orrs	r3, r2
    29ac:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    29ae:	4b06      	ldr	r3, [pc, #24]	; (29c8 <system_gclk_chan_disable+0x58>)
    29b0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    29b2:	bd10      	pop	{r4, pc}
    29b4:	0000243d 	.word	0x0000243d
    29b8:	40000c02 	.word	0x40000c02
    29bc:	40000c00 	.word	0x40000c00
    29c0:	fffff0ff 	.word	0xfffff0ff
    29c4:	ffffbfff 	.word	0xffffbfff
    29c8:	0000247d 	.word	0x0000247d

000029cc <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    29cc:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    29ce:	780c      	ldrb	r4, [r1, #0]
    29d0:	0224      	lsls	r4, r4, #8
    29d2:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    29d4:	4b02      	ldr	r3, [pc, #8]	; (29e0 <system_gclk_chan_set_config+0x14>)
    29d6:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    29d8:	b2a4      	uxth	r4, r4
    29da:	4b02      	ldr	r3, [pc, #8]	; (29e4 <system_gclk_chan_set_config+0x18>)
    29dc:	805c      	strh	r4, [r3, #2]
}
    29de:	bd10      	pop	{r4, pc}
    29e0:	00002971 	.word	0x00002971
    29e4:	40000c00 	.word	0x40000c00

000029e8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    29e8:	b510      	push	{r4, lr}
    29ea:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    29ec:	4b06      	ldr	r3, [pc, #24]	; (2a08 <system_gclk_chan_get_hz+0x20>)
    29ee:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    29f0:	4b06      	ldr	r3, [pc, #24]	; (2a0c <system_gclk_chan_get_hz+0x24>)
    29f2:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    29f4:	4b06      	ldr	r3, [pc, #24]	; (2a10 <system_gclk_chan_get_hz+0x28>)
    29f6:	885c      	ldrh	r4, [r3, #2]
    29f8:	0524      	lsls	r4, r4, #20
    29fa:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    29fc:	4b05      	ldr	r3, [pc, #20]	; (2a14 <system_gclk_chan_get_hz+0x2c>)
    29fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2a00:	0020      	movs	r0, r4
    2a02:	4b05      	ldr	r3, [pc, #20]	; (2a18 <system_gclk_chan_get_hz+0x30>)
    2a04:	4798      	blx	r3
}
    2a06:	bd10      	pop	{r4, pc}
    2a08:	0000243d 	.word	0x0000243d
    2a0c:	40000c02 	.word	0x40000c02
    2a10:	40000c00 	.word	0x40000c00
    2a14:	0000247d 	.word	0x0000247d
    2a18:	000028b5 	.word	0x000028b5

00002a1c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2a1c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2a1e:	78d3      	ldrb	r3, [r2, #3]
    2a20:	2b00      	cmp	r3, #0
    2a22:	d11e      	bne.n	2a62 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2a24:	7813      	ldrb	r3, [r2, #0]
    2a26:	2b80      	cmp	r3, #128	; 0x80
    2a28:	d004      	beq.n	2a34 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2a2a:	061b      	lsls	r3, r3, #24
    2a2c:	2480      	movs	r4, #128	; 0x80
    2a2e:	0264      	lsls	r4, r4, #9
    2a30:	4323      	orrs	r3, r4
    2a32:	e000      	b.n	2a36 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2a34:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2a36:	7854      	ldrb	r4, [r2, #1]
    2a38:	2502      	movs	r5, #2
    2a3a:	43ac      	bics	r4, r5
    2a3c:	d10a      	bne.n	2a54 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2a3e:	7894      	ldrb	r4, [r2, #2]
    2a40:	2c00      	cmp	r4, #0
    2a42:	d103      	bne.n	2a4c <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2a44:	2480      	movs	r4, #128	; 0x80
    2a46:	02a4      	lsls	r4, r4, #10
    2a48:	4323      	orrs	r3, r4
    2a4a:	e002      	b.n	2a52 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2a4c:	24c0      	movs	r4, #192	; 0xc0
    2a4e:	02e4      	lsls	r4, r4, #11
    2a50:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2a52:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2a54:	7854      	ldrb	r4, [r2, #1]
    2a56:	3c01      	subs	r4, #1
    2a58:	2c01      	cmp	r4, #1
    2a5a:	d812      	bhi.n	2a82 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2a5c:	4c18      	ldr	r4, [pc, #96]	; (2ac0 <_system_pinmux_config+0xa4>)
    2a5e:	4023      	ands	r3, r4
    2a60:	e00f      	b.n	2a82 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2a62:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2a64:	040b      	lsls	r3, r1, #16
    2a66:	0c1b      	lsrs	r3, r3, #16
    2a68:	24a0      	movs	r4, #160	; 0xa0
    2a6a:	05e4      	lsls	r4, r4, #23
    2a6c:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2a6e:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2a70:	0c0b      	lsrs	r3, r1, #16
    2a72:	24d0      	movs	r4, #208	; 0xd0
    2a74:	0624      	lsls	r4, r4, #24
    2a76:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2a78:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2a7a:	78d3      	ldrb	r3, [r2, #3]
    2a7c:	2b00      	cmp	r3, #0
    2a7e:	d018      	beq.n	2ab2 <_system_pinmux_config+0x96>
    2a80:	e01c      	b.n	2abc <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2a82:	040c      	lsls	r4, r1, #16
    2a84:	0c24      	lsrs	r4, r4, #16
    2a86:	25a0      	movs	r5, #160	; 0xa0
    2a88:	05ed      	lsls	r5, r5, #23
    2a8a:	432c      	orrs	r4, r5
    2a8c:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2a8e:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2a90:	0c0c      	lsrs	r4, r1, #16
    2a92:	25d0      	movs	r5, #208	; 0xd0
    2a94:	062d      	lsls	r5, r5, #24
    2a96:	432c      	orrs	r4, r5
    2a98:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2a9a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2a9c:	78d4      	ldrb	r4, [r2, #3]
    2a9e:	2c00      	cmp	r4, #0
    2aa0:	d10c      	bne.n	2abc <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2aa2:	035b      	lsls	r3, r3, #13
    2aa4:	d505      	bpl.n	2ab2 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2aa6:	7893      	ldrb	r3, [r2, #2]
    2aa8:	2b01      	cmp	r3, #1
    2aaa:	d101      	bne.n	2ab0 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    2aac:	6181      	str	r1, [r0, #24]
    2aae:	e000      	b.n	2ab2 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    2ab0:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2ab2:	7853      	ldrb	r3, [r2, #1]
    2ab4:	3b01      	subs	r3, #1
    2ab6:	2b01      	cmp	r3, #1
    2ab8:	d800      	bhi.n	2abc <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2aba:	6081      	str	r1, [r0, #8]
		}
	}
}
    2abc:	bd30      	pop	{r4, r5, pc}
    2abe:	46c0      	nop			; (mov r8, r8)
    2ac0:	fffbffff 	.word	0xfffbffff

00002ac4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2ac4:	b510      	push	{r4, lr}
    2ac6:	0003      	movs	r3, r0
    2ac8:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2aca:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2acc:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2ace:	2900      	cmp	r1, #0
    2ad0:	d104      	bne.n	2adc <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    2ad2:	0958      	lsrs	r0, r3, #5
    2ad4:	01c0      	lsls	r0, r0, #7
    2ad6:	4905      	ldr	r1, [pc, #20]	; (2aec <system_pinmux_pin_set_config+0x28>)
    2ad8:	468c      	mov	ip, r1
    2ada:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    2adc:	211f      	movs	r1, #31
    2ade:	400b      	ands	r3, r1
    2ae0:	391e      	subs	r1, #30
    2ae2:	4099      	lsls	r1, r3
    2ae4:	4b02      	ldr	r3, [pc, #8]	; (2af0 <system_pinmux_pin_set_config+0x2c>)
    2ae6:	4798      	blx	r3
}
    2ae8:	bd10      	pop	{r4, pc}
    2aea:	46c0      	nop			; (mov r8, r8)
    2aec:	41004400 	.word	0x41004400
    2af0:	00002a1d 	.word	0x00002a1d

00002af4 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2af4:	4770      	bx	lr
    2af6:	46c0      	nop			; (mov r8, r8)

00002af8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2af8:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2afa:	4b05      	ldr	r3, [pc, #20]	; (2b10 <system_init+0x18>)
    2afc:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2afe:	4b05      	ldr	r3, [pc, #20]	; (2b14 <system_init+0x1c>)
    2b00:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2b02:	4b05      	ldr	r3, [pc, #20]	; (2b18 <system_init+0x20>)
    2b04:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2b06:	4b05      	ldr	r3, [pc, #20]	; (2b1c <system_init+0x24>)
    2b08:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2b0a:	4b05      	ldr	r3, [pc, #20]	; (2b20 <system_init+0x28>)
    2b0c:	4798      	blx	r3
}
    2b0e:	bd10      	pop	{r4, pc}
    2b10:	000026a9 	.word	0x000026a9
    2b14:	000023f1 	.word	0x000023f1
    2b18:	00002af5 	.word	0x00002af5
    2b1c:	00002af5 	.word	0x00002af5
    2b20:	00002af5 	.word	0x00002af5

00002b24 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2b24:	e7fe      	b.n	2b24 <Dummy_Handler>
    2b26:	46c0      	nop			; (mov r8, r8)

00002b28 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2b28:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2b2a:	4b2e      	ldr	r3, [pc, #184]	; (2be4 <Reset_Handler+0xbc>)
    2b2c:	4a2e      	ldr	r2, [pc, #184]	; (2be8 <Reset_Handler+0xc0>)
    2b2e:	429a      	cmp	r2, r3
    2b30:	d003      	beq.n	2b3a <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    2b32:	4b2e      	ldr	r3, [pc, #184]	; (2bec <Reset_Handler+0xc4>)
    2b34:	4a2b      	ldr	r2, [pc, #172]	; (2be4 <Reset_Handler+0xbc>)
    2b36:	429a      	cmp	r2, r3
    2b38:	d304      	bcc.n	2b44 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2b3a:	4b2d      	ldr	r3, [pc, #180]	; (2bf0 <Reset_Handler+0xc8>)
    2b3c:	4a2d      	ldr	r2, [pc, #180]	; (2bf4 <Reset_Handler+0xcc>)
    2b3e:	429a      	cmp	r2, r3
    2b40:	d310      	bcc.n	2b64 <Reset_Handler+0x3c>
    2b42:	e01e      	b.n	2b82 <Reset_Handler+0x5a>
    2b44:	4a2c      	ldr	r2, [pc, #176]	; (2bf8 <Reset_Handler+0xd0>)
    2b46:	4b29      	ldr	r3, [pc, #164]	; (2bec <Reset_Handler+0xc4>)
    2b48:	3303      	adds	r3, #3
    2b4a:	1a9b      	subs	r3, r3, r2
    2b4c:	089b      	lsrs	r3, r3, #2
    2b4e:	3301      	adds	r3, #1
    2b50:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2b52:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2b54:	4823      	ldr	r0, [pc, #140]	; (2be4 <Reset_Handler+0xbc>)
    2b56:	4924      	ldr	r1, [pc, #144]	; (2be8 <Reset_Handler+0xc0>)
    2b58:	588c      	ldr	r4, [r1, r2]
    2b5a:	5084      	str	r4, [r0, r2]
    2b5c:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2b5e:	429a      	cmp	r2, r3
    2b60:	d1fa      	bne.n	2b58 <Reset_Handler+0x30>
    2b62:	e7ea      	b.n	2b3a <Reset_Handler+0x12>
    2b64:	4a25      	ldr	r2, [pc, #148]	; (2bfc <Reset_Handler+0xd4>)
    2b66:	4b22      	ldr	r3, [pc, #136]	; (2bf0 <Reset_Handler+0xc8>)
    2b68:	3303      	adds	r3, #3
    2b6a:	1a9b      	subs	r3, r3, r2
    2b6c:	089b      	lsrs	r3, r3, #2
    2b6e:	3301      	adds	r3, #1
    2b70:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2b72:	2200      	movs	r2, #0
                *pDest++ = 0;
    2b74:	481f      	ldr	r0, [pc, #124]	; (2bf4 <Reset_Handler+0xcc>)
    2b76:	2100      	movs	r1, #0
    2b78:	1814      	adds	r4, r2, r0
    2b7a:	6021      	str	r1, [r4, #0]
    2b7c:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2b7e:	429a      	cmp	r2, r3
    2b80:	d1fa      	bne.n	2b78 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2b82:	4a1f      	ldr	r2, [pc, #124]	; (2c00 <Reset_Handler+0xd8>)
    2b84:	21ff      	movs	r1, #255	; 0xff
    2b86:	4b1f      	ldr	r3, [pc, #124]	; (2c04 <Reset_Handler+0xdc>)
    2b88:	438b      	bics	r3, r1
    2b8a:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2b8c:	39fd      	subs	r1, #253	; 0xfd
    2b8e:	2390      	movs	r3, #144	; 0x90
    2b90:	005b      	lsls	r3, r3, #1
    2b92:	4a1d      	ldr	r2, [pc, #116]	; (2c08 <Reset_Handler+0xe0>)
    2b94:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2b96:	481d      	ldr	r0, [pc, #116]	; (2c0c <Reset_Handler+0xe4>)
    2b98:	78c3      	ldrb	r3, [r0, #3]
    2b9a:	2403      	movs	r4, #3
    2b9c:	43a3      	bics	r3, r4
    2b9e:	2202      	movs	r2, #2
    2ba0:	4313      	orrs	r3, r2
    2ba2:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2ba4:	78c3      	ldrb	r3, [r0, #3]
    2ba6:	260c      	movs	r6, #12
    2ba8:	43b3      	bics	r3, r6
    2baa:	2108      	movs	r1, #8
    2bac:	430b      	orrs	r3, r1
    2bae:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2bb0:	4b17      	ldr	r3, [pc, #92]	; (2c10 <Reset_Handler+0xe8>)
    2bb2:	7b98      	ldrb	r0, [r3, #14]
    2bb4:	2530      	movs	r5, #48	; 0x30
    2bb6:	43a8      	bics	r0, r5
    2bb8:	0005      	movs	r5, r0
    2bba:	2020      	movs	r0, #32
    2bbc:	4328      	orrs	r0, r5
    2bbe:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2bc0:	7b98      	ldrb	r0, [r3, #14]
    2bc2:	43b0      	bics	r0, r6
    2bc4:	4301      	orrs	r1, r0
    2bc6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2bc8:	7b99      	ldrb	r1, [r3, #14]
    2bca:	43a1      	bics	r1, r4
    2bcc:	430a      	orrs	r2, r1
    2bce:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2bd0:	4a10      	ldr	r2, [pc, #64]	; (2c14 <Reset_Handler+0xec>)
    2bd2:	6851      	ldr	r1, [r2, #4]
    2bd4:	2380      	movs	r3, #128	; 0x80
    2bd6:	430b      	orrs	r3, r1
    2bd8:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    2bda:	4b0f      	ldr	r3, [pc, #60]	; (2c18 <Reset_Handler+0xf0>)
    2bdc:	4798      	blx	r3

        /* Branch to main function */
        main();
    2bde:	4b0f      	ldr	r3, [pc, #60]	; (2c1c <Reset_Handler+0xf4>)
    2be0:	4798      	blx	r3
    2be2:	e7fe      	b.n	2be2 <Reset_Handler+0xba>
    2be4:	20000000 	.word	0x20000000
    2be8:	00005e10 	.word	0x00005e10
    2bec:	20000070 	.word	0x20000070
    2bf0:	200001f0 	.word	0x200001f0
    2bf4:	20000070 	.word	0x20000070
    2bf8:	20000004 	.word	0x20000004
    2bfc:	20000074 	.word	0x20000074
    2c00:	e000ed00 	.word	0xe000ed00
    2c04:	00000000 	.word	0x00000000
    2c08:	41007000 	.word	0x41007000
    2c0c:	41005000 	.word	0x41005000
    2c10:	41004800 	.word	0x41004800
    2c14:	41004000 	.word	0x41004000
    2c18:	00004a69 	.word	0x00004a69
    2c1c:	00002d5d 	.word	0x00002d5d

00002c20 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2c20:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2c22:	4a06      	ldr	r2, [pc, #24]	; (2c3c <_sbrk+0x1c>)
    2c24:	6812      	ldr	r2, [r2, #0]
    2c26:	2a00      	cmp	r2, #0
    2c28:	d102      	bne.n	2c30 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    2c2a:	4905      	ldr	r1, [pc, #20]	; (2c40 <_sbrk+0x20>)
    2c2c:	4a03      	ldr	r2, [pc, #12]	; (2c3c <_sbrk+0x1c>)
    2c2e:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    2c30:	4a02      	ldr	r2, [pc, #8]	; (2c3c <_sbrk+0x1c>)
    2c32:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2c34:	18c3      	adds	r3, r0, r3
    2c36:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2c38:	4770      	bx	lr
    2c3a:	46c0      	nop			; (mov r8, r8)
    2c3c:	200000c4 	.word	0x200000c4
    2c40:	200021f0 	.word	0x200021f0

00002c44 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2c44:	2001      	movs	r0, #1
    2c46:	4240      	negs	r0, r0
    2c48:	4770      	bx	lr
    2c4a:	46c0      	nop			; (mov r8, r8)

00002c4c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2c4c:	2380      	movs	r3, #128	; 0x80
    2c4e:	019b      	lsls	r3, r3, #6
    2c50:	604b      	str	r3, [r1, #4]

	return 0;
}
    2c52:	2000      	movs	r0, #0
    2c54:	4770      	bx	lr
    2c56:	46c0      	nop			; (mov r8, r8)

00002c58 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2c58:	2001      	movs	r0, #1
    2c5a:	4770      	bx	lr

00002c5c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2c5c:	2000      	movs	r0, #0
    2c5e:	4770      	bx	lr

00002c60 <configure_OCTO_peripheral>:
    }
}


void configure_OCTO_peripheral()
{
    2c60:	b570      	push	{r4, r5, r6, lr}
    2c62:	b082      	sub	sp, #8
    2c64:	2280      	movs	r2, #128	; 0x80
    2c66:	01d2      	lsls	r2, r2, #7
    2c68:	4b25      	ldr	r3, [pc, #148]	; (2d00 <configure_OCTO_peripheral+0xa0>)
    2c6a:	619a      	str	r2, [r3, #24]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    2c6c:	2201      	movs	r2, #1
    2c6e:	4b25      	ldr	r3, [pc, #148]	; (2d04 <configure_OCTO_peripheral+0xa4>)
    2c70:	701a      	strb	r2, [r3, #0]
    2c72:	f3bf 8f5f 	dmb	sy
    2c76:	b662      	cpsie	i
    
    // Enable global interrupts
    system_interrupt_enable_global();
    
    // USART Configuration
    configure_usart();
    2c78:	4b23      	ldr	r3, [pc, #140]	; (2d08 <configure_OCTO_peripheral+0xa8>)
    2c7a:	4798      	blx	r3
    configure_usart_callbacks();
    2c7c:	4b23      	ldr	r3, [pc, #140]	; (2d0c <configure_OCTO_peripheral+0xac>)
    2c7e:	4798      	blx	r3

    // Debug USART - Header transmitting
#ifdef DBG_MODE
    printf("\n\nOCTO Board - %s, %s\n\n", __DATE__, __TIME__);
    2c80:	4a23      	ldr	r2, [pc, #140]	; (2d10 <configure_OCTO_peripheral+0xb0>)
    2c82:	4924      	ldr	r1, [pc, #144]	; (2d14 <configure_OCTO_peripheral+0xb4>)
    2c84:	4824      	ldr	r0, [pc, #144]	; (2d18 <configure_OCTO_peripheral+0xb8>)
    2c86:	4b25      	ldr	r3, [pc, #148]	; (2d1c <configure_OCTO_peripheral+0xbc>)
    2c88:	4798      	blx	r3
#endif

    // Configure the DAC - LED stripe
    configure_dac();
    2c8a:	4b25      	ldr	r3, [pc, #148]	; (2d20 <configure_OCTO_peripheral+0xc0>)
    2c8c:	4798      	blx	r3

    // Initial state of the LED stripe
    set_led_bright_percent(0);
    2c8e:	2000      	movs	r0, #0
    2c90:	4b24      	ldr	r3, [pc, #144]	; (2d24 <configure_OCTO_peripheral+0xc4>)
    2c92:	4798      	blx	r3
       
    // Configure the RTC - Used as Tick (1ms)
    configure_rtc_count();
    2c94:	4b24      	ldr	r3, [pc, #144]	; (2d28 <configure_OCTO_peripheral+0xc8>)
    2c96:	4798      	blx	r3

// Variables for testing!
uint32_t adc_reading = 0, reading = 0;
    2c98:	2300      	movs	r3, #0
    2c9a:	9301      	str	r3, [sp, #4]
    2c9c:	9300      	str	r3, [sp, #0]

    // Configure IC device and enable
    configure_gas_gauge();
    2c9e:	4b23      	ldr	r3, [pc, #140]	; (2d2c <configure_OCTO_peripheral+0xcc>)
    2ca0:	4798      	blx	r3
    if (gas_gauge_read(&adc_reading, &reading))
    2ca2:	4669      	mov	r1, sp
    2ca4:	a801      	add	r0, sp, #4
    2ca6:	4b22      	ldr	r3, [pc, #136]	; (2d30 <configure_OCTO_peripheral+0xd0>)
    2ca8:	4798      	blx	r3
    2caa:	2800      	cmp	r0, #0
    2cac:	d004      	beq.n	2cb8 <configure_OCTO_peripheral+0x58>
    {
        printf("Gas gauge read: %d \t|\t percent: %d\n", adc_reading, reading);
    2cae:	9a00      	ldr	r2, [sp, #0]
    2cb0:	9901      	ldr	r1, [sp, #4]
    2cb2:	4820      	ldr	r0, [pc, #128]	; (2d34 <configure_OCTO_peripheral+0xd4>)
    2cb4:	4b19      	ldr	r3, [pc, #100]	; (2d1c <configure_OCTO_peripheral+0xbc>)
    2cb6:	4798      	blx	r3
    

    // Initial configuration and read of the Internal ADC - Copy and paste this code into the function of reading
    

    configure_adc_VMPPT();
    2cb8:	4b1f      	ldr	r3, [pc, #124]	; (2d38 <configure_OCTO_peripheral+0xd8>)
    2cba:	4798      	blx	r3
    
    get_value_VMPPT(&adc_reading, &reading);
    2cbc:	4669      	mov	r1, sp
    2cbe:	a801      	add	r0, sp, #4
    2cc0:	4b1e      	ldr	r3, [pc, #120]	; (2d3c <configure_OCTO_peripheral+0xdc>)
    2cc2:	4798      	blx	r3
#ifdef DBG_MODE
    printf("VMPPT ADC Read: %d \t|\t converted: %dV\n", adc_reading, reading);
    2cc4:	9a00      	ldr	r2, [sp, #0]
    2cc6:	9901      	ldr	r1, [sp, #4]
    2cc8:	481d      	ldr	r0, [pc, #116]	; (2d40 <configure_OCTO_peripheral+0xe0>)
    2cca:	4c14      	ldr	r4, [pc, #80]	; (2d1c <configure_OCTO_peripheral+0xbc>)
    2ccc:	47a0      	blx	r4
#endif
    
    turn_off_adc();
    2cce:	4b1d      	ldr	r3, [pc, #116]	; (2d44 <configure_OCTO_peripheral+0xe4>)
    2cd0:	4798      	blx	r3
    
    
    configure_adc_TEMP();
    2cd2:	4b1d      	ldr	r3, [pc, #116]	; (2d48 <configure_OCTO_peripheral+0xe8>)
    2cd4:	4798      	blx	r3
      
    get_value_TEMP(&adc_reading, &reading);
    2cd6:	4669      	mov	r1, sp
    2cd8:	a801      	add	r0, sp, #4
    2cda:	4b1c      	ldr	r3, [pc, #112]	; (2d4c <configure_OCTO_peripheral+0xec>)
    2cdc:	4798      	blx	r3
#ifdef DBG_MODE
    printf("TEMP ADC Read: %d \t|\t converted: %d.%dC\n", adc_reading, reading/10, reading%10);
    2cde:	9d00      	ldr	r5, [sp, #0]
    2ce0:	210a      	movs	r1, #10
    2ce2:	0028      	movs	r0, r5
    2ce4:	4b1a      	ldr	r3, [pc, #104]	; (2d50 <configure_OCTO_peripheral+0xf0>)
    2ce6:	4798      	blx	r3
    2ce8:	000e      	movs	r6, r1
    2cea:	210a      	movs	r1, #10
    2cec:	0028      	movs	r0, r5
    2cee:	4b19      	ldr	r3, [pc, #100]	; (2d54 <configure_OCTO_peripheral+0xf4>)
    2cf0:	4798      	blx	r3
    2cf2:	0002      	movs	r2, r0
    2cf4:	0033      	movs	r3, r6
    2cf6:	9901      	ldr	r1, [sp, #4]
    2cf8:	4817      	ldr	r0, [pc, #92]	; (2d58 <configure_OCTO_peripheral+0xf8>)
    2cfa:	47a0      	blx	r4
#endif
    2cfc:	b002      	add	sp, #8
    2cfe:	bd70      	pop	{r4, r5, r6, pc}
    2d00:	41004400 	.word	0x41004400
    2d04:	20000008 	.word	0x20000008
    2d08:	00000185 	.word	0x00000185
    2d0c:	000002ed 	.word	0x000002ed
    2d10:	00005c2c 	.word	0x00005c2c
    2d14:	00005c38 	.word	0x00005c38
    2d18:	00005c44 	.word	0x00005c44
    2d1c:	00004ad9 	.word	0x00004ad9
    2d20:	00000889 	.word	0x00000889
    2d24:	000008c1 	.word	0x000008c1
    2d28:	000009f5 	.word	0x000009f5
    2d2c:	000008e9 	.word	0x000008e9
    2d30:	00000999 	.word	0x00000999
    2d34:	00005c5c 	.word	0x00005c5c
    2d38:	0000065d 	.word	0x0000065d
    2d3c:	00000751 	.word	0x00000751
    2d40:	00005c80 	.word	0x00005c80
    2d44:	0000071d 	.word	0x0000071d
    2d48:	000006bd 	.word	0x000006bd
    2d4c:	000007e5 	.word	0x000007e5
    2d50:	00002ef9 	.word	0x00002ef9
    2d54:	00002ded 	.word	0x00002ded
    2d58:	00005ca8 	.word	0x00005ca8

00002d5c <main>:

//=============================================================================
//! \brief Main Function.
//=============================================================================
int main (void)
{
    2d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d5e:	b083      	sub	sp, #12
	system_init();
    2d60:	4b16      	ldr	r3, [pc, #88]	; (2dbc <main+0x60>)
    2d62:	4798      	blx	r3
    
    delay_init();
    2d64:	4b16      	ldr	r3, [pc, #88]	; (2dc0 <main+0x64>)
    2d66:	4798      	blx	r3
    2d68:	2201      	movs	r2, #1
    2d6a:	4b16      	ldr	r3, [pc, #88]	; (2dc4 <main+0x68>)
    2d6c:	701a      	strb	r2, [r3, #0]
    2d6e:	f3bf 8f5f 	dmb	sy
    2d72:	b662      	cpsie	i
    system_interrupt_enable_global();

	/* Insert application code here, after the board has been initialized. */
    
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();
    2d74:	4b14      	ldr	r3, [pc, #80]	; (2dc8 <main+0x6c>)
    2d76:	4798      	blx	r3
    // Used with the DAC for the led brightness
    uint16_t led_bright = 0;
    bool     led_rising = true;
    
    // RTC timing
    uint32_t timer = get_tick();
    2d78:	4b14      	ldr	r3, [pc, #80]	; (2dcc <main+0x70>)
    2d7a:	4798      	blx	r3
    2d7c:	0005      	movs	r5, r0
    
    while (true) {
        
        if (tick_elapsed(timer) % 1000 == 0)
    2d7e:	4f14      	ldr	r7, [pc, #80]	; (2dd0 <main+0x74>)
    2d80:	4e14      	ldr	r6, [pc, #80]	; (2dd4 <main+0x78>)
    2d82:	24fa      	movs	r4, #250	; 0xfa
    2d84:	00a4      	lsls	r4, r4, #2
    2d86:	0028      	movs	r0, r5
    2d88:	47b8      	blx	r7
    2d8a:	0021      	movs	r1, r4
    2d8c:	47b0      	blx	r6
    2d8e:	2900      	cmp	r1, #0
    2d90:	d111      	bne.n	2db6 <main+0x5a>
                //{
                    //led_bright -= 5;
                //}
            //}
            
            uint32_t adc_reading = 0, reading = 0;
    2d92:	2300      	movs	r3, #0
    2d94:	9300      	str	r3, [sp, #0]
    2d96:	9301      	str	r3, [sp, #4]
            
            if (gas_gauge_read(&adc_reading, &reading))
    2d98:	a901      	add	r1, sp, #4
    2d9a:	4668      	mov	r0, sp
    2d9c:	4b0e      	ldr	r3, [pc, #56]	; (2dd8 <main+0x7c>)
    2d9e:	4798      	blx	r3
    2da0:	2800      	cmp	r0, #0
    2da2:	d004      	beq.n	2dae <main+0x52>
            {
                printf("Gas gauge read: %d \t|\t percent: %d\n", adc_reading, reading);
    2da4:	9a01      	ldr	r2, [sp, #4]
    2da6:	9900      	ldr	r1, [sp, #0]
    2da8:	480c      	ldr	r0, [pc, #48]	; (2ddc <main+0x80>)
    2daa:	4b0d      	ldr	r3, [pc, #52]	; (2de0 <main+0x84>)
    2dac:	4798      	blx	r3
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    2dae:	2280      	movs	r2, #128	; 0x80
    2db0:	01d2      	lsls	r2, r2, #7
    2db2:	4b0c      	ldr	r3, [pc, #48]	; (2de4 <main+0x88>)
    2db4:	61da      	str	r2, [r3, #28]
            }
            
            port_pin_toggle_output_level(LED_RED_PIN);            
        }
        
        bt_usart_receive_job();
    2db6:	4b0c      	ldr	r3, [pc, #48]	; (2de8 <main+0x8c>)
    2db8:	4798      	blx	r3
    }
    2dba:	e7e4      	b.n	2d86 <main+0x2a>
    2dbc:	00002af9 	.word	0x00002af9
    2dc0:	0000033d 	.word	0x0000033d
    2dc4:	20000008 	.word	0x20000008
    2dc8:	00002c61 	.word	0x00002c61
    2dcc:	00000a35 	.word	0x00000a35
    2dd0:	00000a49 	.word	0x00000a49
    2dd4:	00002ef9 	.word	0x00002ef9
    2dd8:	00000999 	.word	0x00000999
    2ddc:	00005c5c 	.word	0x00005c5c
    2de0:	00004ad9 	.word	0x00004ad9
    2de4:	41004400 	.word	0x41004400
    2de8:	00000321 	.word	0x00000321

00002dec <__aeabi_uidiv>:
    2dec:	2200      	movs	r2, #0
    2dee:	0843      	lsrs	r3, r0, #1
    2df0:	428b      	cmp	r3, r1
    2df2:	d374      	bcc.n	2ede <__aeabi_uidiv+0xf2>
    2df4:	0903      	lsrs	r3, r0, #4
    2df6:	428b      	cmp	r3, r1
    2df8:	d35f      	bcc.n	2eba <__aeabi_uidiv+0xce>
    2dfa:	0a03      	lsrs	r3, r0, #8
    2dfc:	428b      	cmp	r3, r1
    2dfe:	d344      	bcc.n	2e8a <__aeabi_uidiv+0x9e>
    2e00:	0b03      	lsrs	r3, r0, #12
    2e02:	428b      	cmp	r3, r1
    2e04:	d328      	bcc.n	2e58 <__aeabi_uidiv+0x6c>
    2e06:	0c03      	lsrs	r3, r0, #16
    2e08:	428b      	cmp	r3, r1
    2e0a:	d30d      	bcc.n	2e28 <__aeabi_uidiv+0x3c>
    2e0c:	22ff      	movs	r2, #255	; 0xff
    2e0e:	0209      	lsls	r1, r1, #8
    2e10:	ba12      	rev	r2, r2
    2e12:	0c03      	lsrs	r3, r0, #16
    2e14:	428b      	cmp	r3, r1
    2e16:	d302      	bcc.n	2e1e <__aeabi_uidiv+0x32>
    2e18:	1212      	asrs	r2, r2, #8
    2e1a:	0209      	lsls	r1, r1, #8
    2e1c:	d065      	beq.n	2eea <__aeabi_uidiv+0xfe>
    2e1e:	0b03      	lsrs	r3, r0, #12
    2e20:	428b      	cmp	r3, r1
    2e22:	d319      	bcc.n	2e58 <__aeabi_uidiv+0x6c>
    2e24:	e000      	b.n	2e28 <__aeabi_uidiv+0x3c>
    2e26:	0a09      	lsrs	r1, r1, #8
    2e28:	0bc3      	lsrs	r3, r0, #15
    2e2a:	428b      	cmp	r3, r1
    2e2c:	d301      	bcc.n	2e32 <__aeabi_uidiv+0x46>
    2e2e:	03cb      	lsls	r3, r1, #15
    2e30:	1ac0      	subs	r0, r0, r3
    2e32:	4152      	adcs	r2, r2
    2e34:	0b83      	lsrs	r3, r0, #14
    2e36:	428b      	cmp	r3, r1
    2e38:	d301      	bcc.n	2e3e <__aeabi_uidiv+0x52>
    2e3a:	038b      	lsls	r3, r1, #14
    2e3c:	1ac0      	subs	r0, r0, r3
    2e3e:	4152      	adcs	r2, r2
    2e40:	0b43      	lsrs	r3, r0, #13
    2e42:	428b      	cmp	r3, r1
    2e44:	d301      	bcc.n	2e4a <__aeabi_uidiv+0x5e>
    2e46:	034b      	lsls	r3, r1, #13
    2e48:	1ac0      	subs	r0, r0, r3
    2e4a:	4152      	adcs	r2, r2
    2e4c:	0b03      	lsrs	r3, r0, #12
    2e4e:	428b      	cmp	r3, r1
    2e50:	d301      	bcc.n	2e56 <__aeabi_uidiv+0x6a>
    2e52:	030b      	lsls	r3, r1, #12
    2e54:	1ac0      	subs	r0, r0, r3
    2e56:	4152      	adcs	r2, r2
    2e58:	0ac3      	lsrs	r3, r0, #11
    2e5a:	428b      	cmp	r3, r1
    2e5c:	d301      	bcc.n	2e62 <__aeabi_uidiv+0x76>
    2e5e:	02cb      	lsls	r3, r1, #11
    2e60:	1ac0      	subs	r0, r0, r3
    2e62:	4152      	adcs	r2, r2
    2e64:	0a83      	lsrs	r3, r0, #10
    2e66:	428b      	cmp	r3, r1
    2e68:	d301      	bcc.n	2e6e <__aeabi_uidiv+0x82>
    2e6a:	028b      	lsls	r3, r1, #10
    2e6c:	1ac0      	subs	r0, r0, r3
    2e6e:	4152      	adcs	r2, r2
    2e70:	0a43      	lsrs	r3, r0, #9
    2e72:	428b      	cmp	r3, r1
    2e74:	d301      	bcc.n	2e7a <__aeabi_uidiv+0x8e>
    2e76:	024b      	lsls	r3, r1, #9
    2e78:	1ac0      	subs	r0, r0, r3
    2e7a:	4152      	adcs	r2, r2
    2e7c:	0a03      	lsrs	r3, r0, #8
    2e7e:	428b      	cmp	r3, r1
    2e80:	d301      	bcc.n	2e86 <__aeabi_uidiv+0x9a>
    2e82:	020b      	lsls	r3, r1, #8
    2e84:	1ac0      	subs	r0, r0, r3
    2e86:	4152      	adcs	r2, r2
    2e88:	d2cd      	bcs.n	2e26 <__aeabi_uidiv+0x3a>
    2e8a:	09c3      	lsrs	r3, r0, #7
    2e8c:	428b      	cmp	r3, r1
    2e8e:	d301      	bcc.n	2e94 <__aeabi_uidiv+0xa8>
    2e90:	01cb      	lsls	r3, r1, #7
    2e92:	1ac0      	subs	r0, r0, r3
    2e94:	4152      	adcs	r2, r2
    2e96:	0983      	lsrs	r3, r0, #6
    2e98:	428b      	cmp	r3, r1
    2e9a:	d301      	bcc.n	2ea0 <__aeabi_uidiv+0xb4>
    2e9c:	018b      	lsls	r3, r1, #6
    2e9e:	1ac0      	subs	r0, r0, r3
    2ea0:	4152      	adcs	r2, r2
    2ea2:	0943      	lsrs	r3, r0, #5
    2ea4:	428b      	cmp	r3, r1
    2ea6:	d301      	bcc.n	2eac <__aeabi_uidiv+0xc0>
    2ea8:	014b      	lsls	r3, r1, #5
    2eaa:	1ac0      	subs	r0, r0, r3
    2eac:	4152      	adcs	r2, r2
    2eae:	0903      	lsrs	r3, r0, #4
    2eb0:	428b      	cmp	r3, r1
    2eb2:	d301      	bcc.n	2eb8 <__aeabi_uidiv+0xcc>
    2eb4:	010b      	lsls	r3, r1, #4
    2eb6:	1ac0      	subs	r0, r0, r3
    2eb8:	4152      	adcs	r2, r2
    2eba:	08c3      	lsrs	r3, r0, #3
    2ebc:	428b      	cmp	r3, r1
    2ebe:	d301      	bcc.n	2ec4 <__aeabi_uidiv+0xd8>
    2ec0:	00cb      	lsls	r3, r1, #3
    2ec2:	1ac0      	subs	r0, r0, r3
    2ec4:	4152      	adcs	r2, r2
    2ec6:	0883      	lsrs	r3, r0, #2
    2ec8:	428b      	cmp	r3, r1
    2eca:	d301      	bcc.n	2ed0 <__aeabi_uidiv+0xe4>
    2ecc:	008b      	lsls	r3, r1, #2
    2ece:	1ac0      	subs	r0, r0, r3
    2ed0:	4152      	adcs	r2, r2
    2ed2:	0843      	lsrs	r3, r0, #1
    2ed4:	428b      	cmp	r3, r1
    2ed6:	d301      	bcc.n	2edc <__aeabi_uidiv+0xf0>
    2ed8:	004b      	lsls	r3, r1, #1
    2eda:	1ac0      	subs	r0, r0, r3
    2edc:	4152      	adcs	r2, r2
    2ede:	1a41      	subs	r1, r0, r1
    2ee0:	d200      	bcs.n	2ee4 <__aeabi_uidiv+0xf8>
    2ee2:	4601      	mov	r1, r0
    2ee4:	4152      	adcs	r2, r2
    2ee6:	4610      	mov	r0, r2
    2ee8:	4770      	bx	lr
    2eea:	e7ff      	b.n	2eec <__aeabi_uidiv+0x100>
    2eec:	b501      	push	{r0, lr}
    2eee:	2000      	movs	r0, #0
    2ef0:	f000 f8f0 	bl	30d4 <__aeabi_idiv0>
    2ef4:	bd02      	pop	{r1, pc}
    2ef6:	46c0      	nop			; (mov r8, r8)

00002ef8 <__aeabi_uidivmod>:
    2ef8:	2900      	cmp	r1, #0
    2efa:	d0f7      	beq.n	2eec <__aeabi_uidiv+0x100>
    2efc:	e776      	b.n	2dec <__aeabi_uidiv>
    2efe:	4770      	bx	lr

00002f00 <__aeabi_idiv>:
    2f00:	4603      	mov	r3, r0
    2f02:	430b      	orrs	r3, r1
    2f04:	d47f      	bmi.n	3006 <__aeabi_idiv+0x106>
    2f06:	2200      	movs	r2, #0
    2f08:	0843      	lsrs	r3, r0, #1
    2f0a:	428b      	cmp	r3, r1
    2f0c:	d374      	bcc.n	2ff8 <__aeabi_idiv+0xf8>
    2f0e:	0903      	lsrs	r3, r0, #4
    2f10:	428b      	cmp	r3, r1
    2f12:	d35f      	bcc.n	2fd4 <__aeabi_idiv+0xd4>
    2f14:	0a03      	lsrs	r3, r0, #8
    2f16:	428b      	cmp	r3, r1
    2f18:	d344      	bcc.n	2fa4 <__aeabi_idiv+0xa4>
    2f1a:	0b03      	lsrs	r3, r0, #12
    2f1c:	428b      	cmp	r3, r1
    2f1e:	d328      	bcc.n	2f72 <__aeabi_idiv+0x72>
    2f20:	0c03      	lsrs	r3, r0, #16
    2f22:	428b      	cmp	r3, r1
    2f24:	d30d      	bcc.n	2f42 <__aeabi_idiv+0x42>
    2f26:	22ff      	movs	r2, #255	; 0xff
    2f28:	0209      	lsls	r1, r1, #8
    2f2a:	ba12      	rev	r2, r2
    2f2c:	0c03      	lsrs	r3, r0, #16
    2f2e:	428b      	cmp	r3, r1
    2f30:	d302      	bcc.n	2f38 <__aeabi_idiv+0x38>
    2f32:	1212      	asrs	r2, r2, #8
    2f34:	0209      	lsls	r1, r1, #8
    2f36:	d065      	beq.n	3004 <__aeabi_idiv+0x104>
    2f38:	0b03      	lsrs	r3, r0, #12
    2f3a:	428b      	cmp	r3, r1
    2f3c:	d319      	bcc.n	2f72 <__aeabi_idiv+0x72>
    2f3e:	e000      	b.n	2f42 <__aeabi_idiv+0x42>
    2f40:	0a09      	lsrs	r1, r1, #8
    2f42:	0bc3      	lsrs	r3, r0, #15
    2f44:	428b      	cmp	r3, r1
    2f46:	d301      	bcc.n	2f4c <__aeabi_idiv+0x4c>
    2f48:	03cb      	lsls	r3, r1, #15
    2f4a:	1ac0      	subs	r0, r0, r3
    2f4c:	4152      	adcs	r2, r2
    2f4e:	0b83      	lsrs	r3, r0, #14
    2f50:	428b      	cmp	r3, r1
    2f52:	d301      	bcc.n	2f58 <__aeabi_idiv+0x58>
    2f54:	038b      	lsls	r3, r1, #14
    2f56:	1ac0      	subs	r0, r0, r3
    2f58:	4152      	adcs	r2, r2
    2f5a:	0b43      	lsrs	r3, r0, #13
    2f5c:	428b      	cmp	r3, r1
    2f5e:	d301      	bcc.n	2f64 <__aeabi_idiv+0x64>
    2f60:	034b      	lsls	r3, r1, #13
    2f62:	1ac0      	subs	r0, r0, r3
    2f64:	4152      	adcs	r2, r2
    2f66:	0b03      	lsrs	r3, r0, #12
    2f68:	428b      	cmp	r3, r1
    2f6a:	d301      	bcc.n	2f70 <__aeabi_idiv+0x70>
    2f6c:	030b      	lsls	r3, r1, #12
    2f6e:	1ac0      	subs	r0, r0, r3
    2f70:	4152      	adcs	r2, r2
    2f72:	0ac3      	lsrs	r3, r0, #11
    2f74:	428b      	cmp	r3, r1
    2f76:	d301      	bcc.n	2f7c <__aeabi_idiv+0x7c>
    2f78:	02cb      	lsls	r3, r1, #11
    2f7a:	1ac0      	subs	r0, r0, r3
    2f7c:	4152      	adcs	r2, r2
    2f7e:	0a83      	lsrs	r3, r0, #10
    2f80:	428b      	cmp	r3, r1
    2f82:	d301      	bcc.n	2f88 <__aeabi_idiv+0x88>
    2f84:	028b      	lsls	r3, r1, #10
    2f86:	1ac0      	subs	r0, r0, r3
    2f88:	4152      	adcs	r2, r2
    2f8a:	0a43      	lsrs	r3, r0, #9
    2f8c:	428b      	cmp	r3, r1
    2f8e:	d301      	bcc.n	2f94 <__aeabi_idiv+0x94>
    2f90:	024b      	lsls	r3, r1, #9
    2f92:	1ac0      	subs	r0, r0, r3
    2f94:	4152      	adcs	r2, r2
    2f96:	0a03      	lsrs	r3, r0, #8
    2f98:	428b      	cmp	r3, r1
    2f9a:	d301      	bcc.n	2fa0 <__aeabi_idiv+0xa0>
    2f9c:	020b      	lsls	r3, r1, #8
    2f9e:	1ac0      	subs	r0, r0, r3
    2fa0:	4152      	adcs	r2, r2
    2fa2:	d2cd      	bcs.n	2f40 <__aeabi_idiv+0x40>
    2fa4:	09c3      	lsrs	r3, r0, #7
    2fa6:	428b      	cmp	r3, r1
    2fa8:	d301      	bcc.n	2fae <__aeabi_idiv+0xae>
    2faa:	01cb      	lsls	r3, r1, #7
    2fac:	1ac0      	subs	r0, r0, r3
    2fae:	4152      	adcs	r2, r2
    2fb0:	0983      	lsrs	r3, r0, #6
    2fb2:	428b      	cmp	r3, r1
    2fb4:	d301      	bcc.n	2fba <__aeabi_idiv+0xba>
    2fb6:	018b      	lsls	r3, r1, #6
    2fb8:	1ac0      	subs	r0, r0, r3
    2fba:	4152      	adcs	r2, r2
    2fbc:	0943      	lsrs	r3, r0, #5
    2fbe:	428b      	cmp	r3, r1
    2fc0:	d301      	bcc.n	2fc6 <__aeabi_idiv+0xc6>
    2fc2:	014b      	lsls	r3, r1, #5
    2fc4:	1ac0      	subs	r0, r0, r3
    2fc6:	4152      	adcs	r2, r2
    2fc8:	0903      	lsrs	r3, r0, #4
    2fca:	428b      	cmp	r3, r1
    2fcc:	d301      	bcc.n	2fd2 <__aeabi_idiv+0xd2>
    2fce:	010b      	lsls	r3, r1, #4
    2fd0:	1ac0      	subs	r0, r0, r3
    2fd2:	4152      	adcs	r2, r2
    2fd4:	08c3      	lsrs	r3, r0, #3
    2fd6:	428b      	cmp	r3, r1
    2fd8:	d301      	bcc.n	2fde <__aeabi_idiv+0xde>
    2fda:	00cb      	lsls	r3, r1, #3
    2fdc:	1ac0      	subs	r0, r0, r3
    2fde:	4152      	adcs	r2, r2
    2fe0:	0883      	lsrs	r3, r0, #2
    2fe2:	428b      	cmp	r3, r1
    2fe4:	d301      	bcc.n	2fea <__aeabi_idiv+0xea>
    2fe6:	008b      	lsls	r3, r1, #2
    2fe8:	1ac0      	subs	r0, r0, r3
    2fea:	4152      	adcs	r2, r2
    2fec:	0843      	lsrs	r3, r0, #1
    2fee:	428b      	cmp	r3, r1
    2ff0:	d301      	bcc.n	2ff6 <__aeabi_idiv+0xf6>
    2ff2:	004b      	lsls	r3, r1, #1
    2ff4:	1ac0      	subs	r0, r0, r3
    2ff6:	4152      	adcs	r2, r2
    2ff8:	1a41      	subs	r1, r0, r1
    2ffa:	d200      	bcs.n	2ffe <__aeabi_idiv+0xfe>
    2ffc:	4601      	mov	r1, r0
    2ffe:	4152      	adcs	r2, r2
    3000:	4610      	mov	r0, r2
    3002:	4770      	bx	lr
    3004:	e05d      	b.n	30c2 <__aeabi_idiv+0x1c2>
    3006:	0fca      	lsrs	r2, r1, #31
    3008:	d000      	beq.n	300c <__aeabi_idiv+0x10c>
    300a:	4249      	negs	r1, r1
    300c:	1003      	asrs	r3, r0, #32
    300e:	d300      	bcc.n	3012 <__aeabi_idiv+0x112>
    3010:	4240      	negs	r0, r0
    3012:	4053      	eors	r3, r2
    3014:	2200      	movs	r2, #0
    3016:	469c      	mov	ip, r3
    3018:	0903      	lsrs	r3, r0, #4
    301a:	428b      	cmp	r3, r1
    301c:	d32d      	bcc.n	307a <__aeabi_idiv+0x17a>
    301e:	0a03      	lsrs	r3, r0, #8
    3020:	428b      	cmp	r3, r1
    3022:	d312      	bcc.n	304a <__aeabi_idiv+0x14a>
    3024:	22fc      	movs	r2, #252	; 0xfc
    3026:	0189      	lsls	r1, r1, #6
    3028:	ba12      	rev	r2, r2
    302a:	0a03      	lsrs	r3, r0, #8
    302c:	428b      	cmp	r3, r1
    302e:	d30c      	bcc.n	304a <__aeabi_idiv+0x14a>
    3030:	0189      	lsls	r1, r1, #6
    3032:	1192      	asrs	r2, r2, #6
    3034:	428b      	cmp	r3, r1
    3036:	d308      	bcc.n	304a <__aeabi_idiv+0x14a>
    3038:	0189      	lsls	r1, r1, #6
    303a:	1192      	asrs	r2, r2, #6
    303c:	428b      	cmp	r3, r1
    303e:	d304      	bcc.n	304a <__aeabi_idiv+0x14a>
    3040:	0189      	lsls	r1, r1, #6
    3042:	d03a      	beq.n	30ba <__aeabi_idiv+0x1ba>
    3044:	1192      	asrs	r2, r2, #6
    3046:	e000      	b.n	304a <__aeabi_idiv+0x14a>
    3048:	0989      	lsrs	r1, r1, #6
    304a:	09c3      	lsrs	r3, r0, #7
    304c:	428b      	cmp	r3, r1
    304e:	d301      	bcc.n	3054 <__aeabi_idiv+0x154>
    3050:	01cb      	lsls	r3, r1, #7
    3052:	1ac0      	subs	r0, r0, r3
    3054:	4152      	adcs	r2, r2
    3056:	0983      	lsrs	r3, r0, #6
    3058:	428b      	cmp	r3, r1
    305a:	d301      	bcc.n	3060 <__aeabi_idiv+0x160>
    305c:	018b      	lsls	r3, r1, #6
    305e:	1ac0      	subs	r0, r0, r3
    3060:	4152      	adcs	r2, r2
    3062:	0943      	lsrs	r3, r0, #5
    3064:	428b      	cmp	r3, r1
    3066:	d301      	bcc.n	306c <__aeabi_idiv+0x16c>
    3068:	014b      	lsls	r3, r1, #5
    306a:	1ac0      	subs	r0, r0, r3
    306c:	4152      	adcs	r2, r2
    306e:	0903      	lsrs	r3, r0, #4
    3070:	428b      	cmp	r3, r1
    3072:	d301      	bcc.n	3078 <__aeabi_idiv+0x178>
    3074:	010b      	lsls	r3, r1, #4
    3076:	1ac0      	subs	r0, r0, r3
    3078:	4152      	adcs	r2, r2
    307a:	08c3      	lsrs	r3, r0, #3
    307c:	428b      	cmp	r3, r1
    307e:	d301      	bcc.n	3084 <__aeabi_idiv+0x184>
    3080:	00cb      	lsls	r3, r1, #3
    3082:	1ac0      	subs	r0, r0, r3
    3084:	4152      	adcs	r2, r2
    3086:	0883      	lsrs	r3, r0, #2
    3088:	428b      	cmp	r3, r1
    308a:	d301      	bcc.n	3090 <__aeabi_idiv+0x190>
    308c:	008b      	lsls	r3, r1, #2
    308e:	1ac0      	subs	r0, r0, r3
    3090:	4152      	adcs	r2, r2
    3092:	d2d9      	bcs.n	3048 <__aeabi_idiv+0x148>
    3094:	0843      	lsrs	r3, r0, #1
    3096:	428b      	cmp	r3, r1
    3098:	d301      	bcc.n	309e <__aeabi_idiv+0x19e>
    309a:	004b      	lsls	r3, r1, #1
    309c:	1ac0      	subs	r0, r0, r3
    309e:	4152      	adcs	r2, r2
    30a0:	1a41      	subs	r1, r0, r1
    30a2:	d200      	bcs.n	30a6 <__aeabi_idiv+0x1a6>
    30a4:	4601      	mov	r1, r0
    30a6:	4663      	mov	r3, ip
    30a8:	4152      	adcs	r2, r2
    30aa:	105b      	asrs	r3, r3, #1
    30ac:	4610      	mov	r0, r2
    30ae:	d301      	bcc.n	30b4 <__aeabi_idiv+0x1b4>
    30b0:	4240      	negs	r0, r0
    30b2:	2b00      	cmp	r3, #0
    30b4:	d500      	bpl.n	30b8 <__aeabi_idiv+0x1b8>
    30b6:	4249      	negs	r1, r1
    30b8:	4770      	bx	lr
    30ba:	4663      	mov	r3, ip
    30bc:	105b      	asrs	r3, r3, #1
    30be:	d300      	bcc.n	30c2 <__aeabi_idiv+0x1c2>
    30c0:	4240      	negs	r0, r0
    30c2:	b501      	push	{r0, lr}
    30c4:	2000      	movs	r0, #0
    30c6:	f000 f805 	bl	30d4 <__aeabi_idiv0>
    30ca:	bd02      	pop	{r1, pc}

000030cc <__aeabi_idivmod>:
    30cc:	2900      	cmp	r1, #0
    30ce:	d0f8      	beq.n	30c2 <__aeabi_idiv+0x1c2>
    30d0:	e716      	b.n	2f00 <__aeabi_idiv>
    30d2:	4770      	bx	lr

000030d4 <__aeabi_idiv0>:
    30d4:	4770      	bx	lr
    30d6:	46c0      	nop			; (mov r8, r8)

000030d8 <__aeabi_lmul>:
    30d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    30da:	464f      	mov	r7, r9
    30dc:	4646      	mov	r6, r8
    30de:	b4c0      	push	{r6, r7}
    30e0:	0416      	lsls	r6, r2, #16
    30e2:	0c36      	lsrs	r6, r6, #16
    30e4:	4699      	mov	r9, r3
    30e6:	0033      	movs	r3, r6
    30e8:	0405      	lsls	r5, r0, #16
    30ea:	0c2c      	lsrs	r4, r5, #16
    30ec:	0c07      	lsrs	r7, r0, #16
    30ee:	0c15      	lsrs	r5, r2, #16
    30f0:	4363      	muls	r3, r4
    30f2:	437e      	muls	r6, r7
    30f4:	436f      	muls	r7, r5
    30f6:	4365      	muls	r5, r4
    30f8:	0c1c      	lsrs	r4, r3, #16
    30fa:	19ad      	adds	r5, r5, r6
    30fc:	1964      	adds	r4, r4, r5
    30fe:	469c      	mov	ip, r3
    3100:	42a6      	cmp	r6, r4
    3102:	d903      	bls.n	310c <__aeabi_lmul+0x34>
    3104:	2380      	movs	r3, #128	; 0x80
    3106:	025b      	lsls	r3, r3, #9
    3108:	4698      	mov	r8, r3
    310a:	4447      	add	r7, r8
    310c:	4663      	mov	r3, ip
    310e:	0c25      	lsrs	r5, r4, #16
    3110:	19ef      	adds	r7, r5, r7
    3112:	041d      	lsls	r5, r3, #16
    3114:	464b      	mov	r3, r9
    3116:	434a      	muls	r2, r1
    3118:	4343      	muls	r3, r0
    311a:	0c2d      	lsrs	r5, r5, #16
    311c:	0424      	lsls	r4, r4, #16
    311e:	1964      	adds	r4, r4, r5
    3120:	1899      	adds	r1, r3, r2
    3122:	19c9      	adds	r1, r1, r7
    3124:	0020      	movs	r0, r4
    3126:	bc0c      	pop	{r2, r3}
    3128:	4690      	mov	r8, r2
    312a:	4699      	mov	r9, r3
    312c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    312e:	46c0      	nop			; (mov r8, r8)

00003130 <__aeabi_dadd>:
    3130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3132:	4656      	mov	r6, sl
    3134:	465f      	mov	r7, fp
    3136:	464d      	mov	r5, r9
    3138:	4644      	mov	r4, r8
    313a:	b4f0      	push	{r4, r5, r6, r7}
    313c:	000f      	movs	r7, r1
    313e:	0ffd      	lsrs	r5, r7, #31
    3140:	46aa      	mov	sl, r5
    3142:	0309      	lsls	r1, r1, #12
    3144:	007c      	lsls	r4, r7, #1
    3146:	002e      	movs	r6, r5
    3148:	005f      	lsls	r7, r3, #1
    314a:	0f45      	lsrs	r5, r0, #29
    314c:	0a49      	lsrs	r1, r1, #9
    314e:	0d7f      	lsrs	r7, r7, #21
    3150:	4329      	orrs	r1, r5
    3152:	00c5      	lsls	r5, r0, #3
    3154:	0318      	lsls	r0, r3, #12
    3156:	46bc      	mov	ip, r7
    3158:	0a40      	lsrs	r0, r0, #9
    315a:	0f57      	lsrs	r7, r2, #29
    315c:	0d64      	lsrs	r4, r4, #21
    315e:	0fdb      	lsrs	r3, r3, #31
    3160:	4338      	orrs	r0, r7
    3162:	00d2      	lsls	r2, r2, #3
    3164:	459a      	cmp	sl, r3
    3166:	d100      	bne.n	316a <__aeabi_dadd+0x3a>
    3168:	e0aa      	b.n	32c0 <__aeabi_dadd+0x190>
    316a:	4666      	mov	r6, ip
    316c:	1ba6      	subs	r6, r4, r6
    316e:	2e00      	cmp	r6, #0
    3170:	dc00      	bgt.n	3174 <__aeabi_dadd+0x44>
    3172:	e0ff      	b.n	3374 <__aeabi_dadd+0x244>
    3174:	4663      	mov	r3, ip
    3176:	2b00      	cmp	r3, #0
    3178:	d139      	bne.n	31ee <__aeabi_dadd+0xbe>
    317a:	0003      	movs	r3, r0
    317c:	4313      	orrs	r3, r2
    317e:	d000      	beq.n	3182 <__aeabi_dadd+0x52>
    3180:	e0d9      	b.n	3336 <__aeabi_dadd+0x206>
    3182:	076b      	lsls	r3, r5, #29
    3184:	d009      	beq.n	319a <__aeabi_dadd+0x6a>
    3186:	230f      	movs	r3, #15
    3188:	402b      	ands	r3, r5
    318a:	2b04      	cmp	r3, #4
    318c:	d005      	beq.n	319a <__aeabi_dadd+0x6a>
    318e:	1d2b      	adds	r3, r5, #4
    3190:	42ab      	cmp	r3, r5
    3192:	41ad      	sbcs	r5, r5
    3194:	426d      	negs	r5, r5
    3196:	1949      	adds	r1, r1, r5
    3198:	001d      	movs	r5, r3
    319a:	020b      	lsls	r3, r1, #8
    319c:	d400      	bmi.n	31a0 <__aeabi_dadd+0x70>
    319e:	e082      	b.n	32a6 <__aeabi_dadd+0x176>
    31a0:	4bca      	ldr	r3, [pc, #808]	; (34cc <__aeabi_dadd+0x39c>)
    31a2:	3401      	adds	r4, #1
    31a4:	429c      	cmp	r4, r3
    31a6:	d100      	bne.n	31aa <__aeabi_dadd+0x7a>
    31a8:	e0fe      	b.n	33a8 <__aeabi_dadd+0x278>
    31aa:	000a      	movs	r2, r1
    31ac:	4656      	mov	r6, sl
    31ae:	4bc8      	ldr	r3, [pc, #800]	; (34d0 <__aeabi_dadd+0x3a0>)
    31b0:	08ed      	lsrs	r5, r5, #3
    31b2:	401a      	ands	r2, r3
    31b4:	0750      	lsls	r0, r2, #29
    31b6:	0564      	lsls	r4, r4, #21
    31b8:	0252      	lsls	r2, r2, #9
    31ba:	4305      	orrs	r5, r0
    31bc:	0b12      	lsrs	r2, r2, #12
    31be:	0d64      	lsrs	r4, r4, #21
    31c0:	2100      	movs	r1, #0
    31c2:	0312      	lsls	r2, r2, #12
    31c4:	0d0b      	lsrs	r3, r1, #20
    31c6:	051b      	lsls	r3, r3, #20
    31c8:	0564      	lsls	r4, r4, #21
    31ca:	0b12      	lsrs	r2, r2, #12
    31cc:	431a      	orrs	r2, r3
    31ce:	0863      	lsrs	r3, r4, #1
    31d0:	4cc0      	ldr	r4, [pc, #768]	; (34d4 <__aeabi_dadd+0x3a4>)
    31d2:	07f6      	lsls	r6, r6, #31
    31d4:	4014      	ands	r4, r2
    31d6:	431c      	orrs	r4, r3
    31d8:	0064      	lsls	r4, r4, #1
    31da:	0864      	lsrs	r4, r4, #1
    31dc:	4334      	orrs	r4, r6
    31de:	0028      	movs	r0, r5
    31e0:	0021      	movs	r1, r4
    31e2:	bc3c      	pop	{r2, r3, r4, r5}
    31e4:	4690      	mov	r8, r2
    31e6:	4699      	mov	r9, r3
    31e8:	46a2      	mov	sl, r4
    31ea:	46ab      	mov	fp, r5
    31ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    31ee:	4bb7      	ldr	r3, [pc, #732]	; (34cc <__aeabi_dadd+0x39c>)
    31f0:	429c      	cmp	r4, r3
    31f2:	d0c6      	beq.n	3182 <__aeabi_dadd+0x52>
    31f4:	2380      	movs	r3, #128	; 0x80
    31f6:	041b      	lsls	r3, r3, #16
    31f8:	4318      	orrs	r0, r3
    31fa:	2e38      	cmp	r6, #56	; 0x38
    31fc:	dd00      	ble.n	3200 <__aeabi_dadd+0xd0>
    31fe:	e0eb      	b.n	33d8 <__aeabi_dadd+0x2a8>
    3200:	2e1f      	cmp	r6, #31
    3202:	dd00      	ble.n	3206 <__aeabi_dadd+0xd6>
    3204:	e11e      	b.n	3444 <__aeabi_dadd+0x314>
    3206:	2320      	movs	r3, #32
    3208:	1b9b      	subs	r3, r3, r6
    320a:	469c      	mov	ip, r3
    320c:	0003      	movs	r3, r0
    320e:	4667      	mov	r7, ip
    3210:	40bb      	lsls	r3, r7
    3212:	4698      	mov	r8, r3
    3214:	0013      	movs	r3, r2
    3216:	4647      	mov	r7, r8
    3218:	40f3      	lsrs	r3, r6
    321a:	433b      	orrs	r3, r7
    321c:	4667      	mov	r7, ip
    321e:	40ba      	lsls	r2, r7
    3220:	1e57      	subs	r7, r2, #1
    3222:	41ba      	sbcs	r2, r7
    3224:	4313      	orrs	r3, r2
    3226:	0002      	movs	r2, r0
    3228:	40f2      	lsrs	r2, r6
    322a:	1aeb      	subs	r3, r5, r3
    322c:	429d      	cmp	r5, r3
    322e:	41b6      	sbcs	r6, r6
    3230:	001d      	movs	r5, r3
    3232:	1a8a      	subs	r2, r1, r2
    3234:	4276      	negs	r6, r6
    3236:	1b91      	subs	r1, r2, r6
    3238:	020b      	lsls	r3, r1, #8
    323a:	d531      	bpl.n	32a0 <__aeabi_dadd+0x170>
    323c:	024a      	lsls	r2, r1, #9
    323e:	0a56      	lsrs	r6, r2, #9
    3240:	2e00      	cmp	r6, #0
    3242:	d100      	bne.n	3246 <__aeabi_dadd+0x116>
    3244:	e0b4      	b.n	33b0 <__aeabi_dadd+0x280>
    3246:	0030      	movs	r0, r6
    3248:	f001 fbf0 	bl	4a2c <__clzsi2>
    324c:	0003      	movs	r3, r0
    324e:	3b08      	subs	r3, #8
    3250:	2b1f      	cmp	r3, #31
    3252:	dd00      	ble.n	3256 <__aeabi_dadd+0x126>
    3254:	e0b5      	b.n	33c2 <__aeabi_dadd+0x292>
    3256:	2220      	movs	r2, #32
    3258:	0029      	movs	r1, r5
    325a:	1ad2      	subs	r2, r2, r3
    325c:	40d1      	lsrs	r1, r2
    325e:	409e      	lsls	r6, r3
    3260:	000a      	movs	r2, r1
    3262:	409d      	lsls	r5, r3
    3264:	4332      	orrs	r2, r6
    3266:	429c      	cmp	r4, r3
    3268:	dd00      	ble.n	326c <__aeabi_dadd+0x13c>
    326a:	e0b1      	b.n	33d0 <__aeabi_dadd+0x2a0>
    326c:	1b1c      	subs	r4, r3, r4
    326e:	1c63      	adds	r3, r4, #1
    3270:	2b1f      	cmp	r3, #31
    3272:	dd00      	ble.n	3276 <__aeabi_dadd+0x146>
    3274:	e0d5      	b.n	3422 <__aeabi_dadd+0x2f2>
    3276:	2120      	movs	r1, #32
    3278:	0014      	movs	r4, r2
    327a:	0028      	movs	r0, r5
    327c:	1ac9      	subs	r1, r1, r3
    327e:	408c      	lsls	r4, r1
    3280:	40d8      	lsrs	r0, r3
    3282:	408d      	lsls	r5, r1
    3284:	4304      	orrs	r4, r0
    3286:	40da      	lsrs	r2, r3
    3288:	1e68      	subs	r0, r5, #1
    328a:	4185      	sbcs	r5, r0
    328c:	0011      	movs	r1, r2
    328e:	4325      	orrs	r5, r4
    3290:	2400      	movs	r4, #0
    3292:	e776      	b.n	3182 <__aeabi_dadd+0x52>
    3294:	4641      	mov	r1, r8
    3296:	4331      	orrs	r1, r6
    3298:	d100      	bne.n	329c <__aeabi_dadd+0x16c>
    329a:	e234      	b.n	3706 <__aeabi_dadd+0x5d6>
    329c:	0031      	movs	r1, r6
    329e:	4645      	mov	r5, r8
    32a0:	076b      	lsls	r3, r5, #29
    32a2:	d000      	beq.n	32a6 <__aeabi_dadd+0x176>
    32a4:	e76f      	b.n	3186 <__aeabi_dadd+0x56>
    32a6:	4656      	mov	r6, sl
    32a8:	0748      	lsls	r0, r1, #29
    32aa:	08ed      	lsrs	r5, r5, #3
    32ac:	08c9      	lsrs	r1, r1, #3
    32ae:	4305      	orrs	r5, r0
    32b0:	4b86      	ldr	r3, [pc, #536]	; (34cc <__aeabi_dadd+0x39c>)
    32b2:	429c      	cmp	r4, r3
    32b4:	d035      	beq.n	3322 <__aeabi_dadd+0x1f2>
    32b6:	030a      	lsls	r2, r1, #12
    32b8:	0564      	lsls	r4, r4, #21
    32ba:	0b12      	lsrs	r2, r2, #12
    32bc:	0d64      	lsrs	r4, r4, #21
    32be:	e77f      	b.n	31c0 <__aeabi_dadd+0x90>
    32c0:	4663      	mov	r3, ip
    32c2:	1ae3      	subs	r3, r4, r3
    32c4:	469b      	mov	fp, r3
    32c6:	2b00      	cmp	r3, #0
    32c8:	dc00      	bgt.n	32cc <__aeabi_dadd+0x19c>
    32ca:	e08b      	b.n	33e4 <__aeabi_dadd+0x2b4>
    32cc:	4667      	mov	r7, ip
    32ce:	2f00      	cmp	r7, #0
    32d0:	d03c      	beq.n	334c <__aeabi_dadd+0x21c>
    32d2:	4f7e      	ldr	r7, [pc, #504]	; (34cc <__aeabi_dadd+0x39c>)
    32d4:	42bc      	cmp	r4, r7
    32d6:	d100      	bne.n	32da <__aeabi_dadd+0x1aa>
    32d8:	e753      	b.n	3182 <__aeabi_dadd+0x52>
    32da:	2780      	movs	r7, #128	; 0x80
    32dc:	043f      	lsls	r7, r7, #16
    32de:	4338      	orrs	r0, r7
    32e0:	465b      	mov	r3, fp
    32e2:	2b38      	cmp	r3, #56	; 0x38
    32e4:	dc00      	bgt.n	32e8 <__aeabi_dadd+0x1b8>
    32e6:	e0f7      	b.n	34d8 <__aeabi_dadd+0x3a8>
    32e8:	4302      	orrs	r2, r0
    32ea:	1e50      	subs	r0, r2, #1
    32ec:	4182      	sbcs	r2, r0
    32ee:	2000      	movs	r0, #0
    32f0:	b2d2      	uxtb	r2, r2
    32f2:	1953      	adds	r3, r2, r5
    32f4:	1842      	adds	r2, r0, r1
    32f6:	42ab      	cmp	r3, r5
    32f8:	4189      	sbcs	r1, r1
    32fa:	001d      	movs	r5, r3
    32fc:	4249      	negs	r1, r1
    32fe:	1889      	adds	r1, r1, r2
    3300:	020b      	lsls	r3, r1, #8
    3302:	d5cd      	bpl.n	32a0 <__aeabi_dadd+0x170>
    3304:	4b71      	ldr	r3, [pc, #452]	; (34cc <__aeabi_dadd+0x39c>)
    3306:	3401      	adds	r4, #1
    3308:	429c      	cmp	r4, r3
    330a:	d100      	bne.n	330e <__aeabi_dadd+0x1de>
    330c:	e13d      	b.n	358a <__aeabi_dadd+0x45a>
    330e:	2001      	movs	r0, #1
    3310:	4a6f      	ldr	r2, [pc, #444]	; (34d0 <__aeabi_dadd+0x3a0>)
    3312:	086b      	lsrs	r3, r5, #1
    3314:	400a      	ands	r2, r1
    3316:	4028      	ands	r0, r5
    3318:	4318      	orrs	r0, r3
    331a:	07d5      	lsls	r5, r2, #31
    331c:	4305      	orrs	r5, r0
    331e:	0851      	lsrs	r1, r2, #1
    3320:	e72f      	b.n	3182 <__aeabi_dadd+0x52>
    3322:	002b      	movs	r3, r5
    3324:	430b      	orrs	r3, r1
    3326:	d100      	bne.n	332a <__aeabi_dadd+0x1fa>
    3328:	e1cb      	b.n	36c2 <__aeabi_dadd+0x592>
    332a:	2380      	movs	r3, #128	; 0x80
    332c:	031b      	lsls	r3, r3, #12
    332e:	430b      	orrs	r3, r1
    3330:	031a      	lsls	r2, r3, #12
    3332:	0b12      	lsrs	r2, r2, #12
    3334:	e744      	b.n	31c0 <__aeabi_dadd+0x90>
    3336:	3e01      	subs	r6, #1
    3338:	2e00      	cmp	r6, #0
    333a:	d16d      	bne.n	3418 <__aeabi_dadd+0x2e8>
    333c:	1aae      	subs	r6, r5, r2
    333e:	42b5      	cmp	r5, r6
    3340:	419b      	sbcs	r3, r3
    3342:	1a09      	subs	r1, r1, r0
    3344:	425b      	negs	r3, r3
    3346:	1ac9      	subs	r1, r1, r3
    3348:	0035      	movs	r5, r6
    334a:	e775      	b.n	3238 <__aeabi_dadd+0x108>
    334c:	0007      	movs	r7, r0
    334e:	4317      	orrs	r7, r2
    3350:	d100      	bne.n	3354 <__aeabi_dadd+0x224>
    3352:	e716      	b.n	3182 <__aeabi_dadd+0x52>
    3354:	2301      	movs	r3, #1
    3356:	425b      	negs	r3, r3
    3358:	469c      	mov	ip, r3
    335a:	44e3      	add	fp, ip
    335c:	465b      	mov	r3, fp
    335e:	2b00      	cmp	r3, #0
    3360:	d000      	beq.n	3364 <__aeabi_dadd+0x234>
    3362:	e0e0      	b.n	3526 <__aeabi_dadd+0x3f6>
    3364:	18aa      	adds	r2, r5, r2
    3366:	42aa      	cmp	r2, r5
    3368:	419b      	sbcs	r3, r3
    336a:	1809      	adds	r1, r1, r0
    336c:	425b      	negs	r3, r3
    336e:	1859      	adds	r1, r3, r1
    3370:	0015      	movs	r5, r2
    3372:	e7c5      	b.n	3300 <__aeabi_dadd+0x1d0>
    3374:	2e00      	cmp	r6, #0
    3376:	d175      	bne.n	3464 <__aeabi_dadd+0x334>
    3378:	1c66      	adds	r6, r4, #1
    337a:	0576      	lsls	r6, r6, #21
    337c:	0d76      	lsrs	r6, r6, #21
    337e:	2e01      	cmp	r6, #1
    3380:	dc00      	bgt.n	3384 <__aeabi_dadd+0x254>
    3382:	e0f3      	b.n	356c <__aeabi_dadd+0x43c>
    3384:	1aae      	subs	r6, r5, r2
    3386:	46b0      	mov	r8, r6
    3388:	4545      	cmp	r5, r8
    338a:	41bf      	sbcs	r7, r7
    338c:	1a0e      	subs	r6, r1, r0
    338e:	427f      	negs	r7, r7
    3390:	1bf6      	subs	r6, r6, r7
    3392:	0237      	lsls	r7, r6, #8
    3394:	d400      	bmi.n	3398 <__aeabi_dadd+0x268>
    3396:	e08f      	b.n	34b8 <__aeabi_dadd+0x388>
    3398:	1b55      	subs	r5, r2, r5
    339a:	42aa      	cmp	r2, r5
    339c:	41b6      	sbcs	r6, r6
    339e:	1a41      	subs	r1, r0, r1
    33a0:	4276      	negs	r6, r6
    33a2:	1b8e      	subs	r6, r1, r6
    33a4:	469a      	mov	sl, r3
    33a6:	e74b      	b.n	3240 <__aeabi_dadd+0x110>
    33a8:	4656      	mov	r6, sl
    33aa:	2200      	movs	r2, #0
    33ac:	2500      	movs	r5, #0
    33ae:	e707      	b.n	31c0 <__aeabi_dadd+0x90>
    33b0:	0028      	movs	r0, r5
    33b2:	f001 fb3b 	bl	4a2c <__clzsi2>
    33b6:	3020      	adds	r0, #32
    33b8:	0003      	movs	r3, r0
    33ba:	3b08      	subs	r3, #8
    33bc:	2b1f      	cmp	r3, #31
    33be:	dc00      	bgt.n	33c2 <__aeabi_dadd+0x292>
    33c0:	e749      	b.n	3256 <__aeabi_dadd+0x126>
    33c2:	002a      	movs	r2, r5
    33c4:	3828      	subs	r0, #40	; 0x28
    33c6:	4082      	lsls	r2, r0
    33c8:	2500      	movs	r5, #0
    33ca:	429c      	cmp	r4, r3
    33cc:	dc00      	bgt.n	33d0 <__aeabi_dadd+0x2a0>
    33ce:	e74d      	b.n	326c <__aeabi_dadd+0x13c>
    33d0:	493f      	ldr	r1, [pc, #252]	; (34d0 <__aeabi_dadd+0x3a0>)
    33d2:	1ae4      	subs	r4, r4, r3
    33d4:	4011      	ands	r1, r2
    33d6:	e6d4      	b.n	3182 <__aeabi_dadd+0x52>
    33d8:	4302      	orrs	r2, r0
    33da:	1e50      	subs	r0, r2, #1
    33dc:	4182      	sbcs	r2, r0
    33de:	b2d3      	uxtb	r3, r2
    33e0:	2200      	movs	r2, #0
    33e2:	e722      	b.n	322a <__aeabi_dadd+0xfa>
    33e4:	2b00      	cmp	r3, #0
    33e6:	d000      	beq.n	33ea <__aeabi_dadd+0x2ba>
    33e8:	e0f3      	b.n	35d2 <__aeabi_dadd+0x4a2>
    33ea:	1c63      	adds	r3, r4, #1
    33ec:	469c      	mov	ip, r3
    33ee:	055b      	lsls	r3, r3, #21
    33f0:	0d5b      	lsrs	r3, r3, #21
    33f2:	2b01      	cmp	r3, #1
    33f4:	dc00      	bgt.n	33f8 <__aeabi_dadd+0x2c8>
    33f6:	e09f      	b.n	3538 <__aeabi_dadd+0x408>
    33f8:	4b34      	ldr	r3, [pc, #208]	; (34cc <__aeabi_dadd+0x39c>)
    33fa:	459c      	cmp	ip, r3
    33fc:	d100      	bne.n	3400 <__aeabi_dadd+0x2d0>
    33fe:	e0c3      	b.n	3588 <__aeabi_dadd+0x458>
    3400:	18aa      	adds	r2, r5, r2
    3402:	1809      	adds	r1, r1, r0
    3404:	42aa      	cmp	r2, r5
    3406:	4180      	sbcs	r0, r0
    3408:	4240      	negs	r0, r0
    340a:	1841      	adds	r1, r0, r1
    340c:	07cd      	lsls	r5, r1, #31
    340e:	0852      	lsrs	r2, r2, #1
    3410:	4315      	orrs	r5, r2
    3412:	0849      	lsrs	r1, r1, #1
    3414:	4664      	mov	r4, ip
    3416:	e6b4      	b.n	3182 <__aeabi_dadd+0x52>
    3418:	4b2c      	ldr	r3, [pc, #176]	; (34cc <__aeabi_dadd+0x39c>)
    341a:	429c      	cmp	r4, r3
    341c:	d000      	beq.n	3420 <__aeabi_dadd+0x2f0>
    341e:	e6ec      	b.n	31fa <__aeabi_dadd+0xca>
    3420:	e6af      	b.n	3182 <__aeabi_dadd+0x52>
    3422:	0011      	movs	r1, r2
    3424:	3c1f      	subs	r4, #31
    3426:	40e1      	lsrs	r1, r4
    3428:	000c      	movs	r4, r1
    342a:	2b20      	cmp	r3, #32
    342c:	d100      	bne.n	3430 <__aeabi_dadd+0x300>
    342e:	e07f      	b.n	3530 <__aeabi_dadd+0x400>
    3430:	2140      	movs	r1, #64	; 0x40
    3432:	1acb      	subs	r3, r1, r3
    3434:	409a      	lsls	r2, r3
    3436:	4315      	orrs	r5, r2
    3438:	1e6a      	subs	r2, r5, #1
    343a:	4195      	sbcs	r5, r2
    343c:	2100      	movs	r1, #0
    343e:	4325      	orrs	r5, r4
    3440:	2400      	movs	r4, #0
    3442:	e72d      	b.n	32a0 <__aeabi_dadd+0x170>
    3444:	0033      	movs	r3, r6
    3446:	0007      	movs	r7, r0
    3448:	3b20      	subs	r3, #32
    344a:	40df      	lsrs	r7, r3
    344c:	003b      	movs	r3, r7
    344e:	2e20      	cmp	r6, #32
    3450:	d070      	beq.n	3534 <__aeabi_dadd+0x404>
    3452:	2740      	movs	r7, #64	; 0x40
    3454:	1bbe      	subs	r6, r7, r6
    3456:	40b0      	lsls	r0, r6
    3458:	4302      	orrs	r2, r0
    345a:	1e50      	subs	r0, r2, #1
    345c:	4182      	sbcs	r2, r0
    345e:	4313      	orrs	r3, r2
    3460:	2200      	movs	r2, #0
    3462:	e6e2      	b.n	322a <__aeabi_dadd+0xfa>
    3464:	2c00      	cmp	r4, #0
    3466:	d04f      	beq.n	3508 <__aeabi_dadd+0x3d8>
    3468:	4c18      	ldr	r4, [pc, #96]	; (34cc <__aeabi_dadd+0x39c>)
    346a:	45a4      	cmp	ip, r4
    346c:	d100      	bne.n	3470 <__aeabi_dadd+0x340>
    346e:	e0ab      	b.n	35c8 <__aeabi_dadd+0x498>
    3470:	2480      	movs	r4, #128	; 0x80
    3472:	0424      	lsls	r4, r4, #16
    3474:	4276      	negs	r6, r6
    3476:	4321      	orrs	r1, r4
    3478:	2e38      	cmp	r6, #56	; 0x38
    347a:	dd00      	ble.n	347e <__aeabi_dadd+0x34e>
    347c:	e0df      	b.n	363e <__aeabi_dadd+0x50e>
    347e:	2e1f      	cmp	r6, #31
    3480:	dd00      	ble.n	3484 <__aeabi_dadd+0x354>
    3482:	e143      	b.n	370c <__aeabi_dadd+0x5dc>
    3484:	2720      	movs	r7, #32
    3486:	1bbc      	subs	r4, r7, r6
    3488:	46a1      	mov	r9, r4
    348a:	000c      	movs	r4, r1
    348c:	464f      	mov	r7, r9
    348e:	40bc      	lsls	r4, r7
    3490:	46a0      	mov	r8, r4
    3492:	002c      	movs	r4, r5
    3494:	4647      	mov	r7, r8
    3496:	40f4      	lsrs	r4, r6
    3498:	433c      	orrs	r4, r7
    349a:	464f      	mov	r7, r9
    349c:	40bd      	lsls	r5, r7
    349e:	1e6f      	subs	r7, r5, #1
    34a0:	41bd      	sbcs	r5, r7
    34a2:	40f1      	lsrs	r1, r6
    34a4:	432c      	orrs	r4, r5
    34a6:	1b15      	subs	r5, r2, r4
    34a8:	42aa      	cmp	r2, r5
    34aa:	4192      	sbcs	r2, r2
    34ac:	1a41      	subs	r1, r0, r1
    34ae:	4252      	negs	r2, r2
    34b0:	1a89      	subs	r1, r1, r2
    34b2:	4664      	mov	r4, ip
    34b4:	469a      	mov	sl, r3
    34b6:	e6bf      	b.n	3238 <__aeabi_dadd+0x108>
    34b8:	4641      	mov	r1, r8
    34ba:	4645      	mov	r5, r8
    34bc:	4331      	orrs	r1, r6
    34be:	d000      	beq.n	34c2 <__aeabi_dadd+0x392>
    34c0:	e6be      	b.n	3240 <__aeabi_dadd+0x110>
    34c2:	2600      	movs	r6, #0
    34c4:	2400      	movs	r4, #0
    34c6:	2500      	movs	r5, #0
    34c8:	e6f2      	b.n	32b0 <__aeabi_dadd+0x180>
    34ca:	46c0      	nop			; (mov r8, r8)
    34cc:	000007ff 	.word	0x000007ff
    34d0:	ff7fffff 	.word	0xff7fffff
    34d4:	800fffff 	.word	0x800fffff
    34d8:	2b1f      	cmp	r3, #31
    34da:	dc59      	bgt.n	3590 <__aeabi_dadd+0x460>
    34dc:	2720      	movs	r7, #32
    34de:	1aff      	subs	r7, r7, r3
    34e0:	46bc      	mov	ip, r7
    34e2:	0007      	movs	r7, r0
    34e4:	4663      	mov	r3, ip
    34e6:	409f      	lsls	r7, r3
    34e8:	465b      	mov	r3, fp
    34ea:	46b9      	mov	r9, r7
    34ec:	0017      	movs	r7, r2
    34ee:	40df      	lsrs	r7, r3
    34f0:	46b8      	mov	r8, r7
    34f2:	464f      	mov	r7, r9
    34f4:	4643      	mov	r3, r8
    34f6:	431f      	orrs	r7, r3
    34f8:	4663      	mov	r3, ip
    34fa:	409a      	lsls	r2, r3
    34fc:	1e53      	subs	r3, r2, #1
    34fe:	419a      	sbcs	r2, r3
    3500:	465b      	mov	r3, fp
    3502:	433a      	orrs	r2, r7
    3504:	40d8      	lsrs	r0, r3
    3506:	e6f4      	b.n	32f2 <__aeabi_dadd+0x1c2>
    3508:	000c      	movs	r4, r1
    350a:	432c      	orrs	r4, r5
    350c:	d05c      	beq.n	35c8 <__aeabi_dadd+0x498>
    350e:	43f6      	mvns	r6, r6
    3510:	2e00      	cmp	r6, #0
    3512:	d155      	bne.n	35c0 <__aeabi_dadd+0x490>
    3514:	1b55      	subs	r5, r2, r5
    3516:	42aa      	cmp	r2, r5
    3518:	41a4      	sbcs	r4, r4
    351a:	1a41      	subs	r1, r0, r1
    351c:	4264      	negs	r4, r4
    351e:	1b09      	subs	r1, r1, r4
    3520:	469a      	mov	sl, r3
    3522:	4664      	mov	r4, ip
    3524:	e688      	b.n	3238 <__aeabi_dadd+0x108>
    3526:	4f96      	ldr	r7, [pc, #600]	; (3780 <__aeabi_dadd+0x650>)
    3528:	42bc      	cmp	r4, r7
    352a:	d000      	beq.n	352e <__aeabi_dadd+0x3fe>
    352c:	e6d8      	b.n	32e0 <__aeabi_dadd+0x1b0>
    352e:	e628      	b.n	3182 <__aeabi_dadd+0x52>
    3530:	2200      	movs	r2, #0
    3532:	e780      	b.n	3436 <__aeabi_dadd+0x306>
    3534:	2000      	movs	r0, #0
    3536:	e78f      	b.n	3458 <__aeabi_dadd+0x328>
    3538:	000b      	movs	r3, r1
    353a:	432b      	orrs	r3, r5
    353c:	2c00      	cmp	r4, #0
    353e:	d000      	beq.n	3542 <__aeabi_dadd+0x412>
    3540:	e0c2      	b.n	36c8 <__aeabi_dadd+0x598>
    3542:	2b00      	cmp	r3, #0
    3544:	d100      	bne.n	3548 <__aeabi_dadd+0x418>
    3546:	e101      	b.n	374c <__aeabi_dadd+0x61c>
    3548:	0003      	movs	r3, r0
    354a:	4313      	orrs	r3, r2
    354c:	d100      	bne.n	3550 <__aeabi_dadd+0x420>
    354e:	e618      	b.n	3182 <__aeabi_dadd+0x52>
    3550:	18ab      	adds	r3, r5, r2
    3552:	42ab      	cmp	r3, r5
    3554:	41b6      	sbcs	r6, r6
    3556:	1809      	adds	r1, r1, r0
    3558:	4276      	negs	r6, r6
    355a:	1871      	adds	r1, r6, r1
    355c:	020a      	lsls	r2, r1, #8
    355e:	d400      	bmi.n	3562 <__aeabi_dadd+0x432>
    3560:	e109      	b.n	3776 <__aeabi_dadd+0x646>
    3562:	4a88      	ldr	r2, [pc, #544]	; (3784 <__aeabi_dadd+0x654>)
    3564:	001d      	movs	r5, r3
    3566:	4011      	ands	r1, r2
    3568:	4664      	mov	r4, ip
    356a:	e60a      	b.n	3182 <__aeabi_dadd+0x52>
    356c:	2c00      	cmp	r4, #0
    356e:	d15b      	bne.n	3628 <__aeabi_dadd+0x4f8>
    3570:	000e      	movs	r6, r1
    3572:	432e      	orrs	r6, r5
    3574:	d000      	beq.n	3578 <__aeabi_dadd+0x448>
    3576:	e08a      	b.n	368e <__aeabi_dadd+0x55e>
    3578:	0001      	movs	r1, r0
    357a:	4311      	orrs	r1, r2
    357c:	d100      	bne.n	3580 <__aeabi_dadd+0x450>
    357e:	e0c2      	b.n	3706 <__aeabi_dadd+0x5d6>
    3580:	0001      	movs	r1, r0
    3582:	0015      	movs	r5, r2
    3584:	469a      	mov	sl, r3
    3586:	e5fc      	b.n	3182 <__aeabi_dadd+0x52>
    3588:	4664      	mov	r4, ip
    358a:	2100      	movs	r1, #0
    358c:	2500      	movs	r5, #0
    358e:	e68f      	b.n	32b0 <__aeabi_dadd+0x180>
    3590:	2320      	movs	r3, #32
    3592:	425b      	negs	r3, r3
    3594:	469c      	mov	ip, r3
    3596:	44dc      	add	ip, fp
    3598:	4663      	mov	r3, ip
    359a:	0007      	movs	r7, r0
    359c:	40df      	lsrs	r7, r3
    359e:	465b      	mov	r3, fp
    35a0:	46bc      	mov	ip, r7
    35a2:	2b20      	cmp	r3, #32
    35a4:	d100      	bne.n	35a8 <__aeabi_dadd+0x478>
    35a6:	e0ac      	b.n	3702 <__aeabi_dadd+0x5d2>
    35a8:	2340      	movs	r3, #64	; 0x40
    35aa:	465f      	mov	r7, fp
    35ac:	1bdb      	subs	r3, r3, r7
    35ae:	4098      	lsls	r0, r3
    35b0:	4302      	orrs	r2, r0
    35b2:	1e50      	subs	r0, r2, #1
    35b4:	4182      	sbcs	r2, r0
    35b6:	4663      	mov	r3, ip
    35b8:	4313      	orrs	r3, r2
    35ba:	001a      	movs	r2, r3
    35bc:	2000      	movs	r0, #0
    35be:	e698      	b.n	32f2 <__aeabi_dadd+0x1c2>
    35c0:	4c6f      	ldr	r4, [pc, #444]	; (3780 <__aeabi_dadd+0x650>)
    35c2:	45a4      	cmp	ip, r4
    35c4:	d000      	beq.n	35c8 <__aeabi_dadd+0x498>
    35c6:	e757      	b.n	3478 <__aeabi_dadd+0x348>
    35c8:	0001      	movs	r1, r0
    35ca:	0015      	movs	r5, r2
    35cc:	4664      	mov	r4, ip
    35ce:	469a      	mov	sl, r3
    35d0:	e5d7      	b.n	3182 <__aeabi_dadd+0x52>
    35d2:	2c00      	cmp	r4, #0
    35d4:	d139      	bne.n	364a <__aeabi_dadd+0x51a>
    35d6:	000c      	movs	r4, r1
    35d8:	432c      	orrs	r4, r5
    35da:	d06e      	beq.n	36ba <__aeabi_dadd+0x58a>
    35dc:	43db      	mvns	r3, r3
    35de:	2b00      	cmp	r3, #0
    35e0:	d01a      	beq.n	3618 <__aeabi_dadd+0x4e8>
    35e2:	4c67      	ldr	r4, [pc, #412]	; (3780 <__aeabi_dadd+0x650>)
    35e4:	45a4      	cmp	ip, r4
    35e6:	d068      	beq.n	36ba <__aeabi_dadd+0x58a>
    35e8:	2b38      	cmp	r3, #56	; 0x38
    35ea:	dd00      	ble.n	35ee <__aeabi_dadd+0x4be>
    35ec:	e0a4      	b.n	3738 <__aeabi_dadd+0x608>
    35ee:	2b1f      	cmp	r3, #31
    35f0:	dd00      	ble.n	35f4 <__aeabi_dadd+0x4c4>
    35f2:	e0ae      	b.n	3752 <__aeabi_dadd+0x622>
    35f4:	2420      	movs	r4, #32
    35f6:	000f      	movs	r7, r1
    35f8:	1ae4      	subs	r4, r4, r3
    35fa:	40a7      	lsls	r7, r4
    35fc:	46b9      	mov	r9, r7
    35fe:	002f      	movs	r7, r5
    3600:	40df      	lsrs	r7, r3
    3602:	46b8      	mov	r8, r7
    3604:	46a3      	mov	fp, r4
    3606:	464f      	mov	r7, r9
    3608:	4644      	mov	r4, r8
    360a:	4327      	orrs	r7, r4
    360c:	465c      	mov	r4, fp
    360e:	40a5      	lsls	r5, r4
    3610:	1e6c      	subs	r4, r5, #1
    3612:	41a5      	sbcs	r5, r4
    3614:	40d9      	lsrs	r1, r3
    3616:	433d      	orrs	r5, r7
    3618:	18ad      	adds	r5, r5, r2
    361a:	4295      	cmp	r5, r2
    361c:	419b      	sbcs	r3, r3
    361e:	1809      	adds	r1, r1, r0
    3620:	425b      	negs	r3, r3
    3622:	1859      	adds	r1, r3, r1
    3624:	4664      	mov	r4, ip
    3626:	e66b      	b.n	3300 <__aeabi_dadd+0x1d0>
    3628:	000c      	movs	r4, r1
    362a:	432c      	orrs	r4, r5
    362c:	d115      	bne.n	365a <__aeabi_dadd+0x52a>
    362e:	0001      	movs	r1, r0
    3630:	4311      	orrs	r1, r2
    3632:	d07b      	beq.n	372c <__aeabi_dadd+0x5fc>
    3634:	0001      	movs	r1, r0
    3636:	0015      	movs	r5, r2
    3638:	469a      	mov	sl, r3
    363a:	4c51      	ldr	r4, [pc, #324]	; (3780 <__aeabi_dadd+0x650>)
    363c:	e5a1      	b.n	3182 <__aeabi_dadd+0x52>
    363e:	430d      	orrs	r5, r1
    3640:	1e69      	subs	r1, r5, #1
    3642:	418d      	sbcs	r5, r1
    3644:	2100      	movs	r1, #0
    3646:	b2ec      	uxtb	r4, r5
    3648:	e72d      	b.n	34a6 <__aeabi_dadd+0x376>
    364a:	4c4d      	ldr	r4, [pc, #308]	; (3780 <__aeabi_dadd+0x650>)
    364c:	45a4      	cmp	ip, r4
    364e:	d034      	beq.n	36ba <__aeabi_dadd+0x58a>
    3650:	2480      	movs	r4, #128	; 0x80
    3652:	0424      	lsls	r4, r4, #16
    3654:	425b      	negs	r3, r3
    3656:	4321      	orrs	r1, r4
    3658:	e7c6      	b.n	35e8 <__aeabi_dadd+0x4b8>
    365a:	0004      	movs	r4, r0
    365c:	4314      	orrs	r4, r2
    365e:	d04e      	beq.n	36fe <__aeabi_dadd+0x5ce>
    3660:	08ed      	lsrs	r5, r5, #3
    3662:	074c      	lsls	r4, r1, #29
    3664:	432c      	orrs	r4, r5
    3666:	2580      	movs	r5, #128	; 0x80
    3668:	08c9      	lsrs	r1, r1, #3
    366a:	032d      	lsls	r5, r5, #12
    366c:	4229      	tst	r1, r5
    366e:	d008      	beq.n	3682 <__aeabi_dadd+0x552>
    3670:	08c6      	lsrs	r6, r0, #3
    3672:	422e      	tst	r6, r5
    3674:	d105      	bne.n	3682 <__aeabi_dadd+0x552>
    3676:	08d2      	lsrs	r2, r2, #3
    3678:	0741      	lsls	r1, r0, #29
    367a:	4311      	orrs	r1, r2
    367c:	000c      	movs	r4, r1
    367e:	469a      	mov	sl, r3
    3680:	0031      	movs	r1, r6
    3682:	0f62      	lsrs	r2, r4, #29
    3684:	00c9      	lsls	r1, r1, #3
    3686:	00e5      	lsls	r5, r4, #3
    3688:	4311      	orrs	r1, r2
    368a:	4c3d      	ldr	r4, [pc, #244]	; (3780 <__aeabi_dadd+0x650>)
    368c:	e579      	b.n	3182 <__aeabi_dadd+0x52>
    368e:	0006      	movs	r6, r0
    3690:	4316      	orrs	r6, r2
    3692:	d100      	bne.n	3696 <__aeabi_dadd+0x566>
    3694:	e575      	b.n	3182 <__aeabi_dadd+0x52>
    3696:	1aae      	subs	r6, r5, r2
    3698:	46b0      	mov	r8, r6
    369a:	4545      	cmp	r5, r8
    369c:	41bf      	sbcs	r7, r7
    369e:	1a0e      	subs	r6, r1, r0
    36a0:	427f      	negs	r7, r7
    36a2:	1bf6      	subs	r6, r6, r7
    36a4:	0237      	lsls	r7, r6, #8
    36a6:	d400      	bmi.n	36aa <__aeabi_dadd+0x57a>
    36a8:	e5f4      	b.n	3294 <__aeabi_dadd+0x164>
    36aa:	1b55      	subs	r5, r2, r5
    36ac:	42aa      	cmp	r2, r5
    36ae:	41b6      	sbcs	r6, r6
    36b0:	1a41      	subs	r1, r0, r1
    36b2:	4276      	negs	r6, r6
    36b4:	1b89      	subs	r1, r1, r6
    36b6:	469a      	mov	sl, r3
    36b8:	e563      	b.n	3182 <__aeabi_dadd+0x52>
    36ba:	0001      	movs	r1, r0
    36bc:	0015      	movs	r5, r2
    36be:	4664      	mov	r4, ip
    36c0:	e55f      	b.n	3182 <__aeabi_dadd+0x52>
    36c2:	2200      	movs	r2, #0
    36c4:	2500      	movs	r5, #0
    36c6:	e57b      	b.n	31c0 <__aeabi_dadd+0x90>
    36c8:	2b00      	cmp	r3, #0
    36ca:	d03b      	beq.n	3744 <__aeabi_dadd+0x614>
    36cc:	0003      	movs	r3, r0
    36ce:	4313      	orrs	r3, r2
    36d0:	d015      	beq.n	36fe <__aeabi_dadd+0x5ce>
    36d2:	08ed      	lsrs	r5, r5, #3
    36d4:	074b      	lsls	r3, r1, #29
    36d6:	432b      	orrs	r3, r5
    36d8:	2580      	movs	r5, #128	; 0x80
    36da:	08c9      	lsrs	r1, r1, #3
    36dc:	032d      	lsls	r5, r5, #12
    36de:	4229      	tst	r1, r5
    36e0:	d007      	beq.n	36f2 <__aeabi_dadd+0x5c2>
    36e2:	08c4      	lsrs	r4, r0, #3
    36e4:	422c      	tst	r4, r5
    36e6:	d104      	bne.n	36f2 <__aeabi_dadd+0x5c2>
    36e8:	0741      	lsls	r1, r0, #29
    36ea:	000b      	movs	r3, r1
    36ec:	0021      	movs	r1, r4
    36ee:	08d2      	lsrs	r2, r2, #3
    36f0:	4313      	orrs	r3, r2
    36f2:	00c9      	lsls	r1, r1, #3
    36f4:	0f5a      	lsrs	r2, r3, #29
    36f6:	4311      	orrs	r1, r2
    36f8:	00dd      	lsls	r5, r3, #3
    36fa:	4c21      	ldr	r4, [pc, #132]	; (3780 <__aeabi_dadd+0x650>)
    36fc:	e541      	b.n	3182 <__aeabi_dadd+0x52>
    36fe:	4c20      	ldr	r4, [pc, #128]	; (3780 <__aeabi_dadd+0x650>)
    3700:	e53f      	b.n	3182 <__aeabi_dadd+0x52>
    3702:	2000      	movs	r0, #0
    3704:	e754      	b.n	35b0 <__aeabi_dadd+0x480>
    3706:	2600      	movs	r6, #0
    3708:	2500      	movs	r5, #0
    370a:	e5d1      	b.n	32b0 <__aeabi_dadd+0x180>
    370c:	0034      	movs	r4, r6
    370e:	000f      	movs	r7, r1
    3710:	3c20      	subs	r4, #32
    3712:	40e7      	lsrs	r7, r4
    3714:	003c      	movs	r4, r7
    3716:	2e20      	cmp	r6, #32
    3718:	d02b      	beq.n	3772 <__aeabi_dadd+0x642>
    371a:	2740      	movs	r7, #64	; 0x40
    371c:	1bbe      	subs	r6, r7, r6
    371e:	40b1      	lsls	r1, r6
    3720:	430d      	orrs	r5, r1
    3722:	1e69      	subs	r1, r5, #1
    3724:	418d      	sbcs	r5, r1
    3726:	2100      	movs	r1, #0
    3728:	432c      	orrs	r4, r5
    372a:	e6bc      	b.n	34a6 <__aeabi_dadd+0x376>
    372c:	2180      	movs	r1, #128	; 0x80
    372e:	2600      	movs	r6, #0
    3730:	0309      	lsls	r1, r1, #12
    3732:	4c13      	ldr	r4, [pc, #76]	; (3780 <__aeabi_dadd+0x650>)
    3734:	2500      	movs	r5, #0
    3736:	e5bb      	b.n	32b0 <__aeabi_dadd+0x180>
    3738:	430d      	orrs	r5, r1
    373a:	1e69      	subs	r1, r5, #1
    373c:	418d      	sbcs	r5, r1
    373e:	2100      	movs	r1, #0
    3740:	b2ed      	uxtb	r5, r5
    3742:	e769      	b.n	3618 <__aeabi_dadd+0x4e8>
    3744:	0001      	movs	r1, r0
    3746:	0015      	movs	r5, r2
    3748:	4c0d      	ldr	r4, [pc, #52]	; (3780 <__aeabi_dadd+0x650>)
    374a:	e51a      	b.n	3182 <__aeabi_dadd+0x52>
    374c:	0001      	movs	r1, r0
    374e:	0015      	movs	r5, r2
    3750:	e517      	b.n	3182 <__aeabi_dadd+0x52>
    3752:	001c      	movs	r4, r3
    3754:	000f      	movs	r7, r1
    3756:	3c20      	subs	r4, #32
    3758:	40e7      	lsrs	r7, r4
    375a:	003c      	movs	r4, r7
    375c:	2b20      	cmp	r3, #32
    375e:	d00c      	beq.n	377a <__aeabi_dadd+0x64a>
    3760:	2740      	movs	r7, #64	; 0x40
    3762:	1afb      	subs	r3, r7, r3
    3764:	4099      	lsls	r1, r3
    3766:	430d      	orrs	r5, r1
    3768:	1e69      	subs	r1, r5, #1
    376a:	418d      	sbcs	r5, r1
    376c:	2100      	movs	r1, #0
    376e:	4325      	orrs	r5, r4
    3770:	e752      	b.n	3618 <__aeabi_dadd+0x4e8>
    3772:	2100      	movs	r1, #0
    3774:	e7d4      	b.n	3720 <__aeabi_dadd+0x5f0>
    3776:	001d      	movs	r5, r3
    3778:	e592      	b.n	32a0 <__aeabi_dadd+0x170>
    377a:	2100      	movs	r1, #0
    377c:	e7f3      	b.n	3766 <__aeabi_dadd+0x636>
    377e:	46c0      	nop			; (mov r8, r8)
    3780:	000007ff 	.word	0x000007ff
    3784:	ff7fffff 	.word	0xff7fffff

00003788 <__aeabi_ddiv>:
    3788:	b5f0      	push	{r4, r5, r6, r7, lr}
    378a:	4656      	mov	r6, sl
    378c:	464d      	mov	r5, r9
    378e:	4644      	mov	r4, r8
    3790:	465f      	mov	r7, fp
    3792:	b4f0      	push	{r4, r5, r6, r7}
    3794:	001d      	movs	r5, r3
    3796:	030e      	lsls	r6, r1, #12
    3798:	004c      	lsls	r4, r1, #1
    379a:	0fcb      	lsrs	r3, r1, #31
    379c:	b087      	sub	sp, #28
    379e:	0007      	movs	r7, r0
    37a0:	4692      	mov	sl, r2
    37a2:	4681      	mov	r9, r0
    37a4:	0b36      	lsrs	r6, r6, #12
    37a6:	0d64      	lsrs	r4, r4, #21
    37a8:	4698      	mov	r8, r3
    37aa:	d06a      	beq.n	3882 <__aeabi_ddiv+0xfa>
    37ac:	4b6d      	ldr	r3, [pc, #436]	; (3964 <__aeabi_ddiv+0x1dc>)
    37ae:	429c      	cmp	r4, r3
    37b0:	d035      	beq.n	381e <__aeabi_ddiv+0x96>
    37b2:	2280      	movs	r2, #128	; 0x80
    37b4:	0f43      	lsrs	r3, r0, #29
    37b6:	0412      	lsls	r2, r2, #16
    37b8:	4313      	orrs	r3, r2
    37ba:	00f6      	lsls	r6, r6, #3
    37bc:	431e      	orrs	r6, r3
    37be:	00c3      	lsls	r3, r0, #3
    37c0:	4699      	mov	r9, r3
    37c2:	4b69      	ldr	r3, [pc, #420]	; (3968 <__aeabi_ddiv+0x1e0>)
    37c4:	2700      	movs	r7, #0
    37c6:	469c      	mov	ip, r3
    37c8:	2300      	movs	r3, #0
    37ca:	4464      	add	r4, ip
    37cc:	9302      	str	r3, [sp, #8]
    37ce:	032b      	lsls	r3, r5, #12
    37d0:	0068      	lsls	r0, r5, #1
    37d2:	0b1b      	lsrs	r3, r3, #12
    37d4:	0fed      	lsrs	r5, r5, #31
    37d6:	4651      	mov	r1, sl
    37d8:	469b      	mov	fp, r3
    37da:	0d40      	lsrs	r0, r0, #21
    37dc:	9500      	str	r5, [sp, #0]
    37de:	d100      	bne.n	37e2 <__aeabi_ddiv+0x5a>
    37e0:	e078      	b.n	38d4 <__aeabi_ddiv+0x14c>
    37e2:	4b60      	ldr	r3, [pc, #384]	; (3964 <__aeabi_ddiv+0x1dc>)
    37e4:	4298      	cmp	r0, r3
    37e6:	d06c      	beq.n	38c2 <__aeabi_ddiv+0x13a>
    37e8:	465b      	mov	r3, fp
    37ea:	00da      	lsls	r2, r3, #3
    37ec:	0f4b      	lsrs	r3, r1, #29
    37ee:	2180      	movs	r1, #128	; 0x80
    37f0:	0409      	lsls	r1, r1, #16
    37f2:	430b      	orrs	r3, r1
    37f4:	4313      	orrs	r3, r2
    37f6:	469b      	mov	fp, r3
    37f8:	4653      	mov	r3, sl
    37fa:	00d9      	lsls	r1, r3, #3
    37fc:	4b5a      	ldr	r3, [pc, #360]	; (3968 <__aeabi_ddiv+0x1e0>)
    37fe:	469c      	mov	ip, r3
    3800:	2300      	movs	r3, #0
    3802:	4460      	add	r0, ip
    3804:	4642      	mov	r2, r8
    3806:	1a20      	subs	r0, r4, r0
    3808:	406a      	eors	r2, r5
    380a:	4692      	mov	sl, r2
    380c:	9001      	str	r0, [sp, #4]
    380e:	431f      	orrs	r7, r3
    3810:	2f0f      	cmp	r7, #15
    3812:	d900      	bls.n	3816 <__aeabi_ddiv+0x8e>
    3814:	e0b0      	b.n	3978 <__aeabi_ddiv+0x1f0>
    3816:	4855      	ldr	r0, [pc, #340]	; (396c <__aeabi_ddiv+0x1e4>)
    3818:	00bf      	lsls	r7, r7, #2
    381a:	59c0      	ldr	r0, [r0, r7]
    381c:	4687      	mov	pc, r0
    381e:	4337      	orrs	r7, r6
    3820:	d000      	beq.n	3824 <__aeabi_ddiv+0x9c>
    3822:	e088      	b.n	3936 <__aeabi_ddiv+0x1ae>
    3824:	2300      	movs	r3, #0
    3826:	4699      	mov	r9, r3
    3828:	3302      	adds	r3, #2
    382a:	2708      	movs	r7, #8
    382c:	2600      	movs	r6, #0
    382e:	9302      	str	r3, [sp, #8]
    3830:	e7cd      	b.n	37ce <__aeabi_ddiv+0x46>
    3832:	4643      	mov	r3, r8
    3834:	46b3      	mov	fp, r6
    3836:	4649      	mov	r1, r9
    3838:	9300      	str	r3, [sp, #0]
    383a:	9b02      	ldr	r3, [sp, #8]
    383c:	9a00      	ldr	r2, [sp, #0]
    383e:	4692      	mov	sl, r2
    3840:	2b02      	cmp	r3, #2
    3842:	d000      	beq.n	3846 <__aeabi_ddiv+0xbe>
    3844:	e1bf      	b.n	3bc6 <__aeabi_ddiv+0x43e>
    3846:	2100      	movs	r1, #0
    3848:	4653      	mov	r3, sl
    384a:	2201      	movs	r2, #1
    384c:	2600      	movs	r6, #0
    384e:	4689      	mov	r9, r1
    3850:	401a      	ands	r2, r3
    3852:	4b44      	ldr	r3, [pc, #272]	; (3964 <__aeabi_ddiv+0x1dc>)
    3854:	2100      	movs	r1, #0
    3856:	0336      	lsls	r6, r6, #12
    3858:	0d0c      	lsrs	r4, r1, #20
    385a:	0524      	lsls	r4, r4, #20
    385c:	0b36      	lsrs	r6, r6, #12
    385e:	4326      	orrs	r6, r4
    3860:	4c43      	ldr	r4, [pc, #268]	; (3970 <__aeabi_ddiv+0x1e8>)
    3862:	051b      	lsls	r3, r3, #20
    3864:	4026      	ands	r6, r4
    3866:	431e      	orrs	r6, r3
    3868:	0076      	lsls	r6, r6, #1
    386a:	07d2      	lsls	r2, r2, #31
    386c:	0876      	lsrs	r6, r6, #1
    386e:	4316      	orrs	r6, r2
    3870:	4648      	mov	r0, r9
    3872:	0031      	movs	r1, r6
    3874:	b007      	add	sp, #28
    3876:	bc3c      	pop	{r2, r3, r4, r5}
    3878:	4690      	mov	r8, r2
    387a:	4699      	mov	r9, r3
    387c:	46a2      	mov	sl, r4
    387e:	46ab      	mov	fp, r5
    3880:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3882:	0033      	movs	r3, r6
    3884:	4303      	orrs	r3, r0
    3886:	d04f      	beq.n	3928 <__aeabi_ddiv+0x1a0>
    3888:	2e00      	cmp	r6, #0
    388a:	d100      	bne.n	388e <__aeabi_ddiv+0x106>
    388c:	e1bc      	b.n	3c08 <__aeabi_ddiv+0x480>
    388e:	0030      	movs	r0, r6
    3890:	f001 f8cc 	bl	4a2c <__clzsi2>
    3894:	0003      	movs	r3, r0
    3896:	3b0b      	subs	r3, #11
    3898:	2b1c      	cmp	r3, #28
    389a:	dd00      	ble.n	389e <__aeabi_ddiv+0x116>
    389c:	e1ad      	b.n	3bfa <__aeabi_ddiv+0x472>
    389e:	221d      	movs	r2, #29
    38a0:	0001      	movs	r1, r0
    38a2:	1ad3      	subs	r3, r2, r3
    38a4:	3908      	subs	r1, #8
    38a6:	003a      	movs	r2, r7
    38a8:	408f      	lsls	r7, r1
    38aa:	408e      	lsls	r6, r1
    38ac:	40da      	lsrs	r2, r3
    38ae:	46b9      	mov	r9, r7
    38b0:	4316      	orrs	r6, r2
    38b2:	4b30      	ldr	r3, [pc, #192]	; (3974 <__aeabi_ddiv+0x1ec>)
    38b4:	2700      	movs	r7, #0
    38b6:	469c      	mov	ip, r3
    38b8:	2300      	movs	r3, #0
    38ba:	4460      	add	r0, ip
    38bc:	4244      	negs	r4, r0
    38be:	9302      	str	r3, [sp, #8]
    38c0:	e785      	b.n	37ce <__aeabi_ddiv+0x46>
    38c2:	4653      	mov	r3, sl
    38c4:	465a      	mov	r2, fp
    38c6:	4313      	orrs	r3, r2
    38c8:	d12c      	bne.n	3924 <__aeabi_ddiv+0x19c>
    38ca:	2300      	movs	r3, #0
    38cc:	2100      	movs	r1, #0
    38ce:	469b      	mov	fp, r3
    38d0:	3302      	adds	r3, #2
    38d2:	e797      	b.n	3804 <__aeabi_ddiv+0x7c>
    38d4:	430b      	orrs	r3, r1
    38d6:	d020      	beq.n	391a <__aeabi_ddiv+0x192>
    38d8:	465b      	mov	r3, fp
    38da:	2b00      	cmp	r3, #0
    38dc:	d100      	bne.n	38e0 <__aeabi_ddiv+0x158>
    38de:	e19e      	b.n	3c1e <__aeabi_ddiv+0x496>
    38e0:	4658      	mov	r0, fp
    38e2:	f001 f8a3 	bl	4a2c <__clzsi2>
    38e6:	0003      	movs	r3, r0
    38e8:	3b0b      	subs	r3, #11
    38ea:	2b1c      	cmp	r3, #28
    38ec:	dd00      	ble.n	38f0 <__aeabi_ddiv+0x168>
    38ee:	e18f      	b.n	3c10 <__aeabi_ddiv+0x488>
    38f0:	0002      	movs	r2, r0
    38f2:	4659      	mov	r1, fp
    38f4:	3a08      	subs	r2, #8
    38f6:	4091      	lsls	r1, r2
    38f8:	468b      	mov	fp, r1
    38fa:	211d      	movs	r1, #29
    38fc:	1acb      	subs	r3, r1, r3
    38fe:	4651      	mov	r1, sl
    3900:	40d9      	lsrs	r1, r3
    3902:	000b      	movs	r3, r1
    3904:	4659      	mov	r1, fp
    3906:	430b      	orrs	r3, r1
    3908:	4651      	mov	r1, sl
    390a:	469b      	mov	fp, r3
    390c:	4091      	lsls	r1, r2
    390e:	4b19      	ldr	r3, [pc, #100]	; (3974 <__aeabi_ddiv+0x1ec>)
    3910:	469c      	mov	ip, r3
    3912:	4460      	add	r0, ip
    3914:	4240      	negs	r0, r0
    3916:	2300      	movs	r3, #0
    3918:	e774      	b.n	3804 <__aeabi_ddiv+0x7c>
    391a:	2300      	movs	r3, #0
    391c:	2100      	movs	r1, #0
    391e:	469b      	mov	fp, r3
    3920:	3301      	adds	r3, #1
    3922:	e76f      	b.n	3804 <__aeabi_ddiv+0x7c>
    3924:	2303      	movs	r3, #3
    3926:	e76d      	b.n	3804 <__aeabi_ddiv+0x7c>
    3928:	2300      	movs	r3, #0
    392a:	4699      	mov	r9, r3
    392c:	3301      	adds	r3, #1
    392e:	2704      	movs	r7, #4
    3930:	2600      	movs	r6, #0
    3932:	9302      	str	r3, [sp, #8]
    3934:	e74b      	b.n	37ce <__aeabi_ddiv+0x46>
    3936:	2303      	movs	r3, #3
    3938:	270c      	movs	r7, #12
    393a:	9302      	str	r3, [sp, #8]
    393c:	e747      	b.n	37ce <__aeabi_ddiv+0x46>
    393e:	2201      	movs	r2, #1
    3940:	1ad5      	subs	r5, r2, r3
    3942:	2d38      	cmp	r5, #56	; 0x38
    3944:	dc00      	bgt.n	3948 <__aeabi_ddiv+0x1c0>
    3946:	e1b0      	b.n	3caa <__aeabi_ddiv+0x522>
    3948:	4653      	mov	r3, sl
    394a:	401a      	ands	r2, r3
    394c:	2100      	movs	r1, #0
    394e:	2300      	movs	r3, #0
    3950:	2600      	movs	r6, #0
    3952:	4689      	mov	r9, r1
    3954:	e77e      	b.n	3854 <__aeabi_ddiv+0xcc>
    3956:	2300      	movs	r3, #0
    3958:	2680      	movs	r6, #128	; 0x80
    395a:	4699      	mov	r9, r3
    395c:	2200      	movs	r2, #0
    395e:	0336      	lsls	r6, r6, #12
    3960:	4b00      	ldr	r3, [pc, #0]	; (3964 <__aeabi_ddiv+0x1dc>)
    3962:	e777      	b.n	3854 <__aeabi_ddiv+0xcc>
    3964:	000007ff 	.word	0x000007ff
    3968:	fffffc01 	.word	0xfffffc01
    396c:	00005cd4 	.word	0x00005cd4
    3970:	800fffff 	.word	0x800fffff
    3974:	000003f3 	.word	0x000003f3
    3978:	455e      	cmp	r6, fp
    397a:	d900      	bls.n	397e <__aeabi_ddiv+0x1f6>
    397c:	e172      	b.n	3c64 <__aeabi_ddiv+0x4dc>
    397e:	d100      	bne.n	3982 <__aeabi_ddiv+0x1fa>
    3980:	e16d      	b.n	3c5e <__aeabi_ddiv+0x4d6>
    3982:	9b01      	ldr	r3, [sp, #4]
    3984:	464d      	mov	r5, r9
    3986:	3b01      	subs	r3, #1
    3988:	9301      	str	r3, [sp, #4]
    398a:	2300      	movs	r3, #0
    398c:	0034      	movs	r4, r6
    398e:	9302      	str	r3, [sp, #8]
    3990:	465b      	mov	r3, fp
    3992:	021e      	lsls	r6, r3, #8
    3994:	0e0b      	lsrs	r3, r1, #24
    3996:	431e      	orrs	r6, r3
    3998:	020b      	lsls	r3, r1, #8
    399a:	9303      	str	r3, [sp, #12]
    399c:	0c33      	lsrs	r3, r6, #16
    399e:	4699      	mov	r9, r3
    39a0:	0433      	lsls	r3, r6, #16
    39a2:	0c1b      	lsrs	r3, r3, #16
    39a4:	4649      	mov	r1, r9
    39a6:	0020      	movs	r0, r4
    39a8:	9300      	str	r3, [sp, #0]
    39aa:	f7ff fa1f 	bl	2dec <__aeabi_uidiv>
    39ae:	9b00      	ldr	r3, [sp, #0]
    39b0:	0037      	movs	r7, r6
    39b2:	4343      	muls	r3, r0
    39b4:	0006      	movs	r6, r0
    39b6:	4649      	mov	r1, r9
    39b8:	0020      	movs	r0, r4
    39ba:	4698      	mov	r8, r3
    39bc:	f7ff fa9c 	bl	2ef8 <__aeabi_uidivmod>
    39c0:	0c2c      	lsrs	r4, r5, #16
    39c2:	0409      	lsls	r1, r1, #16
    39c4:	430c      	orrs	r4, r1
    39c6:	45a0      	cmp	r8, r4
    39c8:	d909      	bls.n	39de <__aeabi_ddiv+0x256>
    39ca:	19e4      	adds	r4, r4, r7
    39cc:	1e73      	subs	r3, r6, #1
    39ce:	42a7      	cmp	r7, r4
    39d0:	d900      	bls.n	39d4 <__aeabi_ddiv+0x24c>
    39d2:	e15c      	b.n	3c8e <__aeabi_ddiv+0x506>
    39d4:	45a0      	cmp	r8, r4
    39d6:	d800      	bhi.n	39da <__aeabi_ddiv+0x252>
    39d8:	e159      	b.n	3c8e <__aeabi_ddiv+0x506>
    39da:	3e02      	subs	r6, #2
    39dc:	19e4      	adds	r4, r4, r7
    39de:	4643      	mov	r3, r8
    39e0:	1ae4      	subs	r4, r4, r3
    39e2:	4649      	mov	r1, r9
    39e4:	0020      	movs	r0, r4
    39e6:	f7ff fa01 	bl	2dec <__aeabi_uidiv>
    39ea:	0003      	movs	r3, r0
    39ec:	9a00      	ldr	r2, [sp, #0]
    39ee:	4680      	mov	r8, r0
    39f0:	4353      	muls	r3, r2
    39f2:	4649      	mov	r1, r9
    39f4:	0020      	movs	r0, r4
    39f6:	469b      	mov	fp, r3
    39f8:	f7ff fa7e 	bl	2ef8 <__aeabi_uidivmod>
    39fc:	042a      	lsls	r2, r5, #16
    39fe:	0409      	lsls	r1, r1, #16
    3a00:	0c12      	lsrs	r2, r2, #16
    3a02:	430a      	orrs	r2, r1
    3a04:	4593      	cmp	fp, r2
    3a06:	d90d      	bls.n	3a24 <__aeabi_ddiv+0x29c>
    3a08:	4643      	mov	r3, r8
    3a0a:	19d2      	adds	r2, r2, r7
    3a0c:	3b01      	subs	r3, #1
    3a0e:	4297      	cmp	r7, r2
    3a10:	d900      	bls.n	3a14 <__aeabi_ddiv+0x28c>
    3a12:	e13a      	b.n	3c8a <__aeabi_ddiv+0x502>
    3a14:	4593      	cmp	fp, r2
    3a16:	d800      	bhi.n	3a1a <__aeabi_ddiv+0x292>
    3a18:	e137      	b.n	3c8a <__aeabi_ddiv+0x502>
    3a1a:	2302      	movs	r3, #2
    3a1c:	425b      	negs	r3, r3
    3a1e:	469c      	mov	ip, r3
    3a20:	19d2      	adds	r2, r2, r7
    3a22:	44e0      	add	r8, ip
    3a24:	465b      	mov	r3, fp
    3a26:	1ad2      	subs	r2, r2, r3
    3a28:	4643      	mov	r3, r8
    3a2a:	0436      	lsls	r6, r6, #16
    3a2c:	4333      	orrs	r3, r6
    3a2e:	469b      	mov	fp, r3
    3a30:	9903      	ldr	r1, [sp, #12]
    3a32:	0c18      	lsrs	r0, r3, #16
    3a34:	0c0b      	lsrs	r3, r1, #16
    3a36:	001d      	movs	r5, r3
    3a38:	9305      	str	r3, [sp, #20]
    3a3a:	0409      	lsls	r1, r1, #16
    3a3c:	465b      	mov	r3, fp
    3a3e:	0c09      	lsrs	r1, r1, #16
    3a40:	000c      	movs	r4, r1
    3a42:	041b      	lsls	r3, r3, #16
    3a44:	0c1b      	lsrs	r3, r3, #16
    3a46:	4344      	muls	r4, r0
    3a48:	9104      	str	r1, [sp, #16]
    3a4a:	4359      	muls	r1, r3
    3a4c:	436b      	muls	r3, r5
    3a4e:	4368      	muls	r0, r5
    3a50:	191b      	adds	r3, r3, r4
    3a52:	0c0d      	lsrs	r5, r1, #16
    3a54:	18eb      	adds	r3, r5, r3
    3a56:	429c      	cmp	r4, r3
    3a58:	d903      	bls.n	3a62 <__aeabi_ddiv+0x2da>
    3a5a:	2480      	movs	r4, #128	; 0x80
    3a5c:	0264      	lsls	r4, r4, #9
    3a5e:	46a4      	mov	ip, r4
    3a60:	4460      	add	r0, ip
    3a62:	0c1c      	lsrs	r4, r3, #16
    3a64:	0409      	lsls	r1, r1, #16
    3a66:	041b      	lsls	r3, r3, #16
    3a68:	0c09      	lsrs	r1, r1, #16
    3a6a:	1820      	adds	r0, r4, r0
    3a6c:	185d      	adds	r5, r3, r1
    3a6e:	4282      	cmp	r2, r0
    3a70:	d200      	bcs.n	3a74 <__aeabi_ddiv+0x2ec>
    3a72:	e0de      	b.n	3c32 <__aeabi_ddiv+0x4aa>
    3a74:	d100      	bne.n	3a78 <__aeabi_ddiv+0x2f0>
    3a76:	e0d7      	b.n	3c28 <__aeabi_ddiv+0x4a0>
    3a78:	1a16      	subs	r6, r2, r0
    3a7a:	9b02      	ldr	r3, [sp, #8]
    3a7c:	469c      	mov	ip, r3
    3a7e:	1b5d      	subs	r5, r3, r5
    3a80:	45ac      	cmp	ip, r5
    3a82:	419b      	sbcs	r3, r3
    3a84:	425b      	negs	r3, r3
    3a86:	1af6      	subs	r6, r6, r3
    3a88:	42b7      	cmp	r7, r6
    3a8a:	d100      	bne.n	3a8e <__aeabi_ddiv+0x306>
    3a8c:	e106      	b.n	3c9c <__aeabi_ddiv+0x514>
    3a8e:	4649      	mov	r1, r9
    3a90:	0030      	movs	r0, r6
    3a92:	f7ff f9ab 	bl	2dec <__aeabi_uidiv>
    3a96:	9b00      	ldr	r3, [sp, #0]
    3a98:	0004      	movs	r4, r0
    3a9a:	4343      	muls	r3, r0
    3a9c:	4649      	mov	r1, r9
    3a9e:	0030      	movs	r0, r6
    3aa0:	4698      	mov	r8, r3
    3aa2:	f7ff fa29 	bl	2ef8 <__aeabi_uidivmod>
    3aa6:	0c2e      	lsrs	r6, r5, #16
    3aa8:	0409      	lsls	r1, r1, #16
    3aaa:	430e      	orrs	r6, r1
    3aac:	45b0      	cmp	r8, r6
    3aae:	d909      	bls.n	3ac4 <__aeabi_ddiv+0x33c>
    3ab0:	19f6      	adds	r6, r6, r7
    3ab2:	1e63      	subs	r3, r4, #1
    3ab4:	42b7      	cmp	r7, r6
    3ab6:	d900      	bls.n	3aba <__aeabi_ddiv+0x332>
    3ab8:	e0f3      	b.n	3ca2 <__aeabi_ddiv+0x51a>
    3aba:	45b0      	cmp	r8, r6
    3abc:	d800      	bhi.n	3ac0 <__aeabi_ddiv+0x338>
    3abe:	e0f0      	b.n	3ca2 <__aeabi_ddiv+0x51a>
    3ac0:	3c02      	subs	r4, #2
    3ac2:	19f6      	adds	r6, r6, r7
    3ac4:	4643      	mov	r3, r8
    3ac6:	1af3      	subs	r3, r6, r3
    3ac8:	4649      	mov	r1, r9
    3aca:	0018      	movs	r0, r3
    3acc:	9302      	str	r3, [sp, #8]
    3ace:	f7ff f98d 	bl	2dec <__aeabi_uidiv>
    3ad2:	9b00      	ldr	r3, [sp, #0]
    3ad4:	0006      	movs	r6, r0
    3ad6:	4343      	muls	r3, r0
    3ad8:	4649      	mov	r1, r9
    3ada:	9802      	ldr	r0, [sp, #8]
    3adc:	4698      	mov	r8, r3
    3ade:	f7ff fa0b 	bl	2ef8 <__aeabi_uidivmod>
    3ae2:	042d      	lsls	r5, r5, #16
    3ae4:	0409      	lsls	r1, r1, #16
    3ae6:	0c2d      	lsrs	r5, r5, #16
    3ae8:	430d      	orrs	r5, r1
    3aea:	45a8      	cmp	r8, r5
    3aec:	d909      	bls.n	3b02 <__aeabi_ddiv+0x37a>
    3aee:	19ed      	adds	r5, r5, r7
    3af0:	1e73      	subs	r3, r6, #1
    3af2:	42af      	cmp	r7, r5
    3af4:	d900      	bls.n	3af8 <__aeabi_ddiv+0x370>
    3af6:	e0d6      	b.n	3ca6 <__aeabi_ddiv+0x51e>
    3af8:	45a8      	cmp	r8, r5
    3afa:	d800      	bhi.n	3afe <__aeabi_ddiv+0x376>
    3afc:	e0d3      	b.n	3ca6 <__aeabi_ddiv+0x51e>
    3afe:	3e02      	subs	r6, #2
    3b00:	19ed      	adds	r5, r5, r7
    3b02:	0424      	lsls	r4, r4, #16
    3b04:	0021      	movs	r1, r4
    3b06:	4643      	mov	r3, r8
    3b08:	4331      	orrs	r1, r6
    3b0a:	9e04      	ldr	r6, [sp, #16]
    3b0c:	9a05      	ldr	r2, [sp, #20]
    3b0e:	0030      	movs	r0, r6
    3b10:	1aed      	subs	r5, r5, r3
    3b12:	040b      	lsls	r3, r1, #16
    3b14:	0c0c      	lsrs	r4, r1, #16
    3b16:	0c1b      	lsrs	r3, r3, #16
    3b18:	4358      	muls	r0, r3
    3b1a:	4366      	muls	r6, r4
    3b1c:	4353      	muls	r3, r2
    3b1e:	4354      	muls	r4, r2
    3b20:	199a      	adds	r2, r3, r6
    3b22:	0c03      	lsrs	r3, r0, #16
    3b24:	189b      	adds	r3, r3, r2
    3b26:	429e      	cmp	r6, r3
    3b28:	d903      	bls.n	3b32 <__aeabi_ddiv+0x3aa>
    3b2a:	2280      	movs	r2, #128	; 0x80
    3b2c:	0252      	lsls	r2, r2, #9
    3b2e:	4694      	mov	ip, r2
    3b30:	4464      	add	r4, ip
    3b32:	0c1a      	lsrs	r2, r3, #16
    3b34:	0400      	lsls	r0, r0, #16
    3b36:	041b      	lsls	r3, r3, #16
    3b38:	0c00      	lsrs	r0, r0, #16
    3b3a:	1914      	adds	r4, r2, r4
    3b3c:	181b      	adds	r3, r3, r0
    3b3e:	42a5      	cmp	r5, r4
    3b40:	d350      	bcc.n	3be4 <__aeabi_ddiv+0x45c>
    3b42:	d04d      	beq.n	3be0 <__aeabi_ddiv+0x458>
    3b44:	2301      	movs	r3, #1
    3b46:	4319      	orrs	r1, r3
    3b48:	4a96      	ldr	r2, [pc, #600]	; (3da4 <__aeabi_ddiv+0x61c>)
    3b4a:	9b01      	ldr	r3, [sp, #4]
    3b4c:	4694      	mov	ip, r2
    3b4e:	4463      	add	r3, ip
    3b50:	2b00      	cmp	r3, #0
    3b52:	dc00      	bgt.n	3b56 <__aeabi_ddiv+0x3ce>
    3b54:	e6f3      	b.n	393e <__aeabi_ddiv+0x1b6>
    3b56:	074a      	lsls	r2, r1, #29
    3b58:	d009      	beq.n	3b6e <__aeabi_ddiv+0x3e6>
    3b5a:	220f      	movs	r2, #15
    3b5c:	400a      	ands	r2, r1
    3b5e:	2a04      	cmp	r2, #4
    3b60:	d005      	beq.n	3b6e <__aeabi_ddiv+0x3e6>
    3b62:	1d0a      	adds	r2, r1, #4
    3b64:	428a      	cmp	r2, r1
    3b66:	4189      	sbcs	r1, r1
    3b68:	4249      	negs	r1, r1
    3b6a:	448b      	add	fp, r1
    3b6c:	0011      	movs	r1, r2
    3b6e:	465a      	mov	r2, fp
    3b70:	01d2      	lsls	r2, r2, #7
    3b72:	d508      	bpl.n	3b86 <__aeabi_ddiv+0x3fe>
    3b74:	465a      	mov	r2, fp
    3b76:	4b8c      	ldr	r3, [pc, #560]	; (3da8 <__aeabi_ddiv+0x620>)
    3b78:	401a      	ands	r2, r3
    3b7a:	4693      	mov	fp, r2
    3b7c:	2280      	movs	r2, #128	; 0x80
    3b7e:	00d2      	lsls	r2, r2, #3
    3b80:	4694      	mov	ip, r2
    3b82:	9b01      	ldr	r3, [sp, #4]
    3b84:	4463      	add	r3, ip
    3b86:	4a89      	ldr	r2, [pc, #548]	; (3dac <__aeabi_ddiv+0x624>)
    3b88:	4293      	cmp	r3, r2
    3b8a:	dd00      	ble.n	3b8e <__aeabi_ddiv+0x406>
    3b8c:	e65b      	b.n	3846 <__aeabi_ddiv+0xbe>
    3b8e:	465a      	mov	r2, fp
    3b90:	08c9      	lsrs	r1, r1, #3
    3b92:	0750      	lsls	r0, r2, #29
    3b94:	4308      	orrs	r0, r1
    3b96:	0256      	lsls	r6, r2, #9
    3b98:	4651      	mov	r1, sl
    3b9a:	2201      	movs	r2, #1
    3b9c:	055b      	lsls	r3, r3, #21
    3b9e:	4681      	mov	r9, r0
    3ba0:	0b36      	lsrs	r6, r6, #12
    3ba2:	0d5b      	lsrs	r3, r3, #21
    3ba4:	400a      	ands	r2, r1
    3ba6:	e655      	b.n	3854 <__aeabi_ddiv+0xcc>
    3ba8:	2380      	movs	r3, #128	; 0x80
    3baa:	031b      	lsls	r3, r3, #12
    3bac:	421e      	tst	r6, r3
    3bae:	d011      	beq.n	3bd4 <__aeabi_ddiv+0x44c>
    3bb0:	465a      	mov	r2, fp
    3bb2:	421a      	tst	r2, r3
    3bb4:	d10e      	bne.n	3bd4 <__aeabi_ddiv+0x44c>
    3bb6:	465e      	mov	r6, fp
    3bb8:	431e      	orrs	r6, r3
    3bba:	0336      	lsls	r6, r6, #12
    3bbc:	0b36      	lsrs	r6, r6, #12
    3bbe:	002a      	movs	r2, r5
    3bc0:	4689      	mov	r9, r1
    3bc2:	4b7b      	ldr	r3, [pc, #492]	; (3db0 <__aeabi_ddiv+0x628>)
    3bc4:	e646      	b.n	3854 <__aeabi_ddiv+0xcc>
    3bc6:	2b03      	cmp	r3, #3
    3bc8:	d100      	bne.n	3bcc <__aeabi_ddiv+0x444>
    3bca:	e0e1      	b.n	3d90 <__aeabi_ddiv+0x608>
    3bcc:	2b01      	cmp	r3, #1
    3bce:	d1bb      	bne.n	3b48 <__aeabi_ddiv+0x3c0>
    3bd0:	401a      	ands	r2, r3
    3bd2:	e6bb      	b.n	394c <__aeabi_ddiv+0x1c4>
    3bd4:	431e      	orrs	r6, r3
    3bd6:	0336      	lsls	r6, r6, #12
    3bd8:	0b36      	lsrs	r6, r6, #12
    3bda:	4642      	mov	r2, r8
    3bdc:	4b74      	ldr	r3, [pc, #464]	; (3db0 <__aeabi_ddiv+0x628>)
    3bde:	e639      	b.n	3854 <__aeabi_ddiv+0xcc>
    3be0:	2b00      	cmp	r3, #0
    3be2:	d0b1      	beq.n	3b48 <__aeabi_ddiv+0x3c0>
    3be4:	197d      	adds	r5, r7, r5
    3be6:	1e4a      	subs	r2, r1, #1
    3be8:	42af      	cmp	r7, r5
    3bea:	d952      	bls.n	3c92 <__aeabi_ddiv+0x50a>
    3bec:	0011      	movs	r1, r2
    3bee:	42a5      	cmp	r5, r4
    3bf0:	d1a8      	bne.n	3b44 <__aeabi_ddiv+0x3bc>
    3bf2:	9a03      	ldr	r2, [sp, #12]
    3bf4:	429a      	cmp	r2, r3
    3bf6:	d1a5      	bne.n	3b44 <__aeabi_ddiv+0x3bc>
    3bf8:	e7a6      	b.n	3b48 <__aeabi_ddiv+0x3c0>
    3bfa:	0003      	movs	r3, r0
    3bfc:	003e      	movs	r6, r7
    3bfe:	3b28      	subs	r3, #40	; 0x28
    3c00:	409e      	lsls	r6, r3
    3c02:	2300      	movs	r3, #0
    3c04:	4699      	mov	r9, r3
    3c06:	e654      	b.n	38b2 <__aeabi_ddiv+0x12a>
    3c08:	f000 ff10 	bl	4a2c <__clzsi2>
    3c0c:	3020      	adds	r0, #32
    3c0e:	e641      	b.n	3894 <__aeabi_ddiv+0x10c>
    3c10:	0003      	movs	r3, r0
    3c12:	4652      	mov	r2, sl
    3c14:	3b28      	subs	r3, #40	; 0x28
    3c16:	409a      	lsls	r2, r3
    3c18:	2100      	movs	r1, #0
    3c1a:	4693      	mov	fp, r2
    3c1c:	e677      	b.n	390e <__aeabi_ddiv+0x186>
    3c1e:	4650      	mov	r0, sl
    3c20:	f000 ff04 	bl	4a2c <__clzsi2>
    3c24:	3020      	adds	r0, #32
    3c26:	e65e      	b.n	38e6 <__aeabi_ddiv+0x15e>
    3c28:	9b02      	ldr	r3, [sp, #8]
    3c2a:	2600      	movs	r6, #0
    3c2c:	42ab      	cmp	r3, r5
    3c2e:	d300      	bcc.n	3c32 <__aeabi_ddiv+0x4aa>
    3c30:	e723      	b.n	3a7a <__aeabi_ddiv+0x2f2>
    3c32:	9e03      	ldr	r6, [sp, #12]
    3c34:	9902      	ldr	r1, [sp, #8]
    3c36:	46b4      	mov	ip, r6
    3c38:	4461      	add	r1, ip
    3c3a:	4688      	mov	r8, r1
    3c3c:	45b0      	cmp	r8, r6
    3c3e:	41b6      	sbcs	r6, r6
    3c40:	465b      	mov	r3, fp
    3c42:	4276      	negs	r6, r6
    3c44:	19f6      	adds	r6, r6, r7
    3c46:	18b2      	adds	r2, r6, r2
    3c48:	3b01      	subs	r3, #1
    3c4a:	9102      	str	r1, [sp, #8]
    3c4c:	4297      	cmp	r7, r2
    3c4e:	d213      	bcs.n	3c78 <__aeabi_ddiv+0x4f0>
    3c50:	4290      	cmp	r0, r2
    3c52:	d84f      	bhi.n	3cf4 <__aeabi_ddiv+0x56c>
    3c54:	d100      	bne.n	3c58 <__aeabi_ddiv+0x4d0>
    3c56:	e08e      	b.n	3d76 <__aeabi_ddiv+0x5ee>
    3c58:	1a16      	subs	r6, r2, r0
    3c5a:	469b      	mov	fp, r3
    3c5c:	e70d      	b.n	3a7a <__aeabi_ddiv+0x2f2>
    3c5e:	4589      	cmp	r9, r1
    3c60:	d200      	bcs.n	3c64 <__aeabi_ddiv+0x4dc>
    3c62:	e68e      	b.n	3982 <__aeabi_ddiv+0x1fa>
    3c64:	0874      	lsrs	r4, r6, #1
    3c66:	464b      	mov	r3, r9
    3c68:	07f6      	lsls	r6, r6, #31
    3c6a:	0035      	movs	r5, r6
    3c6c:	085b      	lsrs	r3, r3, #1
    3c6e:	431d      	orrs	r5, r3
    3c70:	464b      	mov	r3, r9
    3c72:	07db      	lsls	r3, r3, #31
    3c74:	9302      	str	r3, [sp, #8]
    3c76:	e68b      	b.n	3990 <__aeabi_ddiv+0x208>
    3c78:	4297      	cmp	r7, r2
    3c7a:	d1ed      	bne.n	3c58 <__aeabi_ddiv+0x4d0>
    3c7c:	9903      	ldr	r1, [sp, #12]
    3c7e:	9c02      	ldr	r4, [sp, #8]
    3c80:	42a1      	cmp	r1, r4
    3c82:	d9e5      	bls.n	3c50 <__aeabi_ddiv+0x4c8>
    3c84:	1a3e      	subs	r6, r7, r0
    3c86:	469b      	mov	fp, r3
    3c88:	e6f7      	b.n	3a7a <__aeabi_ddiv+0x2f2>
    3c8a:	4698      	mov	r8, r3
    3c8c:	e6ca      	b.n	3a24 <__aeabi_ddiv+0x29c>
    3c8e:	001e      	movs	r6, r3
    3c90:	e6a5      	b.n	39de <__aeabi_ddiv+0x256>
    3c92:	42ac      	cmp	r4, r5
    3c94:	d83e      	bhi.n	3d14 <__aeabi_ddiv+0x58c>
    3c96:	d074      	beq.n	3d82 <__aeabi_ddiv+0x5fa>
    3c98:	0011      	movs	r1, r2
    3c9a:	e753      	b.n	3b44 <__aeabi_ddiv+0x3bc>
    3c9c:	2101      	movs	r1, #1
    3c9e:	4249      	negs	r1, r1
    3ca0:	e752      	b.n	3b48 <__aeabi_ddiv+0x3c0>
    3ca2:	001c      	movs	r4, r3
    3ca4:	e70e      	b.n	3ac4 <__aeabi_ddiv+0x33c>
    3ca6:	001e      	movs	r6, r3
    3ca8:	e72b      	b.n	3b02 <__aeabi_ddiv+0x37a>
    3caa:	2d1f      	cmp	r5, #31
    3cac:	dc3c      	bgt.n	3d28 <__aeabi_ddiv+0x5a0>
    3cae:	2320      	movs	r3, #32
    3cb0:	000a      	movs	r2, r1
    3cb2:	4658      	mov	r0, fp
    3cb4:	1b5b      	subs	r3, r3, r5
    3cb6:	4098      	lsls	r0, r3
    3cb8:	40ea      	lsrs	r2, r5
    3cba:	4099      	lsls	r1, r3
    3cbc:	4302      	orrs	r2, r0
    3cbe:	1e48      	subs	r0, r1, #1
    3cc0:	4181      	sbcs	r1, r0
    3cc2:	465e      	mov	r6, fp
    3cc4:	4311      	orrs	r1, r2
    3cc6:	40ee      	lsrs	r6, r5
    3cc8:	074b      	lsls	r3, r1, #29
    3cca:	d009      	beq.n	3ce0 <__aeabi_ddiv+0x558>
    3ccc:	230f      	movs	r3, #15
    3cce:	400b      	ands	r3, r1
    3cd0:	2b04      	cmp	r3, #4
    3cd2:	d005      	beq.n	3ce0 <__aeabi_ddiv+0x558>
    3cd4:	000b      	movs	r3, r1
    3cd6:	1d19      	adds	r1, r3, #4
    3cd8:	4299      	cmp	r1, r3
    3cda:	419b      	sbcs	r3, r3
    3cdc:	425b      	negs	r3, r3
    3cde:	18f6      	adds	r6, r6, r3
    3ce0:	0233      	lsls	r3, r6, #8
    3ce2:	d53c      	bpl.n	3d5e <__aeabi_ddiv+0x5d6>
    3ce4:	4653      	mov	r3, sl
    3ce6:	2201      	movs	r2, #1
    3ce8:	2100      	movs	r1, #0
    3cea:	401a      	ands	r2, r3
    3cec:	2600      	movs	r6, #0
    3cee:	2301      	movs	r3, #1
    3cf0:	4689      	mov	r9, r1
    3cf2:	e5af      	b.n	3854 <__aeabi_ddiv+0xcc>
    3cf4:	2302      	movs	r3, #2
    3cf6:	425b      	negs	r3, r3
    3cf8:	469c      	mov	ip, r3
    3cfa:	9c03      	ldr	r4, [sp, #12]
    3cfc:	44e3      	add	fp, ip
    3cfe:	46a4      	mov	ip, r4
    3d00:	9b02      	ldr	r3, [sp, #8]
    3d02:	4463      	add	r3, ip
    3d04:	4698      	mov	r8, r3
    3d06:	45a0      	cmp	r8, r4
    3d08:	41b6      	sbcs	r6, r6
    3d0a:	4276      	negs	r6, r6
    3d0c:	19f6      	adds	r6, r6, r7
    3d0e:	9302      	str	r3, [sp, #8]
    3d10:	18b2      	adds	r2, r6, r2
    3d12:	e6b1      	b.n	3a78 <__aeabi_ddiv+0x2f0>
    3d14:	9803      	ldr	r0, [sp, #12]
    3d16:	1e8a      	subs	r2, r1, #2
    3d18:	0041      	lsls	r1, r0, #1
    3d1a:	4281      	cmp	r1, r0
    3d1c:	41b6      	sbcs	r6, r6
    3d1e:	4276      	negs	r6, r6
    3d20:	19f6      	adds	r6, r6, r7
    3d22:	19ad      	adds	r5, r5, r6
    3d24:	9103      	str	r1, [sp, #12]
    3d26:	e761      	b.n	3bec <__aeabi_ddiv+0x464>
    3d28:	221f      	movs	r2, #31
    3d2a:	4252      	negs	r2, r2
    3d2c:	1ad3      	subs	r3, r2, r3
    3d2e:	465a      	mov	r2, fp
    3d30:	40da      	lsrs	r2, r3
    3d32:	0013      	movs	r3, r2
    3d34:	2d20      	cmp	r5, #32
    3d36:	d029      	beq.n	3d8c <__aeabi_ddiv+0x604>
    3d38:	2240      	movs	r2, #64	; 0x40
    3d3a:	4658      	mov	r0, fp
    3d3c:	1b55      	subs	r5, r2, r5
    3d3e:	40a8      	lsls	r0, r5
    3d40:	4301      	orrs	r1, r0
    3d42:	1e48      	subs	r0, r1, #1
    3d44:	4181      	sbcs	r1, r0
    3d46:	2007      	movs	r0, #7
    3d48:	430b      	orrs	r3, r1
    3d4a:	4018      	ands	r0, r3
    3d4c:	2600      	movs	r6, #0
    3d4e:	2800      	cmp	r0, #0
    3d50:	d009      	beq.n	3d66 <__aeabi_ddiv+0x5de>
    3d52:	220f      	movs	r2, #15
    3d54:	2600      	movs	r6, #0
    3d56:	401a      	ands	r2, r3
    3d58:	0019      	movs	r1, r3
    3d5a:	2a04      	cmp	r2, #4
    3d5c:	d1bb      	bne.n	3cd6 <__aeabi_ddiv+0x54e>
    3d5e:	000b      	movs	r3, r1
    3d60:	0770      	lsls	r0, r6, #29
    3d62:	0276      	lsls	r6, r6, #9
    3d64:	0b36      	lsrs	r6, r6, #12
    3d66:	08db      	lsrs	r3, r3, #3
    3d68:	4303      	orrs	r3, r0
    3d6a:	4699      	mov	r9, r3
    3d6c:	2201      	movs	r2, #1
    3d6e:	4653      	mov	r3, sl
    3d70:	401a      	ands	r2, r3
    3d72:	2300      	movs	r3, #0
    3d74:	e56e      	b.n	3854 <__aeabi_ddiv+0xcc>
    3d76:	9902      	ldr	r1, [sp, #8]
    3d78:	428d      	cmp	r5, r1
    3d7a:	d8bb      	bhi.n	3cf4 <__aeabi_ddiv+0x56c>
    3d7c:	469b      	mov	fp, r3
    3d7e:	2600      	movs	r6, #0
    3d80:	e67b      	b.n	3a7a <__aeabi_ddiv+0x2f2>
    3d82:	9803      	ldr	r0, [sp, #12]
    3d84:	4298      	cmp	r0, r3
    3d86:	d3c5      	bcc.n	3d14 <__aeabi_ddiv+0x58c>
    3d88:	0011      	movs	r1, r2
    3d8a:	e732      	b.n	3bf2 <__aeabi_ddiv+0x46a>
    3d8c:	2000      	movs	r0, #0
    3d8e:	e7d7      	b.n	3d40 <__aeabi_ddiv+0x5b8>
    3d90:	2680      	movs	r6, #128	; 0x80
    3d92:	465b      	mov	r3, fp
    3d94:	0336      	lsls	r6, r6, #12
    3d96:	431e      	orrs	r6, r3
    3d98:	0336      	lsls	r6, r6, #12
    3d9a:	0b36      	lsrs	r6, r6, #12
    3d9c:	9a00      	ldr	r2, [sp, #0]
    3d9e:	4689      	mov	r9, r1
    3da0:	4b03      	ldr	r3, [pc, #12]	; (3db0 <__aeabi_ddiv+0x628>)
    3da2:	e557      	b.n	3854 <__aeabi_ddiv+0xcc>
    3da4:	000003ff 	.word	0x000003ff
    3da8:	feffffff 	.word	0xfeffffff
    3dac:	000007fe 	.word	0x000007fe
    3db0:	000007ff 	.word	0x000007ff

00003db4 <__aeabi_dmul>:
    3db4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3db6:	465f      	mov	r7, fp
    3db8:	4656      	mov	r6, sl
    3dba:	464d      	mov	r5, r9
    3dbc:	4644      	mov	r4, r8
    3dbe:	b4f0      	push	{r4, r5, r6, r7}
    3dc0:	030d      	lsls	r5, r1, #12
    3dc2:	4699      	mov	r9, r3
    3dc4:	004e      	lsls	r6, r1, #1
    3dc6:	0b2b      	lsrs	r3, r5, #12
    3dc8:	b087      	sub	sp, #28
    3dca:	0007      	movs	r7, r0
    3dcc:	4692      	mov	sl, r2
    3dce:	4680      	mov	r8, r0
    3dd0:	469b      	mov	fp, r3
    3dd2:	0d76      	lsrs	r6, r6, #21
    3dd4:	0fcc      	lsrs	r4, r1, #31
    3dd6:	2e00      	cmp	r6, #0
    3dd8:	d069      	beq.n	3eae <__aeabi_dmul+0xfa>
    3dda:	4b6d      	ldr	r3, [pc, #436]	; (3f90 <__aeabi_dmul+0x1dc>)
    3ddc:	429e      	cmp	r6, r3
    3dde:	d035      	beq.n	3e4c <__aeabi_dmul+0x98>
    3de0:	465b      	mov	r3, fp
    3de2:	2280      	movs	r2, #128	; 0x80
    3de4:	00dd      	lsls	r5, r3, #3
    3de6:	0412      	lsls	r2, r2, #16
    3de8:	0f43      	lsrs	r3, r0, #29
    3dea:	4313      	orrs	r3, r2
    3dec:	432b      	orrs	r3, r5
    3dee:	469b      	mov	fp, r3
    3df0:	00c3      	lsls	r3, r0, #3
    3df2:	4698      	mov	r8, r3
    3df4:	4b67      	ldr	r3, [pc, #412]	; (3f94 <__aeabi_dmul+0x1e0>)
    3df6:	2700      	movs	r7, #0
    3df8:	469c      	mov	ip, r3
    3dfa:	2300      	movs	r3, #0
    3dfc:	4466      	add	r6, ip
    3dfe:	9301      	str	r3, [sp, #4]
    3e00:	464a      	mov	r2, r9
    3e02:	0315      	lsls	r5, r2, #12
    3e04:	0050      	lsls	r0, r2, #1
    3e06:	0fd2      	lsrs	r2, r2, #31
    3e08:	4653      	mov	r3, sl
    3e0a:	0b2d      	lsrs	r5, r5, #12
    3e0c:	0d40      	lsrs	r0, r0, #21
    3e0e:	4691      	mov	r9, r2
    3e10:	d100      	bne.n	3e14 <__aeabi_dmul+0x60>
    3e12:	e076      	b.n	3f02 <__aeabi_dmul+0x14e>
    3e14:	4a5e      	ldr	r2, [pc, #376]	; (3f90 <__aeabi_dmul+0x1dc>)
    3e16:	4290      	cmp	r0, r2
    3e18:	d06c      	beq.n	3ef4 <__aeabi_dmul+0x140>
    3e1a:	2280      	movs	r2, #128	; 0x80
    3e1c:	0f5b      	lsrs	r3, r3, #29
    3e1e:	0412      	lsls	r2, r2, #16
    3e20:	4313      	orrs	r3, r2
    3e22:	4a5c      	ldr	r2, [pc, #368]	; (3f94 <__aeabi_dmul+0x1e0>)
    3e24:	00ed      	lsls	r5, r5, #3
    3e26:	4694      	mov	ip, r2
    3e28:	431d      	orrs	r5, r3
    3e2a:	4653      	mov	r3, sl
    3e2c:	2200      	movs	r2, #0
    3e2e:	00db      	lsls	r3, r3, #3
    3e30:	4460      	add	r0, ip
    3e32:	4649      	mov	r1, r9
    3e34:	1836      	adds	r6, r6, r0
    3e36:	1c70      	adds	r0, r6, #1
    3e38:	4061      	eors	r1, r4
    3e3a:	9002      	str	r0, [sp, #8]
    3e3c:	4317      	orrs	r7, r2
    3e3e:	2f0f      	cmp	r7, #15
    3e40:	d900      	bls.n	3e44 <__aeabi_dmul+0x90>
    3e42:	e0af      	b.n	3fa4 <__aeabi_dmul+0x1f0>
    3e44:	4854      	ldr	r0, [pc, #336]	; (3f98 <__aeabi_dmul+0x1e4>)
    3e46:	00bf      	lsls	r7, r7, #2
    3e48:	59c7      	ldr	r7, [r0, r7]
    3e4a:	46bf      	mov	pc, r7
    3e4c:	465b      	mov	r3, fp
    3e4e:	431f      	orrs	r7, r3
    3e50:	d000      	beq.n	3e54 <__aeabi_dmul+0xa0>
    3e52:	e088      	b.n	3f66 <__aeabi_dmul+0x1b2>
    3e54:	2300      	movs	r3, #0
    3e56:	469b      	mov	fp, r3
    3e58:	4698      	mov	r8, r3
    3e5a:	3302      	adds	r3, #2
    3e5c:	2708      	movs	r7, #8
    3e5e:	9301      	str	r3, [sp, #4]
    3e60:	e7ce      	b.n	3e00 <__aeabi_dmul+0x4c>
    3e62:	4649      	mov	r1, r9
    3e64:	2a02      	cmp	r2, #2
    3e66:	d06a      	beq.n	3f3e <__aeabi_dmul+0x18a>
    3e68:	2a03      	cmp	r2, #3
    3e6a:	d100      	bne.n	3e6e <__aeabi_dmul+0xba>
    3e6c:	e209      	b.n	4282 <__aeabi_dmul+0x4ce>
    3e6e:	2a01      	cmp	r2, #1
    3e70:	d000      	beq.n	3e74 <__aeabi_dmul+0xc0>
    3e72:	e1bb      	b.n	41ec <__aeabi_dmul+0x438>
    3e74:	4011      	ands	r1, r2
    3e76:	2200      	movs	r2, #0
    3e78:	2300      	movs	r3, #0
    3e7a:	2500      	movs	r5, #0
    3e7c:	4690      	mov	r8, r2
    3e7e:	b2cc      	uxtb	r4, r1
    3e80:	2100      	movs	r1, #0
    3e82:	032d      	lsls	r5, r5, #12
    3e84:	0d0a      	lsrs	r2, r1, #20
    3e86:	0512      	lsls	r2, r2, #20
    3e88:	0b2d      	lsrs	r5, r5, #12
    3e8a:	4315      	orrs	r5, r2
    3e8c:	4a43      	ldr	r2, [pc, #268]	; (3f9c <__aeabi_dmul+0x1e8>)
    3e8e:	051b      	lsls	r3, r3, #20
    3e90:	4015      	ands	r5, r2
    3e92:	431d      	orrs	r5, r3
    3e94:	006d      	lsls	r5, r5, #1
    3e96:	07e4      	lsls	r4, r4, #31
    3e98:	086d      	lsrs	r5, r5, #1
    3e9a:	4325      	orrs	r5, r4
    3e9c:	4640      	mov	r0, r8
    3e9e:	0029      	movs	r1, r5
    3ea0:	b007      	add	sp, #28
    3ea2:	bc3c      	pop	{r2, r3, r4, r5}
    3ea4:	4690      	mov	r8, r2
    3ea6:	4699      	mov	r9, r3
    3ea8:	46a2      	mov	sl, r4
    3eaa:	46ab      	mov	fp, r5
    3eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3eae:	4303      	orrs	r3, r0
    3eb0:	d052      	beq.n	3f58 <__aeabi_dmul+0x1a4>
    3eb2:	465b      	mov	r3, fp
    3eb4:	2b00      	cmp	r3, #0
    3eb6:	d100      	bne.n	3eba <__aeabi_dmul+0x106>
    3eb8:	e18a      	b.n	41d0 <__aeabi_dmul+0x41c>
    3eba:	4658      	mov	r0, fp
    3ebc:	f000 fdb6 	bl	4a2c <__clzsi2>
    3ec0:	0003      	movs	r3, r0
    3ec2:	3b0b      	subs	r3, #11
    3ec4:	2b1c      	cmp	r3, #28
    3ec6:	dd00      	ble.n	3eca <__aeabi_dmul+0x116>
    3ec8:	e17b      	b.n	41c2 <__aeabi_dmul+0x40e>
    3eca:	221d      	movs	r2, #29
    3ecc:	1ad3      	subs	r3, r2, r3
    3ece:	003a      	movs	r2, r7
    3ed0:	0001      	movs	r1, r0
    3ed2:	465d      	mov	r5, fp
    3ed4:	40da      	lsrs	r2, r3
    3ed6:	3908      	subs	r1, #8
    3ed8:	408d      	lsls	r5, r1
    3eda:	0013      	movs	r3, r2
    3edc:	408f      	lsls	r7, r1
    3ede:	432b      	orrs	r3, r5
    3ee0:	469b      	mov	fp, r3
    3ee2:	46b8      	mov	r8, r7
    3ee4:	4b2e      	ldr	r3, [pc, #184]	; (3fa0 <__aeabi_dmul+0x1ec>)
    3ee6:	2700      	movs	r7, #0
    3ee8:	469c      	mov	ip, r3
    3eea:	2300      	movs	r3, #0
    3eec:	4460      	add	r0, ip
    3eee:	4246      	negs	r6, r0
    3ef0:	9301      	str	r3, [sp, #4]
    3ef2:	e785      	b.n	3e00 <__aeabi_dmul+0x4c>
    3ef4:	4652      	mov	r2, sl
    3ef6:	432a      	orrs	r2, r5
    3ef8:	d12c      	bne.n	3f54 <__aeabi_dmul+0x1a0>
    3efa:	2500      	movs	r5, #0
    3efc:	2300      	movs	r3, #0
    3efe:	2202      	movs	r2, #2
    3f00:	e797      	b.n	3e32 <__aeabi_dmul+0x7e>
    3f02:	4652      	mov	r2, sl
    3f04:	432a      	orrs	r2, r5
    3f06:	d021      	beq.n	3f4c <__aeabi_dmul+0x198>
    3f08:	2d00      	cmp	r5, #0
    3f0a:	d100      	bne.n	3f0e <__aeabi_dmul+0x15a>
    3f0c:	e154      	b.n	41b8 <__aeabi_dmul+0x404>
    3f0e:	0028      	movs	r0, r5
    3f10:	f000 fd8c 	bl	4a2c <__clzsi2>
    3f14:	0003      	movs	r3, r0
    3f16:	3b0b      	subs	r3, #11
    3f18:	2b1c      	cmp	r3, #28
    3f1a:	dd00      	ble.n	3f1e <__aeabi_dmul+0x16a>
    3f1c:	e146      	b.n	41ac <__aeabi_dmul+0x3f8>
    3f1e:	211d      	movs	r1, #29
    3f20:	1acb      	subs	r3, r1, r3
    3f22:	4651      	mov	r1, sl
    3f24:	0002      	movs	r2, r0
    3f26:	40d9      	lsrs	r1, r3
    3f28:	4653      	mov	r3, sl
    3f2a:	3a08      	subs	r2, #8
    3f2c:	4095      	lsls	r5, r2
    3f2e:	4093      	lsls	r3, r2
    3f30:	430d      	orrs	r5, r1
    3f32:	4a1b      	ldr	r2, [pc, #108]	; (3fa0 <__aeabi_dmul+0x1ec>)
    3f34:	4694      	mov	ip, r2
    3f36:	4460      	add	r0, ip
    3f38:	4240      	negs	r0, r0
    3f3a:	2200      	movs	r2, #0
    3f3c:	e779      	b.n	3e32 <__aeabi_dmul+0x7e>
    3f3e:	2401      	movs	r4, #1
    3f40:	2200      	movs	r2, #0
    3f42:	400c      	ands	r4, r1
    3f44:	4b12      	ldr	r3, [pc, #72]	; (3f90 <__aeabi_dmul+0x1dc>)
    3f46:	2500      	movs	r5, #0
    3f48:	4690      	mov	r8, r2
    3f4a:	e799      	b.n	3e80 <__aeabi_dmul+0xcc>
    3f4c:	2500      	movs	r5, #0
    3f4e:	2300      	movs	r3, #0
    3f50:	2201      	movs	r2, #1
    3f52:	e76e      	b.n	3e32 <__aeabi_dmul+0x7e>
    3f54:	2203      	movs	r2, #3
    3f56:	e76c      	b.n	3e32 <__aeabi_dmul+0x7e>
    3f58:	2300      	movs	r3, #0
    3f5a:	469b      	mov	fp, r3
    3f5c:	4698      	mov	r8, r3
    3f5e:	3301      	adds	r3, #1
    3f60:	2704      	movs	r7, #4
    3f62:	9301      	str	r3, [sp, #4]
    3f64:	e74c      	b.n	3e00 <__aeabi_dmul+0x4c>
    3f66:	2303      	movs	r3, #3
    3f68:	270c      	movs	r7, #12
    3f6a:	9301      	str	r3, [sp, #4]
    3f6c:	e748      	b.n	3e00 <__aeabi_dmul+0x4c>
    3f6e:	2300      	movs	r3, #0
    3f70:	2580      	movs	r5, #128	; 0x80
    3f72:	4698      	mov	r8, r3
    3f74:	2400      	movs	r4, #0
    3f76:	032d      	lsls	r5, r5, #12
    3f78:	4b05      	ldr	r3, [pc, #20]	; (3f90 <__aeabi_dmul+0x1dc>)
    3f7a:	e781      	b.n	3e80 <__aeabi_dmul+0xcc>
    3f7c:	465d      	mov	r5, fp
    3f7e:	4643      	mov	r3, r8
    3f80:	9a01      	ldr	r2, [sp, #4]
    3f82:	e76f      	b.n	3e64 <__aeabi_dmul+0xb0>
    3f84:	465d      	mov	r5, fp
    3f86:	4643      	mov	r3, r8
    3f88:	0021      	movs	r1, r4
    3f8a:	9a01      	ldr	r2, [sp, #4]
    3f8c:	e76a      	b.n	3e64 <__aeabi_dmul+0xb0>
    3f8e:	46c0      	nop			; (mov r8, r8)
    3f90:	000007ff 	.word	0x000007ff
    3f94:	fffffc01 	.word	0xfffffc01
    3f98:	00005d14 	.word	0x00005d14
    3f9c:	800fffff 	.word	0x800fffff
    3fa0:	000003f3 	.word	0x000003f3
    3fa4:	4642      	mov	r2, r8
    3fa6:	0c12      	lsrs	r2, r2, #16
    3fa8:	4691      	mov	r9, r2
    3faa:	0c1a      	lsrs	r2, r3, #16
    3fac:	4694      	mov	ip, r2
    3fae:	4642      	mov	r2, r8
    3fb0:	0417      	lsls	r7, r2, #16
    3fb2:	464a      	mov	r2, r9
    3fb4:	041b      	lsls	r3, r3, #16
    3fb6:	0c1b      	lsrs	r3, r3, #16
    3fb8:	435a      	muls	r2, r3
    3fba:	4660      	mov	r0, ip
    3fbc:	4690      	mov	r8, r2
    3fbe:	464a      	mov	r2, r9
    3fc0:	4342      	muls	r2, r0
    3fc2:	0010      	movs	r0, r2
    3fc4:	9203      	str	r2, [sp, #12]
    3fc6:	4662      	mov	r2, ip
    3fc8:	001c      	movs	r4, r3
    3fca:	0c3f      	lsrs	r7, r7, #16
    3fcc:	437a      	muls	r2, r7
    3fce:	437c      	muls	r4, r7
    3fd0:	4442      	add	r2, r8
    3fd2:	9201      	str	r2, [sp, #4]
    3fd4:	0c22      	lsrs	r2, r4, #16
    3fd6:	4692      	mov	sl, r2
    3fd8:	9a01      	ldr	r2, [sp, #4]
    3fda:	4452      	add	r2, sl
    3fdc:	4590      	cmp	r8, r2
    3fde:	d906      	bls.n	3fee <__aeabi_dmul+0x23a>
    3fe0:	4682      	mov	sl, r0
    3fe2:	2080      	movs	r0, #128	; 0x80
    3fe4:	0240      	lsls	r0, r0, #9
    3fe6:	4680      	mov	r8, r0
    3fe8:	44c2      	add	sl, r8
    3fea:	4650      	mov	r0, sl
    3fec:	9003      	str	r0, [sp, #12]
    3fee:	0c10      	lsrs	r0, r2, #16
    3ff0:	9004      	str	r0, [sp, #16]
    3ff2:	4648      	mov	r0, r9
    3ff4:	0424      	lsls	r4, r4, #16
    3ff6:	0c24      	lsrs	r4, r4, #16
    3ff8:	0412      	lsls	r2, r2, #16
    3ffa:	1912      	adds	r2, r2, r4
    3ffc:	9205      	str	r2, [sp, #20]
    3ffe:	0c2a      	lsrs	r2, r5, #16
    4000:	042d      	lsls	r5, r5, #16
    4002:	0c2d      	lsrs	r5, r5, #16
    4004:	4368      	muls	r0, r5
    4006:	002c      	movs	r4, r5
    4008:	4682      	mov	sl, r0
    400a:	4648      	mov	r0, r9
    400c:	437c      	muls	r4, r7
    400e:	4350      	muls	r0, r2
    4010:	4681      	mov	r9, r0
    4012:	0c20      	lsrs	r0, r4, #16
    4014:	4680      	mov	r8, r0
    4016:	4357      	muls	r7, r2
    4018:	4457      	add	r7, sl
    401a:	4447      	add	r7, r8
    401c:	45ba      	cmp	sl, r7
    401e:	d903      	bls.n	4028 <__aeabi_dmul+0x274>
    4020:	2080      	movs	r0, #128	; 0x80
    4022:	0240      	lsls	r0, r0, #9
    4024:	4680      	mov	r8, r0
    4026:	44c1      	add	r9, r8
    4028:	0c38      	lsrs	r0, r7, #16
    402a:	043f      	lsls	r7, r7, #16
    402c:	46b8      	mov	r8, r7
    402e:	4448      	add	r0, r9
    4030:	0424      	lsls	r4, r4, #16
    4032:	0c24      	lsrs	r4, r4, #16
    4034:	9001      	str	r0, [sp, #4]
    4036:	9804      	ldr	r0, [sp, #16]
    4038:	44a0      	add	r8, r4
    403a:	4440      	add	r0, r8
    403c:	9004      	str	r0, [sp, #16]
    403e:	4658      	mov	r0, fp
    4040:	0c00      	lsrs	r0, r0, #16
    4042:	4681      	mov	r9, r0
    4044:	4658      	mov	r0, fp
    4046:	0404      	lsls	r4, r0, #16
    4048:	0c20      	lsrs	r0, r4, #16
    404a:	4682      	mov	sl, r0
    404c:	0007      	movs	r7, r0
    404e:	4648      	mov	r0, r9
    4050:	435f      	muls	r7, r3
    4052:	464c      	mov	r4, r9
    4054:	4343      	muls	r3, r0
    4056:	4660      	mov	r0, ip
    4058:	4360      	muls	r0, r4
    405a:	4664      	mov	r4, ip
    405c:	4683      	mov	fp, r0
    405e:	4650      	mov	r0, sl
    4060:	4344      	muls	r4, r0
    4062:	0c38      	lsrs	r0, r7, #16
    4064:	4684      	mov	ip, r0
    4066:	18e4      	adds	r4, r4, r3
    4068:	4464      	add	r4, ip
    406a:	42a3      	cmp	r3, r4
    406c:	d903      	bls.n	4076 <__aeabi_dmul+0x2c2>
    406e:	2380      	movs	r3, #128	; 0x80
    4070:	025b      	lsls	r3, r3, #9
    4072:	469c      	mov	ip, r3
    4074:	44e3      	add	fp, ip
    4076:	4648      	mov	r0, r9
    4078:	043f      	lsls	r7, r7, #16
    407a:	0c23      	lsrs	r3, r4, #16
    407c:	0c3f      	lsrs	r7, r7, #16
    407e:	0424      	lsls	r4, r4, #16
    4080:	19e4      	adds	r4, r4, r7
    4082:	4657      	mov	r7, sl
    4084:	4368      	muls	r0, r5
    4086:	436f      	muls	r7, r5
    4088:	4684      	mov	ip, r0
    408a:	464d      	mov	r5, r9
    408c:	4650      	mov	r0, sl
    408e:	4355      	muls	r5, r2
    4090:	4342      	muls	r2, r0
    4092:	0c38      	lsrs	r0, r7, #16
    4094:	4681      	mov	r9, r0
    4096:	4462      	add	r2, ip
    4098:	444a      	add	r2, r9
    409a:	445b      	add	r3, fp
    409c:	4594      	cmp	ip, r2
    409e:	d903      	bls.n	40a8 <__aeabi_dmul+0x2f4>
    40a0:	2080      	movs	r0, #128	; 0x80
    40a2:	0240      	lsls	r0, r0, #9
    40a4:	4684      	mov	ip, r0
    40a6:	4465      	add	r5, ip
    40a8:	9803      	ldr	r0, [sp, #12]
    40aa:	043f      	lsls	r7, r7, #16
    40ac:	4683      	mov	fp, r0
    40ae:	9804      	ldr	r0, [sp, #16]
    40b0:	0c3f      	lsrs	r7, r7, #16
    40b2:	4684      	mov	ip, r0
    40b4:	44e3      	add	fp, ip
    40b6:	45c3      	cmp	fp, r8
    40b8:	4180      	sbcs	r0, r0
    40ba:	4240      	negs	r0, r0
    40bc:	4682      	mov	sl, r0
    40be:	0410      	lsls	r0, r2, #16
    40c0:	4684      	mov	ip, r0
    40c2:	9801      	ldr	r0, [sp, #4]
    40c4:	4467      	add	r7, ip
    40c6:	4684      	mov	ip, r0
    40c8:	4467      	add	r7, ip
    40ca:	44a3      	add	fp, r4
    40cc:	46bc      	mov	ip, r7
    40ce:	45a3      	cmp	fp, r4
    40d0:	41a4      	sbcs	r4, r4
    40d2:	4699      	mov	r9, r3
    40d4:	44d4      	add	ip, sl
    40d6:	4264      	negs	r4, r4
    40d8:	4287      	cmp	r7, r0
    40da:	41bf      	sbcs	r7, r7
    40dc:	45d4      	cmp	ip, sl
    40de:	4180      	sbcs	r0, r0
    40e0:	44e1      	add	r9, ip
    40e2:	46a0      	mov	r8, r4
    40e4:	4599      	cmp	r9, r3
    40e6:	419b      	sbcs	r3, r3
    40e8:	427f      	negs	r7, r7
    40ea:	4240      	negs	r0, r0
    40ec:	44c8      	add	r8, r9
    40ee:	4307      	orrs	r7, r0
    40f0:	0c12      	lsrs	r2, r2, #16
    40f2:	18ba      	adds	r2, r7, r2
    40f4:	45a0      	cmp	r8, r4
    40f6:	41a4      	sbcs	r4, r4
    40f8:	425f      	negs	r7, r3
    40fa:	003b      	movs	r3, r7
    40fc:	4264      	negs	r4, r4
    40fe:	4323      	orrs	r3, r4
    4100:	18d7      	adds	r7, r2, r3
    4102:	4643      	mov	r3, r8
    4104:	197d      	adds	r5, r7, r5
    4106:	0ddb      	lsrs	r3, r3, #23
    4108:	026d      	lsls	r5, r5, #9
    410a:	431d      	orrs	r5, r3
    410c:	465b      	mov	r3, fp
    410e:	025a      	lsls	r2, r3, #9
    4110:	9b05      	ldr	r3, [sp, #20]
    4112:	431a      	orrs	r2, r3
    4114:	1e53      	subs	r3, r2, #1
    4116:	419a      	sbcs	r2, r3
    4118:	465b      	mov	r3, fp
    411a:	0ddb      	lsrs	r3, r3, #23
    411c:	431a      	orrs	r2, r3
    411e:	4643      	mov	r3, r8
    4120:	025b      	lsls	r3, r3, #9
    4122:	4313      	orrs	r3, r2
    4124:	01ea      	lsls	r2, r5, #7
    4126:	d507      	bpl.n	4138 <__aeabi_dmul+0x384>
    4128:	2201      	movs	r2, #1
    412a:	085c      	lsrs	r4, r3, #1
    412c:	4013      	ands	r3, r2
    412e:	4323      	orrs	r3, r4
    4130:	07ea      	lsls	r2, r5, #31
    4132:	9e02      	ldr	r6, [sp, #8]
    4134:	4313      	orrs	r3, r2
    4136:	086d      	lsrs	r5, r5, #1
    4138:	4a57      	ldr	r2, [pc, #348]	; (4298 <__aeabi_dmul+0x4e4>)
    413a:	18b2      	adds	r2, r6, r2
    413c:	2a00      	cmp	r2, #0
    413e:	dd4b      	ble.n	41d8 <__aeabi_dmul+0x424>
    4140:	0758      	lsls	r0, r3, #29
    4142:	d009      	beq.n	4158 <__aeabi_dmul+0x3a4>
    4144:	200f      	movs	r0, #15
    4146:	4018      	ands	r0, r3
    4148:	2804      	cmp	r0, #4
    414a:	d005      	beq.n	4158 <__aeabi_dmul+0x3a4>
    414c:	1d18      	adds	r0, r3, #4
    414e:	4298      	cmp	r0, r3
    4150:	419b      	sbcs	r3, r3
    4152:	425b      	negs	r3, r3
    4154:	18ed      	adds	r5, r5, r3
    4156:	0003      	movs	r3, r0
    4158:	01e8      	lsls	r0, r5, #7
    415a:	d504      	bpl.n	4166 <__aeabi_dmul+0x3b2>
    415c:	4a4f      	ldr	r2, [pc, #316]	; (429c <__aeabi_dmul+0x4e8>)
    415e:	4015      	ands	r5, r2
    4160:	2280      	movs	r2, #128	; 0x80
    4162:	00d2      	lsls	r2, r2, #3
    4164:	18b2      	adds	r2, r6, r2
    4166:	484e      	ldr	r0, [pc, #312]	; (42a0 <__aeabi_dmul+0x4ec>)
    4168:	4282      	cmp	r2, r0
    416a:	dd00      	ble.n	416e <__aeabi_dmul+0x3ba>
    416c:	e6e7      	b.n	3f3e <__aeabi_dmul+0x18a>
    416e:	2401      	movs	r4, #1
    4170:	08db      	lsrs	r3, r3, #3
    4172:	0768      	lsls	r0, r5, #29
    4174:	4318      	orrs	r0, r3
    4176:	026d      	lsls	r5, r5, #9
    4178:	0553      	lsls	r3, r2, #21
    417a:	4680      	mov	r8, r0
    417c:	0b2d      	lsrs	r5, r5, #12
    417e:	0d5b      	lsrs	r3, r3, #21
    4180:	400c      	ands	r4, r1
    4182:	e67d      	b.n	3e80 <__aeabi_dmul+0xcc>
    4184:	2280      	movs	r2, #128	; 0x80
    4186:	4659      	mov	r1, fp
    4188:	0312      	lsls	r2, r2, #12
    418a:	4211      	tst	r1, r2
    418c:	d008      	beq.n	41a0 <__aeabi_dmul+0x3ec>
    418e:	4215      	tst	r5, r2
    4190:	d106      	bne.n	41a0 <__aeabi_dmul+0x3ec>
    4192:	4315      	orrs	r5, r2
    4194:	032d      	lsls	r5, r5, #12
    4196:	4698      	mov	r8, r3
    4198:	0b2d      	lsrs	r5, r5, #12
    419a:	464c      	mov	r4, r9
    419c:	4b41      	ldr	r3, [pc, #260]	; (42a4 <__aeabi_dmul+0x4f0>)
    419e:	e66f      	b.n	3e80 <__aeabi_dmul+0xcc>
    41a0:	465d      	mov	r5, fp
    41a2:	4315      	orrs	r5, r2
    41a4:	032d      	lsls	r5, r5, #12
    41a6:	0b2d      	lsrs	r5, r5, #12
    41a8:	4b3e      	ldr	r3, [pc, #248]	; (42a4 <__aeabi_dmul+0x4f0>)
    41aa:	e669      	b.n	3e80 <__aeabi_dmul+0xcc>
    41ac:	0003      	movs	r3, r0
    41ae:	4655      	mov	r5, sl
    41b0:	3b28      	subs	r3, #40	; 0x28
    41b2:	409d      	lsls	r5, r3
    41b4:	2300      	movs	r3, #0
    41b6:	e6bc      	b.n	3f32 <__aeabi_dmul+0x17e>
    41b8:	4650      	mov	r0, sl
    41ba:	f000 fc37 	bl	4a2c <__clzsi2>
    41be:	3020      	adds	r0, #32
    41c0:	e6a8      	b.n	3f14 <__aeabi_dmul+0x160>
    41c2:	0003      	movs	r3, r0
    41c4:	3b28      	subs	r3, #40	; 0x28
    41c6:	409f      	lsls	r7, r3
    41c8:	2300      	movs	r3, #0
    41ca:	46bb      	mov	fp, r7
    41cc:	4698      	mov	r8, r3
    41ce:	e689      	b.n	3ee4 <__aeabi_dmul+0x130>
    41d0:	f000 fc2c 	bl	4a2c <__clzsi2>
    41d4:	3020      	adds	r0, #32
    41d6:	e673      	b.n	3ec0 <__aeabi_dmul+0x10c>
    41d8:	2401      	movs	r4, #1
    41da:	1aa6      	subs	r6, r4, r2
    41dc:	2e38      	cmp	r6, #56	; 0x38
    41de:	dd07      	ble.n	41f0 <__aeabi_dmul+0x43c>
    41e0:	2200      	movs	r2, #0
    41e2:	400c      	ands	r4, r1
    41e4:	2300      	movs	r3, #0
    41e6:	2500      	movs	r5, #0
    41e8:	4690      	mov	r8, r2
    41ea:	e649      	b.n	3e80 <__aeabi_dmul+0xcc>
    41ec:	9e02      	ldr	r6, [sp, #8]
    41ee:	e7a3      	b.n	4138 <__aeabi_dmul+0x384>
    41f0:	2e1f      	cmp	r6, #31
    41f2:	dc20      	bgt.n	4236 <__aeabi_dmul+0x482>
    41f4:	2220      	movs	r2, #32
    41f6:	002c      	movs	r4, r5
    41f8:	0018      	movs	r0, r3
    41fa:	1b92      	subs	r2, r2, r6
    41fc:	40f0      	lsrs	r0, r6
    41fe:	4094      	lsls	r4, r2
    4200:	4093      	lsls	r3, r2
    4202:	4304      	orrs	r4, r0
    4204:	1e58      	subs	r0, r3, #1
    4206:	4183      	sbcs	r3, r0
    4208:	431c      	orrs	r4, r3
    420a:	40f5      	lsrs	r5, r6
    420c:	0763      	lsls	r3, r4, #29
    420e:	d009      	beq.n	4224 <__aeabi_dmul+0x470>
    4210:	230f      	movs	r3, #15
    4212:	4023      	ands	r3, r4
    4214:	2b04      	cmp	r3, #4
    4216:	d005      	beq.n	4224 <__aeabi_dmul+0x470>
    4218:	0023      	movs	r3, r4
    421a:	1d1c      	adds	r4, r3, #4
    421c:	429c      	cmp	r4, r3
    421e:	4192      	sbcs	r2, r2
    4220:	4252      	negs	r2, r2
    4222:	18ad      	adds	r5, r5, r2
    4224:	022b      	lsls	r3, r5, #8
    4226:	d51f      	bpl.n	4268 <__aeabi_dmul+0x4b4>
    4228:	2401      	movs	r4, #1
    422a:	2200      	movs	r2, #0
    422c:	400c      	ands	r4, r1
    422e:	2301      	movs	r3, #1
    4230:	2500      	movs	r5, #0
    4232:	4690      	mov	r8, r2
    4234:	e624      	b.n	3e80 <__aeabi_dmul+0xcc>
    4236:	201f      	movs	r0, #31
    4238:	002c      	movs	r4, r5
    423a:	4240      	negs	r0, r0
    423c:	1a82      	subs	r2, r0, r2
    423e:	40d4      	lsrs	r4, r2
    4240:	2e20      	cmp	r6, #32
    4242:	d01c      	beq.n	427e <__aeabi_dmul+0x4ca>
    4244:	2240      	movs	r2, #64	; 0x40
    4246:	1b96      	subs	r6, r2, r6
    4248:	40b5      	lsls	r5, r6
    424a:	432b      	orrs	r3, r5
    424c:	1e58      	subs	r0, r3, #1
    424e:	4183      	sbcs	r3, r0
    4250:	2007      	movs	r0, #7
    4252:	4323      	orrs	r3, r4
    4254:	4018      	ands	r0, r3
    4256:	2500      	movs	r5, #0
    4258:	2800      	cmp	r0, #0
    425a:	d009      	beq.n	4270 <__aeabi_dmul+0x4bc>
    425c:	220f      	movs	r2, #15
    425e:	2500      	movs	r5, #0
    4260:	401a      	ands	r2, r3
    4262:	001c      	movs	r4, r3
    4264:	2a04      	cmp	r2, #4
    4266:	d1d8      	bne.n	421a <__aeabi_dmul+0x466>
    4268:	0023      	movs	r3, r4
    426a:	0768      	lsls	r0, r5, #29
    426c:	026d      	lsls	r5, r5, #9
    426e:	0b2d      	lsrs	r5, r5, #12
    4270:	2401      	movs	r4, #1
    4272:	08db      	lsrs	r3, r3, #3
    4274:	4303      	orrs	r3, r0
    4276:	4698      	mov	r8, r3
    4278:	400c      	ands	r4, r1
    427a:	2300      	movs	r3, #0
    427c:	e600      	b.n	3e80 <__aeabi_dmul+0xcc>
    427e:	2500      	movs	r5, #0
    4280:	e7e3      	b.n	424a <__aeabi_dmul+0x496>
    4282:	2280      	movs	r2, #128	; 0x80
    4284:	2401      	movs	r4, #1
    4286:	0312      	lsls	r2, r2, #12
    4288:	4315      	orrs	r5, r2
    428a:	032d      	lsls	r5, r5, #12
    428c:	4698      	mov	r8, r3
    428e:	0b2d      	lsrs	r5, r5, #12
    4290:	400c      	ands	r4, r1
    4292:	4b04      	ldr	r3, [pc, #16]	; (42a4 <__aeabi_dmul+0x4f0>)
    4294:	e5f4      	b.n	3e80 <__aeabi_dmul+0xcc>
    4296:	46c0      	nop			; (mov r8, r8)
    4298:	000003ff 	.word	0x000003ff
    429c:	feffffff 	.word	0xfeffffff
    42a0:	000007fe 	.word	0x000007fe
    42a4:	000007ff 	.word	0x000007ff

000042a8 <__aeabi_dsub>:
    42a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    42aa:	4657      	mov	r7, sl
    42ac:	464e      	mov	r6, r9
    42ae:	4645      	mov	r5, r8
    42b0:	b4e0      	push	{r5, r6, r7}
    42b2:	000e      	movs	r6, r1
    42b4:	0011      	movs	r1, r2
    42b6:	0ff2      	lsrs	r2, r6, #31
    42b8:	4692      	mov	sl, r2
    42ba:	00c5      	lsls	r5, r0, #3
    42bc:	0f42      	lsrs	r2, r0, #29
    42be:	0318      	lsls	r0, r3, #12
    42c0:	0337      	lsls	r7, r6, #12
    42c2:	0074      	lsls	r4, r6, #1
    42c4:	0a40      	lsrs	r0, r0, #9
    42c6:	0f4e      	lsrs	r6, r1, #29
    42c8:	0a7f      	lsrs	r7, r7, #9
    42ca:	4330      	orrs	r0, r6
    42cc:	4ecf      	ldr	r6, [pc, #828]	; (460c <__aeabi_dsub+0x364>)
    42ce:	4317      	orrs	r7, r2
    42d0:	005a      	lsls	r2, r3, #1
    42d2:	0d64      	lsrs	r4, r4, #21
    42d4:	0d52      	lsrs	r2, r2, #21
    42d6:	0fdb      	lsrs	r3, r3, #31
    42d8:	00c9      	lsls	r1, r1, #3
    42da:	42b2      	cmp	r2, r6
    42dc:	d100      	bne.n	42e0 <__aeabi_dsub+0x38>
    42de:	e0e5      	b.n	44ac <__aeabi_dsub+0x204>
    42e0:	2601      	movs	r6, #1
    42e2:	4073      	eors	r3, r6
    42e4:	1aa6      	subs	r6, r4, r2
    42e6:	46b4      	mov	ip, r6
    42e8:	4553      	cmp	r3, sl
    42ea:	d100      	bne.n	42ee <__aeabi_dsub+0x46>
    42ec:	e0af      	b.n	444e <__aeabi_dsub+0x1a6>
    42ee:	2e00      	cmp	r6, #0
    42f0:	dc00      	bgt.n	42f4 <__aeabi_dsub+0x4c>
    42f2:	e10d      	b.n	4510 <__aeabi_dsub+0x268>
    42f4:	2a00      	cmp	r2, #0
    42f6:	d13a      	bne.n	436e <__aeabi_dsub+0xc6>
    42f8:	0003      	movs	r3, r0
    42fa:	430b      	orrs	r3, r1
    42fc:	d000      	beq.n	4300 <__aeabi_dsub+0x58>
    42fe:	e0e4      	b.n	44ca <__aeabi_dsub+0x222>
    4300:	076b      	lsls	r3, r5, #29
    4302:	d009      	beq.n	4318 <__aeabi_dsub+0x70>
    4304:	230f      	movs	r3, #15
    4306:	402b      	ands	r3, r5
    4308:	2b04      	cmp	r3, #4
    430a:	d005      	beq.n	4318 <__aeabi_dsub+0x70>
    430c:	1d2b      	adds	r3, r5, #4
    430e:	42ab      	cmp	r3, r5
    4310:	41ad      	sbcs	r5, r5
    4312:	426d      	negs	r5, r5
    4314:	197f      	adds	r7, r7, r5
    4316:	001d      	movs	r5, r3
    4318:	023b      	lsls	r3, r7, #8
    431a:	d400      	bmi.n	431e <__aeabi_dsub+0x76>
    431c:	e088      	b.n	4430 <__aeabi_dsub+0x188>
    431e:	4bbb      	ldr	r3, [pc, #748]	; (460c <__aeabi_dsub+0x364>)
    4320:	3401      	adds	r4, #1
    4322:	429c      	cmp	r4, r3
    4324:	d100      	bne.n	4328 <__aeabi_dsub+0x80>
    4326:	e110      	b.n	454a <__aeabi_dsub+0x2a2>
    4328:	003a      	movs	r2, r7
    432a:	4bb9      	ldr	r3, [pc, #740]	; (4610 <__aeabi_dsub+0x368>)
    432c:	4651      	mov	r1, sl
    432e:	401a      	ands	r2, r3
    4330:	2301      	movs	r3, #1
    4332:	0750      	lsls	r0, r2, #29
    4334:	08ed      	lsrs	r5, r5, #3
    4336:	0252      	lsls	r2, r2, #9
    4338:	0564      	lsls	r4, r4, #21
    433a:	4305      	orrs	r5, r0
    433c:	0b12      	lsrs	r2, r2, #12
    433e:	0d64      	lsrs	r4, r4, #21
    4340:	400b      	ands	r3, r1
    4342:	2100      	movs	r1, #0
    4344:	0028      	movs	r0, r5
    4346:	0312      	lsls	r2, r2, #12
    4348:	0d0d      	lsrs	r5, r1, #20
    434a:	0b12      	lsrs	r2, r2, #12
    434c:	0564      	lsls	r4, r4, #21
    434e:	052d      	lsls	r5, r5, #20
    4350:	4315      	orrs	r5, r2
    4352:	0862      	lsrs	r2, r4, #1
    4354:	4caf      	ldr	r4, [pc, #700]	; (4614 <__aeabi_dsub+0x36c>)
    4356:	07db      	lsls	r3, r3, #31
    4358:	402c      	ands	r4, r5
    435a:	4314      	orrs	r4, r2
    435c:	0064      	lsls	r4, r4, #1
    435e:	0864      	lsrs	r4, r4, #1
    4360:	431c      	orrs	r4, r3
    4362:	0021      	movs	r1, r4
    4364:	bc1c      	pop	{r2, r3, r4}
    4366:	4690      	mov	r8, r2
    4368:	4699      	mov	r9, r3
    436a:	46a2      	mov	sl, r4
    436c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    436e:	4ba7      	ldr	r3, [pc, #668]	; (460c <__aeabi_dsub+0x364>)
    4370:	429c      	cmp	r4, r3
    4372:	d0c5      	beq.n	4300 <__aeabi_dsub+0x58>
    4374:	2380      	movs	r3, #128	; 0x80
    4376:	041b      	lsls	r3, r3, #16
    4378:	4318      	orrs	r0, r3
    437a:	4663      	mov	r3, ip
    437c:	2b38      	cmp	r3, #56	; 0x38
    437e:	dd00      	ble.n	4382 <__aeabi_dsub+0xda>
    4380:	e0fd      	b.n	457e <__aeabi_dsub+0x2d6>
    4382:	2b1f      	cmp	r3, #31
    4384:	dd00      	ble.n	4388 <__aeabi_dsub+0xe0>
    4386:	e130      	b.n	45ea <__aeabi_dsub+0x342>
    4388:	4662      	mov	r2, ip
    438a:	2320      	movs	r3, #32
    438c:	1a9b      	subs	r3, r3, r2
    438e:	0002      	movs	r2, r0
    4390:	409a      	lsls	r2, r3
    4392:	4666      	mov	r6, ip
    4394:	4690      	mov	r8, r2
    4396:	000a      	movs	r2, r1
    4398:	4099      	lsls	r1, r3
    439a:	40f2      	lsrs	r2, r6
    439c:	4646      	mov	r6, r8
    439e:	1e4b      	subs	r3, r1, #1
    43a0:	4199      	sbcs	r1, r3
    43a2:	4332      	orrs	r2, r6
    43a4:	4311      	orrs	r1, r2
    43a6:	4663      	mov	r3, ip
    43a8:	0002      	movs	r2, r0
    43aa:	40da      	lsrs	r2, r3
    43ac:	1a69      	subs	r1, r5, r1
    43ae:	428d      	cmp	r5, r1
    43b0:	419b      	sbcs	r3, r3
    43b2:	000d      	movs	r5, r1
    43b4:	1aba      	subs	r2, r7, r2
    43b6:	425b      	negs	r3, r3
    43b8:	1ad7      	subs	r7, r2, r3
    43ba:	023b      	lsls	r3, r7, #8
    43bc:	d535      	bpl.n	442a <__aeabi_dsub+0x182>
    43be:	027a      	lsls	r2, r7, #9
    43c0:	0a53      	lsrs	r3, r2, #9
    43c2:	4698      	mov	r8, r3
    43c4:	4643      	mov	r3, r8
    43c6:	2b00      	cmp	r3, #0
    43c8:	d100      	bne.n	43cc <__aeabi_dsub+0x124>
    43ca:	e0c4      	b.n	4556 <__aeabi_dsub+0x2ae>
    43cc:	4640      	mov	r0, r8
    43ce:	f000 fb2d 	bl	4a2c <__clzsi2>
    43d2:	0003      	movs	r3, r0
    43d4:	3b08      	subs	r3, #8
    43d6:	2b1f      	cmp	r3, #31
    43d8:	dd00      	ble.n	43dc <__aeabi_dsub+0x134>
    43da:	e0c5      	b.n	4568 <__aeabi_dsub+0x2c0>
    43dc:	2220      	movs	r2, #32
    43de:	0029      	movs	r1, r5
    43e0:	1ad2      	subs	r2, r2, r3
    43e2:	4647      	mov	r7, r8
    43e4:	40d1      	lsrs	r1, r2
    43e6:	409f      	lsls	r7, r3
    43e8:	000a      	movs	r2, r1
    43ea:	409d      	lsls	r5, r3
    43ec:	433a      	orrs	r2, r7
    43ee:	429c      	cmp	r4, r3
    43f0:	dd00      	ble.n	43f4 <__aeabi_dsub+0x14c>
    43f2:	e0c0      	b.n	4576 <__aeabi_dsub+0x2ce>
    43f4:	1b1c      	subs	r4, r3, r4
    43f6:	1c63      	adds	r3, r4, #1
    43f8:	2b1f      	cmp	r3, #31
    43fa:	dd00      	ble.n	43fe <__aeabi_dsub+0x156>
    43fc:	e0e4      	b.n	45c8 <__aeabi_dsub+0x320>
    43fe:	2120      	movs	r1, #32
    4400:	0014      	movs	r4, r2
    4402:	0028      	movs	r0, r5
    4404:	1ac9      	subs	r1, r1, r3
    4406:	40d8      	lsrs	r0, r3
    4408:	408c      	lsls	r4, r1
    440a:	408d      	lsls	r5, r1
    440c:	4304      	orrs	r4, r0
    440e:	40da      	lsrs	r2, r3
    4410:	1e68      	subs	r0, r5, #1
    4412:	4185      	sbcs	r5, r0
    4414:	0017      	movs	r7, r2
    4416:	4325      	orrs	r5, r4
    4418:	2400      	movs	r4, #0
    441a:	e771      	b.n	4300 <__aeabi_dsub+0x58>
    441c:	4642      	mov	r2, r8
    441e:	4663      	mov	r3, ip
    4420:	431a      	orrs	r2, r3
    4422:	d100      	bne.n	4426 <__aeabi_dsub+0x17e>
    4424:	e24c      	b.n	48c0 <__aeabi_dsub+0x618>
    4426:	4667      	mov	r7, ip
    4428:	4645      	mov	r5, r8
    442a:	076b      	lsls	r3, r5, #29
    442c:	d000      	beq.n	4430 <__aeabi_dsub+0x188>
    442e:	e769      	b.n	4304 <__aeabi_dsub+0x5c>
    4430:	2301      	movs	r3, #1
    4432:	4651      	mov	r1, sl
    4434:	0778      	lsls	r0, r7, #29
    4436:	08ed      	lsrs	r5, r5, #3
    4438:	08fa      	lsrs	r2, r7, #3
    443a:	400b      	ands	r3, r1
    443c:	4305      	orrs	r5, r0
    443e:	4973      	ldr	r1, [pc, #460]	; (460c <__aeabi_dsub+0x364>)
    4440:	428c      	cmp	r4, r1
    4442:	d038      	beq.n	44b6 <__aeabi_dsub+0x20e>
    4444:	0312      	lsls	r2, r2, #12
    4446:	0564      	lsls	r4, r4, #21
    4448:	0b12      	lsrs	r2, r2, #12
    444a:	0d64      	lsrs	r4, r4, #21
    444c:	e779      	b.n	4342 <__aeabi_dsub+0x9a>
    444e:	2e00      	cmp	r6, #0
    4450:	dc00      	bgt.n	4454 <__aeabi_dsub+0x1ac>
    4452:	e09a      	b.n	458a <__aeabi_dsub+0x2e2>
    4454:	2a00      	cmp	r2, #0
    4456:	d047      	beq.n	44e8 <__aeabi_dsub+0x240>
    4458:	4a6c      	ldr	r2, [pc, #432]	; (460c <__aeabi_dsub+0x364>)
    445a:	4294      	cmp	r4, r2
    445c:	d100      	bne.n	4460 <__aeabi_dsub+0x1b8>
    445e:	e74f      	b.n	4300 <__aeabi_dsub+0x58>
    4460:	2280      	movs	r2, #128	; 0x80
    4462:	0412      	lsls	r2, r2, #16
    4464:	4310      	orrs	r0, r2
    4466:	4662      	mov	r2, ip
    4468:	2a38      	cmp	r2, #56	; 0x38
    446a:	dc00      	bgt.n	446e <__aeabi_dsub+0x1c6>
    446c:	e108      	b.n	4680 <__aeabi_dsub+0x3d8>
    446e:	4301      	orrs	r1, r0
    4470:	1e48      	subs	r0, r1, #1
    4472:	4181      	sbcs	r1, r0
    4474:	2200      	movs	r2, #0
    4476:	b2c9      	uxtb	r1, r1
    4478:	1949      	adds	r1, r1, r5
    447a:	19d2      	adds	r2, r2, r7
    447c:	42a9      	cmp	r1, r5
    447e:	41bf      	sbcs	r7, r7
    4480:	000d      	movs	r5, r1
    4482:	427f      	negs	r7, r7
    4484:	18bf      	adds	r7, r7, r2
    4486:	023a      	lsls	r2, r7, #8
    4488:	d400      	bmi.n	448c <__aeabi_dsub+0x1e4>
    448a:	e142      	b.n	4712 <__aeabi_dsub+0x46a>
    448c:	4a5f      	ldr	r2, [pc, #380]	; (460c <__aeabi_dsub+0x364>)
    448e:	3401      	adds	r4, #1
    4490:	4294      	cmp	r4, r2
    4492:	d100      	bne.n	4496 <__aeabi_dsub+0x1ee>
    4494:	e14e      	b.n	4734 <__aeabi_dsub+0x48c>
    4496:	2001      	movs	r0, #1
    4498:	4a5d      	ldr	r2, [pc, #372]	; (4610 <__aeabi_dsub+0x368>)
    449a:	0869      	lsrs	r1, r5, #1
    449c:	403a      	ands	r2, r7
    449e:	4028      	ands	r0, r5
    44a0:	4308      	orrs	r0, r1
    44a2:	07d5      	lsls	r5, r2, #31
    44a4:	4305      	orrs	r5, r0
    44a6:	0857      	lsrs	r7, r2, #1
    44a8:	469a      	mov	sl, r3
    44aa:	e729      	b.n	4300 <__aeabi_dsub+0x58>
    44ac:	0006      	movs	r6, r0
    44ae:	430e      	orrs	r6, r1
    44b0:	d000      	beq.n	44b4 <__aeabi_dsub+0x20c>
    44b2:	e717      	b.n	42e4 <__aeabi_dsub+0x3c>
    44b4:	e714      	b.n	42e0 <__aeabi_dsub+0x38>
    44b6:	0029      	movs	r1, r5
    44b8:	4311      	orrs	r1, r2
    44ba:	d100      	bne.n	44be <__aeabi_dsub+0x216>
    44bc:	e1f9      	b.n	48b2 <__aeabi_dsub+0x60a>
    44be:	2180      	movs	r1, #128	; 0x80
    44c0:	0309      	lsls	r1, r1, #12
    44c2:	430a      	orrs	r2, r1
    44c4:	0312      	lsls	r2, r2, #12
    44c6:	0b12      	lsrs	r2, r2, #12
    44c8:	e73b      	b.n	4342 <__aeabi_dsub+0x9a>
    44ca:	2301      	movs	r3, #1
    44cc:	425b      	negs	r3, r3
    44ce:	4698      	mov	r8, r3
    44d0:	44c4      	add	ip, r8
    44d2:	4663      	mov	r3, ip
    44d4:	2b00      	cmp	r3, #0
    44d6:	d172      	bne.n	45be <__aeabi_dsub+0x316>
    44d8:	1a69      	subs	r1, r5, r1
    44da:	428d      	cmp	r5, r1
    44dc:	419b      	sbcs	r3, r3
    44de:	1a3f      	subs	r7, r7, r0
    44e0:	425b      	negs	r3, r3
    44e2:	1aff      	subs	r7, r7, r3
    44e4:	000d      	movs	r5, r1
    44e6:	e768      	b.n	43ba <__aeabi_dsub+0x112>
    44e8:	0002      	movs	r2, r0
    44ea:	430a      	orrs	r2, r1
    44ec:	d100      	bne.n	44f0 <__aeabi_dsub+0x248>
    44ee:	e707      	b.n	4300 <__aeabi_dsub+0x58>
    44f0:	2201      	movs	r2, #1
    44f2:	4252      	negs	r2, r2
    44f4:	4690      	mov	r8, r2
    44f6:	44c4      	add	ip, r8
    44f8:	4662      	mov	r2, ip
    44fa:	2a00      	cmp	r2, #0
    44fc:	d000      	beq.n	4500 <__aeabi_dsub+0x258>
    44fe:	e0e6      	b.n	46ce <__aeabi_dsub+0x426>
    4500:	1869      	adds	r1, r5, r1
    4502:	42a9      	cmp	r1, r5
    4504:	41b6      	sbcs	r6, r6
    4506:	183f      	adds	r7, r7, r0
    4508:	4276      	negs	r6, r6
    450a:	19f7      	adds	r7, r6, r7
    450c:	000d      	movs	r5, r1
    450e:	e7ba      	b.n	4486 <__aeabi_dsub+0x1de>
    4510:	2e00      	cmp	r6, #0
    4512:	d000      	beq.n	4516 <__aeabi_dsub+0x26e>
    4514:	e080      	b.n	4618 <__aeabi_dsub+0x370>
    4516:	1c62      	adds	r2, r4, #1
    4518:	0552      	lsls	r2, r2, #21
    451a:	0d52      	lsrs	r2, r2, #21
    451c:	2a01      	cmp	r2, #1
    451e:	dc00      	bgt.n	4522 <__aeabi_dsub+0x27a>
    4520:	e0f9      	b.n	4716 <__aeabi_dsub+0x46e>
    4522:	1a6a      	subs	r2, r5, r1
    4524:	4691      	mov	r9, r2
    4526:	454d      	cmp	r5, r9
    4528:	41b6      	sbcs	r6, r6
    452a:	1a3a      	subs	r2, r7, r0
    452c:	4276      	negs	r6, r6
    452e:	1b92      	subs	r2, r2, r6
    4530:	4690      	mov	r8, r2
    4532:	0212      	lsls	r2, r2, #8
    4534:	d400      	bmi.n	4538 <__aeabi_dsub+0x290>
    4536:	e099      	b.n	466c <__aeabi_dsub+0x3c4>
    4538:	1b4d      	subs	r5, r1, r5
    453a:	42a9      	cmp	r1, r5
    453c:	4189      	sbcs	r1, r1
    453e:	1bc7      	subs	r7, r0, r7
    4540:	4249      	negs	r1, r1
    4542:	1a7a      	subs	r2, r7, r1
    4544:	4690      	mov	r8, r2
    4546:	469a      	mov	sl, r3
    4548:	e73c      	b.n	43c4 <__aeabi_dsub+0x11c>
    454a:	4652      	mov	r2, sl
    454c:	2301      	movs	r3, #1
    454e:	2500      	movs	r5, #0
    4550:	4013      	ands	r3, r2
    4552:	2200      	movs	r2, #0
    4554:	e6f5      	b.n	4342 <__aeabi_dsub+0x9a>
    4556:	0028      	movs	r0, r5
    4558:	f000 fa68 	bl	4a2c <__clzsi2>
    455c:	3020      	adds	r0, #32
    455e:	0003      	movs	r3, r0
    4560:	3b08      	subs	r3, #8
    4562:	2b1f      	cmp	r3, #31
    4564:	dc00      	bgt.n	4568 <__aeabi_dsub+0x2c0>
    4566:	e739      	b.n	43dc <__aeabi_dsub+0x134>
    4568:	002a      	movs	r2, r5
    456a:	3828      	subs	r0, #40	; 0x28
    456c:	4082      	lsls	r2, r0
    456e:	2500      	movs	r5, #0
    4570:	429c      	cmp	r4, r3
    4572:	dc00      	bgt.n	4576 <__aeabi_dsub+0x2ce>
    4574:	e73e      	b.n	43f4 <__aeabi_dsub+0x14c>
    4576:	4f26      	ldr	r7, [pc, #152]	; (4610 <__aeabi_dsub+0x368>)
    4578:	1ae4      	subs	r4, r4, r3
    457a:	4017      	ands	r7, r2
    457c:	e6c0      	b.n	4300 <__aeabi_dsub+0x58>
    457e:	4301      	orrs	r1, r0
    4580:	1e48      	subs	r0, r1, #1
    4582:	4181      	sbcs	r1, r0
    4584:	2200      	movs	r2, #0
    4586:	b2c9      	uxtb	r1, r1
    4588:	e710      	b.n	43ac <__aeabi_dsub+0x104>
    458a:	2e00      	cmp	r6, #0
    458c:	d000      	beq.n	4590 <__aeabi_dsub+0x2e8>
    458e:	e0f1      	b.n	4774 <__aeabi_dsub+0x4cc>
    4590:	1c62      	adds	r2, r4, #1
    4592:	4694      	mov	ip, r2
    4594:	0552      	lsls	r2, r2, #21
    4596:	0d52      	lsrs	r2, r2, #21
    4598:	2a01      	cmp	r2, #1
    459a:	dc00      	bgt.n	459e <__aeabi_dsub+0x2f6>
    459c:	e0a0      	b.n	46e0 <__aeabi_dsub+0x438>
    459e:	4a1b      	ldr	r2, [pc, #108]	; (460c <__aeabi_dsub+0x364>)
    45a0:	4594      	cmp	ip, r2
    45a2:	d100      	bne.n	45a6 <__aeabi_dsub+0x2fe>
    45a4:	e0c5      	b.n	4732 <__aeabi_dsub+0x48a>
    45a6:	1869      	adds	r1, r5, r1
    45a8:	42a9      	cmp	r1, r5
    45aa:	4192      	sbcs	r2, r2
    45ac:	183f      	adds	r7, r7, r0
    45ae:	4252      	negs	r2, r2
    45b0:	19d2      	adds	r2, r2, r7
    45b2:	0849      	lsrs	r1, r1, #1
    45b4:	07d5      	lsls	r5, r2, #31
    45b6:	430d      	orrs	r5, r1
    45b8:	0857      	lsrs	r7, r2, #1
    45ba:	4664      	mov	r4, ip
    45bc:	e6a0      	b.n	4300 <__aeabi_dsub+0x58>
    45be:	4b13      	ldr	r3, [pc, #76]	; (460c <__aeabi_dsub+0x364>)
    45c0:	429c      	cmp	r4, r3
    45c2:	d000      	beq.n	45c6 <__aeabi_dsub+0x31e>
    45c4:	e6d9      	b.n	437a <__aeabi_dsub+0xd2>
    45c6:	e69b      	b.n	4300 <__aeabi_dsub+0x58>
    45c8:	0011      	movs	r1, r2
    45ca:	3c1f      	subs	r4, #31
    45cc:	40e1      	lsrs	r1, r4
    45ce:	000c      	movs	r4, r1
    45d0:	2b20      	cmp	r3, #32
    45d2:	d100      	bne.n	45d6 <__aeabi_dsub+0x32e>
    45d4:	e080      	b.n	46d8 <__aeabi_dsub+0x430>
    45d6:	2140      	movs	r1, #64	; 0x40
    45d8:	1acb      	subs	r3, r1, r3
    45da:	409a      	lsls	r2, r3
    45dc:	4315      	orrs	r5, r2
    45de:	1e6a      	subs	r2, r5, #1
    45e0:	4195      	sbcs	r5, r2
    45e2:	2700      	movs	r7, #0
    45e4:	4325      	orrs	r5, r4
    45e6:	2400      	movs	r4, #0
    45e8:	e71f      	b.n	442a <__aeabi_dsub+0x182>
    45ea:	4663      	mov	r3, ip
    45ec:	0002      	movs	r2, r0
    45ee:	3b20      	subs	r3, #32
    45f0:	40da      	lsrs	r2, r3
    45f2:	4663      	mov	r3, ip
    45f4:	2b20      	cmp	r3, #32
    45f6:	d071      	beq.n	46dc <__aeabi_dsub+0x434>
    45f8:	2340      	movs	r3, #64	; 0x40
    45fa:	4666      	mov	r6, ip
    45fc:	1b9b      	subs	r3, r3, r6
    45fe:	4098      	lsls	r0, r3
    4600:	4301      	orrs	r1, r0
    4602:	1e48      	subs	r0, r1, #1
    4604:	4181      	sbcs	r1, r0
    4606:	4311      	orrs	r1, r2
    4608:	2200      	movs	r2, #0
    460a:	e6cf      	b.n	43ac <__aeabi_dsub+0x104>
    460c:	000007ff 	.word	0x000007ff
    4610:	ff7fffff 	.word	0xff7fffff
    4614:	800fffff 	.word	0x800fffff
    4618:	2c00      	cmp	r4, #0
    461a:	d048      	beq.n	46ae <__aeabi_dsub+0x406>
    461c:	4cca      	ldr	r4, [pc, #808]	; (4948 <__aeabi_dsub+0x6a0>)
    461e:	42a2      	cmp	r2, r4
    4620:	d100      	bne.n	4624 <__aeabi_dsub+0x37c>
    4622:	e0a2      	b.n	476a <__aeabi_dsub+0x4c2>
    4624:	4274      	negs	r4, r6
    4626:	46a1      	mov	r9, r4
    4628:	2480      	movs	r4, #128	; 0x80
    462a:	0424      	lsls	r4, r4, #16
    462c:	4327      	orrs	r7, r4
    462e:	464c      	mov	r4, r9
    4630:	2c38      	cmp	r4, #56	; 0x38
    4632:	dd00      	ble.n	4636 <__aeabi_dsub+0x38e>
    4634:	e0db      	b.n	47ee <__aeabi_dsub+0x546>
    4636:	2c1f      	cmp	r4, #31
    4638:	dd00      	ble.n	463c <__aeabi_dsub+0x394>
    463a:	e144      	b.n	48c6 <__aeabi_dsub+0x61e>
    463c:	464e      	mov	r6, r9
    463e:	2420      	movs	r4, #32
    4640:	1ba4      	subs	r4, r4, r6
    4642:	003e      	movs	r6, r7
    4644:	40a6      	lsls	r6, r4
    4646:	46a2      	mov	sl, r4
    4648:	46b0      	mov	r8, r6
    464a:	464c      	mov	r4, r9
    464c:	002e      	movs	r6, r5
    464e:	40e6      	lsrs	r6, r4
    4650:	46b4      	mov	ip, r6
    4652:	4646      	mov	r6, r8
    4654:	4664      	mov	r4, ip
    4656:	4326      	orrs	r6, r4
    4658:	4654      	mov	r4, sl
    465a:	40a5      	lsls	r5, r4
    465c:	1e6c      	subs	r4, r5, #1
    465e:	41a5      	sbcs	r5, r4
    4660:	0034      	movs	r4, r6
    4662:	432c      	orrs	r4, r5
    4664:	464d      	mov	r5, r9
    4666:	40ef      	lsrs	r7, r5
    4668:	1b0d      	subs	r5, r1, r4
    466a:	e028      	b.n	46be <__aeabi_dsub+0x416>
    466c:	464a      	mov	r2, r9
    466e:	4643      	mov	r3, r8
    4670:	464d      	mov	r5, r9
    4672:	431a      	orrs	r2, r3
    4674:	d000      	beq.n	4678 <__aeabi_dsub+0x3d0>
    4676:	e6a5      	b.n	43c4 <__aeabi_dsub+0x11c>
    4678:	2300      	movs	r3, #0
    467a:	2400      	movs	r4, #0
    467c:	2500      	movs	r5, #0
    467e:	e6de      	b.n	443e <__aeabi_dsub+0x196>
    4680:	2a1f      	cmp	r2, #31
    4682:	dc5a      	bgt.n	473a <__aeabi_dsub+0x492>
    4684:	4666      	mov	r6, ip
    4686:	2220      	movs	r2, #32
    4688:	1b92      	subs	r2, r2, r6
    468a:	0006      	movs	r6, r0
    468c:	4096      	lsls	r6, r2
    468e:	4691      	mov	r9, r2
    4690:	46b0      	mov	r8, r6
    4692:	4662      	mov	r2, ip
    4694:	000e      	movs	r6, r1
    4696:	40d6      	lsrs	r6, r2
    4698:	4642      	mov	r2, r8
    469a:	4316      	orrs	r6, r2
    469c:	464a      	mov	r2, r9
    469e:	4091      	lsls	r1, r2
    46a0:	1e4a      	subs	r2, r1, #1
    46a2:	4191      	sbcs	r1, r2
    46a4:	0002      	movs	r2, r0
    46a6:	4660      	mov	r0, ip
    46a8:	4331      	orrs	r1, r6
    46aa:	40c2      	lsrs	r2, r0
    46ac:	e6e4      	b.n	4478 <__aeabi_dsub+0x1d0>
    46ae:	003c      	movs	r4, r7
    46b0:	432c      	orrs	r4, r5
    46b2:	d05a      	beq.n	476a <__aeabi_dsub+0x4c2>
    46b4:	43f4      	mvns	r4, r6
    46b6:	46a1      	mov	r9, r4
    46b8:	2c00      	cmp	r4, #0
    46ba:	d152      	bne.n	4762 <__aeabi_dsub+0x4ba>
    46bc:	1b4d      	subs	r5, r1, r5
    46be:	42a9      	cmp	r1, r5
    46c0:	4189      	sbcs	r1, r1
    46c2:	1bc7      	subs	r7, r0, r7
    46c4:	4249      	negs	r1, r1
    46c6:	1a7f      	subs	r7, r7, r1
    46c8:	0014      	movs	r4, r2
    46ca:	469a      	mov	sl, r3
    46cc:	e675      	b.n	43ba <__aeabi_dsub+0x112>
    46ce:	4a9e      	ldr	r2, [pc, #632]	; (4948 <__aeabi_dsub+0x6a0>)
    46d0:	4294      	cmp	r4, r2
    46d2:	d000      	beq.n	46d6 <__aeabi_dsub+0x42e>
    46d4:	e6c7      	b.n	4466 <__aeabi_dsub+0x1be>
    46d6:	e613      	b.n	4300 <__aeabi_dsub+0x58>
    46d8:	2200      	movs	r2, #0
    46da:	e77f      	b.n	45dc <__aeabi_dsub+0x334>
    46dc:	2000      	movs	r0, #0
    46de:	e78f      	b.n	4600 <__aeabi_dsub+0x358>
    46e0:	2c00      	cmp	r4, #0
    46e2:	d000      	beq.n	46e6 <__aeabi_dsub+0x43e>
    46e4:	e0c8      	b.n	4878 <__aeabi_dsub+0x5d0>
    46e6:	003b      	movs	r3, r7
    46e8:	432b      	orrs	r3, r5
    46ea:	d100      	bne.n	46ee <__aeabi_dsub+0x446>
    46ec:	e10f      	b.n	490e <__aeabi_dsub+0x666>
    46ee:	0003      	movs	r3, r0
    46f0:	430b      	orrs	r3, r1
    46f2:	d100      	bne.n	46f6 <__aeabi_dsub+0x44e>
    46f4:	e604      	b.n	4300 <__aeabi_dsub+0x58>
    46f6:	1869      	adds	r1, r5, r1
    46f8:	42a9      	cmp	r1, r5
    46fa:	419b      	sbcs	r3, r3
    46fc:	183f      	adds	r7, r7, r0
    46fe:	425b      	negs	r3, r3
    4700:	19df      	adds	r7, r3, r7
    4702:	023b      	lsls	r3, r7, #8
    4704:	d400      	bmi.n	4708 <__aeabi_dsub+0x460>
    4706:	e11a      	b.n	493e <__aeabi_dsub+0x696>
    4708:	4b90      	ldr	r3, [pc, #576]	; (494c <__aeabi_dsub+0x6a4>)
    470a:	000d      	movs	r5, r1
    470c:	401f      	ands	r7, r3
    470e:	4664      	mov	r4, ip
    4710:	e5f6      	b.n	4300 <__aeabi_dsub+0x58>
    4712:	469a      	mov	sl, r3
    4714:	e689      	b.n	442a <__aeabi_dsub+0x182>
    4716:	003a      	movs	r2, r7
    4718:	432a      	orrs	r2, r5
    471a:	2c00      	cmp	r4, #0
    471c:	d15c      	bne.n	47d8 <__aeabi_dsub+0x530>
    471e:	2a00      	cmp	r2, #0
    4720:	d175      	bne.n	480e <__aeabi_dsub+0x566>
    4722:	0002      	movs	r2, r0
    4724:	430a      	orrs	r2, r1
    4726:	d100      	bne.n	472a <__aeabi_dsub+0x482>
    4728:	e0ca      	b.n	48c0 <__aeabi_dsub+0x618>
    472a:	0007      	movs	r7, r0
    472c:	000d      	movs	r5, r1
    472e:	469a      	mov	sl, r3
    4730:	e5e6      	b.n	4300 <__aeabi_dsub+0x58>
    4732:	4664      	mov	r4, ip
    4734:	2200      	movs	r2, #0
    4736:	2500      	movs	r5, #0
    4738:	e681      	b.n	443e <__aeabi_dsub+0x196>
    473a:	4662      	mov	r2, ip
    473c:	0006      	movs	r6, r0
    473e:	3a20      	subs	r2, #32
    4740:	40d6      	lsrs	r6, r2
    4742:	4662      	mov	r2, ip
    4744:	46b0      	mov	r8, r6
    4746:	2a20      	cmp	r2, #32
    4748:	d100      	bne.n	474c <__aeabi_dsub+0x4a4>
    474a:	e0b7      	b.n	48bc <__aeabi_dsub+0x614>
    474c:	2240      	movs	r2, #64	; 0x40
    474e:	4666      	mov	r6, ip
    4750:	1b92      	subs	r2, r2, r6
    4752:	4090      	lsls	r0, r2
    4754:	4301      	orrs	r1, r0
    4756:	4642      	mov	r2, r8
    4758:	1e48      	subs	r0, r1, #1
    475a:	4181      	sbcs	r1, r0
    475c:	4311      	orrs	r1, r2
    475e:	2200      	movs	r2, #0
    4760:	e68a      	b.n	4478 <__aeabi_dsub+0x1d0>
    4762:	4c79      	ldr	r4, [pc, #484]	; (4948 <__aeabi_dsub+0x6a0>)
    4764:	42a2      	cmp	r2, r4
    4766:	d000      	beq.n	476a <__aeabi_dsub+0x4c2>
    4768:	e761      	b.n	462e <__aeabi_dsub+0x386>
    476a:	0007      	movs	r7, r0
    476c:	000d      	movs	r5, r1
    476e:	0014      	movs	r4, r2
    4770:	469a      	mov	sl, r3
    4772:	e5c5      	b.n	4300 <__aeabi_dsub+0x58>
    4774:	2c00      	cmp	r4, #0
    4776:	d141      	bne.n	47fc <__aeabi_dsub+0x554>
    4778:	003c      	movs	r4, r7
    477a:	432c      	orrs	r4, r5
    477c:	d078      	beq.n	4870 <__aeabi_dsub+0x5c8>
    477e:	43f4      	mvns	r4, r6
    4780:	46a1      	mov	r9, r4
    4782:	2c00      	cmp	r4, #0
    4784:	d020      	beq.n	47c8 <__aeabi_dsub+0x520>
    4786:	4c70      	ldr	r4, [pc, #448]	; (4948 <__aeabi_dsub+0x6a0>)
    4788:	42a2      	cmp	r2, r4
    478a:	d071      	beq.n	4870 <__aeabi_dsub+0x5c8>
    478c:	464c      	mov	r4, r9
    478e:	2c38      	cmp	r4, #56	; 0x38
    4790:	dd00      	ble.n	4794 <__aeabi_dsub+0x4ec>
    4792:	e0b2      	b.n	48fa <__aeabi_dsub+0x652>
    4794:	2c1f      	cmp	r4, #31
    4796:	dd00      	ble.n	479a <__aeabi_dsub+0x4f2>
    4798:	e0bc      	b.n	4914 <__aeabi_dsub+0x66c>
    479a:	2620      	movs	r6, #32
    479c:	1b34      	subs	r4, r6, r4
    479e:	46a2      	mov	sl, r4
    47a0:	003c      	movs	r4, r7
    47a2:	4656      	mov	r6, sl
    47a4:	40b4      	lsls	r4, r6
    47a6:	464e      	mov	r6, r9
    47a8:	46a0      	mov	r8, r4
    47aa:	002c      	movs	r4, r5
    47ac:	40f4      	lsrs	r4, r6
    47ae:	46a4      	mov	ip, r4
    47b0:	4644      	mov	r4, r8
    47b2:	4666      	mov	r6, ip
    47b4:	4334      	orrs	r4, r6
    47b6:	46a4      	mov	ip, r4
    47b8:	4654      	mov	r4, sl
    47ba:	40a5      	lsls	r5, r4
    47bc:	4664      	mov	r4, ip
    47be:	1e6e      	subs	r6, r5, #1
    47c0:	41b5      	sbcs	r5, r6
    47c2:	4325      	orrs	r5, r4
    47c4:	464c      	mov	r4, r9
    47c6:	40e7      	lsrs	r7, r4
    47c8:	186d      	adds	r5, r5, r1
    47ca:	428d      	cmp	r5, r1
    47cc:	4189      	sbcs	r1, r1
    47ce:	183f      	adds	r7, r7, r0
    47d0:	4249      	negs	r1, r1
    47d2:	19cf      	adds	r7, r1, r7
    47d4:	0014      	movs	r4, r2
    47d6:	e656      	b.n	4486 <__aeabi_dsub+0x1de>
    47d8:	2a00      	cmp	r2, #0
    47da:	d12f      	bne.n	483c <__aeabi_dsub+0x594>
    47dc:	0002      	movs	r2, r0
    47de:	430a      	orrs	r2, r1
    47e0:	d100      	bne.n	47e4 <__aeabi_dsub+0x53c>
    47e2:	e084      	b.n	48ee <__aeabi_dsub+0x646>
    47e4:	0007      	movs	r7, r0
    47e6:	000d      	movs	r5, r1
    47e8:	469a      	mov	sl, r3
    47ea:	4c57      	ldr	r4, [pc, #348]	; (4948 <__aeabi_dsub+0x6a0>)
    47ec:	e588      	b.n	4300 <__aeabi_dsub+0x58>
    47ee:	433d      	orrs	r5, r7
    47f0:	1e6f      	subs	r7, r5, #1
    47f2:	41bd      	sbcs	r5, r7
    47f4:	b2ec      	uxtb	r4, r5
    47f6:	2700      	movs	r7, #0
    47f8:	1b0d      	subs	r5, r1, r4
    47fa:	e760      	b.n	46be <__aeabi_dsub+0x416>
    47fc:	4c52      	ldr	r4, [pc, #328]	; (4948 <__aeabi_dsub+0x6a0>)
    47fe:	42a2      	cmp	r2, r4
    4800:	d036      	beq.n	4870 <__aeabi_dsub+0x5c8>
    4802:	4274      	negs	r4, r6
    4804:	2680      	movs	r6, #128	; 0x80
    4806:	0436      	lsls	r6, r6, #16
    4808:	46a1      	mov	r9, r4
    480a:	4337      	orrs	r7, r6
    480c:	e7be      	b.n	478c <__aeabi_dsub+0x4e4>
    480e:	0002      	movs	r2, r0
    4810:	430a      	orrs	r2, r1
    4812:	d100      	bne.n	4816 <__aeabi_dsub+0x56e>
    4814:	e574      	b.n	4300 <__aeabi_dsub+0x58>
    4816:	1a6a      	subs	r2, r5, r1
    4818:	4690      	mov	r8, r2
    481a:	4545      	cmp	r5, r8
    481c:	41b6      	sbcs	r6, r6
    481e:	1a3a      	subs	r2, r7, r0
    4820:	4276      	negs	r6, r6
    4822:	1b92      	subs	r2, r2, r6
    4824:	4694      	mov	ip, r2
    4826:	0212      	lsls	r2, r2, #8
    4828:	d400      	bmi.n	482c <__aeabi_dsub+0x584>
    482a:	e5f7      	b.n	441c <__aeabi_dsub+0x174>
    482c:	1b4d      	subs	r5, r1, r5
    482e:	42a9      	cmp	r1, r5
    4830:	4189      	sbcs	r1, r1
    4832:	1bc7      	subs	r7, r0, r7
    4834:	4249      	negs	r1, r1
    4836:	1a7f      	subs	r7, r7, r1
    4838:	469a      	mov	sl, r3
    483a:	e561      	b.n	4300 <__aeabi_dsub+0x58>
    483c:	0002      	movs	r2, r0
    483e:	430a      	orrs	r2, r1
    4840:	d03a      	beq.n	48b8 <__aeabi_dsub+0x610>
    4842:	08ed      	lsrs	r5, r5, #3
    4844:	077c      	lsls	r4, r7, #29
    4846:	432c      	orrs	r4, r5
    4848:	2580      	movs	r5, #128	; 0x80
    484a:	08fa      	lsrs	r2, r7, #3
    484c:	032d      	lsls	r5, r5, #12
    484e:	422a      	tst	r2, r5
    4850:	d008      	beq.n	4864 <__aeabi_dsub+0x5bc>
    4852:	08c7      	lsrs	r7, r0, #3
    4854:	422f      	tst	r7, r5
    4856:	d105      	bne.n	4864 <__aeabi_dsub+0x5bc>
    4858:	0745      	lsls	r5, r0, #29
    485a:	002c      	movs	r4, r5
    485c:	003a      	movs	r2, r7
    485e:	469a      	mov	sl, r3
    4860:	08c9      	lsrs	r1, r1, #3
    4862:	430c      	orrs	r4, r1
    4864:	0f67      	lsrs	r7, r4, #29
    4866:	00d2      	lsls	r2, r2, #3
    4868:	00e5      	lsls	r5, r4, #3
    486a:	4317      	orrs	r7, r2
    486c:	4c36      	ldr	r4, [pc, #216]	; (4948 <__aeabi_dsub+0x6a0>)
    486e:	e547      	b.n	4300 <__aeabi_dsub+0x58>
    4870:	0007      	movs	r7, r0
    4872:	000d      	movs	r5, r1
    4874:	0014      	movs	r4, r2
    4876:	e543      	b.n	4300 <__aeabi_dsub+0x58>
    4878:	003a      	movs	r2, r7
    487a:	432a      	orrs	r2, r5
    487c:	d043      	beq.n	4906 <__aeabi_dsub+0x65e>
    487e:	0002      	movs	r2, r0
    4880:	430a      	orrs	r2, r1
    4882:	d019      	beq.n	48b8 <__aeabi_dsub+0x610>
    4884:	08ed      	lsrs	r5, r5, #3
    4886:	077c      	lsls	r4, r7, #29
    4888:	432c      	orrs	r4, r5
    488a:	2580      	movs	r5, #128	; 0x80
    488c:	08fa      	lsrs	r2, r7, #3
    488e:	032d      	lsls	r5, r5, #12
    4890:	422a      	tst	r2, r5
    4892:	d007      	beq.n	48a4 <__aeabi_dsub+0x5fc>
    4894:	08c6      	lsrs	r6, r0, #3
    4896:	422e      	tst	r6, r5
    4898:	d104      	bne.n	48a4 <__aeabi_dsub+0x5fc>
    489a:	0747      	lsls	r7, r0, #29
    489c:	003c      	movs	r4, r7
    489e:	0032      	movs	r2, r6
    48a0:	08c9      	lsrs	r1, r1, #3
    48a2:	430c      	orrs	r4, r1
    48a4:	00d7      	lsls	r7, r2, #3
    48a6:	0f62      	lsrs	r2, r4, #29
    48a8:	00e5      	lsls	r5, r4, #3
    48aa:	4317      	orrs	r7, r2
    48ac:	469a      	mov	sl, r3
    48ae:	4c26      	ldr	r4, [pc, #152]	; (4948 <__aeabi_dsub+0x6a0>)
    48b0:	e526      	b.n	4300 <__aeabi_dsub+0x58>
    48b2:	2200      	movs	r2, #0
    48b4:	2500      	movs	r5, #0
    48b6:	e544      	b.n	4342 <__aeabi_dsub+0x9a>
    48b8:	4c23      	ldr	r4, [pc, #140]	; (4948 <__aeabi_dsub+0x6a0>)
    48ba:	e521      	b.n	4300 <__aeabi_dsub+0x58>
    48bc:	2000      	movs	r0, #0
    48be:	e749      	b.n	4754 <__aeabi_dsub+0x4ac>
    48c0:	2300      	movs	r3, #0
    48c2:	2500      	movs	r5, #0
    48c4:	e5bb      	b.n	443e <__aeabi_dsub+0x196>
    48c6:	464c      	mov	r4, r9
    48c8:	003e      	movs	r6, r7
    48ca:	3c20      	subs	r4, #32
    48cc:	40e6      	lsrs	r6, r4
    48ce:	464c      	mov	r4, r9
    48d0:	46b4      	mov	ip, r6
    48d2:	2c20      	cmp	r4, #32
    48d4:	d031      	beq.n	493a <__aeabi_dsub+0x692>
    48d6:	2440      	movs	r4, #64	; 0x40
    48d8:	464e      	mov	r6, r9
    48da:	1ba6      	subs	r6, r4, r6
    48dc:	40b7      	lsls	r7, r6
    48de:	433d      	orrs	r5, r7
    48e0:	1e6c      	subs	r4, r5, #1
    48e2:	41a5      	sbcs	r5, r4
    48e4:	4664      	mov	r4, ip
    48e6:	432c      	orrs	r4, r5
    48e8:	2700      	movs	r7, #0
    48ea:	1b0d      	subs	r5, r1, r4
    48ec:	e6e7      	b.n	46be <__aeabi_dsub+0x416>
    48ee:	2280      	movs	r2, #128	; 0x80
    48f0:	2300      	movs	r3, #0
    48f2:	0312      	lsls	r2, r2, #12
    48f4:	4c14      	ldr	r4, [pc, #80]	; (4948 <__aeabi_dsub+0x6a0>)
    48f6:	2500      	movs	r5, #0
    48f8:	e5a1      	b.n	443e <__aeabi_dsub+0x196>
    48fa:	433d      	orrs	r5, r7
    48fc:	1e6f      	subs	r7, r5, #1
    48fe:	41bd      	sbcs	r5, r7
    4900:	2700      	movs	r7, #0
    4902:	b2ed      	uxtb	r5, r5
    4904:	e760      	b.n	47c8 <__aeabi_dsub+0x520>
    4906:	0007      	movs	r7, r0
    4908:	000d      	movs	r5, r1
    490a:	4c0f      	ldr	r4, [pc, #60]	; (4948 <__aeabi_dsub+0x6a0>)
    490c:	e4f8      	b.n	4300 <__aeabi_dsub+0x58>
    490e:	0007      	movs	r7, r0
    4910:	000d      	movs	r5, r1
    4912:	e4f5      	b.n	4300 <__aeabi_dsub+0x58>
    4914:	464e      	mov	r6, r9
    4916:	003c      	movs	r4, r7
    4918:	3e20      	subs	r6, #32
    491a:	40f4      	lsrs	r4, r6
    491c:	46a0      	mov	r8, r4
    491e:	464c      	mov	r4, r9
    4920:	2c20      	cmp	r4, #32
    4922:	d00e      	beq.n	4942 <__aeabi_dsub+0x69a>
    4924:	2440      	movs	r4, #64	; 0x40
    4926:	464e      	mov	r6, r9
    4928:	1ba4      	subs	r4, r4, r6
    492a:	40a7      	lsls	r7, r4
    492c:	433d      	orrs	r5, r7
    492e:	1e6f      	subs	r7, r5, #1
    4930:	41bd      	sbcs	r5, r7
    4932:	4644      	mov	r4, r8
    4934:	2700      	movs	r7, #0
    4936:	4325      	orrs	r5, r4
    4938:	e746      	b.n	47c8 <__aeabi_dsub+0x520>
    493a:	2700      	movs	r7, #0
    493c:	e7cf      	b.n	48de <__aeabi_dsub+0x636>
    493e:	000d      	movs	r5, r1
    4940:	e573      	b.n	442a <__aeabi_dsub+0x182>
    4942:	2700      	movs	r7, #0
    4944:	e7f2      	b.n	492c <__aeabi_dsub+0x684>
    4946:	46c0      	nop			; (mov r8, r8)
    4948:	000007ff 	.word	0x000007ff
    494c:	ff7fffff 	.word	0xff7fffff

00004950 <__aeabi_d2iz>:
    4950:	030b      	lsls	r3, r1, #12
    4952:	b530      	push	{r4, r5, lr}
    4954:	4d13      	ldr	r5, [pc, #76]	; (49a4 <__aeabi_d2iz+0x54>)
    4956:	0b1a      	lsrs	r2, r3, #12
    4958:	004b      	lsls	r3, r1, #1
    495a:	0d5b      	lsrs	r3, r3, #21
    495c:	0fc9      	lsrs	r1, r1, #31
    495e:	2400      	movs	r4, #0
    4960:	42ab      	cmp	r3, r5
    4962:	dd11      	ble.n	4988 <__aeabi_d2iz+0x38>
    4964:	4c10      	ldr	r4, [pc, #64]	; (49a8 <__aeabi_d2iz+0x58>)
    4966:	42a3      	cmp	r3, r4
    4968:	dc10      	bgt.n	498c <__aeabi_d2iz+0x3c>
    496a:	2480      	movs	r4, #128	; 0x80
    496c:	0364      	lsls	r4, r4, #13
    496e:	4322      	orrs	r2, r4
    4970:	4c0e      	ldr	r4, [pc, #56]	; (49ac <__aeabi_d2iz+0x5c>)
    4972:	1ae4      	subs	r4, r4, r3
    4974:	2c1f      	cmp	r4, #31
    4976:	dd0c      	ble.n	4992 <__aeabi_d2iz+0x42>
    4978:	480d      	ldr	r0, [pc, #52]	; (49b0 <__aeabi_d2iz+0x60>)
    497a:	1ac3      	subs	r3, r0, r3
    497c:	40da      	lsrs	r2, r3
    497e:	0013      	movs	r3, r2
    4980:	425c      	negs	r4, r3
    4982:	2900      	cmp	r1, #0
    4984:	d100      	bne.n	4988 <__aeabi_d2iz+0x38>
    4986:	001c      	movs	r4, r3
    4988:	0020      	movs	r0, r4
    498a:	bd30      	pop	{r4, r5, pc}
    498c:	4b09      	ldr	r3, [pc, #36]	; (49b4 <__aeabi_d2iz+0x64>)
    498e:	18cc      	adds	r4, r1, r3
    4990:	e7fa      	b.n	4988 <__aeabi_d2iz+0x38>
    4992:	40e0      	lsrs	r0, r4
    4994:	4c08      	ldr	r4, [pc, #32]	; (49b8 <__aeabi_d2iz+0x68>)
    4996:	46a4      	mov	ip, r4
    4998:	4463      	add	r3, ip
    499a:	409a      	lsls	r2, r3
    499c:	0013      	movs	r3, r2
    499e:	4303      	orrs	r3, r0
    49a0:	e7ee      	b.n	4980 <__aeabi_d2iz+0x30>
    49a2:	46c0      	nop			; (mov r8, r8)
    49a4:	000003fe 	.word	0x000003fe
    49a8:	0000041d 	.word	0x0000041d
    49ac:	00000433 	.word	0x00000433
    49b0:	00000413 	.word	0x00000413
    49b4:	7fffffff 	.word	0x7fffffff
    49b8:	fffffbed 	.word	0xfffffbed

000049bc <__aeabi_ui2d>:
    49bc:	b570      	push	{r4, r5, r6, lr}
    49be:	1e05      	subs	r5, r0, #0
    49c0:	d028      	beq.n	4a14 <__aeabi_ui2d+0x58>
    49c2:	f000 f833 	bl	4a2c <__clzsi2>
    49c6:	4b15      	ldr	r3, [pc, #84]	; (4a1c <__aeabi_ui2d+0x60>)
    49c8:	4a15      	ldr	r2, [pc, #84]	; (4a20 <__aeabi_ui2d+0x64>)
    49ca:	1a1b      	subs	r3, r3, r0
    49cc:	1ad2      	subs	r2, r2, r3
    49ce:	2a1f      	cmp	r2, #31
    49d0:	dd16      	ble.n	4a00 <__aeabi_ui2d+0x44>
    49d2:	002c      	movs	r4, r5
    49d4:	4a13      	ldr	r2, [pc, #76]	; (4a24 <__aeabi_ui2d+0x68>)
    49d6:	2500      	movs	r5, #0
    49d8:	1ad2      	subs	r2, r2, r3
    49da:	4094      	lsls	r4, r2
    49dc:	055a      	lsls	r2, r3, #21
    49de:	0324      	lsls	r4, r4, #12
    49e0:	0b24      	lsrs	r4, r4, #12
    49e2:	0d52      	lsrs	r2, r2, #21
    49e4:	2100      	movs	r1, #0
    49e6:	0324      	lsls	r4, r4, #12
    49e8:	0d0b      	lsrs	r3, r1, #20
    49ea:	0b24      	lsrs	r4, r4, #12
    49ec:	051b      	lsls	r3, r3, #20
    49ee:	4323      	orrs	r3, r4
    49f0:	4c0d      	ldr	r4, [pc, #52]	; (4a28 <__aeabi_ui2d+0x6c>)
    49f2:	0512      	lsls	r2, r2, #20
    49f4:	4023      	ands	r3, r4
    49f6:	4313      	orrs	r3, r2
    49f8:	005b      	lsls	r3, r3, #1
    49fa:	0028      	movs	r0, r5
    49fc:	0859      	lsrs	r1, r3, #1
    49fe:	bd70      	pop	{r4, r5, r6, pc}
    4a00:	210b      	movs	r1, #11
    4a02:	002c      	movs	r4, r5
    4a04:	1a08      	subs	r0, r1, r0
    4a06:	40c4      	lsrs	r4, r0
    4a08:	4095      	lsls	r5, r2
    4a0a:	0324      	lsls	r4, r4, #12
    4a0c:	055a      	lsls	r2, r3, #21
    4a0e:	0b24      	lsrs	r4, r4, #12
    4a10:	0d52      	lsrs	r2, r2, #21
    4a12:	e7e7      	b.n	49e4 <__aeabi_ui2d+0x28>
    4a14:	2200      	movs	r2, #0
    4a16:	2400      	movs	r4, #0
    4a18:	e7e4      	b.n	49e4 <__aeabi_ui2d+0x28>
    4a1a:	46c0      	nop			; (mov r8, r8)
    4a1c:	0000041e 	.word	0x0000041e
    4a20:	00000433 	.word	0x00000433
    4a24:	00000413 	.word	0x00000413
    4a28:	800fffff 	.word	0x800fffff

00004a2c <__clzsi2>:
    4a2c:	211c      	movs	r1, #28
    4a2e:	2301      	movs	r3, #1
    4a30:	041b      	lsls	r3, r3, #16
    4a32:	4298      	cmp	r0, r3
    4a34:	d301      	bcc.n	4a3a <__clzsi2+0xe>
    4a36:	0c00      	lsrs	r0, r0, #16
    4a38:	3910      	subs	r1, #16
    4a3a:	0a1b      	lsrs	r3, r3, #8
    4a3c:	4298      	cmp	r0, r3
    4a3e:	d301      	bcc.n	4a44 <__clzsi2+0x18>
    4a40:	0a00      	lsrs	r0, r0, #8
    4a42:	3908      	subs	r1, #8
    4a44:	091b      	lsrs	r3, r3, #4
    4a46:	4298      	cmp	r0, r3
    4a48:	d301      	bcc.n	4a4e <__clzsi2+0x22>
    4a4a:	0900      	lsrs	r0, r0, #4
    4a4c:	3904      	subs	r1, #4
    4a4e:	a202      	add	r2, pc, #8	; (adr r2, 4a58 <__clzsi2+0x2c>)
    4a50:	5c10      	ldrb	r0, [r2, r0]
    4a52:	1840      	adds	r0, r0, r1
    4a54:	4770      	bx	lr
    4a56:	46c0      	nop			; (mov r8, r8)
    4a58:	02020304 	.word	0x02020304
    4a5c:	01010101 	.word	0x01010101
	...

00004a68 <__libc_init_array>:
    4a68:	4b0e      	ldr	r3, [pc, #56]	; (4aa4 <__libc_init_array+0x3c>)
    4a6a:	b570      	push	{r4, r5, r6, lr}
    4a6c:	2500      	movs	r5, #0
    4a6e:	001e      	movs	r6, r3
    4a70:	4c0d      	ldr	r4, [pc, #52]	; (4aa8 <__libc_init_array+0x40>)
    4a72:	1ae4      	subs	r4, r4, r3
    4a74:	10a4      	asrs	r4, r4, #2
    4a76:	42a5      	cmp	r5, r4
    4a78:	d004      	beq.n	4a84 <__libc_init_array+0x1c>
    4a7a:	00ab      	lsls	r3, r5, #2
    4a7c:	58f3      	ldr	r3, [r6, r3]
    4a7e:	4798      	blx	r3
    4a80:	3501      	adds	r5, #1
    4a82:	e7f8      	b.n	4a76 <__libc_init_array+0xe>
    4a84:	f001 f9b4 	bl	5df0 <_init>
    4a88:	4b08      	ldr	r3, [pc, #32]	; (4aac <__libc_init_array+0x44>)
    4a8a:	2500      	movs	r5, #0
    4a8c:	001e      	movs	r6, r3
    4a8e:	4c08      	ldr	r4, [pc, #32]	; (4ab0 <__libc_init_array+0x48>)
    4a90:	1ae4      	subs	r4, r4, r3
    4a92:	10a4      	asrs	r4, r4, #2
    4a94:	42a5      	cmp	r5, r4
    4a96:	d004      	beq.n	4aa2 <__libc_init_array+0x3a>
    4a98:	00ab      	lsls	r3, r5, #2
    4a9a:	58f3      	ldr	r3, [r6, r3]
    4a9c:	4798      	blx	r3
    4a9e:	3501      	adds	r5, #1
    4aa0:	e7f8      	b.n	4a94 <__libc_init_array+0x2c>
    4aa2:	bd70      	pop	{r4, r5, r6, pc}
    4aa4:	00005dfc 	.word	0x00005dfc
    4aa8:	00005dfc 	.word	0x00005dfc
    4aac:	00005dfc 	.word	0x00005dfc
    4ab0:	00005e00 	.word	0x00005e00

00004ab4 <memcpy>:
    4ab4:	2300      	movs	r3, #0
    4ab6:	b510      	push	{r4, lr}
    4ab8:	429a      	cmp	r2, r3
    4aba:	d003      	beq.n	4ac4 <memcpy+0x10>
    4abc:	5ccc      	ldrb	r4, [r1, r3]
    4abe:	54c4      	strb	r4, [r0, r3]
    4ac0:	3301      	adds	r3, #1
    4ac2:	e7f9      	b.n	4ab8 <memcpy+0x4>
    4ac4:	bd10      	pop	{r4, pc}

00004ac6 <memset>:
    4ac6:	0003      	movs	r3, r0
    4ac8:	1882      	adds	r2, r0, r2
    4aca:	4293      	cmp	r3, r2
    4acc:	d002      	beq.n	4ad4 <memset+0xe>
    4ace:	7019      	strb	r1, [r3, #0]
    4ad0:	3301      	adds	r3, #1
    4ad2:	e7fa      	b.n	4aca <memset+0x4>
    4ad4:	4770      	bx	lr
	...

00004ad8 <iprintf>:
    4ad8:	b40f      	push	{r0, r1, r2, r3}
    4ada:	4b0b      	ldr	r3, [pc, #44]	; (4b08 <iprintf+0x30>)
    4adc:	b513      	push	{r0, r1, r4, lr}
    4ade:	681c      	ldr	r4, [r3, #0]
    4ae0:	2c00      	cmp	r4, #0
    4ae2:	d005      	beq.n	4af0 <iprintf+0x18>
    4ae4:	69a3      	ldr	r3, [r4, #24]
    4ae6:	2b00      	cmp	r3, #0
    4ae8:	d102      	bne.n	4af0 <iprintf+0x18>
    4aea:	0020      	movs	r0, r4
    4aec:	f000 f9bc 	bl	4e68 <__sinit>
    4af0:	ab05      	add	r3, sp, #20
    4af2:	9a04      	ldr	r2, [sp, #16]
    4af4:	68a1      	ldr	r1, [r4, #8]
    4af6:	0020      	movs	r0, r4
    4af8:	9301      	str	r3, [sp, #4]
    4afa:	f000 fb7b 	bl	51f4 <_vfiprintf_r>
    4afe:	bc16      	pop	{r1, r2, r4}
    4b00:	bc08      	pop	{r3}
    4b02:	b004      	add	sp, #16
    4b04:	4718      	bx	r3
    4b06:	46c0      	nop			; (mov r8, r8)
    4b08:	2000006c 	.word	0x2000006c

00004b0c <setbuf>:
    4b0c:	424a      	negs	r2, r1
    4b0e:	414a      	adcs	r2, r1
    4b10:	2380      	movs	r3, #128	; 0x80
    4b12:	b510      	push	{r4, lr}
    4b14:	0052      	lsls	r2, r2, #1
    4b16:	00db      	lsls	r3, r3, #3
    4b18:	f000 f802 	bl	4b20 <setvbuf>
    4b1c:	bd10      	pop	{r4, pc}
	...

00004b20 <setvbuf>:
    4b20:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b22:	001d      	movs	r5, r3
    4b24:	4b51      	ldr	r3, [pc, #324]	; (4c6c <setvbuf+0x14c>)
    4b26:	b085      	sub	sp, #20
    4b28:	681e      	ldr	r6, [r3, #0]
    4b2a:	0004      	movs	r4, r0
    4b2c:	000f      	movs	r7, r1
    4b2e:	9200      	str	r2, [sp, #0]
    4b30:	2e00      	cmp	r6, #0
    4b32:	d005      	beq.n	4b40 <setvbuf+0x20>
    4b34:	69b3      	ldr	r3, [r6, #24]
    4b36:	2b00      	cmp	r3, #0
    4b38:	d102      	bne.n	4b40 <setvbuf+0x20>
    4b3a:	0030      	movs	r0, r6
    4b3c:	f000 f994 	bl	4e68 <__sinit>
    4b40:	4b4b      	ldr	r3, [pc, #300]	; (4c70 <setvbuf+0x150>)
    4b42:	429c      	cmp	r4, r3
    4b44:	d101      	bne.n	4b4a <setvbuf+0x2a>
    4b46:	6874      	ldr	r4, [r6, #4]
    4b48:	e008      	b.n	4b5c <setvbuf+0x3c>
    4b4a:	4b4a      	ldr	r3, [pc, #296]	; (4c74 <setvbuf+0x154>)
    4b4c:	429c      	cmp	r4, r3
    4b4e:	d101      	bne.n	4b54 <setvbuf+0x34>
    4b50:	68b4      	ldr	r4, [r6, #8]
    4b52:	e003      	b.n	4b5c <setvbuf+0x3c>
    4b54:	4b48      	ldr	r3, [pc, #288]	; (4c78 <setvbuf+0x158>)
    4b56:	429c      	cmp	r4, r3
    4b58:	d100      	bne.n	4b5c <setvbuf+0x3c>
    4b5a:	68f4      	ldr	r4, [r6, #12]
    4b5c:	9b00      	ldr	r3, [sp, #0]
    4b5e:	2b02      	cmp	r3, #2
    4b60:	d005      	beq.n	4b6e <setvbuf+0x4e>
    4b62:	2b01      	cmp	r3, #1
    4b64:	d900      	bls.n	4b68 <setvbuf+0x48>
    4b66:	e07c      	b.n	4c62 <setvbuf+0x142>
    4b68:	2d00      	cmp	r5, #0
    4b6a:	da00      	bge.n	4b6e <setvbuf+0x4e>
    4b6c:	e079      	b.n	4c62 <setvbuf+0x142>
    4b6e:	0021      	movs	r1, r4
    4b70:	0030      	movs	r0, r6
    4b72:	f000 f90b 	bl	4d8c <_fflush_r>
    4b76:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4b78:	2900      	cmp	r1, #0
    4b7a:	d008      	beq.n	4b8e <setvbuf+0x6e>
    4b7c:	0023      	movs	r3, r4
    4b7e:	3344      	adds	r3, #68	; 0x44
    4b80:	4299      	cmp	r1, r3
    4b82:	d002      	beq.n	4b8a <setvbuf+0x6a>
    4b84:	0030      	movs	r0, r6
    4b86:	f000 fa71 	bl	506c <_free_r>
    4b8a:	2300      	movs	r3, #0
    4b8c:	6363      	str	r3, [r4, #52]	; 0x34
    4b8e:	2300      	movs	r3, #0
    4b90:	61a3      	str	r3, [r4, #24]
    4b92:	6063      	str	r3, [r4, #4]
    4b94:	89a3      	ldrh	r3, [r4, #12]
    4b96:	061b      	lsls	r3, r3, #24
    4b98:	d503      	bpl.n	4ba2 <setvbuf+0x82>
    4b9a:	6921      	ldr	r1, [r4, #16]
    4b9c:	0030      	movs	r0, r6
    4b9e:	f000 fa65 	bl	506c <_free_r>
    4ba2:	89a2      	ldrh	r2, [r4, #12]
    4ba4:	4b35      	ldr	r3, [pc, #212]	; (4c7c <setvbuf+0x15c>)
    4ba6:	4013      	ands	r3, r2
    4ba8:	81a3      	strh	r3, [r4, #12]
    4baa:	9b00      	ldr	r3, [sp, #0]
    4bac:	2b02      	cmp	r3, #2
    4bae:	d021      	beq.n	4bf4 <setvbuf+0xd4>
    4bb0:	ab03      	add	r3, sp, #12
    4bb2:	aa02      	add	r2, sp, #8
    4bb4:	0021      	movs	r1, r4
    4bb6:	0030      	movs	r0, r6
    4bb8:	f000 f9ea 	bl	4f90 <__swhatbuf_r>
    4bbc:	89a3      	ldrh	r3, [r4, #12]
    4bbe:	4318      	orrs	r0, r3
    4bc0:	81a0      	strh	r0, [r4, #12]
    4bc2:	2d00      	cmp	r5, #0
    4bc4:	d101      	bne.n	4bca <setvbuf+0xaa>
    4bc6:	9d02      	ldr	r5, [sp, #8]
    4bc8:	e001      	b.n	4bce <setvbuf+0xae>
    4bca:	2f00      	cmp	r7, #0
    4bcc:	d125      	bne.n	4c1a <setvbuf+0xfa>
    4bce:	0028      	movs	r0, r5
    4bd0:	f000 fa42 	bl	5058 <malloc>
    4bd4:	9501      	str	r5, [sp, #4]
    4bd6:	1e07      	subs	r7, r0, #0
    4bd8:	d11a      	bne.n	4c10 <setvbuf+0xf0>
    4bda:	9b02      	ldr	r3, [sp, #8]
    4bdc:	9301      	str	r3, [sp, #4]
    4bde:	42ab      	cmp	r3, r5
    4be0:	d102      	bne.n	4be8 <setvbuf+0xc8>
    4be2:	2001      	movs	r0, #1
    4be4:	4240      	negs	r0, r0
    4be6:	e006      	b.n	4bf6 <setvbuf+0xd6>
    4be8:	9801      	ldr	r0, [sp, #4]
    4bea:	f000 fa35 	bl	5058 <malloc>
    4bee:	1e07      	subs	r7, r0, #0
    4bf0:	d10e      	bne.n	4c10 <setvbuf+0xf0>
    4bf2:	e7f6      	b.n	4be2 <setvbuf+0xc2>
    4bf4:	2000      	movs	r0, #0
    4bf6:	2202      	movs	r2, #2
    4bf8:	89a3      	ldrh	r3, [r4, #12]
    4bfa:	4313      	orrs	r3, r2
    4bfc:	81a3      	strh	r3, [r4, #12]
    4bfe:	2300      	movs	r3, #0
    4c00:	60a3      	str	r3, [r4, #8]
    4c02:	0023      	movs	r3, r4
    4c04:	3347      	adds	r3, #71	; 0x47
    4c06:	6023      	str	r3, [r4, #0]
    4c08:	6123      	str	r3, [r4, #16]
    4c0a:	2301      	movs	r3, #1
    4c0c:	6163      	str	r3, [r4, #20]
    4c0e:	e02a      	b.n	4c66 <setvbuf+0x146>
    4c10:	2280      	movs	r2, #128	; 0x80
    4c12:	89a3      	ldrh	r3, [r4, #12]
    4c14:	9d01      	ldr	r5, [sp, #4]
    4c16:	4313      	orrs	r3, r2
    4c18:	81a3      	strh	r3, [r4, #12]
    4c1a:	69b3      	ldr	r3, [r6, #24]
    4c1c:	2b00      	cmp	r3, #0
    4c1e:	d102      	bne.n	4c26 <setvbuf+0x106>
    4c20:	0030      	movs	r0, r6
    4c22:	f000 f921 	bl	4e68 <__sinit>
    4c26:	9b00      	ldr	r3, [sp, #0]
    4c28:	2b01      	cmp	r3, #1
    4c2a:	d103      	bne.n	4c34 <setvbuf+0x114>
    4c2c:	89a3      	ldrh	r3, [r4, #12]
    4c2e:	9a00      	ldr	r2, [sp, #0]
    4c30:	431a      	orrs	r2, r3
    4c32:	81a2      	strh	r2, [r4, #12]
    4c34:	2308      	movs	r3, #8
    4c36:	89a2      	ldrh	r2, [r4, #12]
    4c38:	6027      	str	r7, [r4, #0]
    4c3a:	4013      	ands	r3, r2
    4c3c:	6127      	str	r7, [r4, #16]
    4c3e:	6165      	str	r5, [r4, #20]
    4c40:	1e18      	subs	r0, r3, #0
    4c42:	d00c      	beq.n	4c5e <setvbuf+0x13e>
    4c44:	2301      	movs	r3, #1
    4c46:	401a      	ands	r2, r3
    4c48:	2300      	movs	r3, #0
    4c4a:	1e10      	subs	r0, r2, #0
    4c4c:	4298      	cmp	r0, r3
    4c4e:	d004      	beq.n	4c5a <setvbuf+0x13a>
    4c50:	426d      	negs	r5, r5
    4c52:	60a3      	str	r3, [r4, #8]
    4c54:	61a5      	str	r5, [r4, #24]
    4c56:	0018      	movs	r0, r3
    4c58:	e005      	b.n	4c66 <setvbuf+0x146>
    4c5a:	60a5      	str	r5, [r4, #8]
    4c5c:	e003      	b.n	4c66 <setvbuf+0x146>
    4c5e:	60a3      	str	r3, [r4, #8]
    4c60:	e001      	b.n	4c66 <setvbuf+0x146>
    4c62:	2001      	movs	r0, #1
    4c64:	4240      	negs	r0, r0
    4c66:	b005      	add	sp, #20
    4c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c6a:	46c0      	nop			; (mov r8, r8)
    4c6c:	2000006c 	.word	0x2000006c
    4c70:	00005d5c 	.word	0x00005d5c
    4c74:	00005d7c 	.word	0x00005d7c
    4c78:	00005d9c 	.word	0x00005d9c
    4c7c:	fffff35c 	.word	0xfffff35c

00004c80 <__sflush_r>:
    4c80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4c82:	898a      	ldrh	r2, [r1, #12]
    4c84:	0005      	movs	r5, r0
    4c86:	000c      	movs	r4, r1
    4c88:	0713      	lsls	r3, r2, #28
    4c8a:	d45a      	bmi.n	4d42 <__sflush_r+0xc2>
    4c8c:	684b      	ldr	r3, [r1, #4]
    4c8e:	2b00      	cmp	r3, #0
    4c90:	dc02      	bgt.n	4c98 <__sflush_r+0x18>
    4c92:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    4c94:	2b00      	cmp	r3, #0
    4c96:	dd19      	ble.n	4ccc <__sflush_r+0x4c>
    4c98:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4c9a:	2f00      	cmp	r7, #0
    4c9c:	d016      	beq.n	4ccc <__sflush_r+0x4c>
    4c9e:	2300      	movs	r3, #0
    4ca0:	682e      	ldr	r6, [r5, #0]
    4ca2:	602b      	str	r3, [r5, #0]
    4ca4:	2380      	movs	r3, #128	; 0x80
    4ca6:	015b      	lsls	r3, r3, #5
    4ca8:	401a      	ands	r2, r3
    4caa:	d001      	beq.n	4cb0 <__sflush_r+0x30>
    4cac:	6d60      	ldr	r0, [r4, #84]	; 0x54
    4cae:	e014      	b.n	4cda <__sflush_r+0x5a>
    4cb0:	2301      	movs	r3, #1
    4cb2:	6a21      	ldr	r1, [r4, #32]
    4cb4:	0028      	movs	r0, r5
    4cb6:	47b8      	blx	r7
    4cb8:	1c43      	adds	r3, r0, #1
    4cba:	d10e      	bne.n	4cda <__sflush_r+0x5a>
    4cbc:	682b      	ldr	r3, [r5, #0]
    4cbe:	2b00      	cmp	r3, #0
    4cc0:	d00b      	beq.n	4cda <__sflush_r+0x5a>
    4cc2:	2b1d      	cmp	r3, #29
    4cc4:	d001      	beq.n	4cca <__sflush_r+0x4a>
    4cc6:	2b16      	cmp	r3, #22
    4cc8:	d102      	bne.n	4cd0 <__sflush_r+0x50>
    4cca:	602e      	str	r6, [r5, #0]
    4ccc:	2000      	movs	r0, #0
    4cce:	e05a      	b.n	4d86 <__sflush_r+0x106>
    4cd0:	2240      	movs	r2, #64	; 0x40
    4cd2:	89a3      	ldrh	r3, [r4, #12]
    4cd4:	4313      	orrs	r3, r2
    4cd6:	81a3      	strh	r3, [r4, #12]
    4cd8:	e055      	b.n	4d86 <__sflush_r+0x106>
    4cda:	89a3      	ldrh	r3, [r4, #12]
    4cdc:	075b      	lsls	r3, r3, #29
    4cde:	d506      	bpl.n	4cee <__sflush_r+0x6e>
    4ce0:	6863      	ldr	r3, [r4, #4]
    4ce2:	1ac0      	subs	r0, r0, r3
    4ce4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    4ce6:	2b00      	cmp	r3, #0
    4ce8:	d001      	beq.n	4cee <__sflush_r+0x6e>
    4cea:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4cec:	1ac0      	subs	r0, r0, r3
    4cee:	2300      	movs	r3, #0
    4cf0:	0002      	movs	r2, r0
    4cf2:	6a21      	ldr	r1, [r4, #32]
    4cf4:	0028      	movs	r0, r5
    4cf6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4cf8:	47b8      	blx	r7
    4cfa:	89a3      	ldrh	r3, [r4, #12]
    4cfc:	1c42      	adds	r2, r0, #1
    4cfe:	d106      	bne.n	4d0e <__sflush_r+0x8e>
    4d00:	6829      	ldr	r1, [r5, #0]
    4d02:	291d      	cmp	r1, #29
    4d04:	d83a      	bhi.n	4d7c <__sflush_r+0xfc>
    4d06:	4a20      	ldr	r2, [pc, #128]	; (4d88 <__sflush_r+0x108>)
    4d08:	40ca      	lsrs	r2, r1
    4d0a:	07d2      	lsls	r2, r2, #31
    4d0c:	d536      	bpl.n	4d7c <__sflush_r+0xfc>
    4d0e:	2200      	movs	r2, #0
    4d10:	6062      	str	r2, [r4, #4]
    4d12:	6922      	ldr	r2, [r4, #16]
    4d14:	6022      	str	r2, [r4, #0]
    4d16:	04db      	lsls	r3, r3, #19
    4d18:	d505      	bpl.n	4d26 <__sflush_r+0xa6>
    4d1a:	1c43      	adds	r3, r0, #1
    4d1c:	d102      	bne.n	4d24 <__sflush_r+0xa4>
    4d1e:	682b      	ldr	r3, [r5, #0]
    4d20:	2b00      	cmp	r3, #0
    4d22:	d100      	bne.n	4d26 <__sflush_r+0xa6>
    4d24:	6560      	str	r0, [r4, #84]	; 0x54
    4d26:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4d28:	602e      	str	r6, [r5, #0]
    4d2a:	2900      	cmp	r1, #0
    4d2c:	d0ce      	beq.n	4ccc <__sflush_r+0x4c>
    4d2e:	0023      	movs	r3, r4
    4d30:	3344      	adds	r3, #68	; 0x44
    4d32:	4299      	cmp	r1, r3
    4d34:	d002      	beq.n	4d3c <__sflush_r+0xbc>
    4d36:	0028      	movs	r0, r5
    4d38:	f000 f998 	bl	506c <_free_r>
    4d3c:	2000      	movs	r0, #0
    4d3e:	6360      	str	r0, [r4, #52]	; 0x34
    4d40:	e021      	b.n	4d86 <__sflush_r+0x106>
    4d42:	690f      	ldr	r7, [r1, #16]
    4d44:	2f00      	cmp	r7, #0
    4d46:	d0c1      	beq.n	4ccc <__sflush_r+0x4c>
    4d48:	680b      	ldr	r3, [r1, #0]
    4d4a:	600f      	str	r7, [r1, #0]
    4d4c:	1bdb      	subs	r3, r3, r7
    4d4e:	9301      	str	r3, [sp, #4]
    4d50:	2300      	movs	r3, #0
    4d52:	0792      	lsls	r2, r2, #30
    4d54:	d100      	bne.n	4d58 <__sflush_r+0xd8>
    4d56:	694b      	ldr	r3, [r1, #20]
    4d58:	60a3      	str	r3, [r4, #8]
    4d5a:	e003      	b.n	4d64 <__sflush_r+0xe4>
    4d5c:	9b01      	ldr	r3, [sp, #4]
    4d5e:	183f      	adds	r7, r7, r0
    4d60:	1a1b      	subs	r3, r3, r0
    4d62:	9301      	str	r3, [sp, #4]
    4d64:	9b01      	ldr	r3, [sp, #4]
    4d66:	2b00      	cmp	r3, #0
    4d68:	ddb0      	ble.n	4ccc <__sflush_r+0x4c>
    4d6a:	9b01      	ldr	r3, [sp, #4]
    4d6c:	003a      	movs	r2, r7
    4d6e:	6a21      	ldr	r1, [r4, #32]
    4d70:	0028      	movs	r0, r5
    4d72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    4d74:	47b0      	blx	r6
    4d76:	2800      	cmp	r0, #0
    4d78:	dcf0      	bgt.n	4d5c <__sflush_r+0xdc>
    4d7a:	89a3      	ldrh	r3, [r4, #12]
    4d7c:	2240      	movs	r2, #64	; 0x40
    4d7e:	2001      	movs	r0, #1
    4d80:	4313      	orrs	r3, r2
    4d82:	81a3      	strh	r3, [r4, #12]
    4d84:	4240      	negs	r0, r0
    4d86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4d88:	20400001 	.word	0x20400001

00004d8c <_fflush_r>:
    4d8c:	690b      	ldr	r3, [r1, #16]
    4d8e:	b570      	push	{r4, r5, r6, lr}
    4d90:	0005      	movs	r5, r0
    4d92:	000c      	movs	r4, r1
    4d94:	2b00      	cmp	r3, #0
    4d96:	d101      	bne.n	4d9c <_fflush_r+0x10>
    4d98:	2000      	movs	r0, #0
    4d9a:	e01c      	b.n	4dd6 <_fflush_r+0x4a>
    4d9c:	2800      	cmp	r0, #0
    4d9e:	d004      	beq.n	4daa <_fflush_r+0x1e>
    4da0:	6983      	ldr	r3, [r0, #24]
    4da2:	2b00      	cmp	r3, #0
    4da4:	d101      	bne.n	4daa <_fflush_r+0x1e>
    4da6:	f000 f85f 	bl	4e68 <__sinit>
    4daa:	4b0b      	ldr	r3, [pc, #44]	; (4dd8 <_fflush_r+0x4c>)
    4dac:	429c      	cmp	r4, r3
    4dae:	d101      	bne.n	4db4 <_fflush_r+0x28>
    4db0:	686c      	ldr	r4, [r5, #4]
    4db2:	e008      	b.n	4dc6 <_fflush_r+0x3a>
    4db4:	4b09      	ldr	r3, [pc, #36]	; (4ddc <_fflush_r+0x50>)
    4db6:	429c      	cmp	r4, r3
    4db8:	d101      	bne.n	4dbe <_fflush_r+0x32>
    4dba:	68ac      	ldr	r4, [r5, #8]
    4dbc:	e003      	b.n	4dc6 <_fflush_r+0x3a>
    4dbe:	4b08      	ldr	r3, [pc, #32]	; (4de0 <_fflush_r+0x54>)
    4dc0:	429c      	cmp	r4, r3
    4dc2:	d100      	bne.n	4dc6 <_fflush_r+0x3a>
    4dc4:	68ec      	ldr	r4, [r5, #12]
    4dc6:	220c      	movs	r2, #12
    4dc8:	5ea3      	ldrsh	r3, [r4, r2]
    4dca:	2b00      	cmp	r3, #0
    4dcc:	d0e4      	beq.n	4d98 <_fflush_r+0xc>
    4dce:	0021      	movs	r1, r4
    4dd0:	0028      	movs	r0, r5
    4dd2:	f7ff ff55 	bl	4c80 <__sflush_r>
    4dd6:	bd70      	pop	{r4, r5, r6, pc}
    4dd8:	00005d5c 	.word	0x00005d5c
    4ddc:	00005d7c 	.word	0x00005d7c
    4de0:	00005d9c 	.word	0x00005d9c

00004de4 <_cleanup_r>:
    4de4:	b510      	push	{r4, lr}
    4de6:	4902      	ldr	r1, [pc, #8]	; (4df0 <_cleanup_r+0xc>)
    4de8:	f000 f8b0 	bl	4f4c <_fwalk_reent>
    4dec:	bd10      	pop	{r4, pc}
    4dee:	46c0      	nop			; (mov r8, r8)
    4df0:	00004d8d 	.word	0x00004d8d

00004df4 <std.isra.0>:
    4df4:	2300      	movs	r3, #0
    4df6:	b510      	push	{r4, lr}
    4df8:	0004      	movs	r4, r0
    4dfa:	6003      	str	r3, [r0, #0]
    4dfc:	6043      	str	r3, [r0, #4]
    4dfe:	6083      	str	r3, [r0, #8]
    4e00:	8181      	strh	r1, [r0, #12]
    4e02:	6643      	str	r3, [r0, #100]	; 0x64
    4e04:	81c2      	strh	r2, [r0, #14]
    4e06:	6103      	str	r3, [r0, #16]
    4e08:	6143      	str	r3, [r0, #20]
    4e0a:	6183      	str	r3, [r0, #24]
    4e0c:	0019      	movs	r1, r3
    4e0e:	2208      	movs	r2, #8
    4e10:	305c      	adds	r0, #92	; 0x5c
    4e12:	f7ff fe58 	bl	4ac6 <memset>
    4e16:	4b05      	ldr	r3, [pc, #20]	; (4e2c <std.isra.0+0x38>)
    4e18:	6224      	str	r4, [r4, #32]
    4e1a:	6263      	str	r3, [r4, #36]	; 0x24
    4e1c:	4b04      	ldr	r3, [pc, #16]	; (4e30 <std.isra.0+0x3c>)
    4e1e:	62a3      	str	r3, [r4, #40]	; 0x28
    4e20:	4b04      	ldr	r3, [pc, #16]	; (4e34 <std.isra.0+0x40>)
    4e22:	62e3      	str	r3, [r4, #44]	; 0x2c
    4e24:	4b04      	ldr	r3, [pc, #16]	; (4e38 <std.isra.0+0x44>)
    4e26:	6323      	str	r3, [r4, #48]	; 0x30
    4e28:	bd10      	pop	{r4, pc}
    4e2a:	46c0      	nop			; (mov r8, r8)
    4e2c:	00005771 	.word	0x00005771
    4e30:	00005799 	.word	0x00005799
    4e34:	000057d1 	.word	0x000057d1
    4e38:	000057fd 	.word	0x000057fd

00004e3c <__sfmoreglue>:
    4e3c:	b570      	push	{r4, r5, r6, lr}
    4e3e:	2568      	movs	r5, #104	; 0x68
    4e40:	1e4b      	subs	r3, r1, #1
    4e42:	435d      	muls	r5, r3
    4e44:	000e      	movs	r6, r1
    4e46:	0029      	movs	r1, r5
    4e48:	3174      	adds	r1, #116	; 0x74
    4e4a:	f000 f955 	bl	50f8 <_malloc_r>
    4e4e:	1e04      	subs	r4, r0, #0
    4e50:	d008      	beq.n	4e64 <__sfmoreglue+0x28>
    4e52:	2100      	movs	r1, #0
    4e54:	002a      	movs	r2, r5
    4e56:	6001      	str	r1, [r0, #0]
    4e58:	6046      	str	r6, [r0, #4]
    4e5a:	300c      	adds	r0, #12
    4e5c:	60a0      	str	r0, [r4, #8]
    4e5e:	3268      	adds	r2, #104	; 0x68
    4e60:	f7ff fe31 	bl	4ac6 <memset>
    4e64:	0020      	movs	r0, r4
    4e66:	bd70      	pop	{r4, r5, r6, pc}

00004e68 <__sinit>:
    4e68:	6983      	ldr	r3, [r0, #24]
    4e6a:	b513      	push	{r0, r1, r4, lr}
    4e6c:	0004      	movs	r4, r0
    4e6e:	2b00      	cmp	r3, #0
    4e70:	d128      	bne.n	4ec4 <__sinit+0x5c>
    4e72:	6483      	str	r3, [r0, #72]	; 0x48
    4e74:	64c3      	str	r3, [r0, #76]	; 0x4c
    4e76:	6503      	str	r3, [r0, #80]	; 0x50
    4e78:	4b13      	ldr	r3, [pc, #76]	; (4ec8 <__sinit+0x60>)
    4e7a:	4a14      	ldr	r2, [pc, #80]	; (4ecc <__sinit+0x64>)
    4e7c:	681b      	ldr	r3, [r3, #0]
    4e7e:	6282      	str	r2, [r0, #40]	; 0x28
    4e80:	9301      	str	r3, [sp, #4]
    4e82:	4298      	cmp	r0, r3
    4e84:	d101      	bne.n	4e8a <__sinit+0x22>
    4e86:	2301      	movs	r3, #1
    4e88:	6183      	str	r3, [r0, #24]
    4e8a:	0020      	movs	r0, r4
    4e8c:	f000 f820 	bl	4ed0 <__sfp>
    4e90:	6060      	str	r0, [r4, #4]
    4e92:	0020      	movs	r0, r4
    4e94:	f000 f81c 	bl	4ed0 <__sfp>
    4e98:	60a0      	str	r0, [r4, #8]
    4e9a:	0020      	movs	r0, r4
    4e9c:	f000 f818 	bl	4ed0 <__sfp>
    4ea0:	2200      	movs	r2, #0
    4ea2:	60e0      	str	r0, [r4, #12]
    4ea4:	2104      	movs	r1, #4
    4ea6:	6860      	ldr	r0, [r4, #4]
    4ea8:	f7ff ffa4 	bl	4df4 <std.isra.0>
    4eac:	2201      	movs	r2, #1
    4eae:	2109      	movs	r1, #9
    4eb0:	68a0      	ldr	r0, [r4, #8]
    4eb2:	f7ff ff9f 	bl	4df4 <std.isra.0>
    4eb6:	2202      	movs	r2, #2
    4eb8:	2112      	movs	r1, #18
    4eba:	68e0      	ldr	r0, [r4, #12]
    4ebc:	f7ff ff9a 	bl	4df4 <std.isra.0>
    4ec0:	2301      	movs	r3, #1
    4ec2:	61a3      	str	r3, [r4, #24]
    4ec4:	bd13      	pop	{r0, r1, r4, pc}
    4ec6:	46c0      	nop			; (mov r8, r8)
    4ec8:	00005d58 	.word	0x00005d58
    4ecc:	00004de5 	.word	0x00004de5

00004ed0 <__sfp>:
    4ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4ed2:	4b1d      	ldr	r3, [pc, #116]	; (4f48 <__sfp+0x78>)
    4ed4:	0006      	movs	r6, r0
    4ed6:	681d      	ldr	r5, [r3, #0]
    4ed8:	69ab      	ldr	r3, [r5, #24]
    4eda:	2b00      	cmp	r3, #0
    4edc:	d102      	bne.n	4ee4 <__sfp+0x14>
    4ede:	0028      	movs	r0, r5
    4ee0:	f7ff ffc2 	bl	4e68 <__sinit>
    4ee4:	3548      	adds	r5, #72	; 0x48
    4ee6:	68ac      	ldr	r4, [r5, #8]
    4ee8:	686b      	ldr	r3, [r5, #4]
    4eea:	3b01      	subs	r3, #1
    4eec:	d405      	bmi.n	4efa <__sfp+0x2a>
    4eee:	220c      	movs	r2, #12
    4ef0:	5ea7      	ldrsh	r7, [r4, r2]
    4ef2:	2f00      	cmp	r7, #0
    4ef4:	d010      	beq.n	4f18 <__sfp+0x48>
    4ef6:	3468      	adds	r4, #104	; 0x68
    4ef8:	e7f7      	b.n	4eea <__sfp+0x1a>
    4efa:	682b      	ldr	r3, [r5, #0]
    4efc:	2b00      	cmp	r3, #0
    4efe:	d001      	beq.n	4f04 <__sfp+0x34>
    4f00:	682d      	ldr	r5, [r5, #0]
    4f02:	e7f0      	b.n	4ee6 <__sfp+0x16>
    4f04:	2104      	movs	r1, #4
    4f06:	0030      	movs	r0, r6
    4f08:	f7ff ff98 	bl	4e3c <__sfmoreglue>
    4f0c:	6028      	str	r0, [r5, #0]
    4f0e:	2800      	cmp	r0, #0
    4f10:	d1f6      	bne.n	4f00 <__sfp+0x30>
    4f12:	230c      	movs	r3, #12
    4f14:	6033      	str	r3, [r6, #0]
    4f16:	e016      	b.n	4f46 <__sfp+0x76>
    4f18:	2301      	movs	r3, #1
    4f1a:	0020      	movs	r0, r4
    4f1c:	425b      	negs	r3, r3
    4f1e:	81e3      	strh	r3, [r4, #14]
    4f20:	3302      	adds	r3, #2
    4f22:	81a3      	strh	r3, [r4, #12]
    4f24:	6667      	str	r7, [r4, #100]	; 0x64
    4f26:	6027      	str	r7, [r4, #0]
    4f28:	60a7      	str	r7, [r4, #8]
    4f2a:	6067      	str	r7, [r4, #4]
    4f2c:	6127      	str	r7, [r4, #16]
    4f2e:	6167      	str	r7, [r4, #20]
    4f30:	61a7      	str	r7, [r4, #24]
    4f32:	305c      	adds	r0, #92	; 0x5c
    4f34:	2208      	movs	r2, #8
    4f36:	0039      	movs	r1, r7
    4f38:	f7ff fdc5 	bl	4ac6 <memset>
    4f3c:	0020      	movs	r0, r4
    4f3e:	6367      	str	r7, [r4, #52]	; 0x34
    4f40:	63a7      	str	r7, [r4, #56]	; 0x38
    4f42:	64a7      	str	r7, [r4, #72]	; 0x48
    4f44:	64e7      	str	r7, [r4, #76]	; 0x4c
    4f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4f48:	00005d58 	.word	0x00005d58

00004f4c <_fwalk_reent>:
    4f4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4f4e:	0004      	movs	r4, r0
    4f50:	0007      	movs	r7, r0
    4f52:	2600      	movs	r6, #0
    4f54:	9101      	str	r1, [sp, #4]
    4f56:	3448      	adds	r4, #72	; 0x48
    4f58:	2c00      	cmp	r4, #0
    4f5a:	d016      	beq.n	4f8a <_fwalk_reent+0x3e>
    4f5c:	6863      	ldr	r3, [r4, #4]
    4f5e:	68a5      	ldr	r5, [r4, #8]
    4f60:	9300      	str	r3, [sp, #0]
    4f62:	9b00      	ldr	r3, [sp, #0]
    4f64:	3b01      	subs	r3, #1
    4f66:	9300      	str	r3, [sp, #0]
    4f68:	d40d      	bmi.n	4f86 <_fwalk_reent+0x3a>
    4f6a:	89ab      	ldrh	r3, [r5, #12]
    4f6c:	2b01      	cmp	r3, #1
    4f6e:	d908      	bls.n	4f82 <_fwalk_reent+0x36>
    4f70:	220e      	movs	r2, #14
    4f72:	5eab      	ldrsh	r3, [r5, r2]
    4f74:	3301      	adds	r3, #1
    4f76:	d004      	beq.n	4f82 <_fwalk_reent+0x36>
    4f78:	0029      	movs	r1, r5
    4f7a:	0038      	movs	r0, r7
    4f7c:	9b01      	ldr	r3, [sp, #4]
    4f7e:	4798      	blx	r3
    4f80:	4306      	orrs	r6, r0
    4f82:	3568      	adds	r5, #104	; 0x68
    4f84:	e7ed      	b.n	4f62 <_fwalk_reent+0x16>
    4f86:	6824      	ldr	r4, [r4, #0]
    4f88:	e7e6      	b.n	4f58 <_fwalk_reent+0xc>
    4f8a:	0030      	movs	r0, r6
    4f8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00004f90 <__swhatbuf_r>:
    4f90:	b570      	push	{r4, r5, r6, lr}
    4f92:	000e      	movs	r6, r1
    4f94:	001d      	movs	r5, r3
    4f96:	230e      	movs	r3, #14
    4f98:	5ec9      	ldrsh	r1, [r1, r3]
    4f9a:	b090      	sub	sp, #64	; 0x40
    4f9c:	0014      	movs	r4, r2
    4f9e:	2900      	cmp	r1, #0
    4fa0:	da06      	bge.n	4fb0 <__swhatbuf_r+0x20>
    4fa2:	2300      	movs	r3, #0
    4fa4:	602b      	str	r3, [r5, #0]
    4fa6:	89b3      	ldrh	r3, [r6, #12]
    4fa8:	061b      	lsls	r3, r3, #24
    4faa:	d50f      	bpl.n	4fcc <__swhatbuf_r+0x3c>
    4fac:	2340      	movs	r3, #64	; 0x40
    4fae:	e00f      	b.n	4fd0 <__swhatbuf_r+0x40>
    4fb0:	aa01      	add	r2, sp, #4
    4fb2:	f000 fd1d 	bl	59f0 <_fstat_r>
    4fb6:	2800      	cmp	r0, #0
    4fb8:	dbf3      	blt.n	4fa2 <__swhatbuf_r+0x12>
    4fba:	23f0      	movs	r3, #240	; 0xf0
    4fbc:	9a02      	ldr	r2, [sp, #8]
    4fbe:	021b      	lsls	r3, r3, #8
    4fc0:	4013      	ands	r3, r2
    4fc2:	4a05      	ldr	r2, [pc, #20]	; (4fd8 <__swhatbuf_r+0x48>)
    4fc4:	189b      	adds	r3, r3, r2
    4fc6:	425a      	negs	r2, r3
    4fc8:	4153      	adcs	r3, r2
    4fca:	602b      	str	r3, [r5, #0]
    4fcc:	2380      	movs	r3, #128	; 0x80
    4fce:	00db      	lsls	r3, r3, #3
    4fd0:	2000      	movs	r0, #0
    4fd2:	6023      	str	r3, [r4, #0]
    4fd4:	b010      	add	sp, #64	; 0x40
    4fd6:	bd70      	pop	{r4, r5, r6, pc}
    4fd8:	ffffe000 	.word	0xffffe000

00004fdc <__smakebuf_r>:
    4fdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4fde:	2602      	movs	r6, #2
    4fe0:	898b      	ldrh	r3, [r1, #12]
    4fe2:	0005      	movs	r5, r0
    4fe4:	000c      	movs	r4, r1
    4fe6:	4233      	tst	r3, r6
    4fe8:	d110      	bne.n	500c <__smakebuf_r+0x30>
    4fea:	ab01      	add	r3, sp, #4
    4fec:	466a      	mov	r2, sp
    4fee:	f7ff ffcf 	bl	4f90 <__swhatbuf_r>
    4ff2:	9900      	ldr	r1, [sp, #0]
    4ff4:	0007      	movs	r7, r0
    4ff6:	0028      	movs	r0, r5
    4ff8:	f000 f87e 	bl	50f8 <_malloc_r>
    4ffc:	2800      	cmp	r0, #0
    4ffe:	d10c      	bne.n	501a <__smakebuf_r+0x3e>
    5000:	220c      	movs	r2, #12
    5002:	5ea3      	ldrsh	r3, [r4, r2]
    5004:	059a      	lsls	r2, r3, #22
    5006:	d423      	bmi.n	5050 <__smakebuf_r+0x74>
    5008:	4333      	orrs	r3, r6
    500a:	81a3      	strh	r3, [r4, #12]
    500c:	0023      	movs	r3, r4
    500e:	3347      	adds	r3, #71	; 0x47
    5010:	6023      	str	r3, [r4, #0]
    5012:	6123      	str	r3, [r4, #16]
    5014:	2301      	movs	r3, #1
    5016:	6163      	str	r3, [r4, #20]
    5018:	e01a      	b.n	5050 <__smakebuf_r+0x74>
    501a:	2280      	movs	r2, #128	; 0x80
    501c:	4b0d      	ldr	r3, [pc, #52]	; (5054 <__smakebuf_r+0x78>)
    501e:	62ab      	str	r3, [r5, #40]	; 0x28
    5020:	89a3      	ldrh	r3, [r4, #12]
    5022:	6020      	str	r0, [r4, #0]
    5024:	4313      	orrs	r3, r2
    5026:	81a3      	strh	r3, [r4, #12]
    5028:	9b00      	ldr	r3, [sp, #0]
    502a:	6120      	str	r0, [r4, #16]
    502c:	6163      	str	r3, [r4, #20]
    502e:	9b01      	ldr	r3, [sp, #4]
    5030:	2b00      	cmp	r3, #0
    5032:	d00a      	beq.n	504a <__smakebuf_r+0x6e>
    5034:	230e      	movs	r3, #14
    5036:	5ee1      	ldrsh	r1, [r4, r3]
    5038:	0028      	movs	r0, r5
    503a:	f000 fceb 	bl	5a14 <_isatty_r>
    503e:	2800      	cmp	r0, #0
    5040:	d003      	beq.n	504a <__smakebuf_r+0x6e>
    5042:	2201      	movs	r2, #1
    5044:	89a3      	ldrh	r3, [r4, #12]
    5046:	4313      	orrs	r3, r2
    5048:	81a3      	strh	r3, [r4, #12]
    504a:	89a3      	ldrh	r3, [r4, #12]
    504c:	431f      	orrs	r7, r3
    504e:	81a7      	strh	r7, [r4, #12]
    5050:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    5052:	46c0      	nop			; (mov r8, r8)
    5054:	00004de5 	.word	0x00004de5

00005058 <malloc>:
    5058:	b510      	push	{r4, lr}
    505a:	4b03      	ldr	r3, [pc, #12]	; (5068 <malloc+0x10>)
    505c:	0001      	movs	r1, r0
    505e:	6818      	ldr	r0, [r3, #0]
    5060:	f000 f84a 	bl	50f8 <_malloc_r>
    5064:	bd10      	pop	{r4, pc}
    5066:	46c0      	nop			; (mov r8, r8)
    5068:	2000006c 	.word	0x2000006c

0000506c <_free_r>:
    506c:	b530      	push	{r4, r5, lr}
    506e:	2900      	cmp	r1, #0
    5070:	d03e      	beq.n	50f0 <_free_r+0x84>
    5072:	3904      	subs	r1, #4
    5074:	680b      	ldr	r3, [r1, #0]
    5076:	2b00      	cmp	r3, #0
    5078:	da00      	bge.n	507c <_free_r+0x10>
    507a:	18c9      	adds	r1, r1, r3
    507c:	4a1d      	ldr	r2, [pc, #116]	; (50f4 <_free_r+0x88>)
    507e:	6813      	ldr	r3, [r2, #0]
    5080:	0014      	movs	r4, r2
    5082:	2b00      	cmp	r3, #0
    5084:	d102      	bne.n	508c <_free_r+0x20>
    5086:	604b      	str	r3, [r1, #4]
    5088:	6011      	str	r1, [r2, #0]
    508a:	e031      	b.n	50f0 <_free_r+0x84>
    508c:	428b      	cmp	r3, r1
    508e:	d90d      	bls.n	50ac <_free_r+0x40>
    5090:	680a      	ldr	r2, [r1, #0]
    5092:	1888      	adds	r0, r1, r2
    5094:	4283      	cmp	r3, r0
    5096:	d103      	bne.n	50a0 <_free_r+0x34>
    5098:	6818      	ldr	r0, [r3, #0]
    509a:	685b      	ldr	r3, [r3, #4]
    509c:	1882      	adds	r2, r0, r2
    509e:	600a      	str	r2, [r1, #0]
    50a0:	604b      	str	r3, [r1, #4]
    50a2:	6021      	str	r1, [r4, #0]
    50a4:	e024      	b.n	50f0 <_free_r+0x84>
    50a6:	428a      	cmp	r2, r1
    50a8:	d803      	bhi.n	50b2 <_free_r+0x46>
    50aa:	0013      	movs	r3, r2
    50ac:	685a      	ldr	r2, [r3, #4]
    50ae:	2a00      	cmp	r2, #0
    50b0:	d1f9      	bne.n	50a6 <_free_r+0x3a>
    50b2:	681d      	ldr	r5, [r3, #0]
    50b4:	195c      	adds	r4, r3, r5
    50b6:	428c      	cmp	r4, r1
    50b8:	d10b      	bne.n	50d2 <_free_r+0x66>
    50ba:	6809      	ldr	r1, [r1, #0]
    50bc:	1869      	adds	r1, r5, r1
    50be:	1858      	adds	r0, r3, r1
    50c0:	6019      	str	r1, [r3, #0]
    50c2:	4282      	cmp	r2, r0
    50c4:	d114      	bne.n	50f0 <_free_r+0x84>
    50c6:	6810      	ldr	r0, [r2, #0]
    50c8:	6852      	ldr	r2, [r2, #4]
    50ca:	1841      	adds	r1, r0, r1
    50cc:	6019      	str	r1, [r3, #0]
    50ce:	605a      	str	r2, [r3, #4]
    50d0:	e00e      	b.n	50f0 <_free_r+0x84>
    50d2:	428c      	cmp	r4, r1
    50d4:	d902      	bls.n	50dc <_free_r+0x70>
    50d6:	230c      	movs	r3, #12
    50d8:	6003      	str	r3, [r0, #0]
    50da:	e009      	b.n	50f0 <_free_r+0x84>
    50dc:	6808      	ldr	r0, [r1, #0]
    50de:	180c      	adds	r4, r1, r0
    50e0:	42a2      	cmp	r2, r4
    50e2:	d103      	bne.n	50ec <_free_r+0x80>
    50e4:	6814      	ldr	r4, [r2, #0]
    50e6:	6852      	ldr	r2, [r2, #4]
    50e8:	1820      	adds	r0, r4, r0
    50ea:	6008      	str	r0, [r1, #0]
    50ec:	604a      	str	r2, [r1, #4]
    50ee:	6059      	str	r1, [r3, #4]
    50f0:	bd30      	pop	{r4, r5, pc}
    50f2:	46c0      	nop			; (mov r8, r8)
    50f4:	200000cc 	.word	0x200000cc

000050f8 <_malloc_r>:
    50f8:	2303      	movs	r3, #3
    50fa:	b570      	push	{r4, r5, r6, lr}
    50fc:	1ccd      	adds	r5, r1, #3
    50fe:	439d      	bics	r5, r3
    5100:	3508      	adds	r5, #8
    5102:	0006      	movs	r6, r0
    5104:	2d0c      	cmp	r5, #12
    5106:	d201      	bcs.n	510c <_malloc_r+0x14>
    5108:	250c      	movs	r5, #12
    510a:	e005      	b.n	5118 <_malloc_r+0x20>
    510c:	2d00      	cmp	r5, #0
    510e:	da03      	bge.n	5118 <_malloc_r+0x20>
    5110:	230c      	movs	r3, #12
    5112:	2000      	movs	r0, #0
    5114:	6033      	str	r3, [r6, #0]
    5116:	e040      	b.n	519a <_malloc_r+0xa2>
    5118:	42a9      	cmp	r1, r5
    511a:	d8f9      	bhi.n	5110 <_malloc_r+0x18>
    511c:	4b1f      	ldr	r3, [pc, #124]	; (519c <_malloc_r+0xa4>)
    511e:	681c      	ldr	r4, [r3, #0]
    5120:	001a      	movs	r2, r3
    5122:	0021      	movs	r1, r4
    5124:	2900      	cmp	r1, #0
    5126:	d013      	beq.n	5150 <_malloc_r+0x58>
    5128:	680b      	ldr	r3, [r1, #0]
    512a:	1b5b      	subs	r3, r3, r5
    512c:	d40d      	bmi.n	514a <_malloc_r+0x52>
    512e:	2b0b      	cmp	r3, #11
    5130:	d902      	bls.n	5138 <_malloc_r+0x40>
    5132:	600b      	str	r3, [r1, #0]
    5134:	18cc      	adds	r4, r1, r3
    5136:	e01e      	b.n	5176 <_malloc_r+0x7e>
    5138:	428c      	cmp	r4, r1
    513a:	d102      	bne.n	5142 <_malloc_r+0x4a>
    513c:	6863      	ldr	r3, [r4, #4]
    513e:	6013      	str	r3, [r2, #0]
    5140:	e01a      	b.n	5178 <_malloc_r+0x80>
    5142:	684b      	ldr	r3, [r1, #4]
    5144:	6063      	str	r3, [r4, #4]
    5146:	000c      	movs	r4, r1
    5148:	e016      	b.n	5178 <_malloc_r+0x80>
    514a:	000c      	movs	r4, r1
    514c:	6849      	ldr	r1, [r1, #4]
    514e:	e7e9      	b.n	5124 <_malloc_r+0x2c>
    5150:	4c13      	ldr	r4, [pc, #76]	; (51a0 <_malloc_r+0xa8>)
    5152:	6823      	ldr	r3, [r4, #0]
    5154:	2b00      	cmp	r3, #0
    5156:	d103      	bne.n	5160 <_malloc_r+0x68>
    5158:	0030      	movs	r0, r6
    515a:	f000 faf7 	bl	574c <_sbrk_r>
    515e:	6020      	str	r0, [r4, #0]
    5160:	0029      	movs	r1, r5
    5162:	0030      	movs	r0, r6
    5164:	f000 faf2 	bl	574c <_sbrk_r>
    5168:	1c43      	adds	r3, r0, #1
    516a:	d0d1      	beq.n	5110 <_malloc_r+0x18>
    516c:	2303      	movs	r3, #3
    516e:	1cc4      	adds	r4, r0, #3
    5170:	439c      	bics	r4, r3
    5172:	42a0      	cmp	r0, r4
    5174:	d10a      	bne.n	518c <_malloc_r+0x94>
    5176:	6025      	str	r5, [r4, #0]
    5178:	0020      	movs	r0, r4
    517a:	2207      	movs	r2, #7
    517c:	300b      	adds	r0, #11
    517e:	1d23      	adds	r3, r4, #4
    5180:	4390      	bics	r0, r2
    5182:	1ac3      	subs	r3, r0, r3
    5184:	d009      	beq.n	519a <_malloc_r+0xa2>
    5186:	425a      	negs	r2, r3
    5188:	50e2      	str	r2, [r4, r3]
    518a:	e006      	b.n	519a <_malloc_r+0xa2>
    518c:	1a21      	subs	r1, r4, r0
    518e:	0030      	movs	r0, r6
    5190:	f000 fadc 	bl	574c <_sbrk_r>
    5194:	1c43      	adds	r3, r0, #1
    5196:	d1ee      	bne.n	5176 <_malloc_r+0x7e>
    5198:	e7ba      	b.n	5110 <_malloc_r+0x18>
    519a:	bd70      	pop	{r4, r5, r6, pc}
    519c:	200000cc 	.word	0x200000cc
    51a0:	200000c8 	.word	0x200000c8

000051a4 <__sfputc_r>:
    51a4:	6893      	ldr	r3, [r2, #8]
    51a6:	b510      	push	{r4, lr}
    51a8:	3b01      	subs	r3, #1
    51aa:	6093      	str	r3, [r2, #8]
    51ac:	2b00      	cmp	r3, #0
    51ae:	da05      	bge.n	51bc <__sfputc_r+0x18>
    51b0:	6994      	ldr	r4, [r2, #24]
    51b2:	42a3      	cmp	r3, r4
    51b4:	db08      	blt.n	51c8 <__sfputc_r+0x24>
    51b6:	b2cb      	uxtb	r3, r1
    51b8:	2b0a      	cmp	r3, #10
    51ba:	d005      	beq.n	51c8 <__sfputc_r+0x24>
    51bc:	6813      	ldr	r3, [r2, #0]
    51be:	1c58      	adds	r0, r3, #1
    51c0:	6010      	str	r0, [r2, #0]
    51c2:	7019      	strb	r1, [r3, #0]
    51c4:	b2c8      	uxtb	r0, r1
    51c6:	e001      	b.n	51cc <__sfputc_r+0x28>
    51c8:	f000 fb1e 	bl	5808 <__swbuf_r>
    51cc:	bd10      	pop	{r4, pc}

000051ce <__sfputs_r>:
    51ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    51d0:	0006      	movs	r6, r0
    51d2:	000f      	movs	r7, r1
    51d4:	0014      	movs	r4, r2
    51d6:	18d5      	adds	r5, r2, r3
    51d8:	42ac      	cmp	r4, r5
    51da:	d008      	beq.n	51ee <__sfputs_r+0x20>
    51dc:	7821      	ldrb	r1, [r4, #0]
    51de:	003a      	movs	r2, r7
    51e0:	0030      	movs	r0, r6
    51e2:	f7ff ffdf 	bl	51a4 <__sfputc_r>
    51e6:	3401      	adds	r4, #1
    51e8:	1c43      	adds	r3, r0, #1
    51ea:	d1f5      	bne.n	51d8 <__sfputs_r+0xa>
    51ec:	e000      	b.n	51f0 <__sfputs_r+0x22>
    51ee:	2000      	movs	r0, #0
    51f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000051f4 <_vfiprintf_r>:
    51f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    51f6:	b09f      	sub	sp, #124	; 0x7c
    51f8:	0006      	movs	r6, r0
    51fa:	000f      	movs	r7, r1
    51fc:	9202      	str	r2, [sp, #8]
    51fe:	9305      	str	r3, [sp, #20]
    5200:	2800      	cmp	r0, #0
    5202:	d004      	beq.n	520e <_vfiprintf_r+0x1a>
    5204:	6983      	ldr	r3, [r0, #24]
    5206:	2b00      	cmp	r3, #0
    5208:	d101      	bne.n	520e <_vfiprintf_r+0x1a>
    520a:	f7ff fe2d 	bl	4e68 <__sinit>
    520e:	4b7f      	ldr	r3, [pc, #508]	; (540c <_vfiprintf_r+0x218>)
    5210:	429f      	cmp	r7, r3
    5212:	d101      	bne.n	5218 <_vfiprintf_r+0x24>
    5214:	6877      	ldr	r7, [r6, #4]
    5216:	e008      	b.n	522a <_vfiprintf_r+0x36>
    5218:	4b7d      	ldr	r3, [pc, #500]	; (5410 <_vfiprintf_r+0x21c>)
    521a:	429f      	cmp	r7, r3
    521c:	d101      	bne.n	5222 <_vfiprintf_r+0x2e>
    521e:	68b7      	ldr	r7, [r6, #8]
    5220:	e003      	b.n	522a <_vfiprintf_r+0x36>
    5222:	4b7c      	ldr	r3, [pc, #496]	; (5414 <_vfiprintf_r+0x220>)
    5224:	429f      	cmp	r7, r3
    5226:	d100      	bne.n	522a <_vfiprintf_r+0x36>
    5228:	68f7      	ldr	r7, [r6, #12]
    522a:	89bb      	ldrh	r3, [r7, #12]
    522c:	071b      	lsls	r3, r3, #28
    522e:	d50a      	bpl.n	5246 <_vfiprintf_r+0x52>
    5230:	693b      	ldr	r3, [r7, #16]
    5232:	2b00      	cmp	r3, #0
    5234:	d007      	beq.n	5246 <_vfiprintf_r+0x52>
    5236:	2300      	movs	r3, #0
    5238:	ad06      	add	r5, sp, #24
    523a:	616b      	str	r3, [r5, #20]
    523c:	3320      	adds	r3, #32
    523e:	766b      	strb	r3, [r5, #25]
    5240:	3310      	adds	r3, #16
    5242:	76ab      	strb	r3, [r5, #26]
    5244:	e03d      	b.n	52c2 <_vfiprintf_r+0xce>
    5246:	0039      	movs	r1, r7
    5248:	0030      	movs	r0, r6
    524a:	f000 fb49 	bl	58e0 <__swsetup_r>
    524e:	2800      	cmp	r0, #0
    5250:	d0f1      	beq.n	5236 <_vfiprintf_r+0x42>
    5252:	2001      	movs	r0, #1
    5254:	4240      	negs	r0, r0
    5256:	e0d6      	b.n	5406 <_vfiprintf_r+0x212>
    5258:	9a05      	ldr	r2, [sp, #20]
    525a:	1d11      	adds	r1, r2, #4
    525c:	6812      	ldr	r2, [r2, #0]
    525e:	9105      	str	r1, [sp, #20]
    5260:	2a00      	cmp	r2, #0
    5262:	da00      	bge.n	5266 <_vfiprintf_r+0x72>
    5264:	e07f      	b.n	5366 <_vfiprintf_r+0x172>
    5266:	9209      	str	r2, [sp, #36]	; 0x24
    5268:	3401      	adds	r4, #1
    526a:	7823      	ldrb	r3, [r4, #0]
    526c:	2b2e      	cmp	r3, #46	; 0x2e
    526e:	d100      	bne.n	5272 <_vfiprintf_r+0x7e>
    5270:	e08d      	b.n	538e <_vfiprintf_r+0x19a>
    5272:	7821      	ldrb	r1, [r4, #0]
    5274:	2203      	movs	r2, #3
    5276:	4868      	ldr	r0, [pc, #416]	; (5418 <_vfiprintf_r+0x224>)
    5278:	f000 fbf2 	bl	5a60 <memchr>
    527c:	2800      	cmp	r0, #0
    527e:	d007      	beq.n	5290 <_vfiprintf_r+0x9c>
    5280:	4b65      	ldr	r3, [pc, #404]	; (5418 <_vfiprintf_r+0x224>)
    5282:	682a      	ldr	r2, [r5, #0]
    5284:	1ac0      	subs	r0, r0, r3
    5286:	2340      	movs	r3, #64	; 0x40
    5288:	4083      	lsls	r3, r0
    528a:	4313      	orrs	r3, r2
    528c:	602b      	str	r3, [r5, #0]
    528e:	3401      	adds	r4, #1
    5290:	7821      	ldrb	r1, [r4, #0]
    5292:	1c63      	adds	r3, r4, #1
    5294:	2206      	movs	r2, #6
    5296:	4861      	ldr	r0, [pc, #388]	; (541c <_vfiprintf_r+0x228>)
    5298:	9302      	str	r3, [sp, #8]
    529a:	7629      	strb	r1, [r5, #24]
    529c:	f000 fbe0 	bl	5a60 <memchr>
    52a0:	2800      	cmp	r0, #0
    52a2:	d100      	bne.n	52a6 <_vfiprintf_r+0xb2>
    52a4:	e09d      	b.n	53e2 <_vfiprintf_r+0x1ee>
    52a6:	4b5e      	ldr	r3, [pc, #376]	; (5420 <_vfiprintf_r+0x22c>)
    52a8:	2b00      	cmp	r3, #0
    52aa:	d000      	beq.n	52ae <_vfiprintf_r+0xba>
    52ac:	e090      	b.n	53d0 <_vfiprintf_r+0x1dc>
    52ae:	2207      	movs	r2, #7
    52b0:	9b05      	ldr	r3, [sp, #20]
    52b2:	3307      	adds	r3, #7
    52b4:	4393      	bics	r3, r2
    52b6:	3308      	adds	r3, #8
    52b8:	9305      	str	r3, [sp, #20]
    52ba:	696b      	ldr	r3, [r5, #20]
    52bc:	9a03      	ldr	r2, [sp, #12]
    52be:	189b      	adds	r3, r3, r2
    52c0:	616b      	str	r3, [r5, #20]
    52c2:	9c02      	ldr	r4, [sp, #8]
    52c4:	7823      	ldrb	r3, [r4, #0]
    52c6:	2b00      	cmp	r3, #0
    52c8:	d104      	bne.n	52d4 <_vfiprintf_r+0xe0>
    52ca:	9b02      	ldr	r3, [sp, #8]
    52cc:	1ae3      	subs	r3, r4, r3
    52ce:	9304      	str	r3, [sp, #16]
    52d0:	d012      	beq.n	52f8 <_vfiprintf_r+0x104>
    52d2:	e003      	b.n	52dc <_vfiprintf_r+0xe8>
    52d4:	2b25      	cmp	r3, #37	; 0x25
    52d6:	d0f8      	beq.n	52ca <_vfiprintf_r+0xd6>
    52d8:	3401      	adds	r4, #1
    52da:	e7f3      	b.n	52c4 <_vfiprintf_r+0xd0>
    52dc:	9b04      	ldr	r3, [sp, #16]
    52de:	9a02      	ldr	r2, [sp, #8]
    52e0:	0039      	movs	r1, r7
    52e2:	0030      	movs	r0, r6
    52e4:	f7ff ff73 	bl	51ce <__sfputs_r>
    52e8:	1c43      	adds	r3, r0, #1
    52ea:	d100      	bne.n	52ee <_vfiprintf_r+0xfa>
    52ec:	e086      	b.n	53fc <_vfiprintf_r+0x208>
    52ee:	696a      	ldr	r2, [r5, #20]
    52f0:	9b04      	ldr	r3, [sp, #16]
    52f2:	4694      	mov	ip, r2
    52f4:	4463      	add	r3, ip
    52f6:	616b      	str	r3, [r5, #20]
    52f8:	7823      	ldrb	r3, [r4, #0]
    52fa:	2b00      	cmp	r3, #0
    52fc:	d07e      	beq.n	53fc <_vfiprintf_r+0x208>
    52fe:	2201      	movs	r2, #1
    5300:	2300      	movs	r3, #0
    5302:	4252      	negs	r2, r2
    5304:	606a      	str	r2, [r5, #4]
    5306:	a902      	add	r1, sp, #8
    5308:	3254      	adds	r2, #84	; 0x54
    530a:	1852      	adds	r2, r2, r1
    530c:	3401      	adds	r4, #1
    530e:	602b      	str	r3, [r5, #0]
    5310:	60eb      	str	r3, [r5, #12]
    5312:	60ab      	str	r3, [r5, #8]
    5314:	7013      	strb	r3, [r2, #0]
    5316:	65ab      	str	r3, [r5, #88]	; 0x58
    5318:	7821      	ldrb	r1, [r4, #0]
    531a:	2205      	movs	r2, #5
    531c:	4841      	ldr	r0, [pc, #260]	; (5424 <_vfiprintf_r+0x230>)
    531e:	f000 fb9f 	bl	5a60 <memchr>
    5322:	2800      	cmp	r0, #0
    5324:	d008      	beq.n	5338 <_vfiprintf_r+0x144>
    5326:	4b3f      	ldr	r3, [pc, #252]	; (5424 <_vfiprintf_r+0x230>)
    5328:	682a      	ldr	r2, [r5, #0]
    532a:	1ac0      	subs	r0, r0, r3
    532c:	2301      	movs	r3, #1
    532e:	4083      	lsls	r3, r0
    5330:	4313      	orrs	r3, r2
    5332:	602b      	str	r3, [r5, #0]
    5334:	3401      	adds	r4, #1
    5336:	e7ef      	b.n	5318 <_vfiprintf_r+0x124>
    5338:	682b      	ldr	r3, [r5, #0]
    533a:	06da      	lsls	r2, r3, #27
    533c:	d504      	bpl.n	5348 <_vfiprintf_r+0x154>
    533e:	2253      	movs	r2, #83	; 0x53
    5340:	2120      	movs	r1, #32
    5342:	a802      	add	r0, sp, #8
    5344:	1812      	adds	r2, r2, r0
    5346:	7011      	strb	r1, [r2, #0]
    5348:	071a      	lsls	r2, r3, #28
    534a:	d504      	bpl.n	5356 <_vfiprintf_r+0x162>
    534c:	2253      	movs	r2, #83	; 0x53
    534e:	212b      	movs	r1, #43	; 0x2b
    5350:	a802      	add	r0, sp, #8
    5352:	1812      	adds	r2, r2, r0
    5354:	7011      	strb	r1, [r2, #0]
    5356:	7822      	ldrb	r2, [r4, #0]
    5358:	2a2a      	cmp	r2, #42	; 0x2a
    535a:	d100      	bne.n	535e <_vfiprintf_r+0x16a>
    535c:	e77c      	b.n	5258 <_vfiprintf_r+0x64>
    535e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5360:	2000      	movs	r0, #0
    5362:	210a      	movs	r1, #10
    5364:	e005      	b.n	5372 <_vfiprintf_r+0x17e>
    5366:	4252      	negs	r2, r2
    5368:	60ea      	str	r2, [r5, #12]
    536a:	2202      	movs	r2, #2
    536c:	4313      	orrs	r3, r2
    536e:	602b      	str	r3, [r5, #0]
    5370:	e77a      	b.n	5268 <_vfiprintf_r+0x74>
    5372:	7822      	ldrb	r2, [r4, #0]
    5374:	3a30      	subs	r2, #48	; 0x30
    5376:	2a09      	cmp	r2, #9
    5378:	d804      	bhi.n	5384 <_vfiprintf_r+0x190>
    537a:	434b      	muls	r3, r1
    537c:	3401      	adds	r4, #1
    537e:	189b      	adds	r3, r3, r2
    5380:	2001      	movs	r0, #1
    5382:	e7f6      	b.n	5372 <_vfiprintf_r+0x17e>
    5384:	2800      	cmp	r0, #0
    5386:	d100      	bne.n	538a <_vfiprintf_r+0x196>
    5388:	e76f      	b.n	526a <_vfiprintf_r+0x76>
    538a:	9309      	str	r3, [sp, #36]	; 0x24
    538c:	e76d      	b.n	526a <_vfiprintf_r+0x76>
    538e:	7863      	ldrb	r3, [r4, #1]
    5390:	2b2a      	cmp	r3, #42	; 0x2a
    5392:	d10a      	bne.n	53aa <_vfiprintf_r+0x1b6>
    5394:	9b05      	ldr	r3, [sp, #20]
    5396:	3402      	adds	r4, #2
    5398:	1d1a      	adds	r2, r3, #4
    539a:	681b      	ldr	r3, [r3, #0]
    539c:	9205      	str	r2, [sp, #20]
    539e:	2b00      	cmp	r3, #0
    53a0:	da01      	bge.n	53a6 <_vfiprintf_r+0x1b2>
    53a2:	2301      	movs	r3, #1
    53a4:	425b      	negs	r3, r3
    53a6:	9307      	str	r3, [sp, #28]
    53a8:	e763      	b.n	5272 <_vfiprintf_r+0x7e>
    53aa:	2300      	movs	r3, #0
    53ac:	200a      	movs	r0, #10
    53ae:	001a      	movs	r2, r3
    53b0:	3401      	adds	r4, #1
    53b2:	606b      	str	r3, [r5, #4]
    53b4:	7821      	ldrb	r1, [r4, #0]
    53b6:	3930      	subs	r1, #48	; 0x30
    53b8:	2909      	cmp	r1, #9
    53ba:	d804      	bhi.n	53c6 <_vfiprintf_r+0x1d2>
    53bc:	4342      	muls	r2, r0
    53be:	3401      	adds	r4, #1
    53c0:	1852      	adds	r2, r2, r1
    53c2:	2301      	movs	r3, #1
    53c4:	e7f6      	b.n	53b4 <_vfiprintf_r+0x1c0>
    53c6:	2b00      	cmp	r3, #0
    53c8:	d100      	bne.n	53cc <_vfiprintf_r+0x1d8>
    53ca:	e752      	b.n	5272 <_vfiprintf_r+0x7e>
    53cc:	9207      	str	r2, [sp, #28]
    53ce:	e750      	b.n	5272 <_vfiprintf_r+0x7e>
    53d0:	ab05      	add	r3, sp, #20
    53d2:	9300      	str	r3, [sp, #0]
    53d4:	003a      	movs	r2, r7
    53d6:	4b14      	ldr	r3, [pc, #80]	; (5428 <_vfiprintf_r+0x234>)
    53d8:	0029      	movs	r1, r5
    53da:	0030      	movs	r0, r6
    53dc:	e000      	b.n	53e0 <_vfiprintf_r+0x1ec>
    53de:	bf00      	nop
    53e0:	e007      	b.n	53f2 <_vfiprintf_r+0x1fe>
    53e2:	ab05      	add	r3, sp, #20
    53e4:	9300      	str	r3, [sp, #0]
    53e6:	003a      	movs	r2, r7
    53e8:	4b0f      	ldr	r3, [pc, #60]	; (5428 <_vfiprintf_r+0x234>)
    53ea:	0029      	movs	r1, r5
    53ec:	0030      	movs	r0, r6
    53ee:	f000 f88b 	bl	5508 <_printf_i>
    53f2:	9003      	str	r0, [sp, #12]
    53f4:	9b03      	ldr	r3, [sp, #12]
    53f6:	3301      	adds	r3, #1
    53f8:	d000      	beq.n	53fc <_vfiprintf_r+0x208>
    53fa:	e75e      	b.n	52ba <_vfiprintf_r+0xc6>
    53fc:	89bb      	ldrh	r3, [r7, #12]
    53fe:	065b      	lsls	r3, r3, #25
    5400:	d500      	bpl.n	5404 <_vfiprintf_r+0x210>
    5402:	e726      	b.n	5252 <_vfiprintf_r+0x5e>
    5404:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5406:	b01f      	add	sp, #124	; 0x7c
    5408:	bdf0      	pop	{r4, r5, r6, r7, pc}
    540a:	46c0      	nop			; (mov r8, r8)
    540c:	00005d5c 	.word	0x00005d5c
    5410:	00005d7c 	.word	0x00005d7c
    5414:	00005d9c 	.word	0x00005d9c
    5418:	00005dc2 	.word	0x00005dc2
    541c:	00005dc6 	.word	0x00005dc6
    5420:	00000000 	.word	0x00000000
    5424:	00005dbc 	.word	0x00005dbc
    5428:	000051cf 	.word	0x000051cf

0000542c <_printf_common>:
    542c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    542e:	0017      	movs	r7, r2
    5430:	9301      	str	r3, [sp, #4]
    5432:	688a      	ldr	r2, [r1, #8]
    5434:	690b      	ldr	r3, [r1, #16]
    5436:	9000      	str	r0, [sp, #0]
    5438:	000c      	movs	r4, r1
    543a:	4293      	cmp	r3, r2
    543c:	da00      	bge.n	5440 <_printf_common+0x14>
    543e:	0013      	movs	r3, r2
    5440:	0022      	movs	r2, r4
    5442:	603b      	str	r3, [r7, #0]
    5444:	3243      	adds	r2, #67	; 0x43
    5446:	7812      	ldrb	r2, [r2, #0]
    5448:	2a00      	cmp	r2, #0
    544a:	d001      	beq.n	5450 <_printf_common+0x24>
    544c:	3301      	adds	r3, #1
    544e:	603b      	str	r3, [r7, #0]
    5450:	6823      	ldr	r3, [r4, #0]
    5452:	069b      	lsls	r3, r3, #26
    5454:	d502      	bpl.n	545c <_printf_common+0x30>
    5456:	683b      	ldr	r3, [r7, #0]
    5458:	3302      	adds	r3, #2
    545a:	603b      	str	r3, [r7, #0]
    545c:	2506      	movs	r5, #6
    545e:	6823      	ldr	r3, [r4, #0]
    5460:	401d      	ands	r5, r3
    5462:	d01e      	beq.n	54a2 <_printf_common+0x76>
    5464:	0023      	movs	r3, r4
    5466:	3343      	adds	r3, #67	; 0x43
    5468:	781b      	ldrb	r3, [r3, #0]
    546a:	1e5a      	subs	r2, r3, #1
    546c:	4193      	sbcs	r3, r2
    546e:	6822      	ldr	r2, [r4, #0]
    5470:	0692      	lsls	r2, r2, #26
    5472:	d51c      	bpl.n	54ae <_printf_common+0x82>
    5474:	2030      	movs	r0, #48	; 0x30
    5476:	18e1      	adds	r1, r4, r3
    5478:	3143      	adds	r1, #67	; 0x43
    547a:	7008      	strb	r0, [r1, #0]
    547c:	0021      	movs	r1, r4
    547e:	1c5a      	adds	r2, r3, #1
    5480:	3145      	adds	r1, #69	; 0x45
    5482:	7809      	ldrb	r1, [r1, #0]
    5484:	18a2      	adds	r2, r4, r2
    5486:	3243      	adds	r2, #67	; 0x43
    5488:	3302      	adds	r3, #2
    548a:	7011      	strb	r1, [r2, #0]
    548c:	e00f      	b.n	54ae <_printf_common+0x82>
    548e:	0022      	movs	r2, r4
    5490:	2301      	movs	r3, #1
    5492:	3219      	adds	r2, #25
    5494:	9901      	ldr	r1, [sp, #4]
    5496:	9800      	ldr	r0, [sp, #0]
    5498:	9e08      	ldr	r6, [sp, #32]
    549a:	47b0      	blx	r6
    549c:	1c43      	adds	r3, r0, #1
    549e:	d00e      	beq.n	54be <_printf_common+0x92>
    54a0:	3501      	adds	r5, #1
    54a2:	68e3      	ldr	r3, [r4, #12]
    54a4:	683a      	ldr	r2, [r7, #0]
    54a6:	1a9b      	subs	r3, r3, r2
    54a8:	429d      	cmp	r5, r3
    54aa:	dbf0      	blt.n	548e <_printf_common+0x62>
    54ac:	e7da      	b.n	5464 <_printf_common+0x38>
    54ae:	0022      	movs	r2, r4
    54b0:	9901      	ldr	r1, [sp, #4]
    54b2:	3243      	adds	r2, #67	; 0x43
    54b4:	9800      	ldr	r0, [sp, #0]
    54b6:	9d08      	ldr	r5, [sp, #32]
    54b8:	47a8      	blx	r5
    54ba:	1c43      	adds	r3, r0, #1
    54bc:	d102      	bne.n	54c4 <_printf_common+0x98>
    54be:	2001      	movs	r0, #1
    54c0:	4240      	negs	r0, r0
    54c2:	e020      	b.n	5506 <_printf_common+0xda>
    54c4:	2306      	movs	r3, #6
    54c6:	6820      	ldr	r0, [r4, #0]
    54c8:	68e1      	ldr	r1, [r4, #12]
    54ca:	683a      	ldr	r2, [r7, #0]
    54cc:	4003      	ands	r3, r0
    54ce:	2500      	movs	r5, #0
    54d0:	2b04      	cmp	r3, #4
    54d2:	d103      	bne.n	54dc <_printf_common+0xb0>
    54d4:	1a8d      	subs	r5, r1, r2
    54d6:	43eb      	mvns	r3, r5
    54d8:	17db      	asrs	r3, r3, #31
    54da:	401d      	ands	r5, r3
    54dc:	68a3      	ldr	r3, [r4, #8]
    54de:	6922      	ldr	r2, [r4, #16]
    54e0:	4293      	cmp	r3, r2
    54e2:	dd01      	ble.n	54e8 <_printf_common+0xbc>
    54e4:	1a9b      	subs	r3, r3, r2
    54e6:	18ed      	adds	r5, r5, r3
    54e8:	2700      	movs	r7, #0
    54ea:	42bd      	cmp	r5, r7
    54ec:	d00a      	beq.n	5504 <_printf_common+0xd8>
    54ee:	0022      	movs	r2, r4
    54f0:	2301      	movs	r3, #1
    54f2:	321a      	adds	r2, #26
    54f4:	9901      	ldr	r1, [sp, #4]
    54f6:	9800      	ldr	r0, [sp, #0]
    54f8:	9e08      	ldr	r6, [sp, #32]
    54fa:	47b0      	blx	r6
    54fc:	1c43      	adds	r3, r0, #1
    54fe:	d0de      	beq.n	54be <_printf_common+0x92>
    5500:	3701      	adds	r7, #1
    5502:	e7f2      	b.n	54ea <_printf_common+0xbe>
    5504:	2000      	movs	r0, #0
    5506:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005508 <_printf_i>:
    5508:	b5f0      	push	{r4, r5, r6, r7, lr}
    550a:	b08b      	sub	sp, #44	; 0x2c
    550c:	9206      	str	r2, [sp, #24]
    550e:	000a      	movs	r2, r1
    5510:	3243      	adds	r2, #67	; 0x43
    5512:	9307      	str	r3, [sp, #28]
    5514:	9005      	str	r0, [sp, #20]
    5516:	9204      	str	r2, [sp, #16]
    5518:	7e0a      	ldrb	r2, [r1, #24]
    551a:	000c      	movs	r4, r1
    551c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    551e:	2a6e      	cmp	r2, #110	; 0x6e
    5520:	d100      	bne.n	5524 <_printf_i+0x1c>
    5522:	e0ab      	b.n	567c <_printf_i+0x174>
    5524:	d811      	bhi.n	554a <_printf_i+0x42>
    5526:	2a63      	cmp	r2, #99	; 0x63
    5528:	d022      	beq.n	5570 <_printf_i+0x68>
    552a:	d809      	bhi.n	5540 <_printf_i+0x38>
    552c:	2a00      	cmp	r2, #0
    552e:	d100      	bne.n	5532 <_printf_i+0x2a>
    5530:	e0b5      	b.n	569e <_printf_i+0x196>
    5532:	2a58      	cmp	r2, #88	; 0x58
    5534:	d000      	beq.n	5538 <_printf_i+0x30>
    5536:	e0c5      	b.n	56c4 <_printf_i+0x1bc>
    5538:	3145      	adds	r1, #69	; 0x45
    553a:	700a      	strb	r2, [r1, #0]
    553c:	4a81      	ldr	r2, [pc, #516]	; (5744 <_printf_i+0x23c>)
    553e:	e04f      	b.n	55e0 <_printf_i+0xd8>
    5540:	2a64      	cmp	r2, #100	; 0x64
    5542:	d01d      	beq.n	5580 <_printf_i+0x78>
    5544:	2a69      	cmp	r2, #105	; 0x69
    5546:	d01b      	beq.n	5580 <_printf_i+0x78>
    5548:	e0bc      	b.n	56c4 <_printf_i+0x1bc>
    554a:	2a73      	cmp	r2, #115	; 0x73
    554c:	d100      	bne.n	5550 <_printf_i+0x48>
    554e:	e0aa      	b.n	56a6 <_printf_i+0x19e>
    5550:	d809      	bhi.n	5566 <_printf_i+0x5e>
    5552:	2a6f      	cmp	r2, #111	; 0x6f
    5554:	d029      	beq.n	55aa <_printf_i+0xa2>
    5556:	2a70      	cmp	r2, #112	; 0x70
    5558:	d000      	beq.n	555c <_printf_i+0x54>
    555a:	e0b3      	b.n	56c4 <_printf_i+0x1bc>
    555c:	2220      	movs	r2, #32
    555e:	6809      	ldr	r1, [r1, #0]
    5560:	430a      	orrs	r2, r1
    5562:	6022      	str	r2, [r4, #0]
    5564:	e037      	b.n	55d6 <_printf_i+0xce>
    5566:	2a75      	cmp	r2, #117	; 0x75
    5568:	d01f      	beq.n	55aa <_printf_i+0xa2>
    556a:	2a78      	cmp	r2, #120	; 0x78
    556c:	d033      	beq.n	55d6 <_printf_i+0xce>
    556e:	e0a9      	b.n	56c4 <_printf_i+0x1bc>
    5570:	000e      	movs	r6, r1
    5572:	681a      	ldr	r2, [r3, #0]
    5574:	3642      	adds	r6, #66	; 0x42
    5576:	1d11      	adds	r1, r2, #4
    5578:	6019      	str	r1, [r3, #0]
    557a:	6813      	ldr	r3, [r2, #0]
    557c:	7033      	strb	r3, [r6, #0]
    557e:	e0a4      	b.n	56ca <_printf_i+0x1c2>
    5580:	6821      	ldr	r1, [r4, #0]
    5582:	681a      	ldr	r2, [r3, #0]
    5584:	0608      	lsls	r0, r1, #24
    5586:	d406      	bmi.n	5596 <_printf_i+0x8e>
    5588:	0649      	lsls	r1, r1, #25
    558a:	d504      	bpl.n	5596 <_printf_i+0x8e>
    558c:	1d11      	adds	r1, r2, #4
    558e:	6019      	str	r1, [r3, #0]
    5590:	2300      	movs	r3, #0
    5592:	5ed5      	ldrsh	r5, [r2, r3]
    5594:	e002      	b.n	559c <_printf_i+0x94>
    5596:	1d11      	adds	r1, r2, #4
    5598:	6019      	str	r1, [r3, #0]
    559a:	6815      	ldr	r5, [r2, #0]
    559c:	2d00      	cmp	r5, #0
    559e:	da3b      	bge.n	5618 <_printf_i+0x110>
    55a0:	232d      	movs	r3, #45	; 0x2d
    55a2:	9a04      	ldr	r2, [sp, #16]
    55a4:	426d      	negs	r5, r5
    55a6:	7013      	strb	r3, [r2, #0]
    55a8:	e036      	b.n	5618 <_printf_i+0x110>
    55aa:	6821      	ldr	r1, [r4, #0]
    55ac:	681a      	ldr	r2, [r3, #0]
    55ae:	0608      	lsls	r0, r1, #24
    55b0:	d406      	bmi.n	55c0 <_printf_i+0xb8>
    55b2:	0649      	lsls	r1, r1, #25
    55b4:	d504      	bpl.n	55c0 <_printf_i+0xb8>
    55b6:	6815      	ldr	r5, [r2, #0]
    55b8:	1d11      	adds	r1, r2, #4
    55ba:	6019      	str	r1, [r3, #0]
    55bc:	b2ad      	uxth	r5, r5
    55be:	e002      	b.n	55c6 <_printf_i+0xbe>
    55c0:	1d11      	adds	r1, r2, #4
    55c2:	6019      	str	r1, [r3, #0]
    55c4:	6815      	ldr	r5, [r2, #0]
    55c6:	4b5f      	ldr	r3, [pc, #380]	; (5744 <_printf_i+0x23c>)
    55c8:	7e22      	ldrb	r2, [r4, #24]
    55ca:	9303      	str	r3, [sp, #12]
    55cc:	2708      	movs	r7, #8
    55ce:	2a6f      	cmp	r2, #111	; 0x6f
    55d0:	d01d      	beq.n	560e <_printf_i+0x106>
    55d2:	270a      	movs	r7, #10
    55d4:	e01b      	b.n	560e <_printf_i+0x106>
    55d6:	0022      	movs	r2, r4
    55d8:	2178      	movs	r1, #120	; 0x78
    55da:	3245      	adds	r2, #69	; 0x45
    55dc:	7011      	strb	r1, [r2, #0]
    55de:	4a5a      	ldr	r2, [pc, #360]	; (5748 <_printf_i+0x240>)
    55e0:	6819      	ldr	r1, [r3, #0]
    55e2:	9203      	str	r2, [sp, #12]
    55e4:	1d08      	adds	r0, r1, #4
    55e6:	6822      	ldr	r2, [r4, #0]
    55e8:	6018      	str	r0, [r3, #0]
    55ea:	680d      	ldr	r5, [r1, #0]
    55ec:	0610      	lsls	r0, r2, #24
    55ee:	d402      	bmi.n	55f6 <_printf_i+0xee>
    55f0:	0650      	lsls	r0, r2, #25
    55f2:	d500      	bpl.n	55f6 <_printf_i+0xee>
    55f4:	b2ad      	uxth	r5, r5
    55f6:	07d3      	lsls	r3, r2, #31
    55f8:	d502      	bpl.n	5600 <_printf_i+0xf8>
    55fa:	2320      	movs	r3, #32
    55fc:	431a      	orrs	r2, r3
    55fe:	6022      	str	r2, [r4, #0]
    5600:	2710      	movs	r7, #16
    5602:	2d00      	cmp	r5, #0
    5604:	d103      	bne.n	560e <_printf_i+0x106>
    5606:	2320      	movs	r3, #32
    5608:	6822      	ldr	r2, [r4, #0]
    560a:	439a      	bics	r2, r3
    560c:	6022      	str	r2, [r4, #0]
    560e:	0023      	movs	r3, r4
    5610:	2200      	movs	r2, #0
    5612:	3343      	adds	r3, #67	; 0x43
    5614:	701a      	strb	r2, [r3, #0]
    5616:	e002      	b.n	561e <_printf_i+0x116>
    5618:	270a      	movs	r7, #10
    561a:	4b4a      	ldr	r3, [pc, #296]	; (5744 <_printf_i+0x23c>)
    561c:	9303      	str	r3, [sp, #12]
    561e:	6863      	ldr	r3, [r4, #4]
    5620:	60a3      	str	r3, [r4, #8]
    5622:	2b00      	cmp	r3, #0
    5624:	db09      	blt.n	563a <_printf_i+0x132>
    5626:	2204      	movs	r2, #4
    5628:	6821      	ldr	r1, [r4, #0]
    562a:	4391      	bics	r1, r2
    562c:	6021      	str	r1, [r4, #0]
    562e:	2d00      	cmp	r5, #0
    5630:	d105      	bne.n	563e <_printf_i+0x136>
    5632:	9e04      	ldr	r6, [sp, #16]
    5634:	2b00      	cmp	r3, #0
    5636:	d011      	beq.n	565c <_printf_i+0x154>
    5638:	e07b      	b.n	5732 <_printf_i+0x22a>
    563a:	2d00      	cmp	r5, #0
    563c:	d079      	beq.n	5732 <_printf_i+0x22a>
    563e:	9e04      	ldr	r6, [sp, #16]
    5640:	0028      	movs	r0, r5
    5642:	0039      	movs	r1, r7
    5644:	f7fd fc58 	bl	2ef8 <__aeabi_uidivmod>
    5648:	9b03      	ldr	r3, [sp, #12]
    564a:	3e01      	subs	r6, #1
    564c:	5c5b      	ldrb	r3, [r3, r1]
    564e:	0028      	movs	r0, r5
    5650:	7033      	strb	r3, [r6, #0]
    5652:	0039      	movs	r1, r7
    5654:	f7fd fbca 	bl	2dec <__aeabi_uidiv>
    5658:	1e05      	subs	r5, r0, #0
    565a:	d1f1      	bne.n	5640 <_printf_i+0x138>
    565c:	2f08      	cmp	r7, #8
    565e:	d109      	bne.n	5674 <_printf_i+0x16c>
    5660:	6823      	ldr	r3, [r4, #0]
    5662:	07db      	lsls	r3, r3, #31
    5664:	d506      	bpl.n	5674 <_printf_i+0x16c>
    5666:	6863      	ldr	r3, [r4, #4]
    5668:	6922      	ldr	r2, [r4, #16]
    566a:	4293      	cmp	r3, r2
    566c:	dc02      	bgt.n	5674 <_printf_i+0x16c>
    566e:	2330      	movs	r3, #48	; 0x30
    5670:	3e01      	subs	r6, #1
    5672:	7033      	strb	r3, [r6, #0]
    5674:	9b04      	ldr	r3, [sp, #16]
    5676:	1b9b      	subs	r3, r3, r6
    5678:	6123      	str	r3, [r4, #16]
    567a:	e02b      	b.n	56d4 <_printf_i+0x1cc>
    567c:	6809      	ldr	r1, [r1, #0]
    567e:	681a      	ldr	r2, [r3, #0]
    5680:	0608      	lsls	r0, r1, #24
    5682:	d407      	bmi.n	5694 <_printf_i+0x18c>
    5684:	0649      	lsls	r1, r1, #25
    5686:	d505      	bpl.n	5694 <_printf_i+0x18c>
    5688:	1d11      	adds	r1, r2, #4
    568a:	6019      	str	r1, [r3, #0]
    568c:	6813      	ldr	r3, [r2, #0]
    568e:	8aa2      	ldrh	r2, [r4, #20]
    5690:	801a      	strh	r2, [r3, #0]
    5692:	e004      	b.n	569e <_printf_i+0x196>
    5694:	1d11      	adds	r1, r2, #4
    5696:	6019      	str	r1, [r3, #0]
    5698:	6813      	ldr	r3, [r2, #0]
    569a:	6962      	ldr	r2, [r4, #20]
    569c:	601a      	str	r2, [r3, #0]
    569e:	2300      	movs	r3, #0
    56a0:	9e04      	ldr	r6, [sp, #16]
    56a2:	6123      	str	r3, [r4, #16]
    56a4:	e016      	b.n	56d4 <_printf_i+0x1cc>
    56a6:	681a      	ldr	r2, [r3, #0]
    56a8:	1d11      	adds	r1, r2, #4
    56aa:	6019      	str	r1, [r3, #0]
    56ac:	6816      	ldr	r6, [r2, #0]
    56ae:	2100      	movs	r1, #0
    56b0:	6862      	ldr	r2, [r4, #4]
    56b2:	0030      	movs	r0, r6
    56b4:	f000 f9d4 	bl	5a60 <memchr>
    56b8:	2800      	cmp	r0, #0
    56ba:	d001      	beq.n	56c0 <_printf_i+0x1b8>
    56bc:	1b80      	subs	r0, r0, r6
    56be:	6060      	str	r0, [r4, #4]
    56c0:	6863      	ldr	r3, [r4, #4]
    56c2:	e003      	b.n	56cc <_printf_i+0x1c4>
    56c4:	0026      	movs	r6, r4
    56c6:	3642      	adds	r6, #66	; 0x42
    56c8:	7032      	strb	r2, [r6, #0]
    56ca:	2301      	movs	r3, #1
    56cc:	6123      	str	r3, [r4, #16]
    56ce:	2300      	movs	r3, #0
    56d0:	9a04      	ldr	r2, [sp, #16]
    56d2:	7013      	strb	r3, [r2, #0]
    56d4:	9b07      	ldr	r3, [sp, #28]
    56d6:	aa09      	add	r2, sp, #36	; 0x24
    56d8:	9300      	str	r3, [sp, #0]
    56da:	0021      	movs	r1, r4
    56dc:	9b06      	ldr	r3, [sp, #24]
    56de:	9805      	ldr	r0, [sp, #20]
    56e0:	f7ff fea4 	bl	542c <_printf_common>
    56e4:	1c43      	adds	r3, r0, #1
    56e6:	d102      	bne.n	56ee <_printf_i+0x1e6>
    56e8:	2001      	movs	r0, #1
    56ea:	4240      	negs	r0, r0
    56ec:	e027      	b.n	573e <_printf_i+0x236>
    56ee:	6923      	ldr	r3, [r4, #16]
    56f0:	0032      	movs	r2, r6
    56f2:	9906      	ldr	r1, [sp, #24]
    56f4:	9805      	ldr	r0, [sp, #20]
    56f6:	9d07      	ldr	r5, [sp, #28]
    56f8:	47a8      	blx	r5
    56fa:	1c43      	adds	r3, r0, #1
    56fc:	d0f4      	beq.n	56e8 <_printf_i+0x1e0>
    56fe:	6823      	ldr	r3, [r4, #0]
    5700:	2500      	movs	r5, #0
    5702:	079b      	lsls	r3, r3, #30
    5704:	d40f      	bmi.n	5726 <_printf_i+0x21e>
    5706:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5708:	68e0      	ldr	r0, [r4, #12]
    570a:	4298      	cmp	r0, r3
    570c:	da17      	bge.n	573e <_printf_i+0x236>
    570e:	0018      	movs	r0, r3
    5710:	e015      	b.n	573e <_printf_i+0x236>
    5712:	0022      	movs	r2, r4
    5714:	2301      	movs	r3, #1
    5716:	3219      	adds	r2, #25
    5718:	9906      	ldr	r1, [sp, #24]
    571a:	9805      	ldr	r0, [sp, #20]
    571c:	9e07      	ldr	r6, [sp, #28]
    571e:	47b0      	blx	r6
    5720:	1c43      	adds	r3, r0, #1
    5722:	d0e1      	beq.n	56e8 <_printf_i+0x1e0>
    5724:	3501      	adds	r5, #1
    5726:	68e3      	ldr	r3, [r4, #12]
    5728:	9a09      	ldr	r2, [sp, #36]	; 0x24
    572a:	1a9b      	subs	r3, r3, r2
    572c:	429d      	cmp	r5, r3
    572e:	dbf0      	blt.n	5712 <_printf_i+0x20a>
    5730:	e7e9      	b.n	5706 <_printf_i+0x1fe>
    5732:	0026      	movs	r6, r4
    5734:	9b03      	ldr	r3, [sp, #12]
    5736:	3642      	adds	r6, #66	; 0x42
    5738:	781b      	ldrb	r3, [r3, #0]
    573a:	7033      	strb	r3, [r6, #0]
    573c:	e78e      	b.n	565c <_printf_i+0x154>
    573e:	b00b      	add	sp, #44	; 0x2c
    5740:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5742:	46c0      	nop			; (mov r8, r8)
    5744:	00005dcd 	.word	0x00005dcd
    5748:	00005dde 	.word	0x00005dde

0000574c <_sbrk_r>:
    574c:	2300      	movs	r3, #0
    574e:	b570      	push	{r4, r5, r6, lr}
    5750:	4c06      	ldr	r4, [pc, #24]	; (576c <_sbrk_r+0x20>)
    5752:	0005      	movs	r5, r0
    5754:	0008      	movs	r0, r1
    5756:	6023      	str	r3, [r4, #0]
    5758:	f7fd fa62 	bl	2c20 <_sbrk>
    575c:	1c43      	adds	r3, r0, #1
    575e:	d103      	bne.n	5768 <_sbrk_r+0x1c>
    5760:	6823      	ldr	r3, [r4, #0]
    5762:	2b00      	cmp	r3, #0
    5764:	d000      	beq.n	5768 <_sbrk_r+0x1c>
    5766:	602b      	str	r3, [r5, #0]
    5768:	bd70      	pop	{r4, r5, r6, pc}
    576a:	46c0      	nop			; (mov r8, r8)
    576c:	200001ec 	.word	0x200001ec

00005770 <__sread>:
    5770:	b570      	push	{r4, r5, r6, lr}
    5772:	000c      	movs	r4, r1
    5774:	250e      	movs	r5, #14
    5776:	5f49      	ldrsh	r1, [r1, r5]
    5778:	f000 f97e 	bl	5a78 <_read_r>
    577c:	2800      	cmp	r0, #0
    577e:	db03      	blt.n	5788 <__sread+0x18>
    5780:	6d63      	ldr	r3, [r4, #84]	; 0x54
    5782:	181b      	adds	r3, r3, r0
    5784:	6563      	str	r3, [r4, #84]	; 0x54
    5786:	e003      	b.n	5790 <__sread+0x20>
    5788:	89a2      	ldrh	r2, [r4, #12]
    578a:	4b02      	ldr	r3, [pc, #8]	; (5794 <__sread+0x24>)
    578c:	4013      	ands	r3, r2
    578e:	81a3      	strh	r3, [r4, #12]
    5790:	bd70      	pop	{r4, r5, r6, pc}
    5792:	46c0      	nop			; (mov r8, r8)
    5794:	ffffefff 	.word	0xffffefff

00005798 <__swrite>:
    5798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    579a:	001f      	movs	r7, r3
    579c:	898b      	ldrh	r3, [r1, #12]
    579e:	0005      	movs	r5, r0
    57a0:	000c      	movs	r4, r1
    57a2:	0016      	movs	r6, r2
    57a4:	05db      	lsls	r3, r3, #23
    57a6:	d505      	bpl.n	57b4 <__swrite+0x1c>
    57a8:	230e      	movs	r3, #14
    57aa:	5ec9      	ldrsh	r1, [r1, r3]
    57ac:	2200      	movs	r2, #0
    57ae:	2302      	movs	r3, #2
    57b0:	f000 f942 	bl	5a38 <_lseek_r>
    57b4:	89a2      	ldrh	r2, [r4, #12]
    57b6:	4b05      	ldr	r3, [pc, #20]	; (57cc <__swrite+0x34>)
    57b8:	0028      	movs	r0, r5
    57ba:	4013      	ands	r3, r2
    57bc:	81a3      	strh	r3, [r4, #12]
    57be:	0032      	movs	r2, r6
    57c0:	230e      	movs	r3, #14
    57c2:	5ee1      	ldrsh	r1, [r4, r3]
    57c4:	003b      	movs	r3, r7
    57c6:	f000 f877 	bl	58b8 <_write_r>
    57ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    57cc:	ffffefff 	.word	0xffffefff

000057d0 <__sseek>:
    57d0:	b570      	push	{r4, r5, r6, lr}
    57d2:	000c      	movs	r4, r1
    57d4:	250e      	movs	r5, #14
    57d6:	5f49      	ldrsh	r1, [r1, r5]
    57d8:	f000 f92e 	bl	5a38 <_lseek_r>
    57dc:	89a3      	ldrh	r3, [r4, #12]
    57de:	1c42      	adds	r2, r0, #1
    57e0:	d103      	bne.n	57ea <__sseek+0x1a>
    57e2:	4a05      	ldr	r2, [pc, #20]	; (57f8 <__sseek+0x28>)
    57e4:	4013      	ands	r3, r2
    57e6:	81a3      	strh	r3, [r4, #12]
    57e8:	e004      	b.n	57f4 <__sseek+0x24>
    57ea:	2280      	movs	r2, #128	; 0x80
    57ec:	0152      	lsls	r2, r2, #5
    57ee:	4313      	orrs	r3, r2
    57f0:	81a3      	strh	r3, [r4, #12]
    57f2:	6560      	str	r0, [r4, #84]	; 0x54
    57f4:	bd70      	pop	{r4, r5, r6, pc}
    57f6:	46c0      	nop			; (mov r8, r8)
    57f8:	ffffefff 	.word	0xffffefff

000057fc <__sclose>:
    57fc:	b510      	push	{r4, lr}
    57fe:	230e      	movs	r3, #14
    5800:	5ec9      	ldrsh	r1, [r1, r3]
    5802:	f000 f8e3 	bl	59cc <_close_r>
    5806:	bd10      	pop	{r4, pc}

00005808 <__swbuf_r>:
    5808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    580a:	0005      	movs	r5, r0
    580c:	000f      	movs	r7, r1
    580e:	0014      	movs	r4, r2
    5810:	2800      	cmp	r0, #0
    5812:	d004      	beq.n	581e <__swbuf_r+0x16>
    5814:	6983      	ldr	r3, [r0, #24]
    5816:	2b00      	cmp	r3, #0
    5818:	d101      	bne.n	581e <__swbuf_r+0x16>
    581a:	f7ff fb25 	bl	4e68 <__sinit>
    581e:	4b23      	ldr	r3, [pc, #140]	; (58ac <__swbuf_r+0xa4>)
    5820:	429c      	cmp	r4, r3
    5822:	d101      	bne.n	5828 <__swbuf_r+0x20>
    5824:	686c      	ldr	r4, [r5, #4]
    5826:	e008      	b.n	583a <__swbuf_r+0x32>
    5828:	4b21      	ldr	r3, [pc, #132]	; (58b0 <__swbuf_r+0xa8>)
    582a:	429c      	cmp	r4, r3
    582c:	d101      	bne.n	5832 <__swbuf_r+0x2a>
    582e:	68ac      	ldr	r4, [r5, #8]
    5830:	e003      	b.n	583a <__swbuf_r+0x32>
    5832:	4b20      	ldr	r3, [pc, #128]	; (58b4 <__swbuf_r+0xac>)
    5834:	429c      	cmp	r4, r3
    5836:	d100      	bne.n	583a <__swbuf_r+0x32>
    5838:	68ec      	ldr	r4, [r5, #12]
    583a:	69a3      	ldr	r3, [r4, #24]
    583c:	60a3      	str	r3, [r4, #8]
    583e:	89a3      	ldrh	r3, [r4, #12]
    5840:	071b      	lsls	r3, r3, #28
    5842:	d50a      	bpl.n	585a <__swbuf_r+0x52>
    5844:	6923      	ldr	r3, [r4, #16]
    5846:	2b00      	cmp	r3, #0
    5848:	d007      	beq.n	585a <__swbuf_r+0x52>
    584a:	6823      	ldr	r3, [r4, #0]
    584c:	6922      	ldr	r2, [r4, #16]
    584e:	b2fe      	uxtb	r6, r7
    5850:	1a98      	subs	r0, r3, r2
    5852:	6963      	ldr	r3, [r4, #20]
    5854:	4298      	cmp	r0, r3
    5856:	db0f      	blt.n	5878 <__swbuf_r+0x70>
    5858:	e008      	b.n	586c <__swbuf_r+0x64>
    585a:	0021      	movs	r1, r4
    585c:	0028      	movs	r0, r5
    585e:	f000 f83f 	bl	58e0 <__swsetup_r>
    5862:	2800      	cmp	r0, #0
    5864:	d0f1      	beq.n	584a <__swbuf_r+0x42>
    5866:	2001      	movs	r0, #1
    5868:	4240      	negs	r0, r0
    586a:	e01d      	b.n	58a8 <__swbuf_r+0xa0>
    586c:	0021      	movs	r1, r4
    586e:	0028      	movs	r0, r5
    5870:	f7ff fa8c 	bl	4d8c <_fflush_r>
    5874:	2800      	cmp	r0, #0
    5876:	d1f6      	bne.n	5866 <__swbuf_r+0x5e>
    5878:	68a3      	ldr	r3, [r4, #8]
    587a:	3001      	adds	r0, #1
    587c:	3b01      	subs	r3, #1
    587e:	60a3      	str	r3, [r4, #8]
    5880:	6823      	ldr	r3, [r4, #0]
    5882:	1c5a      	adds	r2, r3, #1
    5884:	6022      	str	r2, [r4, #0]
    5886:	701f      	strb	r7, [r3, #0]
    5888:	6963      	ldr	r3, [r4, #20]
    588a:	4298      	cmp	r0, r3
    588c:	d005      	beq.n	589a <__swbuf_r+0x92>
    588e:	89a3      	ldrh	r3, [r4, #12]
    5890:	0030      	movs	r0, r6
    5892:	07db      	lsls	r3, r3, #31
    5894:	d508      	bpl.n	58a8 <__swbuf_r+0xa0>
    5896:	2e0a      	cmp	r6, #10
    5898:	d106      	bne.n	58a8 <__swbuf_r+0xa0>
    589a:	0021      	movs	r1, r4
    589c:	0028      	movs	r0, r5
    589e:	f7ff fa75 	bl	4d8c <_fflush_r>
    58a2:	2800      	cmp	r0, #0
    58a4:	d1df      	bne.n	5866 <__swbuf_r+0x5e>
    58a6:	0030      	movs	r0, r6
    58a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    58aa:	46c0      	nop			; (mov r8, r8)
    58ac:	00005d5c 	.word	0x00005d5c
    58b0:	00005d7c 	.word	0x00005d7c
    58b4:	00005d9c 	.word	0x00005d9c

000058b8 <_write_r>:
    58b8:	b570      	push	{r4, r5, r6, lr}
    58ba:	0005      	movs	r5, r0
    58bc:	0008      	movs	r0, r1
    58be:	0011      	movs	r1, r2
    58c0:	2200      	movs	r2, #0
    58c2:	4c06      	ldr	r4, [pc, #24]	; (58dc <_write_r+0x24>)
    58c4:	6022      	str	r2, [r4, #0]
    58c6:	001a      	movs	r2, r3
    58c8:	f7fa fea0 	bl	60c <_write>
    58cc:	1c43      	adds	r3, r0, #1
    58ce:	d103      	bne.n	58d8 <_write_r+0x20>
    58d0:	6823      	ldr	r3, [r4, #0]
    58d2:	2b00      	cmp	r3, #0
    58d4:	d000      	beq.n	58d8 <_write_r+0x20>
    58d6:	602b      	str	r3, [r5, #0]
    58d8:	bd70      	pop	{r4, r5, r6, pc}
    58da:	46c0      	nop			; (mov r8, r8)
    58dc:	200001ec 	.word	0x200001ec

000058e0 <__swsetup_r>:
    58e0:	4b36      	ldr	r3, [pc, #216]	; (59bc <__swsetup_r+0xdc>)
    58e2:	b570      	push	{r4, r5, r6, lr}
    58e4:	681d      	ldr	r5, [r3, #0]
    58e6:	0006      	movs	r6, r0
    58e8:	000c      	movs	r4, r1
    58ea:	2d00      	cmp	r5, #0
    58ec:	d005      	beq.n	58fa <__swsetup_r+0x1a>
    58ee:	69ab      	ldr	r3, [r5, #24]
    58f0:	2b00      	cmp	r3, #0
    58f2:	d102      	bne.n	58fa <__swsetup_r+0x1a>
    58f4:	0028      	movs	r0, r5
    58f6:	f7ff fab7 	bl	4e68 <__sinit>
    58fa:	4b31      	ldr	r3, [pc, #196]	; (59c0 <__swsetup_r+0xe0>)
    58fc:	429c      	cmp	r4, r3
    58fe:	d101      	bne.n	5904 <__swsetup_r+0x24>
    5900:	686c      	ldr	r4, [r5, #4]
    5902:	e008      	b.n	5916 <__swsetup_r+0x36>
    5904:	4b2f      	ldr	r3, [pc, #188]	; (59c4 <__swsetup_r+0xe4>)
    5906:	429c      	cmp	r4, r3
    5908:	d101      	bne.n	590e <__swsetup_r+0x2e>
    590a:	68ac      	ldr	r4, [r5, #8]
    590c:	e003      	b.n	5916 <__swsetup_r+0x36>
    590e:	4b2e      	ldr	r3, [pc, #184]	; (59c8 <__swsetup_r+0xe8>)
    5910:	429c      	cmp	r4, r3
    5912:	d100      	bne.n	5916 <__swsetup_r+0x36>
    5914:	68ec      	ldr	r4, [r5, #12]
    5916:	220c      	movs	r2, #12
    5918:	5ea3      	ldrsh	r3, [r4, r2]
    591a:	b29a      	uxth	r2, r3
    591c:	0711      	lsls	r1, r2, #28
    591e:	d423      	bmi.n	5968 <__swsetup_r+0x88>
    5920:	06d1      	lsls	r1, r2, #27
    5922:	d407      	bmi.n	5934 <__swsetup_r+0x54>
    5924:	2209      	movs	r2, #9
    5926:	2001      	movs	r0, #1
    5928:	6032      	str	r2, [r6, #0]
    592a:	3237      	adds	r2, #55	; 0x37
    592c:	4313      	orrs	r3, r2
    592e:	81a3      	strh	r3, [r4, #12]
    5930:	4240      	negs	r0, r0
    5932:	e042      	b.n	59ba <__swsetup_r+0xda>
    5934:	0753      	lsls	r3, r2, #29
    5936:	d513      	bpl.n	5960 <__swsetup_r+0x80>
    5938:	6b61      	ldr	r1, [r4, #52]	; 0x34
    593a:	2900      	cmp	r1, #0
    593c:	d008      	beq.n	5950 <__swsetup_r+0x70>
    593e:	0023      	movs	r3, r4
    5940:	3344      	adds	r3, #68	; 0x44
    5942:	4299      	cmp	r1, r3
    5944:	d002      	beq.n	594c <__swsetup_r+0x6c>
    5946:	0030      	movs	r0, r6
    5948:	f7ff fb90 	bl	506c <_free_r>
    594c:	2300      	movs	r3, #0
    594e:	6363      	str	r3, [r4, #52]	; 0x34
    5950:	2224      	movs	r2, #36	; 0x24
    5952:	89a3      	ldrh	r3, [r4, #12]
    5954:	4393      	bics	r3, r2
    5956:	81a3      	strh	r3, [r4, #12]
    5958:	2300      	movs	r3, #0
    595a:	6063      	str	r3, [r4, #4]
    595c:	6923      	ldr	r3, [r4, #16]
    595e:	6023      	str	r3, [r4, #0]
    5960:	2208      	movs	r2, #8
    5962:	89a3      	ldrh	r3, [r4, #12]
    5964:	4313      	orrs	r3, r2
    5966:	81a3      	strh	r3, [r4, #12]
    5968:	6923      	ldr	r3, [r4, #16]
    596a:	2b00      	cmp	r3, #0
    596c:	d10b      	bne.n	5986 <__swsetup_r+0xa6>
    596e:	23a0      	movs	r3, #160	; 0xa0
    5970:	89a2      	ldrh	r2, [r4, #12]
    5972:	009b      	lsls	r3, r3, #2
    5974:	4013      	ands	r3, r2
    5976:	2280      	movs	r2, #128	; 0x80
    5978:	0092      	lsls	r2, r2, #2
    597a:	4293      	cmp	r3, r2
    597c:	d003      	beq.n	5986 <__swsetup_r+0xa6>
    597e:	0021      	movs	r1, r4
    5980:	0030      	movs	r0, r6
    5982:	f7ff fb2b 	bl	4fdc <__smakebuf_r>
    5986:	2301      	movs	r3, #1
    5988:	89a2      	ldrh	r2, [r4, #12]
    598a:	4013      	ands	r3, r2
    598c:	d005      	beq.n	599a <__swsetup_r+0xba>
    598e:	2300      	movs	r3, #0
    5990:	60a3      	str	r3, [r4, #8]
    5992:	6963      	ldr	r3, [r4, #20]
    5994:	425b      	negs	r3, r3
    5996:	61a3      	str	r3, [r4, #24]
    5998:	e003      	b.n	59a2 <__swsetup_r+0xc2>
    599a:	0792      	lsls	r2, r2, #30
    599c:	d400      	bmi.n	59a0 <__swsetup_r+0xc0>
    599e:	6963      	ldr	r3, [r4, #20]
    59a0:	60a3      	str	r3, [r4, #8]
    59a2:	2000      	movs	r0, #0
    59a4:	6923      	ldr	r3, [r4, #16]
    59a6:	4283      	cmp	r3, r0
    59a8:	d107      	bne.n	59ba <__swsetup_r+0xda>
    59aa:	220c      	movs	r2, #12
    59ac:	5ea3      	ldrsh	r3, [r4, r2]
    59ae:	061a      	lsls	r2, r3, #24
    59b0:	d503      	bpl.n	59ba <__swsetup_r+0xda>
    59b2:	2240      	movs	r2, #64	; 0x40
    59b4:	4313      	orrs	r3, r2
    59b6:	81a3      	strh	r3, [r4, #12]
    59b8:	3801      	subs	r0, #1
    59ba:	bd70      	pop	{r4, r5, r6, pc}
    59bc:	2000006c 	.word	0x2000006c
    59c0:	00005d5c 	.word	0x00005d5c
    59c4:	00005d7c 	.word	0x00005d7c
    59c8:	00005d9c 	.word	0x00005d9c

000059cc <_close_r>:
    59cc:	2300      	movs	r3, #0
    59ce:	b570      	push	{r4, r5, r6, lr}
    59d0:	4c06      	ldr	r4, [pc, #24]	; (59ec <_close_r+0x20>)
    59d2:	0005      	movs	r5, r0
    59d4:	0008      	movs	r0, r1
    59d6:	6023      	str	r3, [r4, #0]
    59d8:	f7fd f934 	bl	2c44 <_close>
    59dc:	1c43      	adds	r3, r0, #1
    59de:	d103      	bne.n	59e8 <_close_r+0x1c>
    59e0:	6823      	ldr	r3, [r4, #0]
    59e2:	2b00      	cmp	r3, #0
    59e4:	d000      	beq.n	59e8 <_close_r+0x1c>
    59e6:	602b      	str	r3, [r5, #0]
    59e8:	bd70      	pop	{r4, r5, r6, pc}
    59ea:	46c0      	nop			; (mov r8, r8)
    59ec:	200001ec 	.word	0x200001ec

000059f0 <_fstat_r>:
    59f0:	2300      	movs	r3, #0
    59f2:	b570      	push	{r4, r5, r6, lr}
    59f4:	4c06      	ldr	r4, [pc, #24]	; (5a10 <_fstat_r+0x20>)
    59f6:	0005      	movs	r5, r0
    59f8:	0008      	movs	r0, r1
    59fa:	0011      	movs	r1, r2
    59fc:	6023      	str	r3, [r4, #0]
    59fe:	f7fd f925 	bl	2c4c <_fstat>
    5a02:	1c43      	adds	r3, r0, #1
    5a04:	d103      	bne.n	5a0e <_fstat_r+0x1e>
    5a06:	6823      	ldr	r3, [r4, #0]
    5a08:	2b00      	cmp	r3, #0
    5a0a:	d000      	beq.n	5a0e <_fstat_r+0x1e>
    5a0c:	602b      	str	r3, [r5, #0]
    5a0e:	bd70      	pop	{r4, r5, r6, pc}
    5a10:	200001ec 	.word	0x200001ec

00005a14 <_isatty_r>:
    5a14:	2300      	movs	r3, #0
    5a16:	b570      	push	{r4, r5, r6, lr}
    5a18:	4c06      	ldr	r4, [pc, #24]	; (5a34 <_isatty_r+0x20>)
    5a1a:	0005      	movs	r5, r0
    5a1c:	0008      	movs	r0, r1
    5a1e:	6023      	str	r3, [r4, #0]
    5a20:	f7fd f91a 	bl	2c58 <_isatty>
    5a24:	1c43      	adds	r3, r0, #1
    5a26:	d103      	bne.n	5a30 <_isatty_r+0x1c>
    5a28:	6823      	ldr	r3, [r4, #0]
    5a2a:	2b00      	cmp	r3, #0
    5a2c:	d000      	beq.n	5a30 <_isatty_r+0x1c>
    5a2e:	602b      	str	r3, [r5, #0]
    5a30:	bd70      	pop	{r4, r5, r6, pc}
    5a32:	46c0      	nop			; (mov r8, r8)
    5a34:	200001ec 	.word	0x200001ec

00005a38 <_lseek_r>:
    5a38:	b570      	push	{r4, r5, r6, lr}
    5a3a:	0005      	movs	r5, r0
    5a3c:	0008      	movs	r0, r1
    5a3e:	0011      	movs	r1, r2
    5a40:	2200      	movs	r2, #0
    5a42:	4c06      	ldr	r4, [pc, #24]	; (5a5c <_lseek_r+0x24>)
    5a44:	6022      	str	r2, [r4, #0]
    5a46:	001a      	movs	r2, r3
    5a48:	f7fd f908 	bl	2c5c <_lseek>
    5a4c:	1c43      	adds	r3, r0, #1
    5a4e:	d103      	bne.n	5a58 <_lseek_r+0x20>
    5a50:	6823      	ldr	r3, [r4, #0]
    5a52:	2b00      	cmp	r3, #0
    5a54:	d000      	beq.n	5a58 <_lseek_r+0x20>
    5a56:	602b      	str	r3, [r5, #0]
    5a58:	bd70      	pop	{r4, r5, r6, pc}
    5a5a:	46c0      	nop			; (mov r8, r8)
    5a5c:	200001ec 	.word	0x200001ec

00005a60 <memchr>:
    5a60:	b2c9      	uxtb	r1, r1
    5a62:	1882      	adds	r2, r0, r2
    5a64:	4290      	cmp	r0, r2
    5a66:	d004      	beq.n	5a72 <memchr+0x12>
    5a68:	7803      	ldrb	r3, [r0, #0]
    5a6a:	428b      	cmp	r3, r1
    5a6c:	d002      	beq.n	5a74 <memchr+0x14>
    5a6e:	3001      	adds	r0, #1
    5a70:	e7f8      	b.n	5a64 <memchr+0x4>
    5a72:	2000      	movs	r0, #0
    5a74:	4770      	bx	lr
	...

00005a78 <_read_r>:
    5a78:	b570      	push	{r4, r5, r6, lr}
    5a7a:	0005      	movs	r5, r0
    5a7c:	0008      	movs	r0, r1
    5a7e:	0011      	movs	r1, r2
    5a80:	2200      	movs	r2, #0
    5a82:	4c06      	ldr	r4, [pc, #24]	; (5a9c <_read_r+0x24>)
    5a84:	6022      	str	r2, [r4, #0]
    5a86:	001a      	movs	r2, r3
    5a88:	f7fa fda0 	bl	5cc <_read>
    5a8c:	1c43      	adds	r3, r0, #1
    5a8e:	d103      	bne.n	5a98 <_read_r+0x20>
    5a90:	6823      	ldr	r3, [r4, #0]
    5a92:	2b00      	cmp	r3, #0
    5a94:	d000      	beq.n	5a98 <_read_r+0x20>
    5a96:	602b      	str	r3, [r5, #0]
    5a98:	bd70      	pop	{r4, r5, r6, pc}
    5a9a:	46c0      	nop			; (mov r8, r8)
    5a9c:	200001ec 	.word	0x200001ec
    5aa0:	00020064 	.word	0x00020064
    5aa4:	2000008c 	.word	0x2000008c
    5aa8:	00000000 	.word	0x00000000
    5aac:	00000c76 	.word	0x00000c76
    5ab0:	00000eb8 	.word	0x00000eb8
    5ab4:	00000eb8 	.word	0x00000eb8
    5ab8:	00000eb8 	.word	0x00000eb8
    5abc:	00000eb8 	.word	0x00000eb8
    5ac0:	00000eb8 	.word	0x00000eb8
    5ac4:	00000eb8 	.word	0x00000eb8
    5ac8:	00000eb8 	.word	0x00000eb8
    5acc:	00000eb8 	.word	0x00000eb8
    5ad0:	00000eb8 	.word	0x00000eb8
    5ad4:	00000eb8 	.word	0x00000eb8
    5ad8:	00000eb8 	.word	0x00000eb8
    5adc:	00000eb8 	.word	0x00000eb8
    5ae0:	00000eb8 	.word	0x00000eb8
    5ae4:	00000eb8 	.word	0x00000eb8
    5ae8:	00000eb8 	.word	0x00000eb8
    5aec:	00000c5e 	.word	0x00000c5e
    5af0:	00000eb8 	.word	0x00000eb8
    5af4:	00000eb8 	.word	0x00000eb8
    5af8:	00000eb8 	.word	0x00000eb8
    5afc:	00000eb8 	.word	0x00000eb8
    5b00:	00000eb8 	.word	0x00000eb8
    5b04:	00000eb8 	.word	0x00000eb8
    5b08:	00000eb8 	.word	0x00000eb8
    5b0c:	00000eb8 	.word	0x00000eb8
    5b10:	00000eb8 	.word	0x00000eb8
    5b14:	00000eb8 	.word	0x00000eb8
    5b18:	00000eb8 	.word	0x00000eb8
    5b1c:	00000eb8 	.word	0x00000eb8
    5b20:	00000eb8 	.word	0x00000eb8
    5b24:	00000eb8 	.word	0x00000eb8
    5b28:	00000eb8 	.word	0x00000eb8
    5b2c:	00000c6e 	.word	0x00000c6e
    5b30:	00000eb8 	.word	0x00000eb8
    5b34:	00000eb8 	.word	0x00000eb8
    5b38:	00000eb8 	.word	0x00000eb8
    5b3c:	00000eb8 	.word	0x00000eb8
    5b40:	00000eb8 	.word	0x00000eb8
    5b44:	00000eb8 	.word	0x00000eb8
    5b48:	00000eb8 	.word	0x00000eb8
    5b4c:	00000eb8 	.word	0x00000eb8
    5b50:	00000eb8 	.word	0x00000eb8
    5b54:	00000eb8 	.word	0x00000eb8
    5b58:	00000eb8 	.word	0x00000eb8
    5b5c:	00000eb8 	.word	0x00000eb8
    5b60:	00000eb8 	.word	0x00000eb8
    5b64:	00000eb8 	.word	0x00000eb8
    5b68:	00000eb8 	.word	0x00000eb8
    5b6c:	00000c66 	.word	0x00000c66
    5b70:	00000c7e 	.word	0x00000c7e
    5b74:	00000c46 	.word	0x00000c46
    5b78:	00000c56 	.word	0x00000c56
    5b7c:	00000c4e 	.word	0x00000c4e
    5b80:	00000002 	.word	0x00000002
    5b84:	00000003 	.word	0x00000003
    5b88:	0000ffff 	.word	0x0000ffff
    5b8c:	0000ffff 	.word	0x0000ffff
    5b90:	00000004 	.word	0x00000004
    5b94:	00000005 	.word	0x00000005
    5b98:	00000006 	.word	0x00000006
    5b9c:	00000007 	.word	0x00000007
    5ba0:	0000ffff 	.word	0x0000ffff
    5ba4:	0000ffff 	.word	0x0000ffff
    5ba8:	0000ffff 	.word	0x0000ffff
    5bac:	0000ffff 	.word	0x0000ffff
    5bb0:	0000ffff 	.word	0x0000ffff
    5bb4:	0000ffff 	.word	0x0000ffff
    5bb8:	0000ffff 	.word	0x0000ffff
    5bbc:	0000ffff 	.word	0x0000ffff
    5bc0:	00000008 	.word	0x00000008
    5bc4:	00000009 	.word	0x00000009
    5bc8:	0000000a 	.word	0x0000000a
    5bcc:	0000000b 	.word	0x0000000b
    5bd0:	42000800 	.word	0x42000800
    5bd4:	42000c00 	.word	0x42000c00
    5bd8:	42001000 	.word	0x42001000
    5bdc:	42001400 	.word	0x42001400
    5be0:	0c0b0a09 	.word	0x0c0b0a09
    5be4:	000024be 	.word	0x000024be
    5be8:	000024ba 	.word	0x000024ba
    5bec:	000024ba 	.word	0x000024ba
    5bf0:	00002518 	.word	0x00002518
    5bf4:	00002518 	.word	0x00002518
    5bf8:	000024d2 	.word	0x000024d2
    5bfc:	000024c4 	.word	0x000024c4
    5c00:	000024d8 	.word	0x000024d8
    5c04:	00002506 	.word	0x00002506
    5c08:	0000262c 	.word	0x0000262c
    5c0c:	0000260c 	.word	0x0000260c
    5c10:	0000260c 	.word	0x0000260c
    5c14:	00002698 	.word	0x00002698
    5c18:	0000261e 	.word	0x0000261e
    5c1c:	0000263a 	.word	0x0000263a
    5c20:	00002610 	.word	0x00002610
    5c24:	00002648 	.word	0x00002648
    5c28:	00002688 	.word	0x00002688
    5c2c:	323a3032 	.word	0x323a3032
    5c30:	36313a32 	.word	0x36313a32
    5c34:	00000000 	.word	0x00000000
    5c38:	2079614d 	.word	0x2079614d
    5c3c:	32203920 	.word	0x32203920
    5c40:	00373130 	.word	0x00373130
    5c44:	434f0a0a 	.word	0x434f0a0a
    5c48:	42204f54 	.word	0x42204f54
    5c4c:	6472616f 	.word	0x6472616f
    5c50:	25202d20 	.word	0x25202d20
    5c54:	25202c73 	.word	0x25202c73
    5c58:	000a0a73 	.word	0x000a0a73
    5c5c:	20736147 	.word	0x20736147
    5c60:	67756167 	.word	0x67756167
    5c64:	65722065 	.word	0x65722065
    5c68:	203a6461 	.word	0x203a6461
    5c6c:	09206425 	.word	0x09206425
    5c70:	7020097c 	.word	0x7020097c
    5c74:	65637265 	.word	0x65637265
    5c78:	203a746e 	.word	0x203a746e
    5c7c:	000a6425 	.word	0x000a6425
    5c80:	50504d56 	.word	0x50504d56
    5c84:	44412054 	.word	0x44412054
    5c88:	65522043 	.word	0x65522043
    5c8c:	203a6461 	.word	0x203a6461
    5c90:	09206425 	.word	0x09206425
    5c94:	6320097c 	.word	0x6320097c
    5c98:	65766e6f 	.word	0x65766e6f
    5c9c:	64657472 	.word	0x64657472
    5ca0:	6425203a 	.word	0x6425203a
    5ca4:	00000a56 	.word	0x00000a56
    5ca8:	504d4554 	.word	0x504d4554
    5cac:	43444120 	.word	0x43444120
    5cb0:	61655220 	.word	0x61655220
    5cb4:	25203a64 	.word	0x25203a64
    5cb8:	7c092064 	.word	0x7c092064
    5cbc:	6f632009 	.word	0x6f632009
    5cc0:	7265766e 	.word	0x7265766e
    5cc4:	3a646574 	.word	0x3a646574
    5cc8:	2e642520 	.word	0x2e642520
    5ccc:	0a436425 	.word	0x0a436425
    5cd0:	00000000 	.word	0x00000000
    5cd4:	00003978 	.word	0x00003978
    5cd8:	00003846 	.word	0x00003846
    5cdc:	0000394c 	.word	0x0000394c
    5ce0:	0000383c 	.word	0x0000383c
    5ce4:	0000394c 	.word	0x0000394c
    5ce8:	00003956 	.word	0x00003956
    5cec:	0000394c 	.word	0x0000394c
    5cf0:	0000383c 	.word	0x0000383c
    5cf4:	00003846 	.word	0x00003846
    5cf8:	00003846 	.word	0x00003846
    5cfc:	00003956 	.word	0x00003956
    5d00:	0000383c 	.word	0x0000383c
    5d04:	00003832 	.word	0x00003832
    5d08:	00003832 	.word	0x00003832
    5d0c:	00003832 	.word	0x00003832
    5d10:	00003ba8 	.word	0x00003ba8
    5d14:	00003fa4 	.word	0x00003fa4
    5d18:	00003e64 	.word	0x00003e64
    5d1c:	00003e64 	.word	0x00003e64
    5d20:	00003e62 	.word	0x00003e62
    5d24:	00003f7c 	.word	0x00003f7c
    5d28:	00003f7c 	.word	0x00003f7c
    5d2c:	00003f6e 	.word	0x00003f6e
    5d30:	00003e62 	.word	0x00003e62
    5d34:	00003f7c 	.word	0x00003f7c
    5d38:	00003f6e 	.word	0x00003f6e
    5d3c:	00003f7c 	.word	0x00003f7c
    5d40:	00003e62 	.word	0x00003e62
    5d44:	00003f84 	.word	0x00003f84
    5d48:	00003f84 	.word	0x00003f84
    5d4c:	00003f84 	.word	0x00003f84
    5d50:	00004184 	.word	0x00004184
    5d54:	00000043 	.word	0x00000043

00005d58 <_global_impure_ptr>:
    5d58:	2000000c                                ... 

00005d5c <__sf_fake_stdin>:
	...

00005d7c <__sf_fake_stdout>:
	...

00005d9c <__sf_fake_stderr>:
	...
    5dbc:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    5dcc:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    5ddc:	31300046 35343332 39383736 64636261     F.0123456789abcd
    5dec:	00006665                                ef..

00005df0 <_init>:
    5df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5df2:	46c0      	nop			; (mov r8, r8)
    5df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5df6:	bc08      	pop	{r3}
    5df8:	469e      	mov	lr, r3
    5dfa:	4770      	bx	lr

00005dfc <__init_array_start>:
    5dfc:	000000dd 	.word	0x000000dd

00005e00 <_fini>:
    5e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5e02:	46c0      	nop			; (mov r8, r8)
    5e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5e06:	bc08      	pop	{r3}
    5e08:	469e      	mov	lr, r3
    5e0a:	4770      	bx	lr

00005e0c <__fini_array_start>:
    5e0c:	000000b5 	.word	0x000000b5
