module wideexpr_00516(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 6'sb001010;
  assign y1 = $signed($signed({4{&(-((ctrl[3]?s0:s2)))}}));
  assign y2 = $signed((ctrl[5]?6'b001100:(|(u6))^((ctrl[5]?((2'b11)^(s2))&(~&({$unsigned(2'sb01)})):-((ctrl[1]?((2'sb01)&(3'sb000))^(+(u3)):(+(3'b101))|($signed(s3))))))));
  assign y3 = $signed((ctrl[6]?(({4{s7}})>({4'b1010,s5,s3}))|($unsigned(s5)):(((3'sb110)^(s5))<<($signed(5'sb11100)))<(((4'sb1101)>>>(u3))-(+(3'sb011)))));
  assign y4 = (ctrl[4]?(s5)^~(((6'sb110100)|(((4'sb1100)+(s3))+((1'sb1)+(s0))))>>(|(((s2)^~(3'sb000))&((ctrl[1]?4'sb1111:3'sb101))))):s2);
  assign y5 = $signed(s4);
  assign y6 = (-(((4'b1001)>>>((ctrl[7]?$signed((u4)+(({s0,4'b1010})>>>({u6,1'sb1}))):($signed({3{$signed(s0)}}))>>>(s3))))<<<(u1)))>>>(s2);
  assign y7 = ((2'sb11)!=((ctrl[2]?$signed(+($unsigned((4'sb1001)>=(4'sb0010)))):s3)))==($signed((ctrl[2]?((ctrl[2]?-((4'sb0100)+(6'sb010010)):($signed(u4))^~($signed(2'sb00))))+(+(1'sb1)):(+((ctrl[6]?(3'sb010)>>>(s7):(3'sb011)+(4'sb0011))))^(2'sb00))));
endmodule
