
UART_Bootloader2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c30  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08003d3c  08003d3c  00004d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f14  08003f14  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003f14  08003f14  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003f14  08003f14  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f14  08003f14  00004f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f18  08003f18  00004f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003f1c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  20000068  08003f84  00005068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  08003f84  00005344  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008af4  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d6e  00000000  00000000  0000db85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000880  00000000  00000000  0000f8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000670  00000000  00000000  00010178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017d86  00000000  00000000  000107e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a408  00000000  00000000  0002856e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084575  00000000  00000000  00032976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6eeb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028c0  00000000  00000000  000b6f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000b97f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003d24 	.word	0x08003d24

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003d24 	.word	0x08003d24

0800014c <__io_putchar>:
/* USER CODE BEGIN PFP */

static int ota_download_and_flash(void);
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);

int __io_putchar(int ch) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000154:	1d39      	adds	r1, r7, #4
 8000156:	f04f 33ff 	mov.w	r3, #4294967295
 800015a:	2201      	movs	r2, #1
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <__io_putchar+0x20>)
 800015e:	f001 fef7 	bl	8001f50 <HAL_UART_Transmit>
    return ch;
 8000162:	687b      	ldr	r3, [r7, #4]
}
 8000164:	4618      	mov	r0, r3
 8000166:	3708      	adds	r7, #8
 8000168:	46bd      	mov	sp, r7
 800016a:	bd80      	pop	{r7, pc}
 800016c:	20000188 	.word	0x20000188

08000170 <jump_to_app>:

void Flash_Write(uint32_t address, uint32_t data);
uint32_t Flash_Read(uint32_t address);

static void jump_to_app(void) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b084      	sub	sp, #16
 8000174:	af00      	add	r7, sp, #0
    uint32_t app_stack = *(volatile uint32_t*)APP_ADDRESS;
 8000176:	4b13      	ldr	r3, [pc, #76]	@ (80001c4 <jump_to_app+0x54>)
 8000178:	681b      	ldr	r3, [r3, #0]
 800017a:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(APP_ADDRESS + 4);
 800017c:	4b12      	ldr	r3, [pc, #72]	@ (80001c8 <jump_to_app+0x58>)
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	60bb      	str	r3, [r7, #8]
    pFunction app_entry = (pFunction)app_reset_handler;
 8000182:	68bb      	ldr	r3, [r7, #8]
 8000184:	607b      	str	r3, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000186:	b672      	cpsid	i
}
 8000188:	bf00      	nop

    __disable_irq();

    // Periferalleri ve RCC’yi resetle
    HAL_RCC_DeInit();
 800018a:	f001 f9e7 	bl	800155c <HAL_RCC_DeInit>
    HAL_DeInit();
 800018e:	f000 fbe1 	bl	8000954 <HAL_DeInit>

    // SysTick kapat
    SysTick->CTRL = 0;
 8000192:	4b0e      	ldr	r3, [pc, #56]	@ (80001cc <jump_to_app+0x5c>)
 8000194:	2200      	movs	r2, #0
 8000196:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000198:	4b0c      	ldr	r3, [pc, #48]	@ (80001cc <jump_to_app+0x5c>)
 800019a:	2200      	movs	r2, #0
 800019c:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 800019e:	4b0b      	ldr	r3, [pc, #44]	@ (80001cc <jump_to_app+0x5c>)
 80001a0:	2200      	movs	r2, #0
 80001a2:	609a      	str	r2, [r3, #8]
 80001a4:	68fb      	ldr	r3, [r7, #12]
 80001a6:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80001a8:	683b      	ldr	r3, [r7, #0]
 80001aa:	f383 8808 	msr	MSP, r3
}
 80001ae:	bf00      	nop

    // MSP ayarla (stack pointer)
    __set_MSP(app_stack);

    // Vector Table’ı yeni uygulamaya yönlendir
    SCB->VTOR = APP_ADDRESS;
 80001b0:	4b07      	ldr	r3, [pc, #28]	@ (80001d0 <jump_to_app+0x60>)
 80001b2:	4a04      	ldr	r2, [pc, #16]	@ (80001c4 <jump_to_app+0x54>)
 80001b4:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 80001b6:	b662      	cpsie	i
}
 80001b8:	bf00      	nop

    __enable_irq();

    // Reset handler'a atla
    app_entry();
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	4798      	blx	r3

    // Buraya asla düşmemeli
    while (1);
 80001be:	bf00      	nop
 80001c0:	e7fd      	b.n	80001be <jump_to_app+0x4e>
 80001c2:	bf00      	nop
 80001c4:	08004000 	.word	0x08004000
 80001c8:	08004004 	.word	0x08004004
 80001cc:	e000e010 	.word	0xe000e010
 80001d0:	e000ed00 	.word	0xe000ed00

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001da:	f000 fba5 	bl	8000928 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001de:	f000 f849 	bl	8000274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e2:	f000 f8ad 	bl	8000340 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001e6:	f000 f881 	bl	80002ec <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("Press button to enter OTA mode (10s timeout)...\n");
 80001ea:	481c      	ldr	r0, [pc, #112]	@ (800025c <main+0x88>)
 80001ec:	f002 ff2e 	bl	800304c <puts>
  uint32_t timeout = HAL_GetTick() + 10000;
 80001f0:	f000 fc10 	bl	8000a14 <HAL_GetTick>
 80001f4:	4603      	mov	r3, r0
 80001f6:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80001fa:	3310      	adds	r3, #16
 80001fc:	607b      	str	r3, [r7, #4]
  GPIO_PinState button_state;
  do {
      button_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 80001fe:	2108      	movs	r1, #8
 8000200:	4817      	ldr	r0, [pc, #92]	@ (8000260 <main+0x8c>)
 8000202:	f001 f97b 	bl	80014fc <HAL_GPIO_ReadPin>
 8000206:	4603      	mov	r3, r0
 8000208:	70fb      	strb	r3, [r7, #3]
      if (button_state == GPIO_PIN_RESET || HAL_GetTick() > timeout) break;
 800020a:	78fb      	ldrb	r3, [r7, #3]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d006      	beq.n	800021e <main+0x4a>
 8000210:	f000 fc00 	bl	8000a14 <HAL_GetTick>
 8000214:	4602      	mov	r2, r0
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4293      	cmp	r3, r2
 800021a:	d300      	bcc.n	800021e <main+0x4a>
      button_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 800021c:	e7ef      	b.n	80001fe <main+0x2a>
  } while (1);

  if (button_state == GPIO_PIN_RESET) {
 800021e:	78fb      	ldrb	r3, [r7, #3]
 8000220:	2b00      	cmp	r3, #0
 8000222:	d115      	bne.n	8000250 <main+0x7c>
      // Enter UART update mode
      printf("Starting firmware download via UART...\n");
 8000224:	480f      	ldr	r0, [pc, #60]	@ (8000264 <main+0x90>)
 8000226:	f002 ff11 	bl	800304c <puts>
      printf("READY\n");
 800022a:	480f      	ldr	r0, [pc, #60]	@ (8000268 <main+0x94>)
 800022c:	f002 ff0e 	bl	800304c <puts>
      if (ota_download_and_flash() != 0) {  // Implement this function (see below)
 8000230:	f000 f8ec 	bl	800040c <ota_download_and_flash>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d004      	beq.n	8000244 <main+0x70>
          printf("Update failed! Halting.\n");
 800023a:	480c      	ldr	r0, [pc, #48]	@ (800026c <main+0x98>)
 800023c:	f002 ff06 	bl	800304c <puts>
          while (1);
 8000240:	bf00      	nop
 8000242:	e7fd      	b.n	8000240 <main+0x6c>
      }
      printf("Update done! Resetting...\n");
 8000244:	480a      	ldr	r0, [pc, #40]	@ (8000270 <main+0x9c>)
 8000246:	f002 ff01 	bl	800304c <puts>
      HAL_NVIC_SystemReset();
 800024a:	f000 fd04 	bl	8000c56 <HAL_NVIC_SystemReset>
 800024e:	e002      	b.n	8000256 <main+0x82>
  } else {
      jump_to_app();  // Normal boot
 8000250:	f7ff ff8e 	bl	8000170 <jump_to_app>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000254:	bf00      	nop
 8000256:	bf00      	nop
 8000258:	e7fd      	b.n	8000256 <main+0x82>
 800025a:	bf00      	nop
 800025c:	08003d3c 	.word	0x08003d3c
 8000260:	40010c00 	.word	0x40010c00
 8000264:	08003d6c 	.word	0x08003d6c
 8000268:	08003d94 	.word	0x08003d94
 800026c:	08003d9c 	.word	0x08003d9c
 8000270:	08003db4 	.word	0x08003db4

08000274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b090      	sub	sp, #64	@ 0x40
 8000278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027a:	f107 0318 	add.w	r3, r7, #24
 800027e:	2228      	movs	r2, #40	@ 0x28
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f002 ffc2 	bl	800320c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000288:	1d3b      	adds	r3, r7, #4
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
 8000292:	60da      	str	r2, [r3, #12]
 8000294:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000296:	2302      	movs	r3, #2
 8000298:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029a:	2301      	movs	r3, #1
 800029c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029e:	2310      	movs	r3, #16
 80002a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002a2:	2300      	movs	r3, #0
 80002a4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a6:	f107 0318 	add.w	r3, r7, #24
 80002aa:	4618      	mov	r0, r3
 80002ac:	f001 f9f0 	bl	8001690 <HAL_RCC_OscConfig>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002b6:	f000 f9a9 	bl	800060c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ba:	230f      	movs	r3, #15
 80002bc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002be:	2300      	movs	r3, #0
 80002c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c2:	2300      	movs	r3, #0
 80002c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002cc:	2300      	movs	r3, #0
 80002ce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002d0:	1d3b      	adds	r3, r7, #4
 80002d2:	2100      	movs	r1, #0
 80002d4:	4618      	mov	r0, r3
 80002d6:	f001 fc5d 	bl	8001b94 <HAL_RCC_ClockConfig>
 80002da:	4603      	mov	r3, r0
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <SystemClock_Config+0x70>
  {
    Error_Handler();
 80002e0:	f000 f994 	bl	800060c <Error_Handler>
  }
}
 80002e4:	bf00      	nop
 80002e6:	3740      	adds	r7, #64	@ 0x40
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}

080002ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002f0:	4b11      	ldr	r3, [pc, #68]	@ (8000338 <MX_USART1_UART_Init+0x4c>)
 80002f2:	4a12      	ldr	r2, [pc, #72]	@ (800033c <MX_USART1_UART_Init+0x50>)
 80002f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80002f6:	4b10      	ldr	r3, [pc, #64]	@ (8000338 <MX_USART1_UART_Init+0x4c>)
 80002f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000338 <MX_USART1_UART_Init+0x4c>)
 8000300:	2200      	movs	r2, #0
 8000302:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000304:	4b0c      	ldr	r3, [pc, #48]	@ (8000338 <MX_USART1_UART_Init+0x4c>)
 8000306:	2200      	movs	r2, #0
 8000308:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800030a:	4b0b      	ldr	r3, [pc, #44]	@ (8000338 <MX_USART1_UART_Init+0x4c>)
 800030c:	2200      	movs	r2, #0
 800030e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000310:	4b09      	ldr	r3, [pc, #36]	@ (8000338 <MX_USART1_UART_Init+0x4c>)
 8000312:	220c      	movs	r2, #12
 8000314:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000316:	4b08      	ldr	r3, [pc, #32]	@ (8000338 <MX_USART1_UART_Init+0x4c>)
 8000318:	2200      	movs	r2, #0
 800031a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800031c:	4b06      	ldr	r3, [pc, #24]	@ (8000338 <MX_USART1_UART_Init+0x4c>)
 800031e:	2200      	movs	r2, #0
 8000320:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000322:	4805      	ldr	r0, [pc, #20]	@ (8000338 <MX_USART1_UART_Init+0x4c>)
 8000324:	f001 fdc4 	bl	8001eb0 <HAL_UART_Init>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800032e:	f000 f96d 	bl	800060c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000332:	bf00      	nop
 8000334:	bd80      	pop	{r7, pc}
 8000336:	bf00      	nop
 8000338:	20000188 	.word	0x20000188
 800033c:	40013800 	.word	0x40013800

08000340 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b088      	sub	sp, #32
 8000344:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000346:	f107 0310 	add.w	r3, r7, #16
 800034a:	2200      	movs	r2, #0
 800034c:	601a      	str	r2, [r3, #0]
 800034e:	605a      	str	r2, [r3, #4]
 8000350:	609a      	str	r2, [r3, #8]
 8000352:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000354:	4b2a      	ldr	r3, [pc, #168]	@ (8000400 <MX_GPIO_Init+0xc0>)
 8000356:	699b      	ldr	r3, [r3, #24]
 8000358:	4a29      	ldr	r2, [pc, #164]	@ (8000400 <MX_GPIO_Init+0xc0>)
 800035a:	f043 0310 	orr.w	r3, r3, #16
 800035e:	6193      	str	r3, [r2, #24]
 8000360:	4b27      	ldr	r3, [pc, #156]	@ (8000400 <MX_GPIO_Init+0xc0>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	f003 0310 	and.w	r3, r3, #16
 8000368:	60fb      	str	r3, [r7, #12]
 800036a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800036c:	4b24      	ldr	r3, [pc, #144]	@ (8000400 <MX_GPIO_Init+0xc0>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	4a23      	ldr	r2, [pc, #140]	@ (8000400 <MX_GPIO_Init+0xc0>)
 8000372:	f043 0320 	orr.w	r3, r3, #32
 8000376:	6193      	str	r3, [r2, #24]
 8000378:	4b21      	ldr	r3, [pc, #132]	@ (8000400 <MX_GPIO_Init+0xc0>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	f003 0320 	and.w	r3, r3, #32
 8000380:	60bb      	str	r3, [r7, #8]
 8000382:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000384:	4b1e      	ldr	r3, [pc, #120]	@ (8000400 <MX_GPIO_Init+0xc0>)
 8000386:	699b      	ldr	r3, [r3, #24]
 8000388:	4a1d      	ldr	r2, [pc, #116]	@ (8000400 <MX_GPIO_Init+0xc0>)
 800038a:	f043 0304 	orr.w	r3, r3, #4
 800038e:	6193      	str	r3, [r2, #24]
 8000390:	4b1b      	ldr	r3, [pc, #108]	@ (8000400 <MX_GPIO_Init+0xc0>)
 8000392:	699b      	ldr	r3, [r3, #24]
 8000394:	f003 0304 	and.w	r3, r3, #4
 8000398:	607b      	str	r3, [r7, #4]
 800039a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800039c:	4b18      	ldr	r3, [pc, #96]	@ (8000400 <MX_GPIO_Init+0xc0>)
 800039e:	699b      	ldr	r3, [r3, #24]
 80003a0:	4a17      	ldr	r2, [pc, #92]	@ (8000400 <MX_GPIO_Init+0xc0>)
 80003a2:	f043 0308 	orr.w	r3, r3, #8
 80003a6:	6193      	str	r3, [r2, #24]
 80003a8:	4b15      	ldr	r3, [pc, #84]	@ (8000400 <MX_GPIO_Init+0xc0>)
 80003aa:	699b      	ldr	r3, [r3, #24]
 80003ac:	f003 0308 	and.w	r3, r3, #8
 80003b0:	603b      	str	r3, [r7, #0]
 80003b2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80003b4:	2200      	movs	r2, #0
 80003b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80003ba:	4812      	ldr	r0, [pc, #72]	@ (8000404 <MX_GPIO_Init+0xc4>)
 80003bc:	f001 f8b5 	bl	800152a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80003c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003c6:	2301      	movs	r3, #1
 80003c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ca:	2300      	movs	r3, #0
 80003cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ce:	2302      	movs	r3, #2
 80003d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003d2:	f107 0310 	add.w	r3, r7, #16
 80003d6:	4619      	mov	r1, r3
 80003d8:	480a      	ldr	r0, [pc, #40]	@ (8000404 <MX_GPIO_Init+0xc4>)
 80003da:	f000 ff0b 	bl	80011f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80003de:	2308      	movs	r3, #8
 80003e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003e2:	2300      	movs	r3, #0
 80003e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003e6:	2301      	movs	r3, #1
 80003e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003ea:	f107 0310 	add.w	r3, r7, #16
 80003ee:	4619      	mov	r1, r3
 80003f0:	4805      	ldr	r0, [pc, #20]	@ (8000408 <MX_GPIO_Init+0xc8>)
 80003f2:	f000 feff 	bl	80011f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003f6:	bf00      	nop
 80003f8:	3720      	adds	r7, #32
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	40021000 	.word	0x40021000
 8000404:	40011000 	.word	0x40011000
 8000408:	40010c00 	.word	0x40010c00

0800040c <ota_download_and_flash>:

/* USER CODE BEGIN 4 */


static int ota_download_and_flash(void)
{
 800040c:	b5b0      	push	{r4, r5, r7, lr}
 800040e:	b08e      	sub	sp, #56	@ 0x38
 8000410:	af00      	add	r7, sp, #0
    //uint8_t buffer[RX_BUFFER_SIZE];
    uint32_t fw_size = 0;
 8000412:	2300      	movs	r3, #0
 8000414:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t address = APP_ADDRESS;
 8000416:	4b64      	ldr	r3, [pc, #400]	@ (80005a8 <ota_download_and_flash+0x19c>)
 8000418:	633b      	str	r3, [r7, #48]	@ 0x30
    uint8_t header[8];

    HAL_FLASH_Unlock();
 800041a:	f000 fd5b 	bl	8000ed4 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase = {
 800041e:	f107 0308 	add.w	r3, r7, #8
 8000422:	2200      	movs	r2, #0
 8000424:	601a      	str	r2, [r3, #0]
 8000426:	605a      	str	r2, [r3, #4]
 8000428:	609a      	str	r2, [r3, #8]
 800042a:	60da      	str	r2, [r3, #12]
 800042c:	4b5e      	ldr	r3, [pc, #376]	@ (80005a8 <ota_download_and_flash+0x19c>)
 800042e:	613b      	str	r3, [r7, #16]
 8000430:	2330      	movs	r3, #48	@ 0x30
 8000432:	617b      	str	r3, [r7, #20]
        .TypeErase = FLASH_TYPEERASE_PAGES,
        .PageAddress = APP_ADDRESS,
        .NbPages = 48
    };
    uint32_t erase_error;
    if (HAL_FLASHEx_Erase(&erase, &erase_error) != HAL_OK) {
 8000434:	1d3a      	adds	r2, r7, #4
 8000436:	f107 0308 	add.w	r3, r7, #8
 800043a:	4611      	mov	r1, r2
 800043c:	4618      	mov	r0, r3
 800043e:	f000 fe31 	bl	80010a4 <HAL_FLASHEx_Erase>
 8000442:	4603      	mov	r3, r0
 8000444:	2b00      	cmp	r3, #0
 8000446:	d009      	beq.n	800045c <ota_download_and_flash+0x50>
        printf("Flash silme hatasi! Kod: %lu\n", erase_error);
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	4619      	mov	r1, r3
 800044c:	4857      	ldr	r0, [pc, #348]	@ (80005ac <ota_download_and_flash+0x1a0>)
 800044e:	f002 fd95 	bl	8002f7c <iprintf>
        HAL_FLASH_Lock();
 8000452:	f000 fd65 	bl	8000f20 <HAL_FLASH_Lock>
        return -1;
 8000456:	f04f 33ff 	mov.w	r3, #4294967295
 800045a:	e0a0      	b.n	800059e <ota_download_and_flash+0x192>
    }
    printf("Flash silme basarili.\n");
 800045c:	4854      	ldr	r0, [pc, #336]	@ (80005b0 <ota_download_and_flash+0x1a4>)
 800045e:	f002 fdf5 	bl	800304c <puts>

    // Header alımını kontrol et
    HAL_StatusTypeDef header_status = HAL_UART_Receive(&huart1, header, 8, 5000);
 8000462:	f107 0118 	add.w	r1, r7, #24
 8000466:	f241 3388 	movw	r3, #5000	@ 0x1388
 800046a:	2208      	movs	r2, #8
 800046c:	4851      	ldr	r0, [pc, #324]	@ (80005b4 <ota_download_and_flash+0x1a8>)
 800046e:	f001 fdfa 	bl	8002066 <HAL_UART_Receive>
 8000472:	4603      	mov	r3, r0
 8000474:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (header_status != HAL_OK) {
 8000478:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800047c:	2b00      	cmp	r3, #0
 800047e:	d012      	beq.n	80004a6 <ota_download_and_flash+0x9a>
        if (header_status == HAL_TIMEOUT) {
 8000480:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000484:	2b03      	cmp	r3, #3
 8000486:	d103      	bne.n	8000490 <ota_download_and_flash+0x84>
            printf("Header alma hatasi! Zaman asimi!\n");
 8000488:	484b      	ldr	r0, [pc, #300]	@ (80005b8 <ota_download_and_flash+0x1ac>)
 800048a:	f002 fddf 	bl	800304c <puts>
 800048e:	e005      	b.n	800049c <ota_download_and_flash+0x90>
        } else {
            printf("Header alma hatasi! Durum kodu: %d\n", header_status);
 8000490:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000494:	4619      	mov	r1, r3
 8000496:	4849      	ldr	r0, [pc, #292]	@ (80005bc <ota_download_and_flash+0x1b0>)
 8000498:	f002 fd70 	bl	8002f7c <iprintf>
        }
        HAL_FLASH_Lock();
 800049c:	f000 fd40 	bl	8000f20 <HAL_FLASH_Lock>
        return -1;
 80004a0:	f04f 33ff 	mov.w	r3, #4294967295
 80004a4:	e07b      	b.n	800059e <ota_download_and_flash+0x192>
    }
    printf("OK\n");
 80004a6:	4846      	ldr	r0, [pc, #280]	@ (80005c0 <ota_download_and_flash+0x1b4>)
 80004a8:	f002 fdd0 	bl	800304c <puts>

    fw_size = *(uint32_t*)header;
 80004ac:	f107 0318 	add.w	r3, r7, #24
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	637b      	str	r3, [r7, #52]	@ 0x34

    // Veri alma döngüsünü kontrol et
    while (fw_size > 0) {
 80004b4:	bf00      	nop
 80004b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d06f      	beq.n	800059c <ota_download_and_flash+0x190>

        // YENİ ALIM DÖNGÜSÜ: Veriyi 4 baytlık küçük parçalar halinde al
        //uint32_t current_chunk_address = 0;
        //uint32_t remaining_bytes = chunk_size;
        //printf("recieve öncesi test mesajı\n");
        printf("SEND_CHUNK\n");
 80004bc:	4841      	ldr	r0, [pc, #260]	@ (80005c4 <ota_download_and_flash+0x1b8>)
 80004be:	f002 fdc5 	bl	800304c <puts>

        //veri alma döngüsü
        while (fw_size > 0)
 80004c2:	e05e      	b.n	8000582 <ota_download_and_flash+0x176>
        {
            uint32_t chunk_size = (fw_size > RX_BUFFER_SIZE) ? RX_BUFFER_SIZE : fw_size;
 80004c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80004c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80004ca:	bf28      	it	cs
 80004cc:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80004d0:	627b      	str	r3, [r7, #36]	@ 0x24

            printf("SEND_CHUNK\n"); // Python'a gönderme izni
 80004d2:	483c      	ldr	r0, [pc, #240]	@ (80005c4 <ota_download_and_flash+0x1b8>)
 80004d4:	f002 fdba 	bl	800304c <puts>

            // 1. Kesme tabanlı alımı başlat
            RxCpltFlag = 0; // Bayrağı sıfırla
 80004d8:	4b3b      	ldr	r3, [pc, #236]	@ (80005c8 <ota_download_and_flash+0x1bc>)
 80004da:	2200      	movs	r2, #0
 80004dc:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_IT(&huart1, (uint8_t*)RxBuffer, chunk_size);
 80004de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80004e0:	b29b      	uxth	r3, r3
 80004e2:	461a      	mov	r2, r3
 80004e4:	4939      	ldr	r1, [pc, #228]	@ (80005cc <ota_download_and_flash+0x1c0>)
 80004e6:	4833      	ldr	r0, [pc, #204]	@ (80005b4 <ota_download_and_flash+0x1a8>)
 80004e8:	f001 fe54 	bl	8002194 <HAL_UART_Receive_IT>

            // 2. Alım tamamlanana kadar bekle
            uint32_t start_time = HAL_GetTick();
 80004ec:	f000 fa92 	bl	8000a14 <HAL_GetTick>
 80004f0:	6238      	str	r0, [r7, #32]
            while(RxCpltFlag == 0)
 80004f2:	e013      	b.n	800051c <ota_download_and_flash+0x110>
            {
                if((HAL_GetTick() - start_time) > 5000) // 5 saniye zaman aşımı
 80004f4:	f000 fa8e 	bl	8000a14 <HAL_GetTick>
 80004f8:	4602      	mov	r2, r0
 80004fa:	6a3b      	ldr	r3, [r7, #32]
 80004fc:	1ad3      	subs	r3, r2, r3
 80004fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000502:	4293      	cmp	r3, r2
 8000504:	d90a      	bls.n	800051c <ota_download_and_flash+0x110>
                {
                    // Kesme tabanlı alımı durdur
                    HAL_UART_AbortReceive(&huart1);
 8000506:	482b      	ldr	r0, [pc, #172]	@ (80005b4 <ota_download_and_flash+0x1a8>)
 8000508:	f001 fe69 	bl	80021de <HAL_UART_AbortReceive>
                    printf("HATA: KESME ZAMAN ASIMI!\n");
 800050c:	4830      	ldr	r0, [pc, #192]	@ (80005d0 <ota_download_and_flash+0x1c4>)
 800050e:	f002 fd9d 	bl	800304c <puts>
                    HAL_FLASH_Lock();
 8000512:	f000 fd05 	bl	8000f20 <HAL_FLASH_Lock>
                    return -1;
 8000516:	f04f 33ff 	mov.w	r3, #4294967295
 800051a:	e040      	b.n	800059e <ota_download_and_flash+0x192>
            while(RxCpltFlag == 0)
 800051c:	4b2a      	ldr	r3, [pc, #168]	@ (80005c8 <ota_download_and_flash+0x1bc>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	b2db      	uxtb	r3, r3
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0e6      	beq.n	80004f4 <ota_download_and_flash+0xe8>
                }
            }

            // 3. Flash'a yaz (Buffer artık RxBuffer olacak)
            for (uint32_t i = 0; i < chunk_size; i += 4) {
 8000526:	2300      	movs	r3, #0
 8000528:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800052a:	e01f      	b.n	800056c <ota_download_and_flash+0x160>
                uint32_t word;
                memcpy(&word, (uint8_t *)(RxBuffer + i), 4); // RxBuffer'dan oku
 800052c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800052e:	4a27      	ldr	r2, [pc, #156]	@ (80005cc <ota_download_and_flash+0x1c0>)
 8000530:	4413      	add	r3, r2
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	603b      	str	r3, [r7, #0]
                if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, word) != HAL_OK) {
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	2200      	movs	r2, #0
 800053a:	461c      	mov	r4, r3
 800053c:	4615      	mov	r5, r2
 800053e:	4622      	mov	r2, r4
 8000540:	462b      	mov	r3, r5
 8000542:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000544:	2002      	movs	r0, #2
 8000546:	f000 fc55 	bl	8000df4 <HAL_FLASH_Program>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d007      	beq.n	8000560 <ota_download_and_flash+0x154>
                    printf("Flash yazma hatasi!\n");
 8000550:	4820      	ldr	r0, [pc, #128]	@ (80005d4 <ota_download_and_flash+0x1c8>)
 8000552:	f002 fd7b 	bl	800304c <puts>
                    HAL_FLASH_Lock();
 8000556:	f000 fce3 	bl	8000f20 <HAL_FLASH_Lock>
                    return -1;
 800055a:	f04f 33ff 	mov.w	r3, #4294967295
 800055e:	e01e      	b.n	800059e <ota_download_and_flash+0x192>
                }
                address += 4;
 8000560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000562:	3304      	adds	r3, #4
 8000564:	633b      	str	r3, [r7, #48]	@ 0x30
            for (uint32_t i = 0; i < chunk_size; i += 4) {
 8000566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000568:	3304      	adds	r3, #4
 800056a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800056c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800056e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000570:	429a      	cmp	r2, r3
 8000572:	d3db      	bcc.n	800052c <ota_download_and_flash+0x120>
            }

            printf("OK\n"); // Chunk onayı
 8000574:	4812      	ldr	r0, [pc, #72]	@ (80005c0 <ota_download_and_flash+0x1b4>)
 8000576:	f002 fd69 	bl	800304c <puts>
            fw_size -= chunk_size;
 800057a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800057c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800057e:	1ad3      	subs	r3, r2, r3
 8000580:	637b      	str	r3, [r7, #52]	@ 0x34
        while (fw_size > 0)
 8000582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000584:	2b00      	cmp	r3, #0
 8000586:	d19d      	bne.n	80004c4 <ota_download_and_flash+0xb8>
        }

    HAL_FLASH_Lock();
 8000588:	f000 fcca 	bl	8000f20 <HAL_FLASH_Lock>
    printf("SUCCESS\n");
 800058c:	4812      	ldr	r0, [pc, #72]	@ (80005d8 <ota_download_and_flash+0x1cc>)
 800058e:	f002 fd5d 	bl	800304c <puts>
    printf("Firmware basariyla yazildi!\n");
 8000592:	4812      	ldr	r0, [pc, #72]	@ (80005dc <ota_download_and_flash+0x1d0>)
 8000594:	f002 fd5a 	bl	800304c <puts>
    return 0;
 8000598:	2300      	movs	r3, #0
 800059a:	e000      	b.n	800059e <ota_download_and_flash+0x192>
}
    return 0;
 800059c:	2300      	movs	r3, #0
}
 800059e:	4618      	mov	r0, r3
 80005a0:	3738      	adds	r7, #56	@ 0x38
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bdb0      	pop	{r4, r5, r7, pc}
 80005a6:	bf00      	nop
 80005a8:	08004000 	.word	0x08004000
 80005ac:	08003dd0 	.word	0x08003dd0
 80005b0:	08003df0 	.word	0x08003df0
 80005b4:	20000188 	.word	0x20000188
 80005b8:	08003e08 	.word	0x08003e08
 80005bc:	08003e2c 	.word	0x08003e2c
 80005c0:	08003e50 	.word	0x08003e50
 80005c4:	08003e54 	.word	0x08003e54
 80005c8:	20000184 	.word	0x20000184
 80005cc:	20000084 	.word	0x20000084
 80005d0:	08003e60 	.word	0x08003e60
 80005d4:	08003e7c 	.word	0x08003e7c
 80005d8:	08003e90 	.word	0x08003e90
 80005dc:	08003e98 	.word	0x08003e98

080005e0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  if(huart->Instance == USART1)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a05      	ldr	r2, [pc, #20]	@ (8000604 <HAL_UART_RxCpltCallback+0x24>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d102      	bne.n	80005f8 <HAL_UART_RxCpltCallback+0x18>
  {
    RxCpltFlag = 1; // Başarıyla 256 bayt aldım, bayrağı yükselt.
 80005f2:	4b05      	ldr	r3, [pc, #20]	@ (8000608 <HAL_UART_RxCpltCallback+0x28>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	701a      	strb	r2, [r3, #0]
  }
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	40013800 	.word	0x40013800
 8000608:	20000184 	.word	0x20000184

0800060c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000610:	b672      	cpsid	i
}
 8000612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <Error_Handler+0x8>

08000618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000618:	b480      	push	{r7}
 800061a:	b085      	sub	sp, #20
 800061c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800061e:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <HAL_MspInit+0x5c>)
 8000620:	699b      	ldr	r3, [r3, #24]
 8000622:	4a14      	ldr	r2, [pc, #80]	@ (8000674 <HAL_MspInit+0x5c>)
 8000624:	f043 0301 	orr.w	r3, r3, #1
 8000628:	6193      	str	r3, [r2, #24]
 800062a:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <HAL_MspInit+0x5c>)
 800062c:	699b      	ldr	r3, [r3, #24]
 800062e:	f003 0301 	and.w	r3, r3, #1
 8000632:	60bb      	str	r3, [r7, #8]
 8000634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000636:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <HAL_MspInit+0x5c>)
 8000638:	69db      	ldr	r3, [r3, #28]
 800063a:	4a0e      	ldr	r2, [pc, #56]	@ (8000674 <HAL_MspInit+0x5c>)
 800063c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000640:	61d3      	str	r3, [r2, #28]
 8000642:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <HAL_MspInit+0x5c>)
 8000644:	69db      	ldr	r3, [r3, #28]
 8000646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <HAL_MspInit+0x60>)
 8000650:	685b      	ldr	r3, [r3, #4]
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	4a04      	ldr	r2, [pc, #16]	@ (8000678 <HAL_MspInit+0x60>)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066a:	bf00      	nop
 800066c:	3714      	adds	r7, #20
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr
 8000674:	40021000 	.word	0x40021000
 8000678:	40010000 	.word	0x40010000

0800067c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b088      	sub	sp, #32
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000684:	f107 0310 	add.w	r3, r7, #16
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	605a      	str	r2, [r3, #4]
 800068e:	609a      	str	r2, [r3, #8]
 8000690:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a20      	ldr	r2, [pc, #128]	@ (8000718 <HAL_UART_MspInit+0x9c>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d139      	bne.n	8000710 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800069c:	4b1f      	ldr	r3, [pc, #124]	@ (800071c <HAL_UART_MspInit+0xa0>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	4a1e      	ldr	r2, [pc, #120]	@ (800071c <HAL_UART_MspInit+0xa0>)
 80006a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006a6:	6193      	str	r3, [r2, #24]
 80006a8:	4b1c      	ldr	r3, [pc, #112]	@ (800071c <HAL_UART_MspInit+0xa0>)
 80006aa:	699b      	ldr	r3, [r3, #24]
 80006ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006b0:	60fb      	str	r3, [r7, #12]
 80006b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b4:	4b19      	ldr	r3, [pc, #100]	@ (800071c <HAL_UART_MspInit+0xa0>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	4a18      	ldr	r2, [pc, #96]	@ (800071c <HAL_UART_MspInit+0xa0>)
 80006ba:	f043 0304 	orr.w	r3, r3, #4
 80006be:	6193      	str	r3, [r2, #24]
 80006c0:	4b16      	ldr	r3, [pc, #88]	@ (800071c <HAL_UART_MspInit+0xa0>)
 80006c2:	699b      	ldr	r3, [r3, #24]
 80006c4:	f003 0304 	and.w	r3, r3, #4
 80006c8:	60bb      	str	r3, [r7, #8]
 80006ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006d2:	2302      	movs	r3, #2
 80006d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006d6:	2303      	movs	r3, #3
 80006d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006da:	f107 0310 	add.w	r3, r7, #16
 80006de:	4619      	mov	r1, r3
 80006e0:	480f      	ldr	r0, [pc, #60]	@ (8000720 <HAL_UART_MspInit+0xa4>)
 80006e2:	f000 fd87 	bl	80011f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f0:	2300      	movs	r3, #0
 80006f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f4:	f107 0310 	add.w	r3, r7, #16
 80006f8:	4619      	mov	r1, r3
 80006fa:	4809      	ldr	r0, [pc, #36]	@ (8000720 <HAL_UART_MspInit+0xa4>)
 80006fc:	f000 fd7a 	bl	80011f4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000700:	2200      	movs	r2, #0
 8000702:	2100      	movs	r1, #0
 8000704:	2025      	movs	r0, #37	@ 0x25
 8000706:	f000 fa7c 	bl	8000c02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800070a:	2025      	movs	r0, #37	@ 0x25
 800070c:	f000 fa95 	bl	8000c3a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000710:	bf00      	nop
 8000712:	3720      	adds	r7, #32
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40013800 	.word	0x40013800
 800071c:	40021000 	.word	0x40021000
 8000720:	40010800 	.word	0x40010800

08000724 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000728:	bf00      	nop
 800072a:	e7fd      	b.n	8000728 <NMI_Handler+0x4>

0800072c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000730:	bf00      	nop
 8000732:	e7fd      	b.n	8000730 <HardFault_Handler+0x4>

08000734 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000738:	bf00      	nop
 800073a:	e7fd      	b.n	8000738 <MemManage_Handler+0x4>

0800073c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000740:	bf00      	nop
 8000742:	e7fd      	b.n	8000740 <BusFault_Handler+0x4>

08000744 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000748:	bf00      	nop
 800074a:	e7fd      	b.n	8000748 <UsageFault_Handler+0x4>

0800074c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr

08000758 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr

08000764 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	bc80      	pop	{r7}
 800076e:	4770      	bx	lr

08000770 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000774:	f000 f93c 	bl	80009f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}

0800077c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000780:	4802      	ldr	r0, [pc, #8]	@ (800078c <USART1_IRQHandler+0x10>)
 8000782:	f001 fdcf 	bl	8002324 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000786:	bf00      	nop
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	20000188 	.word	0x20000188

08000790 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800079c:	2300      	movs	r3, #0
 800079e:	617b      	str	r3, [r7, #20]
 80007a0:	e00a      	b.n	80007b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80007a2:	f3af 8000 	nop.w
 80007a6:	4601      	mov	r1, r0
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	1c5a      	adds	r2, r3, #1
 80007ac:	60ba      	str	r2, [r7, #8]
 80007ae:	b2ca      	uxtb	r2, r1
 80007b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	3301      	adds	r3, #1
 80007b6:	617b      	str	r3, [r7, #20]
 80007b8:	697a      	ldr	r2, [r7, #20]
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	429a      	cmp	r2, r3
 80007be:	dbf0      	blt.n	80007a2 <_read+0x12>
  }

  return len;
 80007c0:	687b      	ldr	r3, [r7, #4]
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3718      	adds	r7, #24
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}

080007ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	b086      	sub	sp, #24
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	60f8      	str	r0, [r7, #12]
 80007d2:	60b9      	str	r1, [r7, #8]
 80007d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]
 80007da:	e009      	b.n	80007f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	1c5a      	adds	r2, r3, #1
 80007e0:	60ba      	str	r2, [r7, #8]
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff fcb1 	bl	800014c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	3301      	adds	r3, #1
 80007ee:	617b      	str	r3, [r7, #20]
 80007f0:	697a      	ldr	r2, [r7, #20]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	dbf1      	blt.n	80007dc <_write+0x12>
  }
  return len;
 80007f8:	687b      	ldr	r3, [r7, #4]
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3718      	adds	r7, #24
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}

08000802 <_close>:

int _close(int file)
{
 8000802:	b480      	push	{r7}
 8000804:	b083      	sub	sp, #12
 8000806:	af00      	add	r7, sp, #0
 8000808:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800080e:	4618      	mov	r0, r3
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr

08000818 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000828:	605a      	str	r2, [r3, #4]
  return 0;
 800082a:	2300      	movs	r3, #0
}
 800082c:	4618      	mov	r0, r3
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	bc80      	pop	{r7}
 8000834:	4770      	bx	lr

08000836 <_isatty>:

int _isatty(int file)
{
 8000836:	b480      	push	{r7}
 8000838:	b083      	sub	sp, #12
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800083e:	2301      	movs	r3, #1
}
 8000840:	4618      	mov	r0, r3
 8000842:	370c      	adds	r7, #12
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr

0800084a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800084a:	b480      	push	{r7}
 800084c:	b085      	sub	sp, #20
 800084e:	af00      	add	r7, sp, #0
 8000850:	60f8      	str	r0, [r7, #12]
 8000852:	60b9      	str	r1, [r7, #8]
 8000854:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000856:	2300      	movs	r3, #0
}
 8000858:	4618      	mov	r0, r3
 800085a:	3714      	adds	r7, #20
 800085c:	46bd      	mov	sp, r7
 800085e:	bc80      	pop	{r7}
 8000860:	4770      	bx	lr
	...

08000864 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800086c:	4a14      	ldr	r2, [pc, #80]	@ (80008c0 <_sbrk+0x5c>)
 800086e:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <_sbrk+0x60>)
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000878:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <_sbrk+0x64>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d102      	bne.n	8000886 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000880:	4b11      	ldr	r3, [pc, #68]	@ (80008c8 <_sbrk+0x64>)
 8000882:	4a12      	ldr	r2, [pc, #72]	@ (80008cc <_sbrk+0x68>)
 8000884:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000886:	4b10      	ldr	r3, [pc, #64]	@ (80008c8 <_sbrk+0x64>)
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	4413      	add	r3, r2
 800088e:	693a      	ldr	r2, [r7, #16]
 8000890:	429a      	cmp	r2, r3
 8000892:	d207      	bcs.n	80008a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000894:	f002 fd08 	bl	80032a8 <__errno>
 8000898:	4603      	mov	r3, r0
 800089a:	220c      	movs	r2, #12
 800089c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800089e:	f04f 33ff 	mov.w	r3, #4294967295
 80008a2:	e009      	b.n	80008b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008a4:	4b08      	ldr	r3, [pc, #32]	@ (80008c8 <_sbrk+0x64>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008aa:	4b07      	ldr	r3, [pc, #28]	@ (80008c8 <_sbrk+0x64>)
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4413      	add	r3, r2
 80008b2:	4a05      	ldr	r2, [pc, #20]	@ (80008c8 <_sbrk+0x64>)
 80008b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008b6:	68fb      	ldr	r3, [r7, #12]
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3718      	adds	r7, #24
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20005000 	.word	0x20005000
 80008c4:	00000400 	.word	0x00000400
 80008c8:	200001d0 	.word	0x200001d0
 80008cc:	20000348 	.word	0x20000348

080008d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr

080008dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008dc:	f7ff fff8 	bl	80008d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e0:	480b      	ldr	r0, [pc, #44]	@ (8000910 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008e2:	490c      	ldr	r1, [pc, #48]	@ (8000914 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008e4:	4a0c      	ldr	r2, [pc, #48]	@ (8000918 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e8:	e002      	b.n	80008f0 <LoopCopyDataInit>

080008ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ee:	3304      	adds	r3, #4

080008f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f4:	d3f9      	bcc.n	80008ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f6:	4a09      	ldr	r2, [pc, #36]	@ (800091c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008f8:	4c09      	ldr	r4, [pc, #36]	@ (8000920 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008fc:	e001      	b.n	8000902 <LoopFillZerobss>

080008fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000900:	3204      	adds	r2, #4

08000902 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000902:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000904:	d3fb      	bcc.n	80008fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000906:	f002 fcd5 	bl	80032b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800090a:	f7ff fc63 	bl	80001d4 <main>
  bx lr
 800090e:	4770      	bx	lr
  ldr r0, =_sdata
 8000910:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000914:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000918:	08003f1c 	.word	0x08003f1c
  ldr r2, =_sbss
 800091c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000920:	20000344 	.word	0x20000344

08000924 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000924:	e7fe      	b.n	8000924 <ADC1_2_IRQHandler>
	...

08000928 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800092c:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <HAL_Init+0x28>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a07      	ldr	r2, [pc, #28]	@ (8000950 <HAL_Init+0x28>)
 8000932:	f043 0310 	orr.w	r3, r3, #16
 8000936:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000938:	2003      	movs	r0, #3
 800093a:	f000 f957 	bl	8000bec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800093e:	200f      	movs	r0, #15
 8000940:	f000 f826 	bl	8000990 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000944:	f7ff fe68 	bl	8000618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000948:	2300      	movs	r3, #0
}
 800094a:	4618      	mov	r0, r3
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	40022000 	.word	0x40022000

08000954 <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000958:	4b09      	ldr	r3, [pc, #36]	@ (8000980 <HAL_DeInit+0x2c>)
 800095a:	f04f 32ff 	mov.w	r2, #4294967295
 800095e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000960:	4b07      	ldr	r3, [pc, #28]	@ (8000980 <HAL_DeInit+0x2c>)
 8000962:	2200      	movs	r2, #0
 8000964:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 8000966:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <HAL_DeInit+0x2c>)
 8000968:	f04f 32ff 	mov.w	r2, #4294967295
 800096c:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 800096e:	4b04      	ldr	r3, [pc, #16]	@ (8000980 <HAL_DeInit+0x2c>)
 8000970:	2200      	movs	r2, #0
 8000972:	60da      	str	r2, [r3, #12]
  __HAL_RCC_AHB_FORCE_RESET();
  __HAL_RCC_AHB_RELEASE_RESET();
#endif

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000974:	f000 f806 	bl	8000984 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000978:	2300      	movs	r3, #0
}
 800097a:	4618      	mov	r0, r3
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40021000 	.word	0x40021000

08000984 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8000988:	bf00      	nop
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr

08000990 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000998:	4b12      	ldr	r3, [pc, #72]	@ (80009e4 <HAL_InitTick+0x54>)
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <HAL_InitTick+0x58>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	4619      	mov	r1, r3
 80009a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ae:	4618      	mov	r0, r3
 80009b0:	f000 f955 	bl	8000c5e <HAL_SYSTICK_Config>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
 80009bc:	e00e      	b.n	80009dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2b0f      	cmp	r3, #15
 80009c2:	d80a      	bhi.n	80009da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c4:	2200      	movs	r2, #0
 80009c6:	6879      	ldr	r1, [r7, #4]
 80009c8:	f04f 30ff 	mov.w	r0, #4294967295
 80009cc:	f000 f919 	bl	8000c02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d0:	4a06      	ldr	r2, [pc, #24]	@ (80009ec <HAL_InitTick+0x5c>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009d6:	2300      	movs	r3, #0
 80009d8:	e000      	b.n	80009dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000000 	.word	0x20000000
 80009e8:	20000008 	.word	0x20000008
 80009ec:	20000004 	.word	0x20000004

080009f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f4:	4b05      	ldr	r3, [pc, #20]	@ (8000a0c <HAL_IncTick+0x1c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	461a      	mov	r2, r3
 80009fa:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <HAL_IncTick+0x20>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4413      	add	r3, r2
 8000a00:	4a03      	ldr	r2, [pc, #12]	@ (8000a10 <HAL_IncTick+0x20>)
 8000a02:	6013      	str	r3, [r2, #0]
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr
 8000a0c:	20000008 	.word	0x20000008
 8000a10:	200001d4 	.word	0x200001d4

08000a14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  return uwTick;
 8000a18:	4b02      	ldr	r3, [pc, #8]	@ (8000a24 <HAL_GetTick+0x10>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bc80      	pop	{r7}
 8000a22:	4770      	bx	lr
 8000a24:	200001d4 	.word	0x200001d4

08000a28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	f003 0307 	and.w	r3, r3, #7
 8000a36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a38:	4b0c      	ldr	r3, [pc, #48]	@ (8000a6c <__NVIC_SetPriorityGrouping+0x44>)
 8000a3a:	68db      	ldr	r3, [r3, #12]
 8000a3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a3e:	68ba      	ldr	r2, [r7, #8]
 8000a40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a44:	4013      	ands	r3, r2
 8000a46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a5a:	4a04      	ldr	r2, [pc, #16]	@ (8000a6c <__NVIC_SetPriorityGrouping+0x44>)
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	60d3      	str	r3, [r2, #12]
}
 8000a60:	bf00      	nop
 8000a62:	3714      	adds	r7, #20
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bc80      	pop	{r7}
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	e000ed00 	.word	0xe000ed00

08000a70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a74:	4b04      	ldr	r3, [pc, #16]	@ (8000a88 <__NVIC_GetPriorityGrouping+0x18>)
 8000a76:	68db      	ldr	r3, [r3, #12]
 8000a78:	0a1b      	lsrs	r3, r3, #8
 8000a7a:	f003 0307 	and.w	r3, r3, #7
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	e000ed00 	.word	0xe000ed00

08000a8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	db0b      	blt.n	8000ab6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	f003 021f 	and.w	r2, r3, #31
 8000aa4:	4906      	ldr	r1, [pc, #24]	@ (8000ac0 <__NVIC_EnableIRQ+0x34>)
 8000aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aaa:	095b      	lsrs	r3, r3, #5
 8000aac:	2001      	movs	r0, #1
 8000aae:	fa00 f202 	lsl.w	r2, r0, r2
 8000ab2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ab6:	bf00      	nop
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bc80      	pop	{r7}
 8000abe:	4770      	bx	lr
 8000ac0:	e000e100 	.word	0xe000e100

08000ac4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	6039      	str	r1, [r7, #0]
 8000ace:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	db0a      	blt.n	8000aee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	b2da      	uxtb	r2, r3
 8000adc:	490c      	ldr	r1, [pc, #48]	@ (8000b10 <__NVIC_SetPriority+0x4c>)
 8000ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae2:	0112      	lsls	r2, r2, #4
 8000ae4:	b2d2      	uxtb	r2, r2
 8000ae6:	440b      	add	r3, r1
 8000ae8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000aec:	e00a      	b.n	8000b04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	b2da      	uxtb	r2, r3
 8000af2:	4908      	ldr	r1, [pc, #32]	@ (8000b14 <__NVIC_SetPriority+0x50>)
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	f003 030f 	and.w	r3, r3, #15
 8000afa:	3b04      	subs	r3, #4
 8000afc:	0112      	lsls	r2, r2, #4
 8000afe:	b2d2      	uxtb	r2, r2
 8000b00:	440b      	add	r3, r1
 8000b02:	761a      	strb	r2, [r3, #24]
}
 8000b04:	bf00      	nop
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bc80      	pop	{r7}
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	e000e100 	.word	0xe000e100
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b089      	sub	sp, #36	@ 0x24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	60b9      	str	r1, [r7, #8]
 8000b22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	f003 0307 	and.w	r3, r3, #7
 8000b2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b2c:	69fb      	ldr	r3, [r7, #28]
 8000b2e:	f1c3 0307 	rsb	r3, r3, #7
 8000b32:	2b04      	cmp	r3, #4
 8000b34:	bf28      	it	cs
 8000b36:	2304      	movcs	r3, #4
 8000b38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b3a:	69fb      	ldr	r3, [r7, #28]
 8000b3c:	3304      	adds	r3, #4
 8000b3e:	2b06      	cmp	r3, #6
 8000b40:	d902      	bls.n	8000b48 <NVIC_EncodePriority+0x30>
 8000b42:	69fb      	ldr	r3, [r7, #28]
 8000b44:	3b03      	subs	r3, #3
 8000b46:	e000      	b.n	8000b4a <NVIC_EncodePriority+0x32>
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b50:	69bb      	ldr	r3, [r7, #24]
 8000b52:	fa02 f303 	lsl.w	r3, r2, r3
 8000b56:	43da      	mvns	r2, r3
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	401a      	ands	r2, r3
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b60:	f04f 31ff 	mov.w	r1, #4294967295
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	fa01 f303 	lsl.w	r3, r1, r3
 8000b6a:	43d9      	mvns	r1, r3
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b70:	4313      	orrs	r3, r2
         );
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3724      	adds	r7, #36	@ 0x24
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bc80      	pop	{r7}
 8000b7a:	4770      	bx	lr

08000b7c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b80:	f3bf 8f4f 	dsb	sy
}
 8000b84:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000b86:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <__NVIC_SystemReset+0x24>)
 8000b88:	68db      	ldr	r3, [r3, #12]
 8000b8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000b8e:	4904      	ldr	r1, [pc, #16]	@ (8000ba0 <__NVIC_SystemReset+0x24>)
 8000b90:	4b04      	ldr	r3, [pc, #16]	@ (8000ba4 <__NVIC_SystemReset+0x28>)
 8000b92:	4313      	orrs	r3, r2
 8000b94:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b96:	f3bf 8f4f 	dsb	sy
}
 8000b9a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000b9c:	bf00      	nop
 8000b9e:	e7fd      	b.n	8000b9c <__NVIC_SystemReset+0x20>
 8000ba0:	e000ed00 	.word	0xe000ed00
 8000ba4:	05fa0004 	.word	0x05fa0004

08000ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	3b01      	subs	r3, #1
 8000bb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bb8:	d301      	bcc.n	8000bbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e00f      	b.n	8000bde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000be8 <SysTick_Config+0x40>)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	3b01      	subs	r3, #1
 8000bc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bc6:	210f      	movs	r1, #15
 8000bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bcc:	f7ff ff7a 	bl	8000ac4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bd0:	4b05      	ldr	r3, [pc, #20]	@ (8000be8 <SysTick_Config+0x40>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bd6:	4b04      	ldr	r3, [pc, #16]	@ (8000be8 <SysTick_Config+0x40>)
 8000bd8:	2207      	movs	r2, #7
 8000bda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bdc:	2300      	movs	r3, #0
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	e000e010 	.word	0xe000e010

08000bec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f7ff ff17 	bl	8000a28 <__NVIC_SetPriorityGrouping>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b086      	sub	sp, #24
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	4603      	mov	r3, r0
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
 8000c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c10:	2300      	movs	r3, #0
 8000c12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c14:	f7ff ff2c 	bl	8000a70 <__NVIC_GetPriorityGrouping>
 8000c18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c1a:	687a      	ldr	r2, [r7, #4]
 8000c1c:	68b9      	ldr	r1, [r7, #8]
 8000c1e:	6978      	ldr	r0, [r7, #20]
 8000c20:	f7ff ff7a 	bl	8000b18 <NVIC_EncodePriority>
 8000c24:	4602      	mov	r2, r0
 8000c26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c2a:	4611      	mov	r1, r2
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff ff49 	bl	8000ac4 <__NVIC_SetPriority>
}
 8000c32:	bf00      	nop
 8000c34:	3718      	adds	r7, #24
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b082      	sub	sp, #8
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	4603      	mov	r3, r0
 8000c42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff ff1f 	bl	8000a8c <__NVIC_EnableIRQ>
}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8000c5a:	f7ff ff8f 	bl	8000b7c <__NVIC_SystemReset>

08000c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b082      	sub	sp, #8
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f7ff ff9e 	bl	8000ba8 <SysTick_Config>
 8000c6c:	4603      	mov	r3, r0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c76:	b480      	push	{r7}
 8000c78:	b085      	sub	sp, #20
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d008      	beq.n	8000ca0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	2204      	movs	r2, #4
 8000c92:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	2200      	movs	r2, #0
 8000c98:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	e020      	b.n	8000ce2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f022 020e 	bic.w	r2, r2, #14
 8000cae:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f022 0201 	bic.w	r2, r2, #1
 8000cbe:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fa01 f202 	lsl.w	r2, r1, r2
 8000cce:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bc80      	pop	{r7}
 8000cea:	4770      	bx	lr

08000cec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b02      	cmp	r3, #2
 8000d02:	d005      	beq.n	8000d10 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2204      	movs	r2, #4
 8000d08:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	73fb      	strb	r3, [r7, #15]
 8000d0e:	e051      	b.n	8000db4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f022 020e 	bic.w	r2, r2, #14
 8000d1e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f022 0201 	bic.w	r2, r2, #1
 8000d2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a22      	ldr	r2, [pc, #136]	@ (8000dc0 <HAL_DMA_Abort_IT+0xd4>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d029      	beq.n	8000d8e <HAL_DMA_Abort_IT+0xa2>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a21      	ldr	r2, [pc, #132]	@ (8000dc4 <HAL_DMA_Abort_IT+0xd8>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d022      	beq.n	8000d8a <HAL_DMA_Abort_IT+0x9e>
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a1f      	ldr	r2, [pc, #124]	@ (8000dc8 <HAL_DMA_Abort_IT+0xdc>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d01a      	beq.n	8000d84 <HAL_DMA_Abort_IT+0x98>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a1e      	ldr	r2, [pc, #120]	@ (8000dcc <HAL_DMA_Abort_IT+0xe0>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d012      	beq.n	8000d7e <HAL_DMA_Abort_IT+0x92>
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a1c      	ldr	r2, [pc, #112]	@ (8000dd0 <HAL_DMA_Abort_IT+0xe4>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d00a      	beq.n	8000d78 <HAL_DMA_Abort_IT+0x8c>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a1b      	ldr	r2, [pc, #108]	@ (8000dd4 <HAL_DMA_Abort_IT+0xe8>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d102      	bne.n	8000d72 <HAL_DMA_Abort_IT+0x86>
 8000d6c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000d70:	e00e      	b.n	8000d90 <HAL_DMA_Abort_IT+0xa4>
 8000d72:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000d76:	e00b      	b.n	8000d90 <HAL_DMA_Abort_IT+0xa4>
 8000d78:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d7c:	e008      	b.n	8000d90 <HAL_DMA_Abort_IT+0xa4>
 8000d7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d82:	e005      	b.n	8000d90 <HAL_DMA_Abort_IT+0xa4>
 8000d84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d88:	e002      	b.n	8000d90 <HAL_DMA_Abort_IT+0xa4>
 8000d8a:	2310      	movs	r3, #16
 8000d8c:	e000      	b.n	8000d90 <HAL_DMA_Abort_IT+0xa4>
 8000d8e:	2301      	movs	r3, #1
 8000d90:	4a11      	ldr	r2, [pc, #68]	@ (8000dd8 <HAL_DMA_Abort_IT+0xec>)
 8000d92:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2201      	movs	r2, #1
 8000d98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2200      	movs	r2, #0
 8000da0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d003      	beq.n	8000db4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	4798      	blx	r3
    } 
  }
  return status;
 8000db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3710      	adds	r7, #16
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40020008 	.word	0x40020008
 8000dc4:	4002001c 	.word	0x4002001c
 8000dc8:	40020030 	.word	0x40020030
 8000dcc:	40020044 	.word	0x40020044
 8000dd0:	40020058 	.word	0x40020058
 8000dd4:	4002006c 	.word	0x4002006c
 8000dd8:	40020000 	.word	0x40020000

08000ddc <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bc80      	pop	{r7}
 8000df0:	4770      	bx	lr
	...

08000df4 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000df6:	b087      	sub	sp, #28
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8000e06:	2300      	movs	r3, #0
 8000e08:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000e0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000ecc <HAL_FLASH_Program+0xd8>)
 8000e10:	7e1b      	ldrb	r3, [r3, #24]
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d101      	bne.n	8000e1a <HAL_FLASH_Program+0x26>
 8000e16:	2302      	movs	r3, #2
 8000e18:	e054      	b.n	8000ec4 <HAL_FLASH_Program+0xd0>
 8000e1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000ecc <HAL_FLASH_Program+0xd8>)
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000e20:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000e24:	f000 f8a8 	bl	8000f78 <FLASH_WaitForLastOperation>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8000e2c:	7dfb      	ldrb	r3, [r7, #23]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d144      	bne.n	8000ebc <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d102      	bne.n	8000e3e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	757b      	strb	r3, [r7, #21]
 8000e3c:	e007      	b.n	8000e4e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d102      	bne.n	8000e4a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8000e44:	2302      	movs	r3, #2
 8000e46:	757b      	strb	r3, [r7, #21]
 8000e48:	e001      	b.n	8000e4e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8000e4a:	2304      	movs	r3, #4
 8000e4c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8000e4e:	2300      	movs	r3, #0
 8000e50:	75bb      	strb	r3, [r7, #22]
 8000e52:	e02d      	b.n	8000eb0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000e54:	7dbb      	ldrb	r3, [r7, #22]
 8000e56:	005a      	lsls	r2, r3, #1
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	eb02 0c03 	add.w	ip, r2, r3
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	0119      	lsls	r1, r3, #4
 8000e62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000e66:	f1c1 0620 	rsb	r6, r1, #32
 8000e6a:	f1a1 0020 	sub.w	r0, r1, #32
 8000e6e:	fa22 f401 	lsr.w	r4, r2, r1
 8000e72:	fa03 f606 	lsl.w	r6, r3, r6
 8000e76:	4334      	orrs	r4, r6
 8000e78:	fa23 f000 	lsr.w	r0, r3, r0
 8000e7c:	4304      	orrs	r4, r0
 8000e7e:	fa23 f501 	lsr.w	r5, r3, r1
 8000e82:	b2a3      	uxth	r3, r4
 8000e84:	4619      	mov	r1, r3
 8000e86:	4660      	mov	r0, ip
 8000e88:	f000 f85a 	bl	8000f40 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000e8c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000e90:	f000 f872 	bl	8000f78 <FLASH_WaitForLastOperation>
 8000e94:	4603      	mov	r3, r0
 8000e96:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000e98:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed0 <HAL_FLASH_Program+0xdc>)
 8000e9a:	691b      	ldr	r3, [r3, #16]
 8000e9c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ed0 <HAL_FLASH_Program+0xdc>)
 8000e9e:	f023 0301 	bic.w	r3, r3, #1
 8000ea2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8000ea4:	7dfb      	ldrb	r3, [r7, #23]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d107      	bne.n	8000eba <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8000eaa:	7dbb      	ldrb	r3, [r7, #22]
 8000eac:	3301      	adds	r3, #1
 8000eae:	75bb      	strb	r3, [r7, #22]
 8000eb0:	7dba      	ldrb	r2, [r7, #22]
 8000eb2:	7d7b      	ldrb	r3, [r7, #21]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d3cd      	bcc.n	8000e54 <HAL_FLASH_Program+0x60>
 8000eb8:	e000      	b.n	8000ebc <HAL_FLASH_Program+0xc8>
      {
        break;
 8000eba:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000ebc:	4b03      	ldr	r3, [pc, #12]	@ (8000ecc <HAL_FLASH_Program+0xd8>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	761a      	strb	r2, [r3, #24]

  return status;
 8000ec2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	371c      	adds	r7, #28
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ecc:	200001d8 	.word	0x200001d8
 8000ed0:	40022000 	.word	0x40022000

08000ed4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000eda:	2300      	movs	r3, #0
 8000edc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000ede:	4b0d      	ldr	r3, [pc, #52]	@ (8000f14 <HAL_FLASH_Unlock+0x40>)
 8000ee0:	691b      	ldr	r3, [r3, #16]
 8000ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d00d      	beq.n	8000f06 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000eea:	4b0a      	ldr	r3, [pc, #40]	@ (8000f14 <HAL_FLASH_Unlock+0x40>)
 8000eec:	4a0a      	ldr	r2, [pc, #40]	@ (8000f18 <HAL_FLASH_Unlock+0x44>)
 8000eee:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000ef0:	4b08      	ldr	r3, [pc, #32]	@ (8000f14 <HAL_FLASH_Unlock+0x40>)
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <HAL_FLASH_Unlock+0x48>)
 8000ef4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000ef6:	4b07      	ldr	r3, [pc, #28]	@ (8000f14 <HAL_FLASH_Unlock+0x40>)
 8000ef8:	691b      	ldr	r3, [r3, #16]
 8000efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8000f06:	79fb      	ldrb	r3, [r7, #7]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bc80      	pop	{r7}
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	40022000 	.word	0x40022000
 8000f18:	45670123 	.word	0x45670123
 8000f1c:	cdef89ab 	.word	0xcdef89ab

08000f20 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000f24:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <HAL_FLASH_Lock+0x1c>)
 8000f26:	691b      	ldr	r3, [r3, #16]
 8000f28:	4a04      	ldr	r2, [pc, #16]	@ (8000f3c <HAL_FLASH_Lock+0x1c>)
 8000f2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f2e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bc80      	pop	{r7}
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	40022000 	.word	0x40022000

08000f40 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	460b      	mov	r3, r1
 8000f4a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000f4c:	4b08      	ldr	r3, [pc, #32]	@ (8000f70 <FLASH_Program_HalfWord+0x30>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000f52:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <FLASH_Program_HalfWord+0x34>)
 8000f54:	691b      	ldr	r3, [r3, #16]
 8000f56:	4a07      	ldr	r2, [pc, #28]	@ (8000f74 <FLASH_Program_HalfWord+0x34>)
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	887a      	ldrh	r2, [r7, #2]
 8000f62:	801a      	strh	r2, [r3, #0]
}
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bc80      	pop	{r7}
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	200001d8 	.word	0x200001d8
 8000f74:	40022000 	.word	0x40022000

08000f78 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8000f80:	f7ff fd48 	bl	8000a14 <HAL_GetTick>
 8000f84:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000f86:	e010      	b.n	8000faa <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f8e:	d00c      	beq.n	8000faa <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d007      	beq.n	8000fa6 <FLASH_WaitForLastOperation+0x2e>
 8000f96:	f7ff fd3d 	bl	8000a14 <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d201      	bcs.n	8000faa <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e025      	b.n	8000ff6 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000faa:	4b15      	ldr	r3, [pc, #84]	@ (8001000 <FLASH_WaitForLastOperation+0x88>)
 8000fac:	68db      	ldr	r3, [r3, #12]
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1e8      	bne.n	8000f88 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000fb6:	4b12      	ldr	r3, [pc, #72]	@ (8001000 <FLASH_WaitForLastOperation+0x88>)
 8000fb8:	68db      	ldr	r3, [r3, #12]
 8000fba:	f003 0320 	and.w	r3, r3, #32
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d002      	beq.n	8000fc8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001000 <FLASH_WaitForLastOperation+0x88>)
 8000fc4:	2220      	movs	r2, #32
 8000fc6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8001000 <FLASH_WaitForLastOperation+0x88>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	f003 0310 	and.w	r3, r3, #16
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d10b      	bne.n	8000fec <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001000 <FLASH_WaitForLastOperation+0x88>)
 8000fd6:	69db      	ldr	r3, [r3, #28]
 8000fd8:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d105      	bne.n	8000fec <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000fe0:	4b07      	ldr	r3, [pc, #28]	@ (8001000 <FLASH_WaitForLastOperation+0x88>)
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d003      	beq.n	8000ff4 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000fec:	f000 f80a 	bl	8001004 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e000      	b.n	8000ff6 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40022000 	.word	0x40022000

08001004 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800100a:	2300      	movs	r3, #0
 800100c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800100e:	4b23      	ldr	r3, [pc, #140]	@ (800109c <FLASH_SetErrorCode+0x98>)
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	f003 0310 	and.w	r3, r3, #16
 8001016:	2b00      	cmp	r3, #0
 8001018:	d009      	beq.n	800102e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800101a:	4b21      	ldr	r3, [pc, #132]	@ (80010a0 <FLASH_SetErrorCode+0x9c>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	f043 0302 	orr.w	r3, r3, #2
 8001022:	4a1f      	ldr	r2, [pc, #124]	@ (80010a0 <FLASH_SetErrorCode+0x9c>)
 8001024:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	f043 0310 	orr.w	r3, r3, #16
 800102c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800102e:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <FLASH_SetErrorCode+0x98>)
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	f003 0304 	and.w	r3, r3, #4
 8001036:	2b00      	cmp	r3, #0
 8001038:	d009      	beq.n	800104e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800103a:	4b19      	ldr	r3, [pc, #100]	@ (80010a0 <FLASH_SetErrorCode+0x9c>)
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	f043 0301 	orr.w	r3, r3, #1
 8001042:	4a17      	ldr	r2, [pc, #92]	@ (80010a0 <FLASH_SetErrorCode+0x9c>)
 8001044:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f043 0304 	orr.w	r3, r3, #4
 800104c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800104e:	4b13      	ldr	r3, [pc, #76]	@ (800109c <FLASH_SetErrorCode+0x98>)
 8001050:	69db      	ldr	r3, [r3, #28]
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	2b00      	cmp	r3, #0
 8001058:	d00b      	beq.n	8001072 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800105a:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <FLASH_SetErrorCode+0x9c>)
 800105c:	69db      	ldr	r3, [r3, #28]
 800105e:	f043 0304 	orr.w	r3, r3, #4
 8001062:	4a0f      	ldr	r2, [pc, #60]	@ (80010a0 <FLASH_SetErrorCode+0x9c>)
 8001064:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001066:	4b0d      	ldr	r3, [pc, #52]	@ (800109c <FLASH_SetErrorCode+0x98>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	4a0c      	ldr	r2, [pc, #48]	@ (800109c <FLASH_SetErrorCode+0x98>)
 800106c:	f023 0301 	bic.w	r3, r3, #1
 8001070:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f240 1201 	movw	r2, #257	@ 0x101
 8001078:	4293      	cmp	r3, r2
 800107a:	d106      	bne.n	800108a <FLASH_SetErrorCode+0x86>
 800107c:	4b07      	ldr	r3, [pc, #28]	@ (800109c <FLASH_SetErrorCode+0x98>)
 800107e:	69db      	ldr	r3, [r3, #28]
 8001080:	4a06      	ldr	r2, [pc, #24]	@ (800109c <FLASH_SetErrorCode+0x98>)
 8001082:	f023 0301 	bic.w	r3, r3, #1
 8001086:	61d3      	str	r3, [r2, #28]
}  
 8001088:	e002      	b.n	8001090 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800108a:	4a04      	ldr	r2, [pc, #16]	@ (800109c <FLASH_SetErrorCode+0x98>)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	60d3      	str	r3, [r2, #12]
}  
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	bc80      	pop	{r7}
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	40022000 	.word	0x40022000
 80010a0:	200001d8 	.word	0x200001d8

080010a4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80010b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001174 <HAL_FLASHEx_Erase+0xd0>)
 80010b8:	7e1b      	ldrb	r3, [r3, #24]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d101      	bne.n	80010c2 <HAL_FLASHEx_Erase+0x1e>
 80010be:	2302      	movs	r3, #2
 80010c0:	e053      	b.n	800116a <HAL_FLASHEx_Erase+0xc6>
 80010c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001174 <HAL_FLASHEx_Erase+0xd0>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d116      	bne.n	80010fe <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80010d0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80010d4:	f7ff ff50 	bl	8000f78 <FLASH_WaitForLastOperation>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d141      	bne.n	8001162 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80010de:	2001      	movs	r0, #1
 80010e0:	f000 f84c 	bl	800117c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80010e4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80010e8:	f7ff ff46 	bl	8000f78 <FLASH_WaitForLastOperation>
 80010ec:	4603      	mov	r3, r0
 80010ee:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80010f0:	4b21      	ldr	r3, [pc, #132]	@ (8001178 <HAL_FLASHEx_Erase+0xd4>)
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	4a20      	ldr	r2, [pc, #128]	@ (8001178 <HAL_FLASHEx_Erase+0xd4>)
 80010f6:	f023 0304 	bic.w	r3, r3, #4
 80010fa:	6113      	str	r3, [r2, #16]
 80010fc:	e031      	b.n	8001162 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80010fe:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001102:	f7ff ff39 	bl	8000f78 <FLASH_WaitForLastOperation>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d12a      	bne.n	8001162 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	f04f 32ff 	mov.w	r2, #4294967295
 8001112:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	e019      	b.n	8001150 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800111c:	68b8      	ldr	r0, [r7, #8]
 800111e:	f000 f849 	bl	80011b4 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001122:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001126:	f7ff ff27 	bl	8000f78 <FLASH_WaitForLastOperation>
 800112a:	4603      	mov	r3, r0
 800112c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800112e:	4b12      	ldr	r3, [pc, #72]	@ (8001178 <HAL_FLASHEx_Erase+0xd4>)
 8001130:	691b      	ldr	r3, [r3, #16]
 8001132:	4a11      	ldr	r2, [pc, #68]	@ (8001178 <HAL_FLASHEx_Erase+0xd4>)
 8001134:	f023 0302 	bic.w	r3, r3, #2
 8001138:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d003      	beq.n	8001148 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	601a      	str	r2, [r3, #0]
            break;
 8001146:	e00c      	b.n	8001162 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800114e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	029a      	lsls	r2, r3, #10
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	4413      	add	r3, r2
 800115c:	68ba      	ldr	r2, [r7, #8]
 800115e:	429a      	cmp	r2, r3
 8001160:	d3dc      	bcc.n	800111c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001162:	4b04      	ldr	r3, [pc, #16]	@ (8001174 <HAL_FLASHEx_Erase+0xd0>)
 8001164:	2200      	movs	r2, #0
 8001166:	761a      	strb	r2, [r3, #24]

  return status;
 8001168:	7bfb      	ldrb	r3, [r7, #15]
}
 800116a:	4618      	mov	r0, r3
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	200001d8 	.word	0x200001d8
 8001178:	40022000 	.word	0x40022000

0800117c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001184:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <FLASH_MassErase+0x30>)
 8001186:	2200      	movs	r2, #0
 8001188:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800118a:	4b09      	ldr	r3, [pc, #36]	@ (80011b0 <FLASH_MassErase+0x34>)
 800118c:	691b      	ldr	r3, [r3, #16]
 800118e:	4a08      	ldr	r2, [pc, #32]	@ (80011b0 <FLASH_MassErase+0x34>)
 8001190:	f043 0304 	orr.w	r3, r3, #4
 8001194:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001196:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <FLASH_MassErase+0x34>)
 8001198:	691b      	ldr	r3, [r3, #16]
 800119a:	4a05      	ldr	r2, [pc, #20]	@ (80011b0 <FLASH_MassErase+0x34>)
 800119c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011a0:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr
 80011ac:	200001d8 	.word	0x200001d8
 80011b0:	40022000 	.word	0x40022000

080011b4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011bc:	4b0b      	ldr	r3, [pc, #44]	@ (80011ec <FLASH_PageErase+0x38>)
 80011be:	2200      	movs	r2, #0
 80011c0:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80011c2:	4b0b      	ldr	r3, [pc, #44]	@ (80011f0 <FLASH_PageErase+0x3c>)
 80011c4:	691b      	ldr	r3, [r3, #16]
 80011c6:	4a0a      	ldr	r2, [pc, #40]	@ (80011f0 <FLASH_PageErase+0x3c>)
 80011c8:	f043 0302 	orr.w	r3, r3, #2
 80011cc:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80011ce:	4a08      	ldr	r2, [pc, #32]	@ (80011f0 <FLASH_PageErase+0x3c>)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80011d4:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <FLASH_PageErase+0x3c>)
 80011d6:	691b      	ldr	r3, [r3, #16]
 80011d8:	4a05      	ldr	r2, [pc, #20]	@ (80011f0 <FLASH_PageErase+0x3c>)
 80011da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011de:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	200001d8 	.word	0x200001d8
 80011f0:	40022000 	.word	0x40022000

080011f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b08b      	sub	sp, #44	@ 0x2c
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011fe:	2300      	movs	r3, #0
 8001200:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001206:	e169      	b.n	80014dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001208:	2201      	movs	r2, #1
 800120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	69fa      	ldr	r2, [r7, #28]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	429a      	cmp	r2, r3
 8001222:	f040 8158 	bne.w	80014d6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	4a9a      	ldr	r2, [pc, #616]	@ (8001494 <HAL_GPIO_Init+0x2a0>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d05e      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
 8001230:	4a98      	ldr	r2, [pc, #608]	@ (8001494 <HAL_GPIO_Init+0x2a0>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d875      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 8001236:	4a98      	ldr	r2, [pc, #608]	@ (8001498 <HAL_GPIO_Init+0x2a4>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d058      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
 800123c:	4a96      	ldr	r2, [pc, #600]	@ (8001498 <HAL_GPIO_Init+0x2a4>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d86f      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 8001242:	4a96      	ldr	r2, [pc, #600]	@ (800149c <HAL_GPIO_Init+0x2a8>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d052      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
 8001248:	4a94      	ldr	r2, [pc, #592]	@ (800149c <HAL_GPIO_Init+0x2a8>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d869      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 800124e:	4a94      	ldr	r2, [pc, #592]	@ (80014a0 <HAL_GPIO_Init+0x2ac>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d04c      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
 8001254:	4a92      	ldr	r2, [pc, #584]	@ (80014a0 <HAL_GPIO_Init+0x2ac>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d863      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 800125a:	4a92      	ldr	r2, [pc, #584]	@ (80014a4 <HAL_GPIO_Init+0x2b0>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d046      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
 8001260:	4a90      	ldr	r2, [pc, #576]	@ (80014a4 <HAL_GPIO_Init+0x2b0>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d85d      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 8001266:	2b12      	cmp	r3, #18
 8001268:	d82a      	bhi.n	80012c0 <HAL_GPIO_Init+0xcc>
 800126a:	2b12      	cmp	r3, #18
 800126c:	d859      	bhi.n	8001322 <HAL_GPIO_Init+0x12e>
 800126e:	a201      	add	r2, pc, #4	@ (adr r2, 8001274 <HAL_GPIO_Init+0x80>)
 8001270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001274:	080012ef 	.word	0x080012ef
 8001278:	080012c9 	.word	0x080012c9
 800127c:	080012db 	.word	0x080012db
 8001280:	0800131d 	.word	0x0800131d
 8001284:	08001323 	.word	0x08001323
 8001288:	08001323 	.word	0x08001323
 800128c:	08001323 	.word	0x08001323
 8001290:	08001323 	.word	0x08001323
 8001294:	08001323 	.word	0x08001323
 8001298:	08001323 	.word	0x08001323
 800129c:	08001323 	.word	0x08001323
 80012a0:	08001323 	.word	0x08001323
 80012a4:	08001323 	.word	0x08001323
 80012a8:	08001323 	.word	0x08001323
 80012ac:	08001323 	.word	0x08001323
 80012b0:	08001323 	.word	0x08001323
 80012b4:	08001323 	.word	0x08001323
 80012b8:	080012d1 	.word	0x080012d1
 80012bc:	080012e5 	.word	0x080012e5
 80012c0:	4a79      	ldr	r2, [pc, #484]	@ (80014a8 <HAL_GPIO_Init+0x2b4>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d013      	beq.n	80012ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012c6:	e02c      	b.n	8001322 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	623b      	str	r3, [r7, #32]
          break;
 80012ce:	e029      	b.n	8001324 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	3304      	adds	r3, #4
 80012d6:	623b      	str	r3, [r7, #32]
          break;
 80012d8:	e024      	b.n	8001324 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	3308      	adds	r3, #8
 80012e0:	623b      	str	r3, [r7, #32]
          break;
 80012e2:	e01f      	b.n	8001324 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	330c      	adds	r3, #12
 80012ea:	623b      	str	r3, [r7, #32]
          break;
 80012ec:	e01a      	b.n	8001324 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d102      	bne.n	80012fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012f6:	2304      	movs	r3, #4
 80012f8:	623b      	str	r3, [r7, #32]
          break;
 80012fa:	e013      	b.n	8001324 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d105      	bne.n	8001310 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001304:	2308      	movs	r3, #8
 8001306:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	69fa      	ldr	r2, [r7, #28]
 800130c:	611a      	str	r2, [r3, #16]
          break;
 800130e:	e009      	b.n	8001324 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001310:	2308      	movs	r3, #8
 8001312:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	69fa      	ldr	r2, [r7, #28]
 8001318:	615a      	str	r2, [r3, #20]
          break;
 800131a:	e003      	b.n	8001324 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800131c:	2300      	movs	r3, #0
 800131e:	623b      	str	r3, [r7, #32]
          break;
 8001320:	e000      	b.n	8001324 <HAL_GPIO_Init+0x130>
          break;
 8001322:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	2bff      	cmp	r3, #255	@ 0xff
 8001328:	d801      	bhi.n	800132e <HAL_GPIO_Init+0x13a>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	e001      	b.n	8001332 <HAL_GPIO_Init+0x13e>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3304      	adds	r3, #4
 8001332:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2bff      	cmp	r3, #255	@ 0xff
 8001338:	d802      	bhi.n	8001340 <HAL_GPIO_Init+0x14c>
 800133a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	e002      	b.n	8001346 <HAL_GPIO_Init+0x152>
 8001340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001342:	3b08      	subs	r3, #8
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	210f      	movs	r1, #15
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	fa01 f303 	lsl.w	r3, r1, r3
 8001354:	43db      	mvns	r3, r3
 8001356:	401a      	ands	r2, r3
 8001358:	6a39      	ldr	r1, [r7, #32]
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	fa01 f303 	lsl.w	r3, r1, r3
 8001360:	431a      	orrs	r2, r3
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800136e:	2b00      	cmp	r3, #0
 8001370:	f000 80b1 	beq.w	80014d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001374:	4b4d      	ldr	r3, [pc, #308]	@ (80014ac <HAL_GPIO_Init+0x2b8>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a4c      	ldr	r2, [pc, #304]	@ (80014ac <HAL_GPIO_Init+0x2b8>)
 800137a:	f043 0301 	orr.w	r3, r3, #1
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b4a      	ldr	r3, [pc, #296]	@ (80014ac <HAL_GPIO_Init+0x2b8>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0301 	and.w	r3, r3, #1
 8001388:	60bb      	str	r3, [r7, #8]
 800138a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800138c:	4a48      	ldr	r2, [pc, #288]	@ (80014b0 <HAL_GPIO_Init+0x2bc>)
 800138e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001390:	089b      	lsrs	r3, r3, #2
 8001392:	3302      	adds	r3, #2
 8001394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001398:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800139a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139c:	f003 0303 	and.w	r3, r3, #3
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	220f      	movs	r2, #15
 80013a4:	fa02 f303 	lsl.w	r3, r2, r3
 80013a8:	43db      	mvns	r3, r3
 80013aa:	68fa      	ldr	r2, [r7, #12]
 80013ac:	4013      	ands	r3, r2
 80013ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a40      	ldr	r2, [pc, #256]	@ (80014b4 <HAL_GPIO_Init+0x2c0>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d013      	beq.n	80013e0 <HAL_GPIO_Init+0x1ec>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4a3f      	ldr	r2, [pc, #252]	@ (80014b8 <HAL_GPIO_Init+0x2c4>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d00d      	beq.n	80013dc <HAL_GPIO_Init+0x1e8>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a3e      	ldr	r2, [pc, #248]	@ (80014bc <HAL_GPIO_Init+0x2c8>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d007      	beq.n	80013d8 <HAL_GPIO_Init+0x1e4>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4a3d      	ldr	r2, [pc, #244]	@ (80014c0 <HAL_GPIO_Init+0x2cc>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d101      	bne.n	80013d4 <HAL_GPIO_Init+0x1e0>
 80013d0:	2303      	movs	r3, #3
 80013d2:	e006      	b.n	80013e2 <HAL_GPIO_Init+0x1ee>
 80013d4:	2304      	movs	r3, #4
 80013d6:	e004      	b.n	80013e2 <HAL_GPIO_Init+0x1ee>
 80013d8:	2302      	movs	r3, #2
 80013da:	e002      	b.n	80013e2 <HAL_GPIO_Init+0x1ee>
 80013dc:	2301      	movs	r3, #1
 80013de:	e000      	b.n	80013e2 <HAL_GPIO_Init+0x1ee>
 80013e0:	2300      	movs	r3, #0
 80013e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013e4:	f002 0203 	and.w	r2, r2, #3
 80013e8:	0092      	lsls	r2, r2, #2
 80013ea:	4093      	lsls	r3, r2
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80013f2:	492f      	ldr	r1, [pc, #188]	@ (80014b0 <HAL_GPIO_Init+0x2bc>)
 80013f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f6:	089b      	lsrs	r3, r3, #2
 80013f8:	3302      	adds	r3, #2
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d006      	beq.n	800141a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800140c:	4b2d      	ldr	r3, [pc, #180]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	492c      	ldr	r1, [pc, #176]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	4313      	orrs	r3, r2
 8001416:	608b      	str	r3, [r1, #8]
 8001418:	e006      	b.n	8001428 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800141a:	4b2a      	ldr	r3, [pc, #168]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 800141c:	689a      	ldr	r2, [r3, #8]
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	43db      	mvns	r3, r3
 8001422:	4928      	ldr	r1, [pc, #160]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001424:	4013      	ands	r3, r2
 8001426:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001430:	2b00      	cmp	r3, #0
 8001432:	d006      	beq.n	8001442 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001434:	4b23      	ldr	r3, [pc, #140]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001436:	68da      	ldr	r2, [r3, #12]
 8001438:	4922      	ldr	r1, [pc, #136]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	4313      	orrs	r3, r2
 800143e:	60cb      	str	r3, [r1, #12]
 8001440:	e006      	b.n	8001450 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001442:	4b20      	ldr	r3, [pc, #128]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	43db      	mvns	r3, r3
 800144a:	491e      	ldr	r1, [pc, #120]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 800144c:	4013      	ands	r3, r2
 800144e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d006      	beq.n	800146a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800145c:	4b19      	ldr	r3, [pc, #100]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	4918      	ldr	r1, [pc, #96]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	4313      	orrs	r3, r2
 8001466:	604b      	str	r3, [r1, #4]
 8001468:	e006      	b.n	8001478 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800146a:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	43db      	mvns	r3, r3
 8001472:	4914      	ldr	r1, [pc, #80]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001474:	4013      	ands	r3, r2
 8001476:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d021      	beq.n	80014c8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001484:	4b0f      	ldr	r3, [pc, #60]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	490e      	ldr	r1, [pc, #56]	@ (80014c4 <HAL_GPIO_Init+0x2d0>)
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	4313      	orrs	r3, r2
 800148e:	600b      	str	r3, [r1, #0]
 8001490:	e021      	b.n	80014d6 <HAL_GPIO_Init+0x2e2>
 8001492:	bf00      	nop
 8001494:	10320000 	.word	0x10320000
 8001498:	10310000 	.word	0x10310000
 800149c:	10220000 	.word	0x10220000
 80014a0:	10210000 	.word	0x10210000
 80014a4:	10120000 	.word	0x10120000
 80014a8:	10110000 	.word	0x10110000
 80014ac:	40021000 	.word	0x40021000
 80014b0:	40010000 	.word	0x40010000
 80014b4:	40010800 	.word	0x40010800
 80014b8:	40010c00 	.word	0x40010c00
 80014bc:	40011000 	.word	0x40011000
 80014c0:	40011400 	.word	0x40011400
 80014c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80014c8:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <HAL_GPIO_Init+0x304>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	43db      	mvns	r3, r3
 80014d0:	4909      	ldr	r1, [pc, #36]	@ (80014f8 <HAL_GPIO_Init+0x304>)
 80014d2:	4013      	ands	r3, r2
 80014d4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80014d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d8:	3301      	adds	r3, #1
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e2:	fa22 f303 	lsr.w	r3, r2, r3
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	f47f ae8e 	bne.w	8001208 <HAL_GPIO_Init+0x14>
  }
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	372c      	adds	r7, #44	@ 0x2c
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr
 80014f8:	40010400 	.word	0x40010400

080014fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	460b      	mov	r3, r1
 8001506:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689a      	ldr	r2, [r3, #8]
 800150c:	887b      	ldrh	r3, [r7, #2]
 800150e:	4013      	ands	r3, r2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d002      	beq.n	800151a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001514:	2301      	movs	r3, #1
 8001516:	73fb      	strb	r3, [r7, #15]
 8001518:	e001      	b.n	800151e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800151a:	2300      	movs	r3, #0
 800151c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800151e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3714      	adds	r7, #20
 8001524:	46bd      	mov	sp, r7
 8001526:	bc80      	pop	{r7}
 8001528:	4770      	bx	lr

0800152a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800152a:	b480      	push	{r7}
 800152c:	b083      	sub	sp, #12
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
 8001532:	460b      	mov	r3, r1
 8001534:	807b      	strh	r3, [r7, #2]
 8001536:	4613      	mov	r3, r2
 8001538:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800153a:	787b      	ldrb	r3, [r7, #1]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d003      	beq.n	8001548 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001540:	887a      	ldrh	r2, [r7, #2]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001546:	e003      	b.n	8001550 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001548:	887b      	ldrh	r3, [r7, #2]
 800154a:	041a      	lsls	r2, r3, #16
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	611a      	str	r2, [r3, #16]
}
 8001550:	bf00      	nop
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	4770      	bx	lr
	...

0800155c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001562:	f7ff fa57 	bl	8000a14 <HAL_GetTick>
 8001566:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001568:	4b45      	ldr	r3, [pc, #276]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a44      	ldr	r2, [pc, #272]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 800156e:	f043 0301 	orr.w	r3, r3, #1
 8001572:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001574:	e008      	b.n	8001588 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001576:	f7ff fa4d 	bl	8000a14 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b02      	cmp	r3, #2
 8001582:	d901      	bls.n	8001588 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e077      	b.n	8001678 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001588:	4b3d      	ldr	r3, [pc, #244]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0f0      	beq.n	8001576 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8001594:	4b3a      	ldr	r3, [pc, #232]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800159c:	4a38      	ldr	r2, [pc, #224]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 800159e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80015a4:	f7ff fa36 	bl	8000a14 <HAL_GetTick>
 80015a8:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80015aa:	4b35      	ldr	r3, [pc, #212]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80015b0:	e00a      	b.n	80015c8 <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015b2:	f7ff fa2f 	bl	8000a14 <HAL_GetTick>
 80015b6:	4602      	mov	r2, r0
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d901      	bls.n	80015c8 <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	e057      	b.n	8001678 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80015c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f003 030c 	and.w	r3, r3, #12
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d1ee      	bne.n	80015b2 <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80015d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001684 <HAL_RCC_DeInit+0x128>)
 80015d6:	4a2c      	ldr	r2, [pc, #176]	@ (8001688 <HAL_RCC_DeInit+0x12c>)
 80015d8:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80015da:	4b2c      	ldr	r3, [pc, #176]	@ (800168c <HAL_RCC_DeInit+0x130>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff f9d6 	bl	8000990 <HAL_InitTick>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e044      	b.n	8001678 <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80015ee:	f7ff fa11 	bl	8000a14 <HAL_GetTick>
 80015f2:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80015f4:	4b22      	ldr	r3, [pc, #136]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a21      	ldr	r2, [pc, #132]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 80015fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80015fe:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001600:	e008      	b.n	8001614 <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001602:	f7ff fa07 	bl	8000a14 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e031      	b.n	8001678 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8001614:	4b1a      	ldr	r3, [pc, #104]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1f0      	bne.n	8001602 <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 8001620:	4b17      	ldr	r3, [pc, #92]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 8001622:	2200      	movs	r2, #0
 8001624:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001626:	f7ff f9f5 	bl	8000a14 <HAL_GetTick>
 800162a:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 800162c:	4b14      	ldr	r3, [pc, #80]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a13      	ldr	r2, [pc, #76]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 8001632:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001636:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001638:	e008      	b.n	800164c <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800163a:	f7ff f9eb 	bl	8000a14 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b64      	cmp	r3, #100	@ 0x64
 8001646:	d901      	bls.n	800164c <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e015      	b.n	8001678 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800164c:	4b0c      	ldr	r3, [pc, #48]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1f0      	bne.n	800163a <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001658:	4b09      	ldr	r3, [pc, #36]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a08      	ldr	r2, [pc, #32]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 800165e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001662:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8001664:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 8001666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001668:	4a05      	ldr	r2, [pc, #20]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 800166a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800166e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 8001670:	4b03      	ldr	r3, [pc, #12]	@ (8001680 <HAL_RCC_DeInit+0x124>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40021000 	.word	0x40021000
 8001684:	20000000 	.word	0x20000000
 8001688:	007a1200 	.word	0x007a1200
 800168c:	20000004 	.word	0x20000004

08001690 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e272      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 8087 	beq.w	80017be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016b0:	4b92      	ldr	r3, [pc, #584]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f003 030c 	and.w	r3, r3, #12
 80016b8:	2b04      	cmp	r3, #4
 80016ba:	d00c      	beq.n	80016d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016bc:	4b8f      	ldr	r3, [pc, #572]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 030c 	and.w	r3, r3, #12
 80016c4:	2b08      	cmp	r3, #8
 80016c6:	d112      	bne.n	80016ee <HAL_RCC_OscConfig+0x5e>
 80016c8:	4b8c      	ldr	r3, [pc, #560]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016d4:	d10b      	bne.n	80016ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d6:	4b89      	ldr	r3, [pc, #548]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d06c      	beq.n	80017bc <HAL_RCC_OscConfig+0x12c>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d168      	bne.n	80017bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e24c      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016f6:	d106      	bne.n	8001706 <HAL_RCC_OscConfig+0x76>
 80016f8:	4b80      	ldr	r3, [pc, #512]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a7f      	ldr	r2, [pc, #508]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80016fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001702:	6013      	str	r3, [r2, #0]
 8001704:	e02e      	b.n	8001764 <HAL_RCC_OscConfig+0xd4>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d10c      	bne.n	8001728 <HAL_RCC_OscConfig+0x98>
 800170e:	4b7b      	ldr	r3, [pc, #492]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a7a      	ldr	r2, [pc, #488]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001714:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001718:	6013      	str	r3, [r2, #0]
 800171a:	4b78      	ldr	r3, [pc, #480]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a77      	ldr	r2, [pc, #476]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001720:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	e01d      	b.n	8001764 <HAL_RCC_OscConfig+0xd4>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001730:	d10c      	bne.n	800174c <HAL_RCC_OscConfig+0xbc>
 8001732:	4b72      	ldr	r3, [pc, #456]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a71      	ldr	r2, [pc, #452]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001738:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800173c:	6013      	str	r3, [r2, #0]
 800173e:	4b6f      	ldr	r3, [pc, #444]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a6e      	ldr	r2, [pc, #440]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	e00b      	b.n	8001764 <HAL_RCC_OscConfig+0xd4>
 800174c:	4b6b      	ldr	r3, [pc, #428]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a6a      	ldr	r2, [pc, #424]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001756:	6013      	str	r3, [r2, #0]
 8001758:	4b68      	ldr	r3, [pc, #416]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a67      	ldr	r2, [pc, #412]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 800175e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001762:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d013      	beq.n	8001794 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176c:	f7ff f952 	bl	8000a14 <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001772:	e008      	b.n	8001786 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001774:	f7ff f94e 	bl	8000a14 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b64      	cmp	r3, #100	@ 0x64
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e200      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001786:	4b5d      	ldr	r3, [pc, #372]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d0f0      	beq.n	8001774 <HAL_RCC_OscConfig+0xe4>
 8001792:	e014      	b.n	80017be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001794:	f7ff f93e 	bl	8000a14 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800179c:	f7ff f93a 	bl	8000a14 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b64      	cmp	r3, #100	@ 0x64
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e1ec      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ae:	4b53      	ldr	r3, [pc, #332]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f0      	bne.n	800179c <HAL_RCC_OscConfig+0x10c>
 80017ba:	e000      	b.n	80017be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d063      	beq.n	8001892 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017ca:	4b4c      	ldr	r3, [pc, #304]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f003 030c 	and.w	r3, r3, #12
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d00b      	beq.n	80017ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80017d6:	4b49      	ldr	r3, [pc, #292]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f003 030c 	and.w	r3, r3, #12
 80017de:	2b08      	cmp	r3, #8
 80017e0:	d11c      	bne.n	800181c <HAL_RCC_OscConfig+0x18c>
 80017e2:	4b46      	ldr	r3, [pc, #280]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d116      	bne.n	800181c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ee:	4b43      	ldr	r3, [pc, #268]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d005      	beq.n	8001806 <HAL_RCC_OscConfig+0x176>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	691b      	ldr	r3, [r3, #16]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d001      	beq.n	8001806 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e1c0      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001806:	4b3d      	ldr	r3, [pc, #244]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	4939      	ldr	r1, [pc, #228]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001816:	4313      	orrs	r3, r2
 8001818:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800181a:	e03a      	b.n	8001892 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d020      	beq.n	8001866 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001824:	4b36      	ldr	r3, [pc, #216]	@ (8001900 <HAL_RCC_OscConfig+0x270>)
 8001826:	2201      	movs	r2, #1
 8001828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182a:	f7ff f8f3 	bl	8000a14 <HAL_GetTick>
 800182e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001830:	e008      	b.n	8001844 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001832:	f7ff f8ef 	bl	8000a14 <HAL_GetTick>
 8001836:	4602      	mov	r2, r0
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e1a1      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001844:	4b2d      	ldr	r3, [pc, #180]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0f0      	beq.n	8001832 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001850:	4b2a      	ldr	r3, [pc, #168]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	695b      	ldr	r3, [r3, #20]
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	4927      	ldr	r1, [pc, #156]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001860:	4313      	orrs	r3, r2
 8001862:	600b      	str	r3, [r1, #0]
 8001864:	e015      	b.n	8001892 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001866:	4b26      	ldr	r3, [pc, #152]	@ (8001900 <HAL_RCC_OscConfig+0x270>)
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800186c:	f7ff f8d2 	bl	8000a14 <HAL_GetTick>
 8001870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001872:	e008      	b.n	8001886 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001874:	f7ff f8ce 	bl	8000a14 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e180      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001886:	4b1d      	ldr	r3, [pc, #116]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f0      	bne.n	8001874 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0308 	and.w	r3, r3, #8
 800189a:	2b00      	cmp	r3, #0
 800189c:	d03a      	beq.n	8001914 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	699b      	ldr	r3, [r3, #24]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d019      	beq.n	80018da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018a6:	4b17      	ldr	r3, [pc, #92]	@ (8001904 <HAL_RCC_OscConfig+0x274>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ac:	f7ff f8b2 	bl	8000a14 <HAL_GetTick>
 80018b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018b4:	f7ff f8ae 	bl	8000a14 <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e160      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018c6:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <HAL_RCC_OscConfig+0x26c>)
 80018c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d0f0      	beq.n	80018b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80018d2:	2001      	movs	r0, #1
 80018d4:	f000 face 	bl	8001e74 <RCC_Delay>
 80018d8:	e01c      	b.n	8001914 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018da:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <HAL_RCC_OscConfig+0x274>)
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e0:	f7ff f898 	bl	8000a14 <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018e6:	e00f      	b.n	8001908 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018e8:	f7ff f894 	bl	8000a14 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d908      	bls.n	8001908 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e146      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
 80018fa:	bf00      	nop
 80018fc:	40021000 	.word	0x40021000
 8001900:	42420000 	.word	0x42420000
 8001904:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001908:	4b92      	ldr	r3, [pc, #584]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 800190a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190c:	f003 0302 	and.w	r3, r3, #2
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1e9      	bne.n	80018e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0304 	and.w	r3, r3, #4
 800191c:	2b00      	cmp	r3, #0
 800191e:	f000 80a6 	beq.w	8001a6e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001922:	2300      	movs	r3, #0
 8001924:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001926:	4b8b      	ldr	r3, [pc, #556]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d10d      	bne.n	800194e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001932:	4b88      	ldr	r3, [pc, #544]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001934:	69db      	ldr	r3, [r3, #28]
 8001936:	4a87      	ldr	r2, [pc, #540]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001938:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800193c:	61d3      	str	r3, [r2, #28]
 800193e:	4b85      	ldr	r3, [pc, #532]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001946:	60bb      	str	r3, [r7, #8]
 8001948:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800194a:	2301      	movs	r3, #1
 800194c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800194e:	4b82      	ldr	r3, [pc, #520]	@ (8001b58 <HAL_RCC_OscConfig+0x4c8>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001956:	2b00      	cmp	r3, #0
 8001958:	d118      	bne.n	800198c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800195a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b58 <HAL_RCC_OscConfig+0x4c8>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a7e      	ldr	r2, [pc, #504]	@ (8001b58 <HAL_RCC_OscConfig+0x4c8>)
 8001960:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001964:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001966:	f7ff f855 	bl	8000a14 <HAL_GetTick>
 800196a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800196c:	e008      	b.n	8001980 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800196e:	f7ff f851 	bl	8000a14 <HAL_GetTick>
 8001972:	4602      	mov	r2, r0
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b64      	cmp	r3, #100	@ 0x64
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e103      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001980:	4b75      	ldr	r3, [pc, #468]	@ (8001b58 <HAL_RCC_OscConfig+0x4c8>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001988:	2b00      	cmp	r3, #0
 800198a:	d0f0      	beq.n	800196e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d106      	bne.n	80019a2 <HAL_RCC_OscConfig+0x312>
 8001994:	4b6f      	ldr	r3, [pc, #444]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	4a6e      	ldr	r2, [pc, #440]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 800199a:	f043 0301 	orr.w	r3, r3, #1
 800199e:	6213      	str	r3, [r2, #32]
 80019a0:	e02d      	b.n	80019fe <HAL_RCC_OscConfig+0x36e>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d10c      	bne.n	80019c4 <HAL_RCC_OscConfig+0x334>
 80019aa:	4b6a      	ldr	r3, [pc, #424]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	4a69      	ldr	r2, [pc, #420]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019b0:	f023 0301 	bic.w	r3, r3, #1
 80019b4:	6213      	str	r3, [r2, #32]
 80019b6:	4b67      	ldr	r3, [pc, #412]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019b8:	6a1b      	ldr	r3, [r3, #32]
 80019ba:	4a66      	ldr	r2, [pc, #408]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019bc:	f023 0304 	bic.w	r3, r3, #4
 80019c0:	6213      	str	r3, [r2, #32]
 80019c2:	e01c      	b.n	80019fe <HAL_RCC_OscConfig+0x36e>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	2b05      	cmp	r3, #5
 80019ca:	d10c      	bne.n	80019e6 <HAL_RCC_OscConfig+0x356>
 80019cc:	4b61      	ldr	r3, [pc, #388]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019ce:	6a1b      	ldr	r3, [r3, #32]
 80019d0:	4a60      	ldr	r2, [pc, #384]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019d2:	f043 0304 	orr.w	r3, r3, #4
 80019d6:	6213      	str	r3, [r2, #32]
 80019d8:	4b5e      	ldr	r3, [pc, #376]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	4a5d      	ldr	r2, [pc, #372]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019de:	f043 0301 	orr.w	r3, r3, #1
 80019e2:	6213      	str	r3, [r2, #32]
 80019e4:	e00b      	b.n	80019fe <HAL_RCC_OscConfig+0x36e>
 80019e6:	4b5b      	ldr	r3, [pc, #364]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019e8:	6a1b      	ldr	r3, [r3, #32]
 80019ea:	4a5a      	ldr	r2, [pc, #360]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019ec:	f023 0301 	bic.w	r3, r3, #1
 80019f0:	6213      	str	r3, [r2, #32]
 80019f2:	4b58      	ldr	r3, [pc, #352]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019f4:	6a1b      	ldr	r3, [r3, #32]
 80019f6:	4a57      	ldr	r2, [pc, #348]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 80019f8:	f023 0304 	bic.w	r3, r3, #4
 80019fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d015      	beq.n	8001a32 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a06:	f7ff f805 	bl	8000a14 <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a0c:	e00a      	b.n	8001a24 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a0e:	f7ff f801 	bl	8000a14 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e0b1      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a24:	4b4b      	ldr	r3, [pc, #300]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001a26:	6a1b      	ldr	r3, [r3, #32]
 8001a28:	f003 0302 	and.w	r3, r3, #2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d0ee      	beq.n	8001a0e <HAL_RCC_OscConfig+0x37e>
 8001a30:	e014      	b.n	8001a5c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a32:	f7fe ffef 	bl	8000a14 <HAL_GetTick>
 8001a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a38:	e00a      	b.n	8001a50 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a3a:	f7fe ffeb 	bl	8000a14 <HAL_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d901      	bls.n	8001a50 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e09b      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a50:	4b40      	ldr	r3, [pc, #256]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001a52:	6a1b      	ldr	r3, [r3, #32]
 8001a54:	f003 0302 	and.w	r3, r3, #2
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d1ee      	bne.n	8001a3a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a5c:	7dfb      	ldrb	r3, [r7, #23]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d105      	bne.n	8001a6e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a62:	4b3c      	ldr	r3, [pc, #240]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001a64:	69db      	ldr	r3, [r3, #28]
 8001a66:	4a3b      	ldr	r2, [pc, #236]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001a68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a6c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	f000 8087 	beq.w	8001b86 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a78:	4b36      	ldr	r3, [pc, #216]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 030c 	and.w	r3, r3, #12
 8001a80:	2b08      	cmp	r3, #8
 8001a82:	d061      	beq.n	8001b48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	69db      	ldr	r3, [r3, #28]
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d146      	bne.n	8001b1a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a8c:	4b33      	ldr	r3, [pc, #204]	@ (8001b5c <HAL_RCC_OscConfig+0x4cc>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a92:	f7fe ffbf 	bl	8000a14 <HAL_GetTick>
 8001a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a9a:	f7fe ffbb 	bl	8000a14 <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e06d      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aac:	4b29      	ldr	r3, [pc, #164]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d1f0      	bne.n	8001a9a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ac0:	d108      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ac2:	4b24      	ldr	r3, [pc, #144]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	4921      	ldr	r1, [pc, #132]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ad4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a19      	ldr	r1, [r3, #32]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae4:	430b      	orrs	r3, r1
 8001ae6:	491b      	ldr	r1, [pc, #108]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aec:	4b1b      	ldr	r3, [pc, #108]	@ (8001b5c <HAL_RCC_OscConfig+0x4cc>)
 8001aee:	2201      	movs	r2, #1
 8001af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af2:	f7fe ff8f 	bl	8000a14 <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001af8:	e008      	b.n	8001b0c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001afa:	f7fe ff8b 	bl	8000a14 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e03d      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b0c:	4b11      	ldr	r3, [pc, #68]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d0f0      	beq.n	8001afa <HAL_RCC_OscConfig+0x46a>
 8001b18:	e035      	b.n	8001b86 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b1a:	4b10      	ldr	r3, [pc, #64]	@ (8001b5c <HAL_RCC_OscConfig+0x4cc>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b20:	f7fe ff78 	bl	8000a14 <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b28:	f7fe ff74 	bl	8000a14 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e026      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b3a:	4b06      	ldr	r3, [pc, #24]	@ (8001b54 <HAL_RCC_OscConfig+0x4c4>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f0      	bne.n	8001b28 <HAL_RCC_OscConfig+0x498>
 8001b46:	e01e      	b.n	8001b86 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	69db      	ldr	r3, [r3, #28]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d107      	bne.n	8001b60 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e019      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40007000 	.word	0x40007000
 8001b5c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b60:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <HAL_RCC_OscConfig+0x500>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a1b      	ldr	r3, [r3, #32]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d106      	bne.n	8001b82 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d001      	beq.n	8001b86 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e000      	b.n	8001b88 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3718      	adds	r7, #24
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40021000 	.word	0x40021000

08001b94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d101      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e0d0      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba8:	4b6a      	ldr	r3, [pc, #424]	@ (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d910      	bls.n	8001bd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bb6:	4b67      	ldr	r3, [pc, #412]	@ (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f023 0207 	bic.w	r2, r3, #7
 8001bbe:	4965      	ldr	r1, [pc, #404]	@ (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bc6:	4b63      	ldr	r3, [pc, #396]	@ (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d001      	beq.n	8001bd8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e0b8      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d020      	beq.n	8001c26 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d005      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bf0:	4b59      	ldr	r3, [pc, #356]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	4a58      	ldr	r2, [pc, #352]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001bfa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0308 	and.w	r3, r3, #8
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d005      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c08:	4b53      	ldr	r3, [pc, #332]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	4a52      	ldr	r2, [pc, #328]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001c12:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c14:	4b50      	ldr	r3, [pc, #320]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	494d      	ldr	r1, [pc, #308]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d040      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d107      	bne.n	8001c4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3a:	4b47      	ldr	r3, [pc, #284]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d115      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e07f      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d107      	bne.n	8001c62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c52:	4b41      	ldr	r3, [pc, #260]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d109      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e073      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c62:	4b3d      	ldr	r3, [pc, #244]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0302 	and.w	r3, r3, #2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e06b      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c72:	4b39      	ldr	r3, [pc, #228]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f023 0203 	bic.w	r2, r3, #3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	4936      	ldr	r1, [pc, #216]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c80:	4313      	orrs	r3, r2
 8001c82:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c84:	f7fe fec6 	bl	8000a14 <HAL_GetTick>
 8001c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c8a:	e00a      	b.n	8001ca2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c8c:	f7fe fec2 	bl	8000a14 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e053      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca2:	4b2d      	ldr	r3, [pc, #180]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 020c 	and.w	r2, r3, #12
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d1eb      	bne.n	8001c8c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cb4:	4b27      	ldr	r3, [pc, #156]	@ (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0307 	and.w	r3, r3, #7
 8001cbc:	683a      	ldr	r2, [r7, #0]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d210      	bcs.n	8001ce4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cc2:	4b24      	ldr	r3, [pc, #144]	@ (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f023 0207 	bic.w	r2, r3, #7
 8001cca:	4922      	ldr	r1, [pc, #136]	@ (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cd2:	4b20      	ldr	r3, [pc, #128]	@ (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	683a      	ldr	r2, [r7, #0]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d001      	beq.n	8001ce4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e032      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0304 	and.w	r3, r3, #4
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d008      	beq.n	8001d02 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cf0:	4b19      	ldr	r3, [pc, #100]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	4916      	ldr	r1, [pc, #88]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d009      	beq.n	8001d22 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d0e:	4b12      	ldr	r3, [pc, #72]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	490e      	ldr	r1, [pc, #56]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d22:	f000 f821 	bl	8001d68 <HAL_RCC_GetSysClockFreq>
 8001d26:	4602      	mov	r2, r0
 8001d28:	4b0b      	ldr	r3, [pc, #44]	@ (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	091b      	lsrs	r3, r3, #4
 8001d2e:	f003 030f 	and.w	r3, r3, #15
 8001d32:	490a      	ldr	r1, [pc, #40]	@ (8001d5c <HAL_RCC_ClockConfig+0x1c8>)
 8001d34:	5ccb      	ldrb	r3, [r1, r3]
 8001d36:	fa22 f303 	lsr.w	r3, r2, r3
 8001d3a:	4a09      	ldr	r2, [pc, #36]	@ (8001d60 <HAL_RCC_ClockConfig+0x1cc>)
 8001d3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d3e:	4b09      	ldr	r3, [pc, #36]	@ (8001d64 <HAL_RCC_ClockConfig+0x1d0>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7fe fe24 	bl	8000990 <HAL_InitTick>

  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40022000 	.word	0x40022000
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	08003eb4 	.word	0x08003eb4
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000004 	.word	0x20000004

08001d68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b087      	sub	sp, #28
 8001d6c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	2300      	movs	r3, #0
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	2300      	movs	r3, #0
 8001d78:	617b      	str	r3, [r7, #20]
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d82:	4b1e      	ldr	r3, [pc, #120]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x94>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f003 030c 	and.w	r3, r3, #12
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	d002      	beq.n	8001d98 <HAL_RCC_GetSysClockFreq+0x30>
 8001d92:	2b08      	cmp	r3, #8
 8001d94:	d003      	beq.n	8001d9e <HAL_RCC_GetSysClockFreq+0x36>
 8001d96:	e027      	b.n	8001de8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d98:	4b19      	ldr	r3, [pc, #100]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d9a:	613b      	str	r3, [r7, #16]
      break;
 8001d9c:	e027      	b.n	8001dee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	0c9b      	lsrs	r3, r3, #18
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	4a17      	ldr	r2, [pc, #92]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001da8:	5cd3      	ldrb	r3, [r2, r3]
 8001daa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d010      	beq.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001db6:	4b11      	ldr	r3, [pc, #68]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x94>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	0c5b      	lsrs	r3, r3, #17
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	4a11      	ldr	r2, [pc, #68]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001dc2:	5cd3      	ldrb	r3, [r2, r3]
 8001dc4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8001dca:	fb03 f202 	mul.w	r2, r3, r2
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd4:	617b      	str	r3, [r7, #20]
 8001dd6:	e004      	b.n	8001de2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a0c      	ldr	r2, [pc, #48]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ddc:	fb02 f303 	mul.w	r3, r2, r3
 8001de0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	613b      	str	r3, [r7, #16]
      break;
 8001de6:	e002      	b.n	8001dee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001de8:	4b05      	ldr	r3, [pc, #20]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0x98>)
 8001dea:	613b      	str	r3, [r7, #16]
      break;
 8001dec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dee:	693b      	ldr	r3, [r7, #16]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	371c      	adds	r7, #28
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	007a1200 	.word	0x007a1200
 8001e04:	08003ecc 	.word	0x08003ecc
 8001e08:	08003edc 	.word	0x08003edc
 8001e0c:	003d0900 	.word	0x003d0900

08001e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e14:	4b02      	ldr	r3, [pc, #8]	@ (8001e20 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e16:	681b      	ldr	r3, [r3, #0]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr
 8001e20:	20000000 	.word	0x20000000

08001e24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e28:	f7ff fff2 	bl	8001e10 <HAL_RCC_GetHCLKFreq>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	4b05      	ldr	r3, [pc, #20]	@ (8001e44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	0a1b      	lsrs	r3, r3, #8
 8001e34:	f003 0307 	and.w	r3, r3, #7
 8001e38:	4903      	ldr	r1, [pc, #12]	@ (8001e48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e3a:	5ccb      	ldrb	r3, [r1, r3]
 8001e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40021000 	.word	0x40021000
 8001e48:	08003ec4 	.word	0x08003ec4

08001e4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e50:	f7ff ffde 	bl	8001e10 <HAL_RCC_GetHCLKFreq>
 8001e54:	4602      	mov	r2, r0
 8001e56:	4b05      	ldr	r3, [pc, #20]	@ (8001e6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	0adb      	lsrs	r3, r3, #11
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	4903      	ldr	r1, [pc, #12]	@ (8001e70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e62:	5ccb      	ldrb	r3, [r1, r3]
 8001e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	08003ec4 	.word	0x08003ec4

08001e74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea8 <RCC_Delay+0x34>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a0a      	ldr	r2, [pc, #40]	@ (8001eac <RCC_Delay+0x38>)
 8001e82:	fba2 2303 	umull	r2, r3, r2, r3
 8001e86:	0a5b      	lsrs	r3, r3, #9
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	fb02 f303 	mul.w	r3, r2, r3
 8001e8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e90:	bf00      	nop
  }
  while (Delay --);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	1e5a      	subs	r2, r3, #1
 8001e96:	60fa      	str	r2, [r7, #12]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1f9      	bne.n	8001e90 <RCC_Delay+0x1c>
}
 8001e9c:	bf00      	nop
 8001e9e:	bf00      	nop
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr
 8001ea8:	20000000 	.word	0x20000000
 8001eac:	10624dd3 	.word	0x10624dd3

08001eb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e042      	b.n	8001f48 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d106      	bne.n	8001edc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f7fe fbd0 	bl	800067c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2224      	movs	r2, #36	@ 0x24
 8001ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68da      	ldr	r2, [r3, #12]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ef2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f000 fef1 	bl	8002cdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	691a      	ldr	r2, [r3, #16]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001f08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	695a      	ldr	r2, [r3, #20]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001f18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2220      	movs	r2, #32
 8001f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08a      	sub	sp, #40	@ 0x28
 8001f54:	af02      	add	r7, sp, #8
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	603b      	str	r3, [r7, #0]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2b20      	cmp	r3, #32
 8001f6e:	d175      	bne.n	800205c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d002      	beq.n	8001f7c <HAL_UART_Transmit+0x2c>
 8001f76:	88fb      	ldrh	r3, [r7, #6]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d101      	bne.n	8001f80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e06e      	b.n	800205e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2200      	movs	r2, #0
 8001f84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2221      	movs	r2, #33	@ 0x21
 8001f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f8e:	f7fe fd41 	bl	8000a14 <HAL_GetTick>
 8001f92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	88fa      	ldrh	r2, [r7, #6]
 8001f98:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	88fa      	ldrh	r2, [r7, #6]
 8001f9e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fa8:	d108      	bne.n	8001fbc <HAL_UART_Transmit+0x6c>
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d104      	bne.n	8001fbc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	61bb      	str	r3, [r7, #24]
 8001fba:	e003      	b.n	8001fc4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001fc4:	e02e      	b.n	8002024 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2180      	movs	r1, #128	@ 0x80
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f000 fc56 	bl	8002882 <UART_WaitOnFlagUntilTimeout>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d005      	beq.n	8001fe8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2220      	movs	r2, #32
 8001fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e03a      	b.n	800205e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d10b      	bne.n	8002006 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ffc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	3302      	adds	r3, #2
 8002002:	61bb      	str	r3, [r7, #24]
 8002004:	e007      	b.n	8002016 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	781a      	ldrb	r2, [r3, #0]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	3301      	adds	r3, #1
 8002014:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800201a:	b29b      	uxth	r3, r3
 800201c:	3b01      	subs	r3, #1
 800201e:	b29a      	uxth	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002028:	b29b      	uxth	r3, r3
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1cb      	bne.n	8001fc6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	9300      	str	r3, [sp, #0]
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	2200      	movs	r2, #0
 8002036:	2140      	movs	r1, #64	@ 0x40
 8002038:	68f8      	ldr	r0, [r7, #12]
 800203a:	f000 fc22 	bl	8002882 <UART_WaitOnFlagUntilTimeout>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d005      	beq.n	8002050 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2220      	movs	r2, #32
 8002048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800204c:	2303      	movs	r3, #3
 800204e:	e006      	b.n	800205e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2220      	movs	r2, #32
 8002054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	e000      	b.n	800205e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800205c:	2302      	movs	r3, #2
  }
}
 800205e:	4618      	mov	r0, r3
 8002060:	3720      	adds	r7, #32
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	b08a      	sub	sp, #40	@ 0x28
 800206a:	af02      	add	r7, sp, #8
 800206c:	60f8      	str	r0, [r7, #12]
 800206e:	60b9      	str	r1, [r7, #8]
 8002070:	603b      	str	r3, [r7, #0]
 8002072:	4613      	mov	r3, r2
 8002074:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b20      	cmp	r3, #32
 8002084:	f040 8081 	bne.w	800218a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d002      	beq.n	8002094 <HAL_UART_Receive+0x2e>
 800208e:	88fb      	ldrh	r3, [r7, #6]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d101      	bne.n	8002098 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e079      	b.n	800218c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2200      	movs	r2, #0
 800209c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2222      	movs	r2, #34	@ 0x22
 80020a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2200      	movs	r2, #0
 80020aa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80020ac:	f7fe fcb2 	bl	8000a14 <HAL_GetTick>
 80020b0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	88fa      	ldrh	r2, [r7, #6]
 80020b6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	88fa      	ldrh	r2, [r7, #6]
 80020bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020c6:	d108      	bne.n	80020da <HAL_UART_Receive+0x74>
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	691b      	ldr	r3, [r3, #16]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d104      	bne.n	80020da <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	61bb      	str	r3, [r7, #24]
 80020d8:	e003      	b.n	80020e2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80020de:	2300      	movs	r3, #0
 80020e0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80020e2:	e047      	b.n	8002174 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	2200      	movs	r2, #0
 80020ec:	2120      	movs	r1, #32
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f000 fbc7 	bl	8002882 <UART_WaitOnFlagUntilTimeout>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d005      	beq.n	8002106 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2220      	movs	r2, #32
 80020fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e042      	b.n	800218c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d10c      	bne.n	8002126 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	b29b      	uxth	r3, r3
 8002114:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002118:	b29a      	uxth	r2, r3
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	3302      	adds	r3, #2
 8002122:	61bb      	str	r3, [r7, #24]
 8002124:	e01f      	b.n	8002166 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800212e:	d007      	beq.n	8002140 <HAL_UART_Receive+0xda>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10a      	bne.n	800214e <HAL_UART_Receive+0xe8>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	691b      	ldr	r3, [r3, #16]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d106      	bne.n	800214e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	b2da      	uxtb	r2, r3
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	701a      	strb	r2, [r3, #0]
 800214c:	e008      	b.n	8002160 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	b2db      	uxtb	r3, r3
 8002156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800215a:	b2da      	uxtb	r2, r3
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	3301      	adds	r3, #1
 8002164:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800216a:	b29b      	uxth	r3, r3
 800216c:	3b01      	subs	r3, #1
 800216e:	b29a      	uxth	r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002178:	b29b      	uxth	r3, r3
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1b2      	bne.n	80020e4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2220      	movs	r2, #32
 8002182:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002186:	2300      	movs	r3, #0
 8002188:	e000      	b.n	800218c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800218a:	2302      	movs	r3, #2
  }
}
 800218c:	4618      	mov	r0, r3
 800218e:	3720      	adds	r7, #32
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	4613      	mov	r3, r2
 80021a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b20      	cmp	r3, #32
 80021ac:	d112      	bne.n	80021d4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d002      	beq.n	80021ba <HAL_UART_Receive_IT+0x26>
 80021b4:	88fb      	ldrh	r3, [r7, #6]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e00b      	b.n	80021d6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2200      	movs	r2, #0
 80021c2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80021c4:	88fb      	ldrh	r3, [r7, #6]
 80021c6:	461a      	mov	r2, r3
 80021c8:	68b9      	ldr	r1, [r7, #8]
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f000 fbb2 	bl	8002934 <UART_Start_Receive_IT>
 80021d0:	4603      	mov	r3, r0
 80021d2:	e000      	b.n	80021d6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80021d4:	2302      	movs	r3, #2
  }
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b09a      	sub	sp, #104	@ 0x68
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	330c      	adds	r3, #12
 80021ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021f0:	e853 3f00 	ldrex	r3, [r3]
 80021f4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80021f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80021fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	330c      	adds	r3, #12
 8002204:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002206:	657a      	str	r2, [r7, #84]	@ 0x54
 8002208:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800220a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800220c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800220e:	e841 2300 	strex	r3, r2, [r1]
 8002212:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8002214:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1e5      	bne.n	80021e6 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	3314      	adds	r3, #20
 8002220:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002224:	e853 3f00 	ldrex	r3, [r3]
 8002228:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800222a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800222c:	f023 0301 	bic.w	r3, r3, #1
 8002230:	663b      	str	r3, [r7, #96]	@ 0x60
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	3314      	adds	r3, #20
 8002238:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800223a:	643a      	str	r2, [r7, #64]	@ 0x40
 800223c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800223e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002240:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002242:	e841 2300 	strex	r3, r2, [r1]
 8002246:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1e5      	bne.n	800221a <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	2b01      	cmp	r3, #1
 8002254:	d119      	bne.n	800228a <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	330c      	adds	r3, #12
 800225c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	e853 3f00 	ldrex	r3, [r3]
 8002264:	61fb      	str	r3, [r7, #28]
   return(result);
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	f023 0310 	bic.w	r3, r3, #16
 800226c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	330c      	adds	r3, #12
 8002274:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002276:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002278:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800227a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800227c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800227e:	e841 2300 	strex	r3, r2, [r1]
 8002282:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1e5      	bne.n	8002256 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	695b      	ldr	r3, [r3, #20]
 8002290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002294:	2b00      	cmp	r3, #0
 8002296:	d036      	beq.n	8002306 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	3314      	adds	r3, #20
 800229e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	e853 3f00 	ldrex	r3, [r3]
 80022a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80022ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	3314      	adds	r3, #20
 80022b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80022b8:	61ba      	str	r2, [r7, #24]
 80022ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022bc:	6979      	ldr	r1, [r7, #20]
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	e841 2300 	strex	r3, r2, [r1]
 80022c4:	613b      	str	r3, [r7, #16]
   return(result);
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1e5      	bne.n	8002298 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d018      	beq.n	8002306 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022d8:	2200      	movs	r2, #0
 80022da:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7fe fcc8 	bl	8000c76 <HAL_DMA_Abort>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00c      	beq.n	8002306 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe fd73 	bl	8000ddc <HAL_DMA_GetError>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b20      	cmp	r3, #32
 80022fa:	d104      	bne.n	8002306 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2210      	movs	r2, #16
 8002300:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e00a      	b.n	800231c <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2220      	movs	r2, #32
 8002310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800231a:	2300      	movs	r3, #0
}
 800231c:	4618      	mov	r0, r3
 800231e:	3768      	adds	r7, #104	@ 0x68
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b0ba      	sub	sp, #232	@ 0xe8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800234a:	2300      	movs	r3, #0
 800234c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002350:	2300      	movs	r3, #0
 8002352:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800235a:	f003 030f 	and.w	r3, r3, #15
 800235e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002362:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10f      	bne.n	800238a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800236a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800236e:	f003 0320 	and.w	r3, r3, #32
 8002372:	2b00      	cmp	r3, #0
 8002374:	d009      	beq.n	800238a <HAL_UART_IRQHandler+0x66>
 8002376:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800237a:	f003 0320 	and.w	r3, r3, #32
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f000 fbec 	bl	8002b60 <UART_Receive_IT>
      return;
 8002388:	e25b      	b.n	8002842 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800238a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800238e:	2b00      	cmp	r3, #0
 8002390:	f000 80de 	beq.w	8002550 <HAL_UART_IRQHandler+0x22c>
 8002394:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	2b00      	cmp	r3, #0
 800239e:	d106      	bne.n	80023ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023a4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	f000 80d1 	beq.w	8002550 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80023ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00b      	beq.n	80023d2 <HAL_UART_IRQHandler+0xae>
 80023ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d005      	beq.n	80023d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ca:	f043 0201 	orr.w	r2, r3, #1
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023d6:	f003 0304 	and.w	r3, r3, #4
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d00b      	beq.n	80023f6 <HAL_UART_IRQHandler+0xd2>
 80023de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d005      	beq.n	80023f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ee:	f043 0202 	orr.w	r2, r3, #2
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d00b      	beq.n	800241a <HAL_UART_IRQHandler+0xf6>
 8002402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	2b00      	cmp	r3, #0
 800240c:	d005      	beq.n	800241a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	f043 0204 	orr.w	r2, r3, #4
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800241a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	2b00      	cmp	r3, #0
 8002424:	d011      	beq.n	800244a <HAL_UART_IRQHandler+0x126>
 8002426:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800242a:	f003 0320 	and.w	r3, r3, #32
 800242e:	2b00      	cmp	r3, #0
 8002430:	d105      	bne.n	800243e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002432:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	2b00      	cmp	r3, #0
 800243c:	d005      	beq.n	800244a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002442:	f043 0208 	orr.w	r2, r3, #8
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244e:	2b00      	cmp	r3, #0
 8002450:	f000 81f2 	beq.w	8002838 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002458:	f003 0320 	and.w	r3, r3, #32
 800245c:	2b00      	cmp	r3, #0
 800245e:	d008      	beq.n	8002472 <HAL_UART_IRQHandler+0x14e>
 8002460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002464:	f003 0320 	and.w	r3, r3, #32
 8002468:	2b00      	cmp	r3, #0
 800246a:	d002      	beq.n	8002472 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f000 fb77 	bl	8002b60 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800247c:	2b00      	cmp	r3, #0
 800247e:	bf14      	ite	ne
 8002480:	2301      	movne	r3, #1
 8002482:	2300      	moveq	r3, #0
 8002484:	b2db      	uxtb	r3, r3
 8002486:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b00      	cmp	r3, #0
 8002494:	d103      	bne.n	800249e <HAL_UART_IRQHandler+0x17a>
 8002496:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800249a:	2b00      	cmp	r3, #0
 800249c:	d04f      	beq.n	800253e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 fa81 	bl	80029a6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	695b      	ldr	r3, [r3, #20]
 80024aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d041      	beq.n	8002536 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	3314      	adds	r3, #20
 80024b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80024c0:	e853 3f00 	ldrex	r3, [r3]
 80024c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80024c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80024cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	3314      	adds	r3, #20
 80024da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80024de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80024e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80024ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80024ee:	e841 2300 	strex	r3, r2, [r1]
 80024f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80024f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d1d9      	bne.n	80024b2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002502:	2b00      	cmp	r3, #0
 8002504:	d013      	beq.n	800252e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800250a:	4a7e      	ldr	r2, [pc, #504]	@ (8002704 <HAL_UART_IRQHandler+0x3e0>)
 800250c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe fbea 	bl	8000cec <HAL_DMA_Abort_IT>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d016      	beq.n	800254c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002528:	4610      	mov	r0, r2
 800252a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800252c:	e00e      	b.n	800254c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f993 	bl	800285a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002534:	e00a      	b.n	800254c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f98f 	bl	800285a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800253c:	e006      	b.n	800254c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 f98b 	bl	800285a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800254a:	e175      	b.n	8002838 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800254c:	bf00      	nop
    return;
 800254e:	e173      	b.n	8002838 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002554:	2b01      	cmp	r3, #1
 8002556:	f040 814f 	bne.w	80027f8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800255a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800255e:	f003 0310 	and.w	r3, r3, #16
 8002562:	2b00      	cmp	r3, #0
 8002564:	f000 8148 	beq.w	80027f8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800256c:	f003 0310 	and.w	r3, r3, #16
 8002570:	2b00      	cmp	r3, #0
 8002572:	f000 8141 	beq.w	80027f8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002576:	2300      	movs	r3, #0
 8002578:	60bb      	str	r3, [r7, #8]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	60bb      	str	r3, [r7, #8]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002596:	2b00      	cmp	r3, #0
 8002598:	f000 80b6 	beq.w	8002708 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80025a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	f000 8145 	beq.w	800283c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80025b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80025ba:	429a      	cmp	r2, r3
 80025bc:	f080 813e 	bcs.w	800283c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80025c6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	2b20      	cmp	r3, #32
 80025d0:	f000 8088 	beq.w	80026e4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	330c      	adds	r3, #12
 80025da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80025e2:	e853 3f00 	ldrex	r3, [r3]
 80025e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80025ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80025ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	330c      	adds	r3, #12
 80025fc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002600:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002604:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002608:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800260c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002610:	e841 2300 	strex	r3, r2, [r1]
 8002614:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002618:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800261c:	2b00      	cmp	r3, #0
 800261e:	d1d9      	bne.n	80025d4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	3314      	adds	r3, #20
 8002626:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002628:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800262a:	e853 3f00 	ldrex	r3, [r3]
 800262e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002630:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002632:	f023 0301 	bic.w	r3, r3, #1
 8002636:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	3314      	adds	r3, #20
 8002640:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002644:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002648:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800264a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800264c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002650:	e841 2300 	strex	r3, r2, [r1]
 8002654:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002656:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002658:	2b00      	cmp	r3, #0
 800265a:	d1e1      	bne.n	8002620 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	3314      	adds	r3, #20
 8002662:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002664:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002666:	e853 3f00 	ldrex	r3, [r3]
 800266a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800266c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800266e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002672:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	3314      	adds	r3, #20
 800267c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002680:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002682:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002684:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002686:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002688:	e841 2300 	strex	r3, r2, [r1]
 800268c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800268e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1e3      	bne.n	800265c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2220      	movs	r2, #32
 8002698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	330c      	adds	r3, #12
 80026a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80026ac:	e853 3f00 	ldrex	r3, [r3]
 80026b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80026b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026b4:	f023 0310 	bic.w	r3, r3, #16
 80026b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	330c      	adds	r3, #12
 80026c2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80026c6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80026c8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80026cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80026ce:	e841 2300 	strex	r3, r2, [r1]
 80026d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80026d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1e3      	bne.n	80026a2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fac9 	bl	8000c76 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2202      	movs	r2, #2
 80026e8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	4619      	mov	r1, r3
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f8b6 	bl	800286c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002700:	e09c      	b.n	800283c <HAL_UART_IRQHandler+0x518>
 8002702:	bf00      	nop
 8002704:	08002a6b 	.word	0x08002a6b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002710:	b29b      	uxth	r3, r3
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800271c:	b29b      	uxth	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	f000 808e 	beq.w	8002840 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002724:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 8089 	beq.w	8002840 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	330c      	adds	r3, #12
 8002734:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002738:	e853 3f00 	ldrex	r3, [r3]
 800273c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800273e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002740:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002744:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	330c      	adds	r3, #12
 800274e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002752:	647a      	str	r2, [r7, #68]	@ 0x44
 8002754:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002756:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002758:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800275a:	e841 2300 	strex	r3, r2, [r1]
 800275e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1e3      	bne.n	800272e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	3314      	adds	r3, #20
 800276c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800276e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002770:	e853 3f00 	ldrex	r3, [r3]
 8002774:	623b      	str	r3, [r7, #32]
   return(result);
 8002776:	6a3b      	ldr	r3, [r7, #32]
 8002778:	f023 0301 	bic.w	r3, r3, #1
 800277c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	3314      	adds	r3, #20
 8002786:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800278a:	633a      	str	r2, [r7, #48]	@ 0x30
 800278c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800278e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002790:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002792:	e841 2300 	strex	r3, r2, [r1]
 8002796:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1e3      	bne.n	8002766 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2220      	movs	r2, #32
 80027a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	330c      	adds	r3, #12
 80027b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	e853 3f00 	ldrex	r3, [r3]
 80027ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f023 0310 	bic.w	r3, r3, #16
 80027c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	330c      	adds	r3, #12
 80027cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80027d0:	61fa      	str	r2, [r7, #28]
 80027d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d4:	69b9      	ldr	r1, [r7, #24]
 80027d6:	69fa      	ldr	r2, [r7, #28]
 80027d8:	e841 2300 	strex	r3, r2, [r1]
 80027dc:	617b      	str	r3, [r7, #20]
   return(result);
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1e3      	bne.n	80027ac <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2202      	movs	r2, #2
 80027e8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80027ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80027ee:	4619      	mov	r1, r3
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f000 f83b 	bl	800286c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80027f6:	e023      	b.n	8002840 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80027f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002800:	2b00      	cmp	r3, #0
 8002802:	d009      	beq.n	8002818 <HAL_UART_IRQHandler+0x4f4>
 8002804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002808:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800280c:	2b00      	cmp	r3, #0
 800280e:	d003      	beq.n	8002818 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 f93e 	bl	8002a92 <UART_Transmit_IT>
    return;
 8002816:	e014      	b.n	8002842 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800281c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002820:	2b00      	cmp	r3, #0
 8002822:	d00e      	beq.n	8002842 <HAL_UART_IRQHandler+0x51e>
 8002824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800282c:	2b00      	cmp	r3, #0
 800282e:	d008      	beq.n	8002842 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 f97d 	bl	8002b30 <UART_EndTransmit_IT>
    return;
 8002836:	e004      	b.n	8002842 <HAL_UART_IRQHandler+0x51e>
    return;
 8002838:	bf00      	nop
 800283a:	e002      	b.n	8002842 <HAL_UART_IRQHandler+0x51e>
      return;
 800283c:	bf00      	nop
 800283e:	e000      	b.n	8002842 <HAL_UART_IRQHandler+0x51e>
      return;
 8002840:	bf00      	nop
  }
}
 8002842:	37e8      	adds	r7, #232	@ 0xe8
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr

0800285a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	460b      	mov	r3, r1
 8002876:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	bc80      	pop	{r7}
 8002880:	4770      	bx	lr

08002882 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b086      	sub	sp, #24
 8002886:	af00      	add	r7, sp, #0
 8002888:	60f8      	str	r0, [r7, #12]
 800288a:	60b9      	str	r1, [r7, #8]
 800288c:	603b      	str	r3, [r7, #0]
 800288e:	4613      	mov	r3, r2
 8002890:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002892:	e03b      	b.n	800290c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002894:	6a3b      	ldr	r3, [r7, #32]
 8002896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800289a:	d037      	beq.n	800290c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800289c:	f7fe f8ba 	bl	8000a14 <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	6a3a      	ldr	r2, [r7, #32]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d302      	bcc.n	80028b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80028ac:	6a3b      	ldr	r3, [r7, #32]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e03a      	b.n	800292c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	f003 0304 	and.w	r3, r3, #4
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d023      	beq.n	800290c <UART_WaitOnFlagUntilTimeout+0x8a>
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	2b80      	cmp	r3, #128	@ 0x80
 80028c8:	d020      	beq.n	800290c <UART_WaitOnFlagUntilTimeout+0x8a>
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	2b40      	cmp	r3, #64	@ 0x40
 80028ce:	d01d      	beq.n	800290c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b08      	cmp	r3, #8
 80028dc:	d116      	bne.n	800290c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80028de:	2300      	movs	r3, #0
 80028e0:	617b      	str	r3, [r7, #20]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	617b      	str	r3, [r7, #20]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	617b      	str	r3, [r7, #20]
 80028f2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80028f4:	68f8      	ldr	r0, [r7, #12]
 80028f6:	f000 f856 	bl	80029a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2208      	movs	r2, #8
 80028fe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e00f      	b.n	800292c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	4013      	ands	r3, r2
 8002916:	68ba      	ldr	r2, [r7, #8]
 8002918:	429a      	cmp	r2, r3
 800291a:	bf0c      	ite	eq
 800291c:	2301      	moveq	r3, #1
 800291e:	2300      	movne	r3, #0
 8002920:	b2db      	uxtb	r3, r3
 8002922:	461a      	mov	r2, r3
 8002924:	79fb      	ldrb	r3, [r7, #7]
 8002926:	429a      	cmp	r2, r3
 8002928:	d0b4      	beq.n	8002894 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3718      	adds	r7, #24
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	4613      	mov	r3, r2
 8002940:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	68ba      	ldr	r2, [r7, #8]
 8002946:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	88fa      	ldrh	r2, [r7, #6]
 800294c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	88fa      	ldrh	r2, [r7, #6]
 8002952:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2222      	movs	r2, #34	@ 0x22
 800295e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d007      	beq.n	800297a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	68da      	ldr	r2, [r3, #12]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002978:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	695a      	ldr	r2, [r3, #20]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f042 0201 	orr.w	r2, r2, #1
 8002988:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68da      	ldr	r2, [r3, #12]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f042 0220 	orr.w	r2, r2, #32
 8002998:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3714      	adds	r7, #20
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr

080029a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b095      	sub	sp, #84	@ 0x54
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	330c      	adds	r3, #12
 80029b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029b8:	e853 3f00 	ldrex	r3, [r3]
 80029bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80029be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80029c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	330c      	adds	r3, #12
 80029cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80029ce:	643a      	str	r2, [r7, #64]	@ 0x40
 80029d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80029d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80029d6:	e841 2300 	strex	r3, r2, [r1]
 80029da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80029dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1e5      	bne.n	80029ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	3314      	adds	r3, #20
 80029e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ea:	6a3b      	ldr	r3, [r7, #32]
 80029ec:	e853 3f00 	ldrex	r3, [r3]
 80029f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	f023 0301 	bic.w	r3, r3, #1
 80029f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	3314      	adds	r3, #20
 8002a00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a04:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a0a:	e841 2300 	strex	r3, r2, [r1]
 8002a0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1e5      	bne.n	80029e2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d119      	bne.n	8002a52 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	330c      	adds	r3, #12
 8002a24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	e853 3f00 	ldrex	r3, [r3]
 8002a2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	f023 0310 	bic.w	r3, r3, #16
 8002a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	330c      	adds	r3, #12
 8002a3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a3e:	61ba      	str	r2, [r7, #24]
 8002a40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a42:	6979      	ldr	r1, [r7, #20]
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	e841 2300 	strex	r3, r2, [r1]
 8002a4a:	613b      	str	r3, [r7, #16]
   return(result);
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1e5      	bne.n	8002a1e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2220      	movs	r2, #32
 8002a56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002a60:	bf00      	nop
 8002a62:	3754      	adds	r7, #84	@ 0x54
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr

08002a6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b084      	sub	sp, #16
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f7ff fee8 	bl	800285a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a8a:	bf00      	nop
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b085      	sub	sp, #20
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b21      	cmp	r3, #33	@ 0x21
 8002aa4:	d13e      	bne.n	8002b24 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002aae:	d114      	bne.n	8002ada <UART_Transmit_IT+0x48>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d110      	bne.n	8002ada <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a1b      	ldr	r3, [r3, #32]
 8002abc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	881b      	ldrh	r3, [r3, #0]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002acc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a1b      	ldr	r3, [r3, #32]
 8002ad2:	1c9a      	adds	r2, r3, #2
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	621a      	str	r2, [r3, #32]
 8002ad8:	e008      	b.n	8002aec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	1c59      	adds	r1, r3, #1
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6211      	str	r1, [r2, #32]
 8002ae4:	781a      	ldrb	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	4619      	mov	r1, r3
 8002afa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d10f      	bne.n	8002b20 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b0e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b1e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b20:	2300      	movs	r3, #0
 8002b22:	e000      	b.n	8002b26 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002b24:	2302      	movs	r3, #2
  }
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3714      	adds	r7, #20
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bc80      	pop	{r7}
 8002b2e:	4770      	bx	lr

08002b30 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68da      	ldr	r2, [r3, #12]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b46:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2220      	movs	r2, #32
 8002b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f7ff fe79 	bl	8002848 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b08c      	sub	sp, #48	@ 0x30
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b22      	cmp	r3, #34	@ 0x22
 8002b72:	f040 80ae 	bne.w	8002cd2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b7e:	d117      	bne.n	8002bb0 <UART_Receive_IT+0x50>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d113      	bne.n	8002bb0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b90:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b9e:	b29a      	uxth	r2, r3
 8002ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba8:	1c9a      	adds	r2, r3, #2
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bae:	e026      	b.n	8002bfe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bc2:	d007      	beq.n	8002bd4 <UART_Receive_IT+0x74>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d10a      	bne.n	8002be2 <UART_Receive_IT+0x82>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	691b      	ldr	r3, [r3, #16]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d106      	bne.n	8002be2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bde:	701a      	strb	r2, [r3, #0]
 8002be0:	e008      	b.n	8002bf4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bf2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf8:	1c5a      	adds	r2, r3, #1
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	3b01      	subs	r3, #1
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d15d      	bne.n	8002cce <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0220 	bic.w	r2, r2, #32
 8002c20:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68da      	ldr	r2, [r3, #12]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c30:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	695a      	ldr	r2, [r3, #20]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f022 0201 	bic.w	r2, r2, #1
 8002c40:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2220      	movs	r2, #32
 8002c46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d135      	bne.n	8002cc4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	330c      	adds	r3, #12
 8002c64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	e853 3f00 	ldrex	r3, [r3]
 8002c6c:	613b      	str	r3, [r7, #16]
   return(result);
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	f023 0310 	bic.w	r3, r3, #16
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	330c      	adds	r3, #12
 8002c7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c7e:	623a      	str	r2, [r7, #32]
 8002c80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c82:	69f9      	ldr	r1, [r7, #28]
 8002c84:	6a3a      	ldr	r2, [r7, #32]
 8002c86:	e841 2300 	strex	r3, r2, [r1]
 8002c8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1e5      	bne.n	8002c5e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b10      	cmp	r3, #16
 8002c9e:	d10a      	bne.n	8002cb6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	60fb      	str	r3, [r7, #12]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002cba:	4619      	mov	r1, r3
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f7ff fdd5 	bl	800286c <HAL_UARTEx_RxEventCallback>
 8002cc2:	e002      	b.n	8002cca <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f7fd fc8b 	bl	80005e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	e002      	b.n	8002cd4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e000      	b.n	8002cd4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002cd2:	2302      	movs	r3, #2
  }
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3730      	adds	r7, #48	@ 0x30
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689a      	ldr	r2, [r3, #8]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	695b      	ldr	r3, [r3, #20]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002d16:	f023 030c 	bic.w	r3, r3, #12
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	6812      	ldr	r2, [r2, #0]
 8002d1e:	68b9      	ldr	r1, [r7, #8]
 8002d20:	430b      	orrs	r3, r1
 8002d22:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	699a      	ldr	r2, [r3, #24]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	430a      	orrs	r2, r1
 8002d38:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a2c      	ldr	r2, [pc, #176]	@ (8002df0 <UART_SetConfig+0x114>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d103      	bne.n	8002d4c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002d44:	f7ff f882 	bl	8001e4c <HAL_RCC_GetPCLK2Freq>
 8002d48:	60f8      	str	r0, [r7, #12]
 8002d4a:	e002      	b.n	8002d52 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002d4c:	f7ff f86a 	bl	8001e24 <HAL_RCC_GetPCLK1Freq>
 8002d50:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	4613      	mov	r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	4413      	add	r3, r2
 8002d5a:	009a      	lsls	r2, r3, #2
 8002d5c:	441a      	add	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d68:	4a22      	ldr	r2, [pc, #136]	@ (8002df4 <UART_SetConfig+0x118>)
 8002d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6e:	095b      	lsrs	r3, r3, #5
 8002d70:	0119      	lsls	r1, r3, #4
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	4613      	mov	r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4413      	add	r3, r2
 8002d7a:	009a      	lsls	r2, r3, #2
 8002d7c:	441a      	add	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d88:	4b1a      	ldr	r3, [pc, #104]	@ (8002df4 <UART_SetConfig+0x118>)
 8002d8a:	fba3 0302 	umull	r0, r3, r3, r2
 8002d8e:	095b      	lsrs	r3, r3, #5
 8002d90:	2064      	movs	r0, #100	@ 0x64
 8002d92:	fb00 f303 	mul.w	r3, r0, r3
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	011b      	lsls	r3, r3, #4
 8002d9a:	3332      	adds	r3, #50	@ 0x32
 8002d9c:	4a15      	ldr	r2, [pc, #84]	@ (8002df4 <UART_SetConfig+0x118>)
 8002d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002da2:	095b      	lsrs	r3, r3, #5
 8002da4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002da8:	4419      	add	r1, r3
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	4613      	mov	r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4413      	add	r3, r2
 8002db2:	009a      	lsls	r2, r3, #2
 8002db4:	441a      	add	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8002df4 <UART_SetConfig+0x118>)
 8002dc2:	fba3 0302 	umull	r0, r3, r3, r2
 8002dc6:	095b      	lsrs	r3, r3, #5
 8002dc8:	2064      	movs	r0, #100	@ 0x64
 8002dca:	fb00 f303 	mul.w	r3, r0, r3
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	011b      	lsls	r3, r3, #4
 8002dd2:	3332      	adds	r3, #50	@ 0x32
 8002dd4:	4a07      	ldr	r2, [pc, #28]	@ (8002df4 <UART_SetConfig+0x118>)
 8002dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dda:	095b      	lsrs	r3, r3, #5
 8002ddc:	f003 020f 	and.w	r2, r3, #15
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	440a      	add	r2, r1
 8002de6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002de8:	bf00      	nop
 8002dea:	3710      	adds	r7, #16
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40013800 	.word	0x40013800
 8002df4:	51eb851f 	.word	0x51eb851f

08002df8 <std>:
 8002df8:	2300      	movs	r3, #0
 8002dfa:	b510      	push	{r4, lr}
 8002dfc:	4604      	mov	r4, r0
 8002dfe:	e9c0 3300 	strd	r3, r3, [r0]
 8002e02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002e06:	6083      	str	r3, [r0, #8]
 8002e08:	8181      	strh	r1, [r0, #12]
 8002e0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8002e0c:	81c2      	strh	r2, [r0, #14]
 8002e0e:	6183      	str	r3, [r0, #24]
 8002e10:	4619      	mov	r1, r3
 8002e12:	2208      	movs	r2, #8
 8002e14:	305c      	adds	r0, #92	@ 0x5c
 8002e16:	f000 f9f9 	bl	800320c <memset>
 8002e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e50 <std+0x58>)
 8002e1c:	6224      	str	r4, [r4, #32]
 8002e1e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002e20:	4b0c      	ldr	r3, [pc, #48]	@ (8002e54 <std+0x5c>)
 8002e22:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002e24:	4b0c      	ldr	r3, [pc, #48]	@ (8002e58 <std+0x60>)
 8002e26:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002e28:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <std+0x64>)
 8002e2a:	6323      	str	r3, [r4, #48]	@ 0x30
 8002e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e60 <std+0x68>)
 8002e2e:	429c      	cmp	r4, r3
 8002e30:	d006      	beq.n	8002e40 <std+0x48>
 8002e32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002e36:	4294      	cmp	r4, r2
 8002e38:	d002      	beq.n	8002e40 <std+0x48>
 8002e3a:	33d0      	adds	r3, #208	@ 0xd0
 8002e3c:	429c      	cmp	r4, r3
 8002e3e:	d105      	bne.n	8002e4c <std+0x54>
 8002e40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e48:	f000 ba58 	b.w	80032fc <__retarget_lock_init_recursive>
 8002e4c:	bd10      	pop	{r4, pc}
 8002e4e:	bf00      	nop
 8002e50:	0800305d 	.word	0x0800305d
 8002e54:	0800307f 	.word	0x0800307f
 8002e58:	080030b7 	.word	0x080030b7
 8002e5c:	080030db 	.word	0x080030db
 8002e60:	200001f8 	.word	0x200001f8

08002e64 <stdio_exit_handler>:
 8002e64:	4a02      	ldr	r2, [pc, #8]	@ (8002e70 <stdio_exit_handler+0xc>)
 8002e66:	4903      	ldr	r1, [pc, #12]	@ (8002e74 <stdio_exit_handler+0x10>)
 8002e68:	4803      	ldr	r0, [pc, #12]	@ (8002e78 <stdio_exit_handler+0x14>)
 8002e6a:	f000 b869 	b.w	8002f40 <_fwalk_sglue>
 8002e6e:	bf00      	nop
 8002e70:	2000000c 	.word	0x2000000c
 8002e74:	08003b91 	.word	0x08003b91
 8002e78:	2000001c 	.word	0x2000001c

08002e7c <cleanup_stdio>:
 8002e7c:	6841      	ldr	r1, [r0, #4]
 8002e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb0 <cleanup_stdio+0x34>)
 8002e80:	b510      	push	{r4, lr}
 8002e82:	4299      	cmp	r1, r3
 8002e84:	4604      	mov	r4, r0
 8002e86:	d001      	beq.n	8002e8c <cleanup_stdio+0x10>
 8002e88:	f000 fe82 	bl	8003b90 <_fflush_r>
 8002e8c:	68a1      	ldr	r1, [r4, #8]
 8002e8e:	4b09      	ldr	r3, [pc, #36]	@ (8002eb4 <cleanup_stdio+0x38>)
 8002e90:	4299      	cmp	r1, r3
 8002e92:	d002      	beq.n	8002e9a <cleanup_stdio+0x1e>
 8002e94:	4620      	mov	r0, r4
 8002e96:	f000 fe7b 	bl	8003b90 <_fflush_r>
 8002e9a:	68e1      	ldr	r1, [r4, #12]
 8002e9c:	4b06      	ldr	r3, [pc, #24]	@ (8002eb8 <cleanup_stdio+0x3c>)
 8002e9e:	4299      	cmp	r1, r3
 8002ea0:	d004      	beq.n	8002eac <cleanup_stdio+0x30>
 8002ea2:	4620      	mov	r0, r4
 8002ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ea8:	f000 be72 	b.w	8003b90 <_fflush_r>
 8002eac:	bd10      	pop	{r4, pc}
 8002eae:	bf00      	nop
 8002eb0:	200001f8 	.word	0x200001f8
 8002eb4:	20000260 	.word	0x20000260
 8002eb8:	200002c8 	.word	0x200002c8

08002ebc <global_stdio_init.part.0>:
 8002ebc:	b510      	push	{r4, lr}
 8002ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8002eec <global_stdio_init.part.0+0x30>)
 8002ec0:	4c0b      	ldr	r4, [pc, #44]	@ (8002ef0 <global_stdio_init.part.0+0x34>)
 8002ec2:	4a0c      	ldr	r2, [pc, #48]	@ (8002ef4 <global_stdio_init.part.0+0x38>)
 8002ec4:	4620      	mov	r0, r4
 8002ec6:	601a      	str	r2, [r3, #0]
 8002ec8:	2104      	movs	r1, #4
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f7ff ff94 	bl	8002df8 <std>
 8002ed0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	2109      	movs	r1, #9
 8002ed8:	f7ff ff8e 	bl	8002df8 <std>
 8002edc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ee6:	2112      	movs	r1, #18
 8002ee8:	f7ff bf86 	b.w	8002df8 <std>
 8002eec:	20000330 	.word	0x20000330
 8002ef0:	200001f8 	.word	0x200001f8
 8002ef4:	08002e65 	.word	0x08002e65

08002ef8 <__sfp_lock_acquire>:
 8002ef8:	4801      	ldr	r0, [pc, #4]	@ (8002f00 <__sfp_lock_acquire+0x8>)
 8002efa:	f000 ba00 	b.w	80032fe <__retarget_lock_acquire_recursive>
 8002efe:	bf00      	nop
 8002f00:	20000339 	.word	0x20000339

08002f04 <__sfp_lock_release>:
 8002f04:	4801      	ldr	r0, [pc, #4]	@ (8002f0c <__sfp_lock_release+0x8>)
 8002f06:	f000 b9fb 	b.w	8003300 <__retarget_lock_release_recursive>
 8002f0a:	bf00      	nop
 8002f0c:	20000339 	.word	0x20000339

08002f10 <__sinit>:
 8002f10:	b510      	push	{r4, lr}
 8002f12:	4604      	mov	r4, r0
 8002f14:	f7ff fff0 	bl	8002ef8 <__sfp_lock_acquire>
 8002f18:	6a23      	ldr	r3, [r4, #32]
 8002f1a:	b11b      	cbz	r3, 8002f24 <__sinit+0x14>
 8002f1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f20:	f7ff bff0 	b.w	8002f04 <__sfp_lock_release>
 8002f24:	4b04      	ldr	r3, [pc, #16]	@ (8002f38 <__sinit+0x28>)
 8002f26:	6223      	str	r3, [r4, #32]
 8002f28:	4b04      	ldr	r3, [pc, #16]	@ (8002f3c <__sinit+0x2c>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d1f5      	bne.n	8002f1c <__sinit+0xc>
 8002f30:	f7ff ffc4 	bl	8002ebc <global_stdio_init.part.0>
 8002f34:	e7f2      	b.n	8002f1c <__sinit+0xc>
 8002f36:	bf00      	nop
 8002f38:	08002e7d 	.word	0x08002e7d
 8002f3c:	20000330 	.word	0x20000330

08002f40 <_fwalk_sglue>:
 8002f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f44:	4607      	mov	r7, r0
 8002f46:	4688      	mov	r8, r1
 8002f48:	4614      	mov	r4, r2
 8002f4a:	2600      	movs	r6, #0
 8002f4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f50:	f1b9 0901 	subs.w	r9, r9, #1
 8002f54:	d505      	bpl.n	8002f62 <_fwalk_sglue+0x22>
 8002f56:	6824      	ldr	r4, [r4, #0]
 8002f58:	2c00      	cmp	r4, #0
 8002f5a:	d1f7      	bne.n	8002f4c <_fwalk_sglue+0xc>
 8002f5c:	4630      	mov	r0, r6
 8002f5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f62:	89ab      	ldrh	r3, [r5, #12]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d907      	bls.n	8002f78 <_fwalk_sglue+0x38>
 8002f68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	d003      	beq.n	8002f78 <_fwalk_sglue+0x38>
 8002f70:	4629      	mov	r1, r5
 8002f72:	4638      	mov	r0, r7
 8002f74:	47c0      	blx	r8
 8002f76:	4306      	orrs	r6, r0
 8002f78:	3568      	adds	r5, #104	@ 0x68
 8002f7a:	e7e9      	b.n	8002f50 <_fwalk_sglue+0x10>

08002f7c <iprintf>:
 8002f7c:	b40f      	push	{r0, r1, r2, r3}
 8002f7e:	b507      	push	{r0, r1, r2, lr}
 8002f80:	4906      	ldr	r1, [pc, #24]	@ (8002f9c <iprintf+0x20>)
 8002f82:	ab04      	add	r3, sp, #16
 8002f84:	6808      	ldr	r0, [r1, #0]
 8002f86:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f8a:	6881      	ldr	r1, [r0, #8]
 8002f8c:	9301      	str	r3, [sp, #4]
 8002f8e:	f000 fad7 	bl	8003540 <_vfiprintf_r>
 8002f92:	b003      	add	sp, #12
 8002f94:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f98:	b004      	add	sp, #16
 8002f9a:	4770      	bx	lr
 8002f9c:	20000018 	.word	0x20000018

08002fa0 <_puts_r>:
 8002fa0:	6a03      	ldr	r3, [r0, #32]
 8002fa2:	b570      	push	{r4, r5, r6, lr}
 8002fa4:	4605      	mov	r5, r0
 8002fa6:	460e      	mov	r6, r1
 8002fa8:	6884      	ldr	r4, [r0, #8]
 8002faa:	b90b      	cbnz	r3, 8002fb0 <_puts_r+0x10>
 8002fac:	f7ff ffb0 	bl	8002f10 <__sinit>
 8002fb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002fb2:	07db      	lsls	r3, r3, #31
 8002fb4:	d405      	bmi.n	8002fc2 <_puts_r+0x22>
 8002fb6:	89a3      	ldrh	r3, [r4, #12]
 8002fb8:	0598      	lsls	r0, r3, #22
 8002fba:	d402      	bmi.n	8002fc2 <_puts_r+0x22>
 8002fbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002fbe:	f000 f99e 	bl	80032fe <__retarget_lock_acquire_recursive>
 8002fc2:	89a3      	ldrh	r3, [r4, #12]
 8002fc4:	0719      	lsls	r1, r3, #28
 8002fc6:	d502      	bpl.n	8002fce <_puts_r+0x2e>
 8002fc8:	6923      	ldr	r3, [r4, #16]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d135      	bne.n	800303a <_puts_r+0x9a>
 8002fce:	4621      	mov	r1, r4
 8002fd0:	4628      	mov	r0, r5
 8002fd2:	f000 f8c5 	bl	8003160 <__swsetup_r>
 8002fd6:	b380      	cbz	r0, 800303a <_puts_r+0x9a>
 8002fd8:	f04f 35ff 	mov.w	r5, #4294967295
 8002fdc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002fde:	07da      	lsls	r2, r3, #31
 8002fe0:	d405      	bmi.n	8002fee <_puts_r+0x4e>
 8002fe2:	89a3      	ldrh	r3, [r4, #12]
 8002fe4:	059b      	lsls	r3, r3, #22
 8002fe6:	d402      	bmi.n	8002fee <_puts_r+0x4e>
 8002fe8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002fea:	f000 f989 	bl	8003300 <__retarget_lock_release_recursive>
 8002fee:	4628      	mov	r0, r5
 8002ff0:	bd70      	pop	{r4, r5, r6, pc}
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	da04      	bge.n	8003000 <_puts_r+0x60>
 8002ff6:	69a2      	ldr	r2, [r4, #24]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	dc17      	bgt.n	800302c <_puts_r+0x8c>
 8002ffc:	290a      	cmp	r1, #10
 8002ffe:	d015      	beq.n	800302c <_puts_r+0x8c>
 8003000:	6823      	ldr	r3, [r4, #0]
 8003002:	1c5a      	adds	r2, r3, #1
 8003004:	6022      	str	r2, [r4, #0]
 8003006:	7019      	strb	r1, [r3, #0]
 8003008:	68a3      	ldr	r3, [r4, #8]
 800300a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800300e:	3b01      	subs	r3, #1
 8003010:	60a3      	str	r3, [r4, #8]
 8003012:	2900      	cmp	r1, #0
 8003014:	d1ed      	bne.n	8002ff2 <_puts_r+0x52>
 8003016:	2b00      	cmp	r3, #0
 8003018:	da11      	bge.n	800303e <_puts_r+0x9e>
 800301a:	4622      	mov	r2, r4
 800301c:	210a      	movs	r1, #10
 800301e:	4628      	mov	r0, r5
 8003020:	f000 f85f 	bl	80030e2 <__swbuf_r>
 8003024:	3001      	adds	r0, #1
 8003026:	d0d7      	beq.n	8002fd8 <_puts_r+0x38>
 8003028:	250a      	movs	r5, #10
 800302a:	e7d7      	b.n	8002fdc <_puts_r+0x3c>
 800302c:	4622      	mov	r2, r4
 800302e:	4628      	mov	r0, r5
 8003030:	f000 f857 	bl	80030e2 <__swbuf_r>
 8003034:	3001      	adds	r0, #1
 8003036:	d1e7      	bne.n	8003008 <_puts_r+0x68>
 8003038:	e7ce      	b.n	8002fd8 <_puts_r+0x38>
 800303a:	3e01      	subs	r6, #1
 800303c:	e7e4      	b.n	8003008 <_puts_r+0x68>
 800303e:	6823      	ldr	r3, [r4, #0]
 8003040:	1c5a      	adds	r2, r3, #1
 8003042:	6022      	str	r2, [r4, #0]
 8003044:	220a      	movs	r2, #10
 8003046:	701a      	strb	r2, [r3, #0]
 8003048:	e7ee      	b.n	8003028 <_puts_r+0x88>
	...

0800304c <puts>:
 800304c:	4b02      	ldr	r3, [pc, #8]	@ (8003058 <puts+0xc>)
 800304e:	4601      	mov	r1, r0
 8003050:	6818      	ldr	r0, [r3, #0]
 8003052:	f7ff bfa5 	b.w	8002fa0 <_puts_r>
 8003056:	bf00      	nop
 8003058:	20000018 	.word	0x20000018

0800305c <__sread>:
 800305c:	b510      	push	{r4, lr}
 800305e:	460c      	mov	r4, r1
 8003060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003064:	f000 f8fc 	bl	8003260 <_read_r>
 8003068:	2800      	cmp	r0, #0
 800306a:	bfab      	itete	ge
 800306c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800306e:	89a3      	ldrhlt	r3, [r4, #12]
 8003070:	181b      	addge	r3, r3, r0
 8003072:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003076:	bfac      	ite	ge
 8003078:	6563      	strge	r3, [r4, #84]	@ 0x54
 800307a:	81a3      	strhlt	r3, [r4, #12]
 800307c:	bd10      	pop	{r4, pc}

0800307e <__swrite>:
 800307e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003082:	461f      	mov	r7, r3
 8003084:	898b      	ldrh	r3, [r1, #12]
 8003086:	4605      	mov	r5, r0
 8003088:	05db      	lsls	r3, r3, #23
 800308a:	460c      	mov	r4, r1
 800308c:	4616      	mov	r6, r2
 800308e:	d505      	bpl.n	800309c <__swrite+0x1e>
 8003090:	2302      	movs	r3, #2
 8003092:	2200      	movs	r2, #0
 8003094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003098:	f000 f8d0 	bl	800323c <_lseek_r>
 800309c:	89a3      	ldrh	r3, [r4, #12]
 800309e:	4632      	mov	r2, r6
 80030a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80030a4:	81a3      	strh	r3, [r4, #12]
 80030a6:	4628      	mov	r0, r5
 80030a8:	463b      	mov	r3, r7
 80030aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80030ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80030b2:	f000 b8e7 	b.w	8003284 <_write_r>

080030b6 <__sseek>:
 80030b6:	b510      	push	{r4, lr}
 80030b8:	460c      	mov	r4, r1
 80030ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030be:	f000 f8bd 	bl	800323c <_lseek_r>
 80030c2:	1c43      	adds	r3, r0, #1
 80030c4:	89a3      	ldrh	r3, [r4, #12]
 80030c6:	bf15      	itete	ne
 80030c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80030ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80030ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80030d2:	81a3      	strheq	r3, [r4, #12]
 80030d4:	bf18      	it	ne
 80030d6:	81a3      	strhne	r3, [r4, #12]
 80030d8:	bd10      	pop	{r4, pc}

080030da <__sclose>:
 80030da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030de:	f000 b89d 	b.w	800321c <_close_r>

080030e2 <__swbuf_r>:
 80030e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030e4:	460e      	mov	r6, r1
 80030e6:	4614      	mov	r4, r2
 80030e8:	4605      	mov	r5, r0
 80030ea:	b118      	cbz	r0, 80030f4 <__swbuf_r+0x12>
 80030ec:	6a03      	ldr	r3, [r0, #32]
 80030ee:	b90b      	cbnz	r3, 80030f4 <__swbuf_r+0x12>
 80030f0:	f7ff ff0e 	bl	8002f10 <__sinit>
 80030f4:	69a3      	ldr	r3, [r4, #24]
 80030f6:	60a3      	str	r3, [r4, #8]
 80030f8:	89a3      	ldrh	r3, [r4, #12]
 80030fa:	071a      	lsls	r2, r3, #28
 80030fc:	d501      	bpl.n	8003102 <__swbuf_r+0x20>
 80030fe:	6923      	ldr	r3, [r4, #16]
 8003100:	b943      	cbnz	r3, 8003114 <__swbuf_r+0x32>
 8003102:	4621      	mov	r1, r4
 8003104:	4628      	mov	r0, r5
 8003106:	f000 f82b 	bl	8003160 <__swsetup_r>
 800310a:	b118      	cbz	r0, 8003114 <__swbuf_r+0x32>
 800310c:	f04f 37ff 	mov.w	r7, #4294967295
 8003110:	4638      	mov	r0, r7
 8003112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003114:	6823      	ldr	r3, [r4, #0]
 8003116:	6922      	ldr	r2, [r4, #16]
 8003118:	b2f6      	uxtb	r6, r6
 800311a:	1a98      	subs	r0, r3, r2
 800311c:	6963      	ldr	r3, [r4, #20]
 800311e:	4637      	mov	r7, r6
 8003120:	4283      	cmp	r3, r0
 8003122:	dc05      	bgt.n	8003130 <__swbuf_r+0x4e>
 8003124:	4621      	mov	r1, r4
 8003126:	4628      	mov	r0, r5
 8003128:	f000 fd32 	bl	8003b90 <_fflush_r>
 800312c:	2800      	cmp	r0, #0
 800312e:	d1ed      	bne.n	800310c <__swbuf_r+0x2a>
 8003130:	68a3      	ldr	r3, [r4, #8]
 8003132:	3b01      	subs	r3, #1
 8003134:	60a3      	str	r3, [r4, #8]
 8003136:	6823      	ldr	r3, [r4, #0]
 8003138:	1c5a      	adds	r2, r3, #1
 800313a:	6022      	str	r2, [r4, #0]
 800313c:	701e      	strb	r6, [r3, #0]
 800313e:	6962      	ldr	r2, [r4, #20]
 8003140:	1c43      	adds	r3, r0, #1
 8003142:	429a      	cmp	r2, r3
 8003144:	d004      	beq.n	8003150 <__swbuf_r+0x6e>
 8003146:	89a3      	ldrh	r3, [r4, #12]
 8003148:	07db      	lsls	r3, r3, #31
 800314a:	d5e1      	bpl.n	8003110 <__swbuf_r+0x2e>
 800314c:	2e0a      	cmp	r6, #10
 800314e:	d1df      	bne.n	8003110 <__swbuf_r+0x2e>
 8003150:	4621      	mov	r1, r4
 8003152:	4628      	mov	r0, r5
 8003154:	f000 fd1c 	bl	8003b90 <_fflush_r>
 8003158:	2800      	cmp	r0, #0
 800315a:	d0d9      	beq.n	8003110 <__swbuf_r+0x2e>
 800315c:	e7d6      	b.n	800310c <__swbuf_r+0x2a>
	...

08003160 <__swsetup_r>:
 8003160:	b538      	push	{r3, r4, r5, lr}
 8003162:	4b29      	ldr	r3, [pc, #164]	@ (8003208 <__swsetup_r+0xa8>)
 8003164:	4605      	mov	r5, r0
 8003166:	6818      	ldr	r0, [r3, #0]
 8003168:	460c      	mov	r4, r1
 800316a:	b118      	cbz	r0, 8003174 <__swsetup_r+0x14>
 800316c:	6a03      	ldr	r3, [r0, #32]
 800316e:	b90b      	cbnz	r3, 8003174 <__swsetup_r+0x14>
 8003170:	f7ff fece 	bl	8002f10 <__sinit>
 8003174:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003178:	0719      	lsls	r1, r3, #28
 800317a:	d422      	bmi.n	80031c2 <__swsetup_r+0x62>
 800317c:	06da      	lsls	r2, r3, #27
 800317e:	d407      	bmi.n	8003190 <__swsetup_r+0x30>
 8003180:	2209      	movs	r2, #9
 8003182:	602a      	str	r2, [r5, #0]
 8003184:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003188:	f04f 30ff 	mov.w	r0, #4294967295
 800318c:	81a3      	strh	r3, [r4, #12]
 800318e:	e033      	b.n	80031f8 <__swsetup_r+0x98>
 8003190:	0758      	lsls	r0, r3, #29
 8003192:	d512      	bpl.n	80031ba <__swsetup_r+0x5a>
 8003194:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003196:	b141      	cbz	r1, 80031aa <__swsetup_r+0x4a>
 8003198:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800319c:	4299      	cmp	r1, r3
 800319e:	d002      	beq.n	80031a6 <__swsetup_r+0x46>
 80031a0:	4628      	mov	r0, r5
 80031a2:	f000 f8af 	bl	8003304 <_free_r>
 80031a6:	2300      	movs	r3, #0
 80031a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80031aa:	89a3      	ldrh	r3, [r4, #12]
 80031ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80031b0:	81a3      	strh	r3, [r4, #12]
 80031b2:	2300      	movs	r3, #0
 80031b4:	6063      	str	r3, [r4, #4]
 80031b6:	6923      	ldr	r3, [r4, #16]
 80031b8:	6023      	str	r3, [r4, #0]
 80031ba:	89a3      	ldrh	r3, [r4, #12]
 80031bc:	f043 0308 	orr.w	r3, r3, #8
 80031c0:	81a3      	strh	r3, [r4, #12]
 80031c2:	6923      	ldr	r3, [r4, #16]
 80031c4:	b94b      	cbnz	r3, 80031da <__swsetup_r+0x7a>
 80031c6:	89a3      	ldrh	r3, [r4, #12]
 80031c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80031cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031d0:	d003      	beq.n	80031da <__swsetup_r+0x7a>
 80031d2:	4621      	mov	r1, r4
 80031d4:	4628      	mov	r0, r5
 80031d6:	f000 fd28 	bl	8003c2a <__smakebuf_r>
 80031da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031de:	f013 0201 	ands.w	r2, r3, #1
 80031e2:	d00a      	beq.n	80031fa <__swsetup_r+0x9a>
 80031e4:	2200      	movs	r2, #0
 80031e6:	60a2      	str	r2, [r4, #8]
 80031e8:	6962      	ldr	r2, [r4, #20]
 80031ea:	4252      	negs	r2, r2
 80031ec:	61a2      	str	r2, [r4, #24]
 80031ee:	6922      	ldr	r2, [r4, #16]
 80031f0:	b942      	cbnz	r2, 8003204 <__swsetup_r+0xa4>
 80031f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80031f6:	d1c5      	bne.n	8003184 <__swsetup_r+0x24>
 80031f8:	bd38      	pop	{r3, r4, r5, pc}
 80031fa:	0799      	lsls	r1, r3, #30
 80031fc:	bf58      	it	pl
 80031fe:	6962      	ldrpl	r2, [r4, #20]
 8003200:	60a2      	str	r2, [r4, #8]
 8003202:	e7f4      	b.n	80031ee <__swsetup_r+0x8e>
 8003204:	2000      	movs	r0, #0
 8003206:	e7f7      	b.n	80031f8 <__swsetup_r+0x98>
 8003208:	20000018 	.word	0x20000018

0800320c <memset>:
 800320c:	4603      	mov	r3, r0
 800320e:	4402      	add	r2, r0
 8003210:	4293      	cmp	r3, r2
 8003212:	d100      	bne.n	8003216 <memset+0xa>
 8003214:	4770      	bx	lr
 8003216:	f803 1b01 	strb.w	r1, [r3], #1
 800321a:	e7f9      	b.n	8003210 <memset+0x4>

0800321c <_close_r>:
 800321c:	b538      	push	{r3, r4, r5, lr}
 800321e:	2300      	movs	r3, #0
 8003220:	4d05      	ldr	r5, [pc, #20]	@ (8003238 <_close_r+0x1c>)
 8003222:	4604      	mov	r4, r0
 8003224:	4608      	mov	r0, r1
 8003226:	602b      	str	r3, [r5, #0]
 8003228:	f7fd faeb 	bl	8000802 <_close>
 800322c:	1c43      	adds	r3, r0, #1
 800322e:	d102      	bne.n	8003236 <_close_r+0x1a>
 8003230:	682b      	ldr	r3, [r5, #0]
 8003232:	b103      	cbz	r3, 8003236 <_close_r+0x1a>
 8003234:	6023      	str	r3, [r4, #0]
 8003236:	bd38      	pop	{r3, r4, r5, pc}
 8003238:	20000334 	.word	0x20000334

0800323c <_lseek_r>:
 800323c:	b538      	push	{r3, r4, r5, lr}
 800323e:	4604      	mov	r4, r0
 8003240:	4608      	mov	r0, r1
 8003242:	4611      	mov	r1, r2
 8003244:	2200      	movs	r2, #0
 8003246:	4d05      	ldr	r5, [pc, #20]	@ (800325c <_lseek_r+0x20>)
 8003248:	602a      	str	r2, [r5, #0]
 800324a:	461a      	mov	r2, r3
 800324c:	f7fd fafd 	bl	800084a <_lseek>
 8003250:	1c43      	adds	r3, r0, #1
 8003252:	d102      	bne.n	800325a <_lseek_r+0x1e>
 8003254:	682b      	ldr	r3, [r5, #0]
 8003256:	b103      	cbz	r3, 800325a <_lseek_r+0x1e>
 8003258:	6023      	str	r3, [r4, #0]
 800325a:	bd38      	pop	{r3, r4, r5, pc}
 800325c:	20000334 	.word	0x20000334

08003260 <_read_r>:
 8003260:	b538      	push	{r3, r4, r5, lr}
 8003262:	4604      	mov	r4, r0
 8003264:	4608      	mov	r0, r1
 8003266:	4611      	mov	r1, r2
 8003268:	2200      	movs	r2, #0
 800326a:	4d05      	ldr	r5, [pc, #20]	@ (8003280 <_read_r+0x20>)
 800326c:	602a      	str	r2, [r5, #0]
 800326e:	461a      	mov	r2, r3
 8003270:	f7fd fa8e 	bl	8000790 <_read>
 8003274:	1c43      	adds	r3, r0, #1
 8003276:	d102      	bne.n	800327e <_read_r+0x1e>
 8003278:	682b      	ldr	r3, [r5, #0]
 800327a:	b103      	cbz	r3, 800327e <_read_r+0x1e>
 800327c:	6023      	str	r3, [r4, #0]
 800327e:	bd38      	pop	{r3, r4, r5, pc}
 8003280:	20000334 	.word	0x20000334

08003284 <_write_r>:
 8003284:	b538      	push	{r3, r4, r5, lr}
 8003286:	4604      	mov	r4, r0
 8003288:	4608      	mov	r0, r1
 800328a:	4611      	mov	r1, r2
 800328c:	2200      	movs	r2, #0
 800328e:	4d05      	ldr	r5, [pc, #20]	@ (80032a4 <_write_r+0x20>)
 8003290:	602a      	str	r2, [r5, #0]
 8003292:	461a      	mov	r2, r3
 8003294:	f7fd fa99 	bl	80007ca <_write>
 8003298:	1c43      	adds	r3, r0, #1
 800329a:	d102      	bne.n	80032a2 <_write_r+0x1e>
 800329c:	682b      	ldr	r3, [r5, #0]
 800329e:	b103      	cbz	r3, 80032a2 <_write_r+0x1e>
 80032a0:	6023      	str	r3, [r4, #0]
 80032a2:	bd38      	pop	{r3, r4, r5, pc}
 80032a4:	20000334 	.word	0x20000334

080032a8 <__errno>:
 80032a8:	4b01      	ldr	r3, [pc, #4]	@ (80032b0 <__errno+0x8>)
 80032aa:	6818      	ldr	r0, [r3, #0]
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	20000018 	.word	0x20000018

080032b4 <__libc_init_array>:
 80032b4:	b570      	push	{r4, r5, r6, lr}
 80032b6:	2600      	movs	r6, #0
 80032b8:	4d0c      	ldr	r5, [pc, #48]	@ (80032ec <__libc_init_array+0x38>)
 80032ba:	4c0d      	ldr	r4, [pc, #52]	@ (80032f0 <__libc_init_array+0x3c>)
 80032bc:	1b64      	subs	r4, r4, r5
 80032be:	10a4      	asrs	r4, r4, #2
 80032c0:	42a6      	cmp	r6, r4
 80032c2:	d109      	bne.n	80032d8 <__libc_init_array+0x24>
 80032c4:	f000 fd2e 	bl	8003d24 <_init>
 80032c8:	2600      	movs	r6, #0
 80032ca:	4d0a      	ldr	r5, [pc, #40]	@ (80032f4 <__libc_init_array+0x40>)
 80032cc:	4c0a      	ldr	r4, [pc, #40]	@ (80032f8 <__libc_init_array+0x44>)
 80032ce:	1b64      	subs	r4, r4, r5
 80032d0:	10a4      	asrs	r4, r4, #2
 80032d2:	42a6      	cmp	r6, r4
 80032d4:	d105      	bne.n	80032e2 <__libc_init_array+0x2e>
 80032d6:	bd70      	pop	{r4, r5, r6, pc}
 80032d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80032dc:	4798      	blx	r3
 80032de:	3601      	adds	r6, #1
 80032e0:	e7ee      	b.n	80032c0 <__libc_init_array+0xc>
 80032e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80032e6:	4798      	blx	r3
 80032e8:	3601      	adds	r6, #1
 80032ea:	e7f2      	b.n	80032d2 <__libc_init_array+0x1e>
 80032ec:	08003f14 	.word	0x08003f14
 80032f0:	08003f14 	.word	0x08003f14
 80032f4:	08003f14 	.word	0x08003f14
 80032f8:	08003f18 	.word	0x08003f18

080032fc <__retarget_lock_init_recursive>:
 80032fc:	4770      	bx	lr

080032fe <__retarget_lock_acquire_recursive>:
 80032fe:	4770      	bx	lr

08003300 <__retarget_lock_release_recursive>:
 8003300:	4770      	bx	lr
	...

08003304 <_free_r>:
 8003304:	b538      	push	{r3, r4, r5, lr}
 8003306:	4605      	mov	r5, r0
 8003308:	2900      	cmp	r1, #0
 800330a:	d040      	beq.n	800338e <_free_r+0x8a>
 800330c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003310:	1f0c      	subs	r4, r1, #4
 8003312:	2b00      	cmp	r3, #0
 8003314:	bfb8      	it	lt
 8003316:	18e4      	addlt	r4, r4, r3
 8003318:	f000 f8de 	bl	80034d8 <__malloc_lock>
 800331c:	4a1c      	ldr	r2, [pc, #112]	@ (8003390 <_free_r+0x8c>)
 800331e:	6813      	ldr	r3, [r2, #0]
 8003320:	b933      	cbnz	r3, 8003330 <_free_r+0x2c>
 8003322:	6063      	str	r3, [r4, #4]
 8003324:	6014      	str	r4, [r2, #0]
 8003326:	4628      	mov	r0, r5
 8003328:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800332c:	f000 b8da 	b.w	80034e4 <__malloc_unlock>
 8003330:	42a3      	cmp	r3, r4
 8003332:	d908      	bls.n	8003346 <_free_r+0x42>
 8003334:	6820      	ldr	r0, [r4, #0]
 8003336:	1821      	adds	r1, r4, r0
 8003338:	428b      	cmp	r3, r1
 800333a:	bf01      	itttt	eq
 800333c:	6819      	ldreq	r1, [r3, #0]
 800333e:	685b      	ldreq	r3, [r3, #4]
 8003340:	1809      	addeq	r1, r1, r0
 8003342:	6021      	streq	r1, [r4, #0]
 8003344:	e7ed      	b.n	8003322 <_free_r+0x1e>
 8003346:	461a      	mov	r2, r3
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	b10b      	cbz	r3, 8003350 <_free_r+0x4c>
 800334c:	42a3      	cmp	r3, r4
 800334e:	d9fa      	bls.n	8003346 <_free_r+0x42>
 8003350:	6811      	ldr	r1, [r2, #0]
 8003352:	1850      	adds	r0, r2, r1
 8003354:	42a0      	cmp	r0, r4
 8003356:	d10b      	bne.n	8003370 <_free_r+0x6c>
 8003358:	6820      	ldr	r0, [r4, #0]
 800335a:	4401      	add	r1, r0
 800335c:	1850      	adds	r0, r2, r1
 800335e:	4283      	cmp	r3, r0
 8003360:	6011      	str	r1, [r2, #0]
 8003362:	d1e0      	bne.n	8003326 <_free_r+0x22>
 8003364:	6818      	ldr	r0, [r3, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	4408      	add	r0, r1
 800336a:	6010      	str	r0, [r2, #0]
 800336c:	6053      	str	r3, [r2, #4]
 800336e:	e7da      	b.n	8003326 <_free_r+0x22>
 8003370:	d902      	bls.n	8003378 <_free_r+0x74>
 8003372:	230c      	movs	r3, #12
 8003374:	602b      	str	r3, [r5, #0]
 8003376:	e7d6      	b.n	8003326 <_free_r+0x22>
 8003378:	6820      	ldr	r0, [r4, #0]
 800337a:	1821      	adds	r1, r4, r0
 800337c:	428b      	cmp	r3, r1
 800337e:	bf01      	itttt	eq
 8003380:	6819      	ldreq	r1, [r3, #0]
 8003382:	685b      	ldreq	r3, [r3, #4]
 8003384:	1809      	addeq	r1, r1, r0
 8003386:	6021      	streq	r1, [r4, #0]
 8003388:	6063      	str	r3, [r4, #4]
 800338a:	6054      	str	r4, [r2, #4]
 800338c:	e7cb      	b.n	8003326 <_free_r+0x22>
 800338e:	bd38      	pop	{r3, r4, r5, pc}
 8003390:	20000340 	.word	0x20000340

08003394 <sbrk_aligned>:
 8003394:	b570      	push	{r4, r5, r6, lr}
 8003396:	4e0f      	ldr	r6, [pc, #60]	@ (80033d4 <sbrk_aligned+0x40>)
 8003398:	460c      	mov	r4, r1
 800339a:	6831      	ldr	r1, [r6, #0]
 800339c:	4605      	mov	r5, r0
 800339e:	b911      	cbnz	r1, 80033a6 <sbrk_aligned+0x12>
 80033a0:	f000 fca2 	bl	8003ce8 <_sbrk_r>
 80033a4:	6030      	str	r0, [r6, #0]
 80033a6:	4621      	mov	r1, r4
 80033a8:	4628      	mov	r0, r5
 80033aa:	f000 fc9d 	bl	8003ce8 <_sbrk_r>
 80033ae:	1c43      	adds	r3, r0, #1
 80033b0:	d103      	bne.n	80033ba <sbrk_aligned+0x26>
 80033b2:	f04f 34ff 	mov.w	r4, #4294967295
 80033b6:	4620      	mov	r0, r4
 80033b8:	bd70      	pop	{r4, r5, r6, pc}
 80033ba:	1cc4      	adds	r4, r0, #3
 80033bc:	f024 0403 	bic.w	r4, r4, #3
 80033c0:	42a0      	cmp	r0, r4
 80033c2:	d0f8      	beq.n	80033b6 <sbrk_aligned+0x22>
 80033c4:	1a21      	subs	r1, r4, r0
 80033c6:	4628      	mov	r0, r5
 80033c8:	f000 fc8e 	bl	8003ce8 <_sbrk_r>
 80033cc:	3001      	adds	r0, #1
 80033ce:	d1f2      	bne.n	80033b6 <sbrk_aligned+0x22>
 80033d0:	e7ef      	b.n	80033b2 <sbrk_aligned+0x1e>
 80033d2:	bf00      	nop
 80033d4:	2000033c 	.word	0x2000033c

080033d8 <_malloc_r>:
 80033d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033dc:	1ccd      	adds	r5, r1, #3
 80033de:	f025 0503 	bic.w	r5, r5, #3
 80033e2:	3508      	adds	r5, #8
 80033e4:	2d0c      	cmp	r5, #12
 80033e6:	bf38      	it	cc
 80033e8:	250c      	movcc	r5, #12
 80033ea:	2d00      	cmp	r5, #0
 80033ec:	4606      	mov	r6, r0
 80033ee:	db01      	blt.n	80033f4 <_malloc_r+0x1c>
 80033f0:	42a9      	cmp	r1, r5
 80033f2:	d904      	bls.n	80033fe <_malloc_r+0x26>
 80033f4:	230c      	movs	r3, #12
 80033f6:	6033      	str	r3, [r6, #0]
 80033f8:	2000      	movs	r0, #0
 80033fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80033fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80034d4 <_malloc_r+0xfc>
 8003402:	f000 f869 	bl	80034d8 <__malloc_lock>
 8003406:	f8d8 3000 	ldr.w	r3, [r8]
 800340a:	461c      	mov	r4, r3
 800340c:	bb44      	cbnz	r4, 8003460 <_malloc_r+0x88>
 800340e:	4629      	mov	r1, r5
 8003410:	4630      	mov	r0, r6
 8003412:	f7ff ffbf 	bl	8003394 <sbrk_aligned>
 8003416:	1c43      	adds	r3, r0, #1
 8003418:	4604      	mov	r4, r0
 800341a:	d158      	bne.n	80034ce <_malloc_r+0xf6>
 800341c:	f8d8 4000 	ldr.w	r4, [r8]
 8003420:	4627      	mov	r7, r4
 8003422:	2f00      	cmp	r7, #0
 8003424:	d143      	bne.n	80034ae <_malloc_r+0xd6>
 8003426:	2c00      	cmp	r4, #0
 8003428:	d04b      	beq.n	80034c2 <_malloc_r+0xea>
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	4639      	mov	r1, r7
 800342e:	4630      	mov	r0, r6
 8003430:	eb04 0903 	add.w	r9, r4, r3
 8003434:	f000 fc58 	bl	8003ce8 <_sbrk_r>
 8003438:	4581      	cmp	r9, r0
 800343a:	d142      	bne.n	80034c2 <_malloc_r+0xea>
 800343c:	6821      	ldr	r1, [r4, #0]
 800343e:	4630      	mov	r0, r6
 8003440:	1a6d      	subs	r5, r5, r1
 8003442:	4629      	mov	r1, r5
 8003444:	f7ff ffa6 	bl	8003394 <sbrk_aligned>
 8003448:	3001      	adds	r0, #1
 800344a:	d03a      	beq.n	80034c2 <_malloc_r+0xea>
 800344c:	6823      	ldr	r3, [r4, #0]
 800344e:	442b      	add	r3, r5
 8003450:	6023      	str	r3, [r4, #0]
 8003452:	f8d8 3000 	ldr.w	r3, [r8]
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	bb62      	cbnz	r2, 80034b4 <_malloc_r+0xdc>
 800345a:	f8c8 7000 	str.w	r7, [r8]
 800345e:	e00f      	b.n	8003480 <_malloc_r+0xa8>
 8003460:	6822      	ldr	r2, [r4, #0]
 8003462:	1b52      	subs	r2, r2, r5
 8003464:	d420      	bmi.n	80034a8 <_malloc_r+0xd0>
 8003466:	2a0b      	cmp	r2, #11
 8003468:	d917      	bls.n	800349a <_malloc_r+0xc2>
 800346a:	1961      	adds	r1, r4, r5
 800346c:	42a3      	cmp	r3, r4
 800346e:	6025      	str	r5, [r4, #0]
 8003470:	bf18      	it	ne
 8003472:	6059      	strne	r1, [r3, #4]
 8003474:	6863      	ldr	r3, [r4, #4]
 8003476:	bf08      	it	eq
 8003478:	f8c8 1000 	streq.w	r1, [r8]
 800347c:	5162      	str	r2, [r4, r5]
 800347e:	604b      	str	r3, [r1, #4]
 8003480:	4630      	mov	r0, r6
 8003482:	f000 f82f 	bl	80034e4 <__malloc_unlock>
 8003486:	f104 000b 	add.w	r0, r4, #11
 800348a:	1d23      	adds	r3, r4, #4
 800348c:	f020 0007 	bic.w	r0, r0, #7
 8003490:	1ac2      	subs	r2, r0, r3
 8003492:	bf1c      	itt	ne
 8003494:	1a1b      	subne	r3, r3, r0
 8003496:	50a3      	strne	r3, [r4, r2]
 8003498:	e7af      	b.n	80033fa <_malloc_r+0x22>
 800349a:	6862      	ldr	r2, [r4, #4]
 800349c:	42a3      	cmp	r3, r4
 800349e:	bf0c      	ite	eq
 80034a0:	f8c8 2000 	streq.w	r2, [r8]
 80034a4:	605a      	strne	r2, [r3, #4]
 80034a6:	e7eb      	b.n	8003480 <_malloc_r+0xa8>
 80034a8:	4623      	mov	r3, r4
 80034aa:	6864      	ldr	r4, [r4, #4]
 80034ac:	e7ae      	b.n	800340c <_malloc_r+0x34>
 80034ae:	463c      	mov	r4, r7
 80034b0:	687f      	ldr	r7, [r7, #4]
 80034b2:	e7b6      	b.n	8003422 <_malloc_r+0x4a>
 80034b4:	461a      	mov	r2, r3
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	42a3      	cmp	r3, r4
 80034ba:	d1fb      	bne.n	80034b4 <_malloc_r+0xdc>
 80034bc:	2300      	movs	r3, #0
 80034be:	6053      	str	r3, [r2, #4]
 80034c0:	e7de      	b.n	8003480 <_malloc_r+0xa8>
 80034c2:	230c      	movs	r3, #12
 80034c4:	4630      	mov	r0, r6
 80034c6:	6033      	str	r3, [r6, #0]
 80034c8:	f000 f80c 	bl	80034e4 <__malloc_unlock>
 80034cc:	e794      	b.n	80033f8 <_malloc_r+0x20>
 80034ce:	6005      	str	r5, [r0, #0]
 80034d0:	e7d6      	b.n	8003480 <_malloc_r+0xa8>
 80034d2:	bf00      	nop
 80034d4:	20000340 	.word	0x20000340

080034d8 <__malloc_lock>:
 80034d8:	4801      	ldr	r0, [pc, #4]	@ (80034e0 <__malloc_lock+0x8>)
 80034da:	f7ff bf10 	b.w	80032fe <__retarget_lock_acquire_recursive>
 80034de:	bf00      	nop
 80034e0:	20000338 	.word	0x20000338

080034e4 <__malloc_unlock>:
 80034e4:	4801      	ldr	r0, [pc, #4]	@ (80034ec <__malloc_unlock+0x8>)
 80034e6:	f7ff bf0b 	b.w	8003300 <__retarget_lock_release_recursive>
 80034ea:	bf00      	nop
 80034ec:	20000338 	.word	0x20000338

080034f0 <__sfputc_r>:
 80034f0:	6893      	ldr	r3, [r2, #8]
 80034f2:	b410      	push	{r4}
 80034f4:	3b01      	subs	r3, #1
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	6093      	str	r3, [r2, #8]
 80034fa:	da07      	bge.n	800350c <__sfputc_r+0x1c>
 80034fc:	6994      	ldr	r4, [r2, #24]
 80034fe:	42a3      	cmp	r3, r4
 8003500:	db01      	blt.n	8003506 <__sfputc_r+0x16>
 8003502:	290a      	cmp	r1, #10
 8003504:	d102      	bne.n	800350c <__sfputc_r+0x1c>
 8003506:	bc10      	pop	{r4}
 8003508:	f7ff bdeb 	b.w	80030e2 <__swbuf_r>
 800350c:	6813      	ldr	r3, [r2, #0]
 800350e:	1c58      	adds	r0, r3, #1
 8003510:	6010      	str	r0, [r2, #0]
 8003512:	7019      	strb	r1, [r3, #0]
 8003514:	4608      	mov	r0, r1
 8003516:	bc10      	pop	{r4}
 8003518:	4770      	bx	lr

0800351a <__sfputs_r>:
 800351a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800351c:	4606      	mov	r6, r0
 800351e:	460f      	mov	r7, r1
 8003520:	4614      	mov	r4, r2
 8003522:	18d5      	adds	r5, r2, r3
 8003524:	42ac      	cmp	r4, r5
 8003526:	d101      	bne.n	800352c <__sfputs_r+0x12>
 8003528:	2000      	movs	r0, #0
 800352a:	e007      	b.n	800353c <__sfputs_r+0x22>
 800352c:	463a      	mov	r2, r7
 800352e:	4630      	mov	r0, r6
 8003530:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003534:	f7ff ffdc 	bl	80034f0 <__sfputc_r>
 8003538:	1c43      	adds	r3, r0, #1
 800353a:	d1f3      	bne.n	8003524 <__sfputs_r+0xa>
 800353c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003540 <_vfiprintf_r>:
 8003540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003544:	460d      	mov	r5, r1
 8003546:	4614      	mov	r4, r2
 8003548:	4698      	mov	r8, r3
 800354a:	4606      	mov	r6, r0
 800354c:	b09d      	sub	sp, #116	@ 0x74
 800354e:	b118      	cbz	r0, 8003558 <_vfiprintf_r+0x18>
 8003550:	6a03      	ldr	r3, [r0, #32]
 8003552:	b90b      	cbnz	r3, 8003558 <_vfiprintf_r+0x18>
 8003554:	f7ff fcdc 	bl	8002f10 <__sinit>
 8003558:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800355a:	07d9      	lsls	r1, r3, #31
 800355c:	d405      	bmi.n	800356a <_vfiprintf_r+0x2a>
 800355e:	89ab      	ldrh	r3, [r5, #12]
 8003560:	059a      	lsls	r2, r3, #22
 8003562:	d402      	bmi.n	800356a <_vfiprintf_r+0x2a>
 8003564:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003566:	f7ff feca 	bl	80032fe <__retarget_lock_acquire_recursive>
 800356a:	89ab      	ldrh	r3, [r5, #12]
 800356c:	071b      	lsls	r3, r3, #28
 800356e:	d501      	bpl.n	8003574 <_vfiprintf_r+0x34>
 8003570:	692b      	ldr	r3, [r5, #16]
 8003572:	b99b      	cbnz	r3, 800359c <_vfiprintf_r+0x5c>
 8003574:	4629      	mov	r1, r5
 8003576:	4630      	mov	r0, r6
 8003578:	f7ff fdf2 	bl	8003160 <__swsetup_r>
 800357c:	b170      	cbz	r0, 800359c <_vfiprintf_r+0x5c>
 800357e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003580:	07dc      	lsls	r4, r3, #31
 8003582:	d504      	bpl.n	800358e <_vfiprintf_r+0x4e>
 8003584:	f04f 30ff 	mov.w	r0, #4294967295
 8003588:	b01d      	add	sp, #116	@ 0x74
 800358a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800358e:	89ab      	ldrh	r3, [r5, #12]
 8003590:	0598      	lsls	r0, r3, #22
 8003592:	d4f7      	bmi.n	8003584 <_vfiprintf_r+0x44>
 8003594:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003596:	f7ff feb3 	bl	8003300 <__retarget_lock_release_recursive>
 800359a:	e7f3      	b.n	8003584 <_vfiprintf_r+0x44>
 800359c:	2300      	movs	r3, #0
 800359e:	9309      	str	r3, [sp, #36]	@ 0x24
 80035a0:	2320      	movs	r3, #32
 80035a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80035a6:	2330      	movs	r3, #48	@ 0x30
 80035a8:	f04f 0901 	mov.w	r9, #1
 80035ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80035b0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800375c <_vfiprintf_r+0x21c>
 80035b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80035b8:	4623      	mov	r3, r4
 80035ba:	469a      	mov	sl, r3
 80035bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035c0:	b10a      	cbz	r2, 80035c6 <_vfiprintf_r+0x86>
 80035c2:	2a25      	cmp	r2, #37	@ 0x25
 80035c4:	d1f9      	bne.n	80035ba <_vfiprintf_r+0x7a>
 80035c6:	ebba 0b04 	subs.w	fp, sl, r4
 80035ca:	d00b      	beq.n	80035e4 <_vfiprintf_r+0xa4>
 80035cc:	465b      	mov	r3, fp
 80035ce:	4622      	mov	r2, r4
 80035d0:	4629      	mov	r1, r5
 80035d2:	4630      	mov	r0, r6
 80035d4:	f7ff ffa1 	bl	800351a <__sfputs_r>
 80035d8:	3001      	adds	r0, #1
 80035da:	f000 80a7 	beq.w	800372c <_vfiprintf_r+0x1ec>
 80035de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80035e0:	445a      	add	r2, fp
 80035e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80035e4:	f89a 3000 	ldrb.w	r3, [sl]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f000 809f 	beq.w	800372c <_vfiprintf_r+0x1ec>
 80035ee:	2300      	movs	r3, #0
 80035f0:	f04f 32ff 	mov.w	r2, #4294967295
 80035f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80035f8:	f10a 0a01 	add.w	sl, sl, #1
 80035fc:	9304      	str	r3, [sp, #16]
 80035fe:	9307      	str	r3, [sp, #28]
 8003600:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003604:	931a      	str	r3, [sp, #104]	@ 0x68
 8003606:	4654      	mov	r4, sl
 8003608:	2205      	movs	r2, #5
 800360a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800360e:	4853      	ldr	r0, [pc, #332]	@ (800375c <_vfiprintf_r+0x21c>)
 8003610:	f000 fb7a 	bl	8003d08 <memchr>
 8003614:	9a04      	ldr	r2, [sp, #16]
 8003616:	b9d8      	cbnz	r0, 8003650 <_vfiprintf_r+0x110>
 8003618:	06d1      	lsls	r1, r2, #27
 800361a:	bf44      	itt	mi
 800361c:	2320      	movmi	r3, #32
 800361e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003622:	0713      	lsls	r3, r2, #28
 8003624:	bf44      	itt	mi
 8003626:	232b      	movmi	r3, #43	@ 0x2b
 8003628:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800362c:	f89a 3000 	ldrb.w	r3, [sl]
 8003630:	2b2a      	cmp	r3, #42	@ 0x2a
 8003632:	d015      	beq.n	8003660 <_vfiprintf_r+0x120>
 8003634:	4654      	mov	r4, sl
 8003636:	2000      	movs	r0, #0
 8003638:	f04f 0c0a 	mov.w	ip, #10
 800363c:	9a07      	ldr	r2, [sp, #28]
 800363e:	4621      	mov	r1, r4
 8003640:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003644:	3b30      	subs	r3, #48	@ 0x30
 8003646:	2b09      	cmp	r3, #9
 8003648:	d94b      	bls.n	80036e2 <_vfiprintf_r+0x1a2>
 800364a:	b1b0      	cbz	r0, 800367a <_vfiprintf_r+0x13a>
 800364c:	9207      	str	r2, [sp, #28]
 800364e:	e014      	b.n	800367a <_vfiprintf_r+0x13a>
 8003650:	eba0 0308 	sub.w	r3, r0, r8
 8003654:	fa09 f303 	lsl.w	r3, r9, r3
 8003658:	4313      	orrs	r3, r2
 800365a:	46a2      	mov	sl, r4
 800365c:	9304      	str	r3, [sp, #16]
 800365e:	e7d2      	b.n	8003606 <_vfiprintf_r+0xc6>
 8003660:	9b03      	ldr	r3, [sp, #12]
 8003662:	1d19      	adds	r1, r3, #4
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	9103      	str	r1, [sp, #12]
 8003668:	2b00      	cmp	r3, #0
 800366a:	bfbb      	ittet	lt
 800366c:	425b      	neglt	r3, r3
 800366e:	f042 0202 	orrlt.w	r2, r2, #2
 8003672:	9307      	strge	r3, [sp, #28]
 8003674:	9307      	strlt	r3, [sp, #28]
 8003676:	bfb8      	it	lt
 8003678:	9204      	strlt	r2, [sp, #16]
 800367a:	7823      	ldrb	r3, [r4, #0]
 800367c:	2b2e      	cmp	r3, #46	@ 0x2e
 800367e:	d10a      	bne.n	8003696 <_vfiprintf_r+0x156>
 8003680:	7863      	ldrb	r3, [r4, #1]
 8003682:	2b2a      	cmp	r3, #42	@ 0x2a
 8003684:	d132      	bne.n	80036ec <_vfiprintf_r+0x1ac>
 8003686:	9b03      	ldr	r3, [sp, #12]
 8003688:	3402      	adds	r4, #2
 800368a:	1d1a      	adds	r2, r3, #4
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	9203      	str	r2, [sp, #12]
 8003690:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003694:	9305      	str	r3, [sp, #20]
 8003696:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003760 <_vfiprintf_r+0x220>
 800369a:	2203      	movs	r2, #3
 800369c:	4650      	mov	r0, sl
 800369e:	7821      	ldrb	r1, [r4, #0]
 80036a0:	f000 fb32 	bl	8003d08 <memchr>
 80036a4:	b138      	cbz	r0, 80036b6 <_vfiprintf_r+0x176>
 80036a6:	2240      	movs	r2, #64	@ 0x40
 80036a8:	9b04      	ldr	r3, [sp, #16]
 80036aa:	eba0 000a 	sub.w	r0, r0, sl
 80036ae:	4082      	lsls	r2, r0
 80036b0:	4313      	orrs	r3, r2
 80036b2:	3401      	adds	r4, #1
 80036b4:	9304      	str	r3, [sp, #16]
 80036b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036ba:	2206      	movs	r2, #6
 80036bc:	4829      	ldr	r0, [pc, #164]	@ (8003764 <_vfiprintf_r+0x224>)
 80036be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80036c2:	f000 fb21 	bl	8003d08 <memchr>
 80036c6:	2800      	cmp	r0, #0
 80036c8:	d03f      	beq.n	800374a <_vfiprintf_r+0x20a>
 80036ca:	4b27      	ldr	r3, [pc, #156]	@ (8003768 <_vfiprintf_r+0x228>)
 80036cc:	bb1b      	cbnz	r3, 8003716 <_vfiprintf_r+0x1d6>
 80036ce:	9b03      	ldr	r3, [sp, #12]
 80036d0:	3307      	adds	r3, #7
 80036d2:	f023 0307 	bic.w	r3, r3, #7
 80036d6:	3308      	adds	r3, #8
 80036d8:	9303      	str	r3, [sp, #12]
 80036da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80036dc:	443b      	add	r3, r7
 80036de:	9309      	str	r3, [sp, #36]	@ 0x24
 80036e0:	e76a      	b.n	80035b8 <_vfiprintf_r+0x78>
 80036e2:	460c      	mov	r4, r1
 80036e4:	2001      	movs	r0, #1
 80036e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80036ea:	e7a8      	b.n	800363e <_vfiprintf_r+0xfe>
 80036ec:	2300      	movs	r3, #0
 80036ee:	f04f 0c0a 	mov.w	ip, #10
 80036f2:	4619      	mov	r1, r3
 80036f4:	3401      	adds	r4, #1
 80036f6:	9305      	str	r3, [sp, #20]
 80036f8:	4620      	mov	r0, r4
 80036fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80036fe:	3a30      	subs	r2, #48	@ 0x30
 8003700:	2a09      	cmp	r2, #9
 8003702:	d903      	bls.n	800370c <_vfiprintf_r+0x1cc>
 8003704:	2b00      	cmp	r3, #0
 8003706:	d0c6      	beq.n	8003696 <_vfiprintf_r+0x156>
 8003708:	9105      	str	r1, [sp, #20]
 800370a:	e7c4      	b.n	8003696 <_vfiprintf_r+0x156>
 800370c:	4604      	mov	r4, r0
 800370e:	2301      	movs	r3, #1
 8003710:	fb0c 2101 	mla	r1, ip, r1, r2
 8003714:	e7f0      	b.n	80036f8 <_vfiprintf_r+0x1b8>
 8003716:	ab03      	add	r3, sp, #12
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	462a      	mov	r2, r5
 800371c:	4630      	mov	r0, r6
 800371e:	4b13      	ldr	r3, [pc, #76]	@ (800376c <_vfiprintf_r+0x22c>)
 8003720:	a904      	add	r1, sp, #16
 8003722:	f3af 8000 	nop.w
 8003726:	4607      	mov	r7, r0
 8003728:	1c78      	adds	r0, r7, #1
 800372a:	d1d6      	bne.n	80036da <_vfiprintf_r+0x19a>
 800372c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800372e:	07d9      	lsls	r1, r3, #31
 8003730:	d405      	bmi.n	800373e <_vfiprintf_r+0x1fe>
 8003732:	89ab      	ldrh	r3, [r5, #12]
 8003734:	059a      	lsls	r2, r3, #22
 8003736:	d402      	bmi.n	800373e <_vfiprintf_r+0x1fe>
 8003738:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800373a:	f7ff fde1 	bl	8003300 <__retarget_lock_release_recursive>
 800373e:	89ab      	ldrh	r3, [r5, #12]
 8003740:	065b      	lsls	r3, r3, #25
 8003742:	f53f af1f 	bmi.w	8003584 <_vfiprintf_r+0x44>
 8003746:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003748:	e71e      	b.n	8003588 <_vfiprintf_r+0x48>
 800374a:	ab03      	add	r3, sp, #12
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	462a      	mov	r2, r5
 8003750:	4630      	mov	r0, r6
 8003752:	4b06      	ldr	r3, [pc, #24]	@ (800376c <_vfiprintf_r+0x22c>)
 8003754:	a904      	add	r1, sp, #16
 8003756:	f000 f87d 	bl	8003854 <_printf_i>
 800375a:	e7e4      	b.n	8003726 <_vfiprintf_r+0x1e6>
 800375c:	08003ede 	.word	0x08003ede
 8003760:	08003ee4 	.word	0x08003ee4
 8003764:	08003ee8 	.word	0x08003ee8
 8003768:	00000000 	.word	0x00000000
 800376c:	0800351b 	.word	0x0800351b

08003770 <_printf_common>:
 8003770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003774:	4616      	mov	r6, r2
 8003776:	4698      	mov	r8, r3
 8003778:	688a      	ldr	r2, [r1, #8]
 800377a:	690b      	ldr	r3, [r1, #16]
 800377c:	4607      	mov	r7, r0
 800377e:	4293      	cmp	r3, r2
 8003780:	bfb8      	it	lt
 8003782:	4613      	movlt	r3, r2
 8003784:	6033      	str	r3, [r6, #0]
 8003786:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800378a:	460c      	mov	r4, r1
 800378c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003790:	b10a      	cbz	r2, 8003796 <_printf_common+0x26>
 8003792:	3301      	adds	r3, #1
 8003794:	6033      	str	r3, [r6, #0]
 8003796:	6823      	ldr	r3, [r4, #0]
 8003798:	0699      	lsls	r1, r3, #26
 800379a:	bf42      	ittt	mi
 800379c:	6833      	ldrmi	r3, [r6, #0]
 800379e:	3302      	addmi	r3, #2
 80037a0:	6033      	strmi	r3, [r6, #0]
 80037a2:	6825      	ldr	r5, [r4, #0]
 80037a4:	f015 0506 	ands.w	r5, r5, #6
 80037a8:	d106      	bne.n	80037b8 <_printf_common+0x48>
 80037aa:	f104 0a19 	add.w	sl, r4, #25
 80037ae:	68e3      	ldr	r3, [r4, #12]
 80037b0:	6832      	ldr	r2, [r6, #0]
 80037b2:	1a9b      	subs	r3, r3, r2
 80037b4:	42ab      	cmp	r3, r5
 80037b6:	dc2b      	bgt.n	8003810 <_printf_common+0xa0>
 80037b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037bc:	6822      	ldr	r2, [r4, #0]
 80037be:	3b00      	subs	r3, #0
 80037c0:	bf18      	it	ne
 80037c2:	2301      	movne	r3, #1
 80037c4:	0692      	lsls	r2, r2, #26
 80037c6:	d430      	bmi.n	800382a <_printf_common+0xba>
 80037c8:	4641      	mov	r1, r8
 80037ca:	4638      	mov	r0, r7
 80037cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037d0:	47c8      	blx	r9
 80037d2:	3001      	adds	r0, #1
 80037d4:	d023      	beq.n	800381e <_printf_common+0xae>
 80037d6:	6823      	ldr	r3, [r4, #0]
 80037d8:	6922      	ldr	r2, [r4, #16]
 80037da:	f003 0306 	and.w	r3, r3, #6
 80037de:	2b04      	cmp	r3, #4
 80037e0:	bf14      	ite	ne
 80037e2:	2500      	movne	r5, #0
 80037e4:	6833      	ldreq	r3, [r6, #0]
 80037e6:	f04f 0600 	mov.w	r6, #0
 80037ea:	bf08      	it	eq
 80037ec:	68e5      	ldreq	r5, [r4, #12]
 80037ee:	f104 041a 	add.w	r4, r4, #26
 80037f2:	bf08      	it	eq
 80037f4:	1aed      	subeq	r5, r5, r3
 80037f6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80037fa:	bf08      	it	eq
 80037fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003800:	4293      	cmp	r3, r2
 8003802:	bfc4      	itt	gt
 8003804:	1a9b      	subgt	r3, r3, r2
 8003806:	18ed      	addgt	r5, r5, r3
 8003808:	42b5      	cmp	r5, r6
 800380a:	d11a      	bne.n	8003842 <_printf_common+0xd2>
 800380c:	2000      	movs	r0, #0
 800380e:	e008      	b.n	8003822 <_printf_common+0xb2>
 8003810:	2301      	movs	r3, #1
 8003812:	4652      	mov	r2, sl
 8003814:	4641      	mov	r1, r8
 8003816:	4638      	mov	r0, r7
 8003818:	47c8      	blx	r9
 800381a:	3001      	adds	r0, #1
 800381c:	d103      	bne.n	8003826 <_printf_common+0xb6>
 800381e:	f04f 30ff 	mov.w	r0, #4294967295
 8003822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003826:	3501      	adds	r5, #1
 8003828:	e7c1      	b.n	80037ae <_printf_common+0x3e>
 800382a:	2030      	movs	r0, #48	@ 0x30
 800382c:	18e1      	adds	r1, r4, r3
 800382e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003832:	1c5a      	adds	r2, r3, #1
 8003834:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003838:	4422      	add	r2, r4
 800383a:	3302      	adds	r3, #2
 800383c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003840:	e7c2      	b.n	80037c8 <_printf_common+0x58>
 8003842:	2301      	movs	r3, #1
 8003844:	4622      	mov	r2, r4
 8003846:	4641      	mov	r1, r8
 8003848:	4638      	mov	r0, r7
 800384a:	47c8      	blx	r9
 800384c:	3001      	adds	r0, #1
 800384e:	d0e6      	beq.n	800381e <_printf_common+0xae>
 8003850:	3601      	adds	r6, #1
 8003852:	e7d9      	b.n	8003808 <_printf_common+0x98>

08003854 <_printf_i>:
 8003854:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003858:	7e0f      	ldrb	r7, [r1, #24]
 800385a:	4691      	mov	r9, r2
 800385c:	2f78      	cmp	r7, #120	@ 0x78
 800385e:	4680      	mov	r8, r0
 8003860:	460c      	mov	r4, r1
 8003862:	469a      	mov	sl, r3
 8003864:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003866:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800386a:	d807      	bhi.n	800387c <_printf_i+0x28>
 800386c:	2f62      	cmp	r7, #98	@ 0x62
 800386e:	d80a      	bhi.n	8003886 <_printf_i+0x32>
 8003870:	2f00      	cmp	r7, #0
 8003872:	f000 80d1 	beq.w	8003a18 <_printf_i+0x1c4>
 8003876:	2f58      	cmp	r7, #88	@ 0x58
 8003878:	f000 80b8 	beq.w	80039ec <_printf_i+0x198>
 800387c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003880:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003884:	e03a      	b.n	80038fc <_printf_i+0xa8>
 8003886:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800388a:	2b15      	cmp	r3, #21
 800388c:	d8f6      	bhi.n	800387c <_printf_i+0x28>
 800388e:	a101      	add	r1, pc, #4	@ (adr r1, 8003894 <_printf_i+0x40>)
 8003890:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003894:	080038ed 	.word	0x080038ed
 8003898:	08003901 	.word	0x08003901
 800389c:	0800387d 	.word	0x0800387d
 80038a0:	0800387d 	.word	0x0800387d
 80038a4:	0800387d 	.word	0x0800387d
 80038a8:	0800387d 	.word	0x0800387d
 80038ac:	08003901 	.word	0x08003901
 80038b0:	0800387d 	.word	0x0800387d
 80038b4:	0800387d 	.word	0x0800387d
 80038b8:	0800387d 	.word	0x0800387d
 80038bc:	0800387d 	.word	0x0800387d
 80038c0:	080039ff 	.word	0x080039ff
 80038c4:	0800392b 	.word	0x0800392b
 80038c8:	080039b9 	.word	0x080039b9
 80038cc:	0800387d 	.word	0x0800387d
 80038d0:	0800387d 	.word	0x0800387d
 80038d4:	08003a21 	.word	0x08003a21
 80038d8:	0800387d 	.word	0x0800387d
 80038dc:	0800392b 	.word	0x0800392b
 80038e0:	0800387d 	.word	0x0800387d
 80038e4:	0800387d 	.word	0x0800387d
 80038e8:	080039c1 	.word	0x080039c1
 80038ec:	6833      	ldr	r3, [r6, #0]
 80038ee:	1d1a      	adds	r2, r3, #4
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	6032      	str	r2, [r6, #0]
 80038f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80038fc:	2301      	movs	r3, #1
 80038fe:	e09c      	b.n	8003a3a <_printf_i+0x1e6>
 8003900:	6833      	ldr	r3, [r6, #0]
 8003902:	6820      	ldr	r0, [r4, #0]
 8003904:	1d19      	adds	r1, r3, #4
 8003906:	6031      	str	r1, [r6, #0]
 8003908:	0606      	lsls	r6, r0, #24
 800390a:	d501      	bpl.n	8003910 <_printf_i+0xbc>
 800390c:	681d      	ldr	r5, [r3, #0]
 800390e:	e003      	b.n	8003918 <_printf_i+0xc4>
 8003910:	0645      	lsls	r5, r0, #25
 8003912:	d5fb      	bpl.n	800390c <_printf_i+0xb8>
 8003914:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003918:	2d00      	cmp	r5, #0
 800391a:	da03      	bge.n	8003924 <_printf_i+0xd0>
 800391c:	232d      	movs	r3, #45	@ 0x2d
 800391e:	426d      	negs	r5, r5
 8003920:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003924:	230a      	movs	r3, #10
 8003926:	4858      	ldr	r0, [pc, #352]	@ (8003a88 <_printf_i+0x234>)
 8003928:	e011      	b.n	800394e <_printf_i+0xfa>
 800392a:	6821      	ldr	r1, [r4, #0]
 800392c:	6833      	ldr	r3, [r6, #0]
 800392e:	0608      	lsls	r0, r1, #24
 8003930:	f853 5b04 	ldr.w	r5, [r3], #4
 8003934:	d402      	bmi.n	800393c <_printf_i+0xe8>
 8003936:	0649      	lsls	r1, r1, #25
 8003938:	bf48      	it	mi
 800393a:	b2ad      	uxthmi	r5, r5
 800393c:	2f6f      	cmp	r7, #111	@ 0x6f
 800393e:	6033      	str	r3, [r6, #0]
 8003940:	bf14      	ite	ne
 8003942:	230a      	movne	r3, #10
 8003944:	2308      	moveq	r3, #8
 8003946:	4850      	ldr	r0, [pc, #320]	@ (8003a88 <_printf_i+0x234>)
 8003948:	2100      	movs	r1, #0
 800394a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800394e:	6866      	ldr	r6, [r4, #4]
 8003950:	2e00      	cmp	r6, #0
 8003952:	60a6      	str	r6, [r4, #8]
 8003954:	db05      	blt.n	8003962 <_printf_i+0x10e>
 8003956:	6821      	ldr	r1, [r4, #0]
 8003958:	432e      	orrs	r6, r5
 800395a:	f021 0104 	bic.w	r1, r1, #4
 800395e:	6021      	str	r1, [r4, #0]
 8003960:	d04b      	beq.n	80039fa <_printf_i+0x1a6>
 8003962:	4616      	mov	r6, r2
 8003964:	fbb5 f1f3 	udiv	r1, r5, r3
 8003968:	fb03 5711 	mls	r7, r3, r1, r5
 800396c:	5dc7      	ldrb	r7, [r0, r7]
 800396e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003972:	462f      	mov	r7, r5
 8003974:	42bb      	cmp	r3, r7
 8003976:	460d      	mov	r5, r1
 8003978:	d9f4      	bls.n	8003964 <_printf_i+0x110>
 800397a:	2b08      	cmp	r3, #8
 800397c:	d10b      	bne.n	8003996 <_printf_i+0x142>
 800397e:	6823      	ldr	r3, [r4, #0]
 8003980:	07df      	lsls	r7, r3, #31
 8003982:	d508      	bpl.n	8003996 <_printf_i+0x142>
 8003984:	6923      	ldr	r3, [r4, #16]
 8003986:	6861      	ldr	r1, [r4, #4]
 8003988:	4299      	cmp	r1, r3
 800398a:	bfde      	ittt	le
 800398c:	2330      	movle	r3, #48	@ 0x30
 800398e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003992:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003996:	1b92      	subs	r2, r2, r6
 8003998:	6122      	str	r2, [r4, #16]
 800399a:	464b      	mov	r3, r9
 800399c:	4621      	mov	r1, r4
 800399e:	4640      	mov	r0, r8
 80039a0:	f8cd a000 	str.w	sl, [sp]
 80039a4:	aa03      	add	r2, sp, #12
 80039a6:	f7ff fee3 	bl	8003770 <_printf_common>
 80039aa:	3001      	adds	r0, #1
 80039ac:	d14a      	bne.n	8003a44 <_printf_i+0x1f0>
 80039ae:	f04f 30ff 	mov.w	r0, #4294967295
 80039b2:	b004      	add	sp, #16
 80039b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039b8:	6823      	ldr	r3, [r4, #0]
 80039ba:	f043 0320 	orr.w	r3, r3, #32
 80039be:	6023      	str	r3, [r4, #0]
 80039c0:	2778      	movs	r7, #120	@ 0x78
 80039c2:	4832      	ldr	r0, [pc, #200]	@ (8003a8c <_printf_i+0x238>)
 80039c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	6831      	ldr	r1, [r6, #0]
 80039cc:	061f      	lsls	r7, r3, #24
 80039ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80039d2:	d402      	bmi.n	80039da <_printf_i+0x186>
 80039d4:	065f      	lsls	r7, r3, #25
 80039d6:	bf48      	it	mi
 80039d8:	b2ad      	uxthmi	r5, r5
 80039da:	6031      	str	r1, [r6, #0]
 80039dc:	07d9      	lsls	r1, r3, #31
 80039de:	bf44      	itt	mi
 80039e0:	f043 0320 	orrmi.w	r3, r3, #32
 80039e4:	6023      	strmi	r3, [r4, #0]
 80039e6:	b11d      	cbz	r5, 80039f0 <_printf_i+0x19c>
 80039e8:	2310      	movs	r3, #16
 80039ea:	e7ad      	b.n	8003948 <_printf_i+0xf4>
 80039ec:	4826      	ldr	r0, [pc, #152]	@ (8003a88 <_printf_i+0x234>)
 80039ee:	e7e9      	b.n	80039c4 <_printf_i+0x170>
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	f023 0320 	bic.w	r3, r3, #32
 80039f6:	6023      	str	r3, [r4, #0]
 80039f8:	e7f6      	b.n	80039e8 <_printf_i+0x194>
 80039fa:	4616      	mov	r6, r2
 80039fc:	e7bd      	b.n	800397a <_printf_i+0x126>
 80039fe:	6833      	ldr	r3, [r6, #0]
 8003a00:	6825      	ldr	r5, [r4, #0]
 8003a02:	1d18      	adds	r0, r3, #4
 8003a04:	6961      	ldr	r1, [r4, #20]
 8003a06:	6030      	str	r0, [r6, #0]
 8003a08:	062e      	lsls	r6, r5, #24
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	d501      	bpl.n	8003a12 <_printf_i+0x1be>
 8003a0e:	6019      	str	r1, [r3, #0]
 8003a10:	e002      	b.n	8003a18 <_printf_i+0x1c4>
 8003a12:	0668      	lsls	r0, r5, #25
 8003a14:	d5fb      	bpl.n	8003a0e <_printf_i+0x1ba>
 8003a16:	8019      	strh	r1, [r3, #0]
 8003a18:	2300      	movs	r3, #0
 8003a1a:	4616      	mov	r6, r2
 8003a1c:	6123      	str	r3, [r4, #16]
 8003a1e:	e7bc      	b.n	800399a <_printf_i+0x146>
 8003a20:	6833      	ldr	r3, [r6, #0]
 8003a22:	2100      	movs	r1, #0
 8003a24:	1d1a      	adds	r2, r3, #4
 8003a26:	6032      	str	r2, [r6, #0]
 8003a28:	681e      	ldr	r6, [r3, #0]
 8003a2a:	6862      	ldr	r2, [r4, #4]
 8003a2c:	4630      	mov	r0, r6
 8003a2e:	f000 f96b 	bl	8003d08 <memchr>
 8003a32:	b108      	cbz	r0, 8003a38 <_printf_i+0x1e4>
 8003a34:	1b80      	subs	r0, r0, r6
 8003a36:	6060      	str	r0, [r4, #4]
 8003a38:	6863      	ldr	r3, [r4, #4]
 8003a3a:	6123      	str	r3, [r4, #16]
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a42:	e7aa      	b.n	800399a <_printf_i+0x146>
 8003a44:	4632      	mov	r2, r6
 8003a46:	4649      	mov	r1, r9
 8003a48:	4640      	mov	r0, r8
 8003a4a:	6923      	ldr	r3, [r4, #16]
 8003a4c:	47d0      	blx	sl
 8003a4e:	3001      	adds	r0, #1
 8003a50:	d0ad      	beq.n	80039ae <_printf_i+0x15a>
 8003a52:	6823      	ldr	r3, [r4, #0]
 8003a54:	079b      	lsls	r3, r3, #30
 8003a56:	d413      	bmi.n	8003a80 <_printf_i+0x22c>
 8003a58:	68e0      	ldr	r0, [r4, #12]
 8003a5a:	9b03      	ldr	r3, [sp, #12]
 8003a5c:	4298      	cmp	r0, r3
 8003a5e:	bfb8      	it	lt
 8003a60:	4618      	movlt	r0, r3
 8003a62:	e7a6      	b.n	80039b2 <_printf_i+0x15e>
 8003a64:	2301      	movs	r3, #1
 8003a66:	4632      	mov	r2, r6
 8003a68:	4649      	mov	r1, r9
 8003a6a:	4640      	mov	r0, r8
 8003a6c:	47d0      	blx	sl
 8003a6e:	3001      	adds	r0, #1
 8003a70:	d09d      	beq.n	80039ae <_printf_i+0x15a>
 8003a72:	3501      	adds	r5, #1
 8003a74:	68e3      	ldr	r3, [r4, #12]
 8003a76:	9903      	ldr	r1, [sp, #12]
 8003a78:	1a5b      	subs	r3, r3, r1
 8003a7a:	42ab      	cmp	r3, r5
 8003a7c:	dcf2      	bgt.n	8003a64 <_printf_i+0x210>
 8003a7e:	e7eb      	b.n	8003a58 <_printf_i+0x204>
 8003a80:	2500      	movs	r5, #0
 8003a82:	f104 0619 	add.w	r6, r4, #25
 8003a86:	e7f5      	b.n	8003a74 <_printf_i+0x220>
 8003a88:	08003eef 	.word	0x08003eef
 8003a8c:	08003f00 	.word	0x08003f00

08003a90 <__sflush_r>:
 8003a90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a96:	0716      	lsls	r6, r2, #28
 8003a98:	4605      	mov	r5, r0
 8003a9a:	460c      	mov	r4, r1
 8003a9c:	d454      	bmi.n	8003b48 <__sflush_r+0xb8>
 8003a9e:	684b      	ldr	r3, [r1, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	dc02      	bgt.n	8003aaa <__sflush_r+0x1a>
 8003aa4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	dd48      	ble.n	8003b3c <__sflush_r+0xac>
 8003aaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003aac:	2e00      	cmp	r6, #0
 8003aae:	d045      	beq.n	8003b3c <__sflush_r+0xac>
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003ab6:	682f      	ldr	r7, [r5, #0]
 8003ab8:	6a21      	ldr	r1, [r4, #32]
 8003aba:	602b      	str	r3, [r5, #0]
 8003abc:	d030      	beq.n	8003b20 <__sflush_r+0x90>
 8003abe:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003ac0:	89a3      	ldrh	r3, [r4, #12]
 8003ac2:	0759      	lsls	r1, r3, #29
 8003ac4:	d505      	bpl.n	8003ad2 <__sflush_r+0x42>
 8003ac6:	6863      	ldr	r3, [r4, #4]
 8003ac8:	1ad2      	subs	r2, r2, r3
 8003aca:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003acc:	b10b      	cbz	r3, 8003ad2 <__sflush_r+0x42>
 8003ace:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003ad0:	1ad2      	subs	r2, r2, r3
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	4628      	mov	r0, r5
 8003ad6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003ad8:	6a21      	ldr	r1, [r4, #32]
 8003ada:	47b0      	blx	r6
 8003adc:	1c43      	adds	r3, r0, #1
 8003ade:	89a3      	ldrh	r3, [r4, #12]
 8003ae0:	d106      	bne.n	8003af0 <__sflush_r+0x60>
 8003ae2:	6829      	ldr	r1, [r5, #0]
 8003ae4:	291d      	cmp	r1, #29
 8003ae6:	d82b      	bhi.n	8003b40 <__sflush_r+0xb0>
 8003ae8:	4a28      	ldr	r2, [pc, #160]	@ (8003b8c <__sflush_r+0xfc>)
 8003aea:	40ca      	lsrs	r2, r1
 8003aec:	07d6      	lsls	r6, r2, #31
 8003aee:	d527      	bpl.n	8003b40 <__sflush_r+0xb0>
 8003af0:	2200      	movs	r2, #0
 8003af2:	6062      	str	r2, [r4, #4]
 8003af4:	6922      	ldr	r2, [r4, #16]
 8003af6:	04d9      	lsls	r1, r3, #19
 8003af8:	6022      	str	r2, [r4, #0]
 8003afa:	d504      	bpl.n	8003b06 <__sflush_r+0x76>
 8003afc:	1c42      	adds	r2, r0, #1
 8003afe:	d101      	bne.n	8003b04 <__sflush_r+0x74>
 8003b00:	682b      	ldr	r3, [r5, #0]
 8003b02:	b903      	cbnz	r3, 8003b06 <__sflush_r+0x76>
 8003b04:	6560      	str	r0, [r4, #84]	@ 0x54
 8003b06:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003b08:	602f      	str	r7, [r5, #0]
 8003b0a:	b1b9      	cbz	r1, 8003b3c <__sflush_r+0xac>
 8003b0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003b10:	4299      	cmp	r1, r3
 8003b12:	d002      	beq.n	8003b1a <__sflush_r+0x8a>
 8003b14:	4628      	mov	r0, r5
 8003b16:	f7ff fbf5 	bl	8003304 <_free_r>
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	6363      	str	r3, [r4, #52]	@ 0x34
 8003b1e:	e00d      	b.n	8003b3c <__sflush_r+0xac>
 8003b20:	2301      	movs	r3, #1
 8003b22:	4628      	mov	r0, r5
 8003b24:	47b0      	blx	r6
 8003b26:	4602      	mov	r2, r0
 8003b28:	1c50      	adds	r0, r2, #1
 8003b2a:	d1c9      	bne.n	8003ac0 <__sflush_r+0x30>
 8003b2c:	682b      	ldr	r3, [r5, #0]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d0c6      	beq.n	8003ac0 <__sflush_r+0x30>
 8003b32:	2b1d      	cmp	r3, #29
 8003b34:	d001      	beq.n	8003b3a <__sflush_r+0xaa>
 8003b36:	2b16      	cmp	r3, #22
 8003b38:	d11d      	bne.n	8003b76 <__sflush_r+0xe6>
 8003b3a:	602f      	str	r7, [r5, #0]
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	e021      	b.n	8003b84 <__sflush_r+0xf4>
 8003b40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b44:	b21b      	sxth	r3, r3
 8003b46:	e01a      	b.n	8003b7e <__sflush_r+0xee>
 8003b48:	690f      	ldr	r7, [r1, #16]
 8003b4a:	2f00      	cmp	r7, #0
 8003b4c:	d0f6      	beq.n	8003b3c <__sflush_r+0xac>
 8003b4e:	0793      	lsls	r3, r2, #30
 8003b50:	bf18      	it	ne
 8003b52:	2300      	movne	r3, #0
 8003b54:	680e      	ldr	r6, [r1, #0]
 8003b56:	bf08      	it	eq
 8003b58:	694b      	ldreq	r3, [r1, #20]
 8003b5a:	1bf6      	subs	r6, r6, r7
 8003b5c:	600f      	str	r7, [r1, #0]
 8003b5e:	608b      	str	r3, [r1, #8]
 8003b60:	2e00      	cmp	r6, #0
 8003b62:	ddeb      	ble.n	8003b3c <__sflush_r+0xac>
 8003b64:	4633      	mov	r3, r6
 8003b66:	463a      	mov	r2, r7
 8003b68:	4628      	mov	r0, r5
 8003b6a:	6a21      	ldr	r1, [r4, #32]
 8003b6c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003b70:	47e0      	blx	ip
 8003b72:	2800      	cmp	r0, #0
 8003b74:	dc07      	bgt.n	8003b86 <__sflush_r+0xf6>
 8003b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b82:	81a3      	strh	r3, [r4, #12]
 8003b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b86:	4407      	add	r7, r0
 8003b88:	1a36      	subs	r6, r6, r0
 8003b8a:	e7e9      	b.n	8003b60 <__sflush_r+0xd0>
 8003b8c:	20400001 	.word	0x20400001

08003b90 <_fflush_r>:
 8003b90:	b538      	push	{r3, r4, r5, lr}
 8003b92:	690b      	ldr	r3, [r1, #16]
 8003b94:	4605      	mov	r5, r0
 8003b96:	460c      	mov	r4, r1
 8003b98:	b913      	cbnz	r3, 8003ba0 <_fflush_r+0x10>
 8003b9a:	2500      	movs	r5, #0
 8003b9c:	4628      	mov	r0, r5
 8003b9e:	bd38      	pop	{r3, r4, r5, pc}
 8003ba0:	b118      	cbz	r0, 8003baa <_fflush_r+0x1a>
 8003ba2:	6a03      	ldr	r3, [r0, #32]
 8003ba4:	b90b      	cbnz	r3, 8003baa <_fflush_r+0x1a>
 8003ba6:	f7ff f9b3 	bl	8002f10 <__sinit>
 8003baa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0f3      	beq.n	8003b9a <_fflush_r+0xa>
 8003bb2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003bb4:	07d0      	lsls	r0, r2, #31
 8003bb6:	d404      	bmi.n	8003bc2 <_fflush_r+0x32>
 8003bb8:	0599      	lsls	r1, r3, #22
 8003bba:	d402      	bmi.n	8003bc2 <_fflush_r+0x32>
 8003bbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bbe:	f7ff fb9e 	bl	80032fe <__retarget_lock_acquire_recursive>
 8003bc2:	4628      	mov	r0, r5
 8003bc4:	4621      	mov	r1, r4
 8003bc6:	f7ff ff63 	bl	8003a90 <__sflush_r>
 8003bca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bcc:	4605      	mov	r5, r0
 8003bce:	07da      	lsls	r2, r3, #31
 8003bd0:	d4e4      	bmi.n	8003b9c <_fflush_r+0xc>
 8003bd2:	89a3      	ldrh	r3, [r4, #12]
 8003bd4:	059b      	lsls	r3, r3, #22
 8003bd6:	d4e1      	bmi.n	8003b9c <_fflush_r+0xc>
 8003bd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bda:	f7ff fb91 	bl	8003300 <__retarget_lock_release_recursive>
 8003bde:	e7dd      	b.n	8003b9c <_fflush_r+0xc>

08003be0 <__swhatbuf_r>:
 8003be0:	b570      	push	{r4, r5, r6, lr}
 8003be2:	460c      	mov	r4, r1
 8003be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003be8:	4615      	mov	r5, r2
 8003bea:	2900      	cmp	r1, #0
 8003bec:	461e      	mov	r6, r3
 8003bee:	b096      	sub	sp, #88	@ 0x58
 8003bf0:	da0c      	bge.n	8003c0c <__swhatbuf_r+0x2c>
 8003bf2:	89a3      	ldrh	r3, [r4, #12]
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003bfa:	bf14      	ite	ne
 8003bfc:	2340      	movne	r3, #64	@ 0x40
 8003bfe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003c02:	2000      	movs	r0, #0
 8003c04:	6031      	str	r1, [r6, #0]
 8003c06:	602b      	str	r3, [r5, #0]
 8003c08:	b016      	add	sp, #88	@ 0x58
 8003c0a:	bd70      	pop	{r4, r5, r6, pc}
 8003c0c:	466a      	mov	r2, sp
 8003c0e:	f000 f849 	bl	8003ca4 <_fstat_r>
 8003c12:	2800      	cmp	r0, #0
 8003c14:	dbed      	blt.n	8003bf2 <__swhatbuf_r+0x12>
 8003c16:	9901      	ldr	r1, [sp, #4]
 8003c18:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003c1c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003c20:	4259      	negs	r1, r3
 8003c22:	4159      	adcs	r1, r3
 8003c24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c28:	e7eb      	b.n	8003c02 <__swhatbuf_r+0x22>

08003c2a <__smakebuf_r>:
 8003c2a:	898b      	ldrh	r3, [r1, #12]
 8003c2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c2e:	079d      	lsls	r5, r3, #30
 8003c30:	4606      	mov	r6, r0
 8003c32:	460c      	mov	r4, r1
 8003c34:	d507      	bpl.n	8003c46 <__smakebuf_r+0x1c>
 8003c36:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003c3a:	6023      	str	r3, [r4, #0]
 8003c3c:	6123      	str	r3, [r4, #16]
 8003c3e:	2301      	movs	r3, #1
 8003c40:	6163      	str	r3, [r4, #20]
 8003c42:	b003      	add	sp, #12
 8003c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c46:	466a      	mov	r2, sp
 8003c48:	ab01      	add	r3, sp, #4
 8003c4a:	f7ff ffc9 	bl	8003be0 <__swhatbuf_r>
 8003c4e:	9f00      	ldr	r7, [sp, #0]
 8003c50:	4605      	mov	r5, r0
 8003c52:	4639      	mov	r1, r7
 8003c54:	4630      	mov	r0, r6
 8003c56:	f7ff fbbf 	bl	80033d8 <_malloc_r>
 8003c5a:	b948      	cbnz	r0, 8003c70 <__smakebuf_r+0x46>
 8003c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c60:	059a      	lsls	r2, r3, #22
 8003c62:	d4ee      	bmi.n	8003c42 <__smakebuf_r+0x18>
 8003c64:	f023 0303 	bic.w	r3, r3, #3
 8003c68:	f043 0302 	orr.w	r3, r3, #2
 8003c6c:	81a3      	strh	r3, [r4, #12]
 8003c6e:	e7e2      	b.n	8003c36 <__smakebuf_r+0xc>
 8003c70:	89a3      	ldrh	r3, [r4, #12]
 8003c72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003c76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c7a:	81a3      	strh	r3, [r4, #12]
 8003c7c:	9b01      	ldr	r3, [sp, #4]
 8003c7e:	6020      	str	r0, [r4, #0]
 8003c80:	b15b      	cbz	r3, 8003c9a <__smakebuf_r+0x70>
 8003c82:	4630      	mov	r0, r6
 8003c84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c88:	f000 f81e 	bl	8003cc8 <_isatty_r>
 8003c8c:	b128      	cbz	r0, 8003c9a <__smakebuf_r+0x70>
 8003c8e:	89a3      	ldrh	r3, [r4, #12]
 8003c90:	f023 0303 	bic.w	r3, r3, #3
 8003c94:	f043 0301 	orr.w	r3, r3, #1
 8003c98:	81a3      	strh	r3, [r4, #12]
 8003c9a:	89a3      	ldrh	r3, [r4, #12]
 8003c9c:	431d      	orrs	r5, r3
 8003c9e:	81a5      	strh	r5, [r4, #12]
 8003ca0:	e7cf      	b.n	8003c42 <__smakebuf_r+0x18>
	...

08003ca4 <_fstat_r>:
 8003ca4:	b538      	push	{r3, r4, r5, lr}
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	4d06      	ldr	r5, [pc, #24]	@ (8003cc4 <_fstat_r+0x20>)
 8003caa:	4604      	mov	r4, r0
 8003cac:	4608      	mov	r0, r1
 8003cae:	4611      	mov	r1, r2
 8003cb0:	602b      	str	r3, [r5, #0]
 8003cb2:	f7fc fdb1 	bl	8000818 <_fstat>
 8003cb6:	1c43      	adds	r3, r0, #1
 8003cb8:	d102      	bne.n	8003cc0 <_fstat_r+0x1c>
 8003cba:	682b      	ldr	r3, [r5, #0]
 8003cbc:	b103      	cbz	r3, 8003cc0 <_fstat_r+0x1c>
 8003cbe:	6023      	str	r3, [r4, #0]
 8003cc0:	bd38      	pop	{r3, r4, r5, pc}
 8003cc2:	bf00      	nop
 8003cc4:	20000334 	.word	0x20000334

08003cc8 <_isatty_r>:
 8003cc8:	b538      	push	{r3, r4, r5, lr}
 8003cca:	2300      	movs	r3, #0
 8003ccc:	4d05      	ldr	r5, [pc, #20]	@ (8003ce4 <_isatty_r+0x1c>)
 8003cce:	4604      	mov	r4, r0
 8003cd0:	4608      	mov	r0, r1
 8003cd2:	602b      	str	r3, [r5, #0]
 8003cd4:	f7fc fdaf 	bl	8000836 <_isatty>
 8003cd8:	1c43      	adds	r3, r0, #1
 8003cda:	d102      	bne.n	8003ce2 <_isatty_r+0x1a>
 8003cdc:	682b      	ldr	r3, [r5, #0]
 8003cde:	b103      	cbz	r3, 8003ce2 <_isatty_r+0x1a>
 8003ce0:	6023      	str	r3, [r4, #0]
 8003ce2:	bd38      	pop	{r3, r4, r5, pc}
 8003ce4:	20000334 	.word	0x20000334

08003ce8 <_sbrk_r>:
 8003ce8:	b538      	push	{r3, r4, r5, lr}
 8003cea:	2300      	movs	r3, #0
 8003cec:	4d05      	ldr	r5, [pc, #20]	@ (8003d04 <_sbrk_r+0x1c>)
 8003cee:	4604      	mov	r4, r0
 8003cf0:	4608      	mov	r0, r1
 8003cf2:	602b      	str	r3, [r5, #0]
 8003cf4:	f7fc fdb6 	bl	8000864 <_sbrk>
 8003cf8:	1c43      	adds	r3, r0, #1
 8003cfa:	d102      	bne.n	8003d02 <_sbrk_r+0x1a>
 8003cfc:	682b      	ldr	r3, [r5, #0]
 8003cfe:	b103      	cbz	r3, 8003d02 <_sbrk_r+0x1a>
 8003d00:	6023      	str	r3, [r4, #0]
 8003d02:	bd38      	pop	{r3, r4, r5, pc}
 8003d04:	20000334 	.word	0x20000334

08003d08 <memchr>:
 8003d08:	4603      	mov	r3, r0
 8003d0a:	b510      	push	{r4, lr}
 8003d0c:	b2c9      	uxtb	r1, r1
 8003d0e:	4402      	add	r2, r0
 8003d10:	4293      	cmp	r3, r2
 8003d12:	4618      	mov	r0, r3
 8003d14:	d101      	bne.n	8003d1a <memchr+0x12>
 8003d16:	2000      	movs	r0, #0
 8003d18:	e003      	b.n	8003d22 <memchr+0x1a>
 8003d1a:	7804      	ldrb	r4, [r0, #0]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	428c      	cmp	r4, r1
 8003d20:	d1f6      	bne.n	8003d10 <memchr+0x8>
 8003d22:	bd10      	pop	{r4, pc}

08003d24 <_init>:
 8003d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d26:	bf00      	nop
 8003d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d2a:	bc08      	pop	{r3}
 8003d2c:	469e      	mov	lr, r3
 8003d2e:	4770      	bx	lr

08003d30 <_fini>:
 8003d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d32:	bf00      	nop
 8003d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d36:	bc08      	pop	{r3}
 8003d38:	469e      	mov	lr, r3
 8003d3a:	4770      	bx	lr
