-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ellipse_solver is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    dataPoints_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dataPoints_ce0 : OUT STD_LOGIC;
    dataPoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    matrix_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    matrix_ce0 : OUT STD_LOGIC;
    matrix_we0 : OUT STD_LOGIC;
    matrix_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    matrix_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    matrix_ce1 : OUT STD_LOGIC;
    matrix_we1 : OUT STD_LOGIC;
    matrix_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of ellipse_solver is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ellipse_solver_ellipse_solver,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.840000,HLS_SYN_LAT=49,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3959,HLS_SYN_LUT=1990,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv64_1D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_ap_start : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_ap_done : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_ap_idle : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_ap_ready : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_12_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_12_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_11_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_11_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_10_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_10_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_9_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_8_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_7_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_6_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_5_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_4_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_3_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_2_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_1_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_1_fu_892_outData_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_start : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_done : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_idle : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_ready : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataPoints_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataPoints_ce0 : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_103_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_103_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_102_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_102_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_101_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_101_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_100_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_100_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_99_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_99_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_98_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_98_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_97_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_97_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_96_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_96_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_95_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_95_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_94_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_94_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_93_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_93_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_92_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_92_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_91_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_91_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_90_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_90_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_89_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_89_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_88_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_88_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_87_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_87_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_86_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_86_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_85_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_85_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_84_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_84_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_83_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_83_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_82_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_82_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_81_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_81_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_80_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_80_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_79_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_79_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_78_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_78_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_77_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_77_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_76_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_76_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_75_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_75_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_74_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_74_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_73_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_73_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_72_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_72_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_71_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_71_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_70_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_70_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_69_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_69_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_68_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_68_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_67_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_67_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_66_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_66_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_65_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_65_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_64_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_64_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_63_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_63_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_62_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_62_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_61_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_61_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_60_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_60_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_59_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_59_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_58_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_58_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_57_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_57_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_56_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_56_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_55_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_55_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_54_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_54_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_53_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_53_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_52_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_52_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_51_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_51_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_50_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_50_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_49_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_49_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_48_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_48_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_47_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_47_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_46_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_46_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_45_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_45_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_44_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_44_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_43_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_43_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_42_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_42_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_41_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_41_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_40_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_40_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_39_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_39_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_38_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_38_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_37_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_37_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_36_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_36_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_35_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_35_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_34_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_34_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_33_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_33_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_32_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_32_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_31_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_31_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_30_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_30_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_29_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_29_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_28_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_28_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_27_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_27_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_26_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_26_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_25_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_25_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_24_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_24_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_23_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_23_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_22_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_22_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_21_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_21_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_20_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_20_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_19_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_19_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_18_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_18_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_17_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_17_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_16_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_16_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_15_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_15_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_14_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_14_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_13_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_13_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_12_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_12_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_11_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_11_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_10_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_10_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_9_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_8_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_7_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_6_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_5_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_4_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_3_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_2_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_1_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_start : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_done : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_idle : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_ready : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_38_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_38_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_37_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_37_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_36_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_36_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_35_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_35_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_34_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_34_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_33_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_33_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_32_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_32_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_31_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_31_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_30_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_30_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_29_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_29_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_28_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_28_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_27_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_27_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_26_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_26_out_ap_vld : STD_LOGIC;
    signal grp_ellipse_solver_Pipeline_1_fu_892_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_start_reg : STD_LOGIC := '0';
    signal grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal sub_ln52_fu_1644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln58_fu_1662_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln64_fu_1680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_fu_1691_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln76_fu_1697_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ellipse_solver_ellipse_solver_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outData_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_12_out_ap_vld : OUT STD_LOGIC;
        outData_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_11_out_ap_vld : OUT STD_LOGIC;
        outData_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_10_out_ap_vld : OUT STD_LOGIC;
        outData_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_9_out_ap_vld : OUT STD_LOGIC;
        outData_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_8_out_ap_vld : OUT STD_LOGIC;
        outData_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_7_out_ap_vld : OUT STD_LOGIC;
        outData_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_6_out_ap_vld : OUT STD_LOGIC;
        outData_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_5_out_ap_vld : OUT STD_LOGIC;
        outData_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_4_out_ap_vld : OUT STD_LOGIC;
        outData_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_3_out_ap_vld : OUT STD_LOGIC;
        outData_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_2_out_ap_vld : OUT STD_LOGIC;
        outData_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_1_out_ap_vld : OUT STD_LOGIC;
        outData_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ellipse_solver_ellipse_solver_Pipeline_first_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dataPoints_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dataPoints_ce0 : OUT STD_LOGIC;
        dataPoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dataHard_V_103_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_103_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_102_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_102_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_101_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_101_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_100_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_100_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_99_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_99_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_98_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_98_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_97_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_97_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_96_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_96_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_95_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_95_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_94_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_94_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_93_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_93_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_92_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_92_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_91_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_91_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_90_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_90_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_89_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_89_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_88_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_88_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_87_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_87_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_86_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_86_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_85_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_85_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_84_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_84_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_83_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_83_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_82_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_82_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_81_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_81_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_80_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_80_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_79_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_79_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_78_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_78_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_77_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_77_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_76_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_76_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_75_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_75_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_74_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_74_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_73_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_73_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_72_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_72_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_71_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_71_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_70_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_70_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_69_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_69_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_68_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_68_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_67_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_67_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_66_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_66_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_65_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_65_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_64_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_64_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_63_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_63_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_62_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_62_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_61_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_61_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_60_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_60_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_59_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_59_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_58_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_58_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_57_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_57_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_56_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_56_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_55_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_55_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_54_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_54_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_53_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_53_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_52_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_52_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_51_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_51_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_50_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_50_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_49_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_49_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_48_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_48_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_47_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_47_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_46_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_46_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_45_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_45_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_44_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_44_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_43_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_43_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_42_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_42_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_41_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_41_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_40_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_40_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_39_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_39_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_38_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_38_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_37_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_37_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_36_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_36_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_35_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_35_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_34_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_34_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_33_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_33_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_32_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_32_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_31_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_31_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_30_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_30_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_29_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_29_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_28_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_28_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_27_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_27_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_26_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_26_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_25_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_25_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_24_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_24_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_23_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_23_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_22_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_22_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_21_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_21_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_20_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_20_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_19_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_19_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_18_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_17_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_16_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_15_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_14_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_14_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_13_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_13_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_12_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_11_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_10_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_9_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_8_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_7_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_6_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_5_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_4_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_3_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_2_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_1_out_ap_vld : OUT STD_LOGIC;
        dataHard_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ellipse_solver_ellipse_solver_Pipeline_second_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outData_12_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_11_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_10_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_10_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_11_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_12_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_13_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_14_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_15_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_16_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_17_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_18_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_19_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_20_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_21_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_22_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_23_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_24_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_25_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_26_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_27_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_28_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_29_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_30_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_31_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_32_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_33_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_34_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_35_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_36_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_37_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_38_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_39_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_40_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_41_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_42_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_43_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_44_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_45_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_46_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_47_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_48_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_49_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_50_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_51_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_52_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_53_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_54_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_55_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_56_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_57_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_58_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_59_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_60_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_61_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_62_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_63_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_64_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_65_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_66_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_67_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_68_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_69_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_70_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_71_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_72_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_73_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_74_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_75_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_76_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_77_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_78_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_79_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_80_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_81_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_82_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_83_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_84_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_85_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_86_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_87_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_88_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_89_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_90_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_91_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_92_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_93_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_94_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_95_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_96_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_97_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_98_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_99_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_100_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_101_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_102_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dataHard_V_103_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        outData_38_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_38_out_ap_vld : OUT STD_LOGIC;
        outData_37_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_37_out_ap_vld : OUT STD_LOGIC;
        outData_36_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_36_out_ap_vld : OUT STD_LOGIC;
        outData_35_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_35_out_ap_vld : OUT STD_LOGIC;
        outData_34_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_34_out_ap_vld : OUT STD_LOGIC;
        outData_33_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_33_out_ap_vld : OUT STD_LOGIC;
        outData_32_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_32_out_ap_vld : OUT STD_LOGIC;
        outData_31_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_31_out_ap_vld : OUT STD_LOGIC;
        outData_30_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_30_out_ap_vld : OUT STD_LOGIC;
        outData_29_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_29_out_ap_vld : OUT STD_LOGIC;
        outData_28_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_28_out_ap_vld : OUT STD_LOGIC;
        outData_27_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_27_out_ap_vld : OUT STD_LOGIC;
        outData_26_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_26_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ellipse_solver_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    grp_ellipse_solver_Pipeline_1_fu_892 : component ellipse_solver_ellipse_solver_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_ellipse_solver_Pipeline_1_fu_892_ap_start,
        ap_done => grp_ellipse_solver_Pipeline_1_fu_892_ap_done,
        ap_idle => grp_ellipse_solver_Pipeline_1_fu_892_ap_idle,
        ap_ready => grp_ellipse_solver_Pipeline_1_fu_892_ap_ready,
        outData_12_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_12_out,
        outData_12_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_12_out_ap_vld,
        outData_11_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_11_out,
        outData_11_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_11_out_ap_vld,
        outData_10_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_10_out,
        outData_10_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_10_out_ap_vld,
        outData_9_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_9_out,
        outData_9_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_9_out_ap_vld,
        outData_8_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_8_out,
        outData_8_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_8_out_ap_vld,
        outData_7_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_7_out,
        outData_7_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_7_out_ap_vld,
        outData_6_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_6_out,
        outData_6_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_6_out_ap_vld,
        outData_5_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_5_out,
        outData_5_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_5_out_ap_vld,
        outData_4_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_4_out,
        outData_4_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_4_out_ap_vld,
        outData_3_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_3_out,
        outData_3_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_3_out_ap_vld,
        outData_2_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_2_out,
        outData_2_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_2_out_ap_vld,
        outData_1_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_1_out,
        outData_1_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_1_out_ap_vld,
        outData_out => grp_ellipse_solver_Pipeline_1_fu_892_outData_out,
        outData_out_ap_vld => grp_ellipse_solver_Pipeline_1_fu_892_outData_out_ap_vld);

    grp_ellipse_solver_Pipeline_first_loop_fu_909 : component ellipse_solver_ellipse_solver_Pipeline_first_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_start,
        ap_done => grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_done,
        ap_idle => grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_idle,
        ap_ready => grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_ready,
        dataPoints_address0 => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataPoints_address0,
        dataPoints_ce0 => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataPoints_ce0,
        dataPoints_q0 => dataPoints_q0,
        dataHard_V_103_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_103_out,
        dataHard_V_103_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_103_out_ap_vld,
        dataHard_V_102_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_102_out,
        dataHard_V_102_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_102_out_ap_vld,
        dataHard_V_101_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_101_out,
        dataHard_V_101_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_101_out_ap_vld,
        dataHard_V_100_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_100_out,
        dataHard_V_100_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_100_out_ap_vld,
        dataHard_V_99_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_99_out,
        dataHard_V_99_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_99_out_ap_vld,
        dataHard_V_98_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_98_out,
        dataHard_V_98_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_98_out_ap_vld,
        dataHard_V_97_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_97_out,
        dataHard_V_97_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_97_out_ap_vld,
        dataHard_V_96_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_96_out,
        dataHard_V_96_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_96_out_ap_vld,
        dataHard_V_95_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_95_out,
        dataHard_V_95_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_95_out_ap_vld,
        dataHard_V_94_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_94_out,
        dataHard_V_94_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_94_out_ap_vld,
        dataHard_V_93_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_93_out,
        dataHard_V_93_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_93_out_ap_vld,
        dataHard_V_92_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_92_out,
        dataHard_V_92_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_92_out_ap_vld,
        dataHard_V_91_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_91_out,
        dataHard_V_91_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_91_out_ap_vld,
        dataHard_V_90_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_90_out,
        dataHard_V_90_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_90_out_ap_vld,
        dataHard_V_89_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_89_out,
        dataHard_V_89_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_89_out_ap_vld,
        dataHard_V_88_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_88_out,
        dataHard_V_88_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_88_out_ap_vld,
        dataHard_V_87_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_87_out,
        dataHard_V_87_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_87_out_ap_vld,
        dataHard_V_86_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_86_out,
        dataHard_V_86_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_86_out_ap_vld,
        dataHard_V_85_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_85_out,
        dataHard_V_85_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_85_out_ap_vld,
        dataHard_V_84_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_84_out,
        dataHard_V_84_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_84_out_ap_vld,
        dataHard_V_83_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_83_out,
        dataHard_V_83_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_83_out_ap_vld,
        dataHard_V_82_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_82_out,
        dataHard_V_82_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_82_out_ap_vld,
        dataHard_V_81_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_81_out,
        dataHard_V_81_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_81_out_ap_vld,
        dataHard_V_80_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_80_out,
        dataHard_V_80_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_80_out_ap_vld,
        dataHard_V_79_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_79_out,
        dataHard_V_79_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_79_out_ap_vld,
        dataHard_V_78_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_78_out,
        dataHard_V_78_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_78_out_ap_vld,
        dataHard_V_77_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_77_out,
        dataHard_V_77_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_77_out_ap_vld,
        dataHard_V_76_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_76_out,
        dataHard_V_76_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_76_out_ap_vld,
        dataHard_V_75_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_75_out,
        dataHard_V_75_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_75_out_ap_vld,
        dataHard_V_74_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_74_out,
        dataHard_V_74_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_74_out_ap_vld,
        dataHard_V_73_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_73_out,
        dataHard_V_73_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_73_out_ap_vld,
        dataHard_V_72_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_72_out,
        dataHard_V_72_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_72_out_ap_vld,
        dataHard_V_71_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_71_out,
        dataHard_V_71_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_71_out_ap_vld,
        dataHard_V_70_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_70_out,
        dataHard_V_70_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_70_out_ap_vld,
        dataHard_V_69_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_69_out,
        dataHard_V_69_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_69_out_ap_vld,
        dataHard_V_68_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_68_out,
        dataHard_V_68_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_68_out_ap_vld,
        dataHard_V_67_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_67_out,
        dataHard_V_67_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_67_out_ap_vld,
        dataHard_V_66_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_66_out,
        dataHard_V_66_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_66_out_ap_vld,
        dataHard_V_65_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_65_out,
        dataHard_V_65_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_65_out_ap_vld,
        dataHard_V_64_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_64_out,
        dataHard_V_64_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_64_out_ap_vld,
        dataHard_V_63_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_63_out,
        dataHard_V_63_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_63_out_ap_vld,
        dataHard_V_62_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_62_out,
        dataHard_V_62_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_62_out_ap_vld,
        dataHard_V_61_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_61_out,
        dataHard_V_61_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_61_out_ap_vld,
        dataHard_V_60_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_60_out,
        dataHard_V_60_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_60_out_ap_vld,
        dataHard_V_59_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_59_out,
        dataHard_V_59_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_59_out_ap_vld,
        dataHard_V_58_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_58_out,
        dataHard_V_58_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_58_out_ap_vld,
        dataHard_V_57_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_57_out,
        dataHard_V_57_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_57_out_ap_vld,
        dataHard_V_56_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_56_out,
        dataHard_V_56_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_56_out_ap_vld,
        dataHard_V_55_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_55_out,
        dataHard_V_55_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_55_out_ap_vld,
        dataHard_V_54_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_54_out,
        dataHard_V_54_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_54_out_ap_vld,
        dataHard_V_53_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_53_out,
        dataHard_V_53_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_53_out_ap_vld,
        dataHard_V_52_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_52_out,
        dataHard_V_52_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_52_out_ap_vld,
        dataHard_V_51_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_51_out,
        dataHard_V_51_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_51_out_ap_vld,
        dataHard_V_50_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_50_out,
        dataHard_V_50_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_50_out_ap_vld,
        dataHard_V_49_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_49_out,
        dataHard_V_49_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_49_out_ap_vld,
        dataHard_V_48_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_48_out,
        dataHard_V_48_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_48_out_ap_vld,
        dataHard_V_47_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_47_out,
        dataHard_V_47_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_47_out_ap_vld,
        dataHard_V_46_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_46_out,
        dataHard_V_46_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_46_out_ap_vld,
        dataHard_V_45_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_45_out,
        dataHard_V_45_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_45_out_ap_vld,
        dataHard_V_44_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_44_out,
        dataHard_V_44_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_44_out_ap_vld,
        dataHard_V_43_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_43_out,
        dataHard_V_43_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_43_out_ap_vld,
        dataHard_V_42_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_42_out,
        dataHard_V_42_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_42_out_ap_vld,
        dataHard_V_41_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_41_out,
        dataHard_V_41_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_41_out_ap_vld,
        dataHard_V_40_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_40_out,
        dataHard_V_40_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_40_out_ap_vld,
        dataHard_V_39_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_39_out,
        dataHard_V_39_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_39_out_ap_vld,
        dataHard_V_38_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_38_out,
        dataHard_V_38_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_38_out_ap_vld,
        dataHard_V_37_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_37_out,
        dataHard_V_37_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_37_out_ap_vld,
        dataHard_V_36_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_36_out,
        dataHard_V_36_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_36_out_ap_vld,
        dataHard_V_35_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_35_out,
        dataHard_V_35_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_35_out_ap_vld,
        dataHard_V_34_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_34_out,
        dataHard_V_34_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_34_out_ap_vld,
        dataHard_V_33_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_33_out,
        dataHard_V_33_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_33_out_ap_vld,
        dataHard_V_32_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_32_out,
        dataHard_V_32_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_32_out_ap_vld,
        dataHard_V_31_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_31_out,
        dataHard_V_31_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_31_out_ap_vld,
        dataHard_V_30_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_30_out,
        dataHard_V_30_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_30_out_ap_vld,
        dataHard_V_29_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_29_out,
        dataHard_V_29_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_29_out_ap_vld,
        dataHard_V_28_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_28_out,
        dataHard_V_28_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_28_out_ap_vld,
        dataHard_V_27_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_27_out,
        dataHard_V_27_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_27_out_ap_vld,
        dataHard_V_26_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_26_out,
        dataHard_V_26_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_26_out_ap_vld,
        dataHard_V_25_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_25_out,
        dataHard_V_25_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_25_out_ap_vld,
        dataHard_V_24_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_24_out,
        dataHard_V_24_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_24_out_ap_vld,
        dataHard_V_23_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_23_out,
        dataHard_V_23_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_23_out_ap_vld,
        dataHard_V_22_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_22_out,
        dataHard_V_22_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_22_out_ap_vld,
        dataHard_V_21_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_21_out,
        dataHard_V_21_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_21_out_ap_vld,
        dataHard_V_20_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_20_out,
        dataHard_V_20_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_20_out_ap_vld,
        dataHard_V_19_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_19_out,
        dataHard_V_19_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_19_out_ap_vld,
        dataHard_V_18_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_18_out,
        dataHard_V_18_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_18_out_ap_vld,
        dataHard_V_17_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_17_out,
        dataHard_V_17_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_17_out_ap_vld,
        dataHard_V_16_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_16_out,
        dataHard_V_16_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_16_out_ap_vld,
        dataHard_V_15_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_15_out,
        dataHard_V_15_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_15_out_ap_vld,
        dataHard_V_14_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_14_out,
        dataHard_V_14_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_14_out_ap_vld,
        dataHard_V_13_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_13_out,
        dataHard_V_13_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_13_out_ap_vld,
        dataHard_V_12_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_12_out,
        dataHard_V_12_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_12_out_ap_vld,
        dataHard_V_11_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_11_out,
        dataHard_V_11_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_11_out_ap_vld,
        dataHard_V_10_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_10_out,
        dataHard_V_10_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_10_out_ap_vld,
        dataHard_V_9_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_9_out,
        dataHard_V_9_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_9_out_ap_vld,
        dataHard_V_8_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_8_out,
        dataHard_V_8_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_8_out_ap_vld,
        dataHard_V_7_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_7_out,
        dataHard_V_7_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_7_out_ap_vld,
        dataHard_V_6_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_6_out,
        dataHard_V_6_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_6_out_ap_vld,
        dataHard_V_5_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_5_out,
        dataHard_V_5_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_5_out_ap_vld,
        dataHard_V_4_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_4_out,
        dataHard_V_4_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_4_out_ap_vld,
        dataHard_V_3_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_3_out,
        dataHard_V_3_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_3_out_ap_vld,
        dataHard_V_2_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_2_out,
        dataHard_V_2_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_2_out_ap_vld,
        dataHard_V_1_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_1_out,
        dataHard_V_1_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_1_out_ap_vld,
        dataHard_V_out => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_out,
        dataHard_V_out_ap_vld => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_out_ap_vld);

    grp_ellipse_solver_Pipeline_second_loop_fu_1019 : component ellipse_solver_ellipse_solver_Pipeline_second_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_start,
        ap_done => grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_done,
        ap_idle => grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_idle,
        ap_ready => grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_ready,
        outData_12_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_12_out,
        outData_11_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_11_out,
        outData_10_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_10_out,
        outData_9_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_9_out,
        outData_8_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_8_out,
        outData_7_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_7_out,
        outData_6_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_6_out,
        outData_5_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_5_out,
        outData_4_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_4_out,
        outData_3_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_3_out,
        outData_2_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_2_out,
        outData_1_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_1_out,
        outData_reload => grp_ellipse_solver_Pipeline_1_fu_892_outData_out,
        dataHard_V_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_out,
        dataHard_V_1_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_1_out,
        dataHard_V_2_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_2_out,
        dataHard_V_3_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_3_out,
        dataHard_V_4_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_4_out,
        dataHard_V_5_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_5_out,
        dataHard_V_6_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_6_out,
        dataHard_V_7_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_7_out,
        dataHard_V_8_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_8_out,
        dataHard_V_9_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_9_out,
        dataHard_V_10_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_10_out,
        dataHard_V_11_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_11_out,
        dataHard_V_12_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_12_out,
        dataHard_V_13_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_13_out,
        dataHard_V_14_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_14_out,
        dataHard_V_15_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_15_out,
        dataHard_V_16_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_16_out,
        dataHard_V_17_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_17_out,
        dataHard_V_18_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_18_out,
        dataHard_V_19_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_19_out,
        dataHard_V_20_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_20_out,
        dataHard_V_21_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_21_out,
        dataHard_V_22_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_22_out,
        dataHard_V_23_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_23_out,
        dataHard_V_24_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_24_out,
        dataHard_V_25_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_25_out,
        dataHard_V_26_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_26_out,
        dataHard_V_27_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_27_out,
        dataHard_V_28_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_28_out,
        dataHard_V_29_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_29_out,
        dataHard_V_30_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_30_out,
        dataHard_V_31_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_31_out,
        dataHard_V_32_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_32_out,
        dataHard_V_33_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_33_out,
        dataHard_V_34_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_34_out,
        dataHard_V_35_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_35_out,
        dataHard_V_36_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_36_out,
        dataHard_V_37_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_37_out,
        dataHard_V_38_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_38_out,
        dataHard_V_39_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_39_out,
        dataHard_V_40_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_40_out,
        dataHard_V_41_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_41_out,
        dataHard_V_42_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_42_out,
        dataHard_V_43_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_43_out,
        dataHard_V_44_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_44_out,
        dataHard_V_45_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_45_out,
        dataHard_V_46_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_46_out,
        dataHard_V_47_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_47_out,
        dataHard_V_48_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_48_out,
        dataHard_V_49_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_49_out,
        dataHard_V_50_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_50_out,
        dataHard_V_51_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_51_out,
        dataHard_V_52_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_52_out,
        dataHard_V_53_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_53_out,
        dataHard_V_54_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_54_out,
        dataHard_V_55_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_55_out,
        dataHard_V_56_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_56_out,
        dataHard_V_57_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_57_out,
        dataHard_V_58_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_58_out,
        dataHard_V_59_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_59_out,
        dataHard_V_60_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_60_out,
        dataHard_V_61_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_61_out,
        dataHard_V_62_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_62_out,
        dataHard_V_63_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_63_out,
        dataHard_V_64_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_64_out,
        dataHard_V_65_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_65_out,
        dataHard_V_66_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_66_out,
        dataHard_V_67_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_67_out,
        dataHard_V_68_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_68_out,
        dataHard_V_69_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_69_out,
        dataHard_V_70_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_70_out,
        dataHard_V_71_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_71_out,
        dataHard_V_72_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_72_out,
        dataHard_V_73_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_73_out,
        dataHard_V_74_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_74_out,
        dataHard_V_75_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_75_out,
        dataHard_V_76_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_76_out,
        dataHard_V_77_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_77_out,
        dataHard_V_78_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_78_out,
        dataHard_V_79_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_79_out,
        dataHard_V_80_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_80_out,
        dataHard_V_81_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_81_out,
        dataHard_V_82_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_82_out,
        dataHard_V_83_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_83_out,
        dataHard_V_84_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_84_out,
        dataHard_V_85_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_85_out,
        dataHard_V_86_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_86_out,
        dataHard_V_87_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_87_out,
        dataHard_V_88_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_88_out,
        dataHard_V_89_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_89_out,
        dataHard_V_90_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_90_out,
        dataHard_V_91_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_91_out,
        dataHard_V_92_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_92_out,
        dataHard_V_93_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_93_out,
        dataHard_V_94_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_94_out,
        dataHard_V_95_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_95_out,
        dataHard_V_96_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_96_out,
        dataHard_V_97_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_97_out,
        dataHard_V_98_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_98_out,
        dataHard_V_99_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_99_out,
        dataHard_V_100_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_100_out,
        dataHard_V_101_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_101_out,
        dataHard_V_102_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_102_out,
        dataHard_V_103_reload => grp_ellipse_solver_Pipeline_first_loop_fu_909_dataHard_V_103_out,
        outData_38_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_38_out,
        outData_38_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_38_out_ap_vld,
        outData_37_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_37_out,
        outData_37_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_37_out_ap_vld,
        outData_36_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_36_out,
        outData_36_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_36_out_ap_vld,
        outData_35_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_35_out,
        outData_35_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_35_out_ap_vld,
        outData_34_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_34_out,
        outData_34_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_34_out_ap_vld,
        outData_33_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_33_out,
        outData_33_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_33_out_ap_vld,
        outData_32_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_32_out,
        outData_32_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_32_out_ap_vld,
        outData_31_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_31_out,
        outData_31_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_31_out_ap_vld,
        outData_30_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_30_out,
        outData_30_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_30_out_ap_vld,
        outData_29_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_29_out,
        outData_29_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_29_out_ap_vld,
        outData_28_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_28_out,
        outData_28_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_28_out_ap_vld,
        outData_27_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_27_out,
        outData_27_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_27_out_ap_vld,
        outData_26_out => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_26_out,
        outData_26_out_ap_vld => grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_26_out_ap_vld);

    control_s_axi_U : component ellipse_solver_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_ellipse_solver_Pipeline_1_fu_892_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_ellipse_solver_Pipeline_1_fu_892_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_ellipse_solver_Pipeline_1_fu_892_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ellipse_solver_Pipeline_1_fu_892_ap_ready = ap_const_logic_1)) then 
                    grp_ellipse_solver_Pipeline_1_fu_892_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_ready = ap_const_logic_1)) then 
                    grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_ready = ap_const_logic_1)) then 
                    grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_done)
    begin
        if ((grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_ellipse_solver_Pipeline_1_fu_892_ap_done, grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_done = ap_const_logic_0) or (grp_ellipse_solver_Pipeline_1_fu_892_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    dataPoints_address0 <= grp_ellipse_solver_Pipeline_first_loop_fu_909_dataPoints_address0;
    dataPoints_ce0 <= grp_ellipse_solver_Pipeline_first_loop_fu_909_dataPoints_ce0;
    grp_ellipse_solver_Pipeline_1_fu_892_ap_start <= grp_ellipse_solver_Pipeline_1_fu_892_ap_start_reg;
    grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_start <= grp_ellipse_solver_Pipeline_first_loop_fu_909_ap_start_reg;
    grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_start <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_ap_start_reg;

    matrix_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            matrix_address0 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            matrix_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            matrix_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            matrix_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            matrix_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            matrix_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            matrix_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            matrix_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            matrix_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            matrix_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrix_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrix_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            matrix_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            matrix_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            matrix_address0 <= ap_const_lv64_1C(5 - 1 downto 0);
        else 
            matrix_address0 <= "XXXXX";
        end if; 
    end process;


    matrix_address1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            matrix_address1 <= ap_const_lv64_1D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            matrix_address1 <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            matrix_address1 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            matrix_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            matrix_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            matrix_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            matrix_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            matrix_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            matrix_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            matrix_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            matrix_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrix_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrix_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            matrix_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            matrix_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            matrix_address1 <= "XXXXX";
        end if; 
    end process;


    matrix_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            matrix_ce0 <= ap_const_logic_1;
        else 
            matrix_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    matrix_ce1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            matrix_ce1 <= ap_const_logic_1;
        else 
            matrix_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    matrix_d0_assign_proc : process(ap_CS_fsm_state1, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_37_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_34_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_32_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_31_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_30_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_29_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_28_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_27_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_26_out, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            matrix_d0 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_27_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            matrix_d0 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_34_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            matrix_d0 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_26_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            matrix_d0 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_29_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            matrix_d0 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_28_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            matrix_d0 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_31_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            matrix_d0 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_30_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            matrix_d0 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_32_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            matrix_d0 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_37_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            matrix_d0 <= ap_const_lv32_8;
        else 
            matrix_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    matrix_d1_assign_proc : process(grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_38_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_35_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_34_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_32_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_31_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_30_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_28_out, grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_27_out, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, sub_ln52_fu_1644_p2, sub_ln58_fu_1662_p2, sub_ln64_fu_1680_p2, sub_ln70_fu_1691_p2, sub_ln76_fu_1697_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            matrix_d1 <= sub_ln76_fu_1697_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            matrix_d1 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_27_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            matrix_d1 <= sub_ln70_fu_1691_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            matrix_d1 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_30_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            matrix_d1 <= sub_ln64_fu_1680_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            matrix_d1 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_28_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            matrix_d1 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_31_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            matrix_d1 <= sub_ln58_fu_1662_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            matrix_d1 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_32_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrix_d1 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_35_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrix_d1 <= sub_ln52_fu_1644_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            matrix_d1 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_34_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            matrix_d1 <= grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_38_out;
        else 
            matrix_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    matrix_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            matrix_we0 <= ap_const_logic_1;
        else 
            matrix_we0 <= ap_const_logic_0;
        end if; 
    end process;


    matrix_we1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            matrix_we1 <= ap_const_logic_1;
        else 
            matrix_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln52_fu_1644_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_35_out));
    sub_ln58_fu_1662_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_36_out));
    sub_ln64_fu_1680_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_33_out));
    sub_ln70_fu_1691_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_31_out));
    sub_ln76_fu_1697_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_ellipse_solver_Pipeline_second_loop_fu_1019_outData_29_out));
end behav;
