read -sv run_verilog_mid/adder_32b_19_50_657b7958734878fb971ade21406cc5bd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_50_657b7958734878fb971ade21406cc5bd_yosys.v
