<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>sundance.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>FM192_SPI_Buffering</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_SPI0</spirit:name>
      <spirit:displayName>S_SPI0</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="spi" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="spi_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_sclk_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_so_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_ss_i_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_s_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_ss_n_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_m_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_sclk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_ss_o_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_mo_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_ss1_o_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_sclk_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_s_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi0_m_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_SPI1</spirit:name>
      <spirit:displayName>S_SPI1</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="spi" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="spi_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_sclk_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_so_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_ss_i_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_s_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_ss_n_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_m_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_sclk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_ss_o_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_mo_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS1_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_ss1_o_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCK_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_sclk_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SS2_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_ss2_o_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO1_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_s_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>IO0_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>emio_spi1_m_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SPI0</spirit:name>
      <spirit:busType spirit:vendor="sundance.com" spirit:library="user" spirit:name="Dual_SPI" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="sundance.com" spirit:library="user" spirit:name="Dual_SPI_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI0_CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI0_CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI0_MOSI</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI0_MOSI</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI0_MISO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI0_MISO</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI0_CS0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI0_CS0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI0_CS1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI0_CS1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SPI1</spirit:name>
      <spirit:busType spirit:vendor="sundance.com" spirit:library="user" spirit:name="Quad_SPI" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="sundance.com" spirit:library="user" spirit:name="Quad_SPI_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI1_CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI1_CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI1_MOSI</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI1_MOSI</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI1_MISO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI1_MISO</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI1_CS0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI1_CS0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI1_CS1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI1_CS1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI1_CS2</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI1_CS2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SPI1_CS3</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SPI1_CS3</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>FM192_SPI_Buffering</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>06063f6e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>FM192_SPI_Buffering</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>06063f6e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>666d7e3b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>emio_spi0_m_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_m_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_mo_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_s_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_s_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_so_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_sclk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_sclk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_sclk_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_ss_i_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_ss_o_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_ss1_o_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi0_ss_n_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_m_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_m_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_mo_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_s_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_s_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_so_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_sclk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_sclk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_sclk_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_ss_i_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_ss_o_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_ss1_o_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_ss2_o_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>emio_spi1_ss_n_t</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>flag</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI0_CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI0_MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI0_MISO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI0_CS0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI0_CS1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI1_CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI1_MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI1_MISO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI1_CS0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI1_CS1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI1_CS2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPI1_CS3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>SPI_US_Buffering.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_06063f6e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>SPI_US_Buffering.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/FM192_SPI_Buffering_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_666d7e3b</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>FM192_SPI_Buffering</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">FM192_SPI_Buffering_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>FM192_SPI_Buffering</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>Sundance Multiprocessor Technology LTD</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://www.sundance.com</xilinx:vendorURL>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-05-22T10:25:25Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:SPI_US_Buffering:1.0_ARCHIVE_LOCATION">/home/timin/Projects/SPI_US_Buffering/SPI_US_Buffering.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="sundance.com:user:SPI_US_Buffering:1.0_ARCHIVE_LOCATION">/home/timin/Projects/SPI_US_Buffering/SPI_US_Buffering.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec5187d_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e60d2de_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92e647a_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b759ee_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c3751c_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4964042d_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f25fdf_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e74bf46_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2246e2_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8db0b_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12215052_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420c64cc_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260bb180_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74488f91_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cdec28_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c5f691_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fa981e_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ca4d2c_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f17be6_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3472b060_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ba54e_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49911bf3_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514aac18_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f563ebd_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394602ed_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df4ab6a_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f8b4d1_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6b17d0_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555370b6_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@807afec_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c3fb76_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5163f988_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9eb798_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785bdba4_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1753a361_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c236aa2_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbcd673_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bccdc35_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ac92cf_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1772385_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c316481_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4d1f26_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c81806e_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333f1d62_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a31d12_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61edea3b_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e369953_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@914630d_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c28b38_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2922ef_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5daac091_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27abdf33_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbb5b64_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee1e4b3_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a325f6_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dee9bdd_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33eb9992_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69912050_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253359f0_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68663573_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc66258_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77605ef5_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3f989d_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/SPI_US_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbb39fb_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/FM192_SPI_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a4c0bc_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/FM192_SPI_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71fe7014_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/FM192_SPI_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@884165c_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/FM192_SPI_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@907dead_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/FM192_SPI_Buffering</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fa78b3_ARCHIVE_LOCATION">/home/timin/GitHub_Repo/VCS-2/Hardware/Xilinx/Firmware/2018.3/IP_Repo_ZU/ip/FM192_SPI_Buffering</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6498e5f8"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="96a09f19"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2eb2fa54"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="28f8b12d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
