{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709707646097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709707646097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 00:47:25 2024 " "Processing started: Wed Mar 06 00:47:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709707646097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707646097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_32bit -c alu_32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_32bit -c alu_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707646097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709707646656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709707646656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32bit " "Found entity 1: subtractor_32bit" {  } { { "subtractor_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/subtractor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_32bit " "Found entity 1: shiftRight_32bit" {  } { { "shiftRight_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/shiftRight_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_32bit " "Found entity 1: shiftLeft_32bit" {  } { { "shiftLeft_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/shiftLeft_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/or_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_32bit " "Found entity 1: multiplier_32bit" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/multiplier_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_32bit " "Found entity 1: divider_32bit" {  } { { "divider_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/divider_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/and_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32bit_tb " "Found entity 1: alu_32bit_tb" {  } { { "alu_32bit_tb.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658090 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_32bit.sv(25) " "Verilog HDL information at alu_32bit.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709707658092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32bit " "Found entity 1: alu_32bit" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "adder_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/adder_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707658096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707658096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_CFlag alu_32bit.sv(13) " "Verilog HDL Implicit Net warning at alu_32bit.sv(13): created implicit net for \"add_CFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_VFlag alu_32bit.sv(13) " "Verilog HDL Implicit Net warning at alu_32bit.sv(13): created implicit net for \"add_VFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_ZFlag alu_32bit.sv(13) " "Verilog HDL Implicit Net warning at alu_32bit.sv(13): created implicit net for \"add_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_CFlag alu_32bit.sv(14) " "Verilog HDL Implicit Net warning at alu_32bit.sv(14): created implicit net for \"sub_CFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_VFlag alu_32bit.sv(14) " "Verilog HDL Implicit Net warning at alu_32bit.sv(14): created implicit net for \"sub_VFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_ZFlag alu_32bit.sv(14) " "Verilog HDL Implicit Net warning at alu_32bit.sv(14): created implicit net for \"sub_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_NFlag alu_32bit.sv(14) " "Verilog HDL Implicit Net warning at alu_32bit.sv(14): created implicit net for \"sub_NFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_VFlag alu_32bit.sv(15) " "Verilog HDL Implicit Net warning at alu_32bit.sv(15): created implicit net for \"mul_VFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_ZFlag alu_32bit.sv(15) " "Verilog HDL Implicit Net warning at alu_32bit.sv(15): created implicit net for \"mul_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_VFlag alu_32bit.sv(16) " "Verilog HDL Implicit Net warning at alu_32bit.sv(16): created implicit net for \"div_VFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_ZFlag alu_32bit.sv(16) " "Verilog HDL Implicit Net warning at alu_32bit.sv(16): created implicit net for \"div_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_ZFlag alu_32bit.sv(17) " "Verilog HDL Implicit Net warning at alu_32bit.sv(17): created implicit net for \"and_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_ZFlag alu_32bit.sv(18) " "Verilog HDL Implicit Net warning at alu_32bit.sv(18): created implicit net for \"or_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_ZFlag alu_32bit.sv(19) " "Verilog HDL Implicit Net warning at alu_32bit.sv(19): created implicit net for \"xor_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_ZFlag alu_32bit.sv(20) " "Verilog HDL Implicit Net warning at alu_32bit.sv(20): created implicit net for \"left_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_CFlag alu_32bit.sv(20) " "Verilog HDL Implicit Net warning at alu_32bit.sv(20): created implicit net for \"left_CFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_ZFlag alu_32bit.sv(21) " "Verilog HDL Implicit Net warning at alu_32bit.sv(21): created implicit net for \"right_ZFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658098 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_CFlag alu_32bit.sv(21) " "Verilog HDL Implicit Net warning at alu_32bit.sv(21): created implicit net for \"right_CFlag\"" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_32bit " "Elaborating entity \"alu_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709707658138 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu_32bit.sv(26) " "Verilog HDL Case Statement warning at alu_32bit.sv(26): can't check case statement for completeness because the case expression has too many possible states" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 26 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709707658140 "|alu_32bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit adder_32bit:adder " "Elaborating entity \"adder_32bit\" for hierarchy \"adder_32bit:adder\"" {  } { { "alu_32bit.sv" "adder" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_32bit subtractor_32bit:subtractor " "Elaborating entity \"subtractor_32bit\" for hierarchy \"subtractor_32bit:subtractor\"" {  } { { "alu_32bit.sv" "subtractor" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658143 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "diff\[32\] subtractor_32bit.sv(4) " "Output port \"diff\[32\]\" at subtractor_32bit.sv(4) has no driver" {  } { { "subtractor_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/subtractor_32bit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709707658144 "|alu_32bit|subtractor_32bit:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32bit multiplier_32bit:multiplier " "Elaborating entity \"multiplier_32bit\" for hierarchy \"multiplier_32bit:multiplier\"" {  } { { "alu_32bit.sv" "multiplier" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 8 multiplier_32bit.sv(12) " "Verilog HDL assignment warning at multiplier_32bit.sv(12): truncated value with size 63 to match size of target (8)" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/multiplier_32bit.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709707658146 "|alu_32bit|multiplier_32bit:multiplier[0]"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiplier_32bit.sv(17) " "Verilog HDL assignment warning at multiplier_32bit.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/multiplier_32bit.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709707658146 "|alu_32bit|multiplier_32bit:multiplier[0]"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out multiplier_32bit.sv(4) " "Output port \"out\" at multiplier_32bit.sv(4) has no driver" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/multiplier_32bit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709707658146 "|alu_32bit|multiplier_32bit:multiplier[0]"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V multiplier_32bit.sv(5) " "Output port \"V\" at multiplier_32bit.sv(5) has no driver" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/multiplier_32bit.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709707658146 "|alu_32bit|multiplier_32bit:multiplier[0]"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z multiplier_32bit.sv(7) " "Output port \"Z\" at multiplier_32bit.sv(7) has no driver" {  } { { "multiplier_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/multiplier_32bit.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709707658146 "|alu_32bit|multiplier_32bit:multiplier[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_32bit divider_32bit:divider " "Elaborating entity \"divider_32bit\" for hierarchy \"divider_32bit:divider\"" {  } { { "alu_32bit.sv" "divider" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658146 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "overflow divider_32bit.sv(5) " "Output port \"overflow\" at divider_32bit.sv(5) has no driver" {  } { { "divider_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/divider_32bit.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709707658147 "|alu_32bit|divider_32bit:divider"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero divider_32bit.sv(8) " "Output port \"zero\" at divider_32bit.sv(8) has no driver" {  } { { "divider_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/divider_32bit.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709707658147 "|alu_32bit|divider_32bit:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit and_32bit:andd " "Elaborating entity \"and_32bit\" for hierarchy \"and_32bit:andd\"" {  } { { "alu_32bit.sv" "andd" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit or_32bit:orr " "Elaborating entity \"or_32bit\" for hierarchy \"or_32bit:orr\"" {  } { { "alu_32bit.sv" "orr" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit xor_32bit:xorr " "Elaborating entity \"xor_32bit\" for hierarchy \"xor_32bit:xorr\"" {  } { { "alu_32bit.sv" "xorr" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_32bit shiftLeft_32bit:left " "Elaborating entity \"shiftLeft_32bit\" for hierarchy \"shiftLeft_32bit:left\"" {  } { { "alu_32bit.sv" "left" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight_32bit shiftRight_32bit:right " "Elaborating entity \"shiftRight_32bit\" for hierarchy \"shiftRight_32bit:right\"" {  } { { "alu_32bit.sv" "right" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707658154 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divider_32bit:divider\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divider_32bit:divider\|Div0\"" {  } { { "divider_32bit.sv" "Div0" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/divider_32bit.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709707658614 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709707658614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider_32bit:divider\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"divider_32bit:divider\|lpm_divide:Div0\"" {  } { { "divider_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/divider_32bit.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707659096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider_32bit:divider\|lpm_divide:Div0 " "Instantiated megafunction \"divider_32bit:divider\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709707659096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709707659096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709707659096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709707659096 ""}  } { { "divider_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/divider_32bit.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709707659096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707659149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707659149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707659174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707659174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709707659313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707659313 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[32\] GND " "Pin \"result\[32\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[33\] GND " "Pin \"result\[33\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[34\] GND " "Pin \"result\[34\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[35\] GND " "Pin \"result\[35\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[36\] GND " "Pin \"result\[36\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[37\] GND " "Pin \"result\[37\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[38\] GND " "Pin \"result\[38\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[39\] GND " "Pin \"result\[39\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[40\] GND " "Pin \"result\[40\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[41\] GND " "Pin \"result\[41\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[42\] GND " "Pin \"result\[42\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[43\] GND " "Pin \"result\[43\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[44\] GND " "Pin \"result\[44\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[45\] GND " "Pin \"result\[45\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[46\] GND " "Pin \"result\[46\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[47\] GND " "Pin \"result\[47\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[48\] GND " "Pin \"result\[48\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[49\] GND " "Pin \"result\[49\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[50\] GND " "Pin \"result\[50\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[51\] GND " "Pin \"result\[51\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[52\] GND " "Pin \"result\[52\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[53\] GND " "Pin \"result\[53\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[54\] GND " "Pin \"result\[54\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[55\] GND " "Pin \"result\[55\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[56\] GND " "Pin \"result\[56\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[57\] GND " "Pin \"result\[57\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[58\] GND " "Pin \"result\[58\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[59\] GND " "Pin \"result\[59\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[60\] GND " "Pin \"result\[60\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[61\] GND " "Pin \"result\[61\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[62\] GND " "Pin \"result\[62\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[63\] GND " "Pin \"result\[63\]\" is stuck at GND" {  } { { "alu_32bit.sv" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/alu_32bit.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709707661339 "|alu_32bit|result[63]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709707661339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709707661595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/output_files/alu_32bit.map.smsg " "Generated suppressed messages file C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/32bits/output_files/alu_32bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707662698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709707662953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709707662953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1411 " "Implemented 1411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "97 " "Implemented 97 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709707663132 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709707663132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1250 " "Implemented 1250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709707663132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709707663132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709707663171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 00:47:43 2024 " "Processing ended: Wed Mar 06 00:47:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709707663171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709707663171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709707663171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709707663171 ""}
