\hypertarget{classArmISA_1_1ArmFault}{
\section{クラス ArmFault}
\label{classArmISA_1_1ArmFault}\index{ArmISA::ArmFault@{ArmISA::ArmFault}}
}


{\ttfamily \#include $<$faults.hh$>$}ArmFaultに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=12cm]{classArmISA_1_1ArmFault}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structArmISA_1_1ArmFault_1_1FaultVals}{FaultVals}
\end{DoxyCompactItemize}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202}{FaultSource} \{ \par
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a25751bcd8ec8d06a081be3218e856cc6}{AlignmentFault} =  0, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ad88fb6665c995c4aff3aac33695f436a}{InstructionCacheMaintenance}, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a2c9696f3e45f34637be8769e3f076f0c}{SynchExtAbtOnTranslTableWalkLL}, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a73f8efcb2cc36f81d5c33df5f1c9bd53}{SynchPtyErrOnTranslTableWalkLL} =  SynchExtAbtOnTranslTableWalkLL + 4, 
\par
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a36a8d822dd25492d60c859de5400455b}{TranslationLL} =  SynchPtyErrOnTranslTableWalkLL + 4, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a86a18fce3ed059dd524ccc7f8f337137}{AccessFlagLL} =  TranslationLL + 4, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a1b3eba46a3fdb576e660783538300d71}{DomainLL} =  AccessFlagLL + 4, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ac0886edcd2e7ae9ce6ce4161ca336205}{PermissionLL} =  DomainLL + 4, 
\par
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202aadff4677cc8ab6ed2e52256c271e955b}{DebugEvent} =  PermissionLL + 4, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a9ea09f3eaeef5031d42156ce4cacdde3}{SynchronousExternalAbort}, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a644cdad9d0e40d88fd4760d5b9f122df}{TLBConflictAbort}, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a03582e93d4e784024e9dc0194f0ec975}{SynchPtyErrOnMemoryAccess}, 
\par
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ae9b68ca2d47d74817b5024c649c0c18c}{AsynchronousExternalAbort}, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202aa632f13a72a303d4b5e2fc5ff134c4a5}{AsynchPtyErrOnMemoryAccess}, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ad3e0e83e6ccbaae6110e0312eb6a5280}{AddressSizeLL}, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a8fb140b2bbd4a06aff962a234cab140a}{PrefetchTLBMiss} =  AddressSizeLL + 4, 
\par
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a85b18a63875108da23e40b72d28ebcdb}{PrefetchUncacheable}, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202aa18f7941ba185ca82851870dd047183f}{NumFaultSources}, 
\hyperlink{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a43b7840df03cb93f888c5fd0eec6dbc0}{FaultSourceInvalid} =  0xff
 \}
\item 
enum \hyperlink{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fb}{AnnotationIDs} \{ \par
\hyperlink{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbacb00f3857a36a02714ddb93ed59761cc}{S1PTW}, 
\hyperlink{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fba5968d80312a62d0fbd34222451882770}{OVA}, 
\hyperlink{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbabcf7b189035aefa211bcbcb6ab85512f}{SAS}, 
\hyperlink{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fba403b03371fd04961f31f99b254cf8e57}{SSE}, 
\par
\hyperlink{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbabc58ebf93594dd8d4888dbb8f40277d7}{SRT}, 
\hyperlink{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fba96bc3519848ec2ba618228bca917088d}{SF}, 
\hyperlink{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbaaa54e8220a1a7dbfd4cf3843b1b04422}{AR}
 \}
\item 
enum \hyperlink{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56ae}{TranMethod} \{ \hyperlink{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56aea307d48bbc198c224e04bf57415c05dcd}{LpaeTran}, 
\hyperlink{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56aeabfef4fbb52d72e0c89f660f2d501a488}{VmsaTran}, 
\hyperlink{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56aeae6c1c0c9ccfea433b47dcf88c8cea24e}{UnknownTran}
 \}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classArmISA_1_1ArmFault_a0b41a5f87b01c7e5df6f1b05d86d506e}{ArmFault} (ExtMachInst \_\-machInst=0, \hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \_\-iss=0)
\item 
\hyperlink{namespaceArmISA_a1e522017e015d4c7efd6b2360143aa67}{MiscRegIndex} \hyperlink{classArmISA_1_1ArmFault_afe3b3e62aed4e08eb41a2b458fa78b5f}{getSyndromeReg64} () const 
\item 
\hyperlink{namespaceArmISA_a1e522017e015d4c7efd6b2360143aa67}{MiscRegIndex} \hyperlink{classArmISA_1_1ArmFault_a2d53b5dbdfef7129f082792e84b2a732}{getFaultAddrReg64} () const 
\item 
void \hyperlink{classArmISA_1_1ArmFault_a2bd783b42262278d41157d428e1f8d6f}{invoke} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}, \hyperlink{classRefCountingPtr}{StaticInstPtr} inst=\hyperlink{classStaticInst_aa793d9793af735f09096369fb17567b6}{StaticInst::nullStaticInstPtr})
\item 
void \hyperlink{classArmISA_1_1ArmFault_aaf4d069b2d2cce997ddb00514554ac02}{invoke64} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}, \hyperlink{classRefCountingPtr}{StaticInstPtr} inst=\hyperlink{classStaticInst_aa793d9793af735f09096369fb17567b6}{StaticInst::nullStaticInstPtr})
\item 
virtual void \hyperlink{classArmISA_1_1ArmFault_a1711e0fd9d5fa3eaa8e62cc821ef850d}{annotate} (\hyperlink{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fb}{AnnotationIDs} id, uint64\_\-t val)
\item 
virtual \hyperlink{classStats_1_1Scalar}{FaultStat} \& \hyperlink{classArmISA_1_1ArmFault_a5d92ccd11b5cd6b04f02bd0a088b776c}{countStat} ()=0
\item 
virtual \hyperlink{classm5_1_1params_1_1Addr}{FaultOffset} \hyperlink{classArmISA_1_1ArmFault_abd70b2c2ab6d989305cd72d37594cf70}{offset} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})=0
\item 
virtual \hyperlink{classm5_1_1params_1_1Addr}{FaultOffset} \hyperlink{classArmISA_1_1ArmFault_aa7f9ab8b5a2e4da88efdfcb60c8d2574}{offset64} ()=0
\item 
virtual \hyperlink{namespaceArmISA_ae306b3353ed3d62bb2e6de130b3c9eaa}{OperatingMode} \hyperlink{classArmISA_1_1ArmFault_a245c0940c93d0130b3efaf4e1d8ad542}{nextMode} ()=0
\item 
virtual bool \hyperlink{classArmISA_1_1ArmFault_af62e0649938431df8cfab96f0e3fb0a1}{routeToMonitor} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}) const =0
\item 
virtual bool \hyperlink{classArmISA_1_1ArmFault_a6fa7b734487c2a8da04a28ace414a355}{routeToHyp} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}) const 
\item 
virtual uint8\_\-t \hyperlink{classArmISA_1_1ArmFault_a62f88e7446d881692b70a4c53a66709e}{armPcOffset} (bool isHyp)=0
\item 
virtual uint8\_\-t \hyperlink{classArmISA_1_1ArmFault_a5622623cc4ac5dfcc5b2c78c41997ce4}{thumbPcOffset} (bool isHyp)=0
\item 
virtual uint8\_\-t \hyperlink{classArmISA_1_1ArmFault_ac6225f20625dd9cd1d2ff5a5813ccb56}{armPcElrOffset} ()=0
\item 
virtual uint8\_\-t \hyperlink{classArmISA_1_1ArmFault_a846a83fa30036c124fe623647dd70c5d}{thumbPcElrOffset} ()=0
\item 
virtual bool \hyperlink{classArmISA_1_1ArmFault_a159a2321e7b2cdb89571d6bb04064c4a}{abortDisable} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})=0
\item 
virtual bool \hyperlink{classArmISA_1_1ArmFault_a90898a2c4e92e85e6cdecddc2d82a621}{fiqDisable} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})=0
\item 
virtual \hyperlink{namespaceArmISA_a04034d12009cf36227f4d2abff3331a2}{ExceptionClass} \hyperlink{classArmISA_1_1ArmFault_ab1ac230a4768ca0e080718a7382ecc18}{ec} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}) const =0
\item 
virtual \hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classArmISA_1_1ArmFault_a12a2298da9af24c62275dac1cf76a888}{iss} () const =0
\item 
virtual bool \hyperlink{classArmISA_1_1ArmFault_a61bc59380024a05bdcbb39fb27e0293d}{isStage2} () const 
\item 
virtual FSR \hyperlink{classArmISA_1_1ArmFault_a48f7b7354d7dcf9850a65f9f433c4871}{getFsr} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})
\item 
virtual void \hyperlink{classArmISA_1_1ArmFault_a618b248f8f365d00661d7663152848d6}{setSyndrome} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc}, \hyperlink{namespaceArmISA_a1e522017e015d4c7efd6b2360143aa67}{MiscRegIndex} syndrome\_\-reg)
\end{DoxyCompactItemize}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
static uint8\_\-t \hyperlink{classArmISA_1_1ArmFault_a9d1adbbd4c90a71fbe8e091316ddad20}{shortDescFaultSources} \mbox{[}NumFaultSources\mbox{]}
\item 
static uint8\_\-t \hyperlink{classArmISA_1_1ArmFault_af8144bca69405c504518999a068fe715}{longDescFaultSources} \mbox{[}NumFaultSources\mbox{]}
\item 
static uint8\_\-t \hyperlink{classArmISA_1_1ArmFault_a9717d5a209bf4c9a1c0641374bba08d6}{aarch64FaultSources} \mbox{[}NumFaultSources\mbox{]}
\begin{DoxyCompactList}\small\item\em Encodings of the fault sources in AArch64 state. \item\end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{classArmISA_1_1ArmFault_a27f212dcc968f825450c87cfbc39eb37}{getVector} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})
\item 
\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{classArmISA_1_1ArmFault_add9243269fc0ab1dca2ea804c7fa2600}{getVector64} (\hyperlink{classThreadContext}{ThreadContext} $\ast$\hyperlink{namespaceArmISA_a5aff829af55e65b802d83dfcef4e9dd0}{tc})
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
ExtMachInst \hyperlink{classArmISA_1_1ArmFault_a4a11fa8755d51be93a88861302a9378d}{machInst}
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classArmISA_1_1ArmFault_a0fb00c9c002f515a36a15727a2687638}{issRaw}
\item 
bool \hyperlink{classArmISA_1_1ArmFault_a51103adca623d16f7da6931f9d183a56}{from64}
\item 
bool \hyperlink{classArmISA_1_1ArmFault_ab1a8b3123513ec016e7c11c08df5fe80}{to64}
\item 
\hyperlink{namespaceArmISA_a16588a7a92eb985c3341b7f706c81dd5}{ExceptionLevel} \hyperlink{classArmISA_1_1ArmFault_a00c8974825a99478bde412e8fe507330}{fromEL}
\item 
\hyperlink{namespaceArmISA_a16588a7a92eb985c3341b7f706c81dd5}{ExceptionLevel} \hyperlink{classArmISA_1_1ArmFault_aa9dc1b3121ecbc002306990c12748cf3}{toEL}
\item 
\hyperlink{namespaceArmISA_ae306b3353ed3d62bb2e6de130b3c9eaa}{OperatingMode} \hyperlink{classArmISA_1_1ArmFault_ac6653d6bb19baf0040626de12091e8f5}{fromMode}
\end{DoxyCompactItemize}


\subsection{列挙型}
\hypertarget{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fb}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!AnnotationIDs@{AnnotationIDs}}
\index{AnnotationIDs@{AnnotationIDs}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{AnnotationIDs}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf AnnotationIDs}}}
\label{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fb}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{S1PTW@{S1PTW}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!S1PTW@{S1PTW}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbacb00f3857a36a02714ddb93ed59761cc}{
S1PTW}
\label{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbacb00f3857a36a02714ddb93ed59761cc}
}]\index{OVA@{OVA}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!OVA@{OVA}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fba5968d80312a62d0fbd34222451882770}{
OVA}
\label{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fba5968d80312a62d0fbd34222451882770}
}]\index{SAS@{SAS}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!SAS@{SAS}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbabcf7b189035aefa211bcbcb6ab85512f}{
SAS}
\label{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbabcf7b189035aefa211bcbcb6ab85512f}
}]\index{SSE@{SSE}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!SSE@{SSE}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fba403b03371fd04961f31f99b254cf8e57}{
SSE}
\label{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fba403b03371fd04961f31f99b254cf8e57}
}]\index{SRT@{SRT}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!SRT@{SRT}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbabc58ebf93594dd8d4888dbb8f40277d7}{
SRT}
\label{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbabc58ebf93594dd8d4888dbb8f40277d7}
}]\index{SF@{SF}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!SF@{SF}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fba96bc3519848ec2ba618228bca917088d}{
SF}
\label{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fba96bc3519848ec2ba618228bca917088d}
}]\index{AR@{AR}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!AR@{AR}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbaaa54e8220a1a7dbfd4cf3843b1b04422}{
AR}
\label{classArmISA_1_1ArmFault_a955305710181a260a9ee0b419a6027fbaaa54e8220a1a7dbfd4cf3843b1b04422}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
122     {
123         S1PTW, // DataAbort, PrefetchAbort: Stage 1 Page Table Walk,
124         OVA,   // DataAbort, PrefetchAbort: stage 1 Virtual Address for stage 2 f
      aults
125         SAS,   // DataAbort: Syndrome Access Size
126         SSE,   // DataAbort: Syndrome Sign Extend
127         SRT,   // DataAbort: Syndrome Register Transfer
128 
129         // AArch64 only
130         SF,    // DataAbort: width of the accessed register is SixtyFour
131         AR     // DataAbort: Acquire/Release semantics
132     };
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!FaultSource@{FaultSource}}
\index{FaultSource@{FaultSource}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{FaultSource}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf FaultSource}}}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202}
Generic fault source enums used to index into \{short/long/aarch64\}DescFaultSources\mbox{[}\mbox{]} to get the actual encodings based on the current register width state and the translation table format in use \begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{AlignmentFault@{AlignmentFault}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!AlignmentFault@{AlignmentFault}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a25751bcd8ec8d06a081be3218e856cc6}{
AlignmentFault}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a25751bcd8ec8d06a081be3218e856cc6}
}]\index{InstructionCacheMaintenance@{InstructionCacheMaintenance}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!InstructionCacheMaintenance@{InstructionCacheMaintenance}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ad88fb6665c995c4aff3aac33695f436a}{
InstructionCacheMaintenance}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ad88fb6665c995c4aff3aac33695f436a}
}]\index{SynchExtAbtOnTranslTableWalkLL@{SynchExtAbtOnTranslTableWalkLL}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!SynchExtAbtOnTranslTableWalkLL@{SynchExtAbtOnTranslTableWalkLL}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a2c9696f3e45f34637be8769e3f076f0c}{
SynchExtAbtOnTranslTableWalkLL}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a2c9696f3e45f34637be8769e3f076f0c}
}]\index{SynchPtyErrOnTranslTableWalkLL@{SynchPtyErrOnTranslTableWalkLL}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!SynchPtyErrOnTranslTableWalkLL@{SynchPtyErrOnTranslTableWalkLL}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a73f8efcb2cc36f81d5c33df5f1c9bd53}{
SynchPtyErrOnTranslTableWalkLL}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a73f8efcb2cc36f81d5c33df5f1c9bd53}
}]\index{TranslationLL@{TranslationLL}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!TranslationLL@{TranslationLL}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a36a8d822dd25492d60c859de5400455b}{
TranslationLL}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a36a8d822dd25492d60c859de5400455b}
}]\index{AccessFlagLL@{AccessFlagLL}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!AccessFlagLL@{AccessFlagLL}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a86a18fce3ed059dd524ccc7f8f337137}{
AccessFlagLL}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a86a18fce3ed059dd524ccc7f8f337137}
}]\index{DomainLL@{DomainLL}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!DomainLL@{DomainLL}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a1b3eba46a3fdb576e660783538300d71}{
DomainLL}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a1b3eba46a3fdb576e660783538300d71}
}]\index{PermissionLL@{PermissionLL}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!PermissionLL@{PermissionLL}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ac0886edcd2e7ae9ce6ce4161ca336205}{
PermissionLL}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ac0886edcd2e7ae9ce6ce4161ca336205}
}]\index{DebugEvent@{DebugEvent}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!DebugEvent@{DebugEvent}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202aadff4677cc8ab6ed2e52256c271e955b}{
DebugEvent}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202aadff4677cc8ab6ed2e52256c271e955b}
}]\index{SynchronousExternalAbort@{SynchronousExternalAbort}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!SynchronousExternalAbort@{SynchronousExternalAbort}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a9ea09f3eaeef5031d42156ce4cacdde3}{
SynchronousExternalAbort}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a9ea09f3eaeef5031d42156ce4cacdde3}
}]\index{TLBConflictAbort@{TLBConflictAbort}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!TLBConflictAbort@{TLBConflictAbort}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a644cdad9d0e40d88fd4760d5b9f122df}{
TLBConflictAbort}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a644cdad9d0e40d88fd4760d5b9f122df}
}]\index{SynchPtyErrOnMemoryAccess@{SynchPtyErrOnMemoryAccess}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!SynchPtyErrOnMemoryAccess@{SynchPtyErrOnMemoryAccess}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a03582e93d4e784024e9dc0194f0ec975}{
SynchPtyErrOnMemoryAccess}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a03582e93d4e784024e9dc0194f0ec975}
}]\index{AsynchronousExternalAbort@{AsynchronousExternalAbort}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!AsynchronousExternalAbort@{AsynchronousExternalAbort}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ae9b68ca2d47d74817b5024c649c0c18c}{
AsynchronousExternalAbort}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ae9b68ca2d47d74817b5024c649c0c18c}
}]\index{AsynchPtyErrOnMemoryAccess@{AsynchPtyErrOnMemoryAccess}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!AsynchPtyErrOnMemoryAccess@{AsynchPtyErrOnMemoryAccess}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202aa632f13a72a303d4b5e2fc5ff134c4a5}{
AsynchPtyErrOnMemoryAccess}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202aa632f13a72a303d4b5e2fc5ff134c4a5}
}]\index{AddressSizeLL@{AddressSizeLL}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!AddressSizeLL@{AddressSizeLL}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ad3e0e83e6ccbaae6110e0312eb6a5280}{
AddressSizeLL}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202ad3e0e83e6ccbaae6110e0312eb6a5280}
}]\index{PrefetchTLBMiss@{PrefetchTLBMiss}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!PrefetchTLBMiss@{PrefetchTLBMiss}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a8fb140b2bbd4a06aff962a234cab140a}{
PrefetchTLBMiss}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a8fb140b2bbd4a06aff962a234cab140a}
}]\index{PrefetchUncacheable@{PrefetchUncacheable}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!PrefetchUncacheable@{PrefetchUncacheable}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a85b18a63875108da23e40b72d28ebcdb}{
PrefetchUncacheable}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a85b18a63875108da23e40b72d28ebcdb}
}]\index{NumFaultSources@{NumFaultSources}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!NumFaultSources@{NumFaultSources}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202aa18f7941ba185ca82851870dd047183f}{
NumFaultSources}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202aa18f7941ba185ca82851870dd047183f}
}]\index{FaultSourceInvalid@{FaultSourceInvalid}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!FaultSourceInvalid@{FaultSourceInvalid}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a43b7840df03cb93f888c5fd0eec6dbc0}{
FaultSourceInvalid}
\label{classArmISA_1_1ArmFault_a8771a605c5b916759188c3a191bb6202a43b7840df03cb93f888c5fd0eec6dbc0}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
85     {
86         AlignmentFault = 0,
87         InstructionCacheMaintenance,  // Short-desc. format only
88         SynchExtAbtOnTranslTableWalkLL,
89         SynchPtyErrOnTranslTableWalkLL = SynchExtAbtOnTranslTableWalkLL + 4,
90         TranslationLL = SynchPtyErrOnTranslTableWalkLL + 4,
91         AccessFlagLL = TranslationLL + 4,
92         DomainLL = AccessFlagLL + 4,
93         PermissionLL = DomainLL + 4,
94         DebugEvent = PermissionLL + 4,
95         SynchronousExternalAbort,
96         TLBConflictAbort,  // Requires LPAE
97         SynchPtyErrOnMemoryAccess,
98         AsynchronousExternalAbort,
99         AsynchPtyErrOnMemoryAccess,
100         AddressSizeLL,  // AArch64 only
101 
102         // Not real faults. These are faults to allow the translation function
103         // to inform the memory access function not to proceed for a prefetch
104         // that misses in the TLB or that targets an uncacheable address
105         PrefetchTLBMiss = AddressSizeLL + 4,
106         PrefetchUncacheable,
107 
108         NumFaultSources,
109         FaultSourceInvalid = 0xff
110     };
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56ae}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!TranMethod@{TranMethod}}
\index{TranMethod@{TranMethod}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{TranMethod}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf TranMethod}}}
\label{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56ae}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{LpaeTran@{LpaeTran}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!LpaeTran@{LpaeTran}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56aea307d48bbc198c224e04bf57415c05dcd}{
LpaeTran}
\label{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56aea307d48bbc198c224e04bf57415c05dcd}
}]\index{VmsaTran@{VmsaTran}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!VmsaTran@{VmsaTran}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56aeabfef4fbb52d72e0c89f660f2d501a488}{
VmsaTran}
\label{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56aeabfef4fbb52d72e0c89f660f2d501a488}
}]\index{UnknownTran@{UnknownTran}!ArmISA::ArmFault@{ArmISA::ArmFault}}\index{ArmISA::ArmFault@{ArmISA::ArmFault}!UnknownTran@{UnknownTran}}\item[{\em 
\hypertarget{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56aeae6c1c0c9ccfea433b47dcf88c8cea24e}{
UnknownTran}
\label{classArmISA_1_1ArmFault_ad78237d6390becbe8bdf9e73979c56aeae6c1c0c9ccfea433b47dcf88c8cea24e}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
135     {
136         LpaeTran,
137         VmsaTran,
138         UnknownTran
139     };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classArmISA_1_1ArmFault_a0b41a5f87b01c7e5df6f1b05d86d506e}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!ArmFault@{ArmFault}}
\index{ArmFault@{ArmFault}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{ArmFault}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ArmFault} (ExtMachInst {\em \_\-machInst} = {\ttfamily 0}, \/  {\bf uint32\_\-t} {\em \_\-iss} = {\ttfamily 0})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a0b41a5f87b01c7e5df6f1b05d86d506e}



\begin{DoxyCode}
174                                                            :
175         machInst(_machInst), issRaw(_iss), from64(false), to64(false) {}

\end{DoxyCode}


\subsection{関数}
\hypertarget{classArmISA_1_1ArmFault_a159a2321e7b2cdb89571d6bb04064c4a}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!abortDisable@{abortDisable}}
\index{abortDisable@{abortDisable}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{abortDisable}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool abortDisable ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a159a2321e7b2cdb89571d6bb04064c4a}


\hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1AbortFault_a92a741baab278ed029d84b0fe979e1b8}{AbortFault$<$ T $>$}, \hyperlink{classArmISA_1_1Interrupt_a92a741baab278ed029d84b0fe979e1b8}{Interrupt}, \hyperlink{classArmISA_1_1FastInterrupt_a92a741baab278ed029d84b0fe979e1b8}{FastInterrupt}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ ArmSev $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1f1a5b662b9a505415dd5ef1f52892f3}{ArmFaultVals$<$ FastInterrupt $>$}, \hyperlink{classArmISA_1_1AbortFault_a92a741baab278ed029d84b0fe979e1b8}{AbortFault$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1AbortFault_a92a741baab278ed029d84b0fe979e1b8}{AbortFault$<$ PrefetchAbort $>$}, と \hyperlink{classArmISA_1_1AbortFault_a92a741baab278ed029d84b0fe979e1b8}{AbortFault$<$ DataAbort $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_a1711e0fd9d5fa3eaa8e62cc821ef850d}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!annotate@{annotate}}
\index{annotate@{annotate}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{annotate}]{\setlength{\rightskip}{0pt plus 5cm}virtual void annotate ({\bf AnnotationIDs} {\em id}, \/  uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a1711e0fd9d5fa3eaa8e62cc821ef850d}


\hyperlink{classArmISA_1_1AbortFault_a1534ab135f3f8a49ad6274389bf77b51}{AbortFault$<$ T $>$}, \hyperlink{classArmISA_1_1DataAbort_a284956f8d8ec0f18434d857ae44c6a6c}{DataAbort}, \hyperlink{classArmISA_1_1AbortFault_a1534ab135f3f8a49ad6274389bf77b51}{AbortFault$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1AbortFault_a1534ab135f3f8a49ad6274389bf77b51}{AbortFault$<$ PrefetchAbort $>$}, と \hyperlink{classArmISA_1_1AbortFault_a1534ab135f3f8a49ad6274389bf77b51}{AbortFault$<$ DataAbort $>$}で再定義されています。


\begin{DoxyCode}
188 {}
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_ac6225f20625dd9cd1d2ff5a5813ccb56}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!armPcElrOffset@{armPcElrOffset}}
\index{armPcElrOffset@{armPcElrOffset}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{armPcElrOffset}]{\setlength{\rightskip}{0pt plus 5cm}virtual uint8\_\-t armPcElrOffset ()\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_ac6225f20625dd9cd1d2ff5a5813ccb56}


\hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_a951709b498aaf37b7361af330f767def}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_a62f88e7446d881692b70a4c53a66709e}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!armPcOffset@{armPcOffset}}
\index{armPcOffset@{armPcOffset}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{armPcOffset}]{\setlength{\rightskip}{0pt plus 5cm}virtual uint8\_\-t armPcOffset (bool {\em isHyp})\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a62f88e7446d881692b70a4c53a66709e}


\hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_a3a08a20ac78186f405db46f8b3373e2f}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_a5d92ccd11b5cd6b04f02bd0a088b776c}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!countStat@{countStat}}
\index{countStat@{countStat}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{countStat}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf FaultStat}\& countStat ()\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a5d92ccd11b5cd6b04f02bd0a088b776c}


\hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_a6c79663c761ff57265459f7e3aefaf4c}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_ab1ac230a4768ca0e080718a7382ecc18}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!ec@{ec}}
\index{ec@{ec}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{ec}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf ExceptionClass} ec ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_ab1ac230a4768ca0e080718a7382ecc18}


\hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1UndefinedInstruction_aefab73b22a74d7c48b8a23230906d7cd}{UndefinedInstruction}, \hyperlink{classArmISA_1_1SupervisorCall_aefab73b22a74d7c48b8a23230906d7cd}{SupervisorCall}, \hyperlink{classArmISA_1_1SecureMonitorCall_aefab73b22a74d7c48b8a23230906d7cd}{SecureMonitorCall}, \hyperlink{classArmISA_1_1SupervisorTrap_aefab73b22a74d7c48b8a23230906d7cd}{SupervisorTrap}, \hyperlink{classArmISA_1_1SecureMonitorTrap_aefab73b22a74d7c48b8a23230906d7cd}{SecureMonitorTrap}, \hyperlink{classArmISA_1_1HypervisorTrap_aefab73b22a74d7c48b8a23230906d7cd}{HypervisorTrap}, \hyperlink{classArmISA_1_1PrefetchAbort_aefab73b22a74d7c48b8a23230906d7cd}{PrefetchAbort}, \hyperlink{classArmISA_1_1DataAbort_aefab73b22a74d7c48b8a23230906d7cd}{DataAbort}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_aa4dd5fb47a1253dbe17e692e905a8c7c}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_a90898a2c4e92e85e6cdecddc2d82a621}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!fiqDisable@{fiqDisable}}
\index{fiqDisable@{fiqDisable}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{fiqDisable}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool fiqDisable ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a90898a2c4e92e85e6cdecddc2d82a621}


\hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1FastInterrupt_a5f03475ae417a13eb48c2593f9f5b5a6}{FastInterrupt}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_a554b3d306d50e92e5d8102124be41fe7}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_a2d53b5dbdfef7129f082792e84b2a732}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!getFaultAddrReg64@{getFaultAddrReg64}}
\index{getFaultAddrReg64@{getFaultAddrReg64}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{getFaultAddrReg64}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscRegIndex} getFaultAddrReg64 () const}}
\label{classArmISA_1_1ArmFault_a2d53b5dbdfef7129f082792e84b2a732}



\begin{DoxyCode}
374 {
375     switch (toEL) {
376       case EL1:
377         return MISCREG_FAR_EL1;
378       case EL2:
379         return MISCREG_FAR_EL2;
380       case EL3:
381         return MISCREG_FAR_EL3;
382       default:
383         panic("Invalid exception level");
384         break;
385     }
386 }
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_a48f7b7354d7dcf9850a65f9f433c4871}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!getFsr@{getFsr}}
\index{getFsr@{getFsr}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{getFsr}]{\setlength{\rightskip}{0pt plus 5cm}virtual FSR getFsr ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a48f7b7354d7dcf9850a65f9f433c4871}


\hyperlink{classArmISA_1_1AbortFault_abae0f5c90ba0a6f56bc8df45dbd5861b}{AbortFault$<$ T $>$}, \hyperlink{classArmISA_1_1AbortFault_abae0f5c90ba0a6f56bc8df45dbd5861b}{AbortFault$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1AbortFault_abae0f5c90ba0a6f56bc8df45dbd5861b}{AbortFault$<$ PrefetchAbort $>$}, と \hyperlink{classArmISA_1_1AbortFault_abae0f5c90ba0a6f56bc8df45dbd5861b}{AbortFault$<$ DataAbort $>$}で再定義されています。


\begin{DoxyCode}
204 { return 0; }
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_afe3b3e62aed4e08eb41a2b458fa78b5f}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!getSyndromeReg64@{getSyndromeReg64}}
\index{getSyndromeReg64@{getSyndromeReg64}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{getSyndromeReg64}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscRegIndex} getSyndromeReg64 () const}}
\label{classArmISA_1_1ArmFault_afe3b3e62aed4e08eb41a2b458fa78b5f}



\begin{DoxyCode}
358 {
359     switch (toEL) {
360       case EL1:
361         return MISCREG_ESR_EL1;
362       case EL2:
363         return MISCREG_ESR_EL2;
364       case EL3:
365         return MISCREG_ESR_EL3;
366       default:
367         panic("Invalid exception level");
368         break;
369     }
370 }
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_a27f212dcc968f825450c87cfbc39eb37}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!getVector@{getVector}}
\index{getVector@{getVector}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{getVector}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} getVector ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a27f212dcc968f825450c87cfbc39eb37}



\begin{DoxyCode}
298 {
299     Addr base;
300 
301     // ARM ARM issue C B1.8.1
302     bool haveSecurity = ArmSystem::haveSecurity(tc);
303 
304     // panic if SCTLR.VE because I have no idea what to do with vectored
305     // interrupts
306     SCTLR sctlr = tc->readMiscReg(MISCREG_SCTLR);
307     assert(!sctlr.ve);
308     // Check for invalid modes
309     CPSR cpsr = tc->readMiscRegNoEffect(MISCREG_CPSR);
310     assert(haveSecurity                      || cpsr.mode != MODE_MON);
311     assert(ArmSystem::haveVirtualization(tc) || cpsr.mode != MODE_HYP);
312 
313     switch (cpsr.mode)
314     {
315       case MODE_MON:
316         base = tc->readMiscReg(MISCREG_MVBAR);
317         break;
318       case MODE_HYP:
319         base = tc->readMiscReg(MISCREG_HVBAR);
320         break;
321       default:
322         if (sctlr.v) {
323             base = HighVecs;
324         } else {
325             base = haveSecurity ? tc->readMiscReg(MISCREG_VBAR) : 0;
326         }
327         break;
328     }
329     return base + offset(tc);
330 }
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_add9243269fc0ab1dca2ea804c7fa2600}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!getVector64@{getVector64}}
\index{getVector64@{getVector64}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{getVector64}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} getVector64 ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1ArmFault_add9243269fc0ab1dca2ea804c7fa2600}



\begin{DoxyCode}
334 {
335     Addr vbar;
336     switch (toEL) {
337       case EL3:
338         assert(ArmSystem::haveSecurity(tc));
339         vbar = tc->readMiscReg(MISCREG_VBAR_EL3);
340         break;
341       // @todo: uncomment this to enable Virtualization
342       // case EL2:
343       //   assert(ArmSystem::haveVirtualization(tc));
344       //   vbar = tc->readMiscReg(MISCREG_VBAR_EL2);
345       //   break;
346       case EL1:
347         vbar = tc->readMiscReg(MISCREG_VBAR_EL1);
348         break;
349       default:
350         panic("Invalid target exception level");
351         break;
352     }
353     return vbar + offset64();
354 }
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_a2bd783b42262278d41157d428e1f8d6f}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!invoke@{invoke}}
\index{invoke@{invoke}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{invoke}]{\setlength{\rightskip}{0pt plus 5cm}void invoke ({\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf StaticInstPtr} {\em inst} = {\ttfamily {\bf StaticInst::nullStaticInstPtr}})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a2bd783b42262278d41157d428e1f8d6f}


\hyperlink{classFaultBase_a2bd783b42262278d41157d428e1f8d6f}{FaultBase}を再定義しています。

\hyperlink{classArmISA_1_1Reset_a2bd783b42262278d41157d428e1f8d6f}{Reset}, \hyperlink{classArmISA_1_1UndefinedInstruction_a2bd783b42262278d41157d428e1f8d6f}{UndefinedInstruction}, \hyperlink{classArmISA_1_1SupervisorCall_a2bd783b42262278d41157d428e1f8d6f}{SupervisorCall}, \hyperlink{classArmISA_1_1SecureMonitorCall_a2bd783b42262278d41157d428e1f8d6f}{SecureMonitorCall}, \hyperlink{classArmISA_1_1AbortFault_a2bd783b42262278d41157d428e1f8d6f}{AbortFault$<$ T $>$}, \hyperlink{classArmISA_1_1VirtualDataAbort_a38260dc6f5fb9598eaf95d8696e3efe8}{VirtualDataAbort}, \hyperlink{classArmISA_1_1PCAlignmentFault_a2bd783b42262278d41157d428e1f8d6f}{PCAlignmentFault}, \hyperlink{classArmISA_1_1SystemError_a2bd783b42262278d41157d428e1f8d6f}{SystemError}, \hyperlink{classArmISA_1_1FlushPipe_a2bd783b42262278d41157d428e1f8d6f}{FlushPipe}, \hyperlink{classArmISA_1_1ArmSev_a2bd783b42262278d41157d428e1f8d6f}{ArmSev}, \hyperlink{classArmISA_1_1AbortFault_a2bd783b42262278d41157d428e1f8d6f}{AbortFault$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1AbortFault_a2bd783b42262278d41157d428e1f8d6f}{AbortFault$<$ PrefetchAbort $>$}, と \hyperlink{classArmISA_1_1AbortFault_a2bd783b42262278d41157d428e1f8d6f}{AbortFault$<$ DataAbort $>$}で再定義されています。


\begin{DoxyCode}
430 {
431     CPSR cpsr = tc->readMiscReg(MISCREG_CPSR);
432 
433     if (ArmSystem::highestELIs64(tc)) {  // ARMv8
434         // Determine source exception level and mode
435         fromMode = (OperatingMode) (uint8_t) cpsr.mode;
436         fromEL = opModeToEL(fromMode);
437         if (opModeIs64(fromMode))
438             from64 = true;
439 
440         // Determine target exception level
441         if (ArmSystem::haveSecurity(tc) && routeToMonitor(tc))
442             toEL = EL3;
443         else
444             toEL = opModeToEL(nextMode());
445         if (fromEL > toEL)
446             toEL = fromEL;
447 
448         if (toEL == ArmSystem::highestEL(tc) || ELIs64(tc, toEL)) {
449             // Invoke exception handler in AArch64 state
450             to64 = true;
451             invoke64(tc, inst);
452             return;
453         }
454     }
455 
456     // ARMv7 (ARM ARM issue C B1.9)
457 
458     bool have_security       = ArmSystem::haveSecurity(tc);
459     bool have_virtualization = ArmSystem::haveVirtualization(tc);
460 
461     FaultBase::invoke(tc);
462     if (!FullSystem)
463         return;
464     countStat()++;
465 
466     SCTLR sctlr = tc->readMiscReg(MISCREG_SCTLR);
467     SCR scr = tc->readMiscReg(MISCREG_SCR);
468     CPSR saved_cpsr = tc->readMiscReg(MISCREG_CPSR);
469     saved_cpsr.nz = tc->readIntReg(INTREG_CONDCODES_NZ);
470     saved_cpsr.c = tc->readIntReg(INTREG_CONDCODES_C);
471     saved_cpsr.v = tc->readIntReg(INTREG_CONDCODES_V);
472     saved_cpsr.ge = tc->readIntReg(INTREG_CONDCODES_GE);
473 
474     Addr curPc M5_VAR_USED = tc->pcState().pc();
475     ITSTATE it = tc->pcState().itstate();
476     saved_cpsr.it2 = it.top6;
477     saved_cpsr.it1 = it.bottom2;
478 
479     // if we have a valid instruction then use it to annotate this fault with
480     // extra information. This is used to generate the correct fault syndrome
481     // information
482     if (inst) {
483         ArmStaticInst *armInst = reinterpret_cast<ArmStaticInst *>(inst.get());
484         armInst->annotateFault(this);
485     }
486 
487     if (have_security && routeToMonitor(tc))
488         cpsr.mode = MODE_MON;
489     else if (have_virtualization && routeToHyp(tc))
490         cpsr.mode = MODE_HYP;
491     else
492         cpsr.mode = nextMode();
493 
494     // Ensure Secure state if initially in Monitor mode
495     if (have_security && saved_cpsr.mode == MODE_MON) {
496         SCR scr = tc->readMiscRegNoEffect(MISCREG_SCR);
497         if (scr.ns) {
498             scr.ns = 0;
499             tc->setMiscRegNoEffect(MISCREG_SCR, scr);
500         }
501     }
502 
503     // some bits are set differently if we have been routed to hyp mode
504     if (cpsr.mode == MODE_HYP) {
505         SCTLR hsctlr = tc->readMiscReg(MISCREG_HSCTLR);
506         cpsr.t = hsctlr.te;
507         cpsr.e = hsctlr.ee;
508         if (!scr.ea)  {cpsr.a = 1;}
509         if (!scr.fiq) {cpsr.f = 1;}
510         if (!scr.irq) {cpsr.i = 1;}
511     } else if (cpsr.mode == MODE_MON) {
512         // Special case handling when entering monitor mode
513         cpsr.t = sctlr.te;
514         cpsr.e = sctlr.ee;
515         cpsr.a = 1;
516         cpsr.f = 1;
517         cpsr.i = 1;
518     } else {
519         cpsr.t = sctlr.te;
520         cpsr.e = sctlr.ee;
521 
522         // The *Disable functions are virtual and different per fault
523         cpsr.a = cpsr.a | abortDisable(tc);
524         cpsr.f = cpsr.f | fiqDisable(tc);
525         cpsr.i = 1;
526     }
527     cpsr.it1 = cpsr.it2 = 0;
528     cpsr.j = 0;
529     tc->setMiscReg(MISCREG_CPSR, cpsr);
530 
531     // Make sure mailbox sets to one always
532     tc->setMiscReg(MISCREG_SEV_MAILBOX, 1);
533 
534     // Clear the exclusive monitor
535     tc->setMiscReg(MISCREG_LOCKFLAG, 0);
536 
537     if (cpsr.mode == MODE_HYP) {
538         tc->setMiscReg(MISCREG_ELR_HYP, curPc +
539                 (saved_cpsr.t ? thumbPcOffset(true)  : armPcOffset(true)));
540     } else {
541         tc->setIntReg(INTREG_LR, curPc +
542                 (saved_cpsr.t ? thumbPcOffset(false) : armPcOffset(false)));
543     }
544 
545     switch (cpsr.mode) {
546       case MODE_FIQ:
547         tc->setMiscReg(MISCREG_SPSR_FIQ, saved_cpsr);
548         break;
549       case MODE_IRQ:
550         tc->setMiscReg(MISCREG_SPSR_IRQ, saved_cpsr);
551         break;
552       case MODE_SVC:
553         tc->setMiscReg(MISCREG_SPSR_SVC, saved_cpsr);
554         break;
555       case MODE_MON:
556         assert(have_security);
557         tc->setMiscReg(MISCREG_SPSR_MON, saved_cpsr);
558         break;
559       case MODE_ABORT:
560         tc->setMiscReg(MISCREG_SPSR_ABT, saved_cpsr);
561         break;
562       case MODE_UNDEFINED:
563         tc->setMiscReg(MISCREG_SPSR_UND, saved_cpsr);
564         if (ec(tc) != EC_UNKNOWN)
565             setSyndrome(tc, MISCREG_HSR);
566         break;
567       case MODE_HYP:
568         assert(have_virtualization);
569         tc->setMiscReg(MISCREG_SPSR_HYP, saved_cpsr);
570         setSyndrome(tc, MISCREG_HSR);
571         break;
572       default:
573         panic("unknown Mode\n");
574     }
575 
576     Addr newPc = getVector(tc);
577     DPRINTF(Faults, "Invoking Fault:%s cpsr:%#x PC:%#x lr:%#x newVec: %#x\n",
578             name(), cpsr, curPc, tc->readIntReg(INTREG_LR), newPc);
579     PCState pc(newPc);
580     pc.thumb(cpsr.t);
581     pc.nextThumb(pc.thumb());
582     pc.jazelle(cpsr.j);
583     pc.nextJazelle(pc.jazelle());
584     pc.aarch64(!cpsr.width);
585     pc.nextAArch64(!cpsr.width);
586     tc->pcState(pc);
587 }
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_aaf4d069b2d2cce997ddb00514554ac02}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!invoke64@{invoke64}}
\index{invoke64@{invoke64}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{invoke64}]{\setlength{\rightskip}{0pt plus 5cm}void invoke64 ({\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf StaticInstPtr} {\em inst} = {\ttfamily {\bf StaticInst::nullStaticInstPtr}})}}
\label{classArmISA_1_1ArmFault_aaf4d069b2d2cce997ddb00514554ac02}



\begin{DoxyCode}
591 {
592     // Determine actual misc. register indices for ELR_ELx and SPSR_ELx
593     MiscRegIndex elr_idx, spsr_idx;
594     switch (toEL) {
595       case EL1:
596         elr_idx = MISCREG_ELR_EL1;
597         spsr_idx = MISCREG_SPSR_EL1;
598         break;
599       // @todo: uncomment this to enable Virtualization
600       // case EL2:
601       //   assert(ArmSystem::haveVirtualization());
602       //   elr_idx = MISCREG_ELR_EL2;
603       //   spsr_idx = MISCREG_SPSR_EL2;
604       //   break;
605       case EL3:
606         assert(ArmSystem::haveSecurity(tc));
607         elr_idx = MISCREG_ELR_EL3;
608         spsr_idx = MISCREG_SPSR_EL3;
609         break;
610       default:
611         panic("Invalid target exception level");
612         break;
613     }
614 
615     // Save process state into SPSR_ELx
616     CPSR cpsr = tc->readMiscReg(MISCREG_CPSR);
617     CPSR spsr = cpsr;
618     spsr.nz = tc->readIntReg(INTREG_CONDCODES_NZ);
619     spsr.c = tc->readIntReg(INTREG_CONDCODES_C);
620     spsr.v = tc->readIntReg(INTREG_CONDCODES_V);
621     if (from64) {
622         // Force some bitfields to 0
623         spsr.q = 0;
624         spsr.it1 = 0;
625         spsr.j = 0;
626         spsr.res0_23_22 = 0;
627         spsr.ge = 0;
628         spsr.it2 = 0;
629         spsr.t = 0;
630     } else {
631         spsr.ge = tc->readIntReg(INTREG_CONDCODES_GE);
632         ITSTATE it = tc->pcState().itstate();
633         spsr.it2 = it.top6;
634         spsr.it1 = it.bottom2;
635         // Force some bitfields to 0
636         spsr.res0_23_22 = 0;
637         spsr.ss = 0;
638     }
639     tc->setMiscReg(spsr_idx, spsr);
640 
641     // Save preferred return address into ELR_ELx
642     Addr curr_pc = tc->pcState().pc();
643     Addr ret_addr = curr_pc;
644     if (from64)
645         ret_addr += armPcElrOffset();
646     else
647         ret_addr += spsr.t ? thumbPcElrOffset() : armPcElrOffset();
648     tc->setMiscReg(elr_idx, ret_addr);
649 
650     // Update process state
651     OperatingMode64 mode = 0;
652     mode.spX = 1;
653     mode.el = toEL;
654     mode.width = 0;
655     cpsr.mode = mode;
656     cpsr.daif = 0xf;
657     cpsr.il = 0;
658     cpsr.ss = 0;
659     tc->setMiscReg(MISCREG_CPSR, cpsr);
660 
661     // Set PC to start of exception handler
662     Addr new_pc = purifyTaggedAddr(getVector64(tc), tc, toEL);
663     DPRINTF(Faults, "Invoking Fault (AArch64 target EL):%s cpsr:%#x PC:%#x "
664             "elr:%#x newVec: %#x\n", name(), cpsr, curr_pc, ret_addr, new_pc);
665     PCState pc(new_pc);
666     pc.aarch64(!cpsr.width);
667     pc.nextAArch64(!cpsr.width);
668     tc->pcState(pc);
669 
670     // If we have a valid instruction then use it to annotate this fault with
671     // extra information. This is used to generate the correct fault syndrome
672     // information
673     if (inst)
674         reinterpret_cast<ArmStaticInst *>(inst.get())->annotateFault(this);
675     // Save exception syndrome
676     if ((nextMode() != MODE_IRQ) && (nextMode() != MODE_FIQ))
677         setSyndrome(tc, getSyndromeReg64());
678 }
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_a12a2298da9af24c62275dac1cf76a888}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!iss@{iss}}
\index{iss@{iss}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{iss}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf uint32\_\-t} iss () const\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a12a2298da9af24c62275dac1cf76a888}


\hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1UndefinedInstruction_a54f4d33ac162a95fd5b3830cf7fab8ff}{UndefinedInstruction}, \hyperlink{classArmISA_1_1SupervisorCall_a54f4d33ac162a95fd5b3830cf7fab8ff}{SupervisorCall}, \hyperlink{classArmISA_1_1SecureMonitorCall_a54f4d33ac162a95fd5b3830cf7fab8ff}{SecureMonitorCall}, \hyperlink{classArmISA_1_1AbortFault_a54f4d33ac162a95fd5b3830cf7fab8ff}{AbortFault$<$ T $>$}, \hyperlink{classArmISA_1_1DataAbort_a54f4d33ac162a95fd5b3830cf7fab8ff}{DataAbort}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ ArmSev $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a1049bf31f8df10c66994603055cf531d}{ArmFaultVals$<$ FastInterrupt $>$}, \hyperlink{classArmISA_1_1AbortFault_a54f4d33ac162a95fd5b3830cf7fab8ff}{AbortFault$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1AbortFault_a54f4d33ac162a95fd5b3830cf7fab8ff}{AbortFault$<$ PrefetchAbort $>$}, と \hyperlink{classArmISA_1_1AbortFault_a54f4d33ac162a95fd5b3830cf7fab8ff}{AbortFault$<$ DataAbort $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_a61bc59380024a05bdcbb39fb27e0293d}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!isStage2@{isStage2}}
\index{isStage2@{isStage2}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{isStage2}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool isStage2 () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a61bc59380024a05bdcbb39fb27e0293d}


\hyperlink{classArmISA_1_1AbortFault_abb0e34fd2d22460e7779f419601dc6dc}{AbortFault$<$ T $>$}, \hyperlink{classArmISA_1_1AbortFault_abb0e34fd2d22460e7779f419601dc6dc}{AbortFault$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1AbortFault_abb0e34fd2d22460e7779f419601dc6dc}{AbortFault$<$ PrefetchAbort $>$}, と \hyperlink{classArmISA_1_1AbortFault_abb0e34fd2d22460e7779f419601dc6dc}{AbortFault$<$ DataAbort $>$}で再定義されています。


\begin{DoxyCode}
203 { return false; }
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_a245c0940c93d0130b3efaf4e1d8ad542}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!nextMode@{nextMode}}
\index{nextMode@{nextMode}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{nextMode}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf OperatingMode} nextMode ()\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a245c0940c93d0130b3efaf4e1d8ad542}


\hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_a5bddc2d174b417a7f918e873cd12ba2a}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_abd70b2c2ab6d989305cd72d37594cf70}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!offset@{offset}}
\index{offset@{offset}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{offset}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf FaultOffset} offset ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_abd70b2c2ab6d989305cd72d37594cf70}


\hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_abc6884c0ca3ffb06e3507e320c0d5089}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_aa7f9ab8b5a2e4da88efdfcb60c8d2574}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!offset64@{offset64}}
\index{offset64@{offset64}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{offset64}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf FaultOffset} offset64 ()\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_aa7f9ab8b5a2e4da88efdfcb60c8d2574}


\hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_a81e30246c00f10182deda977ba385832}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_a6fa7b734487c2a8da04a28ace414a355}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!routeToHyp@{routeToHyp}}
\index{routeToHyp@{routeToHyp}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{routeToHyp}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool routeToHyp ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a6fa7b734487c2a8da04a28ace414a355}


\hyperlink{classArmISA_1_1UndefinedInstruction_a16facd13ba8e6d15d2b865882c379d5f}{UndefinedInstruction}, \hyperlink{classArmISA_1_1SupervisorCall_a16facd13ba8e6d15d2b865882c379d5f}{SupervisorCall}, \hyperlink{classArmISA_1_1PrefetchAbort_a16facd13ba8e6d15d2b865882c379d5f}{PrefetchAbort}, \hyperlink{classArmISA_1_1DataAbort_a16facd13ba8e6d15d2b865882c379d5f}{DataAbort}, \hyperlink{classArmISA_1_1Interrupt_a16facd13ba8e6d15d2b865882c379d5f}{Interrupt}, \hyperlink{classArmISA_1_1FastInterrupt_a16facd13ba8e6d15d2b865882c379d5f}{FastInterrupt}, と \hyperlink{classArmISA_1_1SystemError_a16facd13ba8e6d15d2b865882c379d5f}{SystemError}で再定義されています。


\begin{DoxyCode}
194 { return false; }
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_af62e0649938431df8cfab96f0e3fb0a1}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!routeToMonitor@{routeToMonitor}}
\index{routeToMonitor@{routeToMonitor}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{routeToMonitor}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool routeToMonitor ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_af62e0649938431df8cfab96f0e3fb0a1}


\hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1PrefetchAbort_afd7a21fdb010230ad53094254739dde8}{PrefetchAbort}, \hyperlink{classArmISA_1_1DataAbort_afd7a21fdb010230ad53094254739dde8}{DataAbort}, \hyperlink{classArmISA_1_1Interrupt_afd7a21fdb010230ad53094254739dde8}{Interrupt}, \hyperlink{classArmISA_1_1FastInterrupt_afd7a21fdb010230ad53094254739dde8}{FastInterrupt}, \hyperlink{classArmISA_1_1SystemError_afd7a21fdb010230ad53094254739dde8}{SystemError}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_a9a0a467b98f43890c1d89d1d59a5923c}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_a618b248f8f365d00661d7663152848d6}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!setSyndrome@{setSyndrome}}
\index{setSyndrome@{setSyndrome}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{setSyndrome}]{\setlength{\rightskip}{0pt plus 5cm}void setSyndrome ({\bf ThreadContext} $\ast$ {\em tc}, \/  {\bf MiscRegIndex} {\em syndrome\_\-reg})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a618b248f8f365d00661d7663152848d6}



\begin{DoxyCode}
390 {
391     uint32_t value;
392     uint32_t exc_class = (uint32_t) ec(tc);
393     uint32_t issVal = iss();
394     assert(!from64 || ArmSystem::highestELIs64(tc));
395 
396     value = exc_class << 26;
397 
398     // HSR.IL not valid for Prefetch Aborts (0x20, 0x21) and Data Aborts (0x24,
399     // 0x25) for which the ISS information is not valid (ARMv7).
400     // @todo: ARMv8 revises AArch32 functionality: when HSR.IL is not
401     // valid it is treated as RES1.
402     if (to64) {
403         value |= 1 << 25;
404     } else if ((bits(exc_class, 5, 3) != 4) ||
405                (bits(exc_class, 2) && bits(issVal, 24))) {
406         if (!machInst.thumb || machInst.bigThumb)
407             value |= 1 << 25;
408     }
409     // Condition code valid for EC[5:4] nonzero
410     if (!from64 && ((bits(exc_class, 5, 4) == 0) &&
411                     (bits(exc_class, 3, 0) != 0))) {
412         if (!machInst.thumb) {
413             uint32_t      cond;
414             ConditionCode condCode = (ConditionCode) (uint32_t) machInst.condCode
      ;
415             // If its on unconditional instruction report with a cond code of
416             // 0xE, ie the unconditional code
417             cond  = (condCode == COND_UC) ? COND_AL : condCode;
418             value |= cond << 20;
419             value |= 1    << 24;
420         }
421         value |= bits(issVal, 19, 0);
422     } else {
423         value |= issVal;
424     }
425     tc->setMiscReg(syndrome_reg, value);
426 }
\end{DoxyCode}
\hypertarget{classArmISA_1_1ArmFault_a846a83fa30036c124fe623647dd70c5d}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!thumbPcElrOffset@{thumbPcElrOffset}}
\index{thumbPcElrOffset@{thumbPcElrOffset}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{thumbPcElrOffset}]{\setlength{\rightskip}{0pt plus 5cm}virtual uint8\_\-t thumbPcElrOffset ()\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a846a83fa30036c124fe623647dd70c5d}


\hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_a75dbff4cd777bfd8db18b862970689e2}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。\hypertarget{classArmISA_1_1ArmFault_a5622623cc4ac5dfcc5b2c78c41997ce4}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!thumbPcOffset@{thumbPcOffset}}
\index{thumbPcOffset@{thumbPcOffset}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{thumbPcOffset}]{\setlength{\rightskip}{0pt plus 5cm}virtual uint8\_\-t thumbPcOffset (bool {\em isHyp})\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a5622623cc4ac5dfcc5b2c78c41997ce4}


\hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ T $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ VirtualDataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ PrefetchAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ Interrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ SupervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ IllegalInstSetStateFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ HypervisorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ Reset $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ FlushPipe $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ UndefinedInstruction $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ HypervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ VirtualFastInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ DataAbort $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ PCAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ SupervisorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ SecureMonitorCall $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ SecureMonitorTrap $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ SPAlignmentFault $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ VirtualInterrupt $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ SystemError $>$}, \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ ArmSev $>$}, と \hyperlink{classArmISA_1_1ArmFaultVals_ad8a859e85912fae683d889d24bedfe08}{ArmFaultVals$<$ FastInterrupt $>$}で実装されています。

\subsection{変数}
\hypertarget{classArmISA_1_1ArmFault_a9717d5a209bf4c9a1c0641374bba08d6}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!aarch64FaultSources@{aarch64FaultSources}}
\index{aarch64FaultSources@{aarch64FaultSources}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{aarch64FaultSources}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf aarch64FaultSources}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a9717d5a209bf4c9a1c0641374bba08d6}


Encodings of the fault sources in AArch64 state. \hypertarget{classArmISA_1_1ArmFault_a51103adca623d16f7da6931f9d183a56}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!from64@{from64}}
\index{from64@{from64}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{from64}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf from64}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a51103adca623d16f7da6931f9d183a56}
\hypertarget{classArmISA_1_1ArmFault_a00c8974825a99478bde412e8fe507330}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!fromEL@{fromEL}}
\index{fromEL@{fromEL}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{fromEL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ExceptionLevel} {\bf fromEL}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a00c8974825a99478bde412e8fe507330}
\hypertarget{classArmISA_1_1ArmFault_ac6653d6bb19baf0040626de12091e8f5}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!fromMode@{fromMode}}
\index{fromMode@{fromMode}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{fromMode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf OperatingMode} {\bf fromMode}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1ArmFault_ac6653d6bb19baf0040626de12091e8f5}
\hypertarget{classArmISA_1_1ArmFault_a0fb00c9c002f515a36a15727a2687638}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!issRaw@{issRaw}}
\index{issRaw@{issRaw}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{issRaw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} {\bf issRaw}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a0fb00c9c002f515a36a15727a2687638}
\hypertarget{classArmISA_1_1ArmFault_af8144bca69405c504518999a068fe715}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!longDescFaultSources@{longDescFaultSources}}
\index{longDescFaultSources@{longDescFaultSources}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{longDescFaultSources}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf longDescFaultSources}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classArmISA_1_1ArmFault_af8144bca69405c504518999a068fe715}
Encodings of the fault sources when the long-\/desc. translation table format is in use (ARM ARM Issue C B3.13.3) \hypertarget{classArmISA_1_1ArmFault_a4a11fa8755d51be93a88861302a9378d}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!machInst@{machInst}}
\index{machInst@{machInst}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{machInst}]{\setlength{\rightskip}{0pt plus 5cm}ExtMachInst {\bf machInst}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a4a11fa8755d51be93a88861302a9378d}


\hyperlink{classArmISA_1_1SupervisorTrap_a4a11fa8755d51be93a88861302a9378d}{SupervisorTrap}, \hyperlink{classArmISA_1_1SecureMonitorTrap_a4a11fa8755d51be93a88861302a9378d}{SecureMonitorTrap}, と \hyperlink{classArmISA_1_1HypervisorTrap_a4a11fa8755d51be93a88861302a9378d}{HypervisorTrap}で再定義されています。\hypertarget{classArmISA_1_1ArmFault_a9d1adbbd4c90a71fbe8e091316ddad20}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!shortDescFaultSources@{shortDescFaultSources}}
\index{shortDescFaultSources@{shortDescFaultSources}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{shortDescFaultSources}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf shortDescFaultSources}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classArmISA_1_1ArmFault_a9d1adbbd4c90a71fbe8e091316ddad20}
Encodings of the fault sources when the short-\/desc. translation table format is in use (ARM ARM Issue C B3.13.3) \hypertarget{classArmISA_1_1ArmFault_ab1a8b3123513ec016e7c11c08df5fe80}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!to64@{to64}}
\index{to64@{to64}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{to64}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf to64}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1ArmFault_ab1a8b3123513ec016e7c11c08df5fe80}
\hypertarget{classArmISA_1_1ArmFault_aa9dc1b3121ecbc002306990c12748cf3}{
\index{ArmISA::ArmFault@{ArmISA::ArmFault}!toEL@{toEL}}
\index{toEL@{toEL}!ArmISA::ArmFault@{ArmISA::ArmFault}}
\subsubsection[{toEL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ExceptionLevel} {\bf toEL}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classArmISA_1_1ArmFault_aa9dc1b3121ecbc002306990c12748cf3}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/arm/\hyperlink{arch_2arm_2faults_8hh}{faults.hh}\item 
arch/arm/\hyperlink{arch_2arm_2faults_8cc}{faults.cc}\end{DoxyCompactItemize}
