
rftune.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ca8  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001e54  08001e54  00011e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e94  08001e94  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001e94  08001e94  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e94  08001e94  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e94  08001e94  00011e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e98  08001e98  00011e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001e9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08001ea8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08001ea8  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a47c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000014fc  00000000  00000000  0002a4b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000af8  00000000  00000000  0002b9b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a40  00000000  00000000  0002c4b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029864  00000000  00000000  0002cef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008a0a  00000000  00000000  00056754  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f8da8  00000000  00000000  0005f15e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00157f06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d60  00000000  00000000  00157f84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001e3c 	.word	0x08001e3c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	08001e3c 	.word	0x08001e3c

080001ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001f0:	f000 f9d1 	bl	8000596 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001f4:	f000 f805 	bl	8000202 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001f8:	f000 f8be 	bl	8000378 <_ZL12MX_GPIO_Initv>
  MX_TIM2_Init();
 80001fc:	f000 f860 	bl	80002c0 <_ZL12MX_TIM2_Initv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000200:	e7fe      	b.n	8000200 <main+0x14>

08000202 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000202:	b580      	push	{r7, lr}
 8000204:	b096      	sub	sp, #88	; 0x58
 8000206:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000208:	f107 0314 	add.w	r3, r7, #20
 800020c:	2244      	movs	r2, #68	; 0x44
 800020e:	2100      	movs	r1, #0
 8000210:	4618      	mov	r0, r3
 8000212:	f001 fe0b 	bl	8001e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000216:	463b      	mov	r3, r7
 8000218:	2200      	movs	r2, #0
 800021a:	601a      	str	r2, [r3, #0]
 800021c:	605a      	str	r2, [r3, #4]
 800021e:	609a      	str	r2, [r3, #8]
 8000220:	60da      	str	r2, [r3, #12]
 8000222:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000224:	2301      	movs	r3, #1
 8000226:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000228:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800022c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800022e:	2302      	movs	r3, #2
 8000230:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000232:	2303      	movs	r3, #3
 8000234:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000236:	2301      	movs	r3, #1
 8000238:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 800023a:	2314      	movs	r3, #20
 800023c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800023e:	2302      	movs	r3, #2
 8000240:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000242:	2302      	movs	r3, #2
 8000244:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000246:	2302      	movs	r3, #2
 8000248:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800024a:	f107 0314 	add.w	r3, r7, #20
 800024e:	4618      	mov	r0, r3
 8000250:	f000 fd0a 	bl	8000c68 <HAL_RCC_OscConfig>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	bf14      	ite	ne
 800025a:	2301      	movne	r3, #1
 800025c:	2300      	moveq	r3, #0
 800025e:	b2db      	uxtb	r3, r3
 8000260:	2b00      	cmp	r3, #0
 8000262:	d001      	beq.n	8000268 <_Z18SystemClock_Configv+0x66>
  {
    Error_Handler();
 8000264:	f000 f8c8 	bl	80003f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000268:	230f      	movs	r3, #15
 800026a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800026c:	2303      	movs	r3, #3
 800026e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000270:	2300      	movs	r3, #0
 8000272:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000274:	2300      	movs	r3, #0
 8000276:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000278:	2300      	movs	r3, #0
 800027a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800027c:	463b      	mov	r3, r7
 800027e:	2104      	movs	r1, #4
 8000280:	4618      	mov	r0, r3
 8000282:	f001 f917 	bl	80014b4 <HAL_RCC_ClockConfig>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	bf14      	ite	ne
 800028c:	2301      	movne	r3, #1
 800028e:	2300      	moveq	r3, #0
 8000290:	b2db      	uxtb	r3, r3
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <_Z18SystemClock_Configv+0x98>
  {
    Error_Handler();
 8000296:	f000 f8af 	bl	80003f8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800029a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800029e:	f000 fc8d 	bl	8000bbc <HAL_PWREx_ControlVoltageScaling>
 80002a2:	4603      	mov	r3, r0
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	bf14      	ite	ne
 80002a8:	2301      	movne	r3, #1
 80002aa:	2300      	moveq	r3, #0
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d001      	beq.n	80002b6 <_Z18SystemClock_Configv+0xb4>
  {
    Error_Handler();
 80002b2:	f000 f8a1 	bl	80003f8 <Error_Handler>
  }
}
 80002b6:	bf00      	nop
 80002b8:	3758      	adds	r7, #88	; 0x58
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
	...

080002c0 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b088      	sub	sp, #32
 80002c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002c6:	f107 0310 	add.w	r3, r7, #16
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	609a      	str	r2, [r3, #8]
 80002d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002d4:	1d3b      	adds	r3, r7, #4
 80002d6:	2200      	movs	r2, #0
 80002d8:	601a      	str	r2, [r3, #0]
 80002da:	605a      	str	r2, [r3, #4]
 80002dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80002de:	4b25      	ldr	r3, [pc, #148]	; (8000374 <_ZL12MX_TIM2_Initv+0xb4>)
 80002e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80;
 80002e6:	4b23      	ldr	r3, [pc, #140]	; (8000374 <_ZL12MX_TIM2_Initv+0xb4>)
 80002e8:	2250      	movs	r2, #80	; 0x50
 80002ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002ec:	4b21      	ldr	r3, [pc, #132]	; (8000374 <_ZL12MX_TIM2_Initv+0xb4>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80002f2:	4b20      	ldr	r3, [pc, #128]	; (8000374 <_ZL12MX_TIM2_Initv+0xb4>)
 80002f4:	f04f 32ff 	mov.w	r2, #4294967295
 80002f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002fa:	4b1e      	ldr	r3, [pc, #120]	; (8000374 <_ZL12MX_TIM2_Initv+0xb4>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000300:	4b1c      	ldr	r3, [pc, #112]	; (8000374 <_ZL12MX_TIM2_Initv+0xb4>)
 8000302:	2280      	movs	r2, #128	; 0x80
 8000304:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000306:	481b      	ldr	r0, [pc, #108]	; (8000374 <_ZL12MX_TIM2_Initv+0xb4>)
 8000308:	f001 faa0 	bl	800184c <HAL_TIM_Base_Init>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	bf14      	ite	ne
 8000312:	2301      	movne	r3, #1
 8000314:	2300      	moveq	r3, #0
 8000316:	b2db      	uxtb	r3, r3
 8000318:	2b00      	cmp	r3, #0
 800031a:	d001      	beq.n	8000320 <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 800031c:	f000 f86c 	bl	80003f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000320:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000324:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000326:	f107 0310 	add.w	r3, r7, #16
 800032a:	4619      	mov	r1, r3
 800032c:	4811      	ldr	r0, [pc, #68]	; (8000374 <_ZL12MX_TIM2_Initv+0xb4>)
 800032e:	f001 fae4 	bl	80018fa <HAL_TIM_ConfigClockSource>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	bf14      	ite	ne
 8000338:	2301      	movne	r3, #1
 800033a:	2300      	moveq	r3, #0
 800033c:	b2db      	uxtb	r3, r3
 800033e:	2b00      	cmp	r3, #0
 8000340:	d001      	beq.n	8000346 <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 8000342:	f000 f859 	bl	80003f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000346:	2300      	movs	r3, #0
 8000348:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800034a:	2300      	movs	r3, #0
 800034c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	4619      	mov	r1, r3
 8000352:	4808      	ldr	r0, [pc, #32]	; (8000374 <_ZL12MX_TIM2_Initv+0xb4>)
 8000354:	f001 fcbe 	bl	8001cd4 <HAL_TIMEx_MasterConfigSynchronization>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	bf14      	ite	ne
 800035e:	2301      	movne	r3, #1
 8000360:	2300      	moveq	r3, #0
 8000362:	b2db      	uxtb	r3, r3
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 8000368:	f000 f846 	bl	80003f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800036c:	bf00      	nop
 800036e:	3720      	adds	r7, #32
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	20000028 	.word	0x20000028

08000378 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b088      	sub	sp, #32
 800037c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800037e:	f107 030c 	add.w	r3, r7, #12
 8000382:	2200      	movs	r2, #0
 8000384:	601a      	str	r2, [r3, #0]
 8000386:	605a      	str	r2, [r3, #4]
 8000388:	609a      	str	r2, [r3, #8]
 800038a:	60da      	str	r2, [r3, #12]
 800038c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800038e:	4b18      	ldr	r3, [pc, #96]	; (80003f0 <_ZL12MX_GPIO_Initv+0x78>)
 8000390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000392:	4a17      	ldr	r2, [pc, #92]	; (80003f0 <_ZL12MX_GPIO_Initv+0x78>)
 8000394:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000398:	64d3      	str	r3, [r2, #76]	; 0x4c
 800039a:	4b15      	ldr	r3, [pc, #84]	; (80003f0 <_ZL12MX_GPIO_Initv+0x78>)
 800039c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800039e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003a2:	60bb      	str	r3, [r7, #8]
 80003a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003a6:	4b12      	ldr	r3, [pc, #72]	; (80003f0 <_ZL12MX_GPIO_Initv+0x78>)
 80003a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003aa:	4a11      	ldr	r2, [pc, #68]	; (80003f0 <_ZL12MX_GPIO_Initv+0x78>)
 80003ac:	f043 0302 	orr.w	r3, r3, #2
 80003b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80003b2:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <_ZL12MX_GPIO_Initv+0x78>)
 80003b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003b6:	f003 0302 	and.w	r3, r3, #2
 80003ba:	607b      	str	r3, [r7, #4]
 80003bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80003be:	2200      	movs	r2, #0
 80003c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003c4:	480b      	ldr	r0, [pc, #44]	; (80003f4 <_ZL12MX_GPIO_Initv+0x7c>)
 80003c6:	f000 fbd3 	bl	8000b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 80003ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80003ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d0:	2301      	movs	r3, #1
 80003d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d4:	2300      	movs	r3, #0
 80003d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003d8:	2300      	movs	r3, #0
 80003da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 80003dc:	f107 030c 	add.w	r3, r7, #12
 80003e0:	4619      	mov	r1, r3
 80003e2:	4804      	ldr	r0, [pc, #16]	; (80003f4 <_ZL12MX_GPIO_Initv+0x7c>)
 80003e4:	f000 fa32 	bl	800084c <HAL_GPIO_Init>

}
 80003e8:	bf00      	nop
 80003ea:	3720      	adds	r7, #32
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	40021000 	.word	0x40021000
 80003f4:	48000400 	.word	0x48000400

080003f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003fc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003fe:	e7fe      	b.n	80003fe <Error_Handler+0x6>

08000400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000406:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <HAL_MspInit+0x44>)
 8000408:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800040a:	4a0e      	ldr	r2, [pc, #56]	; (8000444 <HAL_MspInit+0x44>)
 800040c:	f043 0301 	orr.w	r3, r3, #1
 8000410:	6613      	str	r3, [r2, #96]	; 0x60
 8000412:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <HAL_MspInit+0x44>)
 8000414:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000416:	f003 0301 	and.w	r3, r3, #1
 800041a:	607b      	str	r3, [r7, #4]
 800041c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800041e:	4b09      	ldr	r3, [pc, #36]	; (8000444 <HAL_MspInit+0x44>)
 8000420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000422:	4a08      	ldr	r2, [pc, #32]	; (8000444 <HAL_MspInit+0x44>)
 8000424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000428:	6593      	str	r3, [r2, #88]	; 0x58
 800042a:	4b06      	ldr	r3, [pc, #24]	; (8000444 <HAL_MspInit+0x44>)
 800042c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800042e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000432:	603b      	str	r3, [r7, #0]
 8000434:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000436:	bf00      	nop
 8000438:	370c      	adds	r7, #12
 800043a:	46bd      	mov	sp, r7
 800043c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000440:	4770      	bx	lr
 8000442:	bf00      	nop
 8000444:	40021000 	.word	0x40021000

08000448 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000448:	b480      	push	{r7}
 800044a:	b085      	sub	sp, #20
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000458:	d10b      	bne.n	8000472 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800045a:	4b09      	ldr	r3, [pc, #36]	; (8000480 <HAL_TIM_Base_MspInit+0x38>)
 800045c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800045e:	4a08      	ldr	r2, [pc, #32]	; (8000480 <HAL_TIM_Base_MspInit+0x38>)
 8000460:	f043 0301 	orr.w	r3, r3, #1
 8000464:	6593      	str	r3, [r2, #88]	; 0x58
 8000466:	4b06      	ldr	r3, [pc, #24]	; (8000480 <HAL_TIM_Base_MspInit+0x38>)
 8000468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800046a:	f003 0301 	and.w	r3, r3, #1
 800046e:	60fb      	str	r3, [r7, #12]
 8000470:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000472:	bf00      	nop
 8000474:	3714      	adds	r7, #20
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	40021000 	.word	0x40021000

08000484 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000488:	e7fe      	b.n	8000488 <NMI_Handler+0x4>

0800048a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800048e:	e7fe      	b.n	800048e <HardFault_Handler+0x4>

08000490 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000494:	e7fe      	b.n	8000494 <MemManage_Handler+0x4>

08000496 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000496:	b480      	push	{r7}
 8000498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800049a:	e7fe      	b.n	800049a <BusFault_Handler+0x4>

0800049c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004a0:	e7fe      	b.n	80004a0 <UsageFault_Handler+0x4>

080004a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004a2:	b480      	push	{r7}
 80004a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004a6:	bf00      	nop
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004bc:	4770      	bx	lr

080004be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004be:	b480      	push	{r7}
 80004c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004c2:	bf00      	nop
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr

080004cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004d0:	f000 f8b6 	bl	8000640 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004d4:	bf00      	nop
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004dc:	4b17      	ldr	r3, [pc, #92]	; (800053c <SystemInit+0x64>)
 80004de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004e2:	4a16      	ldr	r2, [pc, #88]	; (800053c <SystemInit+0x64>)
 80004e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80004ec:	4b14      	ldr	r3, [pc, #80]	; (8000540 <SystemInit+0x68>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a13      	ldr	r2, [pc, #76]	; (8000540 <SystemInit+0x68>)
 80004f2:	f043 0301 	orr.w	r3, r3, #1
 80004f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80004f8:	4b11      	ldr	r3, [pc, #68]	; (8000540 <SystemInit+0x68>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80004fe:	4b10      	ldr	r3, [pc, #64]	; (8000540 <SystemInit+0x68>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	4a0f      	ldr	r2, [pc, #60]	; (8000540 <SystemInit+0x68>)
 8000504:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000508:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800050c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800050e:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <SystemInit+0x68>)
 8000510:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000514:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000516:	4b0a      	ldr	r3, [pc, #40]	; (8000540 <SystemInit+0x68>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4a09      	ldr	r2, [pc, #36]	; (8000540 <SystemInit+0x68>)
 800051c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000520:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000522:	4b07      	ldr	r3, [pc, #28]	; (8000540 <SystemInit+0x68>)
 8000524:	2200      	movs	r2, #0
 8000526:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000528:	4b04      	ldr	r3, [pc, #16]	; (800053c <SystemInit+0x64>)
 800052a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800052e:	609a      	str	r2, [r3, #8]
#endif
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	e000ed00 	.word	0xe000ed00
 8000540:	40021000 	.word	0x40021000

08000544 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000544:	f8df d034 	ldr.w	sp, [pc, #52]	; 800057c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000548:	f7ff ffc6 	bl	80004d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800054c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800054e:	e003      	b.n	8000558 <LoopCopyDataInit>

08000550 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000550:	4b0b      	ldr	r3, [pc, #44]	; (8000580 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000552:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000554:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000556:	3104      	adds	r1, #4

08000558 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000558:	480a      	ldr	r0, [pc, #40]	; (8000584 <LoopForever+0xa>)
	ldr	r3, =_edata
 800055a:	4b0b      	ldr	r3, [pc, #44]	; (8000588 <LoopForever+0xe>)
	adds	r2, r0, r1
 800055c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800055e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000560:	d3f6      	bcc.n	8000550 <CopyDataInit>
	ldr	r2, =_sbss
 8000562:	4a0a      	ldr	r2, [pc, #40]	; (800058c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000564:	e002      	b.n	800056c <LoopFillZerobss>

08000566 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000566:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000568:	f842 3b04 	str.w	r3, [r2], #4

0800056c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800056c:	4b08      	ldr	r3, [pc, #32]	; (8000590 <LoopForever+0x16>)
	cmp	r2, r3
 800056e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000570:	d3f9      	bcc.n	8000566 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000572:	f001 fc37 	bl	8001de4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000576:	f7ff fe39 	bl	80001ec <main>

0800057a <LoopForever>:

LoopForever:
    b LoopForever
 800057a:	e7fe      	b.n	800057a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800057c:	20050000 	.word	0x20050000
	ldr	r3, =_sidata
 8000580:	08001e9c 	.word	0x08001e9c
	ldr	r0, =_sdata
 8000584:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000588:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 800058c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000590:	20000078 	.word	0x20000078

08000594 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000594:	e7fe      	b.n	8000594 <ADC1_2_IRQHandler>

08000596 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000596:	b580      	push	{r7, lr}
 8000598:	b082      	sub	sp, #8
 800059a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800059c:	2300      	movs	r3, #0
 800059e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a0:	2003      	movs	r0, #3
 80005a2:	f000 f91f 	bl	80007e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005a6:	2000      	movs	r0, #0
 80005a8:	f000 f80e 	bl	80005c8 <HAL_InitTick>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d002      	beq.n	80005b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80005b2:	2301      	movs	r3, #1
 80005b4:	71fb      	strb	r3, [r7, #7]
 80005b6:	e001      	b.n	80005bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005b8:	f7ff ff22 	bl	8000400 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005bc:	79fb      	ldrb	r3, [r7, #7]
}
 80005be:	4618      	mov	r0, r3
 80005c0:	3708      	adds	r7, #8
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
	...

080005c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005d0:	2300      	movs	r3, #0
 80005d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80005d4:	4b17      	ldr	r3, [pc, #92]	; (8000634 <HAL_InitTick+0x6c>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d023      	beq.n	8000624 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80005dc:	4b16      	ldr	r3, [pc, #88]	; (8000638 <HAL_InitTick+0x70>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	4b14      	ldr	r3, [pc, #80]	; (8000634 <HAL_InitTick+0x6c>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	4619      	mov	r1, r3
 80005e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 f91d 	bl	8000832 <HAL_SYSTICK_Config>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d10f      	bne.n	800061e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2b0f      	cmp	r3, #15
 8000602:	d809      	bhi.n	8000618 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000604:	2200      	movs	r2, #0
 8000606:	6879      	ldr	r1, [r7, #4]
 8000608:	f04f 30ff 	mov.w	r0, #4294967295
 800060c:	f000 f8f5 	bl	80007fa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000610:	4a0a      	ldr	r2, [pc, #40]	; (800063c <HAL_InitTick+0x74>)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	6013      	str	r3, [r2, #0]
 8000616:	e007      	b.n	8000628 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000618:	2301      	movs	r3, #1
 800061a:	73fb      	strb	r3, [r7, #15]
 800061c:	e004      	b.n	8000628 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800061e:	2301      	movs	r3, #1
 8000620:	73fb      	strb	r3, [r7, #15]
 8000622:	e001      	b.n	8000628 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000624:	2301      	movs	r3, #1
 8000626:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000628:	7bfb      	ldrb	r3, [r7, #15]
}
 800062a:	4618      	mov	r0, r3
 800062c:	3710      	adds	r7, #16
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	20000008 	.word	0x20000008
 8000638:	20000000 	.word	0x20000000
 800063c:	20000004 	.word	0x20000004

08000640 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000644:	4b06      	ldr	r3, [pc, #24]	; (8000660 <HAL_IncTick+0x20>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	461a      	mov	r2, r3
 800064a:	4b06      	ldr	r3, [pc, #24]	; (8000664 <HAL_IncTick+0x24>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4413      	add	r3, r2
 8000650:	4a04      	ldr	r2, [pc, #16]	; (8000664 <HAL_IncTick+0x24>)
 8000652:	6013      	str	r3, [r2, #0]
}
 8000654:	bf00      	nop
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	20000008 	.word	0x20000008
 8000664:	20000074 	.word	0x20000074

08000668 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  return uwTick;
 800066c:	4b03      	ldr	r3, [pc, #12]	; (800067c <HAL_GetTick+0x14>)
 800066e:	681b      	ldr	r3, [r3, #0]
}
 8000670:	4618      	mov	r0, r3
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	20000074 	.word	0x20000074

08000680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f003 0307 	and.w	r3, r3, #7
 800068e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000690:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000692:	68db      	ldr	r3, [r3, #12]
 8000694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000696:	68ba      	ldr	r2, [r7, #8]
 8000698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800069c:	4013      	ands	r3, r2
 800069e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006b2:	4a04      	ldr	r2, [pc, #16]	; (80006c4 <__NVIC_SetPriorityGrouping+0x44>)
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	60d3      	str	r3, [r2, #12]
}
 80006b8:	bf00      	nop
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	e000ed00 	.word	0xe000ed00

080006c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006cc:	4b04      	ldr	r3, [pc, #16]	; (80006e0 <__NVIC_GetPriorityGrouping+0x18>)
 80006ce:	68db      	ldr	r3, [r3, #12]
 80006d0:	0a1b      	lsrs	r3, r3, #8
 80006d2:	f003 0307 	and.w	r3, r3, #7
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	6039      	str	r1, [r7, #0]
 80006ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	db0a      	blt.n	800070e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	b2da      	uxtb	r2, r3
 80006fc:	490c      	ldr	r1, [pc, #48]	; (8000730 <__NVIC_SetPriority+0x4c>)
 80006fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000702:	0112      	lsls	r2, r2, #4
 8000704:	b2d2      	uxtb	r2, r2
 8000706:	440b      	add	r3, r1
 8000708:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800070c:	e00a      	b.n	8000724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4908      	ldr	r1, [pc, #32]	; (8000734 <__NVIC_SetPriority+0x50>)
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	f003 030f 	and.w	r3, r3, #15
 800071a:	3b04      	subs	r3, #4
 800071c:	0112      	lsls	r2, r2, #4
 800071e:	b2d2      	uxtb	r2, r2
 8000720:	440b      	add	r3, r1
 8000722:	761a      	strb	r2, [r3, #24]
}
 8000724:	bf00      	nop
 8000726:	370c      	adds	r7, #12
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr
 8000730:	e000e100 	.word	0xe000e100
 8000734:	e000ed00 	.word	0xe000ed00

08000738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000738:	b480      	push	{r7}
 800073a:	b089      	sub	sp, #36	; 0x24
 800073c:	af00      	add	r7, sp, #0
 800073e:	60f8      	str	r0, [r7, #12]
 8000740:	60b9      	str	r1, [r7, #8]
 8000742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	f003 0307 	and.w	r3, r3, #7
 800074a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800074c:	69fb      	ldr	r3, [r7, #28]
 800074e:	f1c3 0307 	rsb	r3, r3, #7
 8000752:	2b04      	cmp	r3, #4
 8000754:	bf28      	it	cs
 8000756:	2304      	movcs	r3, #4
 8000758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800075a:	69fb      	ldr	r3, [r7, #28]
 800075c:	3304      	adds	r3, #4
 800075e:	2b06      	cmp	r3, #6
 8000760:	d902      	bls.n	8000768 <NVIC_EncodePriority+0x30>
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	3b03      	subs	r3, #3
 8000766:	e000      	b.n	800076a <NVIC_EncodePriority+0x32>
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800076c:	f04f 32ff 	mov.w	r2, #4294967295
 8000770:	69bb      	ldr	r3, [r7, #24]
 8000772:	fa02 f303 	lsl.w	r3, r2, r3
 8000776:	43da      	mvns	r2, r3
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	401a      	ands	r2, r3
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000780:	f04f 31ff 	mov.w	r1, #4294967295
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	fa01 f303 	lsl.w	r3, r1, r3
 800078a:	43d9      	mvns	r1, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000790:	4313      	orrs	r3, r2
         );
}
 8000792:	4618      	mov	r0, r3
 8000794:	3724      	adds	r7, #36	; 0x24
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
	...

080007a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	3b01      	subs	r3, #1
 80007ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007b0:	d301      	bcc.n	80007b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007b2:	2301      	movs	r3, #1
 80007b4:	e00f      	b.n	80007d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007b6:	4a0a      	ldr	r2, [pc, #40]	; (80007e0 <SysTick_Config+0x40>)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	3b01      	subs	r3, #1
 80007bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007be:	210f      	movs	r1, #15
 80007c0:	f04f 30ff 	mov.w	r0, #4294967295
 80007c4:	f7ff ff8e 	bl	80006e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007c8:	4b05      	ldr	r3, [pc, #20]	; (80007e0 <SysTick_Config+0x40>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ce:	4b04      	ldr	r3, [pc, #16]	; (80007e0 <SysTick_Config+0x40>)
 80007d0:	2207      	movs	r2, #7
 80007d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007d4:	2300      	movs	r3, #0
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	e000e010 	.word	0xe000e010

080007e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007ec:	6878      	ldr	r0, [r7, #4]
 80007ee:	f7ff ff47 	bl	8000680 <__NVIC_SetPriorityGrouping>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}

080007fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007fa:	b580      	push	{r7, lr}
 80007fc:	b086      	sub	sp, #24
 80007fe:	af00      	add	r7, sp, #0
 8000800:	4603      	mov	r3, r0
 8000802:	60b9      	str	r1, [r7, #8]
 8000804:	607a      	str	r2, [r7, #4]
 8000806:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800080c:	f7ff ff5c 	bl	80006c8 <__NVIC_GetPriorityGrouping>
 8000810:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	68b9      	ldr	r1, [r7, #8]
 8000816:	6978      	ldr	r0, [r7, #20]
 8000818:	f7ff ff8e 	bl	8000738 <NVIC_EncodePriority>
 800081c:	4602      	mov	r2, r0
 800081e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000822:	4611      	mov	r1, r2
 8000824:	4618      	mov	r0, r3
 8000826:	f7ff ff5d 	bl	80006e4 <__NVIC_SetPriority>
}
 800082a:	bf00      	nop
 800082c:	3718      	adds	r7, #24
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}

08000832 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000832:	b580      	push	{r7, lr}
 8000834:	b082      	sub	sp, #8
 8000836:	af00      	add	r7, sp, #0
 8000838:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800083a:	6878      	ldr	r0, [r7, #4]
 800083c:	f7ff ffb0 	bl	80007a0 <SysTick_Config>
 8000840:	4603      	mov	r3, r0
}
 8000842:	4618      	mov	r0, r3
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
	...

0800084c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800084c:	b480      	push	{r7}
 800084e:	b087      	sub	sp, #28
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800085a:	e166      	b.n	8000b2a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	2101      	movs	r1, #1
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	fa01 f303 	lsl.w	r3, r1, r3
 8000868:	4013      	ands	r3, r2
 800086a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	2b00      	cmp	r3, #0
 8000870:	f000 8158 	beq.w	8000b24 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	2b01      	cmp	r3, #1
 800087a:	d00b      	beq.n	8000894 <HAL_GPIO_Init+0x48>
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	2b02      	cmp	r3, #2
 8000882:	d007      	beq.n	8000894 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000888:	2b11      	cmp	r3, #17
 800088a:	d003      	beq.n	8000894 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	2b12      	cmp	r3, #18
 8000892:	d130      	bne.n	80008f6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	689b      	ldr	r3, [r3, #8]
 8000898:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	005b      	lsls	r3, r3, #1
 800089e:	2203      	movs	r2, #3
 80008a0:	fa02 f303 	lsl.w	r3, r2, r3
 80008a4:	43db      	mvns	r3, r3
 80008a6:	693a      	ldr	r2, [r7, #16]
 80008a8:	4013      	ands	r3, r2
 80008aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	68da      	ldr	r2, [r3, #12]
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	fa02 f303 	lsl.w	r3, r2, r3
 80008b8:	693a      	ldr	r2, [r7, #16]
 80008ba:	4313      	orrs	r3, r2
 80008bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	693a      	ldr	r2, [r7, #16]
 80008c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80008ca:	2201      	movs	r2, #1
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	fa02 f303 	lsl.w	r3, r2, r3
 80008d2:	43db      	mvns	r3, r3
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	4013      	ands	r3, r2
 80008d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	091b      	lsrs	r3, r3, #4
 80008e0:	f003 0201 	and.w	r2, r3, #1
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ea:	693a      	ldr	r2, [r7, #16]
 80008ec:	4313      	orrs	r3, r2
 80008ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	693a      	ldr	r2, [r7, #16]
 80008f4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	68db      	ldr	r3, [r3, #12]
 80008fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	2203      	movs	r2, #3
 8000902:	fa02 f303 	lsl.w	r3, r2, r3
 8000906:	43db      	mvns	r3, r3
 8000908:	693a      	ldr	r2, [r7, #16]
 800090a:	4013      	ands	r3, r2
 800090c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	689a      	ldr	r2, [r3, #8]
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	693a      	ldr	r2, [r7, #16]
 800091c:	4313      	orrs	r3, r2
 800091e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	693a      	ldr	r2, [r7, #16]
 8000924:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	2b02      	cmp	r3, #2
 800092c:	d003      	beq.n	8000936 <HAL_GPIO_Init+0xea>
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	2b12      	cmp	r3, #18
 8000934:	d123      	bne.n	800097e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000936:	697b      	ldr	r3, [r7, #20]
 8000938:	08da      	lsrs	r2, r3, #3
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3208      	adds	r2, #8
 800093e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000942:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	f003 0307 	and.w	r3, r3, #7
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	220f      	movs	r2, #15
 800094e:	fa02 f303 	lsl.w	r3, r2, r3
 8000952:	43db      	mvns	r3, r3
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	4013      	ands	r3, r2
 8000958:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	691a      	ldr	r2, [r3, #16]
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	f003 0307 	and.w	r3, r3, #7
 8000964:	009b      	lsls	r3, r3, #2
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	693a      	ldr	r2, [r7, #16]
 800096c:	4313      	orrs	r3, r2
 800096e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	08da      	lsrs	r2, r3, #3
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	3208      	adds	r2, #8
 8000978:	6939      	ldr	r1, [r7, #16]
 800097a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	2203      	movs	r2, #3
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	43db      	mvns	r3, r3
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	4013      	ands	r3, r2
 8000994:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	f003 0203 	and.w	r2, r3, #3
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	005b      	lsls	r3, r3, #1
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	f000 80b2 	beq.w	8000b24 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c0:	4b61      	ldr	r3, [pc, #388]	; (8000b48 <HAL_GPIO_Init+0x2fc>)
 80009c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009c4:	4a60      	ldr	r2, [pc, #384]	; (8000b48 <HAL_GPIO_Init+0x2fc>)
 80009c6:	f043 0301 	orr.w	r3, r3, #1
 80009ca:	6613      	str	r3, [r2, #96]	; 0x60
 80009cc:	4b5e      	ldr	r3, [pc, #376]	; (8000b48 <HAL_GPIO_Init+0x2fc>)
 80009ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009d0:	f003 0301 	and.w	r3, r3, #1
 80009d4:	60bb      	str	r3, [r7, #8]
 80009d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009d8:	4a5c      	ldr	r2, [pc, #368]	; (8000b4c <HAL_GPIO_Init+0x300>)
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	089b      	lsrs	r3, r3, #2
 80009de:	3302      	adds	r3, #2
 80009e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	f003 0303 	and.w	r3, r3, #3
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	220f      	movs	r2, #15
 80009f0:	fa02 f303 	lsl.w	r3, r2, r3
 80009f4:	43db      	mvns	r3, r3
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	4013      	ands	r3, r2
 80009fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a02:	d02b      	beq.n	8000a5c <HAL_GPIO_Init+0x210>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4a52      	ldr	r2, [pc, #328]	; (8000b50 <HAL_GPIO_Init+0x304>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d025      	beq.n	8000a58 <HAL_GPIO_Init+0x20c>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4a51      	ldr	r2, [pc, #324]	; (8000b54 <HAL_GPIO_Init+0x308>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d01f      	beq.n	8000a54 <HAL_GPIO_Init+0x208>
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a50      	ldr	r2, [pc, #320]	; (8000b58 <HAL_GPIO_Init+0x30c>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d019      	beq.n	8000a50 <HAL_GPIO_Init+0x204>
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a4f      	ldr	r2, [pc, #316]	; (8000b5c <HAL_GPIO_Init+0x310>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d013      	beq.n	8000a4c <HAL_GPIO_Init+0x200>
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4a4e      	ldr	r2, [pc, #312]	; (8000b60 <HAL_GPIO_Init+0x314>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d00d      	beq.n	8000a48 <HAL_GPIO_Init+0x1fc>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4a4d      	ldr	r2, [pc, #308]	; (8000b64 <HAL_GPIO_Init+0x318>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d007      	beq.n	8000a44 <HAL_GPIO_Init+0x1f8>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	4a4c      	ldr	r2, [pc, #304]	; (8000b68 <HAL_GPIO_Init+0x31c>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d101      	bne.n	8000a40 <HAL_GPIO_Init+0x1f4>
 8000a3c:	2307      	movs	r3, #7
 8000a3e:	e00e      	b.n	8000a5e <HAL_GPIO_Init+0x212>
 8000a40:	2308      	movs	r3, #8
 8000a42:	e00c      	b.n	8000a5e <HAL_GPIO_Init+0x212>
 8000a44:	2306      	movs	r3, #6
 8000a46:	e00a      	b.n	8000a5e <HAL_GPIO_Init+0x212>
 8000a48:	2305      	movs	r3, #5
 8000a4a:	e008      	b.n	8000a5e <HAL_GPIO_Init+0x212>
 8000a4c:	2304      	movs	r3, #4
 8000a4e:	e006      	b.n	8000a5e <HAL_GPIO_Init+0x212>
 8000a50:	2303      	movs	r3, #3
 8000a52:	e004      	b.n	8000a5e <HAL_GPIO_Init+0x212>
 8000a54:	2302      	movs	r3, #2
 8000a56:	e002      	b.n	8000a5e <HAL_GPIO_Init+0x212>
 8000a58:	2301      	movs	r3, #1
 8000a5a:	e000      	b.n	8000a5e <HAL_GPIO_Init+0x212>
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	697a      	ldr	r2, [r7, #20]
 8000a60:	f002 0203 	and.w	r2, r2, #3
 8000a64:	0092      	lsls	r2, r2, #2
 8000a66:	4093      	lsls	r3, r2
 8000a68:	693a      	ldr	r2, [r7, #16]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a6e:	4937      	ldr	r1, [pc, #220]	; (8000b4c <HAL_GPIO_Init+0x300>)
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	089b      	lsrs	r3, r3, #2
 8000a74:	3302      	adds	r3, #2
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000a7c:	4b3b      	ldr	r3, [pc, #236]	; (8000b6c <HAL_GPIO_Init+0x320>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	43db      	mvns	r3, r3
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	4013      	ands	r3, r2
 8000a8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d003      	beq.n	8000aa0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000aa0:	4a32      	ldr	r2, [pc, #200]	; (8000b6c <HAL_GPIO_Init+0x320>)
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000aa6:	4b31      	ldr	r3, [pc, #196]	; (8000b6c <HAL_GPIO_Init+0x320>)
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	43db      	mvns	r3, r3
 8000ab0:	693a      	ldr	r2, [r7, #16]
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d003      	beq.n	8000aca <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000aca:	4a28      	ldr	r2, [pc, #160]	; (8000b6c <HAL_GPIO_Init+0x320>)
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ad0:	4b26      	ldr	r3, [pc, #152]	; (8000b6c <HAL_GPIO_Init+0x320>)
 8000ad2:	689b      	ldr	r3, [r3, #8]
 8000ad4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	43db      	mvns	r3, r3
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	4013      	ands	r3, r2
 8000ade:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d003      	beq.n	8000af4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000aec:	693a      	ldr	r2, [r7, #16]
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000af4:	4a1d      	ldr	r2, [pc, #116]	; (8000b6c <HAL_GPIO_Init+0x320>)
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000afa:	4b1c      	ldr	r3, [pc, #112]	; (8000b6c <HAL_GPIO_Init+0x320>)
 8000afc:	68db      	ldr	r3, [r3, #12]
 8000afe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	43db      	mvns	r3, r3
 8000b04:	693a      	ldr	r2, [r7, #16]
 8000b06:	4013      	ands	r3, r2
 8000b08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b1e:	4a13      	ldr	r2, [pc, #76]	; (8000b6c <HAL_GPIO_Init+0x320>)
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	3301      	adds	r3, #1
 8000b28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	fa22 f303 	lsr.w	r3, r2, r3
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	f47f ae91 	bne.w	800085c <HAL_GPIO_Init+0x10>
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	371c      	adds	r7, #28
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	40010000 	.word	0x40010000
 8000b50:	48000400 	.word	0x48000400
 8000b54:	48000800 	.word	0x48000800
 8000b58:	48000c00 	.word	0x48000c00
 8000b5c:	48001000 	.word	0x48001000
 8000b60:	48001400 	.word	0x48001400
 8000b64:	48001800 	.word	0x48001800
 8000b68:	48001c00 	.word	0x48001c00
 8000b6c:	40010400 	.word	0x40010400

08000b70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	460b      	mov	r3, r1
 8000b7a:	807b      	strh	r3, [r7, #2]
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b80:	787b      	ldrb	r3, [r7, #1]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d003      	beq.n	8000b8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b86:	887a      	ldrh	r2, [r7, #2]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b8c:	e002      	b.n	8000b94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b8e:	887a      	ldrh	r2, [r7, #2]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000ba4:	4b04      	ldr	r3, [pc, #16]	; (8000bb8 <HAL_PWREx_GetVoltageRange+0x18>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	40007000 	.word	0x40007000

08000bbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bca:	d130      	bne.n	8000c2e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bcc:	4b23      	ldr	r3, [pc, #140]	; (8000c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000bd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bd8:	d038      	beq.n	8000c4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bda:	4b20      	ldr	r3, [pc, #128]	; (8000c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000be2:	4a1e      	ldr	r2, [pc, #120]	; (8000c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000be4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000be8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000bea:	4b1d      	ldr	r3, [pc, #116]	; (8000c60 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2232      	movs	r2, #50	; 0x32
 8000bf0:	fb02 f303 	mul.w	r3, r2, r3
 8000bf4:	4a1b      	ldr	r2, [pc, #108]	; (8000c64 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bfa:	0c9b      	lsrs	r3, r3, #18
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c00:	e002      	b.n	8000c08 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	3b01      	subs	r3, #1
 8000c06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c08:	4b14      	ldr	r3, [pc, #80]	; (8000c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c0a:	695b      	ldr	r3, [r3, #20]
 8000c0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c14:	d102      	bne.n	8000c1c <HAL_PWREx_ControlVoltageScaling+0x60>
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d1f2      	bne.n	8000c02 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c1c:	4b0f      	ldr	r3, [pc, #60]	; (8000c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c1e:	695b      	ldr	r3, [r3, #20]
 8000c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c28:	d110      	bne.n	8000c4c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	e00f      	b.n	8000c4e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c2e:	4b0b      	ldr	r3, [pc, #44]	; (8000c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c3a:	d007      	beq.n	8000c4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c3c:	4b07      	ldr	r3, [pc, #28]	; (8000c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000c44:	4a05      	ldr	r2, [pc, #20]	; (8000c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c4a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000c4c:	2300      	movs	r3, #0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3714      	adds	r7, #20
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	40007000 	.word	0x40007000
 8000c60:	20000000 	.word	0x20000000
 8000c64:	431bde83 	.word	0x431bde83

08000c68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b088      	sub	sp, #32
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d102      	bne.n	8000c7c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	f000 bc16 	b.w	80014a8 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c7c:	4ba0      	ldr	r3, [pc, #640]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	f003 030c 	and.w	r3, r3, #12
 8000c84:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c86:	4b9e      	ldr	r3, [pc, #632]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000c88:	68db      	ldr	r3, [r3, #12]
 8000c8a:	f003 0303 	and.w	r3, r3, #3
 8000c8e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f003 0310 	and.w	r3, r3, #16
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	f000 80e4 	beq.w	8000e66 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d007      	beq.n	8000cb4 <HAL_RCC_OscConfig+0x4c>
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	2b0c      	cmp	r3, #12
 8000ca8:	f040 808b 	bne.w	8000dc2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	f040 8087 	bne.w	8000dc2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000cb4:	4b92      	ldr	r3, [pc, #584]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f003 0302 	and.w	r3, r3, #2
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d005      	beq.n	8000ccc <HAL_RCC_OscConfig+0x64>
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d101      	bne.n	8000ccc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e3ed      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6a1a      	ldr	r2, [r3, #32]
 8000cd0:	4b8b      	ldr	r3, [pc, #556]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f003 0308 	and.w	r3, r3, #8
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d004      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x7e>
 8000cdc:	4b88      	ldr	r3, [pc, #544]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000ce4:	e005      	b.n	8000cf2 <HAL_RCC_OscConfig+0x8a>
 8000ce6:	4b86      	ldr	r3, [pc, #536]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000ce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000cec:	091b      	lsrs	r3, r3, #4
 8000cee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d223      	bcs.n	8000d3e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6a1b      	ldr	r3, [r3, #32]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f000 fd46 	bl	800178c <RCC_SetFlashLatencyFromMSIRange>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	e3ce      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d0a:	4b7d      	ldr	r3, [pc, #500]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a7c      	ldr	r2, [pc, #496]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d10:	f043 0308 	orr.w	r3, r3, #8
 8000d14:	6013      	str	r3, [r2, #0]
 8000d16:	4b7a      	ldr	r3, [pc, #488]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6a1b      	ldr	r3, [r3, #32]
 8000d22:	4977      	ldr	r1, [pc, #476]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d24:	4313      	orrs	r3, r2
 8000d26:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d28:	4b75      	ldr	r3, [pc, #468]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	69db      	ldr	r3, [r3, #28]
 8000d34:	021b      	lsls	r3, r3, #8
 8000d36:	4972      	ldr	r1, [pc, #456]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	604b      	str	r3, [r1, #4]
 8000d3c:	e025      	b.n	8000d8a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d3e:	4b70      	ldr	r3, [pc, #448]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a6f      	ldr	r2, [pc, #444]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d44:	f043 0308 	orr.w	r3, r3, #8
 8000d48:	6013      	str	r3, [r2, #0]
 8000d4a:	4b6d      	ldr	r3, [pc, #436]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6a1b      	ldr	r3, [r3, #32]
 8000d56:	496a      	ldr	r1, [pc, #424]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d5c:	4b68      	ldr	r3, [pc, #416]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	69db      	ldr	r3, [r3, #28]
 8000d68:	021b      	lsls	r3, r3, #8
 8000d6a:	4965      	ldr	r1, [pc, #404]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d109      	bne.n	8000d8a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6a1b      	ldr	r3, [r3, #32]
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f000 fd06 	bl	800178c <RCC_SetFlashLatencyFromMSIRange>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	e38e      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d8a:	f000 fc75 	bl	8001678 <HAL_RCC_GetSysClockFreq>
 8000d8e:	4601      	mov	r1, r0
 8000d90:	4b5b      	ldr	r3, [pc, #364]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	091b      	lsrs	r3, r3, #4
 8000d96:	f003 030f 	and.w	r3, r3, #15
 8000d9a:	4a5a      	ldr	r2, [pc, #360]	; (8000f04 <HAL_RCC_OscConfig+0x29c>)
 8000d9c:	5cd3      	ldrb	r3, [r2, r3]
 8000d9e:	f003 031f 	and.w	r3, r3, #31
 8000da2:	fa21 f303 	lsr.w	r3, r1, r3
 8000da6:	4a58      	ldr	r2, [pc, #352]	; (8000f08 <HAL_RCC_OscConfig+0x2a0>)
 8000da8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000daa:	4b58      	ldr	r3, [pc, #352]	; (8000f0c <HAL_RCC_OscConfig+0x2a4>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff fc0a 	bl	80005c8 <HAL_InitTick>
 8000db4:	4603      	mov	r3, r0
 8000db6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000db8:	7bfb      	ldrb	r3, [r7, #15]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d052      	beq.n	8000e64 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000dbe:	7bfb      	ldrb	r3, [r7, #15]
 8000dc0:	e372      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	699b      	ldr	r3, [r3, #24]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d032      	beq.n	8000e30 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000dca:	4b4d      	ldr	r3, [pc, #308]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a4c      	ldr	r2, [pc, #304]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000dd0:	f043 0301 	orr.w	r3, r3, #1
 8000dd4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000dd6:	f7ff fc47 	bl	8000668 <HAL_GetTick>
 8000dda:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ddc:	e008      	b.n	8000df0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000dde:	f7ff fc43 	bl	8000668 <HAL_GetTick>
 8000de2:	4602      	mov	r2, r0
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	1ad3      	subs	r3, r2, r3
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d901      	bls.n	8000df0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000dec:	2303      	movs	r3, #3
 8000dee:	e35b      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000df0:	4b43      	ldr	r3, [pc, #268]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f003 0302 	and.w	r3, r3, #2
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d0f0      	beq.n	8000dde <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000dfc:	4b40      	ldr	r3, [pc, #256]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a3f      	ldr	r2, [pc, #252]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000e02:	f043 0308 	orr.w	r3, r3, #8
 8000e06:	6013      	str	r3, [r2, #0]
 8000e08:	4b3d      	ldr	r3, [pc, #244]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6a1b      	ldr	r3, [r3, #32]
 8000e14:	493a      	ldr	r1, [pc, #232]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000e16:	4313      	orrs	r3, r2
 8000e18:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e1a:	4b39      	ldr	r3, [pc, #228]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	69db      	ldr	r3, [r3, #28]
 8000e26:	021b      	lsls	r3, r3, #8
 8000e28:	4935      	ldr	r1, [pc, #212]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	604b      	str	r3, [r1, #4]
 8000e2e:	e01a      	b.n	8000e66 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e30:	4b33      	ldr	r3, [pc, #204]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a32      	ldr	r2, [pc, #200]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000e36:	f023 0301 	bic.w	r3, r3, #1
 8000e3a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e3c:	f7ff fc14 	bl	8000668 <HAL_GetTick>
 8000e40:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e42:	e008      	b.n	8000e56 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e44:	f7ff fc10 	bl	8000668 <HAL_GetTick>
 8000e48:	4602      	mov	r2, r0
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d901      	bls.n	8000e56 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000e52:	2303      	movs	r3, #3
 8000e54:	e328      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e56:	4b2a      	ldr	r3, [pc, #168]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f003 0302 	and.w	r3, r3, #2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d1f0      	bne.n	8000e44 <HAL_RCC_OscConfig+0x1dc>
 8000e62:	e000      	b.n	8000e66 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e64:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d073      	beq.n	8000f5a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	2b08      	cmp	r3, #8
 8000e76:	d005      	beq.n	8000e84 <HAL_RCC_OscConfig+0x21c>
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	2b0c      	cmp	r3, #12
 8000e7c:	d10e      	bne.n	8000e9c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	2b03      	cmp	r3, #3
 8000e82:	d10b      	bne.n	8000e9c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e84:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d063      	beq.n	8000f58 <HAL_RCC_OscConfig+0x2f0>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d15f      	bne.n	8000f58 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	e305      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ea4:	d106      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x24c>
 8000ea6:	4b16      	ldr	r3, [pc, #88]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4a15      	ldr	r2, [pc, #84]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000eac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eb0:	6013      	str	r3, [r2, #0]
 8000eb2:	e01d      	b.n	8000ef0 <HAL_RCC_OscConfig+0x288>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ebc:	d10c      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x270>
 8000ebe:	4b10      	ldr	r3, [pc, #64]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a0f      	ldr	r2, [pc, #60]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000ec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ec8:	6013      	str	r3, [r2, #0]
 8000eca:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a0c      	ldr	r2, [pc, #48]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ed4:	6013      	str	r3, [r2, #0]
 8000ed6:	e00b      	b.n	8000ef0 <HAL_RCC_OscConfig+0x288>
 8000ed8:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a08      	ldr	r2, [pc, #32]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ee2:	6013      	str	r3, [r2, #0]
 8000ee4:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a05      	ldr	r2, [pc, #20]	; (8000f00 <HAL_RCC_OscConfig+0x298>)
 8000eea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d01b      	beq.n	8000f30 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ef8:	f7ff fbb6 	bl	8000668 <HAL_GetTick>
 8000efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000efe:	e010      	b.n	8000f22 <HAL_RCC_OscConfig+0x2ba>
 8000f00:	40021000 	.word	0x40021000
 8000f04:	08001e54 	.word	0x08001e54
 8000f08:	20000000 	.word	0x20000000
 8000f0c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f10:	f7ff fbaa 	bl	8000668 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	2b64      	cmp	r3, #100	; 0x64
 8000f1c:	d901      	bls.n	8000f22 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e2c2      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f22:	4baf      	ldr	r3, [pc, #700]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d0f0      	beq.n	8000f10 <HAL_RCC_OscConfig+0x2a8>
 8000f2e:	e014      	b.n	8000f5a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f30:	f7ff fb9a 	bl	8000668 <HAL_GetTick>
 8000f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f36:	e008      	b.n	8000f4a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f38:	f7ff fb96 	bl	8000668 <HAL_GetTick>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	2b64      	cmp	r3, #100	; 0x64
 8000f44:	d901      	bls.n	8000f4a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000f46:	2303      	movs	r3, #3
 8000f48:	e2ae      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f4a:	4ba5      	ldr	r3, [pc, #660]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d1f0      	bne.n	8000f38 <HAL_RCC_OscConfig+0x2d0>
 8000f56:	e000      	b.n	8000f5a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d060      	beq.n	8001028 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	2b04      	cmp	r3, #4
 8000f6a:	d005      	beq.n	8000f78 <HAL_RCC_OscConfig+0x310>
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	2b0c      	cmp	r3, #12
 8000f70:	d119      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d116      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f78:	4b99      	ldr	r3, [pc, #612]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d005      	beq.n	8000f90 <HAL_RCC_OscConfig+0x328>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d101      	bne.n	8000f90 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e28b      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f90:	4b93      	ldr	r3, [pc, #588]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	691b      	ldr	r3, [r3, #16]
 8000f9c:	061b      	lsls	r3, r3, #24
 8000f9e:	4990      	ldr	r1, [pc, #576]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fa4:	e040      	b.n	8001028 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	68db      	ldr	r3, [r3, #12]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d023      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fae:	4b8c      	ldr	r3, [pc, #560]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a8b      	ldr	r2, [pc, #556]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fba:	f7ff fb55 	bl	8000668 <HAL_GetTick>
 8000fbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fc0:	e008      	b.n	8000fd4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fc2:	f7ff fb51 	bl	8000668 <HAL_GetTick>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	2b02      	cmp	r3, #2
 8000fce:	d901      	bls.n	8000fd4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	e269      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fd4:	4b82      	ldr	r3, [pc, #520]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d0f0      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fe0:	4b7f      	ldr	r3, [pc, #508]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	691b      	ldr	r3, [r3, #16]
 8000fec:	061b      	lsls	r3, r3, #24
 8000fee:	497c      	ldr	r1, [pc, #496]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	604b      	str	r3, [r1, #4]
 8000ff4:	e018      	b.n	8001028 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ff6:	4b7a      	ldr	r3, [pc, #488]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a79      	ldr	r2, [pc, #484]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8000ffc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001000:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001002:	f7ff fb31 	bl	8000668 <HAL_GetTick>
 8001006:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001008:	e008      	b.n	800101c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800100a:	f7ff fb2d 	bl	8000668 <HAL_GetTick>
 800100e:	4602      	mov	r2, r0
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	2b02      	cmp	r3, #2
 8001016:	d901      	bls.n	800101c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001018:	2303      	movs	r3, #3
 800101a:	e245      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800101c:	4b70      	ldr	r3, [pc, #448]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001024:	2b00      	cmp	r3, #0
 8001026:	d1f0      	bne.n	800100a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 0308 	and.w	r3, r3, #8
 8001030:	2b00      	cmp	r3, #0
 8001032:	d03c      	beq.n	80010ae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	695b      	ldr	r3, [r3, #20]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d01c      	beq.n	8001076 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800103c:	4b68      	ldr	r3, [pc, #416]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 800103e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001042:	4a67      	ldr	r2, [pc, #412]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800104c:	f7ff fb0c 	bl	8000668 <HAL_GetTick>
 8001050:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001052:	e008      	b.n	8001066 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001054:	f7ff fb08 	bl	8000668 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	2b02      	cmp	r3, #2
 8001060:	d901      	bls.n	8001066 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001062:	2303      	movs	r3, #3
 8001064:	e220      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001066:	4b5e      	ldr	r3, [pc, #376]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8001068:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800106c:	f003 0302 	and.w	r3, r3, #2
 8001070:	2b00      	cmp	r3, #0
 8001072:	d0ef      	beq.n	8001054 <HAL_RCC_OscConfig+0x3ec>
 8001074:	e01b      	b.n	80010ae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001076:	4b5a      	ldr	r3, [pc, #360]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8001078:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800107c:	4a58      	ldr	r2, [pc, #352]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 800107e:	f023 0301 	bic.w	r3, r3, #1
 8001082:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001086:	f7ff faef 	bl	8000668 <HAL_GetTick>
 800108a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800108c:	e008      	b.n	80010a0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800108e:	f7ff faeb 	bl	8000668 <HAL_GetTick>
 8001092:	4602      	mov	r2, r0
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	2b02      	cmp	r3, #2
 800109a:	d901      	bls.n	80010a0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800109c:	2303      	movs	r3, #3
 800109e:	e203      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010a0:	4b4f      	ldr	r3, [pc, #316]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 80010a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010a6:	f003 0302 	and.w	r3, r3, #2
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1ef      	bne.n	800108e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f003 0304 	and.w	r3, r3, #4
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	f000 80a6 	beq.w	8001208 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010bc:	2300      	movs	r3, #0
 80010be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80010c0:	4b47      	ldr	r3, [pc, #284]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 80010c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d10d      	bne.n	80010e8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010cc:	4b44      	ldr	r3, [pc, #272]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 80010ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010d0:	4a43      	ldr	r2, [pc, #268]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 80010d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d6:	6593      	str	r3, [r2, #88]	; 0x58
 80010d8:	4b41      	ldr	r3, [pc, #260]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 80010da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e0:	60bb      	str	r3, [r7, #8]
 80010e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010e4:	2301      	movs	r3, #1
 80010e6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010e8:	4b3e      	ldr	r3, [pc, #248]	; (80011e4 <HAL_RCC_OscConfig+0x57c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d118      	bne.n	8001126 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010f4:	4b3b      	ldr	r3, [pc, #236]	; (80011e4 <HAL_RCC_OscConfig+0x57c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a3a      	ldr	r2, [pc, #232]	; (80011e4 <HAL_RCC_OscConfig+0x57c>)
 80010fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001100:	f7ff fab2 	bl	8000668 <HAL_GetTick>
 8001104:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001106:	e008      	b.n	800111a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001108:	f7ff faae 	bl	8000668 <HAL_GetTick>
 800110c:	4602      	mov	r2, r0
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	2b02      	cmp	r3, #2
 8001114:	d901      	bls.n	800111a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001116:	2303      	movs	r3, #3
 8001118:	e1c6      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800111a:	4b32      	ldr	r3, [pc, #200]	; (80011e4 <HAL_RCC_OscConfig+0x57c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001122:	2b00      	cmp	r3, #0
 8001124:	d0f0      	beq.n	8001108 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d108      	bne.n	8001140 <HAL_RCC_OscConfig+0x4d8>
 800112e:	4b2c      	ldr	r3, [pc, #176]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8001130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001134:	4a2a      	ldr	r2, [pc, #168]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8001136:	f043 0301 	orr.w	r3, r3, #1
 800113a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800113e:	e024      	b.n	800118a <HAL_RCC_OscConfig+0x522>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	2b05      	cmp	r3, #5
 8001146:	d110      	bne.n	800116a <HAL_RCC_OscConfig+0x502>
 8001148:	4b25      	ldr	r3, [pc, #148]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 800114a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800114e:	4a24      	ldr	r2, [pc, #144]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8001150:	f043 0304 	orr.w	r3, r3, #4
 8001154:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001158:	4b21      	ldr	r3, [pc, #132]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 800115a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800115e:	4a20      	ldr	r2, [pc, #128]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001168:	e00f      	b.n	800118a <HAL_RCC_OscConfig+0x522>
 800116a:	4b1d      	ldr	r3, [pc, #116]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 800116c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001170:	4a1b      	ldr	r2, [pc, #108]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8001172:	f023 0301 	bic.w	r3, r3, #1
 8001176:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800117a:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 800117c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001180:	4a17      	ldr	r2, [pc, #92]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 8001182:	f023 0304 	bic.w	r3, r3, #4
 8001186:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d016      	beq.n	80011c0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001192:	f7ff fa69 	bl	8000668 <HAL_GetTick>
 8001196:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001198:	e00a      	b.n	80011b0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800119a:	f7ff fa65 	bl	8000668 <HAL_GetTick>
 800119e:	4602      	mov	r2, r0
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d901      	bls.n	80011b0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80011ac:	2303      	movs	r3, #3
 80011ae:	e17b      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011b0:	4b0b      	ldr	r3, [pc, #44]	; (80011e0 <HAL_RCC_OscConfig+0x578>)
 80011b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011b6:	f003 0302 	and.w	r3, r3, #2
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d0ed      	beq.n	800119a <HAL_RCC_OscConfig+0x532>
 80011be:	e01a      	b.n	80011f6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011c0:	f7ff fa52 	bl	8000668 <HAL_GetTick>
 80011c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011c6:	e00f      	b.n	80011e8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011c8:	f7ff fa4e 	bl	8000668 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d906      	bls.n	80011e8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e164      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
 80011de:	bf00      	nop
 80011e0:	40021000 	.word	0x40021000
 80011e4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011e8:	4ba8      	ldr	r3, [pc, #672]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80011ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d1e8      	bne.n	80011c8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011f6:	7ffb      	ldrb	r3, [r7, #31]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d105      	bne.n	8001208 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011fc:	4ba3      	ldr	r3, [pc, #652]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80011fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001200:	4aa2      	ldr	r2, [pc, #648]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001202:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001206:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0320 	and.w	r3, r3, #32
 8001210:	2b00      	cmp	r3, #0
 8001212:	d03c      	beq.n	800128e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001218:	2b00      	cmp	r3, #0
 800121a:	d01c      	beq.n	8001256 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800121c:	4b9b      	ldr	r3, [pc, #620]	; (800148c <HAL_RCC_OscConfig+0x824>)
 800121e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001222:	4a9a      	ldr	r2, [pc, #616]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800122c:	f7ff fa1c 	bl	8000668 <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001234:	f7ff fa18 	bl	8000668 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b02      	cmp	r3, #2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e130      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001246:	4b91      	ldr	r3, [pc, #580]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001248:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	2b00      	cmp	r3, #0
 8001252:	d0ef      	beq.n	8001234 <HAL_RCC_OscConfig+0x5cc>
 8001254:	e01b      	b.n	800128e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001256:	4b8d      	ldr	r3, [pc, #564]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001258:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800125c:	4a8b      	ldr	r2, [pc, #556]	; (800148c <HAL_RCC_OscConfig+0x824>)
 800125e:	f023 0301 	bic.w	r3, r3, #1
 8001262:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001266:	f7ff f9ff 	bl	8000668 <HAL_GetTick>
 800126a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800126c:	e008      	b.n	8001280 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800126e:	f7ff f9fb 	bl	8000668 <HAL_GetTick>
 8001272:	4602      	mov	r2, r0
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	2b02      	cmp	r3, #2
 800127a:	d901      	bls.n	8001280 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800127c:	2303      	movs	r3, #3
 800127e:	e113      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001280:	4b82      	ldr	r3, [pc, #520]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001282:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001286:	f003 0302 	and.w	r3, r3, #2
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1ef      	bne.n	800126e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001292:	2b00      	cmp	r3, #0
 8001294:	f000 8107 	beq.w	80014a6 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800129c:	2b02      	cmp	r3, #2
 800129e:	f040 80cb 	bne.w	8001438 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80012a2:	4b7a      	ldr	r3, [pc, #488]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	f003 0203 	and.w	r2, r3, #3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d12c      	bne.n	8001310 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c0:	3b01      	subs	r3, #1
 80012c2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d123      	bne.n	8001310 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012d2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d11b      	bne.n	8001310 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012e2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d113      	bne.n	8001310 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012f2:	085b      	lsrs	r3, r3, #1
 80012f4:	3b01      	subs	r3, #1
 80012f6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d109      	bne.n	8001310 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001306:	085b      	lsrs	r3, r3, #1
 8001308:	3b01      	subs	r3, #1
 800130a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800130c:	429a      	cmp	r2, r3
 800130e:	d06d      	beq.n	80013ec <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	2b0c      	cmp	r3, #12
 8001314:	d068      	beq.n	80013e8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001316:	4b5d      	ldr	r3, [pc, #372]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d105      	bne.n	800132e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001322:	4b5a      	ldr	r3, [pc, #360]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e0ba      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001332:	4b56      	ldr	r3, [pc, #344]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a55      	ldr	r2, [pc, #340]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001338:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800133c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800133e:	f7ff f993 	bl	8000668 <HAL_GetTick>
 8001342:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001344:	e008      	b.n	8001358 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001346:	f7ff f98f 	bl	8000668 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b02      	cmp	r3, #2
 8001352:	d901      	bls.n	8001358 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e0a7      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001358:	4b4c      	ldr	r3, [pc, #304]	; (800148c <HAL_RCC_OscConfig+0x824>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d1f0      	bne.n	8001346 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001364:	4b49      	ldr	r3, [pc, #292]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001366:	68da      	ldr	r2, [r3, #12]
 8001368:	4b49      	ldr	r3, [pc, #292]	; (8001490 <HAL_RCC_OscConfig+0x828>)
 800136a:	4013      	ands	r3, r2
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001374:	3a01      	subs	r2, #1
 8001376:	0112      	lsls	r2, r2, #4
 8001378:	4311      	orrs	r1, r2
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800137e:	0212      	lsls	r2, r2, #8
 8001380:	4311      	orrs	r1, r2
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001386:	0852      	lsrs	r2, r2, #1
 8001388:	3a01      	subs	r2, #1
 800138a:	0552      	lsls	r2, r2, #21
 800138c:	4311      	orrs	r1, r2
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001392:	0852      	lsrs	r2, r2, #1
 8001394:	3a01      	subs	r2, #1
 8001396:	0652      	lsls	r2, r2, #25
 8001398:	4311      	orrs	r1, r2
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800139e:	06d2      	lsls	r2, r2, #27
 80013a0:	430a      	orrs	r2, r1
 80013a2:	493a      	ldr	r1, [pc, #232]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80013a4:	4313      	orrs	r3, r2
 80013a6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80013a8:	4b38      	ldr	r3, [pc, #224]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a37      	ldr	r2, [pc, #220]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80013ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80013b4:	4b35      	ldr	r3, [pc, #212]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	4a34      	ldr	r2, [pc, #208]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80013ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80013c0:	f7ff f952 	bl	8000668 <HAL_GetTick>
 80013c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013c6:	e008      	b.n	80013da <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013c8:	f7ff f94e 	bl	8000668 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d901      	bls.n	80013da <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e066      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013da:	4b2c      	ldr	r3, [pc, #176]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d0f0      	beq.n	80013c8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013e6:	e05e      	b.n	80014a6 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e05d      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013ec:	4b27      	ldr	r3, [pc, #156]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d156      	bne.n	80014a6 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80013f8:	4b24      	ldr	r3, [pc, #144]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a23      	ldr	r2, [pc, #140]	; (800148c <HAL_RCC_OscConfig+0x824>)
 80013fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001402:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001404:	4b21      	ldr	r3, [pc, #132]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	4a20      	ldr	r2, [pc, #128]	; (800148c <HAL_RCC_OscConfig+0x824>)
 800140a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800140e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001410:	f7ff f92a 	bl	8000668 <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001416:	e008      	b.n	800142a <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001418:	f7ff f926 	bl	8000668 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b02      	cmp	r3, #2
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e03e      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800142a:	4b18      	ldr	r3, [pc, #96]	; (800148c <HAL_RCC_OscConfig+0x824>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0f0      	beq.n	8001418 <HAL_RCC_OscConfig+0x7b0>
 8001436:	e036      	b.n	80014a6 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	2b0c      	cmp	r3, #12
 800143c:	d031      	beq.n	80014a2 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800143e:	4b13      	ldr	r3, [pc, #76]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a12      	ldr	r2, [pc, #72]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001444:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001448:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800144a:	4b10      	ldr	r3, [pc, #64]	; (800148c <HAL_RCC_OscConfig+0x824>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d105      	bne.n	8001462 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001456:	4b0d      	ldr	r3, [pc, #52]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001458:	68db      	ldr	r3, [r3, #12]
 800145a:	4a0c      	ldr	r2, [pc, #48]	; (800148c <HAL_RCC_OscConfig+0x824>)
 800145c:	f023 0303 	bic.w	r3, r3, #3
 8001460:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001462:	4b0a      	ldr	r3, [pc, #40]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	4a09      	ldr	r2, [pc, #36]	; (800148c <HAL_RCC_OscConfig+0x824>)
 8001468:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800146c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001470:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001472:	f7ff f8f9 	bl	8000668 <HAL_GetTick>
 8001476:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001478:	e00c      	b.n	8001494 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800147a:	f7ff f8f5 	bl	8000668 <HAL_GetTick>
 800147e:	4602      	mov	r2, r0
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	2b02      	cmp	r3, #2
 8001486:	d905      	bls.n	8001494 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	e00d      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
 800148c:	40021000 	.word	0x40021000
 8001490:	019d808c 	.word	0x019d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <HAL_RCC_OscConfig+0x848>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d1ec      	bne.n	800147a <HAL_RCC_OscConfig+0x812>
 80014a0:	e001      	b.n	80014a6 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e000      	b.n	80014a8 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3720      	adds	r7, #32
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40021000 	.word	0x40021000

080014b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d101      	bne.n	80014c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e0c8      	b.n	800165a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014c8:	4b66      	ldr	r3, [pc, #408]	; (8001664 <HAL_RCC_ClockConfig+0x1b0>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0307 	and.w	r3, r3, #7
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d910      	bls.n	80014f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014d6:	4b63      	ldr	r3, [pc, #396]	; (8001664 <HAL_RCC_ClockConfig+0x1b0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f023 0207 	bic.w	r2, r3, #7
 80014de:	4961      	ldr	r1, [pc, #388]	; (8001664 <HAL_RCC_ClockConfig+0x1b0>)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014e6:	4b5f      	ldr	r3, [pc, #380]	; (8001664 <HAL_RCC_ClockConfig+0x1b0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	683a      	ldr	r2, [r7, #0]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d001      	beq.n	80014f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e0b0      	b.n	800165a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0301 	and.w	r3, r3, #1
 8001500:	2b00      	cmp	r3, #0
 8001502:	d04c      	beq.n	800159e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b03      	cmp	r3, #3
 800150a:	d107      	bne.n	800151c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800150c:	4b56      	ldr	r3, [pc, #344]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d121      	bne.n	800155c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e09e      	b.n	800165a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	2b02      	cmp	r3, #2
 8001522:	d107      	bne.n	8001534 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001524:	4b50      	ldr	r3, [pc, #320]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d115      	bne.n	800155c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001530:	2301      	movs	r3, #1
 8001532:	e092      	b.n	800165a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d107      	bne.n	800154c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800153c:	4b4a      	ldr	r3, [pc, #296]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d109      	bne.n	800155c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e086      	b.n	800165a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800154c:	4b46      	ldr	r3, [pc, #280]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e07e      	b.n	800165a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800155c:	4b42      	ldr	r3, [pc, #264]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	f023 0203 	bic.w	r2, r3, #3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	493f      	ldr	r1, [pc, #252]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 800156a:	4313      	orrs	r3, r2
 800156c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800156e:	f7ff f87b 	bl	8000668 <HAL_GetTick>
 8001572:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001574:	e00a      	b.n	800158c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001576:	f7ff f877 	bl	8000668 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	f241 3288 	movw	r2, #5000	; 0x1388
 8001584:	4293      	cmp	r3, r2
 8001586:	d901      	bls.n	800158c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e066      	b.n	800165a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800158c:	4b36      	ldr	r3, [pc, #216]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	f003 020c 	and.w	r2, r3, #12
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	429a      	cmp	r2, r3
 800159c:	d1eb      	bne.n	8001576 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d008      	beq.n	80015bc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015aa:	4b2f      	ldr	r3, [pc, #188]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	492c      	ldr	r1, [pc, #176]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 80015b8:	4313      	orrs	r3, r2
 80015ba:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015bc:	4b29      	ldr	r3, [pc, #164]	; (8001664 <HAL_RCC_ClockConfig+0x1b0>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0307 	and.w	r3, r3, #7
 80015c4:	683a      	ldr	r2, [r7, #0]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d210      	bcs.n	80015ec <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ca:	4b26      	ldr	r3, [pc, #152]	; (8001664 <HAL_RCC_ClockConfig+0x1b0>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f023 0207 	bic.w	r2, r3, #7
 80015d2:	4924      	ldr	r1, [pc, #144]	; (8001664 <HAL_RCC_ClockConfig+0x1b0>)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015da:	4b22      	ldr	r3, [pc, #136]	; (8001664 <HAL_RCC_ClockConfig+0x1b0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0307 	and.w	r3, r3, #7
 80015e2:	683a      	ldr	r2, [r7, #0]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d001      	beq.n	80015ec <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e036      	b.n	800165a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f003 0304 	and.w	r3, r3, #4
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d008      	beq.n	800160a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015f8:	4b1b      	ldr	r3, [pc, #108]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	4918      	ldr	r1, [pc, #96]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 8001606:	4313      	orrs	r3, r2
 8001608:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0308 	and.w	r3, r3, #8
 8001612:	2b00      	cmp	r3, #0
 8001614:	d009      	beq.n	800162a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001616:	4b14      	ldr	r3, [pc, #80]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	00db      	lsls	r3, r3, #3
 8001624:	4910      	ldr	r1, [pc, #64]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 8001626:	4313      	orrs	r3, r2
 8001628:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800162a:	f000 f825 	bl	8001678 <HAL_RCC_GetSysClockFreq>
 800162e:	4601      	mov	r1, r0
 8001630:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <HAL_RCC_ClockConfig+0x1b4>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	091b      	lsrs	r3, r3, #4
 8001636:	f003 030f 	and.w	r3, r3, #15
 800163a:	4a0c      	ldr	r2, [pc, #48]	; (800166c <HAL_RCC_ClockConfig+0x1b8>)
 800163c:	5cd3      	ldrb	r3, [r2, r3]
 800163e:	f003 031f 	and.w	r3, r3, #31
 8001642:	fa21 f303 	lsr.w	r3, r1, r3
 8001646:	4a0a      	ldr	r2, [pc, #40]	; (8001670 <HAL_RCC_ClockConfig+0x1bc>)
 8001648:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800164a:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <HAL_RCC_ClockConfig+0x1c0>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe ffba 	bl	80005c8 <HAL_InitTick>
 8001654:	4603      	mov	r3, r0
 8001656:	72fb      	strb	r3, [r7, #11]

  return status;
 8001658:	7afb      	ldrb	r3, [r7, #11]
}
 800165a:	4618      	mov	r0, r3
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40022000 	.word	0x40022000
 8001668:	40021000 	.word	0x40021000
 800166c:	08001e54 	.word	0x08001e54
 8001670:	20000000 	.word	0x20000000
 8001674:	20000004 	.word	0x20000004

08001678 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001678:	b480      	push	{r7}
 800167a:	b089      	sub	sp, #36	; 0x24
 800167c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
 8001682:	2300      	movs	r3, #0
 8001684:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001686:	4b3d      	ldr	r3, [pc, #244]	; (800177c <HAL_RCC_GetSysClockFreq+0x104>)
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	f003 030c 	and.w	r3, r3, #12
 800168e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001690:	4b3a      	ldr	r3, [pc, #232]	; (800177c <HAL_RCC_GetSysClockFreq+0x104>)
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	f003 0303 	and.w	r3, r3, #3
 8001698:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d005      	beq.n	80016ac <HAL_RCC_GetSysClockFreq+0x34>
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	2b0c      	cmp	r3, #12
 80016a4:	d121      	bne.n	80016ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d11e      	bne.n	80016ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80016ac:	4b33      	ldr	r3, [pc, #204]	; (800177c <HAL_RCC_GetSysClockFreq+0x104>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0308 	and.w	r3, r3, #8
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d107      	bne.n	80016c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80016b8:	4b30      	ldr	r3, [pc, #192]	; (800177c <HAL_RCC_GetSysClockFreq+0x104>)
 80016ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016be:	0a1b      	lsrs	r3, r3, #8
 80016c0:	f003 030f 	and.w	r3, r3, #15
 80016c4:	61fb      	str	r3, [r7, #28]
 80016c6:	e005      	b.n	80016d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80016c8:	4b2c      	ldr	r3, [pc, #176]	; (800177c <HAL_RCC_GetSysClockFreq+0x104>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	091b      	lsrs	r3, r3, #4
 80016ce:	f003 030f 	and.w	r3, r3, #15
 80016d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80016d4:	4a2a      	ldr	r2, [pc, #168]	; (8001780 <HAL_RCC_GetSysClockFreq+0x108>)
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d10d      	bne.n	8001700 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016e8:	e00a      	b.n	8001700 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d102      	bne.n	80016f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80016f0:	4b24      	ldr	r3, [pc, #144]	; (8001784 <HAL_RCC_GetSysClockFreq+0x10c>)
 80016f2:	61bb      	str	r3, [r7, #24]
 80016f4:	e004      	b.n	8001700 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	2b08      	cmp	r3, #8
 80016fa:	d101      	bne.n	8001700 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80016fc:	4b22      	ldr	r3, [pc, #136]	; (8001788 <HAL_RCC_GetSysClockFreq+0x110>)
 80016fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	2b0c      	cmp	r3, #12
 8001704:	d133      	bne.n	800176e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001706:	4b1d      	ldr	r3, [pc, #116]	; (800177c <HAL_RCC_GetSysClockFreq+0x104>)
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	f003 0303 	and.w	r3, r3, #3
 800170e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	2b02      	cmp	r3, #2
 8001714:	d002      	beq.n	800171c <HAL_RCC_GetSysClockFreq+0xa4>
 8001716:	2b03      	cmp	r3, #3
 8001718:	d003      	beq.n	8001722 <HAL_RCC_GetSysClockFreq+0xaa>
 800171a:	e005      	b.n	8001728 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800171c:	4b19      	ldr	r3, [pc, #100]	; (8001784 <HAL_RCC_GetSysClockFreq+0x10c>)
 800171e:	617b      	str	r3, [r7, #20]
      break;
 8001720:	e005      	b.n	800172e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001722:	4b19      	ldr	r3, [pc, #100]	; (8001788 <HAL_RCC_GetSysClockFreq+0x110>)
 8001724:	617b      	str	r3, [r7, #20]
      break;
 8001726:	e002      	b.n	800172e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	617b      	str	r3, [r7, #20]
      break;
 800172c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800172e:	4b13      	ldr	r3, [pc, #76]	; (800177c <HAL_RCC_GetSysClockFreq+0x104>)
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	091b      	lsrs	r3, r3, #4
 8001734:	f003 0307 	and.w	r3, r3, #7
 8001738:	3301      	adds	r3, #1
 800173a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800173c:	4b0f      	ldr	r3, [pc, #60]	; (800177c <HAL_RCC_GetSysClockFreq+0x104>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	0a1b      	lsrs	r3, r3, #8
 8001742:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001746:	697a      	ldr	r2, [r7, #20]
 8001748:	fb02 f203 	mul.w	r2, r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001752:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001754:	4b09      	ldr	r3, [pc, #36]	; (800177c <HAL_RCC_GetSysClockFreq+0x104>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	0e5b      	lsrs	r3, r3, #25
 800175a:	f003 0303 	and.w	r3, r3, #3
 800175e:	3301      	adds	r3, #1
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001764:	697a      	ldr	r2, [r7, #20]
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	fbb2 f3f3 	udiv	r3, r2, r3
 800176c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800176e:	69bb      	ldr	r3, [r7, #24]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3724      	adds	r7, #36	; 0x24
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40021000 	.word	0x40021000
 8001780:	08001e64 	.word	0x08001e64
 8001784:	00f42400 	.word	0x00f42400
 8001788:	007a1200 	.word	0x007a1200

0800178c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001794:	2300      	movs	r3, #0
 8001796:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001798:	4b2a      	ldr	r3, [pc, #168]	; (8001844 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800179a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800179c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d003      	beq.n	80017ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80017a4:	f7ff f9fc 	bl	8000ba0 <HAL_PWREx_GetVoltageRange>
 80017a8:	6178      	str	r0, [r7, #20]
 80017aa:	e014      	b.n	80017d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80017ac:	4b25      	ldr	r3, [pc, #148]	; (8001844 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b0:	4a24      	ldr	r2, [pc, #144]	; (8001844 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b6:	6593      	str	r3, [r2, #88]	; 0x58
 80017b8:	4b22      	ldr	r3, [pc, #136]	; (8001844 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80017c4:	f7ff f9ec 	bl	8000ba0 <HAL_PWREx_GetVoltageRange>
 80017c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80017ca:	4b1e      	ldr	r3, [pc, #120]	; (8001844 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ce:	4a1d      	ldr	r2, [pc, #116]	; (8001844 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017d4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017dc:	d10b      	bne.n	80017f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b80      	cmp	r3, #128	; 0x80
 80017e2:	d919      	bls.n	8001818 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2ba0      	cmp	r3, #160	; 0xa0
 80017e8:	d902      	bls.n	80017f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017ea:	2302      	movs	r3, #2
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	e013      	b.n	8001818 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017f0:	2301      	movs	r3, #1
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	e010      	b.n	8001818 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2b80      	cmp	r3, #128	; 0x80
 80017fa:	d902      	bls.n	8001802 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80017fc:	2303      	movs	r3, #3
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	e00a      	b.n	8001818 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b80      	cmp	r3, #128	; 0x80
 8001806:	d102      	bne.n	800180e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001808:	2302      	movs	r3, #2
 800180a:	613b      	str	r3, [r7, #16]
 800180c:	e004      	b.n	8001818 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2b70      	cmp	r3, #112	; 0x70
 8001812:	d101      	bne.n	8001818 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001814:	2301      	movs	r3, #1
 8001816:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001818:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f023 0207 	bic.w	r2, r3, #7
 8001820:	4909      	ldr	r1, [pc, #36]	; (8001848 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	4313      	orrs	r3, r2
 8001826:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001828:	4b07      	ldr	r3, [pc, #28]	; (8001848 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f003 0307 	and.w	r3, r3, #7
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	429a      	cmp	r2, r3
 8001834:	d001      	beq.n	800183a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e000      	b.n	800183c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800183a:	2300      	movs	r3, #0
}
 800183c:	4618      	mov	r0, r3
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40021000 	.word	0x40021000
 8001848:	40022000 	.word	0x40022000

0800184c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e049      	b.n	80018f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d106      	bne.n	8001878 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7fe fde8 	bl	8000448 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2202      	movs	r2, #2
 800187c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3304      	adds	r3, #4
 8001888:	4619      	mov	r1, r3
 800188a:	4610      	mov	r0, r2
 800188c:	f000 f8ee 	bl	8001a6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2201      	movs	r2, #1
 80018b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2201      	movs	r2, #1
 80018bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2201      	movs	r2, #1
 80018c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2201      	movs	r2, #1
 80018d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2201      	movs	r2, #1
 80018dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2201      	movs	r2, #1
 80018e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b084      	sub	sp, #16
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
 8001902:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800190a:	2b01      	cmp	r3, #1
 800190c:	d101      	bne.n	8001912 <HAL_TIM_ConfigClockSource+0x18>
 800190e:	2302      	movs	r3, #2
 8001910:	e0a8      	b.n	8001a64 <HAL_TIM_ConfigClockSource+0x16a>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2201      	movs	r2, #1
 8001916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2202      	movs	r2, #2
 800191e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001930:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001934:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800193c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2b40      	cmp	r3, #64	; 0x40
 800194c:	d067      	beq.n	8001a1e <HAL_TIM_ConfigClockSource+0x124>
 800194e:	2b40      	cmp	r3, #64	; 0x40
 8001950:	d80b      	bhi.n	800196a <HAL_TIM_ConfigClockSource+0x70>
 8001952:	2b10      	cmp	r3, #16
 8001954:	d073      	beq.n	8001a3e <HAL_TIM_ConfigClockSource+0x144>
 8001956:	2b10      	cmp	r3, #16
 8001958:	d802      	bhi.n	8001960 <HAL_TIM_ConfigClockSource+0x66>
 800195a:	2b00      	cmp	r3, #0
 800195c:	d06f      	beq.n	8001a3e <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800195e:	e078      	b.n	8001a52 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8001960:	2b20      	cmp	r3, #32
 8001962:	d06c      	beq.n	8001a3e <HAL_TIM_ConfigClockSource+0x144>
 8001964:	2b30      	cmp	r3, #48	; 0x30
 8001966:	d06a      	beq.n	8001a3e <HAL_TIM_ConfigClockSource+0x144>
      break;
 8001968:	e073      	b.n	8001a52 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800196a:	2b70      	cmp	r3, #112	; 0x70
 800196c:	d00d      	beq.n	800198a <HAL_TIM_ConfigClockSource+0x90>
 800196e:	2b70      	cmp	r3, #112	; 0x70
 8001970:	d804      	bhi.n	800197c <HAL_TIM_ConfigClockSource+0x82>
 8001972:	2b50      	cmp	r3, #80	; 0x50
 8001974:	d033      	beq.n	80019de <HAL_TIM_ConfigClockSource+0xe4>
 8001976:	2b60      	cmp	r3, #96	; 0x60
 8001978:	d041      	beq.n	80019fe <HAL_TIM_ConfigClockSource+0x104>
      break;
 800197a:	e06a      	b.n	8001a52 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800197c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001980:	d066      	beq.n	8001a50 <HAL_TIM_ConfigClockSource+0x156>
 8001982:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001986:	d017      	beq.n	80019b8 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8001988:	e063      	b.n	8001a52 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6818      	ldr	r0, [r3, #0]
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	6899      	ldr	r1, [r3, #8]
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	f000 f97b 	bl	8001c94 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80019ac:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	609a      	str	r2, [r3, #8]
      break;
 80019b6:	e04c      	b.n	8001a52 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6818      	ldr	r0, [r3, #0]
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	6899      	ldr	r1, [r3, #8]
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685a      	ldr	r2, [r3, #4]
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	f000 f964 	bl	8001c94 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	689a      	ldr	r2, [r3, #8]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019da:	609a      	str	r2, [r3, #8]
      break;
 80019dc:	e039      	b.n	8001a52 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6818      	ldr	r0, [r3, #0]
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	6859      	ldr	r1, [r3, #4]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	461a      	mov	r2, r3
 80019ec:	f000 f8d8 	bl	8001ba0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2150      	movs	r1, #80	; 0x50
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 f931 	bl	8001c5e <TIM_ITRx_SetConfig>
      break;
 80019fc:	e029      	b.n	8001a52 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6818      	ldr	r0, [r3, #0]
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	6859      	ldr	r1, [r3, #4]
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	f000 f8f7 	bl	8001bfe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2160      	movs	r1, #96	; 0x60
 8001a16:	4618      	mov	r0, r3
 8001a18:	f000 f921 	bl	8001c5e <TIM_ITRx_SetConfig>
      break;
 8001a1c:	e019      	b.n	8001a52 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6818      	ldr	r0, [r3, #0]
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	6859      	ldr	r1, [r3, #4]
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	f000 f8b8 	bl	8001ba0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2140      	movs	r1, #64	; 0x40
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 f911 	bl	8001c5e <TIM_ITRx_SetConfig>
      break;
 8001a3c:	e009      	b.n	8001a52 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4619      	mov	r1, r3
 8001a48:	4610      	mov	r0, r2
 8001a4a:	f000 f908 	bl	8001c5e <TIM_ITRx_SetConfig>
        break;
 8001a4e:	e000      	b.n	8001a52 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8001a50:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2201      	movs	r2, #1
 8001a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001a62:	2300      	movs	r3, #0
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	4a40      	ldr	r2, [pc, #256]	; (8001b80 <TIM_Base_SetConfig+0x114>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d013      	beq.n	8001aac <TIM_Base_SetConfig+0x40>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a8a:	d00f      	beq.n	8001aac <TIM_Base_SetConfig+0x40>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a3d      	ldr	r2, [pc, #244]	; (8001b84 <TIM_Base_SetConfig+0x118>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d00b      	beq.n	8001aac <TIM_Base_SetConfig+0x40>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4a3c      	ldr	r2, [pc, #240]	; (8001b88 <TIM_Base_SetConfig+0x11c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d007      	beq.n	8001aac <TIM_Base_SetConfig+0x40>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	4a3b      	ldr	r2, [pc, #236]	; (8001b8c <TIM_Base_SetConfig+0x120>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d003      	beq.n	8001aac <TIM_Base_SetConfig+0x40>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	4a3a      	ldr	r2, [pc, #232]	; (8001b90 <TIM_Base_SetConfig+0x124>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d108      	bne.n	8001abe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ab2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	68fa      	ldr	r2, [r7, #12]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a2f      	ldr	r2, [pc, #188]	; (8001b80 <TIM_Base_SetConfig+0x114>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d01f      	beq.n	8001b06 <TIM_Base_SetConfig+0x9a>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001acc:	d01b      	beq.n	8001b06 <TIM_Base_SetConfig+0x9a>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a2c      	ldr	r2, [pc, #176]	; (8001b84 <TIM_Base_SetConfig+0x118>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d017      	beq.n	8001b06 <TIM_Base_SetConfig+0x9a>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a2b      	ldr	r2, [pc, #172]	; (8001b88 <TIM_Base_SetConfig+0x11c>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d013      	beq.n	8001b06 <TIM_Base_SetConfig+0x9a>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a2a      	ldr	r2, [pc, #168]	; (8001b8c <TIM_Base_SetConfig+0x120>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d00f      	beq.n	8001b06 <TIM_Base_SetConfig+0x9a>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a29      	ldr	r2, [pc, #164]	; (8001b90 <TIM_Base_SetConfig+0x124>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d00b      	beq.n	8001b06 <TIM_Base_SetConfig+0x9a>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a28      	ldr	r2, [pc, #160]	; (8001b94 <TIM_Base_SetConfig+0x128>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d007      	beq.n	8001b06 <TIM_Base_SetConfig+0x9a>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a27      	ldr	r2, [pc, #156]	; (8001b98 <TIM_Base_SetConfig+0x12c>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d003      	beq.n	8001b06 <TIM_Base_SetConfig+0x9a>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a26      	ldr	r2, [pc, #152]	; (8001b9c <TIM_Base_SetConfig+0x130>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d108      	bne.n	8001b18 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	68fa      	ldr	r2, [r7, #12]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	695b      	ldr	r3, [r3, #20]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	689a      	ldr	r2, [r3, #8]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a10      	ldr	r2, [pc, #64]	; (8001b80 <TIM_Base_SetConfig+0x114>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d00f      	beq.n	8001b64 <TIM_Base_SetConfig+0xf8>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4a12      	ldr	r2, [pc, #72]	; (8001b90 <TIM_Base_SetConfig+0x124>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d00b      	beq.n	8001b64 <TIM_Base_SetConfig+0xf8>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4a11      	ldr	r2, [pc, #68]	; (8001b94 <TIM_Base_SetConfig+0x128>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d007      	beq.n	8001b64 <TIM_Base_SetConfig+0xf8>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	4a10      	ldr	r2, [pc, #64]	; (8001b98 <TIM_Base_SetConfig+0x12c>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d003      	beq.n	8001b64 <TIM_Base_SetConfig+0xf8>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a0f      	ldr	r2, [pc, #60]	; (8001b9c <TIM_Base_SetConfig+0x130>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d103      	bne.n	8001b6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	691a      	ldr	r2, [r3, #16]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	615a      	str	r2, [r3, #20]
}
 8001b72:	bf00      	nop
 8001b74:	3714      	adds	r7, #20
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	40012c00 	.word	0x40012c00
 8001b84:	40000400 	.word	0x40000400
 8001b88:	40000800 	.word	0x40000800
 8001b8c:	40000c00 	.word	0x40000c00
 8001b90:	40013400 	.word	0x40013400
 8001b94:	40014000 	.word	0x40014000
 8001b98:	40014400 	.word	0x40014400
 8001b9c:	40014800 	.word	0x40014800

08001ba0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b087      	sub	sp, #28
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	6a1b      	ldr	r3, [r3, #32]
 8001bb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	f023 0201 	bic.w	r2, r3, #1
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	011b      	lsls	r3, r3, #4
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	f023 030a 	bic.w	r3, r3, #10
 8001bdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001bde:	697a      	ldr	r2, [r7, #20]
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	697a      	ldr	r2, [r7, #20]
 8001bf0:	621a      	str	r2, [r3, #32]
}
 8001bf2:	bf00      	nop
 8001bf4:	371c      	adds	r7, #28
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b087      	sub	sp, #28
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	60f8      	str	r0, [r7, #12]
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
 8001c0e:	f023 0210 	bic.w	r2, r3, #16
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	699b      	ldr	r3, [r3, #24]
 8001c1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	6a1b      	ldr	r3, [r3, #32]
 8001c20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001c28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	031b      	lsls	r3, r3, #12
 8001c2e:	697a      	ldr	r2, [r7, #20]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001c3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	011b      	lsls	r3, r3, #4
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	621a      	str	r2, [r3, #32]
}
 8001c52:	bf00      	nop
 8001c54:	371c      	adds	r7, #28
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b085      	sub	sp, #20
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
 8001c66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001c76:	683a      	ldr	r2, [r7, #0]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	f043 0307 	orr.w	r3, r3, #7
 8001c80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	68fa      	ldr	r2, [r7, #12]
 8001c86:	609a      	str	r2, [r3, #8]
}
 8001c88:	bf00      	nop
 8001c8a:	3714      	adds	r7, #20
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b087      	sub	sp, #28
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
 8001ca0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001cae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	021a      	lsls	r2, r3, #8
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	609a      	str	r2, [r3, #8]
}
 8001cc8:	bf00      	nop
 8001cca:	371c      	adds	r7, #28
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d101      	bne.n	8001cec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001ce8:	2302      	movs	r3, #2
 8001cea:	e068      	b.n	8001dbe <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a2e      	ldr	r2, [pc, #184]	; (8001dcc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d004      	beq.n	8001d20 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a2d      	ldr	r2, [pc, #180]	; (8001dd0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d108      	bne.n	8001d32 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001d26:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d38:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a1e      	ldr	r2, [pc, #120]	; (8001dcc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d01d      	beq.n	8001d92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d5e:	d018      	beq.n	8001d92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a1b      	ldr	r2, [pc, #108]	; (8001dd4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d013      	beq.n	8001d92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a1a      	ldr	r2, [pc, #104]	; (8001dd8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d00e      	beq.n	8001d92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a18      	ldr	r2, [pc, #96]	; (8001ddc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d009      	beq.n	8001d92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a13      	ldr	r2, [pc, #76]	; (8001dd0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d004      	beq.n	8001d92 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a14      	ldr	r2, [pc, #80]	; (8001de0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d10c      	bne.n	8001dac <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68ba      	ldr	r2, [r7, #8]
 8001daa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3714      	adds	r7, #20
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	40012c00 	.word	0x40012c00
 8001dd0:	40013400 	.word	0x40013400
 8001dd4:	40000400 	.word	0x40000400
 8001dd8:	40000800 	.word	0x40000800
 8001ddc:	40000c00 	.word	0x40000c00
 8001de0:	40014000 	.word	0x40014000

08001de4 <__libc_init_array>:
 8001de4:	b570      	push	{r4, r5, r6, lr}
 8001de6:	4e0d      	ldr	r6, [pc, #52]	; (8001e1c <__libc_init_array+0x38>)
 8001de8:	4c0d      	ldr	r4, [pc, #52]	; (8001e20 <__libc_init_array+0x3c>)
 8001dea:	1ba4      	subs	r4, r4, r6
 8001dec:	10a4      	asrs	r4, r4, #2
 8001dee:	2500      	movs	r5, #0
 8001df0:	42a5      	cmp	r5, r4
 8001df2:	d109      	bne.n	8001e08 <__libc_init_array+0x24>
 8001df4:	4e0b      	ldr	r6, [pc, #44]	; (8001e24 <__libc_init_array+0x40>)
 8001df6:	4c0c      	ldr	r4, [pc, #48]	; (8001e28 <__libc_init_array+0x44>)
 8001df8:	f000 f820 	bl	8001e3c <_init>
 8001dfc:	1ba4      	subs	r4, r4, r6
 8001dfe:	10a4      	asrs	r4, r4, #2
 8001e00:	2500      	movs	r5, #0
 8001e02:	42a5      	cmp	r5, r4
 8001e04:	d105      	bne.n	8001e12 <__libc_init_array+0x2e>
 8001e06:	bd70      	pop	{r4, r5, r6, pc}
 8001e08:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e0c:	4798      	blx	r3
 8001e0e:	3501      	adds	r5, #1
 8001e10:	e7ee      	b.n	8001df0 <__libc_init_array+0xc>
 8001e12:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e16:	4798      	blx	r3
 8001e18:	3501      	adds	r5, #1
 8001e1a:	e7f2      	b.n	8001e02 <__libc_init_array+0x1e>
 8001e1c:	08001e94 	.word	0x08001e94
 8001e20:	08001e94 	.word	0x08001e94
 8001e24:	08001e94 	.word	0x08001e94
 8001e28:	08001e98 	.word	0x08001e98

08001e2c <memset>:
 8001e2c:	4402      	add	r2, r0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d100      	bne.n	8001e36 <memset+0xa>
 8001e34:	4770      	bx	lr
 8001e36:	f803 1b01 	strb.w	r1, [r3], #1
 8001e3a:	e7f9      	b.n	8001e30 <memset+0x4>

08001e3c <_init>:
 8001e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e3e:	bf00      	nop
 8001e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e42:	bc08      	pop	{r3}
 8001e44:	469e      	mov	lr, r3
 8001e46:	4770      	bx	lr

08001e48 <_fini>:
 8001e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e4a:	bf00      	nop
 8001e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e4e:	bc08      	pop	{r3}
 8001e50:	469e      	mov	lr, r3
 8001e52:	4770      	bx	lr
