{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 15:54:34 2021 " "Info: Processing started: Wed Jan 20 15:54:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_mem -c alu_mem " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu_mem -c alu_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/rc_adder_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/rc_adder_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_adder_2-structural " "Info: Found design unit 1: rc_adder_2-structural" {  } { { "../fonte/rc_adder_2.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/rc_adder_2.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rc_adder_2 " "Info: Found entity 1: rc_adder_2" {  } { { "../fonte/rc_adder_2.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/rc_adder_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/mem_quartus_rtl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/mem_quartus_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_quartus-rtl " "Info: Found design unit 1: mem_quartus-rtl" {  } { { "../fonte/mem_quartus_rtl.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/mem_quartus_rtl.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem_quartus " "Info: Found entity 1: mem_quartus" {  } { { "../fonte/mem_quartus_rtl.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/mem_quartus_rtl.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/mem_2port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/mem_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_2port-structure " "Info: Found design unit 1: mem_2port-structure" {  } { { "../fonte/mem_2port.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/mem_2port.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem_2port " "Info: Found entity 1: mem_2port" {  } { { "../fonte/mem_2port.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/mem_2port.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/full_adder_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/full_adder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-dataflow " "Info: Found design unit 1: full_adder_1-dataflow" {  } { { "../fonte/full_adder_1.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/full_adder_1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Info: Found entity 1: full_adder_1" {  } { { "../fonte/full_adder_1.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/full_adder_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/alu_mem.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file /users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/alu_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Info: Found design unit 1: wisdom_package" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_mem-add_mux " "Info: Found design unit 2: alu_mem-add_mux" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 126 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_mem " "Info: Found entity 1: alu_mem" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 97 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/alu_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/vinícius/desktop/usp/psi3451 (wang)/aula 10/alu_mem_5/fonte/alu_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-with_RCA " "Info: Found design unit 1: alu-with_RCA" {  } { { "../fonte/alu_1.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_1.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../fonte/alu_1.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_1.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_mem " "Info: Elaborating entity \"alu_mem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_2port mem_2port:mem " "Info: Elaborating entity \"mem_2port\" for hierarchy \"mem_2port:mem\"" {  } { { "../fonte/alu_mem.vhd" "mem" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_quartus mem_2port:mem\|mem_quartus:Mem_block " "Info: Elaborating entity \"mem_quartus\" for hierarchy \"mem_2port:mem\|mem_quartus:Mem_block\"" {  } { { "../fonte/mem_2port.vhd" "Mem_block" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/mem_2port.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_bs " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu_bs\"" {  } { { "../fonte/alu_mem.vhd" "alu_bs" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_s alu_1.vhd(61) " "Warning (10036): Verilog HDL or VHDL warning at alu_1.vhd(61): object \"carry_out_s\" assigned a value but never read" {  } { { "../fonte/alu_1.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_1.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc_adder_2 alu:alu_bs\|rc_adder_2:add " "Info: Elaborating entity \"rc_adder_2\" for hierarchy \"alu:alu_bs\|rc_adder_2:add\"" {  } { { "../fonte/alu_1.vhd" "add" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_1.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1 alu:alu_bs\|rc_adder_2:add\|full_adder_1:\\G_ALL:7:G_MAX:fa_MAX " "Info: Elaborating entity \"full_adder_1\" for hierarchy \"alu:alu_bs\|rc_adder_2:add\|full_adder_1:\\G_ALL:7:G_MAX:fa_MAX\"" {  } { { "../fonte/rc_adder_2.vhd" "\\G_ALL:7:G_MAX:fa_MAX" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/rc_adder_2.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mem_2port:mem\|mem_quartus:Mem_block\|ram " "Info: RAM logic \"mem_2port:mem\|mem_quartus:Mem_block\|ram\" is uninferred due to asynchronous read logic" {  } { { "../fonte/mem_quartus_rtl.vhd" "ram" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/mem_quartus_rtl.vhd" 64 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bs_from_rb\[6\] " "Warning (15610): No output dependent on input pin \"bs_from_rb\[6\]\"" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bs_from_rb\[7\] " "Warning (15610): No output dependent on input pin \"bs_from_rb\[7\]\"" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ds_from_rb\[6\] " "Warning (15610): No output dependent on input pin \"ds_from_rb\[6\]\"" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ds_from_rb\[7\] " "Warning (15610): No output dependent on input pin \"ds_from_rb\[7\]\"" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bs_from_cte\[6\] " "Warning (15610): No output dependent on input pin \"bs_from_cte\[6\]\"" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bs_from_cte\[7\] " "Warning (15610): No output dependent on input pin \"bs_from_cte\[7\]\"" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ds_from_cte\[6\] " "Warning (15610): No output dependent on input pin \"ds_from_cte\[6\]\"" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ds_from_cte\[7\] " "Warning (15610): No output dependent on input pin \"ds_from_cte\[7\]\"" {  } { { "../fonte/alu_mem.vhd" "" { Text "C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 10/alu_mem_5/fonte/alu_mem.vhd" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1433 " "Info: Implemented 1433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Info: Implemented 53 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1364 " "Info: Implemented 1364 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Info: Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 15:54:55 2021 " "Info: Processing ended: Wed Jan 20 15:54:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
