// Seed: 697165293
module module_0;
  wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1
    , id_13,
    output supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri id_6,
    input supply1 id_7,
    output tri1 id_8,
    input uwire id_9,
    output supply1 id_10,
    output tri0 id_11
);
  assign id_1 = 1 == id_6#(
      .id_4(id_13),
      .id_4(1)
  ) - id_3;
  supply0 id_14;
  assign id_1 = id_14;
  module_0 modCall_1 ();
endmodule
