git clone --depth 1 --no-tags https://github.com/sherry186/Digital-Systems-Design-and-Laboratory-2023.git f:/verilog_sva_gh_scraper/data/full_repos/686635228
git clone --depth 1 --no-tags https://github.com/AleksaZatezalo/ComputerDesign.git f:/verilog_sva_gh_scraper/data/full_repos/690839926
git clone --depth 1 --no-tags https://github.com/drujensen/tiny16.git f:/verilog_sva_gh_scraper/data/full_repos/686859829
git clone --depth 1 --no-tags https://github.com/yagnavivek/PES_ADD_SUB_32.git f:/verilog_sva_gh_scraper/data/full_repos/687081143
git clone --depth 1 --no-tags https://github.com/Rajarshii/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/690847158
git clone --depth 1 --no-tags https://github.com/DishanChulawnasa/FaultTrackingFrameworkForRISC-VArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/688404127
git clone --depth 1 --no-tags https://github.com/ruei7916/SOC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/692472940
git clone --depth 1 --no-tags https://github.com/p810105b/Simple_processor.git f:/verilog_sva_gh_scraper/data/full_repos/685883787
git clone --depth 1 --no-tags https://github.com/YangLingSanShan/BUAA-CO-2206.git f:/verilog_sva_gh_scraper/data/full_repos/688008679
git clone --depth 1 --no-tags https://github.com/Chia-Yu-Kuo/FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/689575791
git clone --depth 1 --no-tags https://github.com/dlmiles/tt04-muldiv4.git f:/verilog_sva_gh_scraper/data/full_repos/688784080
git clone --depth 1 --no-tags https://github.com/panzerstadt/verilog-wip.git f:/verilog_sva_gh_scraper/data/full_repos/686608504
git clone --depth 1 --no-tags https://github.com/Hema-m-01/final_project.git f:/verilog_sva_gh_scraper/data/full_repos/686651941
git clone --depth 1 --no-tags https://github.com/Omarafifi1/swap.git f:/verilog_sva_gh_scraper/data/full_repos/686654455
git clone --depth 1 --no-tags https://github.com/Srini-web/pes_fb_piso.git f:/verilog_sva_gh_scraper/data/full_repos/685897850
git clone --depth 1 --no-tags https://github.com/AhmedAwad17-5-2002/Parking_Sys_Using_SV.git f:/verilog_sva_gh_scraper/data/full_repos/686637417
git clone --depth 1 --no-tags https://github.com/wonseop1/MU0_idx_project.git f:/verilog_sva_gh_scraper/data/full_repos/687510123
git clone --depth 1 --no-tags https://github.com/aildsonf/mips.git f:/verilog_sva_gh_scraper/data/full_repos/687301730
git clone --depth 1 --no-tags https://github.com/PROJECT-SLASIC/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/687849104
git clone --depth 1 --no-tags https://github.com/Abhinandan-Singh-Baghel/aes.git f:/verilog_sva_gh_scraper/data/full_repos/687185751
git clone --depth 1 --no-tags https://github.com/Akarsh-Hegde/pes_clk_divider.git f:/verilog_sva_gh_scraper/data/full_repos/687276408
git clone --depth 1 --no-tags https://github.com/francoriba/ALU_Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/687228828
git clone --depth 1 --no-tags https://github.com/Veda1809/pes_pwm.git f:/verilog_sva_gh_scraper/data/full_repos/687038262
git clone --depth 1 --no-tags https://github.com/Z-o-o-d/verilog_learn_hdlbits.01xz.net.git f:/verilog_sva_gh_scraper/data/full_repos/688311535
git clone --depth 1 --no-tags https://github.com/Howie354/APB.git f:/verilog_sva_gh_scraper/data/full_repos/690076300
git clone --depth 1 --no-tags https://github.com/Howie354/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/690072294
git clone --depth 1 --no-tags https://github.com/Yousif-Abuzeid/Spartan-6-DSP---DSP48A1---.git f:/verilog_sva_gh_scraper/data/full_repos/690290979
git clone --depth 1 --no-tags https://github.com/wang-hsiu-cheng/DigitalLogicDesignExp_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/690153319
git clone --depth 1 --no-tags https://github.com/MahmoudLotfy10/Traffic_Light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/690589155
git clone --depth 1 --no-tags https://github.com/MahmoudSZahran/Sequential_8x8_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/691300548
git clone --depth 1 --no-tags https://github.com/alaarabie/digital_design.git f:/verilog_sva_gh_scraper/data/full_repos/691478159
git clone --depth 1 --no-tags https://github.com/MahmoudSZahran/SPI-Protocol-Implementation-using-SystemVerilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/691135337
git clone --depth 1 --no-tags https://github.com/hnminh1908/Caravel-Project.git f:/verilog_sva_gh_scraper/data/full_repos/689222830
git clone --depth 1 --no-tags https://github.com/mohamedelsayed14/Verilog-Training-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/688377411
git clone --depth 1 --no-tags https://github.com/Wangxianke123/HDLbits_solution.git f:/verilog_sva_gh_scraper/data/full_repos/691851406
git clone --depth 1 --no-tags https://github.com/9964ERESH/8-BIT-MULTIPLIER-.git f:/verilog_sva_gh_scraper/data/full_repos/691864836
git clone --depth 1 --no-tags https://github.com/Ogatarina-sq/PIDcontrol-auto-tracking-car.git f:/verilog_sva_gh_scraper/data/full_repos/684947335
git clone --depth 1 --no-tags https://github.com/EdigaSuseela407/CourseFile.git f:/verilog_sva_gh_scraper/data/full_repos/685008027
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/fsm_sequence_detercors_project5.git f:/verilog_sva_gh_scraper/data/full_repos/685478373
git clone --depth 1 --no-tags https://github.com/divyajalikoppa/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/685417946
git clone --depth 1 --no-tags https://github.com/chokkapuvandana/32-bit-floatingpoint-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/685661997
git clone --depth 1 --no-tags https://github.com/saikrishnagujju/32-Bit-Floating_Point-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/685661756
git clone --depth 1 --no-tags https://github.com/Abdoemad220/ALSU.git f:/verilog_sva_gh_scraper/data/full_repos/685729033
git clone --depth 1 --no-tags https://github.com/chandanabgowda/Full_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/690676840
git clone --depth 1 --no-tags https://github.com/Armin-armin/Image-Smoother-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/689293431
git clone --depth 1 --no-tags https://github.com/Armin-armin/RISC-V-RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/689285584
git clone --depth 1 --no-tags https://github.com/StuLiMing/CPU_1.git f:/verilog_sva_gh_scraper/data/full_repos/691109356
git clone --depth 1 --no-tags https://github.com/XH-Liao/elevator.git f:/verilog_sva_gh_scraper/data/full_repos/692211157
git clone --depth 1 --no-tags https://github.com/ajmj98/rtl_codes.git f:/verilog_sva_gh_scraper/data/full_repos/692148976
git clone --depth 1 --no-tags https://github.com/jason611130/verilog_ASE.git f:/verilog_sva_gh_scraper/data/full_repos/686822153
git clone --depth 1 --no-tags https://github.com/ZSteam77/Cisc-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/686282888
git clone --depth 1 --no-tags https://github.com/khsong07/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/688272298
git clone --depth 1 --no-tags https://github.com/HAS-USP/PCS3115.git f:/verilog_sva_gh_scraper/data/full_repos/686786898
git clone --depth 1 --no-tags https://github.com/circuitpotato/32bit_ARMv3_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/685934935
git clone --depth 1 --no-tags https://github.com/spurthimalode/1-8Demux_RTL-to-GDSII.git f:/verilog_sva_gh_scraper/data/full_repos/688037263
git clone --depth 1 --no-tags https://github.com/Chia-Yu-Kuo/Hardware-design.git f:/verilog_sva_gh_scraper/data/full_repos/689579048
git clone --depth 1 --no-tags https://github.com/Jytesh/DCD_lab.git f:/verilog_sva_gh_scraper/data/full_repos/691416870
git clone --depth 1 --no-tags https://github.com/AliAhmed0000/Spartan6-DSP48A1.git f:/verilog_sva_gh_scraper/data/full_repos/686200808
git clone --depth 1 --no-tags https://github.com/kimbeomjoon99/CSE3016.git f:/verilog_sva_gh_scraper/data/full_repos/686542752
git clone --depth 1 --no-tags https://github.com/deepanshi919/8_bit_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/685431980
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/binary_to_gray_code_converter.git f:/verilog_sva_gh_scraper/data/full_repos/685459692
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/ring_counter.git f:/verilog_sva_gh_scraper/data/full_repos/685473145
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/ripple_carry_adder.git f:/verilog_sva_gh_scraper/data/full_repos/685379823
git clone --depth 1 --no-tags https://github.com/yashasadi/pes_vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/685893650
git clone --depth 1 --no-tags https://github.com/vishnupriyapesu/pes_usr.git f:/verilog_sva_gh_scraper/data/full_repos/685906867
git clone --depth 1 --no-tags https://github.com/NandeeshaSwamy/pes_igc_design.git f:/verilog_sva_gh_scraper/data/full_repos/685915501
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Synchronizers.git f:/verilog_sva_gh_scraper/data/full_repos/689177687
git clone --depth 1 --no-tags https://github.com/TruongPNguyen/color-recognizer.git f:/verilog_sva_gh_scraper/data/full_repos/687769919
git clone --depth 1 --no-tags https://github.com/muxinyu1/buzzer-demo.git f:/verilog_sva_gh_scraper/data/full_repos/687871932
git clone --depth 1 --no-tags https://github.com/nguyendaithien/COde_verilog_tham_khao.git f:/verilog_sva_gh_scraper/data/full_repos/688563664
git clone --depth 1 --no-tags https://github.com/nanfangouyang/booth.git f:/verilog_sva_gh_scraper/data/full_repos/687843695
git clone --depth 1 --no-tags https://github.com/mohamedelsayed14/GPU-Accelerator-3D-Graphics-Hardware-Accelerator-.git f:/verilog_sva_gh_scraper/data/full_repos/688367920
git clone --depth 1 --no-tags https://github.com/iyervarsha12/MIPS-4-Stage-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/689369119
git clone --depth 1 --no-tags https://github.com/usman1515/tt05_my_design.git f:/verilog_sva_gh_scraper/data/full_repos/692216718
git clone --depth 1 --no-tags https://github.com/rudrajyotiroy/Lift_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/691745575
git clone --depth 1 --no-tags https://github.com/PlywoodMonkey/CSEE4270-Design-of-Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/691692444
git clone --depth 1 --no-tags https://github.com/alexxandert/CarParkingSystem-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/691724965
git clone --depth 1 --no-tags https://github.com/saisanwariya/pipeline-stalls-for-Fast-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/691701438
git clone --depth 1 --no-tags https://github.com/changde0628/HDLbits_solution.git f:/verilog_sva_gh_scraper/data/full_repos/685436947
git clone --depth 1 --no-tags https://github.com/NishitaNJ/pes_R2_4BM.git f:/verilog_sva_gh_scraper/data/full_repos/686079398
git clone --depth 1 --no-tags https://github.com/bharath19-gs/UART.git f:/verilog_sva_gh_scraper/data/full_repos/686356082
git clone --depth 1 --no-tags https://github.com/Ayman-Mostafa2002/Spartan6-DSP48A1.git f:/verilog_sva_gh_scraper/data/full_repos/684905286
git clone --depth 1 --no-tags https://github.com/SpeedyPetey/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/687510469
git clone --depth 1 --no-tags https://github.com/rudra-101/8-bit-vedic-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/687525365
git clone --depth 1 --no-tags https://github.com/YHK00103/CO-Lab3-Single-Cycle-CPU-Complete-Edition.git f:/verilog_sva_gh_scraper/data/full_repos/690087238
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/692132715
git clone --depth 1 --no-tags https://github.com/asaraf7/ULQC_LDO.git f:/verilog_sva_gh_scraper/data/full_repos/692068377
git clone --depth 1 --no-tags https://github.com/jtremesay/openrail.git f:/verilog_sva_gh_scraper/data/full_repos/691173913
git clone --depth 1 --no-tags https://github.com/sinkanishk/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/691166492
git clone --depth 1 --no-tags https://github.com/Vikas965164/8_Bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/691199093
git clone --depth 1 --no-tags https://github.com/Abdelrhmankaram/Verilog-Car_Garage.git f:/verilog_sva_gh_scraper/data/full_repos/689577701
git clone --depth 1 --no-tags https://github.com/Sharathsv08/mod-16-counter.git f:/verilog_sva_gh_scraper/data/full_repos/690879447
git clone --depth 1 --no-tags https://github.com/aastha0603/32-Bit-Floating-Point-Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/685246381
git clone --depth 1 --no-tags https://github.com/stayhard0508/ECE_exp2.git f:/verilog_sva_gh_scraper/data/full_repos/689572935
git clone --depth 1 --no-tags https://github.com/OmniaMohamed12/Cache-Controller-Implementation-with-Write-Through-Policy.git f:/verilog_sva_gh_scraper/data/full_repos/687112327
git clone --depth 1 --no-tags https://github.com/2uger/uart.git f:/verilog_sva_gh_scraper/data/full_repos/686941496
git clone --depth 1 --no-tags https://github.com/Thumbs-up-emoji/DD.git f:/verilog_sva_gh_scraper/data/full_repos/688325305
git clone --depth 1 --no-tags https://github.com/RajKohale/FPGAspeaks.git f:/verilog_sva_gh_scraper/data/full_repos/685647025
git clone --depth 1 --no-tags https://github.com/vivek8904/pes_fmul.git f:/verilog_sva_gh_scraper/data/full_repos/685907747
git clone --depth 1 --no-tags https://github.com/0marAmr/Pipelined_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/692445875
