
*** Running vivado
    with args -log Main.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xa7a100tcsg324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -120 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 247.094 ; gain = 71.293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/Main.v:23]
INFO: [Synth 8-638] synthesizing module 'DCLK_1' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/DCLK_1.v:23]
	Parameter CYC bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DCLK_1' (1#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/DCLK_1.v:23]
INFO: [Synth 8-638] synthesizing module 'DCLK_05' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/DCLK_05.v:23]
	Parameter CYC bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DCLK_05' (2#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/DCLK_05.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK_S' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/CLOCK_S.v:23]
	Parameter COUNT bound to: 59 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Count' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/Count.v:23]
	Parameter COUNTNUM bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Count' (3#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/Count.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_S' (4#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/CLOCK_S.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK_M' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/CLOCK_M.v:23]
	Parameter COUNT bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CLOCK_M' (5#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/CLOCK_M.v:23]
INFO: [Synth 8-638] synthesizing module 'CLOCK_H' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/CLOCK_H.v:23]
	Parameter COUNT bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Count__parameterized0' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/Count.v:23]
	Parameter COUNTNUM bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Count__parameterized0' (5#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/Count.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_H' (6#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/CLOCK_H.v:23]
INFO: [Synth 8-638] synthesizing module 'RING' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/RING.v:23]
INFO: [Synth 8-256] done synthesizing module 'RING' (7#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/RING.v:23]
INFO: [Synth 8-638] synthesizing module 'Print' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:22]
INFO: [Synth 8-638] synthesizing module 'segTime' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/segTime.v:23]
	Parameter CYC bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'segTime' (8#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/segTime.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:33]
INFO: [Synth 8-638] synthesizing module 'SevenSegNumIndic' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/SevenSeg.v:23]
INFO: [Synth 8-256] done synthesizing module 'SevenSegNumIndic' (9#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/SevenSeg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:68]
WARNING: [Synth 8-567] referenced signal 'OFF' should be on the sensitivity list [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 's1' should be on the sensitivity list [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 's0' should be on the sensitivity list [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 'm1' should be on the sensitivity list [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 'm0' should be on the sensitivity list [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 'h1' should be on the sensitivity list [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:60]
WARNING: [Synth 8-567] referenced signal 'h0' should be on the sensitivity list [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:60]
INFO: [Synth 8-256] done synthesizing module 'Print' (10#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:22]
INFO: [Synth 8-638] synthesizing module 'Clock_loud' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/Clock_loud.v:23]
INFO: [Synth 8-256] done synthesizing module 'Clock_loud' (11#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/Clock_loud.v:23]
INFO: [Synth 8-256] done synthesizing module 'Main' (12#1) [D:/project_yu1433/project_yu1433.srcs/sources_1/new/Main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 281.324 ; gain = 105.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 281.324 ; gain = 105.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project_yu1433/project_yu1433.srcs/constrs_1/new/ConMain.xdc]
Finished Parsing XDC File [D:/project_yu1433/project_yu1433.srcs/constrs_1/new/ConMain.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 582.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 582.566 ; gain = 406.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a100tcsg324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 582.566 ; gain = 406.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 582.566 ; gain = 406.766
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "CLK" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "CLK" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-802] inferred FSM for state register 'select_reg' in module 'Print'
INFO: [Synth 8-5546] ROM "select" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                         11111110
                 iSTATE0 |                              001 |                         11111101
                 iSTATE1 |                              010 |                         11111011
                 iSTATE2 |                              011 |                         11110111
                 iSTATE3 |                              100 |                         11101111
                 iSTATE4 |                              101 |                         11011111
                 iSTATE5 |                              110 |                         10111111
                 iSTATE6 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'select_reg' using encoding 'sequential' in module 'Print'
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [D:/project_yu1433/project_yu1433.srcs/sources_1/new/PRINT.v:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 582.566 ; gain = 406.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	  12 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCLK_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DCLK_05 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module Count__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module RING 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module segTime 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SevenSegNumIndic 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
Module Print 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module Clock_loud 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 582.566 ; gain = 406.766
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "CLK" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "usg/k" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "usg/CLK" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 582.566 ; gain = 406.766
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 582.566 ; gain = 406.766

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\L9/uCt_s/co_reg ) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\L7/uCt_s/res_reg[0] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\L7/uCt_s/res_reg[1] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\L8/uCt_s/res_reg[0] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\L8/uCt_s/res_reg[1] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\L9/uCt_s/res_reg[0] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\L9/uCt_s/res_reg[1] ) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (\L9/uCt_s/res_reg[2] ) is unused and will be removed from module Main.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 582.566 ; gain = 406.766
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 582.566 ; gain = 406.766

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 582.566 ; gain = 406.766
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 582.566 ; gain = 406.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 582.566 ; gain = 406.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 590.668 ; gain = 414.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 590.668 ; gain = 414.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 590.668 ; gain = 414.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 590.668 ; gain = 414.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 590.668 ; gain = 414.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 590.668 ; gain = 414.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |    97|
|4     |LUT2   |    17|
|5     |LUT3   |    45|
|6     |LUT4   |    24|
|7     |LUT5   |    33|
|8     |LUT6   |    52|
|9     |MUXF7  |     7|
|10    |FDRE   |   148|
|11    |LDP    |     4|
|12    |IBUF   |    12|
|13    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+----------+----------------------+------+
|      |Instance  |Module                |Cells |
+------+----------+----------------------+------+
|1     |top       |                      |   490|
|2     |  L10     |RING                  |     2|
|3     |  L5      |DCLK_05               |    91|
|4     |  L6      |DCLK_1                |    82|
|5     |  L7      |CLOCK_S               |    51|
|6     |    uCt_s |Count_0               |    51|
|7     |  L8      |CLOCK_M               |    42|
|8     |    uCt_s |Count                 |    42|
|9     |  L9      |CLOCK_H               |    26|
|10    |    uCt_s |Count__parameterized0 |    26|
|11    |  uCd     |Clock_loud            |    49|
|12    |  uPt     |Print                 |   115|
|13    |    uSn   |SevenSegNumIndic      |     8|
|14    |    usg   |segTime               |    81|
+------+----------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 590.668 ; gain = 414.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 590.668 ; gain = 93.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 590.668 ; gain = 414.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDP => LDPE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 590.668 ; gain = 397.996
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 590.668 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 28 16:43:21 2016...
