# Sun Dec 17 18:14:54 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":43:16:43:29|Tristate driver PIN_DEBUG_STOP (in view: work.mcu(verilog)) on net PIN_DEBUG_STOP (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_1 (in view: work.mcu(verilog)) on net PIN_LED[7] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_2 (in view: work.mcu(verilog)) on net PIN_LED[6] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_3 (in view: work.mcu(verilog)) on net PIN_LED[5] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_4 (in view: work.mcu(verilog)) on net PIN_LED[4] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_5 (in view: work.mcu(verilog)) on net PIN_LED[3] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_6 (in view: work.mcu(verilog)) on net PIN_LED[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_7 (in view: work.mcu(verilog)) on net PIN_LED[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_8 (in view: work.mcu(verilog)) on net PIN_LED[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":31:13:31:20|Tristate driver PIN_WR1N (in view: work.mcu(verilog)) on net PIN_WR1N (in view: work.mcu(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":134:0:134:5|Removing sequential instance coreInst.instructionPhaseDecoderInst.DEBUG_STEP_ACK because it is equivalent to instance coreInst.instructionPhaseDecoderInst.PHASE_R[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.
@W: FA239 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|Found ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) with 10 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

@W: MO129 :"c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v":198:0:198:5|Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.debugPort(verilog) instance addrH.Q[7:0] 
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.debugPort(verilog) instance addrL.Q[7:0] 
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":56:14:56:49|Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 189MB peak: 189MB)


Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:06s; Memory used current: 202MB peak: 202MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:08s; Memory used current: 202MB peak: 206MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:09s; Memory used current: 202MB peak: 206MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:19s; Memory used current: 212MB peak: 212MB)

@W: BN132 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":111:0:111:5|Removing instance coreInst.programCounterInst.PC_A[0] because it is equivalent to instance coreInst.programCounterInst.HERE[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:19s; Memory used current: 212MB peak: 213MB)


Finished preparing to map (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:21s; Memory used current: 213MB peak: 213MB)

@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[1] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[2] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrL.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrH.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).

Finished technology mapping (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:25s; Memory used current: 226MB peak: 278MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:25s		   -35.39ns		1400 /       406
   2		0h:00m:25s		   -35.39ns		1394 /       406
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[1] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[2] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrL.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrH.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":25:0:25:5|Replicating instance coreInst.instructionLatchInst.DEBUG_OP_I[0] (in view: work.mcu(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":25:0:25:5|Replicating instance coreInst.instructionLatchInst.DEBUG_OP_I[2] (in view: work.mcu(verilog)) with 13 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:29s		   -34.57ns		1398 /       408

   4		0h:00m:30s		   -34.90ns		1398 /       408
   5		0h:00m:30s		   -33.67ns		1406 /       408
   6		0h:00m:30s		   -33.35ns		1407 /       408
   7		0h:00m:31s		   -32.96ns		1412 /       408

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:31s; Memory used current: 226MB peak: 278MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":95:0:95:5|Boundary register mcuResourcesInst.UARTInst.DOUT_15_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":95:0:95:5|Boundary register mcuResourcesInst.UARTInst.DOUT_14_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":95:0:95:5|Boundary register mcuResourcesInst.UARTInst.DOUT_13_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":95:0:95:5|Boundary register mcuResourcesInst.UARTInst.DOUT_12_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":95:0:95:5|Boundary register mcuResourcesInst.UARTInst.DOUT_11_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":95:0:95:5|Boundary register mcuResourcesInst.UARTInst.DOUT_10_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":95:0:95:5|Boundary register mcuResourcesInst.UARTInst.DOUT_9_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":95:0:95:5|Boundary register mcuResourcesInst.UARTInst.DOUT_8_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":95:0:95:5|Boundary register mcuResourcesInst.UARTInst.DOUT_6_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\duncan\git\forthcpu\uart\source\uart.v":95:0:95:5|Boundary register mcuResourcesInst.UARTInst.DOUT_3_.fb (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:33s; Memory used current: 228MB peak: 278MB)


Start Writing Netlists (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:34s; Memory used current: 180MB peak: 278MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:34s; Memory used current: 224MB peak: 278MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:36s; Memory used current: 229MB peak: 278MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:36s; Memory used current: 229MB peak: 278MB)


Start final timing analysis (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:37s; Memory used current: 223MB peak: 278MB)

@W: MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.
@W: MT420 |Found inferred clock mcu|PIN_DEBUG_WRN with period 10.00ns. Please declare a user-defined clock on port PIN_DEBUG_WRN.


##### START OF TIMING REPORT #####[
# Timing report written on Sun Dec 17 18:15:54 2023
#


Top view:               mcu
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -33.078

                      Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock        Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1        100.0 MHz     13.1 MHz      10.000        76.155        -33.078     inferred     Inferred_clkgroup_0
mcu|PIN_DEBUG_WRN     100.0 MHz     372.4 MHz     10.000        2.685         7.315       inferred     Inferred_clkgroup_1
==========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1     mcu|PIN_CLK_X1     |  10.000      -28.942  |  10.000      -20.006  |  5.000       -25.870  |  5.000       -33.078
mcu|PIN_DEBUG_WRN  mcu|PIN_CLK_X1     |  Diff grp    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
mcu|PIN_DEBUG_WRN  mcu|PIN_DEBUG_WRN  |  10.000      7.315    |  No paths    -        |  No paths    -        |  No paths    -      
====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mcu|PIN_CLK_X1
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                      Arrival            
Instance                                             Reference          Type        Pin     Net                    Time        Slack  
                                                     Clock                                                                            
--------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OP_I_fast[0]     1.148       -33.078
coreInst.instructionLatchInst.DEBUG_OP_I[1]          mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OP_I[1]          1.312       -32.865
coreInst.instructionLatchInst.DEBUG_OP_I_fast[2]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OP_I_fast[2]     1.148       -32.061
coreInst.instructionLatchInst.GROUPX[1]              mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX[1]              1.317       -31.617
coreInst.instructionLatchInst.INSTRUCTION[11]        mcu|PIN_CLK_X1     FD1P3DX     Q       LDS_BYTEX              1.312       -31.560
coreInst.instructionLatchInst.GROUPX[0]              mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX[0]              1.352       -30.351
coreInst.instructionLatchInst.INSTRUCTION[10]        mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[0]         1.312       -30.311
coreInst.instructionLatchInst.INSTRUCTION[12]        mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[2]         1.299       -30.298
coreInst.instructionLatchInst.INSTRUCTION[9]         mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[9]         1.288       -30.287
coreInst.instructionLatchInst.INSTRUCTION[13]        mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[3]         1.276       -30.275
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                        Required            
Instance                                 Reference          Type        Pin     Net                      Time         Slack  
                                         Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------
coreInst.programCounterInst.HERE[14]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_14_0_S0     4.894        -33.078
coreInst.programCounterInst.HERE[15]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_14_0_S1     4.894        -33.078
coreInst.programCounterInst.HERE[12]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_12_0_S0     4.894        -32.935
coreInst.programCounterInst.HERE[13]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_12_0_S1     4.894        -32.935
coreInst.programCounterInst.HERE[10]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_10_0_S0     4.894        -32.792
coreInst.programCounterInst.HERE[11]     mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_10_0_S1     4.894        -32.792
coreInst.programCounterInst.HERE[8]      mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_8_0_S0      4.894        -32.649
coreInst.programCounterInst.HERE[9]      mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_8_0_S1      4.894        -32.649
coreInst.programCounterInst.HERE[6]      mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_6_0_S0      4.894        -32.506
coreInst.programCounterInst.HERE[7]      mcu|PIN_CLK_X1     FD1P3DX     D       un2_HERE_cry_6_0_S1      4.894        -32.506
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      37.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -33.078

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OP_I_fast[0] / Q
    Ending point:                            coreInst.programCounterInst.HERE[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]                            FD1P3DX      Q        Out     1.148     1.148 r      -         
DEBUG_OP_I_fast[0]                                                          Net          -        -       -         -            4         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_N_5_mux_i_0_sn                                                           Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     D        In      0.000     2.165 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     Z        Out     0.449     2.613 r      -         
CC_REGX[1]                                                                  Net          -        -       -         -            8         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     B        In      0.000     2.613 r      -         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     Z        Out     1.233     3.846 r      -         
N_27                                                                        Net          -        -       -         -            6         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     C        In      0.000     3.846 r      -         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     Z        Out     1.249     5.095 r      -         
N_1573                                                                      Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     B        In      0.000     5.095 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     Z        Out     1.089     6.184 f      -         
ALUB_SRCX_3[1]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     B        In      0.000     6.184 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     Z        Out     1.089     7.273 r      -         
ALUB_DATA_3_1[0]                                                            Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     7.273 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.277     8.549 r      -         
N_33                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     C        In      0.000     8.549 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     Z        Out     1.017     9.566 f      -         
N_563_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     9.566 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     11.111 r     -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     11.111 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     11.254 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     11.254 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     11.396 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     11.396 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     11.539 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     11.539 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     11.682 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     11.682 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     11.825 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     11.825 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        S0       Out     1.549     13.374 r     -         
un47_RESULT_cry_11_0_S0                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     C        In      0.000     13.374 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     Z        Out     1.017     14.390 f     -         
OVER_i_1_a2_4                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     A        In      0.000     14.390 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     Z        Out     1.017     15.407 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     A        In      0.000     15.407 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     Z        Out     1.017     16.424 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     16.424 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     17.737 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     C        In      0.000     17.737 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     Z        Out     1.017     18.754 f     -         
un53_RESULT[11]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     D        In      0.000     18.754 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     Z        Out     1.017     19.770 f     -         
RESULT_11_bm[11]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        ALUT     In      0.000     19.770 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        Z        Out     0.214     19.985 f     -         
N_262                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     A        In      0.000     19.985 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     Z        Out     1.017     21.002 f     -         
RESULT_d_0_am[11]                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        BLUT     In      0.000     21.002 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        Z        Out     0.350     21.352 f     -         
RESULT_d_0[11]                                                              Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     B        In      0.000     21.352 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     Z        Out     1.017     22.369 r     -         
un3_GPIO_MAPlto15_8_i_a2_2_1_0                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     D        In      0.000     22.369 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     Z        Out     1.089     23.457 f     -         
un3_GPIO_MAPlto15_8_i_a2_2                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     D        In      0.000     23.457 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     Z        Out     1.017     24.474 r     -         
un3_GPIO_MAPlto15_3_2                                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     D        In      0.000     24.474 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     Z        Out     1.017     25.491 r     -         
INT_MAP_a0_3                                                                Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     C        In      0.000     25.491 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     Z        Out     1.337     26.828 r     -         
INT_MAP                                                                     Net          -        -       -         -            23        
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     C        In      0.000     26.828 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     Z        Out     1.017     27.845 r     -         
ARGA_0_iv_i_1_N_3L3_1                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     A        In      0.000     27.845 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     Z        Out     1.017     28.861 f     -         
ARGA_0_iv_i_1_N_3L3                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     B        In      0.000     28.861 f     -         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     Z        Out     1.017     29.878 r     -         
ARGA_0_iv_i_1[2]                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     29.878 r     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.423 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.423 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        S0       Out     1.725     33.148 r     -         
SUM[3]                                                                      Net          -        -       -         -            4         
coreInst.programCounterInst.un2_HERE_cry_2_0_RNO                            ORCALUT4     D        In      0.000     33.148 r     -         
coreInst.programCounterInst.un2_HERE_cry_2_0_RNO                            ORCALUT4     Z        Out     1.017     34.164 r     -         
N_1183                                                                      Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_2_0                                CCU2D        B1       In      0.000     34.164 r     -         
coreInst.programCounterInst.un2_HERE_cry_2_0                                CCU2D        COUT     Out     1.544     35.709 r     -         
un2_HERE_cry_3                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        CIN      In      0.000     35.709 r     -         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        COUT     Out     0.143     35.852 r     -         
un2_HERE_cry_5                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        CIN      In      0.000     35.852 r     -         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        COUT     Out     0.143     35.995 r     -         
un2_HERE_cry_7                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        CIN      In      0.000     35.995 r     -         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        COUT     Out     0.143     36.137 r     -         
un2_HERE_cry_9                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        CIN      In      0.000     36.137 r     -         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        COUT     Out     0.143     36.280 r     -         
un2_HERE_cry_11                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        CIN      In      0.000     36.280 r     -         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        COUT     Out     0.143     36.423 r     -         
un2_HERE_cry_13                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        CIN      In      0.000     36.423 r     -         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        S1       Out     1.549     37.972 r     -         
un2_HERE_cry_14_0_S1                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.HERE[15]                                        FD1P3DX      D        In      0.000     37.972 r     -         
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      37.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -33.078

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OP_I_fast[0] / Q
    Ending point:                            coreInst.programCounterInst.HERE[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]                            FD1P3DX      Q        Out     1.148     1.148 r      -         
DEBUG_OP_I_fast[0]                                                          Net          -        -       -         -            4         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_N_5_mux_i_0_sn                                                           Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     D        In      0.000     2.165 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     Z        Out     0.449     2.613 r      -         
CC_REGX[1]                                                                  Net          -        -       -         -            8         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     B        In      0.000     2.613 r      -         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     Z        Out     1.233     3.846 r      -         
N_27                                                                        Net          -        -       -         -            6         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     C        In      0.000     3.846 r      -         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     Z        Out     1.249     5.095 r      -         
N_1573                                                                      Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     B        In      0.000     5.095 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     Z        Out     1.089     6.184 f      -         
ALUB_SRCX_3[1]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     B        In      0.000     6.184 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     Z        Out     1.089     7.273 r      -         
ALUB_DATA_3_1[0]                                                            Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     7.273 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.277     8.549 r      -         
N_33                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     C        In      0.000     8.549 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     Z        Out     1.017     9.566 f      -         
N_563_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     9.566 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     11.111 r     -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     11.111 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     11.254 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     11.254 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     11.396 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     11.396 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     11.539 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     11.539 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     11.682 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     11.682 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     11.825 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     11.825 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        S0       Out     1.549     13.374 r     -         
un47_RESULT_cry_11_0_S0                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     C        In      0.000     13.374 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     Z        Out     1.017     14.390 f     -         
OVER_i_1_a2_4                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     A        In      0.000     14.390 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     Z        Out     1.017     15.407 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     A        In      0.000     15.407 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     Z        Out     1.017     16.424 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     16.424 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     17.737 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     C        In      0.000     17.737 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     Z        Out     1.017     18.754 f     -         
un53_RESULT[11]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     D        In      0.000     18.754 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     Z        Out     1.017     19.770 f     -         
RESULT_11_bm[11]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        ALUT     In      0.000     19.770 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        Z        Out     0.214     19.985 f     -         
N_262                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     A        In      0.000     19.985 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     Z        Out     1.017     21.002 f     -         
RESULT_d_0_am[11]                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        BLUT     In      0.000     21.002 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        Z        Out     0.350     21.352 f     -         
RESULT_d_0[11]                                                              Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     B        In      0.000     21.352 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     Z        Out     1.017     22.369 r     -         
un3_GPIO_MAPlto15_8_i_a2_2_1_0                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     D        In      0.000     22.369 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     Z        Out     1.089     23.457 f     -         
un3_GPIO_MAPlto15_8_i_a2_2                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     D        In      0.000     23.457 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     Z        Out     1.017     24.474 r     -         
un3_GPIO_MAPlto15_3_2                                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     D        In      0.000     24.474 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     Z        Out     1.017     25.491 r     -         
INT_MAP_a0_3                                                                Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     C        In      0.000     25.491 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     Z        Out     1.337     26.828 r     -         
INT_MAP                                                                     Net          -        -       -         -            23        
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     C        In      0.000     26.828 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     Z        Out     1.017     27.845 r     -         
ARGA_0_iv_i_1_N_3L3_1                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     A        In      0.000     27.845 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     Z        Out     1.017     28.861 f     -         
ARGA_0_iv_i_1_N_3L3                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     B        In      0.000     28.861 f     -         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     Z        Out     1.017     29.878 r     -         
ARGA_0_iv_i_1[2]                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     29.878 r     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.423 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.423 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.565 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.565 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        S0       Out     1.725     33.290 r     -         
SUM[5]                                                                      Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[5]                       ORCALUT4     B        In      0.000     33.290 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[5]                       ORCALUT4     Z        Out     1.017     34.307 r     -         
N_1121                                                                      Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        B1       In      0.000     34.307 r     -         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        COUT     Out     1.544     35.852 r     -         
un2_HERE_cry_5                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        CIN      In      0.000     35.852 r     -         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        COUT     Out     0.143     35.995 r     -         
un2_HERE_cry_7                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        CIN      In      0.000     35.995 r     -         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        COUT     Out     0.143     36.137 r     -         
un2_HERE_cry_9                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        CIN      In      0.000     36.137 r     -         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        COUT     Out     0.143     36.280 r     -         
un2_HERE_cry_11                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        CIN      In      0.000     36.280 r     -         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        COUT     Out     0.143     36.423 r     -         
un2_HERE_cry_13                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        CIN      In      0.000     36.423 r     -         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        S1       Out     1.549     37.972 r     -         
un2_HERE_cry_14_0_S1                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.HERE[15]                                        FD1P3DX      D        In      0.000     37.972 r     -         
===========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      37.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -33.078

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OP_I_fast[0] / Q
    Ending point:                            coreInst.programCounterInst.HERE[14] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]                            FD1P3DX      Q        Out     1.148     1.148 r      -         
DEBUG_OP_I_fast[0]                                                          Net          -        -       -         -            4         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_N_5_mux_i_0_sn                                                           Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     D        In      0.000     2.165 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     Z        Out     0.449     2.613 r      -         
CC_REGX[1]                                                                  Net          -        -       -         -            8         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     B        In      0.000     2.613 r      -         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     Z        Out     1.233     3.846 r      -         
N_27                                                                        Net          -        -       -         -            6         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     C        In      0.000     3.846 r      -         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     Z        Out     1.249     5.095 r      -         
N_1573                                                                      Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     B        In      0.000     5.095 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     Z        Out     1.089     6.184 f      -         
ALUB_SRCX_3[1]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     B        In      0.000     6.184 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     Z        Out     1.089     7.273 r      -         
ALUB_DATA_3_1[0]                                                            Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     7.273 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.277     8.549 r      -         
N_33                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     C        In      0.000     8.549 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     Z        Out     1.017     9.566 f      -         
N_563_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     9.566 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     11.111 r     -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     11.111 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     11.254 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     11.254 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     11.396 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     11.396 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     11.539 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     11.539 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     11.682 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     11.682 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     11.825 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     11.825 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        S0       Out     1.549     13.374 r     -         
un47_RESULT_cry_11_0_S0                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     C        In      0.000     13.374 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     Z        Out     1.017     14.390 f     -         
OVER_i_1_a2_4                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     A        In      0.000     14.390 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     Z        Out     1.017     15.407 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     A        In      0.000     15.407 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     Z        Out     1.017     16.424 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     16.424 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     17.737 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     C        In      0.000     17.737 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     Z        Out     1.017     18.754 f     -         
un53_RESULT[11]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     D        In      0.000     18.754 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     Z        Out     1.017     19.770 f     -         
RESULT_11_bm[11]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        ALUT     In      0.000     19.770 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        Z        Out     0.214     19.985 f     -         
N_262                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     A        In      0.000     19.985 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     Z        Out     1.017     21.002 f     -         
RESULT_d_0_am[11]                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        BLUT     In      0.000     21.002 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        Z        Out     0.350     21.352 f     -         
RESULT_d_0[11]                                                              Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     B        In      0.000     21.352 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     Z        Out     1.017     22.369 r     -         
un3_GPIO_MAPlto15_8_i_a2_2_1_0                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     D        In      0.000     22.369 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     Z        Out     1.089     23.457 f     -         
un3_GPIO_MAPlto15_8_i_a2_2                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     D        In      0.000     23.457 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     Z        Out     1.017     24.474 r     -         
un3_GPIO_MAPlto15_3_2                                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     D        In      0.000     24.474 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     Z        Out     1.017     25.491 r     -         
INT_MAP_a0_3                                                                Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     C        In      0.000     25.491 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     Z        Out     1.337     26.828 r     -         
INT_MAP                                                                     Net          -        -       -         -            23        
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     C        In      0.000     26.828 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     Z        Out     1.017     27.845 r     -         
ARGA_0_iv_i_1_N_3L3_1                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     A        In      0.000     27.845 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     Z        Out     1.017     28.861 f     -         
ARGA_0_iv_i_1_N_3L3                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     B        In      0.000     28.861 f     -         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     Z        Out     1.017     29.878 r     -         
ARGA_0_iv_i_1[2]                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     29.878 r     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.423 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.423 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        S0       Out     1.725     33.148 r     -         
SUM[3]                                                                      Net          -        -       -         -            4         
coreInst.programCounterInst.un2_HERE_cry_2_0_RNO                            ORCALUT4     D        In      0.000     33.148 r     -         
coreInst.programCounterInst.un2_HERE_cry_2_0_RNO                            ORCALUT4     Z        Out     1.017     34.164 r     -         
N_1183                                                                      Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_2_0                                CCU2D        B1       In      0.000     34.164 r     -         
coreInst.programCounterInst.un2_HERE_cry_2_0                                CCU2D        COUT     Out     1.544     35.709 r     -         
un2_HERE_cry_3                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        CIN      In      0.000     35.709 r     -         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        COUT     Out     0.143     35.852 r     -         
un2_HERE_cry_5                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        CIN      In      0.000     35.852 r     -         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        COUT     Out     0.143     35.995 r     -         
un2_HERE_cry_7                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        CIN      In      0.000     35.995 r     -         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        COUT     Out     0.143     36.137 r     -         
un2_HERE_cry_9                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        CIN      In      0.000     36.137 r     -         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        COUT     Out     0.143     36.280 r     -         
un2_HERE_cry_11                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        CIN      In      0.000     36.280 r     -         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        COUT     Out     0.143     36.423 r     -         
un2_HERE_cry_13                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        CIN      In      0.000     36.423 r     -         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        S0       Out     1.549     37.972 r     -         
un2_HERE_cry_14_0_S0                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.HERE[14]                                        FD1P3DX      D        In      0.000     37.972 r     -         
===========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      37.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -33.078

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OP_I_fast[0] / Q
    Ending point:                            coreInst.programCounterInst.HERE[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]                            FD1P3DX      Q        Out     1.148     1.148 r      -         
DEBUG_OP_I_fast[0]                                                          Net          -        -       -         -            4         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_N_5_mux_i_0_sn                                                           Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     D        In      0.000     2.165 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     Z        Out     0.449     2.613 r      -         
CC_REGX[1]                                                                  Net          -        -       -         -            8         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     B        In      0.000     2.613 r      -         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     Z        Out     1.233     3.846 r      -         
N_27                                                                        Net          -        -       -         -            6         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     C        In      0.000     3.846 r      -         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     Z        Out     1.249     5.095 r      -         
N_1573                                                                      Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     B        In      0.000     5.095 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     Z        Out     1.089     6.184 f      -         
ALUB_SRCX_3[1]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     B        In      0.000     6.184 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     Z        Out     1.089     7.273 r      -         
ALUB_DATA_3_1[0]                                                            Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     7.273 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.277     8.549 r      -         
N_33                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     C        In      0.000     8.549 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     Z        Out     1.017     9.566 f      -         
N_563_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     9.566 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     11.111 r     -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     11.111 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     11.254 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     11.254 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     11.396 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     11.396 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     11.539 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     11.539 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     11.682 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     11.682 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     11.825 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     11.825 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        S0       Out     1.549     13.374 r     -         
un47_RESULT_cry_11_0_S0                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     C        In      0.000     13.374 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     Z        Out     1.017     14.390 f     -         
OVER_i_1_a2_4                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     A        In      0.000     14.390 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     Z        Out     1.017     15.407 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     A        In      0.000     15.407 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     Z        Out     1.017     16.424 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     16.424 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     17.737 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     C        In      0.000     17.737 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     Z        Out     1.017     18.754 f     -         
un53_RESULT[11]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     D        In      0.000     18.754 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     Z        Out     1.017     19.770 f     -         
RESULT_11_bm[11]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        ALUT     In      0.000     19.770 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        Z        Out     0.214     19.985 f     -         
N_262                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     A        In      0.000     19.985 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     Z        Out     1.017     21.002 f     -         
RESULT_d_0_am[11]                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        BLUT     In      0.000     21.002 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        Z        Out     0.350     21.352 f     -         
RESULT_d_0[11]                                                              Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     B        In      0.000     21.352 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     Z        Out     1.017     22.369 r     -         
un3_GPIO_MAPlto15_8_i_a2_2_1_0                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     D        In      0.000     22.369 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     Z        Out     1.089     23.457 f     -         
un3_GPIO_MAPlto15_8_i_a2_2                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     D        In      0.000     23.457 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     Z        Out     1.017     24.474 r     -         
un3_GPIO_MAPlto15_3_2                                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     D        In      0.000     24.474 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     Z        Out     1.017     25.491 r     -         
INT_MAP_a0_3                                                                Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     C        In      0.000     25.491 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     Z        Out     1.337     26.828 r     -         
INT_MAP                                                                     Net          -        -       -         -            23        
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     C        In      0.000     26.828 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     Z        Out     1.017     27.845 r     -         
ARGA_0_iv_i_1_N_3L3_1                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     A        In      0.000     27.845 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     Z        Out     1.017     28.861 f     -         
ARGA_0_iv_i_1_N_3L3                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     B        In      0.000     28.861 f     -         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     Z        Out     1.017     29.878 r     -         
ARGA_0_iv_i_1[2]                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     29.878 r     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.423 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.423 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.565 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.565 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        COUT     Out     0.143     31.708 r     -         
SUM_cry_6                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        CIN      In      0.000     31.708 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        S0       Out     1.725     33.433 r     -         
SUM[7]                                                                      Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[7]                       ORCALUT4     B        In      0.000     33.433 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[7]                       ORCALUT4     Z        Out     1.017     34.450 r     -         
N_1157                                                                      Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        B1       In      0.000     34.450 r     -         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        COUT     Out     1.544     35.995 r     -         
un2_HERE_cry_7                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        CIN      In      0.000     35.995 r     -         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        COUT     Out     0.143     36.137 r     -         
un2_HERE_cry_9                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        CIN      In      0.000     36.137 r     -         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        COUT     Out     0.143     36.280 r     -         
un2_HERE_cry_11                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        CIN      In      0.000     36.280 r     -         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        COUT     Out     0.143     36.423 r     -         
un2_HERE_cry_13                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        CIN      In      0.000     36.423 r     -         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        S1       Out     1.549     37.972 r     -         
un2_HERE_cry_14_0_S1                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.HERE[15]                                        FD1P3DX      D        In      0.000     37.972 r     -         
===========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      37.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -33.078

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OP_I_fast[0] / Q
    Ending point:                            coreInst.programCounterInst.HERE[14] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OP_I_fast[0]                            FD1P3DX      Q        Out     1.148     1.148 r      -         
DEBUG_OP_I_fast[0]                                                          Net          -        -       -         -            4         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     C        In      0.000     1.148 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_sn                               ORCALUT4     Z        Out     1.017     2.165 r      -         
CC_N_5_mux_i_0_sn                                                           Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     D        In      0.000     2.165 r      -         
coreInst.opxMultiplexerInst.CC_N_5_mux_i_0_mb_mb                            ORCALUT4     Z        Out     0.449     2.613 r      -         
CC_REGX[1]                                                                  Net          -        -       -         -            8         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     B        In      0.000     2.613 r      -         
coreInst.fullALUInst.ccRegs.m14                                             ORCALUT4     Z        Out     1.233     3.846 r      -         
N_27                                                                        Net          -        -       -         -            6         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     C        In      0.000     3.846 r      -         
coreInst.registerSequencerInst.REGA_WEN_3_i_0_a2_5_xx_mm_mb                 ORCALUT4     Z        Out     1.249     5.095 r      -         
N_1573                                                                      Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     B        In      0.000     5.095 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_3[1]                                  ORCALUT4     Z        Out     1.089     6.184 f      -         
ALUB_SRCX_3[1]                                                              Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     B        In      0.000     6.184 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3_1[1]                                  ORCALUT4     Z        Out     1.089     7.273 r      -         
ALUB_DATA_3_1[0]                                                            Net          -        -       -         -            2         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     7.273 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.277     8.549 r      -         
N_33                                                                        Net          -        -       -         -            10        
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     C        In      0.000     8.549 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_563_i                            ORCALUT4     Z        Out     1.017     9.566 f      -         
N_563_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     9.566 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     11.111 r     -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     11.111 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     11.254 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     11.254 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     11.396 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     11.396 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     11.539 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     11.539 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     11.682 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     11.682 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     11.825 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     11.825 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        S0       Out     1.549     13.374 r     -         
un47_RESULT_cry_11_0_S0                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     C        In      0.000     13.374 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNITUNK      ORCALUT4     Z        Out     1.017     14.390 f     -         
OVER_i_1_a2_4                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     A        In      0.000     14.390 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNIDROF1      ORCALUT4     Z        Out     1.017     15.407 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     A        In      0.000     15.407 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIIAP42     ORCALUT4     Z        Out     1.017     16.424 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     16.424 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     17.737 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     C        In      0.000     17.737 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_80                                 ORCALUT4     Z        Out     1.017     18.754 f     -         
un53_RESULT[11]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     D        In      0.000     18.754 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[11]                               ORCALUT4     Z        Out     1.017     19.770 f     -         
RESULT_11_bm[11]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        ALUT     In      0.000     19.770 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[11]                                  PFUMX        Z        Out     0.214     19.985 f     -         
N_262                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     A        In      0.000     19.985 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0_am[11]                              ORCALUT4     Z        Out     1.017     21.002 f     -         
RESULT_d_0_am[11]                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        BLUT     In      0.000     21.002 f     -         
coreInst.fullALUInst.aluInst.RESULT_d_0[11]                                 PFUMX        Z        Out     0.350     21.352 f     -         
RESULT_d_0[11]                                                              Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     B        In      0.000     21.352 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2_1_0            ORCALUT4     Z        Out     1.017     22.369 r     -         
un3_GPIO_MAPlto15_8_i_a2_2_1_0                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     D        In      0.000     22.369 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_8_i_a2_2                ORCALUT4     Z        Out     1.089     23.457 f     -         
un3_GPIO_MAPlto15_8_i_a2_2                                                  Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     D        In      0.000     23.457 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_3_2                     ORCALUT4     Z        Out     1.017     24.474 r     -         
un3_GPIO_MAPlto15_3_2                                                       Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     D        In      0.000     24.474 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0_3                              ORCALUT4     Z        Out     1.017     25.491 r     -         
INT_MAP_a0_3                                                                Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     C        In      0.000     25.491 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_a0                                ORCALUT4     Z        Out     1.337     26.828 r     -         
INT_MAP                                                                     Net          -        -       -         -            23        
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     C        In      0.000     26.828 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3_1                           ORCALUT4     Z        Out     1.017     27.845 r     -         
ARGA_0_iv_i_1_N_3L3_1                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     A        In      0.000     27.845 r     -         
coreInst.programCounterInst.ARGA_0_iv_i_1_N_3L3                             ORCALUT4     Z        Out     1.017     28.861 f     -         
ARGA_0_iv_i_1_N_3L3                                                         Net          -        -       -         -            1         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     B        In      0.000     28.861 f     -         
coreInst.programCounterInst.ARGA_0_iv_i_1[2]                                ORCALUT4     Z        Out     1.017     29.878 r     -         
ARGA_0_iv_i_1[2]                                                            Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     29.878 r     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.423 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.423 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.565 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.565 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        S0       Out     1.725     33.290 r     -         
SUM[5]                                                                      Net          -        -       -         -            4         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[5]                       ORCALUT4     B        In      0.000     33.290 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0_i_i_a3_0[5]                       ORCALUT4     Z        Out     1.017     34.307 r     -         
N_1121                                                                      Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        B1       In      0.000     34.307 r     -         
coreInst.programCounterInst.un2_HERE_cry_4_0                                CCU2D        COUT     Out     1.544     35.852 r     -         
un2_HERE_cry_5                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        CIN      In      0.000     35.852 r     -         
coreInst.programCounterInst.un2_HERE_cry_6_0                                CCU2D        COUT     Out     0.143     35.995 r     -         
un2_HERE_cry_7                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        CIN      In      0.000     35.995 r     -         
coreInst.programCounterInst.un2_HERE_cry_8_0                                CCU2D        COUT     Out     0.143     36.137 r     -         
un2_HERE_cry_9                                                              Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        CIN      In      0.000     36.137 r     -         
coreInst.programCounterInst.un2_HERE_cry_10_0                               CCU2D        COUT     Out     0.143     36.280 r     -         
un2_HERE_cry_11                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        CIN      In      0.000     36.280 r     -         
coreInst.programCounterInst.un2_HERE_cry_12_0                               CCU2D        COUT     Out     0.143     36.423 r     -         
un2_HERE_cry_13                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        CIN      In      0.000     36.423 r     -         
coreInst.programCounterInst.un2_HERE_cry_14_0                               CCU2D        S0       Out     1.549     37.972 r     -         
un2_HERE_cry_14_0_S0                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.HERE[14]                                        FD1P3DX      D        In      0.000     37.972 r     -         
===========================================================================================================================================




====================================
Detailed Report for Clock: mcu|PIN_DEBUG_WRN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                     Arrival          
Instance                            Reference             Type        Pin     Net                Time        Slack
                                    Clock                                                                         
------------------------------------------------------------------------------------------------------------------
coreInst.debugger.opReg.DOUT[1]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_OP[0]        1.148       7.315
coreInst.debugger.opReg.DOUT[3]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_OP[2]        1.148       7.315
coreInst.debugger.opReg.DOUT[2]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_OP[1]        1.108       7.355
coreInst.debugger.opReg.DOUT[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_ADDR_INC     1.044       8.851
==================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                     Required          
Instance                                         Reference             Type        Pin     Net                Time         Slack
                                                 Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------
coreInst.debugger.requestGen.dhReqReg.Q_R[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     SP      N_236_i            9.528        7.315
coreInst.debugger.requestGen.dhReqReg.Q_R[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     D       DEBUG_ADDR_INC     9.894        8.851
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.528

    - Propagation time:                      2.213
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.315

    Number of logic level(s):                2
    Starting point:                          coreInst.debugger.opReg.DOUT[1] / Q
    Ending point:                            coreInst.debugger.requestGen.dhReqReg.Q_R[0] / SP
    The start point is clocked by            mcu|PIN_DEBUG_WRN [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_DEBUG_WRN [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
coreInst.debugger.opReg.DOUT[1]                      FD1P3DX      Q        Out     1.148     1.148 r     -         
DEBUG_OP[0]                                          Net          -        -       -         -           4         
coreInst.debugger.requestGen.un1_EN_DH_i_0_o2[0]     ORCALUT4     A        In      0.000     1.148 r     -         
coreInst.debugger.requestGen.un1_EN_DH_i_0_o2[0]     ORCALUT4     Z        Out     0.449     1.597 f     -         
N_728                                                Net          -        -       -         -           1         
coreInst.debugger.requestGen.dhReqReg.Q_R_RNO[0]     ORCALUT4     A        In      0.000     1.597 f     -         
coreInst.debugger.requestGen.dhReqReg.Q_R_RNO[0]     ORCALUT4     Z        Out     0.617     2.213 r     -         
N_236_i                                              Net          -        -       -         -           1         
coreInst.debugger.requestGen.dhReqReg.Q_R[0]         FD1P3DX      SP       In      0.000     2.213 r     -         
===================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:37s; Memory used current: 224MB peak: 278MB)


Finished timing report (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:37s; Memory used current: 224MB peak: 278MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 410 of 54912 (1%)
PIC Latch:       0
I/O cells:       92
Block Rams : 26 of 240 (10%)


Details:
BB:             8
CCU2D:          290
DP8KC:          26
FD1P3AX:        21
FD1P3BX:        23
FD1P3DX:        239
FD1P3IX:        10
FD1S3AX:        4
FD1S3BX:        6
FD1S3DX:        54
FD1S3IX:        38
GSR:            1
IB:             31
IFS1P3DX:       9
INV:            5
L6MUX21:        21
MUX41:          16
OB:             42
OBZ:            11
OFS1P3BX:       5
OFS1P3DX:       1
ORCALUT4:       1392
PFUMX:          147
PUR:            1
VHI:            41
VLO:            41
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:37s; Memory used current: 78MB peak: 278MB)

Process took 0h:01m:00s realtime, 0h:00m:37s cputime
# Sun Dec 17 18:15:55 2023

###########################################################]
