# do arraysum.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package std_logic_1164_tinyadditions
# -- Compiling package body std_logic_1164_tinyadditions
# -- Loading package std_logic_1164_tinyadditions
# ** Warning: [3] c:/hercules/cdfg2hdl/contrib/vhdl/std_logic_1164_tinyadditions.vhd(117): (vcom-1246) Range 2 to 1 is null.
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package STD_LOGIC_TEXTIO
# -- Compiling package body STD_LOGIC_TEXTIO
# -- Loading package STD_LOGIC_TEXTIO
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package operpack
# -- Compiling package body operpack
# -- Loading package operpack
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package arraysum_cdt_pkg
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package operpack
# -- Loading package arraysum_cdt_pkg
# -- Loading package std_logic_1164_tinyadditions
# -- Compiling entity arraysum
# -- Compiling architecture fsmd of arraysum
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package STD_LOGIC_TEXTIO
# -- Loading package NUMERIC_STD
# -- Loading package arraysum_cdt_pkg
# -- Loading package std_logic_1164_tinyadditions
# -- Compiling entity arraysum_tb
# -- Compiling architecture tb_arch of arraysum_tb
# vsim arraysum_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.arraysum_cdt_pkg
# Loading work.std_logic_1164_tinyadditions(body)
# Loading work.arraysum_tb(tb_arch)
# Loading work.operpack(body)
# Loading work.arraysum(fsmd)
# ** Failure: NONE. End simulation time reached
#    Time: 1500 ns  Iteration: 2  Process: /arraysum_tb/ARRAYSUM_BENCH File: arraysum_tb.vhd
# Break in Process ARRAYSUM_BENCH at arraysum_tb.vhd line 138
