// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vopl3.h for the primary calling header

#include "Vopl3.h"
#include "Vopl3__Syms.h"

//==========
SData/*11:0*/ Vopl3::__Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[256];
SData/*9:0*/ Vopl3::__Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[256];

VL_CTOR_IMP(Vopl3) {
    Vopl3__Syms* __restrict vlSymsp = __VlSymsp = new Vopl3__Syms(this, name());
    Vopl3* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Reset internal values
    
    // Reset structure values
    _ctor_var_reset();
}

void Vopl3::__Vconfigure(Vopl3__Syms* vlSymsp, bool first) {
    if (false && first) {}  // Prevent unused
    this->__VlSymsp = vlSymsp;
    if (false && this->__VlSymsp) {}  // Prevent unused
    Verilated::timeunit(-9);
    Verilated::timeprecision(-12);
}

Vopl3::~Vopl3() {
    VL_DO_CLEAR(delete __VlSymsp, __VlSymsp = NULL);
}

void Vopl3::_settle__TOP__1(Vopl3__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vopl3::_settle__TOP__1\n"); );
    Vopl3* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->irq_n = 1U;
    vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__o_wr_full 
        = ((IData)(vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__wr_rgray) 
           == ((0x60U & ((~ ((IData)(vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__wgray) 
                             >> 5U)) << 5U)) | (0x1fU 
                                                & (IData)(vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__wgray))));
    vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__next_wr_addr 
        = (0x7fU & ((IData)(1U) + (IData)(vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__wr_addr)));
    vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__lcl_read 
        = (1U & ((IData)(vlTOPp->opl3__DOT__host_if__DOT__opl3_fifo_empty) 
                 | (~ (IData)(vlTOPp->opl3__DOT__host_if__DOT__opl3_fifo_empty))));
    vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__lcl_rd_empty 
        = ((IData)(vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__rd_wgray) 
           == (IData)(vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__rgray));
    vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__next_rd_addr 
        = (0x7fU & ((IData)(1U) + (IData)(vlTOPp->opl3__DOT__host_if__DOT__afifo__DOT__rd_addr)));
}

void Vopl3::_initial__TOP__2(Vopl3__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vopl3::_initial__TOP__2\n"); );
    Vopl3* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->led = 0U;
    vlTOPp->dout = 0U;
    vlTOPp->opl3__DOT__channels__DOT__dac_prep__DOT__sample_valid_opl3_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__dac_prep__DOT__sample_opl3_l_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__dac_prep__DOT__sample_opl3_r_p1 = 0U;
    vlTOPp->opl3__DOT__host_if__DOT__wr_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__dvb_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_rom__DOT__rom_out_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_rom__DOT__tmp0_p1 = 0U;
    vlTOPp->opl3__DOT__host_if__DOT__host_status_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x12U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x13U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x14U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x15U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x12U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x13U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x14U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x15U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__post_mult_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vib_val_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__am_val_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws7_p5 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__env_p5 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ryt_p1 = 0U;
    vlTOPp->opl3__DOT__host_if__DOT__cs_p1_n = 1U;
    vlTOPp->opl3__DOT__host_if__DOT__wr_p1_n = 1U;
    vlTOPp->opl3__DOT__channels__DOT__state = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ops_done_pulse = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__fnum_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__nts = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x12U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x13U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x14U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x15U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x12U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x13U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x14U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x15U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__effective_rate_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__key_on_pulse_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x12U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x13U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x14U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x15U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x12U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x13U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x14U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x15U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_friend = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__bd_on_pulse = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__sd_on_pulse = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tom_on_pulse = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tc_on_pulse = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__hh_on_pulse = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__bd_edge_detect__DOT__in_r0 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__sd_edge_detect__DOT__in_r0 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tom_edge_detect__DOT__in_r0 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tc_edge_detect__DOT__in_r0 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__hh_edge_detect__DOT__in_r0 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x12U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x13U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x14U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x15U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x12U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x13U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x14U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x15U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x12U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x13U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x14U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x15U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x12U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x13U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x14U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x15U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_p6 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_plus_gain_p6 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_p5 = 0U;
    vlTOPp->opl3__DOT__host_if__DOT__din_p1 = 0U;
    vlTOPp->opl3__DOT__host_if__DOT__dout_sync__DOT__sync_regs = 0U;
    vlTOPp->opl3__DOT__channels__DOT__channel_l = 0U;
    vlTOPp->opl3__DOT__channels__DOT__channel_r = 0U;
    vlTOPp->opl3__DOT__channels__DOT__channel_valid = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__dvb = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__op_num_sr__out = 0ULL;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__pre_mult_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__multiplier_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_rom__DOT__ksl_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__op_num_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__tremolo__DOT__dam_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_p5 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__env_p4 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__op_num_sr__out = 0ULL;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__sample_clk_en_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_plus_gain_p5 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__tremolo__DOT__tremolo_index_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT____Vcellout__bankb_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_sr__out[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_sr__out[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_sr__out[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_sr__out[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_sr__out[4U] = 0U;
    vlTOPp->opl3__DOT__host_if__DOT__address_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT____Vcellout__vib_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__tl_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__op_num_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__bank_num_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__is_new = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__vibrato_index_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__rand_num = 1U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT____Vcellout__bankb_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT____Vcellout__bankb_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT____Vcellout__bankb_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__sample_clk_en_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__bank_num_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__sample_clk_en_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__bank_num_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__op_num_sr__out = 0ULL;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__bank_num_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__sample_clk_en_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__requested_rate_not_zero_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT____Vcellout__bankb_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__out_p6 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__bank_num_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT____Vcellout__bankb_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_p3 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__op_type_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bd = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sd = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__tom = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__tc = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__hh = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__delay_counter = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__dam = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__env_p3 = 0x1ffU;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_p1 = 8U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_p4 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__prev_final_phase_msb_p4 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_p4 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[3U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[4U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[5U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[6U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[7U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[8U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[9U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xaU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xbU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xcU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xdU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xeU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0xfU] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x10U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[0x11U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_inc_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__rate_counter_overflow_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__sample_clk_en_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__self[0U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__self[1U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__self[2U] = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__prev_final_phase_msb_p3 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_p3 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__modulation_shifted_p3 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__sample_clk_en_sr__out = 0U;
    vlTOPp->opl3__DOT__sample_clk_en = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__key_on_pulse_sr__out = 0U;
    vlTOPp->opl3__DOT__sample_clk_gen__DOT__counter = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__modulation_p2 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT____Vcellout__bankb_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT____Vcellout__bankb_sr__out = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__use_feedback_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
    vlTOPp->opl3__DOT__channels__DOT__ryt = 0U;
    vlTOPp->opl3__DOT__channels__DOT__connection_sel = 0U;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state = 0U;
    vlTOPp->opl3__DOT__opl3_reg_wr = 0U;
    vlTOPp->opl3__DOT__reset_sync__DOT__r2 = 1U;
    vlTOPp->opl3__DOT__reset_sync__DOT__r1 = 1U;
    vlTOPp->opl3__DOT__reset_sync__DOT__r0 = 1U;
}

void Vopl3::_settle__TOP__8(Vopl3__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vopl3::_settle__TOP__8\n"); );
    Vopl3* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->sample_valid = vlTOPp->opl3__DOT__channels__DOT__dac_prep__DOT__sample_valid_opl3_p1;
    vlTOPp->sample_l = vlTOPp->opl3__DOT__channels__DOT__dac_prep__DOT__sample_opl3_l_p1;
    vlTOPp->sample_r = vlTOPp->opl3__DOT__channels__DOT__dac_prep__DOT__sample_opl3_r_p1;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_rom__DOT__tmp1_p1 
        = (0xffU & VL_EXTENDS_II(8,7, (0x7fU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_rom__DOT__rom_out_p1) 
                                                + ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_rom__DOT__tmp0_p1) 
                                                   << 3U)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__dob_array[0U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__dob_array[1U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__dob_array[0U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__dob_array[1U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2;
    vlTOPp->opl3__DOT__host_if__DOT__wr_p1 = (1U & 
                                              ((~ (IData)(vlTOPp->opl3__DOT__host_if__DOT__cs_p1_n)) 
                                               & (~ (IData)(vlTOPp->opl3__DOT__host_if__DOT__wr_p1_n))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__dob_array[0U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__dob_array[1U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__dob_array[0U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__dob_array[1U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__dob_array[0U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__dob_array[1U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__dob_array[0U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__dob_array[1U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__dob_array[0U] 
        = vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1;
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__dob_array[1U] 
        = vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1;
    if ((8U >= (0xfU & (IData)((vlTOPp->opl3__DOT__channels__DOT__signals 
                                >> 0x22U))))) {
        vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__dob_array[0U] 
            = vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [(0xfU & (IData)((vlTOPp->opl3__DOT__channels__DOT__signals 
                              >> 0x22U)))];
        vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__dob_array[1U] 
            = vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [(0xfU & (IData)((vlTOPp->opl3__DOT__channels__DOT__signals 
                              >> 0x22U)))];
    } else {
        vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__dob_array[0U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__dob_array[1U] = 0U;
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__dob_array[0U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__dob_array[1U] 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1;
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out1_p6 
        = (0x1fffU & ((0x80000U & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_p5)
                       ? (~ ((0x1fffU & (((IData)(0x400U) 
                                          + (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6)) 
                                         << 1U)) >> 
                             (0x1fU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_plus_gain_p6) 
                                       >> 8U)))) : 
                      ((0x1fffU & (((IData)(0x400U) 
                                    + (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6)) 
                                   << 1U)) >> (0x1fU 
                                               & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_plus_gain_p6) 
                                                  >> 8U)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__tremolo__DOT__am_val_tmp1_p1 
        = (0x3fU & ((0x1aU < (0x3fU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__tremolo__DOT__tremolo_index_p1) 
                                       >> 8U))) ? ((IData)(0x34U) 
                                                   + 
                                                   (~ 
                                                    ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__tremolo__DOT__tremolo_index_p1) 
                                                     >> 8U)))
                     : ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__tremolo__DOT__tremolo_index_p1) 
                        >> 8U)));
    vlTOPp->dout = ((0U == (IData)(vlTOPp->opl3__DOT__host_if__DOT__address_p1))
                     ? (IData)(vlTOPp->opl3__DOT__host_if__DOT__host_status_p1)
                     : 0xffU);
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_inc_p2 
        = (0xfffffU & ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT____Vcellout__vib_sr__out))
                        ? (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__post_mult_p2 
                           + (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vib_val_p2))
                        : vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__post_mult_p2));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__delta1_p1 
        = (7U & ((3U == (3U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__vibrato_index_p1) 
                               >> 0xaU))) ? (3U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__fnum_p1) 
                                                   >> 8U))
                  : ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__fnum_p1) 
                     >> 7U)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__wea_array)) 
           | (1U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__sample_clk_en_sr__out) 
                    & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__bank_num_sr__out)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__wea_array)) 
           | (2U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__sample_clk_en_sr__out) 
                     & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__bank_num_sr__out)) 
                    << 1U)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__wea_array)) 
           | (1U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__sample_clk_en_sr__out) 
                     >> 5U) & (~ ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__bank_num_sr__out) 
                                  >> 5U)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__wea_array)) 
           | (2U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__sample_clk_en_sr__out) 
                     & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__bank_num_sr__out)) 
                    >> 4U)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellinp__counter_mem__wea 
        = (1U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__sample_clk_en_sr__out) 
                  & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__requested_rate_not_zero_sr__out)) 
                 >> 1U));
    if ((1U & (~ VL_ONEHOT_I((((1U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state) 
                               << 1U) | (0U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state)))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: mem_multi_bank_reset.sv:108: Assertion failed in %Nopl3.channels.control_operators.operator.envelope_generator.state_mem: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/misc/src/mem_multi_bank_reset.sv", 108, "");
        }
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_self 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self;
    if ((0U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state)) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_self = 0U;
    } else {
        if ((1U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state)) {
            if ((0x11U == (0x1fU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self) 
                                    >> 1U)))) {
                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_self 
                    = (0x41U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_self));
                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_self 
                    = ((0x40U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self))
                        ? (1U | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_self))
                        : ((0x3fU & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_self)) 
                           | (0x40U & (((IData)(1U) 
                                        + ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self) 
                                           >> 6U)) 
                                       << 6U))));
            } else {
                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_self 
                    = ((0x41U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_self)) 
                       | (0x3eU & (((IData)(1U) + ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self) 
                                                   >> 1U)) 
                                   << 1U)));
            }
        }
    }
    if ((1U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state)) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT____Vcellinp__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__addra 
            = (0x1fU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self) 
                        >> 1U));
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT____Vcellinp__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__addra 
            = (0x1fU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self) 
                        >> 1U));
    } else {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT____Vcellinp__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__addra 
            = (0x1fU & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__op_num_sr__out);
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT____Vcellinp__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__addra 
            = (0x1fU & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__op_num_sr__out);
    }
    if ((1U & (~ VL_ONEHOT0_I((((5U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                              >> 6U))) 
                                << 1U) | (4U == (7U 
                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                                    >> 6U)))))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: calc_rhythm_phase.sv:94: Assertion failed in %Nopl3.channels.control_operators.operator.phase_generator.calc_rhythm_phase: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/operator/src/calc_rhythm_phase.sv", 94, "");
        }
    }
    if ((1U & (~ VL_ONEHOT_I((((5U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                             >> 6U))) 
                               << 5U) | (((4U == (7U 
                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                                     >> 6U))) 
                                          << 4U) | 
                                         (((3U == (7U 
                                                   & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                                      >> 6U))) 
                                           << 3U) | 
                                          (((2U == 
                                             (7U & 
                                              ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                               >> 6U))) 
                                            << 2U) 
                                           | (((1U 
                                                == 
                                                (7U 
                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                                    >> 6U))) 
                                               << 1U) 
                                              | (0U 
                                                 == 
                                                 (7U 
                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                                     >> 6U)))))))))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: calc_rhythm_phase.sv:109: Assertion failed in %Nopl3.channels.control_operators.operator.phase_generator.calc_rhythm_phase: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/operator/src/calc_rhythm_phase.sv", 109, "");
        }
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__noise_bit_p3 
        = (0xfffffU & ((2U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                     >> 6U))) ? (2U 
                                                 & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__rand_num 
                                                    << 1U))
                        : (0x100U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__rand_num 
                                     << 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_p3 
        = (0xfffffU & ((4U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                     >> 6U))) ? ((0U 
                                                  != 
                                                  (0x100U 
                                                   & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_friend))
                                                  ? 0x200U
                                                  : 0x100U)
                        : ((5U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                         >> 6U))) ? vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_friend
                            : vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_p3)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__phase_bit_p3 
        = ((0U != (((0x88U & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_p3) 
                    ^ (0x80U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_p3 
                                << 5U))) | (0x20U & 
                                            (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_p3 
                                             ^ (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_p3 
                                                << 2U)))))
            ? 2U : 0U);
    if ((1U & (~ VL_ONEHOT0_I((((1U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__op_type_sr__out 
                                              >> 0xfU))) 
                                << 1U) | (0U == (7U 
                                                 & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__op_type_sr__out 
                                                    >> 0xfU)))))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: phase_generator.sv:326: Assertion failed in %Nopl3.channels.control_operators.operator.phase_generator: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/operator/src/phase_generator.sv", 326, "");
        }
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__bd_on_pulse 
        = ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bd) 
           & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__bd_edge_detect__DOT__in_r0)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__sd_on_pulse 
        = ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sd) 
           & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__sd_edge_detect__DOT__in_r0)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tom_on_pulse 
        = ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__tom) 
           & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tom_edge_detect__DOT__in_r0)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tc_on_pulse 
        = ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__tc) 
           & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tc_edge_detect__DOT__in_r0)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__hh_on_pulse 
        = ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__hh) 
           & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__hh_edge_detect__DOT__in_r0)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__wea_array)) 
           | (1U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__sample_clk_en_sr__out) 
                     >> 1U) & (~ ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__bank_num_sr__out) 
                                  >> 1U)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__wea_array)) 
           | (2U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__sample_clk_en_sr__out) 
                    & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__bank_num_sr__out))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__wea_array)) 
           | (1U & ((1U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state)
                     ? (~ ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self) 
                           >> 6U)) : ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__sample_clk_en_sr__out) 
                                      & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__bank_num_sr__out))))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__wea_array)) 
           | (2U & (((1U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state)
                      ? ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self) 
                         >> 6U) : ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__sample_clk_en_sr__out) 
                                   & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__bank_num_sr__out))) 
                    << 1U)));
    if ((1U & (~ VL_ONEHOT0_I((((7U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                              >> 0xcU))) 
                                << 1U) | (6U == (7U 
                                                 & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                    >> 0xcU)))))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: phase_generator.sv:282: Assertion failed in %Nopl3.channels.control_operators.operator.phase_generator: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/operator/src/phase_generator.sv", 282, "");
        }
    }
    if ((1U & (~ VL_ONEHOT_I((((7U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                             >> 0xfU))) 
                               << 7U) | (((6U == (7U 
                                                  & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                     >> 0xfU))) 
                                          << 6U) | 
                                         (((5U == (7U 
                                                   & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                      >> 0xfU))) 
                                           << 5U) | 
                                          (((4U == 
                                             (7U & 
                                              (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                               >> 0xfU))) 
                                            << 4U) 
                                           | (((3U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                    >> 0xfU))) 
                                               << 3U) 
                                              | (((2U 
                                                   == 
                                                   (7U 
                                                    & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                       >> 0xfU))) 
                                                  << 2U) 
                                                 | (((1U 
                                                      == 
                                                      (7U 
                                                       & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                          >> 0xfU))) 
                                                     << 1U) 
                                                    | (0U 
                                                       == 
                                                       (7U 
                                                        & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                           >> 0xfU)))))))))))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: phase_generator.sv:314: Assertion failed in %Nopl3.channels.control_operators.operator.phase_generator: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/operator/src/phase_generator.sv", 314, "");
        }
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_plus_gain_p5 
        = (0x1fffU & ((6U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                    >> 0xcU))) ? ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__env_p5) 
                                                  << 3U)
                       : ((7U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                        >> 0xcU))) ? 
                          ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws7_p5) 
                           + ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__env_p5) 
                              << 3U)) : ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5) 
                                         + ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__env_p5) 
                                            << 3U)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__wea_array)) 
           | (1U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__key_on_pulse_sr__out) 
                     >> 2U) & (~ ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__bank_num_sr__out) 
                                  >> 2U)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__wea_array)) 
           | (2U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__key_on_pulse_sr__out) 
                     & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__bank_num_sr__out)) 
                    >> 1U)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__wea_array)) 
           | (1U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__key_on_pulse_sr__out) 
                     >> 3U) & (~ ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__bank_num_sr__out) 
                                  >> 3U)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__wea_array)) 
           | (2U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__key_on_pulse_sr__out) 
                     & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__bank_num_sr__out)) 
                    >> 2U)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__wea_array)) 
           | (1U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__key_on_pulse_sr__out) 
                     >> 4U) & (~ ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__bank_num_sr__out) 
                                  >> 4U)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__wea_array)) 
           | (2U & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__key_on_pulse_sr__out) 
                     & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__bank_num_sr__out)) 
                    >> 3U)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__next_state 
        = ((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))
            ? (IData)(vlTOPp->opl3__DOT__sample_clk_en)
            : (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_sample_clk_en 
        = ((0U != (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state)) 
           & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__delay_counter)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num 
        = ((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))
            ? 0U : (0x1fU & ((0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))
                              ? (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state) 
                                  - (IData)(0x12U)) 
                                 - (IData)(1U)) : ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state) 
                                                   - (IData)(1U)))));
    vlTOPp->opl3__DOT__channels__DOT____Vcellinp__ch_abcd_cnt_mem__wea 
        = (((vlTOPp->opl3__DOT__opl3_reg_wr >> 0x11U) 
            & (0xc0U <= (0xffU & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                  >> 8U)))) & (0xc8U 
                                               >= (0xffU 
                                                   & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                                      >> 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__am_vib_egt_ksr_mult_mem__wea 
        = (((vlTOPp->opl3__DOT__opl3_reg_wr >> 0x11U) 
            & (0x20U <= (0xffU & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                  >> 8U)))) & (0x35U 
                                               >= (0xffU 
                                                   & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                                      >> 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ksl_tl_mem__wea 
        = (((vlTOPp->opl3__DOT__opl3_reg_wr >> 0x11U) 
            & (0x40U <= (0xffU & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                  >> 8U)))) & (0x55U 
                                               >= (0xffU 
                                                   & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                                      >> 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ar_dr_mem__wea 
        = (((vlTOPp->opl3__DOT__opl3_reg_wr >> 0x11U) 
            & (0x60U <= (0xffU & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                  >> 8U)))) & (0x75U 
                                               >= (0xffU 
                                                   & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                                      >> 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__sl_rr_mem__wea 
        = (((vlTOPp->opl3__DOT__opl3_reg_wr >> 0x11U) 
            & (0x80U <= (0xffU & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                  >> 8U)))) & (0x95U 
                                               >= (0xffU 
                                                   & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                                      >> 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ws_mem__wea 
        = (((vlTOPp->opl3__DOT__opl3_reg_wr >> 0x11U) 
            & (0xe0U <= (0xffU & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                  >> 8U)))) & (0xf5U 
                                               >= (0xffU 
                                                   & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                                      >> 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fnum_low_mem__wea 
        = (((vlTOPp->opl3__DOT__opl3_reg_wr >> 0x11U) 
            & (0xa0U <= (0xffU & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                  >> 8U)))) & (0xa8U 
                                               >= (0xffU 
                                                   & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                                      >> 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__kon_block_fnum_high_mem__wea 
        = (((vlTOPp->opl3__DOT__opl3_reg_wr >> 0x11U) 
            & (0xb0U <= (0xffU & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                  >> 8U)))) & (0xb8U 
                                               >= (0xffU 
                                                   & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                                      >> 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fb_cnt0_mem__wea 
        = (((vlTOPp->opl3__DOT__opl3_reg_wr >> 0x11U) 
            & (0xc0U <= (0xffU & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                  >> 8U)))) & (0xc8U 
                                               >= (0xffU 
                                                   & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                                      >> 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fb_cnt1_mem__wea 
        = (((vlTOPp->opl3__DOT__opl3_reg_wr >> 0x11U) 
            & (0xc0U <= (0xffU & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                  >> 8U)))) & (0xc8U 
                                               >= (0xffU 
                                                   & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                                      >> 8U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_state 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state;
    if ((0U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state)) {
        if (vlTOPp->opl3__DOT__reset_sync__DOT__r2) {
            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_state = 1U;
        }
    } else {
        if ((1U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state)) {
            if ((0x11U == (0x1fU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self) 
                                    >> 1U)))) {
                if ((0x40U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self))) {
                    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_state = 0U;
                }
            }
        }
    }
    vlTOPp->opl3__DOT__host_if__DOT____Vcellinp__afifo__i_rd_reset_n 
        = (1U & (~ (IData)(vlTOPp->opl3__DOT__reset_sync__DOT__r2)));
    vlTOPp->opl3__DOT__host_if__DOT____Vcellinp__afifo__i_wr 
        = ((IData)(vlTOPp->opl3__DOT__host_if__DOT__wr_p1) 
           & (~ (IData)(vlTOPp->opl3__DOT__host_if__DOT__wr_p2)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_p2 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__dob_array
        [(1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT____Vcellout__bankb_sr__out))];
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_mem__dob 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__dob_array
        [(1U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT____Vcellout__bankb_sr__out) 
                >> 1U))];
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_p1 
        = ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__key_on_pulse_p1)
            ? 0U : (0x7fffU & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__dob_array
                    [(1U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT____Vcellout__bankb_sr__out) 
                            >> 1U))]));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__overflow_tmp_p1 
        = (0x3ffffU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_p1) 
                       + ((4U | (3U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__effective_rate_p1))) 
                          << (0xfU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__effective_rate_p1) 
                                      >> 2U)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__rate_counter_overflow_p1 
        = (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__overflow_tmp_p1 
                 >> 0xfU));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__dob_array
        [(1U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT____Vcellout__bankb_sr__out) 
                >> 1U))];
    vlTOPp->opl3__DOT__channels__DOT__operator_mem_out 
        = vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__dob_array
        [(1U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT____Vcellout__bankb_sr__out) 
                >> 1U))];
    vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob 
        = vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__dob_array
        [(1U & (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                >> 0x11U))];
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__dob_array
        [(1U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT____Vcellout__bankb_sr__out) 
                >> 1U))];
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws2_p6 
        = (0x1fffU & (VL_GTS_III(1,32,32, 0U, VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out1_p6)))
                       ? (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out1_p6))
                       : (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out1_p6)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws4_p6 
        = ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_p6)
            ? (0x1fffU & VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out1_p6)))
            : 0U);
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__delta2_p1 
        = (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__dvb_p1)
                  ? (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__delta1_p1)
                  : ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__delta1_p1) 
                     >> 1U)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellinp__counter_mem__wea) 
              & (~ ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__bank_num_sr__out) 
                    >> 1U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__wea_array)) 
           | (0xfffffffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellinp__counter_mem__wea) 
                              << 1U) & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__bank_num_sr__out))));
    if ((0U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                      >> 6U)))) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__rhythm_phase_p3 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_p3;
    } else {
        if ((1U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                          >> 6U)))) {
            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__rhythm_phase_p3 
                = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_p3;
        } else {
            if ((2U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                              >> 6U)))) {
                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__rhythm_phase_p3 
                    = (0xfffffU & ((vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__phase_bit_p3 
                                    << 8U) | ((0x1fU 
                                               >= (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__phase_bit_p3 
                                                   ^ vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__noise_bit_p3))
                                               ? ((IData)(0x34U) 
                                                  << 
                                                  (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__phase_bit_p3 
                                                   ^ vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__noise_bit_p3))
                                               : 0U)));
            } else {
                if ((3U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                  >> 6U)))) {
                    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__rhythm_phase_p3 
                        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_p3;
                } else {
                    if ((4U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                      >> 6U)))) {
                        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__rhythm_phase_p3 
                            = (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_p3 
                               ^ vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__noise_bit_p3);
                    } else {
                        if ((5U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out) 
                                          >> 6U)))) {
                            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__rhythm_phase_p3 
                                = (0xfffffU & (((IData)(1U) 
                                                + vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__phase_bit_p3) 
                                               << 8U));
                        }
                    }
                }
            }
        }
    }
    if ((1U & (~ VL_ONEHOT_I((((0x11U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                               << 0x11U) | (((0xeU 
                                              == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                             << 0x10U) 
                                            | (((0x10U 
                                                 == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                << 0xfU) 
                                               | (((0xdU 
                                                    == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                   << 0xeU) 
                                                  | (((0xfU 
                                                       == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                      << 0xdU) 
                                                     | (((0xcU 
                                                          == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                         << 0xcU) 
                                                        | (((0xbU 
                                                             == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                            << 0xbU) 
                                                           | (((8U 
                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                               << 0xaU) 
                                                              | (((0xaU 
                                                                   == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                                  << 9U) 
                                                                 | (((7U 
                                                                      == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                                     << 8U) 
                                                                    | (((9U 
                                                                         == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                                        << 7U) 
                                                                       | (((6U 
                                                                            == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                                           << 6U) 
                                                                          | (((5U 
                                                                               == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                                              << 5U) 
                                                                             | (((2U 
                                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                                                << 4U) 
                                                                                | (((4U 
                                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                                                << 3U) 
                                                                                | (((1U 
                                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                                                << 2U) 
                                                                                | (((3U 
                                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                                                << 1U) 
                                                                                | (0U 
                                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))))))))))))))))))))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: control_operators.sv:241: Assertion failed in %Nopl3.channels.control_operators: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/control_operators.sv", 241, "");
        }
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_channel_mem_rd_address = 0U;
    if ((((((((((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                | (3U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))) 
               | ((1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                  | (4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
              | ((2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                 | (5U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
             | ((6U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                | (9U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
            | ((7U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
               | (0xaU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
           | ((8U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
              | (0xbU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
          | ((0xcU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
             | (0xfU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
         | ((0xdU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
            | (0x10U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))))) {
        if ((1U & (~ ((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                      | (3U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))))) {
            if ((1U & (~ ((1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                          | (4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))))) {
                if ((1U & (~ ((2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                              | (5U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))))) {
                    if (((6U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                         | (9U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) {
                        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_channel_mem_rd_address = 3U;
                    } else {
                        if (((7U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                             | (0xaU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) {
                            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_channel_mem_rd_address = 4U;
                            if ((0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))) {
                                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_channel_mem_rd_address = 4U;
                            }
                        } else {
                            if (((8U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                 | (0xbU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) {
                                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_channel_mem_rd_address = 5U;
                            }
                        }
                    }
                }
            }
        }
    }
    if ((((((((((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                | (3U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))) 
               | ((1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                  | (4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
              | ((2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                 | (5U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
             | ((6U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                | (9U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
            | ((7U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
               | (0xaU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
           | ((8U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
              | (0xbU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
          | ((0xcU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
             | (0xfU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
         | ((0xdU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
            | (0x10U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))))) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_channel_mem_rd_address 
            = (((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                | (3U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                ? 0U : (((1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                         | (4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                         ? 1U : (((2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                  | (5U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                                  ? 2U : (0xfU & ((
                                                   (6U 
                                                    == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                   | (9U 
                                                      == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                                                   ? 
                                                  ((0x12U 
                                                    < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))
                                                    ? 
                                                   ((8U 
                                                     & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                     ? 0U
                                                     : 3U)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                     ? 0U
                                                     : 3U))
                                                   : 
                                                  (((7U 
                                                     == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                    | (0xaU 
                                                       == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                                                    ? 
                                                   ((0x12U 
                                                     < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))
                                                     ? 
                                                    ((0x10U 
                                                      & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                      ? 1U
                                                      : 4U)
                                                     : 
                                                    ((2U 
                                                      & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                      ? 1U
                                                      : 4U))
                                                    : 
                                                   (((8U 
                                                      == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                     | (0xbU 
                                                        == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                                                     ? 
                                                    ((0x12U 
                                                      < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))
                                                      ? 
                                                     ((4U 
                                                       & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                       ? 2U
                                                       : 5U)
                                                      : 
                                                     ((4U 
                                                       & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                       ? 2U
                                                       : 5U))
                                                     : 
                                                    (((0xcU 
                                                       == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                      | (0xfU 
                                                         == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                                                      ? 6U
                                                      : 7U))))))));
    } else {
        if (((0xeU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
             | (0x11U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) {
            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_channel_mem_rd_address = 8U;
        }
    }
    if ((0x11U >= (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array[0U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array[1U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__dob_array[0U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__dob_array[1U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num];
    } else {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array[0U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array[1U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__dob_array[0U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__dob_array[1U] = 0U;
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_type = 0U;
    if (((0x12U >= (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state)) 
         & (IData)(vlTOPp->opl3__DOT__channels__DOT__ryt))) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_type 
            = (((0xcU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                | (0xfU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                ? 1U : ((0xdU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))
                         ? 2U : ((0xeU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))
                                  ? 3U : ((0x10U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))
                                           ? 4U : (
                                                   (0x11U 
                                                    == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))
                                                    ? 5U
                                                    : 0U)))));
        if (VL_UNLIKELY((1U & (~ VL_ONEHOT0_I((((0x11U 
                                                 == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                << 5U) 
                                               | (((0x10U 
                                                    == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                   << 4U) 
                                                  | (((0xeU 
                                                       == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                      << 3U) 
                                                     | (((0xdU 
                                                          == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                         << 2U) 
                                                        | (((0xfU 
                                                             == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                            << 1U) 
                                                           | (0xcU 
                                                              == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))))))))))) {
            if (VL_UNLIKELY(Verilated::assertOn())) {
                VL_WRITEF("[%0t] %%Error: control_operators.sv:400: Assertion failed in %Nopl3.channels.control_operators: synthesis parallel_case, but multiple matches found\n",
                          64,VL_TIME_UNITED_Q(1000),
                          vlSymsp->name());
                VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/control_operators.sv", 400, "");
            }
        }
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__dob_array[0U] 
        = ((0x11U >= (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
           & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
           [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num]);
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__dob_array[1U] 
        = ((0x11U >= (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
           & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
           [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num]);
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address 
        = (0x1fU & ((6U > (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))
                     ? (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)
                     : ((0xcU > (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))
                         ? ((IData)(2U) + (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))
                         : ((IData)(4U) + (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))));
    if ((((((((((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                | (3U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))) 
               | ((1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                  | (4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
              | ((2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                 | (5U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
             | ((6U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                | (9U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
            | ((7U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
               | (0xaU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
           | ((8U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
              | (0xbU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
          | ((0xcU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
             | (0xfU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) 
         | ((0xdU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
            | (0x10U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num))))) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_channel_mem_rd_address 
            = (((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                | (3U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                ? 0U : (((1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                         | (4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                         ? 1U : (((2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                  | (5U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                                  ? 2U : (0xfU & ((
                                                   (6U 
                                                    == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                   | (9U 
                                                      == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                                                   ? 
                                                  ((0x12U 
                                                    < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))
                                                    ? 
                                                   ((8U 
                                                     & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                     ? 0U
                                                     : 3U)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                     ? 0U
                                                     : 3U))
                                                   : 
                                                  (((7U 
                                                     == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                    | (0xaU 
                                                       == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                                                    ? 
                                                   ((0x12U 
                                                     < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))
                                                     ? 
                                                    ((0x10U 
                                                      & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                      ? 1U
                                                      : 4U)
                                                     : 
                                                    ((2U 
                                                      & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                      ? 1U
                                                      : 4U))
                                                    : 
                                                   (((8U 
                                                      == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                     | (0xbU 
                                                        == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                                                     ? 
                                                    ((0x12U 
                                                      < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))
                                                      ? 
                                                     ((0x20U 
                                                       & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                       ? 2U
                                                       : 5U)
                                                      : 
                                                     ((4U 
                                                       & (IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel))
                                                       ? 2U
                                                       : 5U))
                                                     : 
                                                    (((0xcU 
                                                       == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
                                                      | (0xfU 
                                                         == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))
                                                      ? 6U
                                                      : 7U))))))));
    } else {
        if (((0xeU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)) 
             | (0x11U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num)))) {
            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_channel_mem_rd_address = 8U;
        }
    }
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellinp__ch_abcd_cnt_mem__wea) 
              & (~ (vlTOPp->opl3__DOT__opl3_reg_wr 
                    >> 0x10U))));
    vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__wea_array)) 
           | (0x1fffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellinp__ch_abcd_cnt_mem__wea) 
                           << 1U) & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                     >> 0xfU))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__am_vib_egt_ksr_mult_mem__wea) 
              & (~ (vlTOPp->opl3__DOT__opl3_reg_wr 
                    >> 0x10U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__wea_array)) 
           | (0x1fffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__am_vib_egt_ksr_mult_mem__wea) 
                           << 1U) & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                     >> 0xfU))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ksl_tl_mem__wea) 
              & (~ (vlTOPp->opl3__DOT__opl3_reg_wr 
                    >> 0x10U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__wea_array)) 
           | (0x1fffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ksl_tl_mem__wea) 
                           << 1U) & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                     >> 0xfU))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ar_dr_mem__wea) 
              & (~ (vlTOPp->opl3__DOT__opl3_reg_wr 
                    >> 0x10U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__wea_array)) 
           | (0x1fffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ar_dr_mem__wea) 
                           << 1U) & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                     >> 0xfU))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__sl_rr_mem__wea) 
              & (~ (vlTOPp->opl3__DOT__opl3_reg_wr 
                    >> 0x10U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__wea_array)) 
           | (0x1fffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__sl_rr_mem__wea) 
                           << 1U) & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                     >> 0xfU))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ws_mem__wea) 
              & (~ (vlTOPp->opl3__DOT__opl3_reg_wr 
                    >> 0x10U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__wea_array)) 
           | (0x1fffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ws_mem__wea) 
                           << 1U) & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                     >> 0xfU))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fnum_low_mem__wea) 
              & (~ (vlTOPp->opl3__DOT__opl3_reg_wr 
                    >> 0x10U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__wea_array)) 
           | (0x1fffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fnum_low_mem__wea) 
                           << 1U) & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                     >> 0xfU))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__kon_block_fnum_high_mem__wea) 
              & (~ (vlTOPp->opl3__DOT__opl3_reg_wr 
                    >> 0x10U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__wea_array)) 
           | (0x1fffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__kon_block_fnum_high_mem__wea) 
                           << 1U) & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                     >> 0xfU))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fb_cnt0_mem__wea) 
              & (~ (vlTOPp->opl3__DOT__opl3_reg_wr 
                    >> 0x10U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__wea_array)) 
           | (0x1fffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fb_cnt0_mem__wea) 
                           << 1U) & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                     >> 0xfU))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__wea_array)) 
           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fb_cnt1_mem__wea) 
              & (~ (vlTOPp->opl3__DOT__opl3_reg_wr 
                    >> 0x10U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__wea_array)) 
           | (0x1fffeU & (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fb_cnt1_mem__wea) 
                           << 1U) & (vlTOPp->opl3__DOT__opl3_reg_wr 
                                     >> 0xfU))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_add_p1 
        = (0x3ffU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p1) 
                     + (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__rate_counter_overflow_p1)));
    vlTOPp->opl3__DOT__channels__DOT__next_state = vlTOPp->opl3__DOT__channels__DOT__state;
    vlTOPp->opl3__DOT__channels__DOT__next_self[0U] 
        = vlTOPp->opl3__DOT__channels__DOT__self[0U];
    vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
        = vlTOPp->opl3__DOT__channels__DOT__self[1U];
    vlTOPp->opl3__DOT__channels__DOT__next_self[2U] 
        = vlTOPp->opl3__DOT__channels__DOT__self[2U];
    vlTOPp->opl3__DOT__channels__DOT__signals = 0ULL;
    if (((((((((0U == vlTOPp->opl3__DOT__channels__DOT__state) 
               | (1U == vlTOPp->opl3__DOT__channels__DOT__state)) 
              | (2U == vlTOPp->opl3__DOT__channels__DOT__state)) 
             | (3U == vlTOPp->opl3__DOT__channels__DOT__state)) 
            | (4U == vlTOPp->opl3__DOT__channels__DOT__state)) 
           | (5U == vlTOPp->opl3__DOT__channels__DOT__state)) 
          | (6U == vlTOPp->opl3__DOT__channels__DOT__state)) 
         | (7U == vlTOPp->opl3__DOT__channels__DOT__state))) {
        if ((0U == vlTOPp->opl3__DOT__channels__DOT__state)) {
            if (vlTOPp->opl3__DOT__channels__DOT__ops_done_pulse) {
                vlTOPp->opl3__DOT__channels__DOT__next_state = 1U;
            }
        } else {
            if ((1U == vlTOPp->opl3__DOT__channels__DOT__state)) {
                vlTOPp->opl3__DOT__channels__DOT__next_state = 2U;
                vlTOPp->opl3__DOT__channels__DOT__signals 
                    = ((0x7fffffffffULL & vlTOPp->opl3__DOT__channels__DOT__signals) 
                       | ((QData)((IData)((0x1fU & 
                                           ((IData)(3U) 
                                            + ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                << 0x14U) 
                                               | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                  >> 0xcU)))))) 
                          << 0x27U));
                vlTOPp->opl3__DOT__channels__DOT__signals 
                    = (0x4000000000ULL | vlTOPp->opl3__DOT__channels__DOT__signals);
            } else {
                if ((2U == vlTOPp->opl3__DOT__channels__DOT__state)) {
                    vlTOPp->opl3__DOT__channels__DOT__next_state = 3U;
                    vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                        = ((0x8003ffffU & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]) 
                           | (0xfffc0000U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__operator_mem_out) 
                                             << 0x12U)));
                    vlTOPp->opl3__DOT__channels__DOT__signals 
                        = ((0x7fffffffffULL & vlTOPp->opl3__DOT__channels__DOT__signals) 
                           | ((QData)((IData)((0x1fU 
                                               & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                   << 0x14U) 
                                                  | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                     >> 0xcU))))) 
                              << 0x27U));
                    vlTOPp->opl3__DOT__channels__DOT__signals 
                        = (0x4000000000ULL | vlTOPp->opl3__DOT__channels__DOT__signals);
                } else {
                    if ((3U == vlTOPp->opl3__DOT__channels__DOT__state)) {
                        vlTOPp->opl3__DOT__channels__DOT__signals 
                            = ((0xfc3ffffffffULL & vlTOPp->opl3__DOT__channels__DOT__signals) 
                               | ((QData)((IData)((0xfU 
                                                   & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                       << 0x18U) 
                                                      | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                         >> 8U))))) 
                                  << 0x22U));
                        vlTOPp->opl3__DOT__channels__DOT__signals 
                            = ((0xffc000fffffULL & vlTOPp->opl3__DOT__channels__DOT__signals) 
                               | ((QData)((IData)((0x3fffU 
                                                   & ((1U 
                                                       & (IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob))
                                                       ? 
                                                      ((IData)(vlTOPp->opl3__DOT__channels__DOT__operator_mem_out) 
                                                       + 
                                                       (0x1fffU 
                                                        & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                            << 0xeU) 
                                                           | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                              >> 0x12U))))
                                                       : 
                                                      (0x1fffU 
                                                       & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                           << 0xeU) 
                                                          | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                             >> 0x12U))))))) 
                                  << 0x14U));
                        if (((IData)(vlTOPp->opl3__DOT__channels__DOT__ryt) 
                             & (~ (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                   >> 0x11U)))) {
                            if ((6U == (0xfU & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                 << 0x18U) 
                                                | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                   >> 8U))))) {
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0xffc000fffffULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | ((QData)((IData)(
                                                          ((1U 
                                                            & (IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob))
                                                            ? 
                                                           (0x1fffU 
                                                            & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                << 0xeU) 
                                                               | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                  >> 0x12U)))
                                                            : (IData)(vlTOPp->opl3__DOT__channels__DOT__operator_mem_out)))) 
                                          << 0x14U));
                            } else {
                                if (((7U == (0xfU & 
                                             ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                               << 0x18U) 
                                              | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                 >> 8U)))) 
                                     | (8U == (0xfU 
                                               & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                   << 0x18U) 
                                                  | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                     >> 8U)))))) {
                                    vlTOPp->opl3__DOT__channels__DOT__signals 
                                        = ((0xffc000fffffULL 
                                            & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                           | ((QData)((IData)(
                                                              (0x3fffU 
                                                               & ((IData)(vlTOPp->opl3__DOT__channels__DOT__operator_mem_out) 
                                                                  + 
                                                                  (0x1fffU 
                                                                   & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                       << 0xeU) 
                                                                      | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                         >> 0x12U))))))) 
                                              << 0x14U));
                                }
                            }
                            if ((1U & (~ VL_ONEHOT0_I(
                                                      (((8U 
                                                         == 
                                                         (0xfU 
                                                          & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                              << 0x18U) 
                                                             | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                >> 8U)))) 
                                                        << 2U) 
                                                       | (((7U 
                                                            == 
                                                            (0xfU 
                                                             & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                 << 0x18U) 
                                                                | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                   >> 8U)))) 
                                                           << 1U) 
                                                          | (6U 
                                                             == 
                                                             (0xfU 
                                                              & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                  << 0x18U) 
                                                                 | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                    >> 8U)))))))))) {
                                if (VL_UNLIKELY(Verilated::assertOn())) {
                                    VL_WRITEF("[%0t] %%Error: channels.sv:202: Assertion failed in %Nopl3.channels: synthesis parallel_case, but multiple matches found\n",
                                              64,VL_TIME_UNITED_Q(1000),
                                              vlSymsp->name());
                                    VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/channels.sv", 202, "");
                                }
                            }
                        }
                        if ((3U > (0xfU & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                            << 0x18U) 
                                           | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                              >> 8U))))) {
                            if ((0x20000U & vlTOPp->opl3__DOT__channels__DOT__self[1U])) {
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0xffffffffff7ULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | ((QData)((IData)(
                                                          (1U 
                                                           & (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                               >> 4U) 
                                                              & (~ 
                                                                 ((5U 
                                                                   >= 
                                                                   (7U 
                                                                    & ((IData)(3U) 
                                                                       + 
                                                                       (0xfU 
                                                                        & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                            << 0x18U) 
                                                                           | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                              >> 8U)))))) 
                                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                     >> 
                                                                     (7U 
                                                                      & ((IData)(3U) 
                                                                         + 
                                                                         (0xfU 
                                                                          & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                              << 0x18U) 
                                                                             | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))))))))) 
                                          << 3U));
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0xffffffffffbULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | ((QData)((IData)(
                                                          (1U 
                                                           & (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                               >> 5U) 
                                                              & (~ 
                                                                 ((5U 
                                                                   >= 
                                                                   (7U 
                                                                    & ((IData)(3U) 
                                                                       + 
                                                                       (0xfU 
                                                                        & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                            << 0x18U) 
                                                                           | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                              >> 8U)))))) 
                                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                     >> 
                                                                     (7U 
                                                                      & ((IData)(3U) 
                                                                         + 
                                                                         (0xfU 
                                                                          & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                              << 0x18U) 
                                                                             | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))))))))) 
                                          << 2U));
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0xffffffffffdULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | ((QData)((IData)(
                                                          (1U 
                                                           & (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                               >> 6U) 
                                                              & (~ 
                                                                 ((5U 
                                                                   >= 
                                                                   (7U 
                                                                    & ((IData)(3U) 
                                                                       + 
                                                                       (0xfU 
                                                                        & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                            << 0x18U) 
                                                                           | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                              >> 8U)))))) 
                                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                     >> 
                                                                     (7U 
                                                                      & ((IData)(3U) 
                                                                         + 
                                                                         (0xfU 
                                                                          & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                              << 0x18U) 
                                                                             | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))))))))) 
                                          << 1U));
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0xffffffffffeULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | (IData)((IData)(
                                                         (1U 
                                                          & (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                              >> 7U) 
                                                             & (~ 
                                                                ((5U 
                                                                  >= 
                                                                  (7U 
                                                                   & ((IData)(3U) 
                                                                      + 
                                                                      (0xfU 
                                                                       & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                           << 0x18U) 
                                                                          | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                             >> 8U)))))) 
                                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                    >> 
                                                                    (7U 
                                                                     & ((IData)(3U) 
                                                                        + 
                                                                        (0xfU 
                                                                         & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                             << 0x18U) 
                                                                            | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                               >> 8U)))))))))))));
                            } else {
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0xffffffffff7ULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | ((QData)((IData)(
                                                          (1U 
                                                           & ((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__is_new)) 
                                                              | (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                  >> 4U) 
                                                                 & (~ 
                                                                    ((5U 
                                                                      >= 
                                                                      (7U 
                                                                       & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                           << 0x18U) 
                                                                          | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                             >> 8U)))) 
                                                                     & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                        >> 
                                                                        (7U 
                                                                         & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                             << 0x18U) 
                                                                            | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                               >> 8U))))))))))) 
                                          << 3U));
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0xffffffffffbULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | ((QData)((IData)(
                                                          (1U 
                                                           & ((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__is_new)) 
                                                              | (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                  >> 5U) 
                                                                 & (~ 
                                                                    ((5U 
                                                                      >= 
                                                                      (7U 
                                                                       & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                           << 0x18U) 
                                                                          | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                             >> 8U)))) 
                                                                     & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                        >> 
                                                                        (7U 
                                                                         & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                             << 0x18U) 
                                                                            | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                               >> 8U))))))))))) 
                                          << 2U));
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0xffffffffffdULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | ((QData)((IData)(
                                                          (1U 
                                                           & ((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__is_new)) 
                                                              | (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                  >> 6U) 
                                                                 & (~ 
                                                                    ((5U 
                                                                      >= 
                                                                      (7U 
                                                                       & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                           << 0x18U) 
                                                                          | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                             >> 8U)))) 
                                                                     & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                        >> 
                                                                        (7U 
                                                                         & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                             << 0x18U) 
                                                                            | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                               >> 8U))))))))))) 
                                          << 1U));
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0xffffffffffeULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | (IData)((IData)(
                                                         (1U 
                                                          & ((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__is_new)) 
                                                             | (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                 >> 7U) 
                                                                & (~ 
                                                                   ((5U 
                                                                     >= 
                                                                     (7U 
                                                                      & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                          << 0x18U) 
                                                                         | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                            >> 8U)))) 
                                                                    & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                       >> 
                                                                       (7U 
                                                                        & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                            << 0x18U) 
                                                                           | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                              >> 8U))))))))))));
                            }
                        } else {
                            vlTOPp->opl3__DOT__channels__DOT__signals 
                                = ((0xffffffffff7ULL 
                                    & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                   | ((QData)((IData)(
                                                      (1U 
                                                       & (((~ 
                                                            (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                             >> 0x11U)) 
                                                           & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__is_new))) 
                                                          | ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                             >> 4U))))) 
                                      << 3U));
                            vlTOPp->opl3__DOT__channels__DOT__signals 
                                = ((0xffffffffffbULL 
                                    & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                   | ((QData)((IData)(
                                                      (1U 
                                                       & (((~ 
                                                            (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                             >> 0x11U)) 
                                                           & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__is_new))) 
                                                          | ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                             >> 5U))))) 
                                      << 2U));
                            vlTOPp->opl3__DOT__channels__DOT__signals 
                                = ((0xffffffffffdULL 
                                    & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                   | ((QData)((IData)(
                                                      (1U 
                                                       & (((~ 
                                                            (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                             >> 0x11U)) 
                                                           & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__is_new))) 
                                                          | ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                             >> 6U))))) 
                                      << 1U));
                            vlTOPp->opl3__DOT__channels__DOT__signals 
                                = ((0xffffffffffeULL 
                                    & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                   | (IData)((IData)(
                                                     (1U 
                                                      & (((~ 
                                                           (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                            >> 0x11U)) 
                                                          & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__is_new))) 
                                                         | ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                            >> 7U))))));
                        }
                        if (((1U == ((2U & ((IData)(
                                                    (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                     >> 3U)) 
                                            << 1U)) 
                                     | (1U & (IData)(
                                                     (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                      >> 1U))))) 
                             | (2U == ((2U & ((IData)(
                                                      (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                       >> 3U)) 
                                              << 1U)) 
                                       | (1U & (IData)(
                                                       (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                        >> 1U))))))) {
                            vlTOPp->opl3__DOT__channels__DOT__next_self[0U] 
                                = ((0xfffffU & vlTOPp->opl3__DOT__channels__DOT__next_self[0U]) 
                                   | (0xfff00000U & 
                                      ((((vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                          << 0xcU) 
                                         | (vlTOPp->opl3__DOT__channels__DOT__self[0U] 
                                            >> 0x14U)) 
                                        + VL_EXTENDS_II(20,14, 
                                                        (0x3fffU 
                                                         & (IData)(
                                                                   (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                    >> 0x14U))))) 
                                       << 0x14U)));
                            vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                = ((0xffffff00U & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]) 
                                   | (0xffU & ((((vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                  << 0xcU) 
                                                 | (vlTOPp->opl3__DOT__channels__DOT__self[0U] 
                                                    >> 0x14U)) 
                                                + VL_EXTENDS_II(20,14, 
                                                                (0x3fffU 
                                                                 & (IData)(
                                                                           (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                            >> 0x14U))))) 
                                               >> 0xcU)));
                        } else {
                            if ((3U == ((2U & ((IData)(
                                                       (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                        >> 3U)) 
                                               << 1U)) 
                                        | (1U & (IData)(
                                                        (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                         >> 1U)))))) {
                                vlTOPp->opl3__DOT__channels__DOT__next_self[0U] 
                                    = ((0xfffffU & 
                                        vlTOPp->opl3__DOT__channels__DOT__next_self[0U]) 
                                       | (0xfff00000U 
                                          & ((VL_EXTENDS_II(20,20, 
                                                            (0xfffffU 
                                                             & ((vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                 << 0xcU) 
                                                                | (vlTOPp->opl3__DOT__channels__DOT__self[0U] 
                                                                   >> 0x14U)))) 
                                              + VL_MULS_III(20,32,32, (IData)(2U), 
                                                            VL_EXTENDS_II(32,14, 
                                                                          (0x3fffU 
                                                                           & (IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 0x14U)))))) 
                                             << 0x14U)));
                                vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                    = ((0xffffff00U 
                                        & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]) 
                                       | (0xffU & (
                                                   (VL_EXTENDS_II(20,20, 
                                                                  (0xfffffU 
                                                                   & ((vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                       << 0xcU) 
                                                                      | (vlTOPp->opl3__DOT__channels__DOT__self[0U] 
                                                                         >> 0x14U)))) 
                                                    + 
                                                    VL_MULS_III(20,32,32, (IData)(2U), 
                                                                VL_EXTENDS_II(32,14, 
                                                                              (0x3fffU 
                                                                               & (IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 0x14U)))))) 
                                                   >> 0xcU)));
                            }
                        }
                        if ((1U & (~ VL_ONEHOT0_I((
                                                   ((3U 
                                                     == 
                                                     ((2U 
                                                       & ((IData)(
                                                                  (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                   >> 3U)) 
                                                          << 1U)) 
                                                      | (1U 
                                                         & (IData)(
                                                                   (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                    >> 1U))))) 
                                                    << 2U) 
                                                   | (((2U 
                                                        == 
                                                        ((2U 
                                                          & ((IData)(
                                                                     (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                      >> 3U)) 
                                                             << 1U)) 
                                                         | (1U 
                                                            & (IData)(
                                                                      (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                       >> 1U))))) 
                                                       << 1U) 
                                                      | (1U 
                                                         == 
                                                         ((2U 
                                                           & ((IData)(
                                                                      (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                       >> 3U)) 
                                                              << 1U)) 
                                                          | (1U 
                                                             & (IData)(
                                                                       (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                        >> 1U))))))))))) {
                            if (VL_UNLIKELY(Verilated::assertOn())) {
                                VL_WRITEF("[%0t] %%Error: channels.sv:229: Assertion failed in %Nopl3.channels: synthesis parallel_case, but multiple matches found\n",
                                          64,VL_TIME_UNITED_Q(1000),
                                          vlSymsp->name());
                                VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/channels.sv", 229, "");
                            }
                        }
                        if (((1U == ((2U & ((IData)(
                                                    (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                     >> 2U)) 
                                            << 1U)) 
                                     | (1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals)))) 
                             | (2U == ((2U & ((IData)(
                                                      (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                       >> 2U)) 
                                              << 1U)) 
                                       | (1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals)))))) {
                            vlTOPp->opl3__DOT__channels__DOT__next_self[0U] 
                                = ((0xfff00000U & vlTOPp->opl3__DOT__channels__DOT__next_self[0U]) 
                                   | (0xfffffU & (vlTOPp->opl3__DOT__channels__DOT__self[0U] 
                                                  + 
                                                  VL_EXTENDS_II(20,14, 
                                                                (0x3fffU 
                                                                 & (IData)(
                                                                           (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                            >> 0x14U)))))));
                        } else {
                            if ((3U == ((2U & ((IData)(
                                                       (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                        >> 2U)) 
                                               << 1U)) 
                                        | (1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals))))) {
                                vlTOPp->opl3__DOT__channels__DOT__next_self[0U] 
                                    = ((0xfff00000U 
                                        & vlTOPp->opl3__DOT__channels__DOT__next_self[0U]) 
                                       | (0xfffffU 
                                          & (VL_EXTENDS_II(20,20, 
                                                           (0xfffffU 
                                                            & vlTOPp->opl3__DOT__channels__DOT__self[0U])) 
                                             + VL_MULS_III(20,32,32, (IData)(2U), 
                                                           VL_EXTENDS_II(32,14, 
                                                                         (0x3fffU 
                                                                          & (IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 0x14U))))))));
                            }
                        }
                        if ((1U & (~ VL_ONEHOT0_I((
                                                   ((3U 
                                                     == 
                                                     ((2U 
                                                       & ((IData)(
                                                                  (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                   >> 2U)) 
                                                          << 1U)) 
                                                      | (1U 
                                                         & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals)))) 
                                                    << 2U) 
                                                   | (((2U 
                                                        == 
                                                        ((2U 
                                                          & ((IData)(
                                                                     (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                      >> 2U)) 
                                                             << 1U)) 
                                                         | (1U 
                                                            & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals)))) 
                                                       << 1U) 
                                                      | (1U 
                                                         == 
                                                         ((2U 
                                                           & ((IData)(
                                                                      (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                       >> 2U)) 
                                                              << 1U)) 
                                                          | (1U 
                                                             & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals)))))))))) {
                            if (VL_UNLIKELY(Verilated::assertOn())) {
                                VL_WRITEF("[%0t] %%Error: channels.sv:235: Assertion failed in %Nopl3.channels: synthesis parallel_case, but multiple matches found\n",
                                          64,VL_TIME_UNITED_Q(1000),
                                          vlSymsp->name());
                                VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/channels.sv", 235, "");
                            }
                        }
                        if ((8U == (0xfU & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                             << 0x18U) 
                                            | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                               >> 8U))))) {
                            if ((0x20000U & vlTOPp->opl3__DOT__channels__DOT__self[1U])) {
                                vlTOPp->opl3__DOT__channels__DOT__next_state = 4U;
                                vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                    = (0xfffe0fffU 
                                       & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]);
                                vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                    = (0xfffff0ffU 
                                       & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]);
                                vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                    = (0xfffdffffU 
                                       & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]);
                            } else {
                                vlTOPp->opl3__DOT__channels__DOT__next_state = 1U;
                                vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                    = (0xfffe0fffU 
                                       & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]);
                                vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                    = (0x20000U | vlTOPp->opl3__DOT__channels__DOT__next_self[1U]);
                                vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                    = (0xfffff0ffU 
                                       & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]);
                            }
                        } else {
                            if ((1U & (~ VL_ONEHOT0_I(
                                                      (((5U 
                                                         == 
                                                         (0xfU 
                                                          & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                              << 0x18U) 
                                                             | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                >> 8U)))) 
                                                        << 1U) 
                                                       | (2U 
                                                          == 
                                                          (0xfU 
                                                           & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                               << 0x18U) 
                                                              | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                 >> 8U))))))))) {
                                if (VL_UNLIKELY(Verilated::assertOn())) {
                                    VL_WRITEF("[%0t] %%Error: channels.sv:257: Assertion failed in %Nopl3.channels: synthesis parallel_case, but multiple matches found\n",
                                              64,VL_TIME_UNITED_Q(1000),
                                              vlSymsp->name());
                                    VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/channels.sv", 257, "");
                                }
                            }
                            vlTOPp->opl3__DOT__channels__DOT__next_state = 1U;
                            vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                = ((0xfffe0fffU & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]) 
                                   | (0xfffff000U & 
                                      (((2U == (0xfU 
                                                & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                    << 0x18U) 
                                                   | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                      >> 8U))))
                                         ? 6U : ((5U 
                                                  == 
                                                  (0xfU 
                                                   & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                       << 0x18U) 
                                                      | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                         >> 8U))))
                                                  ? 0xcU
                                                  : 
                                                 (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                       << 0x14U) 
                                                      | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                         >> 0xcU)))))) 
                                       << 0xcU)));
                            vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                = ((0xfffff0ffU & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]) 
                                   | (0xf00U & (((IData)(1U) 
                                                 + 
                                                 ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                   << 0x18U) 
                                                  | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                     >> 8U))) 
                                                << 8U)));
                        }
                    } else {
                        if ((4U == vlTOPp->opl3__DOT__channels__DOT__state)) {
                            vlTOPp->opl3__DOT__channels__DOT__next_state = 5U;
                            vlTOPp->opl3__DOT__channels__DOT__signals 
                                = ((0x7fffffffffULL 
                                    & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                   | ((QData)((IData)(
                                                      (0x1fU 
                                                       & ((IData)(9U) 
                                                          + 
                                                          (0xfU 
                                                           & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                               << 0x18U) 
                                                              | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                 >> 8U))))))) 
                                      << 0x27U));
                            vlTOPp->opl3__DOT__channels__DOT__signals 
                                = (0x4000000000ULL 
                                   | vlTOPp->opl3__DOT__channels__DOT__signals);
                        } else {
                            if ((5U == vlTOPp->opl3__DOT__channels__DOT__state)) {
                                vlTOPp->opl3__DOT__channels__DOT__next_state = 6U;
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0x7fffffffffULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | ((QData)((IData)(
                                                          (0x1fU 
                                                           & ((IData)(6U) 
                                                              + 
                                                              (0xfU 
                                                               & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                   << 0x18U) 
                                                                  | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                     >> 8U))))))) 
                                          << 0x27U));
                                vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                    = ((0x7fffffffU 
                                        & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]) 
                                       | (0x80000000U 
                                          & ((IData)(vlTOPp->opl3__DOT__channels__DOT__operator_mem_out) 
                                             << 0x1fU)));
                                vlTOPp->opl3__DOT__channels__DOT__next_self[2U] 
                                    = ((0x1000U & vlTOPp->opl3__DOT__channels__DOT__next_self[2U]) 
                                       | (0x7fffffffU 
                                          & ((IData)(vlTOPp->opl3__DOT__channels__DOT__operator_mem_out) 
                                             >> 1U)));
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = (0x4000000000ULL 
                                       | vlTOPp->opl3__DOT__channels__DOT__signals);
                                vlTOPp->opl3__DOT__channels__DOT__next_self[2U] 
                                    = ((0xfffU & vlTOPp->opl3__DOT__channels__DOT__next_self[2U]) 
                                       | (0x1000U & 
                                          ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                           << 0xcU)));
                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                    = ((0xfc3ffffffffULL 
                                        & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                       | ((QData)((IData)(
                                                          (0xfU 
                                                           & ((IData)(3U) 
                                                              + 
                                                              ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                << 0x18U) 
                                                               | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                  >> 8U)))))) 
                                          << 0x22U));
                            } else {
                                if ((6U == vlTOPp->opl3__DOT__channels__DOT__state)) {
                                    vlTOPp->opl3__DOT__channels__DOT__next_state = 7U;
                                    vlTOPp->opl3__DOT__channels__DOT__signals 
                                        = ((0xfc3ffffffffULL 
                                            & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                           | ((QData)((IData)(
                                                              (0xfU 
                                                               & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                   << 0x18U) 
                                                                  | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                     >> 8U))))) 
                                              << 0x22U));
                                    vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                        = ((0x8003ffffU 
                                            & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]) 
                                           | (0xfffc0000U 
                                              & ((IData)(vlTOPp->opl3__DOT__channels__DOT__operator_mem_out) 
                                                 << 0x12U)));
                                    vlTOPp->opl3__DOT__channels__DOT__signals 
                                        = ((0x7fffffffffULL 
                                            & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                           | ((QData)((IData)(
                                                              (0x1fU 
                                                               & ((1U 
                                                                   == 
                                                                   ((2U 
                                                                     & ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                        << 1U)) 
                                                                    | (1U 
                                                                       & (vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                          >> 0xcU))))
                                                                   ? 
                                                                  ((IData)(3U) 
                                                                   + 
                                                                   (0xfU 
                                                                    & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                        << 0x18U) 
                                                                       | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                          >> 8U))))
                                                                   : 
                                                                  (0xfU 
                                                                   & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                       << 0x18U) 
                                                                      | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                         >> 8U))))))) 
                                              << 0x27U));
                                    vlTOPp->opl3__DOT__channels__DOT__signals 
                                        = (0x4000000000ULL 
                                           | vlTOPp->opl3__DOT__channels__DOT__signals);
                                } else {
                                    vlTOPp->opl3__DOT__channels__DOT__signals 
                                        = ((0xfc3ffffffffULL 
                                            & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                           | ((QData)((IData)(
                                                              (0xfU 
                                                               & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                   << 0x18U) 
                                                                  | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                     >> 8U))))) 
                                              << 0x22U));
                                    if ((0U == ((2U 
                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                    << 1U)) 
                                                | (1U 
                                                   & (vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                      >> 0xcU))))) {
                                        vlTOPp->opl3__DOT__channels__DOT__signals 
                                            = ((0xffffff0001fULL 
                                                & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                               | ((QData)((IData)(
                                                                  (0x7fffU 
                                                                   & VL_EXTENDS_II(15,13, 
                                                                                (0x1fffU 
                                                                                & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 1U) 
                                                                                | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 0x1fU))))))) 
                                                  << 5U));
                                    } else {
                                        if ((1U == 
                                             ((2U & 
                                               ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                << 1U)) 
                                              | (1U 
                                                 & (vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                    >> 0xcU))))) {
                                            vlTOPp->opl3__DOT__channels__DOT__signals 
                                                = (
                                                   (0xffffff0001fULL 
                                                    & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                                   | ((QData)((IData)(
                                                                      (0x7fffU 
                                                                       & ((IData)(vlTOPp->opl3__DOT__channels__DOT__operator_mem_out) 
                                                                          + 
                                                                          (0x1fffU 
                                                                           & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                               << 1U) 
                                                                              | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 0x1fU))))))) 
                                                      << 5U));
                                        } else {
                                            if ((2U 
                                                 == 
                                                 ((2U 
                                                   & ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                      << 1U)) 
                                                  | (1U 
                                                     & (vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                        >> 0xcU))))) {
                                                vlTOPp->opl3__DOT__channels__DOT__signals 
                                                    = 
                                                    ((0xffffff0001fULL 
                                                      & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                                     | ((QData)((IData)(
                                                                        (0x7fffU 
                                                                         & ((IData)(vlTOPp->opl3__DOT__channels__DOT__operator_mem_out) 
                                                                            + 
                                                                            (0x1fffU 
                                                                             & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 1U) 
                                                                                | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 0x1fU))))))) 
                                                        << 5U));
                                            } else {
                                                if (
                                                    (3U 
                                                     == 
                                                     ((2U 
                                                       & ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                          << 1U)) 
                                                      | (1U 
                                                         & (vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                            >> 0xcU))))) {
                                                    vlTOPp->opl3__DOT__channels__DOT__signals 
                                                        = 
                                                        ((0xffffff0001fULL 
                                                          & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                                         | ((QData)((IData)(
                                                                            (0x7fffU 
                                                                             & (((IData)(vlTOPp->opl3__DOT__channels__DOT__operator_mem_out) 
                                                                                + 
                                                                                (0x1fffU 
                                                                                & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 0xeU) 
                                                                                | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 0x12U)))) 
                                                                                + 
                                                                                (0x1fffU 
                                                                                & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 1U) 
                                                                                | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 0x1fU))))))) 
                                                            << 5U));
                                                }
                                            }
                                        }
                                    }
                                    if ((1U & (~ VL_ONEHOT_I(
                                                             (((3U 
                                                                == 
                                                                ((2U 
                                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                     << 1U)) 
                                                                 | (1U 
                                                                    & (vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                       >> 0xcU)))) 
                                                               << 3U) 
                                                              | (((2U 
                                                                   == 
                                                                   ((2U 
                                                                     & ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                        << 1U)) 
                                                                    | (1U 
                                                                       & (vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                          >> 0xcU)))) 
                                                                  << 2U) 
                                                                 | (((1U 
                                                                      == 
                                                                      ((2U 
                                                                        & ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & (vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                             >> 0xcU)))) 
                                                                     << 1U) 
                                                                    | (0U 
                                                                       == 
                                                                       ((2U 
                                                                         & ((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                            << 1U)) 
                                                                        | (1U 
                                                                           & (vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                              >> 0xcU))))))))))) {
                                        if (VL_UNLIKELY(
                                                        Verilated::assertOn())) {
                                            VL_WRITEF("[%0t] %%Error: channels.sv:288: Assertion failed in %Nopl3.channels: synthesis parallel_case, but multiple matches found\n",
                                                      64,
                                                      VL_TIME_UNITED_Q(1000),
                                                      vlSymsp->name());
                                            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/channels.sv", 288, "");
                                        }
                                    }
                                    if ((0x20000U & 
                                         vlTOPp->opl3__DOT__channels__DOT__self[1U])) {
                                        vlTOPp->opl3__DOT__channels__DOT__signals 
                                            = ((0xffffffffff7ULL 
                                                & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                               | ((QData)((IData)(
                                                                  (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                    >> 4U) 
                                                                   & ((5U 
                                                                       >= 
                                                                       (7U 
                                                                        & ((IData)(3U) 
                                                                           + 
                                                                           (0xfU 
                                                                            & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 0x18U) 
                                                                               | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))) 
                                                                      & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                         >> 
                                                                         (7U 
                                                                          & ((IData)(3U) 
                                                                             + 
                                                                             (0xfU 
                                                                              & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 0x18U) 
                                                                                | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))))))) 
                                                  << 3U));
                                        vlTOPp->opl3__DOT__channels__DOT__signals 
                                            = ((0xffffffffffbULL 
                                                & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                               | ((QData)((IData)(
                                                                  (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                    >> 5U) 
                                                                   & ((5U 
                                                                       >= 
                                                                       (7U 
                                                                        & ((IData)(3U) 
                                                                           + 
                                                                           (0xfU 
                                                                            & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 0x18U) 
                                                                               | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))) 
                                                                      & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                         >> 
                                                                         (7U 
                                                                          & ((IData)(3U) 
                                                                             + 
                                                                             (0xfU 
                                                                              & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 0x18U) 
                                                                                | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))))))) 
                                                  << 2U));
                                        vlTOPp->opl3__DOT__channels__DOT__signals 
                                            = ((0xffffffffffdULL 
                                                & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                               | ((QData)((IData)(
                                                                  (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                    >> 6U) 
                                                                   & ((5U 
                                                                       >= 
                                                                       (7U 
                                                                        & ((IData)(3U) 
                                                                           + 
                                                                           (0xfU 
                                                                            & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 0x18U) 
                                                                               | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))) 
                                                                      & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                         >> 
                                                                         (7U 
                                                                          & ((IData)(3U) 
                                                                             + 
                                                                             (0xfU 
                                                                              & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 0x18U) 
                                                                                | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))))))) 
                                                  << 1U));
                                        vlTOPp->opl3__DOT__channels__DOT__signals 
                                            = ((0xffffffffffeULL 
                                                & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                               | (IData)((IData)(
                                                                 (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                   >> 7U) 
                                                                  & ((5U 
                                                                      >= 
                                                                      (7U 
                                                                       & ((IData)(3U) 
                                                                          + 
                                                                          (0xfU 
                                                                           & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                               << 0x18U) 
                                                                              | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))) 
                                                                     & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                        >> 
                                                                        (7U 
                                                                         & ((IData)(3U) 
                                                                            + 
                                                                            (0xfU 
                                                                             & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                                << 0x18U) 
                                                                                | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))))))));
                                    } else {
                                        vlTOPp->opl3__DOT__channels__DOT__signals 
                                            = ((0xffffffffff7ULL 
                                                & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                               | ((QData)((IData)(
                                                                  (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                    >> 4U) 
                                                                   & ((5U 
                                                                       >= 
                                                                       (7U 
                                                                        & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                            << 0x18U) 
                                                                           | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                              >> 8U)))) 
                                                                      & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                         >> 
                                                                         (7U 
                                                                          & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                              << 0x18U) 
                                                                             | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))))) 
                                                  << 3U));
                                        vlTOPp->opl3__DOT__channels__DOT__signals 
                                            = ((0xffffffffffbULL 
                                                & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                               | ((QData)((IData)(
                                                                  (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                    >> 5U) 
                                                                   & ((5U 
                                                                       >= 
                                                                       (7U 
                                                                        & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                            << 0x18U) 
                                                                           | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                              >> 8U)))) 
                                                                      & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                         >> 
                                                                         (7U 
                                                                          & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                              << 0x18U) 
                                                                             | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))))) 
                                                  << 2U));
                                        vlTOPp->opl3__DOT__channels__DOT__signals 
                                            = ((0xffffffffffdULL 
                                                & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                               | ((QData)((IData)(
                                                                  (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                    >> 6U) 
                                                                   & ((5U 
                                                                       >= 
                                                                       (7U 
                                                                        & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                            << 0x18U) 
                                                                           | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                              >> 8U)))) 
                                                                      & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                         >> 
                                                                         (7U 
                                                                          & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                              << 0x18U) 
                                                                             | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                                >> 8U)))))))) 
                                                  << 1U));
                                        vlTOPp->opl3__DOT__channels__DOT__signals 
                                            = ((0xffffffffffeULL 
                                                & vlTOPp->opl3__DOT__channels__DOT__signals) 
                                               | (IData)((IData)(
                                                                 (((IData)(vlTOPp->opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob) 
                                                                   >> 7U) 
                                                                  & ((5U 
                                                                      >= 
                                                                      (7U 
                                                                       & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                           << 0x18U) 
                                                                          | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                             >> 8U)))) 
                                                                     & ((IData)(vlTOPp->opl3__DOT__channels__DOT__connection_sel) 
                                                                        >> 
                                                                        (7U 
                                                                         & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                                             << 0x18U) 
                                                                            | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                               >> 8U)))))))));
                                    }
                                    if (((1U == ((2U 
                                                  & ((IData)(
                                                             (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                              >> 3U)) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & (IData)(
                                                              (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                               >> 1U))))) 
                                         | (2U == (
                                                   (2U 
                                                    & ((IData)(
                                                               (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                >> 3U)) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & (IData)(
                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                 >> 1U))))))) {
                                        vlTOPp->opl3__DOT__channels__DOT__next_self[0U] 
                                            = ((0xfffffU 
                                                & vlTOPp->opl3__DOT__channels__DOT__next_self[0U]) 
                                               | (0xfff00000U 
                                                  & ((((vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                        << 0xcU) 
                                                       | (vlTOPp->opl3__DOT__channels__DOT__self[0U] 
                                                          >> 0x14U)) 
                                                      + 
                                                      VL_EXTENDS_II(20,15, 
                                                                    (0x7fffU 
                                                                     & (IData)(
                                                                               (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 5U))))) 
                                                     << 0x14U)));
                                        vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                            = ((0xffffff00U 
                                                & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]) 
                                               | (0xffU 
                                                  & ((((vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                        << 0xcU) 
                                                       | (vlTOPp->opl3__DOT__channels__DOT__self[0U] 
                                                          >> 0x14U)) 
                                                      + 
                                                      VL_EXTENDS_II(20,15, 
                                                                    (0x7fffU 
                                                                     & (IData)(
                                                                               (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 5U))))) 
                                                     >> 0xcU)));
                                    } else {
                                        if ((3U == 
                                             ((2U & 
                                               ((IData)(
                                                        (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                         >> 3U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(
                                                           (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                            >> 1U)))))) {
                                            vlTOPp->opl3__DOT__channels__DOT__next_self[0U] 
                                                = (
                                                   (0xfffffU 
                                                    & vlTOPp->opl3__DOT__channels__DOT__next_self[0U]) 
                                                   | (0xfff00000U 
                                                      & ((VL_EXTENDS_II(20,20, 
                                                                        (0xfffffU 
                                                                         & ((vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                             << 0xcU) 
                                                                            | (vlTOPp->opl3__DOT__channels__DOT__self[0U] 
                                                                               >> 0x14U)))) 
                                                          + 
                                                          VL_MULS_III(20,32,32, (IData)(2U), 
                                                                      VL_EXTENDS_II(32,15, 
                                                                                (0x7fffU 
                                                                                & (IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 5U)))))) 
                                                         << 0x14U)));
                                            vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                                = (
                                                   (0xffffff00U 
                                                    & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]) 
                                                   | (0xffU 
                                                      & ((VL_EXTENDS_II(20,20, 
                                                                        (0xfffffU 
                                                                         & ((vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                                             << 0xcU) 
                                                                            | (vlTOPp->opl3__DOT__channels__DOT__self[0U] 
                                                                               >> 0x14U)))) 
                                                          + 
                                                          VL_MULS_III(20,32,32, (IData)(2U), 
                                                                      VL_EXTENDS_II(32,15, 
                                                                                (0x7fffU 
                                                                                & (IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 5U)))))) 
                                                         >> 0xcU)));
                                        }
                                    }
                                    if ((1U & (~ VL_ONEHOT0_I(
                                                              (((3U 
                                                                 == 
                                                                 ((2U 
                                                                   & ((IData)(
                                                                              (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                               >> 3U)) 
                                                                      << 1U)) 
                                                                  | (1U 
                                                                     & (IData)(
                                                                               (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 1U))))) 
                                                                << 2U) 
                                                               | (((2U 
                                                                    == 
                                                                    ((2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 3U)) 
                                                                         << 1U)) 
                                                                     | (1U 
                                                                        & (IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 1U))))) 
                                                                   << 1U) 
                                                                  | (1U 
                                                                     == 
                                                                     ((2U 
                                                                       & ((IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 3U)) 
                                                                          << 1U)) 
                                                                      | (1U 
                                                                         & (IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 1U))))))))))) {
                                        if (VL_UNLIKELY(
                                                        Verilated::assertOn())) {
                                            VL_WRITEF("[%0t] %%Error: channels.sv:312: Assertion failed in %Nopl3.channels: synthesis parallel_case, but multiple matches found\n",
                                                      64,
                                                      VL_TIME_UNITED_Q(1000),
                                                      vlSymsp->name());
                                            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/channels.sv", 312, "");
                                        }
                                    }
                                    if (((1U == ((2U 
                                                  & ((IData)(
                                                             (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                              >> 2U)) 
                                                     << 1U)) 
                                                 | (1U 
                                                    & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals)))) 
                                         | (2U == (
                                                   (2U 
                                                    & ((IData)(
                                                               (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                >> 2U)) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals)))))) {
                                        vlTOPp->opl3__DOT__channels__DOT__next_self[0U] 
                                            = ((0xfff00000U 
                                                & vlTOPp->opl3__DOT__channels__DOT__next_self[0U]) 
                                               | (0xfffffU 
                                                  & (vlTOPp->opl3__DOT__channels__DOT__self[0U] 
                                                     + 
                                                     VL_EXTENDS_II(20,15, 
                                                                   (0x7fffU 
                                                                    & (IData)(
                                                                              (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                               >> 5U)))))));
                                    } else {
                                        if ((3U == 
                                             ((2U & 
                                               ((IData)(
                                                        (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                         >> 2U)) 
                                                << 1U)) 
                                              | (1U 
                                                 & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals))))) {
                                            vlTOPp->opl3__DOT__channels__DOT__next_self[0U] 
                                                = (
                                                   (0xfff00000U 
                                                    & vlTOPp->opl3__DOT__channels__DOT__next_self[0U]) 
                                                   | (0xfffffU 
                                                      & (VL_EXTENDS_II(20,20, 
                                                                       (0xfffffU 
                                                                        & vlTOPp->opl3__DOT__channels__DOT__self[0U])) 
                                                         + 
                                                         VL_MULS_III(20,32,32, (IData)(2U), 
                                                                     VL_EXTENDS_II(32,15, 
                                                                                (0x7fffU 
                                                                                & (IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 5U))))))));
                                        }
                                    }
                                    if ((1U & (~ VL_ONEHOT0_I(
                                                              (((3U 
                                                                 == 
                                                                 ((2U 
                                                                   & ((IData)(
                                                                              (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                               >> 2U)) 
                                                                      << 1U)) 
                                                                  | (1U 
                                                                     & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals)))) 
                                                                << 2U) 
                                                               | (((2U 
                                                                    == 
                                                                    ((2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 2U)) 
                                                                         << 1U)) 
                                                                     | (1U 
                                                                        & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals)))) 
                                                                   << 1U) 
                                                                  | (1U 
                                                                     == 
                                                                     ((2U 
                                                                       & ((IData)(
                                                                                (vlTOPp->opl3__DOT__channels__DOT__signals 
                                                                                >> 2U)) 
                                                                          << 1U)) 
                                                                      | (1U 
                                                                         & (IData)(vlTOPp->opl3__DOT__channels__DOT__signals)))))))))) {
                                        if (VL_UNLIKELY(
                                                        Verilated::assertOn())) {
                                            VL_WRITEF("[%0t] %%Error: channels.sv:318: Assertion failed in %Nopl3.channels: synthesis parallel_case, but multiple matches found\n",
                                                      64,
                                                      VL_TIME_UNITED_Q(1000),
                                                      vlSymsp->name());
                                            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/channels.sv", 318, "");
                                        }
                                    }
                                    if ((2U == (0xfU 
                                                & ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                    << 0x18U) 
                                                   | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                      >> 8U))))) {
                                        if ((0x20000U 
                                             & vlTOPp->opl3__DOT__channels__DOT__self[1U])) {
                                            vlTOPp->opl3__DOT__channels__DOT__next_state = 8U;
                                        } else {
                                            vlTOPp->opl3__DOT__channels__DOT__next_state = 4U;
                                            vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                                = (0xfffff0ffU 
                                                   & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]);
                                            vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                                = (0x20000U 
                                                   | vlTOPp->opl3__DOT__channels__DOT__next_self[1U]);
                                        }
                                    } else {
                                        vlTOPp->opl3__DOT__channels__DOT__next_state = 4U;
                                        vlTOPp->opl3__DOT__channels__DOT__next_self[1U] 
                                            = ((0xfffff0ffU 
                                                & vlTOPp->opl3__DOT__channels__DOT__next_self[1U]) 
                                               | (0xf00U 
                                                  & (((IData)(1U) 
                                                      + 
                                                      ((vlTOPp->opl3__DOT__channels__DOT__self[2U] 
                                                        << 0x18U) 
                                                       | (vlTOPp->opl3__DOT__channels__DOT__self[1U] 
                                                          >> 8U))) 
                                                     << 8U)));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((8U == vlTOPp->opl3__DOT__channels__DOT__state)) {
            vlTOPp->opl3__DOT__channels__DOT__next_state = 0U;
            vlTOPp->opl3__DOT__channels__DOT__next_self[0U] = 0U;
            vlTOPp->opl3__DOT__channels__DOT__next_self[1U] = 0U;
            vlTOPp->opl3__DOT__channels__DOT__next_self[2U] = 0U;
            vlTOPp->opl3__DOT__channels__DOT__signals 
                = (0x10ULL | vlTOPp->opl3__DOT__channels__DOT__signals);
        }
    }
    if ((1U & (~ VL_ONEHOT_I((((8U == vlTOPp->opl3__DOT__channels__DOT__state) 
                               << 8U) | (((7U == vlTOPp->opl3__DOT__channels__DOT__state) 
                                          << 7U) | 
                                         (((6U == vlTOPp->opl3__DOT__channels__DOT__state) 
                                           << 6U) | 
                                          (((5U == vlTOPp->opl3__DOT__channels__DOT__state) 
                                            << 5U) 
                                           | (((4U 
                                                == vlTOPp->opl3__DOT__channels__DOT__state) 
                                               << 4U) 
                                              | (((3U 
                                                   == vlTOPp->opl3__DOT__channels__DOT__state) 
                                                  << 3U) 
                                                 | (((2U 
                                                      == vlTOPp->opl3__DOT__channels__DOT__state) 
                                                     << 2U) 
                                                    | (((1U 
                                                         == vlTOPp->opl3__DOT__channels__DOT__state) 
                                                        << 1U) 
                                                       | (0U 
                                                          == vlTOPp->opl3__DOT__channels__DOT__state))))))))))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: channels.sv:182: Assertion failed in %Nopl3.channels: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/channels.sv", 182, "");
        }
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_result_tmp_p1 
        = ((0U == (7U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                         >> 1U))) ? 0U : (0x3fffffU 
                                          & ((VL_EXTENDS_II(32,13, 
                                                            (0x1fffU 
                                                             & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_mem__dob)) 
                                              + VL_EXTENDS_II(32,13, 
                                                              (0x1fffU 
                                                               & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_mem__dob 
                                                                  >> 0xdU)))) 
                                             << (7U 
                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                    >> 1U)))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_result_p1 
        = (0x1fffU & VL_SHIFTRS_III(22,22,32, vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_result_tmp_p1, 9U));
    if ((((((((((((((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                    | (1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
                   | (2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
                  | (0xcU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
                 | (0xdU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
                | (0xeU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
               | ((((3U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                    | (4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
                   | (5U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
                  | (0xfU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)))) 
              | (6U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
             | (7U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
            | (8U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
           | (9U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
          | (0xaU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
         | (0xbU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)))) {
        if (((((((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                 | (1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
                | (2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
               | (0xcU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
              | (0xdU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
             | (0xeU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)))) {
            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
        } else {
            if (((((3U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                   | (4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
                  | (5U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) 
                 | (0xfU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)))) {
                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                    = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob))
                        ? 0U : (0x1fffU & VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1))));
            } else {
                if ((6U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) {
                    if ((1U & (((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1)) 
                                & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1)) 
                               | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1) 
                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1) 
                                     >> 3U))))) {
                        if ((((0U == ((2U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                             << 1U)) 
                                      | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                              | (2U == ((2U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                               << 1U)) 
                                        | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) 
                             | (3U == ((2U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                              << 1U)) 
                                       | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))))) {
                            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                                = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1;
                        } else {
                            if ((1U == ((2U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                               << 1U)) 
                                        | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) {
                                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
                            }
                        }
                        if ((1U & (~ VL_ONEHOT_I(((
                                                   (1U 
                                                    == 
                                                    ((2U 
                                                      & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                         << 1U)) 
                                                     | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                   << 3U) 
                                                  | (((3U 
                                                       == 
                                                       ((2U 
                                                         & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                            << 1U)) 
                                                        | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                      << 2U) 
                                                     | (((2U 
                                                          == 
                                                          ((2U 
                                                            & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                               << 1U)) 
                                                           | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                         << 1U) 
                                                        | (0U 
                                                           == 
                                                           ((2U 
                                                             & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                << 1U)) 
                                                            | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))))))))) {
                            if (VL_UNLIKELY(Verilated::assertOn())) {
                                VL_WRITEF("[%0t] %%Error: control_operators.sv:423: Assertion failed in %Nopl3.channels.control_operators: synthesis parallel_case, but multiple matches found\n",
                                          64,VL_TIME_UNITED_Q(1000),
                                          vlSymsp->name());
                                VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/control_operators.sv", 423, "");
                            }
                        }
                    } else {
                        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
                    }
                } else {
                    if ((7U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) {
                        if ((1U & (((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1)) 
                                    & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1) 
                                       >> 1U)) | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1) 
                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1) 
                                                     >> 4U))))) {
                            if ((1U & (~ VL_ONEHOT_I(
                                                     (((1U 
                                                        == 
                                                        ((2U 
                                                          & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                             << 1U)) 
                                                         | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                       << 3U) 
                                                      | (((3U 
                                                           == 
                                                           ((2U 
                                                             & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                << 1U)) 
                                                            | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                          << 2U) 
                                                         | (((2U 
                                                              == 
                                                              ((2U 
                                                                & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                   << 1U)) 
                                                               | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                             << 1U) 
                                                            | (0U 
                                                               == 
                                                               ((2U 
                                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                    << 1U)) 
                                                                | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))))))))) {
                                if (VL_UNLIKELY(Verilated::assertOn())) {
                                    VL_WRITEF("[%0t] %%Error: control_operators.sv:430: Assertion failed in %Nopl3.channels.control_operators: synthesis parallel_case, but multiple matches found\n",
                                              64,VL_TIME_UNITED_Q(1000),
                                              vlSymsp->name());
                                    VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/control_operators.sv", 430, "");
                                }
                            }
                            if ((((0U == ((2U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                 << 1U)) 
                                          | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                  | (2U == ((2U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                   << 1U)) 
                                            | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) 
                                 | (3U == ((2U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                  << 1U)) 
                                           | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))))) {
                                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                                    = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1;
                            } else {
                                if ((1U == ((2U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                   << 1U)) 
                                            | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) {
                                    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
                                }
                            }
                        } else {
                            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
                        }
                    } else {
                        if ((8U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) {
                            if ((1U & (((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1)) 
                                        & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1) 
                                           >> 2U)) 
                                       | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1) 
                                          & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1) 
                                             >> 5U))))) {
                                if ((1U & (~ VL_ONEHOT_I(
                                                         (((1U 
                                                            == 
                                                            ((2U 
                                                              & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                 << 1U)) 
                                                             | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                           << 3U) 
                                                          | (((3U 
                                                               == 
                                                               ((2U 
                                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                    << 1U)) 
                                                                | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                              << 2U) 
                                                             | (((2U 
                                                                  == 
                                                                  ((2U 
                                                                    & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                       << 1U)) 
                                                                   | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                                 << 1U) 
                                                                | (0U 
                                                                   == 
                                                                   ((2U 
                                                                     & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                        << 1U)) 
                                                                    | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))))))))) {
                                    if (VL_UNLIKELY(
                                                    Verilated::assertOn())) {
                                        VL_WRITEF("[%0t] %%Error: control_operators.sv:437: Assertion failed in %Nopl3.channels.control_operators: synthesis parallel_case, but multiple matches found\n",
                                                  64,
                                                  VL_TIME_UNITED_Q(1000),
                                                  vlSymsp->name());
                                        VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/control_operators.sv", 437, "");
                                    }
                                }
                                if ((((0U == ((2U & 
                                               ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                << 1U)) 
                                              | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                      | (2U == ((2U 
                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                    << 1U)) 
                                                | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) 
                                     | (3U == ((2U 
                                                & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                   << 1U)) 
                                               | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))))) {
                                    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                                        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1;
                                } else {
                                    if ((1U == ((2U 
                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                    << 1U)) 
                                                | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) {
                                        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
                                    }
                                }
                            } else {
                                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
                            }
                        } else {
                            if ((9U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) {
                                if ((1U & (((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1)) 
                                            & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1)) 
                                           | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1) 
                                              & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1) 
                                                 >> 3U))))) {
                                    if ((1U & (~ VL_ONEHOT_I(
                                                             (((3U 
                                                                == 
                                                                ((2U 
                                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                     << 1U)) 
                                                                 | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                               << 3U) 
                                                              | (((2U 
                                                                   == 
                                                                   ((2U 
                                                                     & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                        << 1U)) 
                                                                    | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                                  << 2U) 
                                                                 | (((1U 
                                                                      == 
                                                                      ((2U 
                                                                        & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                           << 1U)) 
                                                                       | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                                     << 1U) 
                                                                    | (0U 
                                                                       == 
                                                                       ((2U 
                                                                         & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                            << 1U)) 
                                                                        | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))))))))) {
                                        if (VL_UNLIKELY(
                                                        Verilated::assertOn())) {
                                            VL_WRITEF("[%0t] %%Error: control_operators.sv:444: Assertion failed in %Nopl3.channels.control_operators: synthesis parallel_case, but multiple matches found\n",
                                                      64,
                                                      VL_TIME_UNITED_Q(1000),
                                                      vlSymsp->name());
                                            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/control_operators.sv", 444, "");
                                        }
                                    }
                                    if ((((0U == ((2U 
                                                   & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                      << 1U)) 
                                                  | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                          | (1U == 
                                             ((2U & 
                                               ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                << 1U)) 
                                              | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) 
                                         | (2U == (
                                                   (2U 
                                                    & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                       << 1U)) 
                                                   | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))))) {
                                        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                                            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1;
                                    } else {
                                        if ((3U == 
                                             ((2U & 
                                               ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                << 1U)) 
                                              | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) {
                                            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
                                        }
                                    }
                                } else {
                                    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                                        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob))
                                            ? 0U : 
                                           (0x1fffU 
                                            & VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1))));
                                }
                            } else {
                                if ((0xaU == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) {
                                    if ((1U & (((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1)) 
                                                & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1) 
                                                   >> 1U)) 
                                               | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1) 
                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1) 
                                                     >> 4U))))) {
                                        if ((1U & (~ 
                                                   VL_ONEHOT_I(
                                                               (((3U 
                                                                  == 
                                                                  ((2U 
                                                                    & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                       << 1U)) 
                                                                   | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                                 << 3U) 
                                                                | (((2U 
                                                                     == 
                                                                     ((2U 
                                                                       & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                          << 1U)) 
                                                                      | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                                    << 2U) 
                                                                   | (((1U 
                                                                        == 
                                                                        ((2U 
                                                                          & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                             << 1U)) 
                                                                         | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                                       << 1U) 
                                                                      | (0U 
                                                                         == 
                                                                         ((2U 
                                                                           & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                              << 1U)) 
                                                                          | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))))))))) {
                                            if (VL_UNLIKELY(
                                                            Verilated::assertOn())) {
                                                VL_WRITEF("[%0t] %%Error: control_operators.sv:451: Assertion failed in %Nopl3.channels.control_operators: synthesis parallel_case, but multiple matches found\n",
                                                          64,
                                                          VL_TIME_UNITED_Q(1000),
                                                          vlSymsp->name());
                                                VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/control_operators.sv", 451, "");
                                            }
                                        }
                                        if ((((0U == 
                                               ((2U 
                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                    << 1U)) 
                                                | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                              | (1U 
                                                 == 
                                                 ((2U 
                                                   & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                      << 1U)) 
                                                  | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) 
                                             | (2U 
                                                == 
                                                ((2U 
                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                     << 1U)) 
                                                 | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))))) {
                                            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                                                = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1;
                                        } else {
                                            if ((3U 
                                                 == 
                                                 ((2U 
                                                   & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                      << 1U)) 
                                                  | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) {
                                                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
                                            }
                                        }
                                    } else {
                                        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                                            = ((1U 
                                                & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob))
                                                ? 0U
                                                : (0x1fffU 
                                                   & VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1))));
                                    }
                                } else {
                                    if ((1U & (((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1)) 
                                                & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1) 
                                                   >> 2U)) 
                                               | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1) 
                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1) 
                                                     >> 5U))))) {
                                        if ((1U & (~ 
                                                   VL_ONEHOT_I(
                                                               (((3U 
                                                                  == 
                                                                  ((2U 
                                                                    & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                       << 1U)) 
                                                                   | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                                 << 3U) 
                                                                | (((2U 
                                                                     == 
                                                                     ((2U 
                                                                       & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                          << 1U)) 
                                                                      | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                                    << 2U) 
                                                                   | (((1U 
                                                                        == 
                                                                        ((2U 
                                                                          & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                             << 1U)) 
                                                                         | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                                                       << 1U) 
                                                                      | (0U 
                                                                         == 
                                                                         ((2U 
                                                                           & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                                              << 1U)) 
                                                                          | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))))))))) {
                                            if (VL_UNLIKELY(
                                                            Verilated::assertOn())) {
                                                VL_WRITEF("[%0t] %%Error: control_operators.sv:458: Assertion failed in %Nopl3.channels.control_operators: synthesis parallel_case, but multiple matches found\n",
                                                          64,
                                                          VL_TIME_UNITED_Q(1000),
                                                          vlSymsp->name());
                                                VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/control_operators.sv", 458, "");
                                            }
                                        }
                                        if ((((0U == 
                                               ((2U 
                                                 & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                    << 1U)) 
                                                | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))) 
                                              | (1U 
                                                 == 
                                                 ((2U 
                                                   & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                      << 1U)) 
                                                  | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) 
                                             | (2U 
                                                == 
                                                ((2U 
                                                  & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                     << 1U)) 
                                                 | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1))))) {
                                            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                                                = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1;
                                        } else {
                                            if ((3U 
                                                 == 
                                                 ((2U 
                                                   & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                                                      << 1U)) 
                                                  | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1)))) {
                                                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = 0U;
                                            }
                                        }
                                    } else {
                                        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                                            = ((1U 
                                                & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob))
                                                ? 0U
                                                : (0x1fffU 
                                                   & VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1))));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0x10U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) {
            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                = ((1U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                          | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ryt_p1) 
                             & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1)))))
                    ? 0U : (0x1fffU & VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1))));
        } else {
            if ((0x11U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))) {
                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 
                    = ((1U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob) 
                              | ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ryt_p1) 
                                 & (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1)))))
                        ? 0U : (0x1fffU & VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1))));
            }
        }
    }
    if ((1U & (~ VL_ONEHOT_I((((0x11U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                               << 0x11U) | (((0x10U 
                                              == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                             << 0x10U) 
                                            | (((0xbU 
                                                 == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                << 0xfU) 
                                               | (((0xaU 
                                                    == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                   << 0xeU) 
                                                  | (((9U 
                                                       == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                      << 0xdU) 
                                                     | (((8U 
                                                          == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                         << 0xcU) 
                                                        | (((7U 
                                                             == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                            << 0xbU) 
                                                           | (((6U 
                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                               << 0xaU) 
                                                              | (((0xfU 
                                                                   == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                                  << 9U) 
                                                                 | (((5U 
                                                                      == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                                     << 8U) 
                                                                    | (((4U 
                                                                         == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                                        << 7U) 
                                                                       | (((3U 
                                                                            == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                                           << 6U) 
                                                                          | (((0xeU 
                                                                               == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                                              << 5U) 
                                                                             | (((0xdU 
                                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                                                << 4U) 
                                                                                | (((0xcU 
                                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                                                << 3U) 
                                                                                | (((2U 
                                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                                                << 2U) 
                                                                                | (((1U 
                                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1)) 
                                                                                << 1U) 
                                                                                | (0U 
                                                                                == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1))))))))))))))))))))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: control_operators.sv:418: Assertion failed in %Nopl3.channels.control_operators: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/channels/src/control_operators.sv", 418, "");
        }
    }
    if (((((((((0U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                             >> 0xfU))) | (1U == (7U 
                                                  & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                     >> 0xfU)))) 
              | (2U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                              >> 0xfU)))) | (3U == 
                                             (7U & 
                                              (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                               >> 0xfU)))) 
            | (4U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                            >> 0xfU)))) | (5U == (7U 
                                                  & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                     >> 0xfU)))) 
          | (6U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                          >> 0xfU)))) | (7U == (7U 
                                                & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                   >> 0xfU))))) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out2_p6 
            = (0x1fffU & ((0U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                        >> 0xfU))) ? (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out1_p6)
                           : ((1U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                            >> 0xfU)))
                               ? (VL_GTS_III(1,32,32, 0U, 
                                             VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out1_p6)))
                                   ? 0U : VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out1_p6)))
                               : ((2U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                >> 0xfU)))
                                   ? (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws2_p6)
                                   : ((3U == (7U & 
                                              (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                               >> 0xfU)))
                                       ? ((0x40000U 
                                           & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_p5)
                                           ? 0U : VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws2_p6)))
                                       : ((4U == (7U 
                                                  & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                     >> 0xfU)))
                                           ? (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws4_p6)
                                           : ((5U == 
                                               (7U 
                                                & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out 
                                                   >> 0xfU)))
                                               ? (VL_GTS_III(1,32,32, 0U, 
                                                             VL_EXTENDS_II(32,13, (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws4_p6)))
                                                   ? 
                                                  (~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws4_p6))
                                                   : (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws4_p6))
                                               : (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out1_p6))))))));
    }
    if ((1U & (~ VL_ONEHOT_I((((8U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array
                                [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))]) 
                               << 3U) | (((4U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array
                                           [(0x12U 
                                             < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))]) 
                                          << 2U) | 
                                         (((2U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array
                                            [(0x12U 
                                              < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))]) 
                                           << 1U) | 
                                          (1U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array
                                           [(0x12U 
                                             < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))])))))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: envelope_generator.sv:166: Assertion failed in %Nopl3.channels.control_operators.operator.envelope_generator: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/operator/src/envelope_generator.sv", 166, "");
        }
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p0 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__dob_array
        [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))];
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__prev_kon_p0 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__dob_array
        [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))];
    if ((0x15U >= (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address))) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__dob_array[0U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__dob_array[1U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__dob_array[0U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__dob_array[1U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__dob_array[0U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__dob_array[1U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__dob_array[0U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__dob_array[1U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__dob_array[0U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__dob_array[1U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address];
    } else {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__dob_array[0U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__dob_array[1U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__dob_array[0U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__dob_array[1U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__dob_array[0U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__dob_array[1U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__dob_array[0U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__dob_array[1U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__dob_array[0U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__dob_array[1U] = 0U;
    }
    if ((8U >= (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_channel_mem_rd_address))) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__dob_array[0U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_channel_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__dob_array[1U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_channel_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__dob_array[0U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_channel_mem_rd_address];
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__dob_array[1U] 
            = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram
            [vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_channel_mem_rd_address];
    } else {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__dob_array[0U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__dob_array[1U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__dob_array[0U] = 0U;
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__dob_array[1U] = 0U;
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__out_p6 
        = (0x1fffU & ((0U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__op_type_sr__out 
                                    >> 0xfU))) ? (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out2_p6)
                       : ((1U == (7U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__op_type_sr__out 
                                        >> 0xfU))) ? (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out2_p6)
                           : ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out2_p6) 
                              << 1U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__ksl_tl_mem__dob 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__dob_array
        [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))];
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__ar_dr_mem__dob 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__dob_array
        [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))];
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__sl_rr_mem__dob 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__dob_array
        [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))];
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__am_vib_egt_ksr_mult_mem__dob 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__dob_array
        [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))];
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum 
        = ((0x300U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum)) 
           | vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__dob_array
           [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))]);
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__kon_block_fnum_high_mem__dob 
        = vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__dob_array
        [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))];
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_p6 
        = ((0x3ffe000U & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_p6) 
           | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__out_p6));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_p6 
        = ((0x1fffU & vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_p6) 
           | (0x3ffe000U & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_sr__out[3U] 
                            << 5U)));
    vlTOPp->opl3__DOT__channels__DOT__operator_out 
        = ((0x7ffffU & vlTOPp->opl3__DOT__channels__DOT__operator_out) 
           | (0x80000U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__sample_clk_en_sr__out) 
                          << 0xeU)));
    vlTOPp->opl3__DOT__channels__DOT__operator_out 
        = ((0xbffffU & vlTOPp->opl3__DOT__channels__DOT__operator_out) 
           | (0x40000U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__bank_num_sr__out) 
                          << 0xdU)));
    vlTOPp->opl3__DOT__channels__DOT__operator_out 
        = ((0xc1fffU & vlTOPp->opl3__DOT__channels__DOT__operator_out) 
           | (0x3e000U & ((IData)((vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__op_num_sr__out 
                                   >> 0x19U)) << 0xdU)));
    vlTOPp->opl3__DOT__channels__DOT__operator_out 
        = ((0xfe000U & vlTOPp->opl3__DOT__channels__DOT__operator_out) 
           | (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__out_p6));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_tmp_p2 
        = (0x7ffU & ((0x80U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__am_vib_egt_ksr_mult_mem__dob))
                      ? ((((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p2) 
                           + (0xfcU & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__tl_sr__out 
                                       >> 4U))) + (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_p2)) 
                         + (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__am_val_p2))
                      : (((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p2) 
                          + (0xfcU & (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__tl_sr__out 
                                      >> 4U))) + (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_p2))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum 
        = ((0xffU & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum)) 
           | (0x300U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__kon_block_fnum_high_mem__dob) 
                        << 8U)));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__key_on_pulse_p0 
        = ((((~ (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__prev_kon_p0)) 
             & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__kon_block_fnum_high_mem__dob) 
                >> 5U)) | ((((((1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_type)) 
                               & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__bd_on_pulse)) 
                              | ((4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_type)) 
                                 & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__sd_on_pulse))) 
                             | ((3U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_type)) 
                                & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tom_on_pulse))) 
                            | ((5U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_type)) 
                               & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tc_on_pulse))) 
                           | ((2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_type)) 
                              & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__hh_on_pulse)))) 
           & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_sample_clk_en));
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__wea_array 
        = ((2U & (IData)(vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__wea_array)) 
           | (1U & ((vlTOPp->opl3__DOT__channels__DOT__operator_out 
                     >> 0x13U) & (~ (vlTOPp->opl3__DOT__channels__DOT__operator_out 
                                     >> 0x12U)))));
    vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__wea_array 
        = ((1U & (IData)(vlTOPp->opl3__DOT__channels__DOT__operator_out_mem__DOT__wea_array)) 
           | (2U & ((vlTOPp->opl3__DOT__channels__DOT__operator_out 
                     >> 0x12U) & (vlTOPp->opl3__DOT__channels__DOT__operator_out 
                                  >> 0x11U))));
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__rate_tmp1_p0 
        = (0xfU & ((1U & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__nts)
                           ? ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum) 
                              >> 8U) : ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__fnum) 
                                        >> 9U))) | 
                   (0xeU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__kon_block_fnum_high_mem__dob) 
                            >> 1U))));
    if ((1U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array
         [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))])) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0 
            = ((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p0))
                ? 2U : 1U);
    } else {
        if ((2U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array
             [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))])) {
            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0 
                = (((0x1ffU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p0) 
                               >> 4U)) >= (0xfU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__sl_rr_mem__dob) 
                                                   >> 4U)))
                    ? 4U : 2U);
        } else {
            if ((4U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array
                 [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))])) {
                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0 
                    = ((((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__am_vib_egt_ksr_mult_mem__dob) 
                         >> 5U) & (0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_type)))
                        ? 4U : 8U);
            } else {
                if ((8U == vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array
                     [(0x12U < (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__state))])) {
                    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0 = 8U;
                }
            }
        }
    }
    if (vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__key_on_pulse_p0) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0 
            = ((0U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p0))
                ? 2U : 1U);
    } else {
        if ((((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__prev_kon_p0) 
              & (~ ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__kon_block_fnum_high_mem__dob) 
                    >> 5U))) & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__op_sample_clk_en))) {
            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0 = 8U;
        }
    }
    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__rate_tmp2_p0 
        = (0xfU & ((0x10U & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__am_vib_egt_ksr_mult_mem__dob))
                    ? (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__rate_tmp1_p0)
                    : ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__rate_tmp1_p0) 
                       >> 2U)));
    if ((1U & (~ VL_ONEHOT_I((((8U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0)) 
                               << 3U) | (((4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0)) 
                                          << 2U) | 
                                         (((2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0)) 
                                           << 1U) | 
                                          (1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0))))))))) {
        if (VL_UNLIKELY(Verilated::assertOn())) {
            VL_WRITEF("[%0t] %%Error: envelope_generator.sv:180: Assertion failed in %Nopl3.channels.control_operators.operator.envelope_generator: synthesis parallel_case, but multiple matches found\n",
                      64,VL_TIME_UNITED_Q(1000),vlSymsp->name());
            VL_STOP_MT("/home/user/openCologne/4.Advanced--4--Yamaha-OPL3-FM-Synth/3.build/../1.hw/modules/operator/src/envelope_generator.sv", 180, "");
        }
    }
    if ((1U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0))) {
        vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__requested_rate_p0 
            = (0xfU & ((IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__ar_dr_mem__dob) 
                       >> 4U));
    } else {
        if ((2U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0))) {
            vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__requested_rate_p0 
                = (0xfU & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__ar_dr_mem__dob));
        } else {
            if ((4U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0))) {
                vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__requested_rate_p0 = 0U;
            } else {
                if ((8U == (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0))) {
                    vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__requested_rate_p0 
                        = (0xfU & (IData)(vlTOPp->opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__sl_rr_mem__dob));
                }
            }
        }
    }
}

void Vopl3::_eval_initial(Vopl3__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vopl3::_eval_initial\n"); );
    Vopl3* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_initial__TOP__2(vlSymsp);
    vlTOPp->__Vclklast__TOP__clk_host = vlTOPp->clk_host;
    vlTOPp->__Vclklast__TOP__clk = vlTOPp->clk;
    vlTOPp->__Vclklast__TOP__ic_n = vlTOPp->ic_n;
    vlTOPp->__Vclklast__TOP____VinpClk__TOP__opl3__DOT__host_if__DOT____Vcellinp__afifo__i_rd_reset_n 
        = vlTOPp->__VinpClk__TOP__opl3__DOT__host_if__DOT____Vcellinp__afifo__i_rd_reset_n;
}

void Vopl3::final() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vopl3::final\n"); );
    // Variables
    Vopl3__Syms* __restrict vlSymsp = this->__VlSymsp;
    Vopl3* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
}

void Vopl3::_eval_settle(Vopl3__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vopl3::_eval_settle\n"); );
    Vopl3* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_settle__TOP__1(vlSymsp);
    vlTOPp->_settle__TOP__8(vlSymsp);
}

void Vopl3::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vopl3::_ctor_var_reset\n"); );
    // Body
    clk = VL_RAND_RESET_I(1);
    clk_host = VL_RAND_RESET_I(1);
    clk_dac = VL_RAND_RESET_I(1);
    ic_n = VL_RAND_RESET_I(1);
    cs_n = VL_RAND_RESET_I(1);
    rd_n = VL_RAND_RESET_I(1);
    wr_n = VL_RAND_RESET_I(1);
    address = VL_RAND_RESET_I(2);
    din = VL_RAND_RESET_I(8);
    dout = VL_RAND_RESET_I(8);
    sample_valid = VL_RAND_RESET_I(1);
    sample_l = VL_RAND_RESET_I(24);
    sample_r = VL_RAND_RESET_I(24);
    led = VL_RAND_RESET_I(4);
    irq_n = VL_RAND_RESET_I(1);
    opl3__DOT__sample_clk_en = VL_RAND_RESET_I(1);
    opl3__DOT__opl3_reg_wr = VL_RAND_RESET_I(18);
    opl3__DOT__status = VL_RAND_RESET_I(8);
    opl3__DOT__reset_sync__DOT__r0 = VL_RAND_RESET_I(1);
    opl3__DOT__reset_sync__DOT__r1 = VL_RAND_RESET_I(1);
    opl3__DOT__reset_sync__DOT__r2 = VL_RAND_RESET_I(1);
    opl3__DOT__host_if__DOT__cs_p1_n = VL_RAND_RESET_I(1);
    opl3__DOT__host_if__DOT__wr_p1_n = VL_RAND_RESET_I(1);
    opl3__DOT__host_if__DOT__address_p1 = VL_RAND_RESET_I(2);
    opl3__DOT__host_if__DOT__din_p1 = VL_RAND_RESET_I(8);
    opl3__DOT__host_if__DOT__opl3_fifo_empty = VL_RAND_RESET_I(1);
    opl3__DOT__host_if__DOT__wr_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__host_if__DOT__wr_p2 = VL_RAND_RESET_I(1);
    opl3__DOT__host_if__DOT__host_status_p1 = VL_RAND_RESET_I(8);
    opl3__DOT__host_if__DOT____Vcellout__afifo__o_rd_data = VL_RAND_RESET_I(10);
    opl3__DOT__host_if__DOT____Vcellinp__afifo__i_rd_reset_n = VL_RAND_RESET_I(1);
    opl3__DOT__host_if__DOT____Vcellinp__afifo__i_wr = VL_RAND_RESET_I(1);
    opl3__DOT__host_if__DOT__afifo__DOT__o_wr_full = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<64; ++__Vi0) {
            opl3__DOT__host_if__DOT__afifo__DOT__mem[__Vi0] = VL_RAND_RESET_I(10);
    }}
    opl3__DOT__host_if__DOT__afifo__DOT__rd_addr = VL_RAND_RESET_I(7);
    opl3__DOT__host_if__DOT__afifo__DOT__wr_addr = VL_RAND_RESET_I(7);
    opl3__DOT__host_if__DOT__afifo__DOT__rd_wgray = VL_RAND_RESET_I(7);
    opl3__DOT__host_if__DOT__afifo__DOT__wr_rgray = VL_RAND_RESET_I(7);
    opl3__DOT__host_if__DOT__afifo__DOT__next_rd_addr = VL_RAND_RESET_I(7);
    opl3__DOT__host_if__DOT__afifo__DOT__next_wr_addr = VL_RAND_RESET_I(7);
    opl3__DOT__host_if__DOT__afifo__DOT__rgray = VL_RAND_RESET_I(7);
    opl3__DOT__host_if__DOT__afifo__DOT__wgray = VL_RAND_RESET_I(7);
    opl3__DOT__host_if__DOT__afifo__DOT__rgray_cross = VL_RAND_RESET_I(7);
    opl3__DOT__host_if__DOT__afifo__DOT__wgray_cross = VL_RAND_RESET_I(7);
    opl3__DOT__host_if__DOT__afifo__DOT__lcl_read = VL_RAND_RESET_I(1);
    opl3__DOT__host_if__DOT__afifo__DOT__lcl_rd_empty = VL_RAND_RESET_I(1);
    opl3__DOT__host_if__DOT__dout_sync__DOT__sync_regs = VL_RAND_RESET_I(16);
    opl3__DOT__sample_clk_gen__DOT__counter = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__operator_out = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__operator_mem_out = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__channel_l = VL_RAND_RESET_I(16);
    opl3__DOT__channels__DOT__channel_r = VL_RAND_RESET_I(16);
    opl3__DOT__channels__DOT__channel_valid = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__ops_done_pulse = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__connection_sel = VL_RAND_RESET_I(6);
    opl3__DOT__channels__DOT__is_new = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__ryt = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT____Vcellout__ch_abcd_cnt_mem__dob = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT____Vcellinp__ch_abcd_cnt_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__state = 0;
    opl3__DOT__channels__DOT__next_state = 0;
    VL_RAND_RESET_W(77, opl3__DOT__channels__DOT__self);
    VL_RAND_RESET_W(77, opl3__DOT__channels__DOT__next_self);
    opl3__DOT__channels__DOT__signals = VL_RAND_RESET_Q(44);
    opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(8);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__ch_abcd_cnt_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT__delay_counter = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__state = VL_RAND_RESET_I(6);
    opl3__DOT__channels__DOT__control_operators__DOT__next_state = VL_RAND_RESET_I(6);
    opl3__DOT__channels__DOT__control_operators__DOT__bank_num_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__op_num = VL_RAND_RESET_I(5);
    opl3__DOT__channels__DOT__control_operators__DOT__op_num_p1 = VL_RAND_RESET_I(5);
    opl3__DOT__channels__DOT__control_operators__DOT__use_feedback_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__modulation_p1 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__op_type = VL_RAND_RESET_I(3);
    opl3__DOT__channels__DOT__control_operators__DOT__out_p6 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__modulation_out_p1 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__op_sample_clk_en = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__connection_sel_p1 = VL_RAND_RESET_I(6);
    opl3__DOT__channels__DOT__control_operators__DOT__ryt_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator_mem_rd_address = VL_RAND_RESET_I(5);
    opl3__DOT__channels__DOT__control_operators__DOT__fnum = VL_RAND_RESET_I(10);
    opl3__DOT__channels__DOT__control_operators__DOT__cnt1_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_channel_mem_rd_address = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_channel_mem_rd_address = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__cnt1_channel_mem_rd_address = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__nts = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__dvb = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__dam = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__bd = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__sd = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__tom = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__tc = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__hh = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__am_vib_egt_ksr_mult_mem__dob = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__am_vib_egt_ksr_mult_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__ksl_tl_mem__dob = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ksl_tl_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__ar_dr_mem__dob = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ar_dr_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__sl_rr_mem__dob = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__sl_rr_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__ws_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fnum_low_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__kon_block_fnum_high_mem__dob = VL_RAND_RESET_I(6);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__kon_block_fnum_high_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__fb_cnt0_mem__dob = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fb_cnt0_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellinp__fb_cnt1_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__sample_clk_en_sr__out = VL_RAND_RESET_I(7);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__bank_num_sr__out = VL_RAND_RESET_I(7);
    opl3__DOT__channels__DOT__control_operators__DOT____Vcellout__op_num_sr__out = VL_RAND_RESET_Q(35);
    opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(8);
    }}
    { int __Vi0=0; for (; __Vi0<22; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    { int __Vi0=0; for (; __Vi0<22; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__am_vib_egt_ksr_mult_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(8);
    }}
    { int __Vi0=0; for (; __Vi0<22; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    { int __Vi0=0; for (; __Vi0<22; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__ksl_tl_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(8);
    }}
    { int __Vi0=0; for (; __Vi0<22; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    { int __Vi0=0; for (; __Vi0<22; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__ar_dr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(8);
    }}
    { int __Vi0=0; for (; __Vi0<22; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    { int __Vi0=0; for (; __Vi0<22; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__sl_rr_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(3);
    }}
    { int __Vi0=0; for (; __Vi0<22; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<22; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(3);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__ws_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(3);
    opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(8);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__fnum_low_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(6);
    }}
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(6);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(6);
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(6);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__kon_block_fnum_high_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(6);
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(4);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT____Vcellout__bankb_sr__out = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(4);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(4);
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(4);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt0_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT____Vcellout__bankb_sr__out = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<9; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__fb_cnt1_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_inc_p2 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__key_on_pulse_p0 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__env_p3 = VL_RAND_RESET_I(9);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_result_p1 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_result_tmp_p1 = VL_RAND_RESET_I(22);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__bd_on_pulse = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__sd_on_pulse = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tom_on_pulse = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tc_on_pulse = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__hh_on_pulse = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__prev_kon_p0 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_p6 = VL_RAND_RESET_I(26);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__sample_clk_en_sr__out = VL_RAND_RESET_I(7);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__bank_num_sr__out = VL_RAND_RESET_I(7);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__op_num_sr__out = VL_RAND_RESET_Q(35);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_mem__dob = VL_RAND_RESET_I(26);
    VL_RAND_RESET_W(130, opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT____Vcellout__feedback_sr__out);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__kon_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__bd_edge_detect__DOT__in_r0 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__sd_edge_detect__DOT__in_r0 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tom_edge_detect__DOT__in_r0 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__tc_edge_detect__DOT__in_r0 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__hh_edge_detect__DOT__in_r0 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__pre_mult_p1 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__post_mult_p2 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vib_val_p2 = VL_RAND_RESET_I(3);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__multiplier_p1 = VL_RAND_RESET_I(5);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT____Vcellout__vib_sr__out = VL_RAND_RESET_I(3);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__vibrato_index_p1 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__delta1_p1 = VL_RAND_RESET_I(3);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__delta2_p1 = VL_RAND_RESET_I(3);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__fnum_p1 = VL_RAND_RESET_I(10);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__calc_phase_inc__DOT__vibrato__DOT__dvb_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__next_state_p0 = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_p1 = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_p2 = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p0 = VL_RAND_RESET_I(9);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p1 = VL_RAND_RESET_I(9);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_p2 = VL_RAND_RESET_I(9);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_add_p1 = VL_RAND_RESET_I(10);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__am_val_p2 = VL_RAND_RESET_I(6);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__requested_rate_p0 = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__rate_counter_overflow_p1 = VL_RAND_RESET_I(3);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_tmp_p2 = VL_RAND_RESET_I(11);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__sample_clk_en_sr__out = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__bank_num_sr__out = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__op_num_sr__out = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT____Vcellout__tl_sr__out = VL_RAND_RESET_I(24);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_rom__DOT__rom_out_p1 = VL_RAND_RESET_I(7);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_rom__DOT__tmp0_p1 = VL_RAND_RESET_I(6);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_rom__DOT__tmp1_p1 = VL_RAND_RESET_I(8);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__ksl_add_rom__DOT__ksl_p1 = VL_RAND_RESET_I(2);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(4);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__state = 0;
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_state = 0;
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__self = VL_RAND_RESET_I(7);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__next_self = VL_RAND_RESET_I(7);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT____Vcellinp__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__addra = VL_RAND_RESET_I(5);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT____Vcellinp__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__addra = VL_RAND_RESET_I(5);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(4);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(4);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(4);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__state_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__rate_tmp1_p0 = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__rate_tmp2_p0 = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__effective_rate_p1 = VL_RAND_RESET_I(6);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_p1 = VL_RAND_RESET_I(15);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_new_p2 = VL_RAND_RESET_I(15);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__overflow_tmp_p1 = VL_RAND_RESET_I(18);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__key_on_pulse_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__sample_clk_en_sr__out = VL_RAND_RESET_I(3);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__bank_num_sr__out = VL_RAND_RESET_I(3);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__op_num_sr__out = VL_RAND_RESET_I(15);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellout__requested_rate_not_zero_sr__out = VL_RAND_RESET_I(3);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT____Vcellinp__counter_mem__wea = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(15);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT____Vcellout__bankb_sr__out = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(15);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(15);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(15);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(15);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(15);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_rate_counter__DOT__counter_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(15);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(9);
    }}
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(9);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__0__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(9);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(9);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__env_int_mem__DOT__bankgen__BRA__1__KET____DOT__genblk1__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(9);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__tremolo__DOT__tremolo_index_p1 = VL_RAND_RESET_I(14);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__tremolo__DOT__am_val_tmp1_p1 = VL_RAND_RESET_I(6);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__envelope_generator__DOT__tremolo__DOT__dam_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_p2 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_p3 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_p4 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_p5 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__prev_final_phase_msb_p3 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__prev_final_phase_msb_p4 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_p3 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_p4 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_p5 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_p6 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__rhythm_phase_p3 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5 = VL_RAND_RESET_I(12);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_plus_gain_p5 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_plus_gain_p6 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6 = VL_RAND_RESET_I(10);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out1_p6 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_out2_p6 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws2_p6 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws4_p6 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__tmp_ws7_p5 = VL_RAND_RESET_I(12);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__env_p4 = VL_RAND_RESET_I(9);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__env_p5 = VL_RAND_RESET_I(9);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__modulation_p2 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__modulation_shifted_p3 = VL_RAND_RESET_I(23);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__sample_clk_en_sr__out = VL_RAND_RESET_I(7);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__key_on_pulse_sr__out = VL_RAND_RESET_I(7);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__bank_num_sr__out = VL_RAND_RESET_I(7);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__op_num_sr__out = VL_RAND_RESET_Q(35);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__op_type_sr__out = VL_RAND_RESET_I(21);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT____Vcellout__ws_post_opl_sr__out = VL_RAND_RESET_I(21);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(20);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT____Vcellout__bankb_sr__out = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(20);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(20);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(20);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__phase_acc_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_friend = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__hh_phase_p3 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__phase_bit_p3 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__noise_bit_p3 = VL_RAND_RESET_I(20);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT__rand_num = VL_RAND_RESET_I(24);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__sample_clk_en_sr__out = VL_RAND_RESET_I(4);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__calc_rhythm_phase__DOT____Vcellout__op_type_sr__out = VL_RAND_RESET_I(12);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT____Vcellout__bankb_sr__out = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__final_phase_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT____Vcellout__bankb_sr__out = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(1);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__genblk2__DOT__dob_p2 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__is_odd_period_msb_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(26);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT____Vcellout__bankb_sr__out = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(26);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(26);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(26);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(26);
    }}
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(26);
    opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__feedback_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(26);
    opl3__DOT__channels__DOT__operator_out_mem__DOT__wea_array = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            opl3__DOT__channels__DOT__operator_out_mem__DOT__dob_array[__Vi0] = VL_RAND_RESET_I(13);
    }}
    opl3__DOT__channels__DOT__operator_out_mem__DOT____Vcellout__bankb_sr__out = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(13);
    }}
    opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__0__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(13);
    { int __Vi0=0; for (; __Vi0<18; ++__Vi0) {
            opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__ram[__Vi0] = VL_RAND_RESET_I(13);
    }}
    opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT__genblk1__DOT__dob_p1 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__operator_out_mem__DOT__bankgen__BRA__1__KET____DOT__genblk2__DOT__mem_bank__DOT____Vlvbound2 = VL_RAND_RESET_I(13);
    opl3__DOT__channels__DOT__dac_prep__DOT__sample_valid_opl3_p1 = VL_RAND_RESET_I(1);
    opl3__DOT__channels__DOT__dac_prep__DOT__sample_opl3_l_p1 = VL_RAND_RESET_I(24);
    opl3__DOT__channels__DOT__dac_prep__DOT__sample_opl3_r_p1 = VL_RAND_RESET_I(24);
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[0] = 0x859U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[1] = 0x6c3U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[2] = 0x607U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[3] = 0x58bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[4] = 0x52eU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[5] = 0x4e4U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[6] = 0x4a6U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[7] = 0x471U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[8] = 0x443U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[9] = 0x41aU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[10] = 0x3f5U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[11] = 0x3d3U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[12] = 0x3b5U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[13] = 0x398U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[14] = 0x37eU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[15] = 0x365U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[16] = 0x34eU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[17] = 0x339U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[18] = 0x324U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[19] = 0x311U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[20] = 0x2ffU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[21] = 0x2edU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[22] = 0x2dcU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[23] = 0x2cdU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[24] = 0x2bdU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[25] = 0x2afU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[26] = 0x2a0U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[27] = 0x293U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[28] = 0x286U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[29] = 0x279U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[30] = 0x26dU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[31] = 0x261U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[32] = 0x256U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[33] = 0x24bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[34] = 0x240U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[35] = 0x236U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[36] = 0x22cU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[37] = 0x222U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[38] = 0x218U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[39] = 0x20fU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[40] = 0x206U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[41] = 0x1fdU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[42] = 0x1f5U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[43] = 0x1ecU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[44] = 0x1e4U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[45] = 0x1dcU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[46] = 0x1d4U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[47] = 0x1cdU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[48] = 0x1c5U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[49] = 0x1beU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[50] = 0x1b7U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[51] = 0x1b0U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[52] = 0x1a9U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[53] = 0x1a2U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[54] = 0x19bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[55] = 0x195U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[56] = 0x18fU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[57] = 0x188U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[58] = 0x182U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[59] = 0x17cU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[60] = 0x177U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[61] = 0x171U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[62] = 0x16bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[63] = 0x166U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[64] = 0x160U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[65] = 0x15bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[66] = 0x155U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[67] = 0x150U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[68] = 0x14bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[69] = 0x146U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[70] = 0x141U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[71] = 0x13cU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[72] = 0x137U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[73] = 0x133U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[74] = 0x12eU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[75] = 0x129U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[76] = 0x125U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[77] = 0x121U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[78] = 0x11cU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[79] = 0x118U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[80] = 0x114U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[81] = 0x10fU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[82] = 0x10bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[83] = 0x107U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[84] = 0x103U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[85] = 0xffU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[86] = 0xfbU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[87] = 0xf8U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[88] = 0xf4U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[89] = 0xf0U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[90] = 0xecU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[91] = 0xe9U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[92] = 0xe5U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[93] = 0xe2U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[94] = 0xdeU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[95] = 0xdbU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[96] = 0xd7U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[97] = 0xd4U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[98] = 0xd1U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[99] = 0xcdU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[100] = 0xcaU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[101] = 0xc7U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[102] = 0xc4U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[103] = 0xc1U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[104] = 0xbeU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[105] = 0xbbU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[106] = 0xb8U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[107] = 0xb5U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[108] = 0xb2U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[109] = 0xafU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[110] = 0xacU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[111] = 0xa9U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[112] = 0xa7U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[113] = 0xa4U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[114] = 0xa1U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[115] = 0x9fU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[116] = 0x9cU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[117] = 0x99U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[118] = 0x97U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[119] = 0x94U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[120] = 0x92U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[121] = 0x8fU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[122] = 0x8dU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[123] = 0x8aU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[124] = 0x88U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[125] = 0x86U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[126] = 0x83U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[127] = 0x81U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[128] = 0x7fU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[129] = 0x7dU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[130] = 0x7aU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[131] = 0x78U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[132] = 0x76U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[133] = 0x74U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[134] = 0x72U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[135] = 0x70U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[136] = 0x6eU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[137] = 0x6cU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[138] = 0x6aU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[139] = 0x68U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[140] = 0x66U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[141] = 0x64U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[142] = 0x62U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[143] = 0x60U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[144] = 0x5eU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[145] = 0x5cU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[146] = 0x5bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[147] = 0x59U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[148] = 0x57U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[149] = 0x55U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[150] = 0x53U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[151] = 0x52U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[152] = 0x50U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[153] = 0x4eU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[154] = 0x4dU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[155] = 0x4bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[156] = 0x4aU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[157] = 0x48U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[158] = 0x46U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[159] = 0x45U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[160] = 0x43U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[161] = 0x42U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[162] = 0x40U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[163] = 0x3fU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[164] = 0x3eU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[165] = 0x3cU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[166] = 0x3bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[167] = 0x39U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[168] = 0x38U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[169] = 0x37U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[170] = 0x35U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[171] = 0x34U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[172] = 0x33U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[173] = 0x31U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[174] = 0x30U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[175] = 0x2fU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[176] = 0x2eU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[177] = 0x2dU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[178] = 0x2bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[179] = 0x2aU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[180] = 0x29U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[181] = 0x28U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[182] = 0x27U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[183] = 0x26U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[184] = 0x25U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[185] = 0x24U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[186] = 0x23U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[187] = 0x22U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[188] = 0x21U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[189] = 0x20U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[190] = 0x1fU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[191] = 0x1eU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[192] = 0x1dU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[193] = 0x1cU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[194] = 0x1bU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[195] = 0x1aU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[196] = 0x19U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[197] = 0x18U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[198] = 0x17U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[199] = 0x17U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[200] = 0x16U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[201] = 0x15U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[202] = 0x14U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[203] = 0x14U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[204] = 0x13U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[205] = 0x12U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[206] = 0x11U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[207] = 0x11U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[208] = 0x10U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[209] = 0xfU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[210] = 0xfU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[211] = 0xeU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[212] = 0xdU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[213] = 0xdU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[214] = 0xcU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[215] = 0xcU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[216] = 0xbU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[217] = 0xaU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[218] = 0xaU;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[219] = 9U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[220] = 9U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[221] = 8U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[222] = 8U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[223] = 7U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[224] = 7U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[225] = 7U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[226] = 6U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[227] = 6U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[228] = 5U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[229] = 5U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[230] = 5U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[231] = 4U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[232] = 4U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[233] = 4U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[234] = 3U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[235] = 3U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[236] = 3U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[237] = 2U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[238] = 2U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[239] = 2U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[240] = 2U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[241] = 1U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[242] = 1U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[243] = 1U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[244] = 1U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[245] = 1U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[246] = 1U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[247] = 1U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[248] = 0U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[249] = 0U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[250] = 0U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[251] = 0U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[252] = 0U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[253] = 0U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[254] = 0U;
    __Vtable1_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__log_sin_out_p5[255] = 0U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[0] = 0U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[1] = 3U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[2] = 6U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[3] = 8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[4] = 0xbU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[5] = 0xeU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[6] = 0x11U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[7] = 0x14U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[8] = 0x16U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[9] = 0x19U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[10] = 0x1cU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[11] = 0x1fU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[12] = 0x22U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[13] = 0x25U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[14] = 0x28U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[15] = 0x2aU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[16] = 0x2dU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[17] = 0x30U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[18] = 0x33U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[19] = 0x36U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[20] = 0x39U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[21] = 0x3cU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[22] = 0x3fU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[23] = 0x42U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[24] = 0x45U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[25] = 0x48U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[26] = 0x4bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[27] = 0x4eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[28] = 0x51U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[29] = 0x54U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[30] = 0x57U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[31] = 0x5aU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[32] = 0x5dU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[33] = 0x60U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[34] = 0x63U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[35] = 0x66U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[36] = 0x69U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[37] = 0x6cU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[38] = 0x6fU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[39] = 0x72U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[40] = 0x75U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[41] = 0x78U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[42] = 0x7bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[43] = 0x7eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[44] = 0x82U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[45] = 0x85U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[46] = 0x88U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[47] = 0x8bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[48] = 0x8eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[49] = 0x91U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[50] = 0x94U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[51] = 0x98U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[52] = 0x9bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[53] = 0x9eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[54] = 0xa1U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[55] = 0xa4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[56] = 0xa8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[57] = 0xabU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[58] = 0xaeU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[59] = 0xb1U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[60] = 0xb5U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[61] = 0xb8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[62] = 0xbbU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[63] = 0xbeU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[64] = 0xc2U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[65] = 0xc5U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[66] = 0xc8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[67] = 0xccU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[68] = 0xcfU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[69] = 0xd2U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[70] = 0xd6U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[71] = 0xd9U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[72] = 0xdcU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[73] = 0xe0U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[74] = 0xe3U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[75] = 0xe7U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[76] = 0xeaU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[77] = 0xedU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[78] = 0xf1U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[79] = 0xf4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[80] = 0xf8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[81] = 0xfbU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[82] = 0xffU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[83] = 0x102U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[84] = 0x106U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[85] = 0x109U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[86] = 0x10cU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[87] = 0x110U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[88] = 0x114U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[89] = 0x117U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[90] = 0x11bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[91] = 0x11eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[92] = 0x122U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[93] = 0x125U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[94] = 0x129U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[95] = 0x12cU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[96] = 0x130U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[97] = 0x134U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[98] = 0x137U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[99] = 0x13bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[100] = 0x13eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[101] = 0x142U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[102] = 0x146U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[103] = 0x149U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[104] = 0x14dU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[105] = 0x151U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[106] = 0x154U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[107] = 0x158U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[108] = 0x15cU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[109] = 0x160U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[110] = 0x163U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[111] = 0x167U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[112] = 0x16bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[113] = 0x16fU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[114] = 0x172U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[115] = 0x176U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[116] = 0x17aU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[117] = 0x17eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[118] = 0x181U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[119] = 0x185U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[120] = 0x189U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[121] = 0x18dU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[122] = 0x191U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[123] = 0x195U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[124] = 0x199U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[125] = 0x19cU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[126] = 0x1a0U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[127] = 0x1a4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[128] = 0x1a8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[129] = 0x1acU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[130] = 0x1b0U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[131] = 0x1b4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[132] = 0x1b8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[133] = 0x1bcU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[134] = 0x1c0U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[135] = 0x1c4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[136] = 0x1c8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[137] = 0x1ccU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[138] = 0x1d0U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[139] = 0x1d4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[140] = 0x1d8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[141] = 0x1dcU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[142] = 0x1e0U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[143] = 0x1e4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[144] = 0x1e8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[145] = 0x1ecU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[146] = 0x1f0U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[147] = 0x1f5U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[148] = 0x1f9U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[149] = 0x1fdU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[150] = 0x201U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[151] = 0x205U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[152] = 0x209U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[153] = 0x20eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[154] = 0x212U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[155] = 0x216U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[156] = 0x21aU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[157] = 0x21eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[158] = 0x223U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[159] = 0x227U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[160] = 0x22bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[161] = 0x230U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[162] = 0x234U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[163] = 0x238U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[164] = 0x23cU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[165] = 0x241U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[166] = 0x245U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[167] = 0x249U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[168] = 0x24eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[169] = 0x252U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[170] = 0x257U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[171] = 0x25bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[172] = 0x25fU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[173] = 0x264U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[174] = 0x268U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[175] = 0x26dU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[176] = 0x271U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[177] = 0x276U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[178] = 0x27aU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[179] = 0x27fU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[180] = 0x283U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[181] = 0x288U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[182] = 0x28cU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[183] = 0x291U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[184] = 0x295U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[185] = 0x29aU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[186] = 0x29eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[187] = 0x2a3U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[188] = 0x2a8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[189] = 0x2acU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[190] = 0x2b1U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[191] = 0x2b5U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[192] = 0x2baU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[193] = 0x2bfU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[194] = 0x2c4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[195] = 0x2c8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[196] = 0x2cdU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[197] = 0x2d2U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[198] = 0x2d6U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[199] = 0x2dbU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[200] = 0x2e0U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[201] = 0x2e5U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[202] = 0x2e9U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[203] = 0x2eeU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[204] = 0x2f3U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[205] = 0x2f8U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[206] = 0x2fdU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[207] = 0x302U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[208] = 0x306U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[209] = 0x30bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[210] = 0x310U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[211] = 0x315U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[212] = 0x31aU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[213] = 0x31fU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[214] = 0x324U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[215] = 0x329U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[216] = 0x32eU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[217] = 0x333U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[218] = 0x338U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[219] = 0x33dU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[220] = 0x342U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[221] = 0x347U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[222] = 0x34cU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[223] = 0x351U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[224] = 0x356U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[225] = 0x35bU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[226] = 0x360U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[227] = 0x365U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[228] = 0x36aU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[229] = 0x370U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[230] = 0x375U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[231] = 0x37aU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[232] = 0x37fU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[233] = 0x384U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[234] = 0x38aU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[235] = 0x38fU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[236] = 0x394U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[237] = 0x399U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[238] = 0x39fU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[239] = 0x3a4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[240] = 0x3a9U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[241] = 0x3aeU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[242] = 0x3b4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[243] = 0x3b9U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[244] = 0x3bfU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[245] = 0x3c4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[246] = 0x3c9U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[247] = 0x3cfU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[248] = 0x3d4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[249] = 0x3daU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[250] = 0x3dfU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[251] = 0x3e4U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[252] = 0x3eaU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[253] = 0x3efU;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[254] = 0x3f5U;
    __Vtable2_opl3__DOT__channels__DOT__control_operators__DOT__operator__DOT__phase_generator__DOT__exp_out_p6[255] = 0x3faU;
    __Vdlyvdim0__opl3__DOT__host_if__DOT__afifo__DOT__mem__v0 = 0;
    __Vdlyvval__opl3__DOT__host_if__DOT__afifo__DOT__mem__v0 = VL_RAND_RESET_I(10);
    __Vdlyvset__opl3__DOT__host_if__DOT__afifo__DOT__mem__v0 = 0;
    __VinpClk__TOP__opl3__DOT__host_if__DOT____Vcellinp__afifo__i_rd_reset_n = VL_RAND_RESET_I(1);
    __Vchglast__TOP__opl3__DOT__host_if__DOT____Vcellinp__afifo__i_rd_reset_n = VL_RAND_RESET_I(1);
    __Vchglast__TOP__opl3__DOT__channels__DOT__signals = VL_RAND_RESET_Q(44);
}
