{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738266028709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738266028710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 14:40:28 2025 " "Processing started: Thu Jan 30 14:40:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738266028710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738266028710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2_main -c Project2_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2_main -c Project2_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738266028710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1738266029341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Structural " "Found design unit 1: top_level-Structural" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029802 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266029802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_Controller-arch " "Found design unit 1: SRAM_Controller-arch" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/SRAM_Controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029810 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/SRAM_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266029810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-Arch " "Found design unit 1: Reset_Delay-Arch" {  } { { "reset_delay.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/reset_delay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029818 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/reset_delay.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266029818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-structural " "Found design unit 1: DE2_115-structural" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029824 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266029824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_enabler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_enabler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_enabler-behv " "Found design unit 1: clk_enabler-behv" {  } { { "clk_enabler.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/clk_enabler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029832 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_enabler " "Found entity 1: clk_enabler" {  } { { "clk_enabler.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/clk_enabler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266029832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_debounce_toggle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_debounce_toggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_debounce_toggle-Behavioral " "Found design unit 1: btn_debounce_toggle-Behavioral" {  } { { "btn_debounce_toggle.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/btn_debounce_toggle.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029839 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_debounce_toggle " "Found entity 1: btn_debounce_toggle" {  } { { "btn_debounce_toggle.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/btn_debounce_toggle.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266029839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_size_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file var_size_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 var_size_counter-arch " "Found design unit 1: var_size_counter-arch" {  } { { "Var_size_Counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_size_Counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029848 ""} { "Info" "ISGN_ENTITY_NAME" "1 var_size_counter " "Found entity 1: var_size_counter" {  } { { "Var_size_Counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_size_Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266029848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file var_counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Var_counter_tb-behav " "Found design unit 1: Var_counter_tb-behav" {  } { { "Var_Counter_tb.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_Counter_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029856 ""} { "Info" "ISGN_ENTITY_NAME" "1 Var_counter_tb " "Found entity 1: Var_counter_tb" {  } { { "Var_Counter_tb.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_Counter_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266029856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univ_bin_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univ_bin_counter-arch " "Found design unit 1: univ_bin_counter-arch" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/univ_bin_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029864 ""} { "Info" "ISGN_ENTITY_NAME" "1 univ_bin_counter " "Found entity 1: univ_bin_counter" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/univ_bin_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266029864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029871 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266029871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266029871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738266029956 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[8..1\] DE2_115.vhd(25) " "Using initial value X (don't care) for net \"LEDG\[8..1\]\" at DE2_115.vhd(25)" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738266029957 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:Inst_top_level " "Elaborating entity \"top_level\" for hierarchy \"top_level:Inst_top_level\"" {  } { { "DE2_115.vhd" "Inst_top_level" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266029959 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_ON top_level.vhd(7) " "VHDL Signal Declaration warning at top_level.vhd(7): used implicit default value for signal \"LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON top_level.vhd(8) " "VHDL Signal Declaration warning at top_level.vhd(8): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW top_level.vhd(9) " "VHDL Signal Declaration warning at top_level.vhd(9): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN top_level.vhd(10) " "VHDL Signal Declaration warning at top_level.vhd(10): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS top_level.vhd(11) " "VHDL Signal Declaration warning at top_level.vhd(11): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK top_level.vhd(14) " "VHDL Signal Declaration warning at top_level.vhd(14): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N top_level.vhd(17) " "VHDL Signal Declaration warning at top_level.vhd(17): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N top_level.vhd(18) " "VHDL Signal Declaration warning at top_level.vhd(18): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG0 top_level.vhd(22) " "VHDL Signal Declaration warning at top_level.vhd(22): used implicit default value for signal \"LEDG0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CountOut_var top_level.vhd(127) " "Verilog HDL or VHDL warning at top_level.vhd(127): object \"CountOut_var\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data2Sram top_level.vhd(128) " "VHDL Signal Declaration warning at top_level.vhd(128): used implicit default value for signal \"data2Sram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 128 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SramReady top_level.vhd(129) " "Verilog HDL or VHDL warning at top_level.vhd(129): object \"SramReady\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SramAddrIn top_level.vhd(130) " "VHDL Signal Declaration warning at top_level.vhd(130): used implicit default value for signal \"SramAddrIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bReadWrite top_level.vhd(131) " "VHDL Signal Declaration warning at top_level.vhd(131): used implicit default value for signal \"bReadWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SramActive top_level.vhd(132) " "VHDL Signal Declaration warning at top_level.vhd(132): used implicit default value for signal \"SramActive\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_outR top_level.vhd(133) " "Verilog HDL or VHDL warning at top_level.vhd(133): object \"data_outR\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_outUR top_level.vhd(133) " "Verilog HDL or VHDL warning at top_level.vhd(133): object \"data_outUR\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "romDataOut top_level.vhd(134) " "Verilog HDL or VHDL warning at top_level.vhd(134): object \"romDataOut\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738266029961 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "statereset top_level.vhd(137) " "VHDL Signal Declaration warning at top_level.vhd(137): used implicit default value for signal \"statereset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029962 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CountStep top_level.vhd(140) " "VHDL Signal Declaration warning at top_level.vhd(140): used implicit default value for signal \"CountStep\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029962 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cnten top_level.vhd(141) " "VHDL Signal Declaration warning at top_level.vhd(141): used implicit default value for signal \"Cnten\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029962 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cntDir top_level.vhd(142) " "VHDL Signal Declaration warning at top_level.vhd(142): used implicit default value for signal \"cntDir\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 142 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029962 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cnten_univ top_level.vhd(143) " "VHDL Signal Declaration warning at top_level.vhd(143): used implicit default value for signal \"Cnten_univ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029962 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cntDir_univ top_level.vhd(144) " "VHDL Signal Declaration warning at top_level.vhd(144): used implicit default value for signal \"cntDir_univ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738266029962 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay top_level:Inst_top_level\|Reset_Delay:Inst_clk_Reset_Delay " "Elaborating entity \"Reset_Delay\" for hierarchy \"top_level:Inst_top_level\|Reset_Delay:Inst_clk_Reset_Delay\"" {  } { { "top_level.vhd" "Inst_clk_Reset_Delay" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266029964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debounce_toggle top_level:Inst_top_level\|btn_debounce_toggle:Inst_reset_debounce " "Elaborating entity \"btn_debounce_toggle\" for hierarchy \"top_level:Inst_top_level\|btn_debounce_toggle:Inst_reset_debounce\"" {  } { { "top_level.vhd" "Inst_reset_debounce" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266029967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_enabler top_level:Inst_top_level\|clk_enabler:Inst_clk_enabler60ns " "Elaborating entity \"clk_enabler\" for hierarchy \"top_level:Inst_top_level\|clk_enabler:Inst_clk_enabler60ns\"" {  } { { "top_level.vhd" "Inst_clk_enabler60ns" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266029970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_size_counter top_level:Inst_top_level\|var_size_counter:Inst_var_size_counter " "Elaborating entity \"var_size_counter\" for hierarchy \"top_level:Inst_top_level\|var_size_counter:Inst_var_size_counter\"" {  } { { "top_level.vhd" "Inst_var_size_counter" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266029973 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_en Var_size_Counter.vhd(28) " "VHDL Process Statement warning at Var_size_Counter.vhd(28): signal \"clk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Var_size_Counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_size_Counter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1738266029974 "|DE2_115|top_level:Inst_top_level|var_size_counter:Inst_var_size_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter top_level:Inst_top_level\|univ_bin_counter:Inst_univ_bin_counter " "Elaborating entity \"univ_bin_counter\" for hierarchy \"top_level:Inst_top_level\|univ_bin_counter:Inst_univ_bin_counter\"" {  } { { "top_level.vhd" "Inst_univ_bin_counter" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266029977 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_en univ_bin_counter.vhd(30) " "VHDL Process Statement warning at univ_bin_counter.vhd(30): signal \"clk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/univ_bin_counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1738266029978 "|DE2_115|top_level:Inst_top_level|univ_bin_counter:Inst_univ_bin_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller top_level:Inst_top_level\|SRAM_Controller:Inst_SRAM_Controller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"top_level:Inst_top_level\|SRAM_Controller:Inst_SRAM_Controller\"" {  } { { "top_level.vhd" "Inst_SRAM_Controller" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266029980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM top_level:Inst_top_level\|ROM:Inst_initRom " "Elaborating entity \"ROM\" for hierarchy \"top_level:Inst_top_level\|ROM:Inst_initRom\"" {  } { { "top_level.vhd" "Inst_initRom" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266029987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file project2.mif " "Parameter \"init_file\" = \"project2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030070 ""}  } { { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1738266030070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe91 " "Found entity 1: altsyncram_oe91" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738266030144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738266030144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oe91 top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated " "Elaborating entity \"altsyncram_oe91\" for hierarchy \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738266030146 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[0\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[1\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[2\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[3\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[4\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[5\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[6\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[7\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[8\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[9\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[10\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[11\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[12\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[13\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[14\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[15\] " "Synthesized away node \"top_level:Inst_top_level\|ROM:Inst_initRom\|altsyncram:altsyncram_component\|altsyncram_oe91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_oe91.tdf" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/db/altsyncram_oe91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd" 85 0 0 } } { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 231 0 0 } } { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030281 "|DE2_115|top_level:Inst_top_level|ROM:Inst_initRom|altsyncram:altsyncram_component|altsyncram_oe91:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1738266030281 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1738266030281 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 88 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1738266030610 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1738266030610 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738266030621 "|DE2_115|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1738266030621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1738266030631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738266030875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030980 "|DE2_115|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030980 "|DE2_115|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030980 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030980 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738266030980 "|DE2_115|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1738266030980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738266030981 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738266030981 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "61 " "Implemented 61 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1738266030981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738266030981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738266031053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 14:40:31 2025 " "Processing ended: Thu Jan 30 14:40:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738266031053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738266031053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738266031053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738266031053 ""}
