Determining the location of the ModelSim executable...

Using: d:/quartus17/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top --vector_source="D:/IntelProj/Waveform.vwf" --testbench_file="D:/IntelProj/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri Mar 31 15:49:51 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top --vector_source=D:/IntelProj/Waveform.vwf --testbench_file=D:/IntelProj/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

 "tempCountOut[11]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/IntelProj/simulation/qsim/" DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri Mar 31 15:49:52 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/IntelProj/simulation/qsim/ DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file DE10_LITE_Golden_Top.vo in folder "D:/IntelProj/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4634 megabytes
    Info: Processing ended: Fri Mar 31 15:49:53 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/IntelProj/simulation/qsim/DE10_LITE_Golden_Top.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

d:/quartus17/modelsim_ase/win32aloem//vsim -c -do DE10_LITE_Golden_Top.do

Reading D:/Quartus17/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do DE10_LITE_Golden_Top.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:53 on Mar 31,2023
# vlog -work work DE10_LITE_Golden_Top.vo 
# -- Compiling module DE10_LITE_Golden_Top

# -- Compiling module hard_block
# 
# Top level modules:
# 	DE10_LITE_Golden_Top
# End time: 15:49:53 on Mar 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:54 on Mar 31,2023
# vlog -work work Waveform.vwf.vt 

# -- Compiling module DE10_LITE_Golden_Top_vlg_vec_tst
# 
# Top level modules:
# 	DE10_LITE_Golden_Top_vlg_vec_tst
# End time: 15:49:54 on Mar 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DE10_LITE_Golden_Top_vlg_vec_tst 
# Start time: 15:49:54 on Mar 31,2023
# Loading work.DE10_LITE_Golden_Top_vlg_vec_tst
# Loading work.DE10_LITE_Golden_Top
# Loading work.hard_block
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) DE10_LITE_Golden_Top.vo(7320): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_LITE_Golden_Top_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(7320): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) DE10_LITE_Golden_Top.vo(7343): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_LITE_Golden_Top_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: nofile
# ** Warning: (vsim-3722) DE10_LITE_Golden_Top.vo(7343): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $finish    : Waveform.vwf.vt(141)
#    Time: 1 us  Iteration: 0  Instance: /DE10_LITE_Golden_Top_vlg_vec_tst
# End time: 15:49:54 on Mar 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/IntelProj/Waveform.vwf...

Reading D:/IntelProj/simulation/qsim/DE10_LITE_Golden_Top.msim.vcd...

Processing channel transitions... 

Warning: tempSecOut[5] - signal not found in VCD.

Warning: tempSecOut[4] - signal not found in VCD.

Writing the resulting VWF to D:/IntelProj/simulation/qsim/DE10_LITE_Golden_Top_20230331154954.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.