

================================================================
== Vitis HLS Report for 'correlation_Pipeline_VITIS_LOOP_54_9'
================================================================
* Date:           Mon May  5 03:30:35 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      410|      410|  2.050 us|  2.050 us|  410|  410|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_9  |      408|      408|        13|          4|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 16 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 17 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln51_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln51"   --->   Operation 18 'read' 'zext_ln51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln48_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln48"   --->   Operation 19 'read' 'zext_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln48_cast = zext i7 %zext_ln48_read"   --->   Operation 20 'zext' 'zext_ln48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %empty"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc110"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:54]   --->   Operation 25 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.59ns)   --->   "%icmp_ln54 = icmp_eq  i7 %k_1, i7 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:54]   --->   Operation 27 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 28 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln54 = add i7 %k_1, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:54]   --->   Operation 29 'add' 'add_ln54' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc110.split, void %for.inc121.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:54]   --->   Operation 30 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %k_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %k_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 32 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i11 %tmp_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 33 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.75ns)   --->   "%add_ln55 = add i13 %tmp_s, i13 %zext_ln55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 34 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.75ns)   --->   "%add_ln55_1 = add i13 %add_ln55, i13 %zext_ln48_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 35 'add' 'add_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.75ns)   --->   "%add_ln55_2 = add i13 %add_ln55, i13 %zext_ln51_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 36 'add' 'add_ln55_2' <Predicate = (!icmp_ln54)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln54 = store i7 %add_ln54, i7 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:54]   --->   Operation 37 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i13 %add_ln55_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 38 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 0, i64 %zext_ln55_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 39 'getelementptr' 'data_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i13 %add_ln55_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 40 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i64 %data, i64 0, i64 %zext_ln55_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 41 'getelementptr' 'data_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.98ns)   --->   "%data_load = load i13 %data_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 42 'load' 'data_load' <Predicate = (!icmp_ln54)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_2 : Operation 43 [2/2] (2.98ns)   --->   "%data_load_1 = load i13 %data_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 43 'load' 'data_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 44 [1/2] (2.98ns)   --->   "%data_load = load i13 %data_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 44 'load' 'data_load' <Predicate = (!icmp_ln54)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_3 : Operation 45 [1/2] (2.98ns)   --->   "%data_load_1 = load i13 %data_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 45 'load' 'data_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i64 %data_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 46 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i64 %data_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 47 'bitcast' 'bitcast_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 48 [5/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln55, i64 %bitcast_ln55_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 48 'dmul' 'mul1' <Predicate = (!icmp_ln54)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 49 [4/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln55, i64 %bitcast_ln55_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 49 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 50 [3/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln55, i64 %bitcast_ln55_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 50 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 51 [2/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln55, i64 %bitcast_ln55_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 51 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 52 [1/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln55, i64 %bitcast_ln55_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 52 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 53 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [5/5] (2.89ns)   --->   "%add2 = dadd i64 %p_load, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 54 'dadd' 'add2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%p_load7 = load i64 %empty"   --->   Operation 62 'load' 'p_load7' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out, i64 %p_load7"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 55 [4/5] (2.89ns)   --->   "%add2 = dadd i64 %p_load, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 55 'dadd' 'add2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 56 [3/5] (2.89ns)   --->   "%add2 = dadd i64 %p_load, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 56 'dadd' 'add2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 57 [2/5] (2.89ns)   --->   "%add2 = dadd i64 %p_load, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 57 'dadd' 'add2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.28>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:7]   --->   Operation 58 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/5] (2.89ns)   --->   "%add2 = dadd i64 %p_load, i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 59 'dadd' 'add2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln54 = store i64 %add2, i64 %empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:54]   --->   Operation 60 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc110" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:54]   --->   Operation 61 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zext_ln51]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (alloca           ) [ 01111111111111]
k                 (alloca           ) [ 01000000000000]
zext_ln51_read    (read             ) [ 00000000000000]
zext_ln48_read    (read             ) [ 00000000000000]
zext_ln48_cast    (zext             ) [ 00000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000]
store_ln0         (store            ) [ 00000000000000]
store_ln0         (store            ) [ 00000000000000]
br_ln0            (br               ) [ 00000000000000]
k_1               (load             ) [ 00000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000]
icmp_ln54         (icmp             ) [ 01111111110000]
empty_61          (speclooptripcount) [ 00000000000000]
add_ln54          (add              ) [ 00000000000000]
br_ln54           (br               ) [ 00000000000000]
tmp_s             (bitconcatenate   ) [ 00000000000000]
tmp_19            (bitconcatenate   ) [ 00000000000000]
zext_ln55         (zext             ) [ 00000000000000]
add_ln55          (add              ) [ 00000000000000]
add_ln55_1        (add              ) [ 00100000000000]
add_ln55_2        (add              ) [ 00100000000000]
store_ln54        (store            ) [ 00000000000000]
zext_ln55_1       (zext             ) [ 00000000000000]
data_addr         (getelementptr    ) [ 00010000000000]
zext_ln55_2       (zext             ) [ 00000000000000]
data_addr_1       (getelementptr    ) [ 00010000000000]
data_load         (load             ) [ 00001000000000]
data_load_1       (load             ) [ 00001000000000]
bitcast_ln55      (bitcast          ) [ 01111111100000]
bitcast_ln55_1    (bitcast          ) [ 01111111100000]
mul1              (dmul             ) [ 01111000011111]
p_load            (load             ) [ 01111000001111]
specloopname_ln7  (specloopname     ) [ 00000000000000]
add2              (dadd             ) [ 00000000000000]
store_ln54        (store            ) [ 00000000000000]
br_ln54           (br               ) [ 00000000000000]
p_load7           (load             ) [ 00000000000000]
write_ln0         (write            ) [ 00000000000000]
ret_ln0           (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln48">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln51">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="empty_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="k_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln51_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="13" slack="0"/>
<pin id="66" dir="0" index="1" bw="13" slack="0"/>
<pin id="67" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln51_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln48_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="7" slack="0"/>
<pin id="73" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln48_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="64" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="83" class="1004" name="data_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="13" slack="0"/>
<pin id="87" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_addr_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="64" slack="1"/>
<pin id="105" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/2 data_load_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="1"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add2/9 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln48_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_cast/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="7" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="k_1_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln54_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="0" index="1" bw="6" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln54_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_19_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln55_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="0"/>
<pin id="163" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln55_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="13" slack="0"/>
<pin id="167" dir="0" index="1" bw="11" slack="0"/>
<pin id="168" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln55_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="0"/>
<pin id="173" dir="0" index="1" bw="7" slack="0"/>
<pin id="174" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln55_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="0"/>
<pin id="179" dir="0" index="1" bw="13" slack="0"/>
<pin id="180" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln54_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln55_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln55_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="13" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="bitcast_ln55_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bitcast_ln55_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_1/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="8"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln54_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="12"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/13 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_load7_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="8"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load7/9 "/>
</bind>
</comp>

<comp id="217" class="1005" name="empty_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="225" class="1005" name="k_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln54_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="236" class="1005" name="add_ln55_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="1"/>
<pin id="238" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="add_ln55_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="13" slack="1"/>
<pin id="243" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="data_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="13" slack="1"/>
<pin id="248" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="data_addr_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="13" slack="1"/>
<pin id="253" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="data_load_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="261" class="1005" name="data_load_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_load_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="bitcast_ln55_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55 "/>
</bind>
</comp>

<comp id="271" class="1005" name="bitcast_ln55_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="mul1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="p_load_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="83" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="107"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="119"><net_src comp="70" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="130" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="130" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="145" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="116" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="165" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="64" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="139" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="212"><net_src comp="108" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="220"><net_src comp="56" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="60" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="235"><net_src comp="133" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="171" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="244"><net_src comp="177" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="249"><net_src comp="83" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="254"><net_src comp="90" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="259"><net_src comp="97" pin="7"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="264"><net_src comp="97" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="269"><net_src comp="196" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="274"><net_src comp="200" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="279"><net_src comp="112" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="284"><net_src comp="204" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="108" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {9 }
 - Input state : 
	Port: correlation_Pipeline_VITIS_LOOP_54_9 : zext_ln48 | {1 }
	Port: correlation_Pipeline_VITIS_LOOP_54_9 : data | {2 3 }
	Port: correlation_Pipeline_VITIS_LOOP_54_9 : zext_ln51 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		k_1 : 1
		icmp_ln54 : 2
		add_ln54 : 2
		br_ln54 : 3
		tmp_s : 2
		tmp_19 : 2
		zext_ln55 : 3
		add_ln55 : 4
		add_ln55_1 : 5
		add_ln55_2 : 5
		store_ln54 : 3
	State 2
		data_addr : 1
		data_addr_1 : 1
		data_load : 2
		data_load_1 : 2
	State 3
	State 4
		mul1 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		add2 : 1
		write_ln0 : 1
	State 10
	State 11
	State 12
	State 13
		store_ln54 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   dadd   |         grp_fu_108        |    3    |   457   |   698   |
|----------|---------------------------|---------|---------|---------|
|   dmul   |         grp_fu_112        |    8    |   312   |   109   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln54_fu_139      |    0    |    0    |    14   |
|    add   |      add_ln55_fu_165      |    0    |    0    |    20   |
|          |     add_ln55_1_fu_171     |    0    |    0    |    20   |
|          |     add_ln55_2_fu_177     |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln54_fu_133     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|   read   | zext_ln51_read_read_fu_64 |    0    |    0    |    0    |
|          | zext_ln48_read_read_fu_70 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_76   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   zext_ln48_cast_fu_116   |    0    |    0    |    0    |
|   zext   |      zext_ln55_fu_161     |    0    |    0    |    0    |
|          |     zext_ln55_1_fu_188    |    0    |    0    |    0    |
|          |     zext_ln55_2_fu_192    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        tmp_s_fu_145       |    0    |    0    |    0    |
|          |       tmp_19_fu_153       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    11   |   769   |   891   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln55_1_reg_236  |   13   |
|  add_ln55_2_reg_241  |   13   |
|bitcast_ln55_1_reg_271|   64   |
| bitcast_ln55_reg_266 |   64   |
|  data_addr_1_reg_251 |   13   |
|   data_addr_reg_246  |   13   |
|  data_load_1_reg_261 |   64   |
|   data_load_reg_256  |   64   |
|     empty_reg_217    |   64   |
|   icmp_ln54_reg_232  |    1   |
|       k_reg_225      |    7   |
|     mul1_reg_276     |   64   |
|    p_load_reg_281    |   64   |
+----------------------+--------+
|         Total        |   508  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_108    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_112    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_112    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   410  ||  1.935  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   769  |   891  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   508  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  1277  |   936  |
+-----------+--------+--------+--------+--------+
