
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.15.0-53-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -sverilog -debug_all -f filelist.f -l com.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sat Nov 26 21:50:26 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file 'add.v'
Parsing design file 'tb_add.v'
Parsing design file 'timescale.v'
Top Level Modules:
       tb_add
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb_add
make[1]: Entering directory '/home/mjh/IC_Experient/add/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -no-pie  -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ \
-Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu \
-L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/mjh/IC_EDA/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib \
-L/home/mjh/IC_EDA/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o \
_6920_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
-lvcsnew -lsimprofile -luclinative /home/mjh/IC_EDA/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/mjh/IC_EDA/Synopsys/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/mjh/IC_Experient/add/csrc'
CPU time: .139 seconds to compile + .142 seconds to elab + .196 seconds to link
