]<html>
<head>
  <title>Sandip's Publications</title>
</head>
<body TEXT="#000000" 
      BGCOLOR="FFFFFF"
      LINK ="#FF0000"
      VLINK="#A020F0" 
      ALINK="#FFD700"
      fixed>
<H1>Publications</H1>

<hr style="width: 100%; height: 2px;">

<h3>Note and Disclaimer</h3>

<small>
For most of the papers listed here, there is a link which
contains the abstract, and possibly one or more of (a) a
preprint of the paper in postscript and/or pdf format, (b)
slides for the presentations relevant to the paper (for
conference/workshop papers), (c) a BibTex entry (for
peer-reviewed works), and (d) supporting materials (wherever
applicable).  Note that many of the papers accessible here
are authors' preprints and not the authoritative, published
versions.  Some of the papers might be copyrighted by the
corresponding publishers, and you should look at the
relevant copyright notices to figure out how to make legal
use of the preprints.  For the papers that I hold the
copyright of, I hereby give permission to quote freely any
portion of the papers for any purpose, provided none of the
text is modified and the quotation is properly delineated
and credited to the original authors.  I also give
permission to make legal use of the supporting materials
that you can obtain from this site, for any purpose with or
without modification, provided proper attribution is given
to the authors of the original materials and as long as such
use does not violate other relevant copyrights (for instance
obligations derived from the ACL2 license for materials
distributed with ACL2).  Of course I offer no warranty for
the use of the materials, whether express or implied; use
them at your risk.  If you get an ACL2 script from my Web
page, then it was certified with the version of ACL2 which
was current as of the time of the writing of the associated
paper.  I try to keep up with the ACL2 releases in updating
these scripts so that they work with the current version of
ACL2, but I might sometimes falter.  If you have trouble
using something, please
<a href="mailto:sandip@cs.utexas.edu">let me know</a>.  In case a
script or tool is distributed with ACL2, either as a distributed book
or as supporting materials for the <a
href="http://www.cs.utexas.edu/~moore/acl2/workshops.html">ACL2
workshop</a>, the corresponding page will sometimes point to the
distributed version.</small>

<br> 
<br>

<hr style="width: 100%; height: 2px;">

<h2>Books</h2>

<ul>  
<li>
<a href="http://swarup.ece.ufl.edu">S. Bhunia</a>, <span style="font-weight:
bold;">S. Ray</span>
and <a href="http://www.isical.ac.in/~ssk">S.
Sur-Kolay</a>.  <span style="color: red;"><u>Fundamentals of
IP and SoC Security: Design, Verification, and
Debug</u></span>, 2017.  ISBN
978-3-319-50055-3.  <a href="http://www.springer.com">Springer</a>
</li></ul>


<ul>
<li> <span style="font-weight: bold;">S. Ray</span>.  <a
href="scalable-10/main.html">Scalable Techniques for Formal
Verification</a>, 2010.  ISBN 978-4419-5997-3.  <a
href="http://www.springer.com">Springer</a>. </li></ul>

<h2>Edited Volumes</h2>

<ul>

<li><a href="http://www-verimag.imag.fr/~jobstman/">B. Jobstmann</a>
and <span style="font-weight: bold;">S. Ray</span>
editors, 
<a href="http://www.cs.utexas.edu/users/hunt/FMCAD/FMCAD13/proceedings.shtml">Proceedings</a>
of the <a href="http://www.fmcad.org/FMCAD13">13th
International Conference on Formal Methods in Computer-Aided
Design (FMCAD 2013)</a>, ISBN 978-0-9835678-3-7, October
2013. </li></ul>

<ul>
<li> <span style="font-weight: bold;">S. Ray</span>
and <a href="http://www.russinoff.com">D. Russinoff</a>
editors, <a href="http://portal.acm.org/citation.cfm?id=1637837&coll=GUIDE&dl=GUIDE&CFID=101915764&CFTOKEN=26521015">Proceedings</a>
of
the <a href="http://www.cs.utexas.edu/~sandip/acl2-09">8th
International Workshop on the ACL2 Theorem Prover and Its
Applications (ACL2 2009)</a>, published as part of ACM
International Conference Proceeding Series, ISBN
9781-60558-742-4, May
2009.  <a href="http://www.acm.org">ACM</a>.  </li>

</ul>

<h2>Dissertation</h2>

<ul>
<li> <span style="font-weight: bold;">S. Ray</span>.  <a
href="dissertation/main.html"> Using Theorem Proving and Algorithmic
Decision Procedures for Large-Scale System Verification</a>, Ph.D
Dissertation, <a href="http://www.cs.utexas.edu">Department of
Computer Science</a>, <a href="http://www.utexas.edu">University
of Texas at Austin</a>, December 2005.  </li></ul>

<h2>Journal Articles</h2>

<ul><li><a name="hass-18"></a>K. Chen, S. Zhang, Z. Li,
  Y. Zhang, Q. Deng, <b>S. Ray</b>,
  and <a href="http://jin.ece.ufl.edu">Y. Jin</a>.  
    <span style="color:red;"><u>Internet-of-Things Security
  and Vulnerabilities: Taxonomy, Challenges, and
  Practice</u></span>.  <a href="https://link.springer.com/journal/41635">Journal
  of Hardware and Systems Security</a> volume 2(2), June
  2018, pages 97-110.  Springer.</li></ul>

<ul><li><a name="pieee-18"></a>
    <span style="font-weight:bold;">S. Ray</span>,
  E. Peeters, <a href="http://tehranipoor.ece.ufl.edu">M. Tehranipoor</a>,
  and <a href="http://swarup.ece.ufl.edu">S. Bhunia</a>.
  <span style="color:red;"><u>System-on-Chip Platform
  Security Assurance: Architecture and
  Validation</u></span>.  <a href="http://proceedingsoftheieee.ieee.org">
  Proceedings of the IEEE</a> volume 106(1), January 2018,
  pages
  21-37.  <a href="http://www.ieee.org">IEEE</a>. </li></ul>

<ul><li><a name="ieeespectrum-16"></a>
    <span style="font-weight:bold;">S. Ray</span>, A. Basak,
    and <a href="http://swarup.ece.ufl.edu">S. Bhunia</a>.  <span style="color:
    red;"><u>Patching the Internet of Things</u></span>. 
    <a href="http://spectrum.ieee.org">IEEE Spectrum:
    Technology, Engineering, and Science News</a> volume
    54(11), November 2017, pages
    31-35.  <a href="http://www.ieee.org">IEEE</a>. </li></ul>

<ul><li> W. Chen, <b>S. Ray</b>,
    M. S. Abadir, <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>,
    and
  <a href="http://mtv.ece.ucsb.edu/licwang/">L. Wang</a>.
  <span style="color: red;"><u>Challenges and Trends in
  Modern SoC Design Verification</u></span>.
 <a href="http://www.computer.org/dt">IEEE Design & Test of
  Computers</a> volume 34(5), September-October 2017, pages
  7-22.
<a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>. <span style="color: blue;"></span></li></ul>

<ul><li> <a href="http://www.cise.ufl.edu/~prabhat">P. Mishra</a>,
R. Morad, A. Ziv, and <b>S. Ray</b>.
  <span style="color: red;"><u>Post-silicon Validation and
  Debug in the SoC Era: A Tutorial
  Introduction</u></span>. <a href="http://www.computer.org/dt">IEEE
  Design & Test of Computers</a> volume 34(3), May-June
  2017, pages 68-92.
<a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>. <span style="color: blue;"><b>Tutorial
Paper</b></span></li></ul>


<ul><li><a name="tifs-17"></a> A. Basak,
<a href="http://swarup.ece.ufl.edu">S. Bhunia</a>,
T. Tkacik,
and <span style="font-weight:bold;">S. Ray</span>.  <span style="color:
red;"><u>Security Assurance in System-on-Chip Designs with
Untrusted
Components</u></span>.  <a href="http://signalprocessingsociety.org/publications-resources/ieee-transactions-information-forensics-and-security">IEEE
Transactions on Information Forensics and Security</a>
volume 12(7), 2017, pages
1515-1528.  <a href="http://www.ieee.org">IEEE</a>. </li></ul>


<ul><li><a name="tvlsi-16"></a>
K. Rahmani, <span style="font-weight:bold;">S. Ray</span>,
and
<a href="http://www.cise.ufl.edu/~prabhat">P. Mishra</a>.
<span style="color: red;"><u>Post-silicon Trace Signal
Selection Using Machine Learning
Techniques</u></span>.  <a href="http://tvlsi.egr.duke.edu">IEEE
Transactions on VLSI Systems</a> volume 25(2), February
2017, pages
570-580.  <a href="http://www.ieee.org">IEEE</a>. </li></ul>

<ul><li><a name="iot-perspective-15"> <span style="font-weight:
bold;">S. Ray</span>, <a href="http://vlsisp.korea.ac.kr/xe/Professor">J. Park</a>,
and <a href="http://swarup.ece.ufl.edu">S. Bhunia</a>.
<span style="color: red;"><u>Wearables, Implants, and
Internet of Things: The Technology Needs in the Evolving
Landscape</u></span>.  <a href="http://www.computer.org/web/tmscs">IEEE
Transactions on Multi-Scale Computing Systems</a> volume
2(2), April-June 2016, pages 123-128.
<a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>.  <span
style="color: blue;"><b>Featured Paper for April-June 2016
Issue</b></span></li></ul>

<ul><li><a name="iot-perspective-15"> <span style="font-weight:
bold;">S. Ray</span>, <a href="http://www.eecs.ucf.edu/~jinyier/">Y. Jin</a>,
and 
<a href="http://www2.ece.gatech.edu/research/labs/icsrl/Integrated_Circuits_and_Systems_Research/Faculty.html">A. Raychowdhury</a>.
<span style="color: red;"><u>The Changing Computing Paradigm
with Internet of Things: A Tutorial
Introduction</u></span>.  <a href="http://www.computer.org/dt">IEEE
Design & Test of Computers</a> volume 33(2), March-April 2016, pages 76-96.
<a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>. <span
style="color: blue;"><b>Tutorial Paper</b></span></li></ul>


<ul><li><a name="jar-12"> 
 <span style="font-weight: bold;">S. Ray</span> and
R. Sumners.  <a href="jar-12/main.html">Specification and
Verification of Concurrent Programs through Refinements</a>.
<a href="http://www.springerlink.com/content/100280/">Journal
of Automated Reasoning</a>, volume 51(3) Septmber 2013,
pages
241-280.  <a href="http://www.springer.com">Springer</a>.
(This paper supercedes the <a href="#ec2-11">EC<sup>2</sup>
2011 paper</a> below.  In particular, it puts the framework
described there in context, provides a detailed technical
description, and presents several interesting
applications.)</li> </ul>

<ul><li><a name="ltl-holacl2"> 
<a href="http://www.cl.cam.ac.uk/~mjcg">M. J. C. Gordon</a>, 
<a href="http://www.cs.utexas.edu/~kaufmann">M. Kaufmann</a>,
and <span style="font-weight:
bold;">S. Ray</span>.  <a href="jar-09/main.html">The
Right Tools for the Job: Correctness of Cone of Influence Reduction
Proved Using ACL2 and
HOL4</a></span>.  <a href="http://www.springerlink.com/content/100280/">Journal
of Automated Reasoning</a>, volume 47(1), June 2011, pages
1-16.  <a href="http://www.springer.com">Springer</a>.  (This paper
eliminates some of the proof complexities discussed in
the <a href="#ltl-acl2">ACL2 2003 paper</a> below.)</li> </ul>

<ul><li> <a name="clauseprocessors-jal"></a><a
href="http://www.cs.utexas.edu/~kaufmann">M. Kaufmann</a>, <a
href="http://www.cs.utexas.edu/~moore">J S. Moore</a>, <span
style="font-weight: bold;">S. Ray</span>, and <a
href="http://www.cs.utexas.edu/~reeber">E. Reeber</a>.  <a
href="clauseprocessors/main.html"> Integrating External Deduction
Tools with ACL2</a>.  <a
href="http://www.elsevier.com/locate/jal/">Journal of Applied
Logic</a>, volume 7(1), March 2009 (Special Issue on ESCoR,
Empirically Successful Computerized Reasoning), pages 3-25.  <a
href="http://www.elsevier.com">Elsevier</a>.  (This article
superecedes the <a href="#clauseprocessors-iwil">IWIL 2006 paper</a>
below.)</li> </ul>

<ul> <li><a name="proofs-jar"> <span style="font-weight:
bold;">S. Ray</span>, <a href="http://www.cs.utexas.edu/~hunt">W. A. Hunt,
Jr.</a>, J. Matthews,
and <a href="http://www.cs.utexas.edu/~moore">J
S. Moore</a>. <a href="proofs-07/main.html">A Mechanical
Analysis of Program Verification
Strategies</a>.  <a href="http://www.springerlink.com/content/100280/">Journal
of Automated Reasoning</a>, volume 40(4), May 2008, pages
245-269.  <a href="http://www.springer.com">Springer</a>. (This
paper significantly generalizes the results
in <a href="#proofstyles-draft">2003 Draft</a>
and <a href="#proofstyles-fmcad">FMCAD 2004 paper</a>, and
presents them in terms more accessible to the general
audience.)  </li></ul>

<ul><li><a name="defexec-jfp"></a><a
href="http://thegreves.com/david">D. A. Greve</a>, <a
href="http://www.cs.utexas.edu/~kaufmann">M. Kaufmann</a>, <a
href="http://www.ccs.neu.edu/~pete">P. Manolios</a>, <a
href="http://www.cs.utexas.edu/~moore">J S. Moore</a>, <span
style="font-weight: bold;">S. Ray</span>, <a
href="http://www.cs.us.es/~jruiz">J. L. Ruiz-Reina</a>,
R. Sumners, D. Vroon, and <a
href="http://www.hokiepokie.org">M. Wilding</a>.  <a
href="defexec/main.html"> Efficient Execution in an Automated
Reasoning Environment</a>.  <a
href="http://www.cambridge.org/jfp">Journal of Functional
Programming</a>, volume 18(1), January 2008, pages 15-46.  <a
href="http://www.cambridge.org">Cambridge University Press</a>.  (For
a more detailed version of this work, see the <a
href="#defexec-tr">2006 Technical Report</a> below.) </li> </ul>
 
<ul><li><a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>,
M. S. Abadir, <a href="http://mtv.ece.ucsb.edu/licwang/">L. Wang</a>,
and <span style="font-weight: bold;">S. Ray</span>.  <a
href="functional-survey/main.html"> A Survey of Hybrid Technques for
Functional Verification</a>.  <a
href="http://www.computer.org/dt">IEEE Design & Test of Computers</a>,
volume 24(2), March-April 2007 (Special Issue on Advances in
Functional Validation through Hybrid Techniques), pages 112-122.  <a
href="http://www.computer.org/portal/site/ieeecs">IEEE Computer
Society</a>.  </li></ul>

<ul><li><a name="invariants-ieee"></a><span style="font-weight:
bold;">S. Ray</span> and R. Sumners.  <a
href="combination/main.html">Combining Theorem Proving with Model
Checking through Predicate Abstraction</a>.  <a
href="http://www.computer.org/dt">IEEE Design & Test of Computers</a>,
volume 24(2), March-April 2007 (Special Issue on Advances in
Functional Validation through Hybrid Techniques), pages 132-139.  <a
href="http://www.computer.org/portal/site/ieeecs">IEEE Computer
Society</a>.  (This article provides extensions and a high-level
presentation of the techniques described in the <a
href="#invariants-acl2">ACL2 2004 paper</a> and the <a
href="#invariants-tr">2005 Technical Report</a> below.)  </li></ul>

<h2>Publications in Conferences/Symposia</h2>

<ul><li><a name="icce-19"></a> <span style="font-weight:bold;">S. Ray</span>.  <span style="color:
  red;"><u>Safety, Security, and Reliability: The Automotive
  Robustness Problem and an Architectural
  Solution</u></span>.  To Appear
  In <a href="http://anirban-sengupta.com">A. Sengupta</a>
  and <a href="http://people.rit.edu/~dxkeec/">D. Kudithipudi</a>
  editors, <a href="http://www.icce.org/">37th IEEE
  International Conference on Consumer Electronics (ICCE
  2019)</a>, Las Vegas, NV, USA, January 2019.
  <a href="http://www.ieee.org">IEEE</a>.  <span style="color:
  blue;"><b>Invited Paper</b></span>
</li></ul>


<ul><li>A. P. Deb Nath,
<a href="http://swarup.ece.ufl.edu">S. Bhunia</a>,
and <b>S. Ray</b>.  <span style="color: red;"><u>ArtiFact:
Architecture and CAD Flow for Efficient Formal Verification
of SoC Security Policies</u></span>.  In W. Zhang, J. Xue,
Z. Shao, H. Li, Y. Wang, and W. Wen
editors, <a href="http://www.eng.ucy.ac.cy/theocharides/isvlsi18">
IEEE Computer Society Annual Symposium on VLSI (ISVLSI
2018)</a>, Hong Kong SAR, China, July 2018.
IEEE. </li></ul>

<ul><li>Y. Cao,
  H. Palombo, <a href="http://www.csee.usf.edu/~haozheng">H. Zheng</a>,
  and <b>S. Ray</b>.  <span style="color: red;"><u>Enhanced
  Observability for Post-Silicon Debug with On-Chip
  Communication Monitors</u></span>.  In W. Zhang, J. Xue,
  Z. Shao, H. Li, Y. Wang, and W. Wen
  editors, <a href="http://www.eng.ucy.ac.cy/theocharides/isvlsi18">
  IEEE Computer Society Annual Symposium on VLSI (ISVLSI
  2018)</a>, Hong Kong SAR, China, July 2018.
  IEEE. </li></ul>
  
<ul><li> <b>S. Ray</b>, W. Chen, and
  R. Cammarota.  <span style="color: red;"><u>Protecting the
  Supply Chain for Automotives and IoTs</u></span>.  To
  Appear In X. S. Hu, R. Aitken, V. Bertacco, and
  A. Raghunathan editors <a href="http://www.dac.com">55th
  Design Automation Conference (DAC 2018)</a>, San Fancisco,
  CA, USA, June 2018, pages
  89:1-89:4.  <a href="http://www.acm.org">ACM</a>.  <span style="color:
  blue;"><b>Invited Paper</b></span>
</li></ul>


<ul><li><a name="dac-18a"></a>
<a href="http://web.engr.illinois.edu/~dpal2/">D. Pal</a>,
A. Sharma, 
 <span style="font-weight:bold;">S. Ray</span>, F. M. de Paula, 
 and <a href="http://faculty.ece.illinois.edu/shobhav/">S. Vasudevan</a>.
<span style="color: red;"><u>Application Level Hardware
  Tracing for Scaling Post-silicon Debug</u></span>.  To
  Appear In X. S. Hu, R. Aitken, V. Bertacco, and
  A. Raghunathan editors <a href="http://www.dac.com">55th
  Design Automation Conference (DAC 2018)</a>, San Fancisco,
  CA, USA, June 2018, pages
  92:1-92:6.  <a href="http://www.acm.org">ACM</a>.  <span style="color:
  blue;"><b>Best Paper Nomination</b></span>
</li></ul>

<ul><li>A. P. Deb
Nath, <span style="font-weight:bold;">S. Ray</span>,
A. Basak, and
and <a href="http://swarup.ece.ufl.edu">S. Bhunia</a>.
<span style="color:red;"><u>System-on-Chip Security
Architecture and CAD Framework for Hardware
Patch</u></span>.  In Y. Shin, A. Takahashi, T. Kim, and
Y. Chen
editors, <a href="http://www.aspdac.com">23rd
Asia and South Pacific Design Automation Conference (ASP-DAC
2018)</a>, Jeju Island, Korea, January
2018.  <a href="http://www.acm.org">ACM</a>.
</li></ul>

<ul><li><a name="iccad-17"></a> <span style="font-weight:bold;">S. Ray</span>.  <span style="color:
  red;"><u>Transportation Security in the Era of Autonomous
  Vehicles: Challenges and Practice</u></span>.  In
  <a href="http://www.cse.unsw.edu.au/~sridevan/">S. Parameswaran</a>,
  <a href="https://vivo.brown.edu/display/rbahar">I. Bahar</a>,
  and <a href="http://users.ece.utexas.edu/~dpan">D. Pan</a>
  editors, <a href="http://iccad.com">36th International
  Conference on Computer-Aided Design (ICCAD 2017)</a>,
  Irvine, CA, USA, November
  2017.  <a href="http://www.ieee.org">IEEE</a>.  <span style="color:
  blue;"><b>Invited Paper</b></span>
</li></ul>

<ul><li>Y. Cao,
  H. Palombo, <a href="http://www.csee.usf.edu/~haozheng">H. Zheng</a>,
  <b>S. Ray</b>, and J. Yang.  <span style="color:
  red;"><u>A Post-silicon Trace Analysis Approach for
  System-on-Chip Protocol Debug</u></span>.  In O. Khan,
  S. Ozev, O. Sinanoglu, and U. Ogras
  editors, <a href="http://www.iccd-conf.com/">35th IEEE
  International Conference on Computer Design (ICCD
  2017)</a>, Boston, MA, USA, November 2017, pages 177-184.
  IEEE. </li></ul>


<ul><li> <b>S. Ray</b>,
    W. Chen, <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>,
    and
    <a href="http://aicps.eng.uci.edu">M. A. Al Faruque</a>.
  <span style="color: red;"><u>Extensibility in Automotive
  Security: Current Practice and Challenges</u></span>.  In
  M. McNamara, <a href="http://www3.nd.edu/~shu">X. S. Hu</a>,
  R. Aitken,
  and <a href="http://web.eecs.umich.edu/~valeria">V. Bertacco</a>
  editors, <a href="http://dac.com">54th International
  ACM/EDAC/IEEE Design Automation Conference (DAC 2016)</a>,
  Austin, TX, USA, June
  2016.  <a href="http://www.acm.org">ACM</a>.  <span style="color:
  blue;"><b>Invited Paper</b></span>
</li></ul> 

<ul><li><span style="font-weight:bold;">S. Ray</span>.
  <span style="color:red;"><u>System-on-Chip Security
Assurance for IoT Devices: Cooperations and
Conflicts</u></span>.  In D. Thelen, K. Tam, and
A. Pivoccari editors, <a href="http://ieee-cicc.org">IEEE
Custom Integrated Circuits Conference (CICC 2017)</a>,
Austin, TX, USA, April-May
2017.  <a href="http://www.ieee.org">IEEE</a>.
  <span style="color: blue;"><b>Invited Paper</b></span>
</li></ul>

<ul><li>R. Karam,
T. Hoque, <span style="font-weight:bold;">S. Ray</span>, 
<a href="http://tehranipoor.ece.ufl.edu/">M. Tehranipoor</a>,
and <a href="http://swarup.ece.ufl.edu">S. Bhunia</a>.  
<span style="color:red;"><u>MUTARCH: Architectural Diversity
for FPGA Device and IP Security</u></span>.  In N. Takagi
and <a href="http://users.ece.utexas.edu/~dpan">D. Pan</a>
editors, <a href="http://www.aspdac.com/aspdac2017">22nd
Asia and South Pacific Design Automation Conference (ASP-DAC
2017)</a>, Tokyo, Japan, January
2017.  <a href="http://www.acm.org">ACM</a>.
</li></ul>

<ul><li>R. Karam,
T. Hoque, <span style="font-weight:bold;">S. Ray</span>,
<a href="http://tehranipoor.ece.ufl.edu/">M. Tehranipoor</a>,
and <a href="http://swarup.ece.ufl.edu">S. Bhunia</a>.  
<span style="color:red;"><u>Robust Bitstream Protection in
  FPGA-based Systems through Low-Overhead
  Obfuscation</u></span>.
  In <a href="http://ccc.inaoep.mx/~rcumplido">R. Cumplido</a>,
  P. Athanas,
  and <href="http://rcs.uncc.edu/~rsass">R. Sass</a>
  editors, <a href="http://www.reconfig.org">2016
  International Conference on Reconfigurable Computing and
  FPGAs (ReConFig 2016)</a>, Cancun, Mexico, November
  2016.  <a href="http://www.ieee.org">IEEE</a>.
</li></ul>

<ul><li><a name="iccad-16"></a> <span style="font-weight:bold;">S. Ray</span>, 
<a href="http://www.ics.uci.edu/~harris/">I. Harris</a>,
<a href="http://www.informatik.uni-bremen.de/~fey/">G. Fey</a>,
  and <a href="http://msoeken.github.io/">M. Soeken</a>.  <span style="color:
  red;"><u>Multilevel Design Understanding: From
  Specification to Logic</u></span>.
In <a href="http://researcher.ibm.com/researcher/view.php?person=us-frankliu">F. Liu</a>,
<a href="http://www.cse.unsw.edu.au/~sridevan/">S. Parameswaran</a>,
  and <a href="https://vivo.brown.edu/display/rbahar">I. Bahar</a>
  editors, <a href="http://iccad.com">35th International
  Conference on Computer-Aided Design (ICCAD 2016)</a>,
  Austin, TX, USA, November
  2016.  <a href="http://www.ieee.org">IEEE</a>.  <span style="color:
  blue;"><b>Invited Paper</b></span>
</li></ul>

<ul><li><a name="iccd-16"></a>
 <span style="font-weight:bold;">S. Ray</span>, T. Hoque,
A. Basak,
and <a href="http://swarup.ece.ufl.edu">S. Bhunia</a>.
<span style="color: red;"><u>The Power Play: Security-Energy
  Trade-offs in the IoT Regime</u></span>.  In
  S. Ozev, <a href="http://eeweb.poly.edu/karri/">R. Karri</a>,
  <a href="http://www.engr.uconn.edu/~omer.khan/">O. Khan</a>,
  and O. Sinanoglu editors, Proceedings of
  the <a href="http://www.iccd-conf.com/">34th IEEE
  International Conference on Computer Design (ICCD
  2016)</a>, Phoenix, AZ, USA, October 2016, pages
  690-693.  <a href="http://www.ieee.org">IEEE</a>.  <span style="color:
  blue;"><b>Invited Paper</b></span>
</li></ul>

<ul><li><a name="socc-16"><span style="font-weight:
bold;">S. Ray</span>
and <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>.
<span style="color: red;"><u>Security Challenges in Mobile
and IoT Systems</u></span>.
In <a href="http://www.cacs.louisiana.edu/~dzhao/">D. Zhao</a>,
A. Marshall, K. Bhatia,
and <a href="http://http://www.green-ic.org/prof-massimo-alioto">M. Alioto</a>
editors, Proceedings of
the <a href="http://www.ieee-socc.org/">29th IEEE
International System-on-Chip Conference (SOCC 2016)</a>,
Seattle, WA, USA, September
2016.  <a href="http://www.ieee.org">IEEE</a>.  <span style="color:
blue;"><b>Invited Paper</b></span>
</li></ul>


<ul><li><a name="dac-16"></a> A. Basak,
<a href="http://swarup.ece.ufl.edu">S. Bhunia</a>,
and <span style="font-weight:bold;">S. Ray</span>.  <a href="dac-16/main.html">Exploiting
Design-for-Debug for Flexible SoC Security Architecture</a>.
In C. Alpert,
M. McNamara, <a href="http://www3.nd.edu/~shu">X. S. Hu</a>,
<a href="http://www.cad4x.kaist.ac.kr/professor">N. Chang</a>,
and <a href="http://web.eecs.umich.edu/~valeria">V. Bertacco</a>
editors, <a href="http://dac.com">53rd International
ACM/EDAC/IEEE Design Automation Conference (DAC 2016)</a>,
Austin, TX, USA, June 2016, pages
167:1-167:6.  <a href="http://www.acm.org">ACM</a>.
</li></ul>

<ul><li> 
<span style="font-weight:bold;">S. Ray</span>, <a href="http://swarup.ece.ufl.edu/">S. Bhunia</a>,
  <a href="http://www.eecs.ucf.edu/~jinyier/">Y. Jin</a>,
  and <a href="http://tehranipoor.ece.ufl.edu/">M. Tehranipoor</a>.
  Security Validation in IoT Space.
  In <a href="http://www.utdallas.edu/~yiorgos.makris/">Y. Makris</a>,
  S. Ravi,
  and <a href="https://lorenaanghel.wordpress.com/">L. Anghel</a>
  editors, Proceedings of
  the <a href="http://tttc-vts.org">34th IEEE VLSI Test
  Symposium (VTS 2016)</a>, Las Vegas, NV, USA, April 2016,
  page 1.
<a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>.  <span
style="color: blue;"><b>Invited Paper</b></span>  </li></ul>


<ul><li><a name="date-16a"></a>
 <a href="http://www.cs.pdx.edu/~zhenkun">Z. Yang</a>,
<a href="http://www.cs.pdx.edu/~kecheng">K. Hao</a>, 
 <a href="http://www.cs.pdx.edu/~congkai">K. Cong</a>, 
 <a href="http://www.cs.pdx.edu/~leil">L. Lei</a>,
 <span style="font-weight:bold;">S. Ray</span>,
and
<a href="http://www.cs.pdx.edu/~xie">F. Xie</a>.  <a href="date-16a/main.html">Validating
Scheduling Transformations for Behavioral Synthesis</a>.
In <a href="http://www.date-conference.org">Design,
Automation & Test in Europe (DATE 2016)</a>, Dresden,
Germany, March 2016, pages
1652-1657.  <a href="http://www.ieee.org">IEEE</a>.
</li></ul>

<ul><li><a name="date-16b"></a>F. Farahmandi, 
<a href="http://www.cise.ufl.edu/~prabhat">P. Mishra</a>,
and <span style="font-weight:bold;">S. Ray</span>.  
<a href="date-16b/main.html">Exploiting Transaction-Level
Models for Observability-Aware Post-silicon Test
Generation</a>.  In
<a href="http://www.date-conference.org">Design, Automation
& Test in Europe (DATE 2016)</a>, Dresden, Germany, March
2016, pages 1477-1480.  <a href="http://www.ieee.org">IEEE</a>.
</li></ul>

<ul><li><a name="isqed-14"></a><a href="http://www.csee.usf.edu/~zheng">H. Zheng</a>,
Y. Cao, <span style="font-weight:bold;">S. Ray</span>, and
J. Yang.
<a href="isqed-16/main.html">Protocol-Guided Analysis of
Post-silicon Traces Under Limited Observability</a>.  In
P. Wright,
<a href="http://www2.ece.gatech.edu/research/labs/GREEN/index_files/faculty.htm">S.
Mukhopadhyay</a>, and B. Cline
editors, <a href="http://www.isqed.org/">17th International
Symposium on Quality Electronic Design (ISQED 2016)</a>,
Santa Clara, CA, USA, March
2016.  <a href="http://www.ieee.org">IEEE</a>. </li></ul>

<ul><li><a name="iccad-15a"></a> A. Basak,
<a href="http://swarup.ece.ufl.edu">S. Bhunia</a>,
and <span style="font-weight:bold;">S. Ray</span>.  <a href="iccad-15b/main.html">A
Flexible Architecture for Systematic Implementation of SoC
Security Policies</a>.
In <a href="http://users.ece.cmu.edu/~dianam/">D. Marculescu</a>,
  <a href="http://researcher.ibm.com/researcher/view.php?person=us-frankliu">F. Liu</a>,
  and <a href="http://www.cse.unsw.edu.au/~sridevan/">S. Parameswaran</a>
  editors, <a href="http://iccad.com">34th International
  Conference on Computer-Aided Design (ICCAD 2015)</a>,
  Austin, TX, USA, November 2015, pages
  536-543.  <a href="http://www.ieee.org">IEEE</a>.
</li></ul>

<ul><li><a name="iccad-15b"></a>
 <span style="font-weight:bold;">S. Ray</span>
and <a href="http://www.eecs.ucf.edu/~jinyier/">Y. Jin</a>.  <a href="iccad-15c/main.html">Security
Policy Enforcement in Modern SoC Designs</a>.
In <a href="http://users.ece.cmu.edu/~dianam/">D. Marculescu</a>,
  <a href="http://researcher.ibm.com/researcher/view.php?person=us-frankliu">F. Liu</a>,
  and <a href="http://www.cse.unsw.edu.au/~sridevan/">S. Parameswaran</a>
  editors, <a href="http://iccad.com">34th International
  Conference on Computer-Aided Design (ICCAD 2015)</a>,
  Austin, TX, USA, November 2015, pages
  345-350.  <a href="http://www.ieee.org">IEEE</a>.  <span style="color:
  blue;"><b>Invited Paper</b></span>
</li></ul>

<ul><li><a name="iccad-15c"></a>
S. Ma, <a href="http://web.engr.illinois.edu/~dpal2/">D. Pal</a>,
R. Jiang,
 <span style="font-weight:bold;">S. Ray</span>,
 and <a href="http://faculty.ece.illinois.edu/shobhav/">S. Vasudevan</a>.
<a href="iccad-15a/main.html">Can't See the Forest for
  Trees: State Restoration's Limitations in Post-silicon
  Trace Signal Selection</a>.
  In <a href="http://users.ece.cmu.edu/~dianam/">D. Marculescu</a>,
  <a href="http://researcher.ibm.com/researcher/view.php?person=us-frankliu">F. Liu</a>,
  and <a href="http://www.cse.unsw.edu.au/~sridevan/">S. Parameswaran</a>
  editors, <a href="http://iccad.com">34th International
  Conference on Computer-Aided Design (ICCAD 2015)</a>,
  Austin, TX, USA, November 2015, pages
  1-8.  <a href="http://www.ieee.org">IEEE</a>.  <span
style="color: blue;"><b>Best
  Paper Nomination</b></span>
</li></ul>


<ul><li><a href="http://www.cs.cmu.edu/~tmurali">M. Talupur</a>, <span style="font-weight:
bold;">S. Ray</span>, and J. Erickson.  <span style="color:
red;"><u>Transaction Flows and Executable Models:
Formalization and Analysis of Message Passing
Protocols</u></span>.  In R. Kaivola
and <a href="http://www.ccs.neu.edu/~wahl">T. Wahl</a>
editors, Proceedings of
the <a href="http://www.fmcad.org/FMCAD15">15th
International Conference on Formal Methods in Computer-aided
Design (FMCAD 2015)</a>, Austin, TX, USA, September
2015, pages 168-175.  </li></ul>

<ul><li><a name="naecon-15"></a>R. Kannavara,
  C. J. Havlicek,
  B. Chen, <a href="http://www.markrtuttle.com">M. R. Tuttle</a>,
  K. Cong,
 <span style="font-weight:bold;">S. Ray</span>,
 and <a href="http://www.cs.pdx.edu/~xie">F. Xie</a>.
 <a href="naecon-15/main.html">Challenges and Opportunities
 with Concolic Testing</a>.  In
 <a href="https://en.wikipedia.org/wiki/Nikolaos_Bourbakis">N. Bourbakis</a>
 and S. Boddhu
 editors, <a href="http://naecon.org/2015/Naecon_2015_Schedule_Agenda_v8.pdf">2015
 IEEE National Aerospace Conference / Ohio Innovation Summit
 & IEEE Symposium on Monitoring & Surveillance Research
 (NAECON-OIS 2015)</a>, Dayton, OH, USA, June
 2015.  <a href="http://www.ieee.org">IEEE</a>.
</li></ul>


<ul><li><a name="dac-15"></a>
 <span style="font-weight:bold;">S. Ray</span>, J. Yang,
 A. Basak,
 and <a href="http://swarup.ece.ufl.edu">S. Bhunia</a>.
<a href="dac-15/main.html">Correctness and Security at Odds:
 Post-silicon Validation of Modern SoC Designs</a>.  In
 A. Cirkel, <a href="http://www3.nd.edu/~shu">X. S. Hu</a>,
 and R. Aitken editors,
 <a href="http://www.dac.com">52nd International
ACM/EDAC/IEEE Design Automation Conference (DAC 2015)</a>,
San Francisco, CA, USA, June
2015.  <a href="http://www.acm.org">ACM</a>.  <span style="color:
blue;"><b>Invited Paper</b></span>
</li></ul>


<ul>
<li>
 <a href="http://web.cecs.pdx.edu/~disha">D. Puri</a>, 
<a href="http://www.cs.pdx.edu/~kecheng">K. Hao</a>, <b>S. Ray</b>,
  and <a href="http://www.cs.pdx.edu/~xie">F. Xie</a>.  <a href="itp-14/main.html">Mechanical
  Certification of Loop Pipelining Transformations: A
  Preview</a>.
  In <a href="http://www.cs.uwyo.edu/~ruben">R. Gamboa</a>
  and <a href="http://www.doclsf.de/">G. Klein</a> editors,
  Proceedings of
  the <a href="http://www.cs.uwyo.edu/~ruben/itp-2014/">5th
  International Conference on Interactive Theorem Proving
  (ITP 2014)</a>, Vienna, Austria, July 2014, volume 8558
  of <a href="http://www.springer.de/comp/lncs/index.html">LNCS</a>,
  pages
  549-554.  <a href="http://www.springer.com">Springer</a>.
</li></ul>


<ul><li><a name="dac-14"></a>
 <a href="http://www.cs.pdx.edu/~zhenkun">Z. Yang</a>,
<a href="http://www.cs.pdx.edu/~kecheng">K. Hao</a>, 
 <a href="http://www.cs.pdx.edu/~congkai">K. Cong</a>, 
 <a href="http://www.cs.pdx.edu/~leil">L. Lei</a>,
 <span style="font-weight:bold;">S. Ray</span>,
and
<a href="http://www.cs.pdx.edu/~xie">F. Xie</a>.
<a href="dac-14/main.html">Scalable Certification Framework
for Behavioral Synthesis Front-End</a>.
In <a href="http://www.cs.tufts.edu/~soha">S. Hassoun</a>,
<a href="http://researcher.watson.ibm.com/researcher/view.php?person=us-alpert">C. Alpert</a>,
and <a href="http://www3.nd.edu/~shu">S. Hu</a> editors,
 <a href="http://www.dac.com/content/51st-dac">51st
International ACM/EDAC/IEEE Design Automation Conference
(DAC 2014)</a>, San Francisco, CA, USA, June
2014.  <a href="http://www.acm.org">ACM</a>. </li></ul>

<ul><li><a name="isqed-14"></a>K. Rahmani, 
<a href="http://www.cise.ufl.edu/~prabhat">P. Mishra</a>,
and <span style="font-weight:bold;">S. Ray</span>.  
<a href="isqed-14/main.html">Efficient Trace Signal
Selection Using Augmentation and ILP Techniques</a>.  In
M. Budnik, S. A. Alam, and P. Wright
editors, <a href="http://www.isqed.org/">15th International
Symposium on Quality Electronic Design (ISQED 2014)</a>,
Santa Clara, CA, USA, March 2014, pages
148-155.  <a href="http://www.ieee.org">IEEE</a>. </li></ul>

<ul><li><a name="date-14"></a>
<a href="http://www.cs.pdx.edu/~kecheng">K. Hao</a>,
<span style="font-weight:bold;">S. Ray</span>,
and <a href="http://www.cs.pdx.edu/~xie">F. Xie</a>.  <a href="date-14/main.html">Equivalence
Checking for Function Pipelining in Behavioral
Synthesis</a>.
In <a href="http://www.date-conference.org">Design,
Automation & Test in Europe (DATE 2014)</a>, Dresden,
Germany, March 2014. <a href="http://www.ieee.org">IEEE</a>.
</li></ul>

<ul><li><a name="iccd-13b"></a>
<a href="http://www.cs.pdx.edu/~zhenkun">Z. Yang</a>, 
<a href="http://www.cs.pdx.edu/~kecheng">K. Hao</a>,
<a href="http://www.cs.pdx.edu/~congkai">K. Cong</a>,
 <span style="font-weight:bold;">S. Ray</span>,
 and <a href="http://www.cs.pdx.edu/~xie">F. Xie</a>.
<a href="iccd-13b/main.html">Equivalence Checking for
Compiler Transformations in Behavioral Synthesis</a>.  In
<a href="http://www.cesr.ncsu.edu/gbyrd/">G. Byrd</a>,
<a href="http://es.cs.uni-kl.de/people/schneider/">K. Schneider</a>,
N. Chang, and S. Ozev editors, Proceedings of
the <a href="http://www.iccd-conf.com/">31st IEEE
International Conference on Computer Design (ICCD 2013)</a>,
Asheville, NC, USA, October 2013, pages
491-494.  <a href="http://www.ieee.org">IEEE</a>. </li></ul>

<ul><li><a name="iccd-13a"></a>K. Rahmani, 
<a href="http://www.cise.ufl.edu/~prabhat">P. Mishra</a>,
and <span style="font-weight:bold;">S. Ray</span>.  <a href="iccd-13a/main.html">Scalable
Trace Signal Selection Using Machine Learning</a>.  In
<a href="http://www.cesr.ncsu.edu/gbyrd/">G. Byrd</a>,
<a href="http://es.cs.uni-kl.de/people/schneider/">K. Schneider</a>,
N. Chang, and S. Ozev editors, Proceedings of
the <a href="http://www.iccd-conf.com/">31st IEEE
International Conference on Computer Design (ICCD 2013)</a>,
Asheville, NC, USA, October 2013, pages
384-389.  <a href="http://www.ieee.org">IEEE</a>. </li></ul>

<ul><li><a name="dac-13"></a>
 <a href="http://www.cs.pdx.edu/~zhenkun">Z. Yang</a>, <a href="http://www.cs.pdx.edu/~kecheng">K. Hao</a>, 
<span style="font-weight:bold;">S. Ray</span>, and
<a href="http://www.cs.pdx.edu/~xie">F. Xie</a>.
<a href="dac-13/main.html">Handling Design and
Implementation Optimizations in Equivalence Checking for
Behavioral Synthesis</a>. In
<a href="http://home.dei.polimi.it/sciuto/About%20Me.html">D. Sciuto</a>
and
<a href="http://researcher.watson.ibm.com/researcher/view.php?person=us-alpert">C. Alpert</a>
editors, <a href="http://www.dac.com/content/50th-dac">50th
International ACM/EDAC/IEEE Design Automation Conference
(DAC 2013)</a>, Austin, TX, USA, June
2013.  <a href="http://www.acm.org">ACM</a>. </li></ul>


<ul><li><a name="dac-12"></a><a href="http://www.cs.pdx.edu/~kecheng">K. Hao</a>,
<span style="font-weight:bold;">S. Ray</span>,
and <a href="http://www.cs.pdx.edu/~xie">F. Xie</a>.  <a href="dac-12/main.html">Equivalence
Checking for Behaviorally Synthesized Pipelines</a>.  In
P. Groeneveld,
<a href="http://home.dei.polimi.it/sciuto/About%20Me.html">D. Sciuto</a>,
and <a href="http://www.cs.tufts.edu/~soha">S. Hassoun</a>,
editors, <a href="http://www.dac.com/content/49th-dac">49th International
ACM/EDAC/IEEE Design Automation Conference (DAC 2012)</a>, San
Francisco, CA, USA, June 2012, pages
344-349.  <a href="http://www.acm.org">ACM</a>. </li></ul>

<ul><li><a name="flash-fmcad"></a><span style="font-weight:
bold;">S. Ray</span>
and <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>.
Verification and Testing Challenges with High-level
Synthesis.  In M. Renovell and C. Thibeault, editors,
Proceedings of
the <a href="http://www.tttc-vts.org/public_html/new/2010/index.php">28th
IEEE VLSI Test Symposium (VTS 2010)</a>, Santa Cruz, CA,
USA, April 2010, page
250.  <a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>.  <span
style="color: blue;"><b>Invited Paper</b></span>   </li></ul>

<ul><li><a name="flash-isqed"></a><span style="font-weight:
bold;">S. Ray</span>, <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>,
T. Portlock, and R. Syzdek.  <a href="isqed-10/main.html">Modeling and
Verification of Industrial Flash Memories</a>.  In P. Chatterjee and
K. Gadepally, editors, Proceedings of
the <a href="http://www.isqed.org">11th International Symposium on
Quality Electronic Design (ISQED 2010)</a>, San Jose, CA, USA, March
2010, pages 705-712.  <a href="http://www.ieee.org">IEEE</a>.  (This
paper provides a uniform exposition of the techniques presented in
the <a href="#flash-fmcad">FMCAD 2007 paper</a> and
the <a href="#flash-nvmts">NVMTS 2008 paper</a>, and demonstrates
their application on industrial designs.)  </li></ul>

<ul><li> <a name="date10"></a><a
href="http://www.cs.pdx.edu/~kecheng">K. Hao</a>, <a
href="http://www.cs.pdx.edu/~xie">F. Xie</a>, <span
style="font-weight: bold;">S. Ray</span>, and J. Yang.  <a
href="date-10/main.html">Optimizing Equivalence Checking for
Behavioral Synthesis</a>.  In <a
href="http://www.date-conference.org">Design, Automation & Test in
Europe (DATE 2010)</a>, Dresden, Germany, March 2010. <a
href="http://www.ieee.org">IEEE</a>. (This paper presents several
optimizations to scale up the framework presented in the <a
href="#atva09">ATVA 2009 paper</a> to large-scale synthesized RTL
designs.)</li></ul>

<ul><li><span style="font-weight: bold;">S. Ray</span>
and <a href="http://www.cs.utexas.edu/~hunt">W. A. Hunt,
Jr</a>.  <a href="fmcad-09/main.html">Connecting Pre-silicon and
Post-silicon Verification</a>.
In <a href="http://fmv.jku.at/biere">A. Biere</a> and C.  Pixley,
editors, Proceedings of the <a href="http://fmv.jku.at/fmcad09">9th
International Conference on Formal Methods in Computer-aided Design
(FMCAD 2009)</a>, Austin, TX, USA, November 2009, pages
160-163.  <a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>.</li></ul>

<ul><li><a name="atva09"></a><span style="font-weight:
bold;">S. Ray</span>, <a
href="http://www.cs.pdx.edu/~kecheng">K. Hao</a>, <a
href="http://ttic.uchicago.edu/~chenyan">Y. Chen</a>, <a
href="http://www.cs.pdx.edu/~xie">F. Xie</a>, and J. Yang.  <a
href="atva-09/main.html">Formal Verification for High-Assurance
Behavioral Synthesis</a>.  In <a
href="http://www.iist.unu.edu/~lzm">Z. Liu</a> and <a
href="http://www.cs.aau.dk/~apr">A. P. Ravn</a>, editors, Proceedings
of the <a href="http://www.iist.unu.edu/atva09">7th International
Symposium on Automated Technology for Verification and Analysis (ATVA
2009)</a>, Macao SAR, China, October 2009, volume 5799 of <a
href="http://www.springer.de/comp/lncs/index.html">LNCS</a>, pages
337-351.  <a href="http://www.springer.com">Springer</a>.  (See also
the <a href="#date10">DATE 2010 paper</a> for several
optimizations to scale up the techniques discussed in this paper to
practical designs.)</li></ul>

<ul><li><a href="http://www.cs.utexas.edu/~hunt">W. A. Hunt, Jr.</a>,
<a href="http://www.cs.utexas.edu/~rkrug">R. B. Krug</a>, <span style="font-weight:
bold;">S. Ray</span>,
and <a href="http://www.cs.utexas.edu/~byoung">W. D. Young</a>.  <a href="information-flow-08/main.html">Mechanized
Information Flow Analysis through Inductive Assertions</a>.
In <a href="http://es.fbk.edu/people/cimatti">A. Cimatti</a>
and <a href="http://verify.stanford.edu/rjones">R. B. Jones</a>,
editors, Proceedings of the <a href="http://www.fmcad.org/2008">8th
International Conference on Formal Methods in Computer-aided Design
(FMCAD 2008)</a>, Portland, OR, USA, November 2008, pages
227-230.  <a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>.</li></ul>

<ul><li><a name="flash-nvmts"></a><span style="font-weight:
bold;">S. Ray</span>
and <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>.  <a href="flash-nvm-08/main.html">Abstracting
and Verifying Flash Memories</a>.  In K. Campbell, editor, Proceedings
of the <a href="http://www.nvmts.org">9th Non-Volatile Memory
Technology Symposium (NVMTS 2008)</a>, Pacific Grove, CA, USA,
November 2008, pages 100-104.  <a href="http://www.ieee.org">IEEE</a>.
(This paper and the
<a href="#flash-fmcad">FMCAD 2007 paper</a> are superceded by the <a
href="#flash-isqed">ISQED 2010 paper</a> above.)</li></ul>

<ul><li><a name="flash-fmcad"></a><span style="font-weight:
bold;">S. Ray</span>
and <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>.  <a href="flash-07/main.html">A
Mechanized Refinement Framework for Analysis of Custom
Memories</a>.  In J. Baumgartner
and <a href="http://www.cse.chalmers.se/~ms/">M. Sheeran</a>,
editors, Proceedings of
the <a href="http://www.fmcad.org/2007">7th International
Conference on Formal Methods in Computer-aided Design (FMCAD
2007)</a>, Austin, TX, USA, November 2007, pages
239-242. <a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>.  (This paper and
the <a href="#flash-nvmts">NVMTS 2008 paper</a> are
superceded by the <a href="#flash-isqed">ISQED 2010
paper</a> above.)  <span
style="color: blue;"><b>Best Paper Nomination</b></span> </li></ul>

<ul><li><a name="cutpoints-lpar">J. Matthews, <a
href="http://www.cs.utexas.edu/~moore">J S. Moore</a>, <span
style="font-weight: bold;">S. Ray</span>, and D. Vroon.  <a
href="symbolic-lpar/main.html"> Verification Condition Generation via
Theorem Proving</a>.  In <a
href="http://www.lix.polytechnique.fr/~hermann">M. Hermann</a> and <a
href="http://www.voronkov.com">A. Voronkov</a>, editors, Proceedings
of the <a
href="http://www.lix.polytechnique.fr/~hermann/LPAR2006/">13th
International Conference on Logic for Programming, Artificial
Intelligence, and Reasoning (LPAR 2006)</a>, Phnom Penh, Cambodia,
November 2006, volume 4246 of <a
href="http://www.springer.de/comp/lncs/index.html">LNCS</a>, pages
362-376.  <a href="http://www.springer.com">Springer</a>. (Some
preliminary results of this paper are described in the <a
href="#cutpoints-draft">2005 draft</a> below.)</a></li></ul>

<ul> <li><a name="proofstyles-fmcad"></a><span style="font-weight:
bold;">S. Ray</span> and <a href="http://www.cs.utexas.edu/~moore">J
S. Moore</a>.  <a href="proof-styles/main.html"> Proof Styles in
Operational Semantics</a>.
In <a href="http://www.cs.ubc.ca/spider/ajh/">A. J. Hu</a> and
A. K. Martin, editors, Proceedings of
the <a href="http://www.fmcad.org/2004">5th International Conference
on Formal Methods in Computer-aided Design (FMCAD 2004)</a>, Austin,
TX, USA, November 2004, volume 3312
of <a href="http://www.springer.de/comp/lncs/index.html">LNCS</a>,
pages 67-81.  <a href="http://www.springer.com">Springer</a>. (For a
more detailed presentation, see the <a href="#proofstyles-draft">2003
draft</a> below.  See also the <a href="#proofs-jar">2008 JAR
article</a> above for significant generalizations of the
results.)  </li> </ul>

<ul> <li> <span style="font-weight: bold;">S. Ray</span>
and <a href="http://www.cs.utexas.edu/~hunt">W. A. Hunt,
Jr</a>.  <a href="pipelines/main.html"> Deductive Verification of
Pipelined Machines Using First-order Quantification</a>.
In <a href="http://www.cis.upenn.edu/~alur/">R. Alur</a>
and <a href="http://www.dcs.warwick.ac.uk/~doron/"> D. A. Peled</a>,
editors, Proceedings of
the <a href="http://www.dcs.warwick.ac.uk/CAV/">16th International
Conference on Computer-aided Verification (CAV 2004)</a>, Boston, MA,
USA, July 2004, volume 3114
of <a href="http://www.springer.de/comp/lncs/index.html">LNCS</a>,
pages 31-43.  <a href="http://www.springer.com">Springer</a>.
</li> </ul>

<h2>Publications in Peer-reviewed Workshops</h2>


<ul><li><a href="http://web.cecs.pdx.edu/~disha">D. Puri</a>, <b>S. Ray</b>,
  <a href="http://www.cs.pdx.edu/~kecheng">K. Hao</a>,
and <a href="http://www.cs.pdx.edu/~xie">F. Xie</a>.  <a href="acl2-14/main.html">Using
ACL2 to Verify Loop Pipelining in Behavioral Synthesis</a>.
In <a href="http://www.cs.ru.nl/~freekver">F. Verbeek</a>
and <a href="http://www.win.tue.nl/~jschmalt">J. Schmaltz</a>,
editors, <a href="http://arxiv.org/html/1406.1238v1">Proceedings</a>
of
the <a href="http://vsl2014.at/meetings/ACL2-index.html">12th
International Workshop on the ACL2 Theorem Prover and Its
Applications (ACL2 2014)</a>, Vienna, Austria, July 2013.
volume 152 of <a href="http://www.eptcs.org">EPTCS</a>,
pages 111-128.
</li></ul>

<ul><li><a href="http://web.cecs.pdx.edu/~disha">D. Puri</a>, <b>S. Ray</b>,
  and <a href="http://www.cs.pdx.edu/~xie">F. Xie</a>.  <span style="color:
  red;"><u>Towards Certifiable Loop Pipelining
  Transformations in Behavioral Synthesis</u></span>.  In
  <a href="http://www.miroslav-velev.com">M. Velev</a>,
  editor, Proceedings of
  the <a href="http://www.miroslav-velev.com/cfv13.html">8th
  International Workshop on Constraints in Formal
  Verification (CFV 2013)</a>, San Jose, CA, USA, November
  2013.
</li></ul>

<ul><li>O. Olivo, <span style="font-weight:
bold;">S. Ray</span>, <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>,
and V. Vedula.  <a href="mtv-11/main.html">A Unified Formal
Framework for Analyzing Functional and Speed-path
Properties</a>.  In
M. S. Abadir, <a href="http://mtv.ece.ucsb.edu/licwang/">L. Wang</a>,
and <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>,
editors, Proceedings of
the <a href="http://mtvcon.org/program-archives/MTV2011.pdf">12th
International Workshop on Microprocessor Test and
Verification, Common Challenges and Solutions (MTV
2011)</a>, Austin, TX, USA, December 2011, pages
44-45.  <a href="http://www.ieee.org">IEEE</a>.
</li></ul>

<ul><li><a name="ec2-11"> <span style="font-weight: bold;">S. Ray</span> and R.
Sumners.  <a href="ec2-11/main.html">A Theorem Proving Approach for
Verification of Reactive Concurrent Programs</a>.  In
<a href="http://research.microsoft.com/en-us/people/sburckha">S. Burckhardt</a>,
<a href="http://www.cse.psu.edu/~swarat">S. Chaudhury</a>,
<a href="http://www.cs.toronto.edu/~azadeh">A. Farzan</a>, 
<a href="http://www.cs.utah.edu/~ganesh">G. Gopalakrishnan</a>,
<a href="http://www.cis.udel.edu/~siegel">S. Siegel</a>, and
<a href="http://www.forsyte.tuwien.ac.at/~veith">H. Veith</a>,
editors, <a href="http://www.cse.psu.edu/~swarat/ec2">4th
International Workshop on Exploiting Concurrency Efficiently and
Correctly (EC<sup>2</sup> 2011)</a>, Salt Lake City, UT, USA, July
2011.  (This is a short five-page initial summary of the work.  For a
detailed presentation, see
the <a href="#jar-12">2012 JAR article</a>.)
</li></ul>

<ul><li><span style="font-weight:
bold;">S. Ray</span>.  <a href="rtl-08/main.html">Abstraction as a
Practical Debugging Tool</a>.  In
M. S. Abadir, <a href="http://mtv.ece.ucsb.edu/licwang/">L. Wang</a>,
and <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>, editors,
Proceedings of
the <a href="http://mtvcon.org/program-archives/MTV2008.pdf">9th
International Workshop on Microprocessor Test and Verification, Common
Challenges and Solutions (MTV 2008)</a>, Austin, TX, USA, December
2008, pages
45-48.  <a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>.</li> </ul>

<ul> <li> <span style="font-weight: bold;">S. Ray</span>
and <a href="http://www.cs.utexas.edu/~hunt">W. A. Hunt,
Jr</a>.  <a href="voting-07/main.html">Mechanized Certification of
Secure Hardware Designs</a>.  In
M. S. Abadir, <a href="http://mtv.ece.ucsb.edu/licwang/">L. Wang</a>,
and <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>, editors,
Proceedings of
the <a href="http://mtvcon.org/program-archives/MTV2007.pdf">8th
International Workshop on Microprocessor Test and Verification, Common
Challenges and Solutions (MTV 2007)</a>, Austin, TX, USA, December
2007, pages
25-32.  <a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>.</li> </ul>

<ul> <li> <span style="font-weight:
bold;">S. Ray</span>.  <a href="while-07/main.html">A Generalized
Solution for the While Challenge</a>.  Rump Session Presentation.
In <a href="http://www.cs.uwyo.edu/~ruben">R. Gamboa</a>, <a href="http://www.cs.utexas.edu/~sawada">J. Sawada</a>,
and <a href="http://www.cs.uwyo.edu/~cowles">J. Cowles</a>, editors,
Proceedings of the <a href="http://www.cs.uwyo.edu/~ruben/acl2-07">7th
International Workshop on the ACL2 Theorem Prover and its Applications
(ACL2 2007)</a>, Austin, TX, USA, November 2007, pages
83-84.  </li> </ul>

<ul><li> <a name="clauseprocessors-iwil"></a><a
href="http://www.cs.utexas.edu/~kaufmann">M. Kaufmann</a>, <a
href="http://www.cs.utexas.edu/~moore">J S. Moore</a>, <span
style="font-weight: bold;">S. Ray</span>, and <a
href="http://www.cs.utexas.edu/~reeber">E. Reeber</a>.  <a
href="external/main.html"> Integrating External Deduction Tools with
ACL2</a>.  In <a
href="http://www.ags.uni-sb.de/~chris/">C. Benzm&uuml;ller</a>, <a
HREF="http://www.ecs.soton.ac.uk/people/bf">B. Fischer</a>, and <a
href="http://www.cs.miami.edu/~geoff">G.  Sutcliffe</a>, editors, <a
href="http://www.cs.miami.edu/~geoff/Conferences/IWIL-6/IWIL-6Proceedings.pdf">Proceedings</a>
of the <a
href="http://www.cs.miami.edu/~geoff/Conferences/IWIL-6/">6th
International Workshop on the Implementation of Logics (IWIL
2006)</a>, Phnom Penh, Cambodia, November 2006, volume <a
href="http://CEUR-WS.org/Vol-212">212</a> of <a
href="http://ceur-ws.org">CEUR Workshop Proceedings</a>, pages 7-26.
(This paper is superceded by the <a href="#clauseprocessors-jal">2009
JAL article</a>.)  </li></ul>


<ul><li><a name="tail-acl2"><span style="font-weight:
bold;">S. Ray</span>.  <a href="tail/main.html">Quantification in
Tail-recursive Function Definitions</a>.
In <a href="http://www.ccs.neu.edu/~pete">P. Manolios</a>
and <a href="http://www.hokiepokie.org">M. Wilding</a>,
editors, <a href="http://www.lulu.com/content/380599">Proceedings</a>
of the <a href="http://www.ccs.neu.edu/~pete/acl206/">6th
International Workshop on the ACL2 Theorem Prover and Its Applications
(ACL2 2006)</a>, Seattle, WA, USA, August 2006, volume 205 of ACM
International Conference Proceeding Series, pages
95-98.  <a href="http://www.acm.org">ACM</a>.  (An error later
identified in this paper has been corrected in
the <a href="#tail-tr">2008 Technical Report</a>.)</li> </ul>

<ul><li><a name="invariants-acl2"></a>R. Sumners and <span
style="font-weight: bold;">S. Ray</span>.  <a
href="invariants/main.html"> Reducing Invariant Proofs to Finite
Search via Rewriting</a>.  In <a
href="http://www.cs.utexas.edu/~kaufmann">M. Kaufmann</a> and <a
href="http://www.cs.utexas.edu/~moore">J S. Moore</a>, editors,
<a href="http://www.cs.utexas.edu/~moore/acl2/workshop-2004/">5th
International Workshop on the ACL2 Theorem Prover and Its Applications
(ACL2 2004)</a>, Austin, TX, USA, November 2004. (For follow-up
extensions, see the <a href="#invariants-tr">2005 Technical Report</a>
below.  See also the <a href="#invariants-ieee">2007 D&T article</a>
above for further extensions and a high-level presentation.)</li></ul>

<ul> <li><span style="font-weight: bold;">S. Ray</span>.  <a
href="defpun-exec/main.html"> Attaching Efficient Executability to
Partial Functions in ACL2</a>.  In <a
href="http://www.cs.utexas.edu/~kaufmann">M. Kaufmann</a> and <a
href="http://www.cs.utexas.edu/~moore">J S. Moore</a>, editors,
<a href="http://www.cs.utexas.edu/~moore/acl2/workshop-2004/">5th
International Workshop on the ACL2 Theorem Prover and Its Applications
(ACL2 2004)</a>, Austin, TX, USA, November 2004. </li></ul>


<ul> <li><a name="ltl-acl2"> <span style="font-weight:
bold;">S. Ray</span>, J. Matthews</a>, and <a
href="http://www.markrtuttle.com">M. Tuttle</a>.  <a
href="ltl-reductions/main.html"> Certifying Compositional Model
Checking Algorithms in ACL2</a>.  In <a
href="http://www.cs.utexas.edu/~hunt">W. A. Hunt, Jr.</a>, <a
href="http://www.cs.utexas.edu/~kaufmann">M. Kaufmann</a>, and <a
href="http://www.cs.utexas.edu/~moore">J S. Moore</a>, editors, <a
href="http://www.cs.utexas.edu/~moore/acl2/workshop-2003/">4th
International Workshop on the ACL2 Theorem Prover and Its Applications
(ACL2 2003)</a>, Boulder, CO, USA, July 2003.  (Some of the proof
complexities discussed here were later eliminated in the <a
href="#ltl-holacl2">2010 JAR article</a>.  Also, the connection to
external tools advocated here subsequently led the research discussed
in the <a href="#clauseprocessors-iwil">IWIL 2006 paper</a> and the <a
href="#clauseprocessors-jal">2009 JAL article</a>.)</li> </ul>

<ul><li><span style="font-weight: bold;">S. Ray</span> and R. Sumners.
<a href="stobj-qsort/main.html"> Verification of an In-place Quicksort
in ACL2</a>.  In <a
href="http://tima.imag.fr/VDS/PPerso/PageDBorrione.html">D. Borrione</a>,
<a href="http://www.cs.utexas.edu/~kaufmann">M. Kaufmann</a>, and
<a href="http://www.cs.utexas.edu/~moore">J S. Moore</a>,
editors, Proceedings of the <a
href="http://www.cs.utexas.edu/~moore/acl2/workshop-2002/">3rd
International Workshop on the ACL2 Theorem Prover and Its Applications
(ACL2 2002)</a>, Grenoble, France, April 2002, pages 204-212.</li>
</ul>




<h2>Technical Reports, Drafts, and Miscellaneous Writings</h2>

<ul><li><span style="font-weight:
bold;">S. Ray</span>, <a href="http://vlsisp.korea.ac.kr/xe/Professor">J. Park</a>,
and <a href="http://swarup.ece.ufl.edu">S. Bhunia</a>.
Wearables, Implants, and Internet of Things.  Guest
Editorial, <a href="http://www.computer.org/web/tmscs">IEEE
Transactions on Multi-Scale Computing Systems</a>.
<a href="http://www.computer.org/portal/site/ieeecs">IEEE
Computer Society</a>.</li></ul>

<ul><li><a name="jetta-13"> 
 <span style="font-weight:bold;">S. Ray</span>, 
<a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>,
M. S. Abadir,
and <a href="http://mtv.ece.ucsb.edu/licwang">L. Wang</a>.
Test and Verification Challenges in Future Microprocessor
and SoC Designs.  Guest
Editorial, <a href="http://www.springer.com/engineering/circuits+%26+systems/journal/10836">Journal
of Electronic Testing: Theory and Applications</a>, volume
29(5), October 2013, pages
621-623.  <a href="http://www.springer.com">Springer</a>.</li> </ul>

<ul><li><a href="http://www-verimag.imag.fr/~jobstman/">B. Jobstmann</a>
and <span style="font-weight: bold;">S. Ray</span>, Preface,
<a href="http://www.cs.utexas.edu/users/hunt/FMCAD/FMCAD13/proceedings.shtml">Proceedings</a>
of the <a href="http://www.fmcad.org/FMCAD13">13th
International Conference on Formal Methods in Computer-Aided
Design (FMCAD 2013)</a>, October 2013. </li></ul>

<ul><li><a name="todaes-12"> 
 <span style="font-weight:bold;">S. Ray</span>, <a href="http://www.cerc.utexas.edu/~jay">J. Bhadra</a>,
M. S. Abadir, <a href="http://mtv.ece.ucsb.edu/licwang">L. Wang</a>,
and <a href="http://www.nec-labs.com/~agupta">A. Gupta</a>.
Verification Challenges in the Concurrent World.  Guest
Editorial, <a href="http://todaes.acm.org">ACM Transactions
on Design Automation of Electronic Systems (ACM TODAES)</a>,
volume 17(3), June 2012, pages
19.1-19.3.  <a href="http://www.acm.org">ACM</a>.</li> </ul>


<ul><li>S. Goel and <span style="font-weight:
bold;">S. Ray</span>.  <a href="http://www.cs.utexas.edu/~moore/acl2/contrib/POLISHING-PROOFS-TUTORIAL.html">A
Beginner's Guide to Developing and Polishing ACL2 Proofs</a>.
Incorporated in
the <a href="http://www.cs.utexas.edu/~moore/acl2/current/acl2-doc.html#User's-Manual">ACL2
User's Manual</a>, June 2011.  </li></ul>

<ul><li><a name="acl2-report"><span style="font-weight:
bold;">S. Ray</span>.  <a href="reasoner/main.html">ACL2 2009: Eighth
International Workshop on the ACL2 Theorem Prover and Its
Applications</a>.  News Report in <a
href="http://www.thereasoner.org">The Reasoner</a>, volume 3(5), June
2009, page 11. </li></ul>

<ul><li><a name="hls-tr"><span style="font-weight:
bold;">S. Ray</span>, <a
href="http://ttic.uchicago.edu/~chenyan">Y. Chen</a>, <a
href="http://www.cs.pdx.edu/~xie">F. Xie</a>, and J. Yang.  <a
href="hls-08/main.html">Combining Theorem Proving and Model Checking
for Certification of Behavioral Synthesis Flows</a>.  Technical Report
TR-08-48, Department of Computer Science, University of Texas at
Austin, December 2008.  8 pages.</li></ul>

<ul><li><a name="tail-tr"><span style="font-weight:
bold;">S. Ray</span>.  <a href="tail-08/main.html">A Precise
Characterization of Extended Tail-recursive Definitions</a>.
Technical Report TR-08-47, Department of Computer Science, University
of Texas at Austin, November 2008.  (This paper corrects an error in
the <a href="#tail-acl2">ACL2 2006 paper</a> above.)</li></ul>

<ul><li><span style="font-weight: bold;">S. Ray</span>.  <a
href="quantification-tutorial/main.html">A Beginner's Guide to
Reasoning about Quantification in ACL2</a>.  Incorporated in the <a
href="http://www.cs.utexas.edu/~moore/acl2/current/acl2-doc.html#User's-Manual">ACL2
User's Manual</a>, August 2008.  </li></ul>

<ul><li><span style="font-weight: bold;">S. Ray</span>.  <a
href="x86-08/main.html">Towards a Formalization of the X86 Instruction
Set Architecture</a>.  Technical Report TR-08-15, Department of
Computer Science, University of Texas at Austin, March 2008.  10
pages. </li></ul>

<ul><li><a href="http://www.cs.utexas.edu/~hunt">W. A. Hunt, Jr.</a>,
<a href="http://www.cs.utexas.edu/~kaufmann">M. Kaufmann</a>, <a
href="http://www.cs.utexas.edu/~rkrug">R. B. Krug</a>, and <span
style="font-weight: bold;">S. Ray</span>.  <a
href="routers-08/main.html">Formalizing Routing Models in ACL2</a>.
Technical Report TR-08-11, Department of Computer Science, University
of Texas at Austin, March 2008.  54 pages. </li></ul>

<ul><li><a name="defexec-tr"> <a
href="http://thegreves.com/david">D. A. Greve</a>, <a
href="http://www.cs.utexas.edu/~kaufmann">M. Kaufmann</a>, <a
href="http://www.ccs.neu.edu/~pete">P. Manolios</a>, <a
href="http://www.cs.utexas.edu/~moore">J S. Moore</a>, <span
style="font-weight: bold;">S. Ray</span>, <a
href="http://www.cs.us.es/~jruiz">J. L. Ruiz-Reina</a>, R. Sumners,
D. Vroon, and <a href="http://www.hokiepokie.org">M. Wilding</a>.  <a
href="defexec-tr/main.html"> Efficient Execution in an Automated
Reasoning Environment</a>.  Technical Report TR-06-59, Department of
Computer Science, University of Texas at Austin, November 2006.  53
pages.  (This paper provides a more detailed presentation of the work
described in the <a href="#defexec-jfp">2008 JFP article</a> above.)
</li> </ul>

<ul><li><a name="invariants-tr"></a>R. Sumners and <span
style="font-weight: bold;">S. Ray</span>.  <a
href="invariant-proof/main.html"> Proving Invariants via Rewriting and
Abstraction</a>.  Technical Report TR-05-35, Department of Computer
Science, University of Texas at Austin, July 2005. 13 pages. (This
paper extends the <a href="#invariants-acl2">ACL2 2004 paper</a>
above.  See also the <a href="#invariants-ieee">2007 D&T article</a>
above for further extensions and a high-level presentation of the
techniques.)  </li> </ul>

<ul><li><a name="cutpoints-draft"></a>J. Matthews, <a
href="http://www.cs.utexas.edu/~moore">J S. Moore</a>, <span
style="font-weight: bold;">S. Ray</span>, and D. Vroon.  <a
href="symbolic/main.html">A Symbolic Simulation Approach to
Assertional Program Verification</a>.  Draft, January 2005.  13 pages.
(The results of this paper are improved in the <a
href="#cutpoints-lpar">LPAR 2006 paper</a> above.)  </ul>

<ul> <li><a name="proofstyles-draft"></a><span style="font-weight:
bold;">S. Ray</span> and <a
href="http://www.cs.utexas.edu/~moore">J S. Moore</a>. <a
href="proof-styles-draft/main.html"> Proof Styles in Operational
Semantics</a>.  Draft, December 2003.  29 pages.  (This paper is a
more detailed version of the <a href="#proofstyles-fmcad">FMCAD 2004
paper</a> above, and explains most of the proofs involved.  See also
the <a href="#proofs-jar">JAR article</a> above for significant
generalizations of the results.)</li> </ul>

<ul><li><span style="font-weight: bold;">S. Ray</span>.  <a
href="proposal/main.html"> Using Theorem Proving with Algorithmic
Techniques for Large-Scale System Verification</a>.  Ph.D. Oral
Proposal, Department of Computer Science, University of Texas at
Austin, November 2003.  33 pages. </li> </ul>

<ul><li>R. D. Blumofe, <a
href="http://www.cs.utexas.edu/~plaxton">C. G. Plaxton</a>, and
<span style="font-weight: bold;">S. Ray</span>.  <a
href="cdeq/main.html"> Verification of a Concurrent Deque
Implementation</a>.  Technical Report TR-99-11, Department of Computer
Science, University of Texas at Austin, June 1999.  20 pages. </li>
</ul>

<br>
<br>


</body>
</html>
