Project1_part3.sv - This file contains the code for a pipelined MAC module. A register is added between the multiplier and adder.
Project1_part3_mul_pp.sv - In addition to the above pipeline the multiplier is also pipelined(the code shows a 4-stage pipelined multiplier)
						   The pipeline stages can be changed in the code.
testbench_part3.sv - This file contains the testbench that can be used to test both the above designs.
out_part3 - This text file contains the synthesys result for the design in "Project1_part3.sv" with the maximum possible frequency.
out_part3_mul4_pp - This text file contains the synthesys result for the design in "Project1_part3_mul_pp.sv " with the maximum possible frequency.