<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>CV</title>
    <link href="css/style.css" rel="stylesheet" />
    <script src="javascript/header-footer.js"></script>
</head>

<body>
    <main-header></main-header>
    <main id="main">
        <section id="cv">
            <div class="container">
                <h2>CV</h2>
                <div class="last_updated">Last updated: 22nd September 2025</div>
                <div class="education">
                    <h3>Education</h3>
                    <div class="row">
                        <div class="education_box">
                            <div class="ubi_img"><img src="assets/images/phd.png" alt="phd" /></div>
                            <h4>PhD, Electrical Engineering</h4>
                            <div class="university">Ecole de Technologie Superieure (ETS) - Canada</div>
                            <p>April 2021 – October 2025</p>
                        </div>
                        <div class="education_box">
                            <div class="ubi_img"><img src="assets/images/msc.png" alt="msc" /></div>
                            <h4>MSc, Electrical and Computer Engineering</h4>
                            <div class="university">Antalya Bilim University (ABU) - Turkey</div>
                            <p>July 2018 - March 2021</p>
                        </div>
                        <div class="education_box">
                            <div class="ubi_img"><img src="assets/images/bsc.png" alt="bsc" /></div>
                            <h4>BSc, Electrical and Computer Engineering</h4>
                            <div class="university">Middle East Technical University (METU) - Turkey</div>
                            <p>July 2018 - March 2021</p>
                        </div>
                    </div>
                </div>
             
                <div class="technical_skills">
                    <h3>Technical Skills</h3>
                    <div class="content_part">
                        <ul>
                            <li><strong>Hardware Design:</strong>&nbsp;FPGA, ASIC, RTL design, digital circuit design.
                            </li>
                            <li><strong>Programming:</strong>&nbsp;VHDL, Verilog, SystemVerilog, Python, C++, MATLAB,
                                Java</li>
                            <li><strong>Tools & Platforms:</strong>&nbsp;Vivado, Vitis, Xilinx, ModelSim, Oscilloscope,
                                Git.</li>
                        </ul>
                    </div>
                </div>
                <div class="word_exp">
                    <h3>Research & Work Experience</h3>
                    <div class="content_part">

                        <!-- ETS -->
                        <div class="sub_head">Research Assistant – ETS University, Montréal, Canada<span>2021 -
                                Present</span></div>
                        <ul>
                            <li><strong>RTL Design Methodology:</strong> Designed a hardware-accelerated Ethereum
                                Virtual Machine (EVM) using Verilog and SystemVerilog, focusing on instruction decoding,
                                execution control, and gas accounting.</li>
                            <li><strong>FPGA Design Flow:</strong> Executed the complete FPGA design flow, including RTL
                                design, simulation, synthesis, and implementation using tools such as Vivado, and
                                TCL-based scripting for automation.</li>
                            <li><strong>Simulation & Verification:</strong> Verified the EVM using UVM (Universal
                                Verification Methodology) for reusable and scalable test environments. Developed
                                self-checking testbenches for functional validation and testing.</li>
                            <li><strong>Scripting & Modeling:</strong> Wrote verification and data analysis scripts
                                using Python, MATLAB, and TCL to automate simulation processes, test execution, and
                                waveform processing.</li>
                            <li><strong>Clock Domain Crossing (CDC):</strong> Designed CDC-safe interfaces to support
                                asynchronous communication within the EVM architecture, ensuring metastability
                                mitigation and reliable data transfer across clock domains.</li>
                            <li><strong>Peripheral Interfaces:</strong> Integrated and tested communication peripherals
                                including I2C and JTAG to support external debugging, data exchange, and low-level
                                interfacing in the EVM module.</li>
                            <li><strong>Timing Closure & Optimization:</strong> Applied timing closure techniques to
                                meet high-frequency timing constraints. Performed PPA (Power, Performance, Area)
                                trade-offs to optimize throughput and resource efficiency of the EVM.</li>
                            <li><strong>Hardware Design Experience:</strong> Contributed to the hardware-level design of
                                the EVM platform, including schematic entry, layout considerations, and signal integrity
                                for high-speed paths within the device.</li>
                            <li><strong>Version Control:</strong> Utilized Git to manage RTL source files, testbenches,
                                constraint files, and TCL scripts for the hardware EVM project, enabling collaborative
                                development, design traceability, and reproducible builds across multiple iterations.
                            </li>
                        </ul>

                        <!-- Quantum eMotion -->
                        <div class="sub_head">Project Intern – Quantum eMotion, Montréal, Canada<span>2022 - 2024</span>
                        </div>
                        <ul>
                            <li><strong>RTL Design Methodology:</strong> Designed a side-channel-resistant
                                cryptocurrency wallet using RTL best practices, including pipelined datapaths and
                                FSM-based control. Created and optimized flow diagrams using modularization and
                                control/data separation to support scalable hardware development.</li>
                            <li><strong>HDL Coding:</strong> Implemented the wallet architecture using VHDL, Verilog,
                                and SystemVerilog, following synthesizable coding standards and applying inferred logic,
                                reusable templates, and IP/DSP integration.</li>
                            <li><strong>FPGA Design Flow:</strong> Carried the design through the full FPGA flow —
                                including RTL simulation, functional analysis, synthesis, and implementation — using
                                Vivado and ModelSim, achieving functional correctness and timing closure.</li>
                            <li><strong>Scripting & Automation:</strong> Developed custom verification scripts in
                                Python, C++, MATLAB, and TCL to automate simulation, testing, and waveform analysis.
                            </li>
                            <li><strong>Testing & Debugging:</strong> Validated functionality on Xilinx FPGA boards
                                using Vivado’s Integrated Logic Analyzer (ILA) and created self-checking testbenches for
                                functional and timing verification.</li>
                            <li><strong>Hardware Debugging & Validation:</strong> Utilized oscilloscopes, probes, and
                                multimeters for real-time testing, debugging, and performance validation.</li>
                            <li><strong>Peripheral Interfaces:</strong> Integrated and tested standard interfaces
                                including JTAG and UART to communicate with the hardware wallet.</li>
                            <li><strong>Analysis & Optimization:</strong> Applied Power, Performance, Area (PPA)
                                trade-off techniques to optimize for energy efficiency, clock speed, and FPGA resource
                                utilization on the wallet.</li>
                            <li><strong>Secure Hardware Design:</strong> Implemented protections against simple power
                                analysis (SPA) and timing-based side-channel attacks (SCA) on the RTL design of the
                                wallet.</li>
                            <li><strong>Documentation & Publication:</strong> Authored detailed technical documentation,
                                including RTL design specifications and verification reports. Published peer-reviewed
                                journal and conference papers on hardware cryptocurrency wallet architecture and
                                side-channel-resistant design, and contributed to a patent on the wallet’s architecture.
                            </li>
                            <li><strong>Collaboration & Specification Compliance:</strong> Collaborated with hardware,
                                verification, and cryptography engineers at Quantum eMotion to translate customer
                                requirements into RTL design specifications and deliver a secure, standards-compliant
                                cold wallet architecture.</li>
                            <li><strong>Version Control:</strong> Employed Git to manage RTL code, simulation
                                testbenches, constraint files, and project documentation for the hardware wallet.</li>
                        </ul>

                        <!-- Antalya Bilim University -->
                        <div class="sub_head">Research Assistant – Antalya Bilim University, Antalya, Turkey<span>2018 -
                                2021</span></div>
                        <ul>
                            <li><strong>Secure Communication Design:</strong> Developed secure wireless communication
                                protocols using artificial noise injection for enhanced physical layer security.</li>
                            <li><strong>System Simulation & Development:</strong> Designed and tested communication
                                schemes using MATLAB and Simulink accounting for varied channel conditions.</li>
                            <li><strong>Research & Publications:</strong> Authored peer-reviewed research on
                                cryptographic security in wireless communications and presented findings at
                                international conferences.</li>
                        </ul>

                        <!-- Sanergy -->
                        <div class="sub_head">Electrical Engineer – The Sanergy Collaborative Home, Nairobi,
                            Kenya<span>2017 - 2018</span></div>
                        <ul>
                            <li><strong>Procurement & Cost Optimization:</strong> Negotiated supplier contracts that
                                reduced electrical project costs by over 20%, contributing to significant operational
                                savings.</li>
                            <li><strong>High-Voltage Systems Supervision:</strong> Oversaw the installation of
                                high-voltage equipment, improving both safety standards and energy distribution
                                efficiency.</li>
                            <li><strong>Training & Documentation:</strong> Created technical training manuals and
                                conducted onboarding for staff responsible for operating industrial electrical systems.
                            </li>
                            <li><strong>Facility Design:</strong> Designed the electrical layout for a warehouse,
                                optimizing lighting distribution, equipment placement, and workflow efficiency.</li>
                            <li><strong>Material Sourcing:</strong> Identified and procured appropriate electrical
                                components for diverse infrastructure projects, ensuring cost-effectiveness and quality
                                compliance.</li>
                        </ul>

                        <!-- METU -->
                        <div class="sub_head">Research Assistant – Middle East Technical University (METU), Ankara,
                            Turkey<span>2015 - 2017</span></div>
                        <ul>
                            <li><strong>Embedded Systems & Hardware Testing:</strong> Configured, tested, and documented
                                microcontroller platforms including NEXYS 3, Raspberry Pi, and Arduino for use in
                                hands-on engineering lab sessions.</li>
                            <li><strong>Autonomous Systems Design:</strong> Designed and built an autonomous aerial
                                surveillance vehicle equipped with a custom flight control unit, GPS, onboard cameras,
                                and inertial sensors.</li>
                            <li><strong>IT Support & Technical Coordination:</strong> Delivered IT support services to
                                students and faculty; managed technical operations during orientation, ensuring a
                                seamless onboarding experience for new students.</li>
                        </ul>

                    </div>
                </div>


                <div class="projects">
                    <h3>Projects</h3>
                    <div class="content_part">
                        <ul>
                            <li>2020. Research Assistant, Antalya Bilim University, Turkey.</li>
                            <p>Funded by The Scientific and Technological Research Council of Turkey (TUBITAK).</p>
                            <p>TÜBİTAK 1001-Novel advanced Non-Orthogonal Multiple Access (NOMA) schemes for enhancing
                                communication security and reliability of future low-complexity massive machine type
                                communication. This project led to numerous published journals and conference papers.
                            </p>
                        </ul>
                        <ul>
                            <li>2019. Research Assistant, Antalya Bilim University, Turkey.</li>
                            <p>Funded by The Scientific and Technological Research Council of Turkey (TUBITAK).</p>
                            <p>TÜBİTAK 1001-Investigation of the interactions between the neuronal noise and the
                                neuronal network using information-theoretical approaches. My role included analyzing
                                data, writing algorithms, and, investing new methodologies. Also, I facilitated the
                                publication of a conference paper on MDPI called <a
                                    href="https://www.mdpi.com/2504-3900/33/1/2">Effects of Neuronal Noise on Neural
                                    Communication.</a></p>
                        </ul>
                    </div>
                </div>
                <div class="publ">
                    <h3>Publications</h3>
                     <div class="content_part">
                    <p class="full_list" style="margin: 0;">Full List <a href="/publications">Here</a></p>
                    </div>
                </div>
                <div class="review">
                    <h3>Peer Review Summery</h3>
                    <div class="content_part">
                        <ul>
                            <li>(7) Multimedia Tools and applications</li>
                            <li>(4) IET Wireless Sensor Systems</li>
                            <li>(4) International Journal of Parallel Programming</li>
                            <li>(2) Computers and Electrical Engineering</li>
                            <li>(2) Concurrency and Computation Practice and Experience</li>
                            <li>(3) RS Open Journal on Inovative Communication Technologies</li>
                        </ul>
                    </div>
                </div>
                <div class="editorial">
                    <h3>Editorial</h3>
                    <div class="content_part">
                        <ul>
                            <li>RS Open Journal on Inovative Communication Technologies</li>
                        </ul>
                    </div>
                </div>
            </div>
        </section>
    </main>
    <main-footer></main-footer>
    <script src="javascript/app.js"></script>
</body>

</html>