{"Source Block": ["hdl/library/util_hbm/util_hbm.v@244:256@HdlStmProcess", "\nalways @(posedge s_axis_aclk) begin\n  wr_response_eot <= wr_eot_pending_all;\nend\n\nalways @(posedge m_axis_aclk) begin\n  rd_response_eot <= rd_eot_pending_all;\nend\n\ngenerate\nfor (i = 0; i < NUM_M; i=i+1) begin\n\n  wire [11:0] rd_dbg_status;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[249, "always @(posedge m_axis_aclk) begin\n"], [250, "  rd_response_eot <= rd_eot_pending_all;\n"], [251, "end\n"]], "Add": [[251, "  wire [NUM_M-1:0] s_axis_ready_loc;\n"], [251, "  assign s_axis_ready = &s_axis_ready_loc;\n"]]}}