v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N -2230 -2020 -2200 -2020 { lab=#net1}
N -2110 -1970 -2050 -1970 { lab=Qn0}
N -2050 -2110 -2050 -1970 { lab=Qn0}
N -2350 -2110 -2050 -2110 { lab=Qn0}
N -2350 -2110 -2350 -2020 { lab=Qn0}
N -2350 -2020 -2320 -2020 { lab=Qn0}
N -2140 -1930 -2140 -1910 { lab=#net2}
N -2140 -1810 -2140 -1790 { lab=#net3}
N -1860 -2020 -1830 -2020 { lab=#net4}
N -1740 -1970 -1680 -1970 { lab=Qn1}
N -1680 -2110 -1680 -1970 { lab=Qn1}
N -1980 -2110 -1680 -2110 { lab=Qn1}
N -1980 -2110 -1980 -2020 { lab=Qn1}
N -1980 -2020 -1950 -2020 { lab=Qn1}
N -1490 -2020 -1460 -2020 { lab=#net5}
N -1370 -1970 -1310 -1970 { lab=Qn2}
N -1310 -2110 -1310 -1970 { lab=Qn2}
N -1610 -2110 -1310 -2110 { lab=Qn2}
N -1610 -2110 -1610 -2020 { lab=Qn2}
N -1610 -2020 -1580 -2020 { lab=Qn2}
N -1120 -2020 -1090 -2020 { lab=#net6}
N -1000 -1970 -940 -1970 { lab=Qn3}
N -940 -2110 -940 -1970 { lab=Qn3}
N -1240 -2110 -940 -2110 { lab=Qn3}
N -1240 -2110 -1240 -2020 { lab=Qn3}
N -1240 -2020 -1210 -2020 { lab=Qn3}
N -750 -2020 -720 -2020 { lab=#net7}
N -630 -1970 -570 -1970 { lab=Qn4}
N -870 -2110 -570 -2110 { lab=Qn4}
N -870 -2110 -870 -2020 { lab=Qn4}
N -870 -2020 -840 -2020 { lab=Qn4}
N -1770 -1930 -1770 -1790 { lab=#net8}
N -1890 -1830 -1890 -1790 { lab=#net8}
N -1400 -1930 -1400 -1790 { lab=#net9}
N -1520 -1830 -1520 -1790 { lab=#net9}
N -1030 -1930 -1030 -1790 { lab=#net10}
N -1150 -1830 -1150 -1790 { lab=#net10}
N -660 -1930 -660 -1790 { lab=#net11}
N -780 -1830 -780 -1790 { lab=#net11}
N -2210 -2130 -2210 -2020 { lab=#net1}
N -1850 -2130 -1850 -2020 { lab=#net4}
N -1490 -2130 -1490 -2020 { lab=#net5}
N -1120 -2130 -1120 -2020 { lab=#net6}
N -750 -2130 -750 -2020 { lab=#net7}
N -570 -2110 -570 -1970 { lab=Qn4}
N -380 -2020 -350 -2020 { lab=#net12}
N -260 -1970 -200 -1970 { lab=Qn5}
N -200 -2110 -200 -1970 { lab=Qn5}
N -500 -2110 -200 -2110 { lab=Qn5}
N -500 -2110 -500 -2020 { lab=Qn5}
N -500 -2020 -470 -2020 { lab=Qn5}
N -290 -1930 -290 -1790 { lab=#net13}
N -410 -1830 -410 -1790 { lab=#net13}
N -380 -2130 -380 -2020 { lab=#net12}
N -2310 -2390 -2310 -2340 { lab=GND}
N -2310 -2250 -2310 -2080 { lab=#net1}
N -2310 -2080 -2210 -2080 { lab=#net1}
N -1950 -2080 -1850 -2080 { lab=#net4}
N -1950 -2390 -1950 -2340 { lab=VDD}
N -1950 -2250 -1950 -2080 { lab=#net4}
N -1950 -2280 -1950 -2250 { lab=#net4}
N -1590 -2080 -1490 -2080 { lab=#net5}
N -1590 -2390 -1590 -2340 { lab=VDD}
N -1590 -2250 -1590 -2080 { lab=#net5}
N -1590 -2280 -1590 -2250 { lab=#net5}
N -1220 -2080 -1120 -2080 { lab=#net6}
N -1220 -2390 -1220 -2340 { lab=VDD}
N -1220 -2250 -1220 -2080 { lab=#net6}
N -1220 -2280 -1220 -2250 { lab=#net6}
N -850 -2390 -850 -2340 { lab=VDD}
N -480 -2080 -380 -2080 { lab=#net12}
N -480 -2390 -480 -2340 { lab=VDD}
N -480 -2250 -480 -2080 { lab=#net12}
N -480 -2280 -480 -2250 { lab=#net12}
N -2310 -2280 -2310 -2250 { lab=#net1}
N -850 -2280 -850 -2080 { lab=#net7}
N -850 -2080 -750 -2080 { lab=#net7}
N -2050 -1790 -2030 -1790 { lab=Q0}
N -1970 -1790 -1770 -1790 { lab=#net8}
N -1680 -1790 -1660 -1790 { lab=Q1}
N -1600 -1790 -1400 -1790 { lab=#net9}
N -1310 -1790 -1290 -1790 { lab=Q2}
N -1230 -1790 -1030 -1790 { lab=#net10}
N -940 -1790 -920 -1790 { lab=Q3}
N -860 -1790 -660 -1790 { lab=#net11}
N -570 -1790 -550 -1790 { lab=Q4}
N -490 -1790 -290 -1790 { lab=#net13}
N -1770 -1790 -1770 -1760 { lab=#net8}
N -1400 -1790 -1400 -1760 { lab=#net9}
N -1030 -1790 -1030 -1760 { lab=#net10}
N -660 -1790 -660 -1760 { lab=#net11}
N -290 -1790 -290 -1760 { lab=#net13}
N -2340 -1790 -2140 -1790 { lab=#net3}
N -2140 -1790 -2140 -1760 { lab=#net3}
N -2420 -1790 -2400 -1790 { lab=CLK}
N -2260 -1930 -2260 -1790 { lab=#net3}
C {madvlsi/vsource.sym} -2090 -2620 0 0 {name=Vdd
value=1.8}
C {madvlsi/gnd.sym} -2090 -2590 0 0 {name=l23 lab=GND}
C {madvlsi/vdd.sym} -2090 -2650 0 0 {name=l26 lab=VDD}
C {madvlsi/vsource.sym} -1990 -2630 0 0 {name=VCLK
value="pulse(0 1.8 0 0.1u 0.1u 5u 10u)"}
C {madvlsi/gnd.sym} -1990 -2600 0 0 {name=l22 lab=GND}
C {devices/lab_pin.sym} -1990 -2660 0 0 {name=l25 sig_type=std_logic lab=CLK}
C {devices/code_shown.sym} -1770 -2710 0 0 {name=SPICE only_toplevel=false value="
.tran 10u 100u
.save all"}
C {madvlsi/tt_models.sym} -2290 -2620 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -2370 -1990 0 0 {name=X1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -2250 -1990 0 0 {name=X4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -2140 -1850 3 0 {name=X5 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -2180 -1850 3 0 {name=l7 lab=VDD}
C {madvlsi/gnd.sym} -2100 -1850 3 0 {name=l9 lab=GND}
C {devices/lab_pin.sym} -1850 -2230 2 0 {name=l16 sig_type=std_logic lab=Q1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -2000 -1990 0 0 {name=X7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -1880 -1990 0 0 {name=X8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1890 -1870 3 0 {name=X9 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -1930 -1870 3 0 {name=l18 lab=VDD}
C {madvlsi/gnd.sym} -1850 -1870 3 0 {name=l19 lab=GND}
C {devices/lab_pin.sym} -2050 -1970 2 0 {name=l20 sig_type=std_logic lab=Qn0}
C {devices/lab_pin.sym} -1680 -1970 2 0 {name=l21 sig_type=std_logic lab=Qn1}
C {devices/lab_pin.sym} -1490 -2230 2 0 {name=l24 sig_type=std_logic lab=Q2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -1630 -1990 0 0 {name=X10}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -1510 -1990 0 0 {name=X11}
C {devices/lab_pin.sym} -1310 -1970 2 0 {name=l27 sig_type=std_logic lab=Qn2}
C {devices/lab_pin.sym} -1120 -2230 2 0 {name=l28 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -1260 -1990 0 0 {name=X12}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -1140 -1990 0 0 {name=X14}
C {devices/lab_pin.sym} -940 -1970 2 0 {name=l29 sig_type=std_logic lab=Qn3}
C {devices/lab_pin.sym} -750 -2230 2 0 {name=l30 sig_type=std_logic lab=Q4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -890 -1990 0 0 {name=X15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -770 -1990 0 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1520 -1870 3 0 {name=X17 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -1560 -1870 3 0 {name=l32 lab=VDD}
C {madvlsi/gnd.sym} -1480 -1870 3 0 {name=l33 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1150 -1870 3 0 {name=X18 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -1190 -1870 3 0 {name=l34 lab=VDD}
C {madvlsi/gnd.sym} -1110 -1870 3 0 {name=l35 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -780 -1870 3 0 {name=X19 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -820 -1870 3 0 {name=l36 lab=VDD}
C {madvlsi/gnd.sym} -740 -1870 3 0 {name=l37 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -2210 -2170 3 0 {name=X20 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} -2170 -2170 3 0 {name=l41 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1850 -2170 3 0 {name=X21 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -1890 -2170 3 0 {name=l42 lab=VDD}
C {madvlsi/gnd.sym} -1810 -2170 3 0 {name=l43 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1490 -2170 3 0 {name=X23 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -1530 -2170 3 0 {name=l44 lab=VDD}
C {madvlsi/gnd.sym} -1450 -2170 3 0 {name=l45 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1120 -2170 3 0 {name=X24 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -1160 -2170 3 0 {name=l46 lab=VDD}
C {madvlsi/gnd.sym} -1080 -2170 3 0 {name=l47 lab=GND}
C {devices/lab_pin.sym} -2050 -1790 0 0 {name=l48 sig_type=std_logic lab=Q0}
C {devices/lab_pin.sym} -1680 -1790 0 0 {name=l49 sig_type=std_logic lab=Q1}
C {devices/lab_pin.sym} -1310 -1790 0 0 {name=l50 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} -940 -1790 0 0 {name=l51 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -750 -2170 3 0 {name=X25 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -790 -2170 3 0 {name=l52 lab=VDD}
C {madvlsi/gnd.sym} -710 -2170 3 0 {name=l53 lab=GND}
C {devices/lab_pin.sym} -570 -1970 2 0 {name=l5 sig_type=std_logic lab=Qn4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -520 -1990 0 0 {name=X26}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} -400 -1990 0 0 {name=X27}
C {devices/lab_pin.sym} -200 -1970 2 0 {name=l55 sig_type=std_logic lab=Qn5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -410 -1870 3 0 {name=X28 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -450 -1870 3 0 {name=l56 lab=VDD}
C {madvlsi/gnd.sym} -370 -1870 3 0 {name=l65 lab=GND}
C {devices/lab_pin.sym} -570 -1790 0 0 {name=l66 sig_type=std_logic lab=Q4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -380 -2170 3 0 {name=X29 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} -420 -2170 3 0 {name=l67 lab=VDD}
C {madvlsi/gnd.sym} -340 -2170 3 0 {name=l68 lab=GND}
C {devices/lab_pin.sym} -2210 -2230 2 0 {name=l54 sig_type=std_logic lab=Q0}
C {madvlsi/vdd.sym} -2250 -2170 3 0 {name=l128 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -2310 -2310 1 0 {name=X59 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -1950 -2310 1 0 {name=X61 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -1590 -2310 1 0 {name=X63 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -1220 -2310 1 0 {name=X77 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -850 -2310 1 0 {name=X79 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -480 -2310 1 0 {name=X81 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -2330 -2320 0 0 {name=l152 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -2330 -2300 0 0 {name=l154 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -1970 -2320 0 0 {name=l156 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -1970 -2300 0 0 {name=l158 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -1610 -2320 0 0 {name=l159 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -1610 -2300 0 0 {name=l160 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -1240 -2320 0 0 {name=l161 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -1240 -2300 0 0 {name=l162 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -870 -2320 0 0 {name=l163 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -870 -2300 0 0 {name=l164 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -500 -2320 0 0 {name=l165 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -500 -2300 0 0 {name=l166 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -380 -2230 2 0 {name=l209 sig_type=std_logic lab=Q5}
C {madvlsi/vdd.sym} -1950 -2390 0 0 {name=l149 lab=VDD}
C {madvlsi/vdd.sym} -1590 -2390 0 0 {name=l151 lab=VDD}
C {madvlsi/vdd.sym} -1220 -2390 0 0 {name=l153 lab=VDD}
C {madvlsi/vdd.sym} -850 -2390 0 0 {name=l155 lab=VDD}
C {madvlsi/vdd.sym} -480 -2390 0 0 {name=l157 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -2000 -1790 0 0 {name=X84 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -2010 -1770 3 0 {name=l212 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -1990 -1770 3 0 {name=l213 sig_type=std_logic lab=reset}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -1630 -1790 0 0 {name=X86 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -1640 -1770 3 0 {name=l214 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -1620 -1770 3 0 {name=l215 sig_type=std_logic lab=reset}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -1260 -1790 0 0 {name=X88 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -1270 -1770 3 0 {name=l216 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -1250 -1770 3 0 {name=l217 sig_type=std_logic lab=reset}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -890 -1790 0 0 {name=X89 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -900 -1770 3 0 {name=l218 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -880 -1770 3 0 {name=l219 sig_type=std_logic lab=reset}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -520 -1790 0 0 {name=X90 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -530 -1770 3 0 {name=l220 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -510 -1770 3 0 {name=l221 sig_type=std_logic lab=reset}
C {madvlsi/vsource.sym} -1420 -2750 0 0 {name=Vreset
value="PWL(0 1.8 50u 1.8 50.01u 0)"}
C {madvlsi/gnd.sym} -1420 -2720 0 0 {name=l203 lab=GND}
C {devices/lab_pin.sym} -1420 -2780 0 0 {name=l204 sig_type=std_logic lab=reset}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -1420 -2600 0 0 {name=X78 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -1460 -2600 0 0 {name=l205 sig_type=std_logic lab=reset}
C {madvlsi/vdd.sym} -1420 -2640 0 0 {name=l206 lab=VDD}
C {madvlsi/gnd.sym} -1420 -2560 0 0 {name=l207 lab=GND}
C {devices/lab_pin.sym} -1360 -2600 2 0 {name=l208 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -2420 -1790 0 0 {name=l1 sig_type=std_logic lab=CLK}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -1770 -1730 1 0 {name=X2 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -1790 -1740 0 0 {name=l2 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -1790 -1720 0 0 {name=l3 sig_type=std_logic lab=nreset}
C {madvlsi/vdd.sym} -1770 -1700 2 0 {name=l4 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -1400 -1730 1 0 {name=X3 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -1420 -1740 0 0 {name=l6 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -1420 -1720 0 0 {name=l8 sig_type=std_logic lab=nreset}
C {madvlsi/vdd.sym} -1400 -1700 2 0 {name=l10 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -1030 -1730 1 0 {name=X6 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -1050 -1740 0 0 {name=l11 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -1050 -1720 0 0 {name=l12 sig_type=std_logic lab=nreset}
C {madvlsi/vdd.sym} -1030 -1700 2 0 {name=l13 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -660 -1730 1 0 {name=X13 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -680 -1740 0 0 {name=l14 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -680 -1720 0 0 {name=l15 sig_type=std_logic lab=nreset}
C {madvlsi/vdd.sym} -660 -1700 2 0 {name=l17 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -290 -1730 1 0 {name=X22 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -310 -1740 0 0 {name=l31 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -310 -1720 0 0 {name=l39 sig_type=std_logic lab=nreset}
C {madvlsi/vdd.sym} -290 -1700 2 0 {name=l57 lab=VDD}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -2370 -1790 0 0 {name=X30 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -2380 -1770 3 0 {name=l59 sig_type=std_logic lab=nreset}
C {devices/lab_pin.sym} -2360 -1770 3 0 {name=l60 sig_type=std_logic lab=reset}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} -2140 -1730 1 0 {name=X31 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {devices/lab_pin.sym} -2160 -1740 0 0 {name=l61 sig_type=std_logic lab=reset}
C {devices/lab_pin.sym} -2160 -1720 0 0 {name=l62 sig_type=std_logic lab=nreset}
C {madvlsi/gnd.sym} -2140 -1700 0 0 {name=l63 lab=GND}
C {madvlsi/gnd.sym} -2310 -2390 2 0 {name=l38 lab=GND}
