// Seed: 1568839603
module module_0 (
    id_1,
    id_2
);
  inout supply1 id_2;
  input wire id_1;
  assign id_2 = -1'b0;
  wire id_3;
  assign id_2 = ~id_2;
  initial return 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd81,
    parameter id_13 = 32'd99
) (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    output wire id_3,
    input tri0 id_4,
    output wand id_5,
    output uwire id_6,
    input tri0 id_7,
    input wire id_8,
    output logic id_9[1 'b0 : id_11],
    input wor id_10,
    output wor _id_11,
    output supply0 id_12,
    input wor _id_13,
    output tri0 id_14,
    input tri id_15,
    output wor id_16,
    input tri1 id_17,
    output supply0 id_18
);
  logic [7:0][-1] id_20;
  assign id_20 = id_15;
  xor primCall (id_6, id_21, id_7, id_8, id_17, id_1, id_4, id_2, id_0);
  logic id_21;
  ;
  module_0 modCall_1 (
      id_21,
      id_21
  );
  initial begin : LABEL_0
    if (-1) id_20[-1 : ~id_13] <= -1'b0;
    id_9 <= (id_2) - 1;
  end
endmodule
