{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602197594610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602197594616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 00:53:14 2020 " "Processing started: Fri Oct 09 00:53:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602197594616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197594616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cyclone10-usb-seg-01 -c usb_seg_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off cyclone10-usb-seg-01 -c usb_seg_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197594616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602197595253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602197595253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/usb_seg_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/usb_seg_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_seg_top " "Found entity 1: usb_seg_top" {  } { { "src/usb_seg_top.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/usb_seg_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602197603258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/smg_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/smg_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_interface " "Found entity 1: smg_interface" {  } { { "src/smg_interface.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/smg_interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602197603260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/smg_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/smg_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_control_module " "Found entity 1: smg_control_module" {  } { { "src/smg_control_module.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/smg_control_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602197603261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/smg_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/smg_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_scan_module " "Found entity 1: smg_scan_module" {  } { { "src/smg_scan_module.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/smg_scan_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602197603263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/smg_encode_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/smg_encode_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_encode_module " "Found entity 1: smg_encode_module" {  } { { "src/smg_encode_module.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/smg_encode_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602197603265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control " "Found entity 1: uart_control" {  } { { "src/uart_control.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/uart_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602197603266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_to_BCD " "Found entity 1: Binary_to_BCD" {  } { { "src/Binary_to_BCD.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/Binary_to_BCD.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602197603268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_DIV baud_div uart_rx_path.v(12) " "Verilog HDL Declaration information at uart_rx_path.v(12): object \"BAUD_DIV\" differs only in case from object \"baud_div\" in the same scope" {  } { { "src/uart_rx_path.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/uart_rx_path.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602197603270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx_path.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_path " "Found entity 1: uart_rx_path" {  } { { "src/uart_rx_path.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/uart_rx_path.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602197603271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603271 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARKDEBUG src/uart_tx_path.v(17) " "Unrecognized synthesis attribute \"MARKDEBUG\" at src/uart_tx_path.v(17)" {  } { { "src/uart_tx_path.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/uart_tx_path.v" 17 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603273 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARKDEBUG src/uart_tx_path.v(18) " "Unrecognized synthesis attribute \"MARKDEBUG\" at src/uart_tx_path.v(18)" {  } { { "src/uart_tx_path.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/uart_tx_path.v" 18 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_DIV baud_div uart_tx_path.v(12) " "Verilog HDL Declaration information at uart_tx_path.v(12): object \"BAUD_DIV\" differs only in case from object \"baud_div\" in the same scope" {  } { { "src/uart_tx_path.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/uart_tx_path.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602197603273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_path.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_path " "Found entity 1: uart_tx_path" {  } { { "src/uart_tx_path.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/uart_tx_path.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602197603273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197603273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Binary_to_BCD Binary_to_BCD.v(17) " "Verilog HDL Parameter Declaration warning at Binary_to_BCD.v(17): Parameter Declaration in module \"Binary_to_BCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Binary_to_BCD.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/Binary_to_BCD.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1602197603274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Binary_to_BCD Binary_to_BCD.v(18) " "Verilog HDL Parameter Declaration warning at Binary_to_BCD.v(18): Parameter Declaration in module \"Binary_to_BCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Binary_to_BCD.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/Binary_to_BCD.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1602197603274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Binary_to_BCD Binary_to_BCD.v(19) " "Verilog HDL Parameter Declaration warning at Binary_to_BCD.v(19): Parameter Declaration in module \"Binary_to_BCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Binary_to_BCD.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/Binary_to_BCD.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1602197603274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Binary_to_BCD Binary_to_BCD.v(20) " "Verilog HDL Parameter Declaration warning at Binary_to_BCD.v(20): Parameter Declaration in module \"Binary_to_BCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Binary_to_BCD.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/Binary_to_BCD.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1602197603274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Binary_to_BCD Binary_to_BCD.v(21) " "Verilog HDL Parameter Declaration warning at Binary_to_BCD.v(21): Parameter Declaration in module \"Binary_to_BCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Binary_to_BCD.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/Binary_to_BCD.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1602197603274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Binary_to_BCD Binary_to_BCD.v(22) " "Verilog HDL Parameter Declaration warning at Binary_to_BCD.v(22): Parameter Declaration in module \"Binary_to_BCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Binary_to_BCD.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/Binary_to_BCD.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1602197603274 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "uart_control.v(22) " "Verilog HDL Instantiation warning at uart_control.v(22): instance has no name" {  } { { "src/uart_control.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/uart_control.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1602197603274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "usb_seg_top " "Elaborating entity \"usb_seg_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602197603305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_path uart_rx_path:uart_rx_path_u " "Elaborating entity \"uart_rx_path\" for hierarchy \"uart_rx_path:uart_rx_path_u\"" {  } { { "src/usb_seg_top.v" "uart_rx_path_u" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/usb_seg_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602197603307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_path uart_tx_path:uart_tx_path_u " "Elaborating entity \"uart_tx_path\" for hierarchy \"uart_tx_path:uart_tx_path_u\"" {  } { { "src/usb_seg_top.v" "uart_tx_path_u" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/usb_seg_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602197603308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_control uart_control:uart_control_u " "Elaborating entity \"uart_control\" for hierarchy \"uart_control:uart_control_u\"" {  } { { "src/usb_seg_top.v" "uart_control_u" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/usb_seg_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602197603309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_to_BCD uart_control:uart_control_u\|Binary_to_BCD:comb_3 " "Elaborating entity \"Binary_to_BCD\" for hierarchy \"uart_control:uart_control_u\|Binary_to_BCD:comb_3\"" {  } { { "src/uart_control.v" "comb_3" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/uart_control.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602197603315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Binary_to_BCD.v(87) " "Verilog HDL assignment warning at Binary_to_BCD.v(87): truncated value with size 32 to match size of target (8)" {  } { { "src/Binary_to_BCD.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/Binary_to_BCD.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602197603316 "|usb_seg_top|uart_control:uart_control_u|Binary_to_BCD:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_BCD.v(100) " "Verilog HDL assignment warning at Binary_to_BCD.v(100): truncated value with size 32 to match size of target (4)" {  } { { "src/Binary_to_BCD.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/Binary_to_BCD.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602197603317 "|usb_seg_top|uart_control:uart_control_u|Binary_to_BCD:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Binary_to_BCD.v(117) " "Verilog HDL assignment warning at Binary_to_BCD.v(117): truncated value with size 32 to match size of target (3)" {  } { { "src/Binary_to_BCD.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/Binary_to_BCD.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602197603317 "|usb_seg_top|uart_control:uart_control_u|Binary_to_BCD:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_interface smg_interface:smg_interface_u " "Elaborating entity \"smg_interface\" for hierarchy \"smg_interface:smg_interface_u\"" {  } { { "src/usb_seg_top.v" "smg_interface_u" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/usb_seg_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602197603317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_control_module smg_interface:smg_interface_u\|smg_control_module:U1 " "Elaborating entity \"smg_control_module\" for hierarchy \"smg_interface:smg_interface_u\|smg_control_module:U1\"" {  } { { "src/smg_interface.v" "U1" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/smg_interface.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602197603318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_encode_module smg_interface:smg_interface_u\|smg_encode_module:U2 " "Elaborating entity \"smg_encode_module\" for hierarchy \"smg_interface:smg_interface_u\|smg_encode_module:U2\"" {  } { { "src/smg_interface.v" "U2" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/smg_interface.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602197603319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_scan_module smg_interface:smg_interface_u\|smg_scan_module:U3 " "Elaborating entity \"smg_scan_module\" for hierarchy \"smg_interface:smg_interface_u\|smg_scan_module:U3\"" {  } { { "src/smg_interface.v" "U3" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/smg_interface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602197603321 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1602197603689 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/smg_encode_module.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/smg_encode_module.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1602197603695 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1602197603695 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "smg_data\[7\] VCC " "Pin \"smg_data\[7\]\" is stuck at VCC" {  } { { "src/usb_seg_top.v" "" { Text "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/src/usb_seg_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602197603782 "|usb_seg_top|smg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602197603782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602197603843 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602197604167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/output_files/usb_seg_top.map.smsg " "Generated suppressed messages file D:/Lab-Instrumentation/QMTECH_CYCLONE_10_STARTER_KIT_V01_20190717/Software/cyclone10-usb-seg-01/output_files/usb_seg_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197604190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602197604254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602197604254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602197604289 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602197604289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602197604289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602197604289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602197604300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 00:53:24 2020 " "Processing ended: Fri Oct 09 00:53:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602197604300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602197604300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602197604300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602197604300 ""}
