
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.036599                       # Number of seconds simulated
sim_ticks                                2036598522500                       # Number of ticks simulated
final_tick                               2036598522500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 323465                       # Simulator instruction rate (inst/s)
host_op_rate                                   566914                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1317537604                       # Simulator tick rate (ticks/s)
host_mem_usage                                 600252                       # Number of bytes of host memory used
host_seconds                                  1545.76                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           38848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       322868384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          322907232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39761568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39761568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10089637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10090851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1242549                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1242549                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              19075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          158533152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158552227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         19075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19523518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19523518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19523518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             19075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         158533152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178075745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10090851                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1242549                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10090851                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1242549                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              645409536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  404928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74186752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               322907232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39761568                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6327                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 83350                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            646818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            627036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            628068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            641233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            617343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            620922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            626844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            616258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            625575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            621210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           621467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           630033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           639614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           643366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           637535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           641202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             73840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             71301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74688                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2036581219500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10090851                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1242549                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10084524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5637417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.646454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.036281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.624799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1833304     32.52%     32.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3570758     63.34%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91819      1.63%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27044      0.48%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15024      0.27%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13690      0.24%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11339      0.20%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9200      0.16%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65239      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5637417                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     143.793444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.976207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.052451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         65111     92.84%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         4835      6.89%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          149      0.21%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           23      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70131                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.528611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.506472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50917     72.60%     72.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1365      1.95%     74.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17840     25.44%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70131                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 234931850500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            424016675500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                50422620000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23296.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42046.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       316.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5057002                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  549273                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     179697.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              20030913000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10646682750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35875087080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3030951240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         152090209440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         124475817960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4868343840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    594459658170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     85494824160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      62663659155                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1093652687025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            536.999646                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1750905454500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5587824000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   64434084000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 224628043250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 222644212500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  215661940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1303642418750                       # Time in different power states
system.mem_ctrls_1.actEnergy              20220244380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10747314765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             36128414280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3019905720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         152437481040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         125066499270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5011824960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    593744265420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     87191395200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      61570141320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1095155954985                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            537.737770                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1749231543250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5583937500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   64581020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 220105558750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 227060731500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  217193837500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1302073437250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4073197045                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4073197045                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          16318885                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.506263                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           277490916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16320933                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.002148                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1326352500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.506263                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          809                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         603944631                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        603944631                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    205855337                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205855337                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71635579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71635579                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     277490916                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        277490916                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    277490916                       # number of overall hits
system.cpu.dcache.overall_hits::total       277490916                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     15477953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15477953                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       842980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       842980                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16320933                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16320933                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16320933                       # number of overall misses
system.cpu.dcache.overall_misses::total      16320933                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 999100010000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 999100010000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  45101024500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45101024500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1044201034500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1044201034500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1044201034500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1044201034500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.069931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069931                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011631                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011631                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.055549                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055549                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.055549                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055549                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64549.880078                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64549.880078                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53501.891504                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53501.891504                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63979.248889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63979.248889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63979.248889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63979.248889                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4206351                       # number of writebacks
system.cpu.dcache.writebacks::total           4206351                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     15477953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15477953                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       842980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       842980                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16320933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16320933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16320933                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16320933                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 983622057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 983622057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  44258044500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44258044500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1027880101500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1027880101500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1027880101500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1027880101500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.069931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.069931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011631                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011631                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.055549                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.055549                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.055549                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.055549                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63549.880078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63549.880078                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52501.891504                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52501.891504                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62979.248889                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62979.248889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62979.248889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62979.248889                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3126573                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.996345                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674191115                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3126829                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            215.614962                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         104631500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.996345                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1357762717                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1357762717                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674191115                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674191115                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674191115                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674191115                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674191115                       # number of overall hits
system.cpu.icache.overall_hits::total       674191115                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3126829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3126829                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3126829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3126829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3126829                       # number of overall misses
system.cpu.icache.overall_misses::total       3126829                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  40743872000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  40743872000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  40743872000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  40743872000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  40743872000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  40743872000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004616                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004616                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004616                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004616                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004616                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004616                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13030.412600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13030.412600                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13030.412600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13030.412600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13030.412600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13030.412600                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3126573                       # number of writebacks
system.cpu.icache.writebacks::total           3126573                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3126829                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3126829                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3126829                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3126829                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3126829                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3126829                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  37617043000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  37617043000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  37617043000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  37617043000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  37617043000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  37617043000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004616                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004616                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004616                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004616                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12030.412600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12030.412600                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12030.412600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12030.412600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12030.412600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12030.412600                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  10083707                       # number of replacements
system.l2.tags.tagsinuse                 32642.356714                       # Cycle average of tags in use
system.l2.tags.total_refs                    28739492                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10116475                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.840860                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               26101763000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      114.484013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         14.178755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32513.693946                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.992239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996166                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          566                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4592                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9376                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  87902913                       # Number of tag accesses
system.l2.tags.data_accesses                 87902913                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4206351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4206351                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3126572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3126572                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             406573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                406573                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3125615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3125615                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5824723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5824723                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3125615                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6231296                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9356911                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3125615                       # number of overall hits
system.l2.overall_hits::cpu.data              6231296                       # number of overall hits
system.l2.overall_hits::total                 9356911                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           436407                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              436407                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1214                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9653230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9653230                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1214                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10089637                       # number of demand (read+write) misses
system.l2.demand_misses::total               10090851                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1214                       # number of overall misses
system.l2.overall_misses::cpu.data           10089637                       # number of overall misses
system.l2.overall_misses::total              10090851                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  38724558000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38724558000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    107841000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107841000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 899245528000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 899245528000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     107841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  937970086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     938077927000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    107841000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 937970086000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    938077927000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4206351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4206351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3126572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3126572                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         842980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            842980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3126829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3126829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     15477953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15477953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3126829                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16320933                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19447762                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3126829                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16320933                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19447762                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.517696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.517696                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000388                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.623676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.623676                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000388                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.618202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.518870                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000388                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.618202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.518870                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 88734.960713                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88734.960713                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 88831.136738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88831.136738                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93154.884738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93154.884738                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 88831.136738                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 92963.709795                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92963.212617                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 88831.136738                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 92963.709795                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92963.212617                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1242549                       # number of writebacks
system.l2.writebacks::total                   1242549                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        37252                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         37252                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       436407                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         436407                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1214                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9653230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9653230                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10089637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10090851                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10089637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10090851                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  34360488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34360488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     95701000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     95701000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 802713228000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 802713228000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     95701000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 837073716000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 837169417000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     95701000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 837073716000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 837169417000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.517696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.623676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.623676                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.618202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.518870                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.618202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.518870                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 78734.960713                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78734.960713                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 78831.136738                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78831.136738                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83154.884738                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83154.884738                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78831.136738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82963.709795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82963.212617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78831.136738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82963.709795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82963.212617                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      20148664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     10057813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9654444                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1242549                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8815264                       # Transaction distribution
system.membus.trans_dist::ReadExReq            436407                       # Transaction distribution
system.membus.trans_dist::ReadExResp           436407                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9654444                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30239515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30239515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30239515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    362668800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    362668800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               362668800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10090851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10090851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10090851                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22646112000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34796613500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     38893220                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19445458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          63146                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        63146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2036598522500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          18604782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5448900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3126573                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20953692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           842980                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          842980                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3126829                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15477953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      9380231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     48960751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              58340982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    200108864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    656873088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              856981952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10083707                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39761568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29531469                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046192                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29468322     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  63147      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29531469                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23113072000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3126829000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16320933000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
