module and_gate_assign_tb;
reg a,b;
wire c;
and_gate_p or2 (.a(a),
               .b(b),  
                .c(c)
              );
intial begin
      $dumpfile("and_gate_asssign_tb.vcd");
      $dumpvars;
      $monitor("time=%0t | a=%b b=%b c=%b", $ time a,b,c);
           a=0;b=0;
         #10 a=0; b=1;
         #10 a=1; b=0;
         #10 a=1; b=1;
         #10;
         $finish;
      end
      endmodule
         