{
    "DESIGN_NAME": "hello_inverter_top",
    "VERILOG_FILES": ["dir::src/hello_inverter_top.v"],

    "PDK": "sky130B",

    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10,

    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 50 50",

    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "PDN_MACRO_CONNECTIONS": ["buf_inst vccd1 vssd1 VPWR VGND"],
    "VERILOG_POWER_DEFINE": "USE_POWER_PINS",

    "MACROS": {
        "hello_inverter": {
            "gds": ["dir::hello_inverter/hello_inverter.gds"],
            "lef": ["dir::hello_inverter/hello_inverter.lef"],
            "vh": ["dir::hello_inverter/hello_inverter.vh"]
        }
    }
}
