
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116411                       # Number of seconds simulated
sim_ticks                                116410766227                       # Number of ticks simulated
final_tick                               1171241384306                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164031                       # Simulator instruction rate (inst/s)
host_op_rate                                   207326                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5802908                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901528                       # Number of bytes of host memory used
host_seconds                                 20060.76                       # Real time elapsed on the host
sim_insts                                  3290578287                       # Number of instructions simulated
sim_ops                                    4159108808                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       706688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1056640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1690240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3458432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1760768                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1760768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5521                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8255                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13205                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27019                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13756                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13756                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6070641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9076824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14519619                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                29708867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10996                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41783                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15125474                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15125474                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15125474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6070641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9076824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14519619                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44834341                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139748820                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23418105                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18997216                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000987                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9685467                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9021665                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2522726                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92560                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102397537                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128033606                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23418105                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11544391                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28200152                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6514199                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2627233                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11960898                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137712601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109512449     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1986118      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3645364      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3293423      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2105558      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1716969      1.25%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          996946      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1038797      0.75%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13416977      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137712601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167573                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.916169                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101361421                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3980668                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27836427                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46621                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4487456                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4050177                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154988016                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4487456                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102176536                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1048632                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1777450                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27049365                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1173154                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153289934                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        220823                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       507435                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216825276                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713841012                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713841012                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45120707                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4221374                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14554209                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7208901                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82822                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610287                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150418599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139779451                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       157360                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26363389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57886040                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137712601                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015008                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560500                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79164585     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24097656     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12667520      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7319659      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8108965      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3009834      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2669793      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512722      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161867      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137712601                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         560273     68.75%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116777     14.33%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137913     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117715231     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978056      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12897301      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7171957      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139779451                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.000219                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             814963                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418243826                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176816006                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136713737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140594414                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269557                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3360774                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117859                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4487456                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         681579                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       103305                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150452411                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        60799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14554209                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7208901                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1117996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1120219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238215                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137472100                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12388320                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2307351                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19559937                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19564156                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7171617                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.983708                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136838638                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136713737                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79791727                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224092724                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.978282                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356066                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27323406                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2026124                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133225145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924221                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694379                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82575795     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23465967     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11654604      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3961279      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4883473      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1708482      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1206567      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997124      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771854      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133225145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771854                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280906113                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305393271                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2036219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.397488                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.397488                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715570                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715570                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618993836                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191377755                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144377787                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139748820                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21709717                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17896876                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1936640                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8957856                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8335493                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2278394                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85534                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105779751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119226743                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21709717                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10613887                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24925819                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5721808                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3066224                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12270660                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1602036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137524675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.064684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.484650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112598856     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1295063      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1837297      1.34%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2406922      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2700695      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2007160      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1168610      0.85%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1700897      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11809175      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137524675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155348                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.853150                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104613535                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4621975                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24478991                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57528                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3752645                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3467378                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143884627                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3752645                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105336381                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1031375                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2289757                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23816442                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1298069                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     142935086                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          991                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        261465                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       536711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          807                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    199299269                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    667778059                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    667778059                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162922625                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36376644                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37788                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21884                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3898594                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13586509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7058495                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116354                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1592313                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138923761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37749                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130032163                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25418                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19955327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47059592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5941                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137524675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.945519                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505130                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82456955     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22214287     16.15%     76.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12293888      8.94%     85.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7896081      5.74%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7261642      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2904832      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1750589      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       503613      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       242788      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137524675                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62353     22.68%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91903     33.44%     56.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120614     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109170129     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1982902      1.52%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15904      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11858775      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7004453      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130032163                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.930471                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             274870                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    397889289                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158917167                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127559681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130307033                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       317512                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2835388                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       167389                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           60                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3752645                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         776318                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       105774                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138961510                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1301119                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13586509                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7058495                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21845                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80647                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1139014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1092561                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2231575                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    128284086                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11697574                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1748077                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18700713                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17976638                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7003139                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.917962                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127559941                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127559681                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74714962                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        202968323                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.912778                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368111                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95415684                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117269717                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21699854                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31808                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1968369                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133772030                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.876639                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86205402     64.44%     64.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22886535     17.11%     81.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8973495      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4616722      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4052604      3.03%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1935324      1.45%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1663204      1.24%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       790186      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2648558      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133772030                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95415684                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117269717                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17642227                       # Number of memory references committed
system.switch_cpus1.commit.loads             10751121                       # Number of loads committed
system.switch_cpus1.commit.membars              15904                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16819019                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105702911                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2392783                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2648558                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           270093043                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          281691822                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2224145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95415684                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117269717                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95415684                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.464632                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.464632                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.682766                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.682766                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       578055167                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176978558                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134774016                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31808                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139748820                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22667597                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18682340                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1883016                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8796745                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8450247                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2378138                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85394                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    101838757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125148976                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22667597                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10828385                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26581091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6077275                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5023679                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11801853                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1533736                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137609410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.107971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.550058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111028319     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2723686      1.98%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2331875      1.69%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2327023      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2202395      1.60%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1080132      0.78%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          753397      0.55%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1932577      1.40%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13230006      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137609410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.162202                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.895528                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       100725075                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6376096                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26239766                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       108931                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4159539                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3638133                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6345                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     150982968                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50203                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4159539                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101229018                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4027252                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1215534                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25830571                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1147493                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     149589516                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          575                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        405799                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       602640                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4438                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    209376205                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    697195209                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    697195209                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164705120                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44671080                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31787                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16100                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3748243                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14822741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7714731                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       305321                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1697030                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         145788223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31788                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136007360                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       103112                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24520424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     56112086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          412                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137609410                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988358                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.585493                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81587500     59.29%     59.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23153251     16.83%     76.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11655685      8.47%     84.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7619246      5.54%     90.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6756799      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2648762      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2997622      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1096097      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        94448      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137609410                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         958134     74.87%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154028     12.04%     86.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167557     13.09%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112359978     82.61%     82.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1961925      1.44%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15687      0.01%     84.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14003363     10.30%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7666407      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136007360                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.973227                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1279719                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009409                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    411006961                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    170341088                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131994008                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137287079                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       192584                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2878010                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          793                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          665                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       143269                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4159539                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3353584                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       265303                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    145820011                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1188098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14822741                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7714731                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16100                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        216938                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        12843                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          665                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1112917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1063694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2176611                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133695693                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13767032                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2311667                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21432205                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18854945                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7665173                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.956686                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131999834                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131994008                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79619608                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        216241813                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.944509                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368197                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97875928                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119824326                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26002966                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1904526                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133449871                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.897898                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713694                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85406779     64.00%     64.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22018467     16.50%     80.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10567552      7.92%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4718020      3.54%     91.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3695183      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1497927      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1527105      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1067006      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2951832      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133449871                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97875928                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119824326                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19516193                       # Number of memory references committed
system.switch_cpus2.commit.loads             11944731                       # Number of loads committed
system.switch_cpus2.commit.membars              15688                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17201959                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107809455                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2362817                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2951832                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           276325331                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          295814496                       # The number of ROB writes
system.switch_cpus2.timesIdled                  50560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2139410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97875928                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119824326                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97875928                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.427816                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.427816                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.700370                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.700370                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       604030299                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182159520                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142489515                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31376                       # number of misc regfile writes
system.l2.replacements                          27020                       # number of replacements
system.l2.tagsinuse                      32767.985213                       # Cycle average of tags in use
system.l2.total_refs                          1715605                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59788                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.694805                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1005.228305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.421392                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2562.985296                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.273019                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3816.479486                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.351101                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6360.252670                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4698.460473                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6112.474634                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8180.058836                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.030677                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.078216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000375                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.116470                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.194100                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.143386                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.186538                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.249636                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33323                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        41745                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        81828                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  156896                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            56468                       # number of Writeback hits
system.l2.Writeback_hits::total                 56468                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33323                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        41745                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        81828                       # number of demand (read+write) hits
system.l2.demand_hits::total                   156896                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33323                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        41745                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        81828                       # number of overall hits
system.l2.overall_hits::total                  156896                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5521                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8252                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13205                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27016                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5521                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8255                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13205                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27019                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5521                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8255                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13205                       # number of overall misses
system.l2.overall_misses::total                 27019                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2327671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1140519734                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2229063                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1659669343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1718957                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2708113973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5514578741                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       568424                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        568424                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2327671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1140519734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2229063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1660237767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1718957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2708113973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5515147165                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2327671                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1140519734                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2229063                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1660237767                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1718957                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2708113973                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5515147165                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38844                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        49997                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        95033                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              183912                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        56468                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             56468                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38844                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50000                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        95033                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               183915                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38844                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50000                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        95033                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              183915                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.142133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.165050                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.138952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.146896                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.142133                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.165100                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.138952                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146910                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.142133                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.165100                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.138952                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146910                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 166262.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206578.470205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159218.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 201123.284416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 171895.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 205082.466717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 204122.695477                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 189474.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 189474.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 166262.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206578.470205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159218.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 201119.051121                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 171895.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 205082.466717                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 204121.069063                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 166262.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206578.470205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159218.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 201119.051121                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 171895.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 205082.466717                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 204121.069063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13756                       # number of writebacks
system.l2.writebacks::total                     13756                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5521                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8252                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27016                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27019                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27019                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1510396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    819016760                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1411946                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1178667840                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1135502                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1939384232                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3941126676                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       393586                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       393586                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1510396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    819016760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1411946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1179061426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1135502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1939384232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3941520262                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1510396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    819016760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1411946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1179061426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1135502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1939384232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3941520262                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.142133                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.165050                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.138952                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.146896                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.142133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.165100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.138952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146910                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.142133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.165100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.138952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146910                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 107885.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148345.727223                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100853.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142834.202618                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 113550.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146867.416282                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 145881.206544                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 131195.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 131195.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 107885.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148345.727223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 100853.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 142829.972865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 113550.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 146867.416282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 145879.575928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 107885.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148345.727223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 100853.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 142829.972865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 113550.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 146867.416282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 145879.575928                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996531                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011968531                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185677.172786                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996531                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11960882                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11960882                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11960882                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11960882                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11960882                       # number of overall hits
system.cpu0.icache.overall_hits::total       11960882                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2912283                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2912283                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2912283                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2912283                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2912283                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2912283                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11960898                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11960898                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11960898                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11960898                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11960898                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11960898                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 182017.687500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 182017.687500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 182017.687500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 182017.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 182017.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 182017.687500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2455471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2455471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2455471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2455471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2455471                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2455471                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175390.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175390.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175390.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175390.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175390.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175390.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38844                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168059820                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39100                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.205115                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.607473                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.392527                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904717                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095283                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9317944                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9317944                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16375721                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16375721                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16375721                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16375721                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117624                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117624                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117624                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117624                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117624                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117624                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12888126594                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12888126594                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12888126594                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12888126594                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12888126594                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12888126594                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9435568                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9435568                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16493345                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16493345                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16493345                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16493345                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012466                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012466                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007132                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007132                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007132                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007132                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109570.551877                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109570.551877                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109570.551877                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109570.551877                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109570.551877                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109570.551877                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10440                       # number of writebacks
system.cpu0.dcache.writebacks::total            10440                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78780                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78780                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78780                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78780                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78780                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78780                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38844                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38844                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38844                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38844                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3365091092                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3365091092                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3365091092                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3365091092                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3365091092                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3365091092                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86630.910617                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86630.910617                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86630.910617                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86630.910617                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86630.910617                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86630.910617                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996444                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012536030                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037295.835010                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996444                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12270643                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12270643                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12270643                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12270643                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12270643                       # number of overall hits
system.cpu1.icache.overall_hits::total       12270643                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2950717                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2950717                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2950717                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2950717                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2950717                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2950717                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12270660                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12270660                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12270660                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12270660                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12270660                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12270660                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 173571.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 173571.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 173571.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 173571.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 173571.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 173571.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2354043                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2354043                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2354043                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2354043                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2354043                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2354043                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168145.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168145.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168145.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168145.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168145.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168145.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50000                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171610891                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50256                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3414.734380                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.277153                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.722847                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911239                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088761                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8709794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8709794                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6855517                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6855517                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16787                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16787                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15904                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15904                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15565311                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15565311                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15565311                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15565311                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145122                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2814                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2814                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       147936                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147936                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       147936                       # number of overall misses
system.cpu1.dcache.overall_misses::total       147936                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15753032764                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15753032764                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    429375749                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    429375749                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16182408513                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16182408513                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16182408513                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16182408513                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8854916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8854916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6858331                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6858331                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15904                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15904                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15713247                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15713247                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15713247                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15713247                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016389                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016389                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000410                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000410                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009415                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009415                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009415                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009415                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108550.273315                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108550.273315                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 152585.554016                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 152585.554016                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109387.900937                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109387.900937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109387.900937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109387.900937                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       809870                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 101233.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23563                       # number of writebacks
system.cpu1.dcache.writebacks::total            23563                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95125                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95125                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2811                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2811                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97936                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97936                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97936                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97936                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49997                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49997                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50000                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50000                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50000                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50000                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4473811794                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4473811794                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       593324                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       593324                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4474405118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4474405118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4474405118                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4474405118                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005646                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005646                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003182                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003182                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89481.604776                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89481.604776                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 197774.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 197774.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89488.102360                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89488.102360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89488.102360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89488.102360                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.814611                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008838405                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834251.645455                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.814611                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015729                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881113                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11801842                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11801842                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11801842                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11801842                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11801842                       # number of overall hits
system.cpu2.icache.overall_hits::total       11801842                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2025815                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2025815                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2025815                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2025815                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2025815                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2025815                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11801853                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11801853                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11801853                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11801853                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11801853                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11801853                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       184165                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       184165                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       184165                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       184165                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       184165                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       184165                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1801957                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1801957                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1801957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1801957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1801957                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1801957                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 180195.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 180195.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 180195.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 180195.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 180195.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 180195.700000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95033                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190305344                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95289                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1997.138641                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.873992                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.126008                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.917477                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.082523                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10688181                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10688181                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7539903                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7539903                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15980                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15980                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15688                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15688                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18228084                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18228084                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18228084                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18228084                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       395975                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       395975                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           85                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       396060                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        396060                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       396060                       # number of overall misses
system.cpu2.dcache.overall_misses::total       396060                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  37900372846                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  37900372846                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7960393                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7960393                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  37908333239                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  37908333239                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  37908333239                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  37908333239                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11084156                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11084156                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7539988                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7539988                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15688                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15688                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18624144                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18624144                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18624144                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18624144                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035724                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035724                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021266                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021266                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021266                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021266                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95714.054791                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95714.054791                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 93651.682353                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93651.682353                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95713.612177                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95713.612177                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95713.612177                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95713.612177                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22465                       # number of writebacks
system.cpu2.dcache.writebacks::total            22465                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       300942                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       300942                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       301027                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       301027                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       301027                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       301027                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95033                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95033                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95033                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95033                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95033                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95033                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8332742863                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8332742863                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8332742863                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8332742863                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8332742863                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8332742863                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008574                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008574                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005103                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005103                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005103                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005103                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87682.624594                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87682.624594                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87682.624594                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87682.624594                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87682.624594                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87682.624594                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
