// Seed: 3874754591
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_5 = 0;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_0 = -1;
endmodule
module module_1 (
    inout wand id_0,
    input wand id_1,
    output tri id_2,
    input tri0 id_3,
    inout supply1 id_4,
    input wand id_5,
    output wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11
);
  logic [-1 : 1] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
