Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Sun Nov 30 10:33:54 2025
| Host              : HUONG running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_HDH_wrapper_timing_summary_routed.rpt -pb design_HDH_wrapper_timing_summary_routed.pb -rpx design_HDH_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_HDH_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                Violations  
------  --------  -------------------------  ----------  
DPIR-2  Warning   Asynchronous driver check  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.469        0.000                      0                  343        0.020        0.000                      0                  343        0.500        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
user_si570_sysclk_clk_p            {0.000 1.666}        3.333           300.030         
  clk_out1_design_HDH_clk_wiz_0_0  {0.000 19.998}       39.996          25.003          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
user_si570_sysclk_clk_p                                                                                                                                                              0.500        0.000                       0                     1  
  clk_out1_design_HDH_clk_wiz_0_0       36.469        0.000                      0                  268        0.020        0.000                      0                  268       19.466        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_HDH_clk_wiz_0_0  clk_out1_design_HDH_clk_wiz_0_0       38.993        0.000                      0                   75        0.077        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                            clk_out1_design_HDH_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_HDH_clk_wiz_0_0                                   
(none)                                                            clk_out1_design_HDH_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  user_si570_sysclk_clk_p
  To Clock:  user_si570_sysclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_si570_sysclk_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { user_si570_sysclk_clk_p }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE4_ADV/CLKIN  n/a            1.071         3.333       2.262      PLL_X0Y0  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN  n/a            14.286        3.333       10.953     PLL_X0Y0  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            1.167         1.666       0.500      PLL_X0Y0  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN  n/a            1.167         1.666       0.500      PLL_X0Y0  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            1.167         1.666       0.500      PLL_X0Y0  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN  n/a            1.167         1.667       0.500      PLL_X0Y0  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_HDH_clk_wiz_0_0
  To Clock:  clk_out1_design_HDH_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.469ns  (required time - arrival time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.851ns (56.194%)  route 1.443ns (43.806%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 42.960 - 39.996 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.716ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.653ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.645     3.020    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.099 f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/Q
                         net (fo=3, routed)           0.523     3.621    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/B[12]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     3.772 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     3.772    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     3.845 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     3.845    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[19])
                                                      0.609     4.454 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.454    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<19>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.500 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.500    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<19>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     5.071 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     5.071    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<19>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.180 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.340     5.520    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/P[12]
    SLICE_X93Y121        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.645 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out[12]_i_3/O
                         net (fo=1, routed)           0.041     5.686    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[12]
    SLICE_X93Y121        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.774 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out[12]_i_1/O
                         net (fo=2, routed)           0.539     6.314    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_2[12]
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.415    42.960    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
                         clock pessimism             -0.112    42.848    
                         clock uncertainty           -0.090    42.758    
    SLICE_X89Y119        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    42.783    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         42.783    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 36.469    

Slack (MET) :             36.501ns  (required time - arrival time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 1.851ns (56.745%)  route 1.411ns (43.255%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 42.960 - 39.996 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.716ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.653ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.645     3.020    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.099 f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/Q
                         net (fo=3, routed)           0.523     3.621    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/B[12]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     3.772 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     3.772    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     3.845 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     3.845    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[19])
                                                      0.609     4.454 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.454    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<19>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.500 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.500    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<19>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     5.071 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     5.071    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<19>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.180 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.340     5.520    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/P[12]
    SLICE_X93Y121        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.645 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out[12]_i_3/O
                         net (fo=1, routed)           0.041     5.686    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[12]
    SLICE_X93Y121        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.774 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out[12]_i_1/O
                         net (fo=2, routed)           0.507     6.282    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_2[12]
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.415    42.960    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]/C
                         clock pessimism             -0.112    42.848    
                         clock uncertainty           -0.090    42.758    
    SLICE_X89Y119        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    42.783    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]
  -------------------------------------------------------------------
                         required time                         42.783    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 36.501    

Slack (MET) :             36.543ns  (required time - arrival time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 1.812ns (56.263%)  route 1.409ns (43.737%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 42.960 - 39.996 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.716ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.653ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.645     3.020    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.099 f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/Q
                         net (fo=3, routed)           0.523     3.621    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/B[12]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     3.772 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     3.772    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     3.845 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     3.845    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[22])
                                                      0.609     4.454 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     4.454    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<22>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     4.500 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     4.500    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<22>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     5.071 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     5.071    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<22>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     5.180 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[22]
                         net (fo=1, routed)           0.306     5.486    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/P[15]
    SLICE_X91Y122        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.608 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out[15]_i_5/O
                         net (fo=1, routed)           0.038     5.646    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[15]
    SLICE_X91Y122        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     5.698 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out[15]_i_2/O
                         net (fo=2, routed)           0.542     6.240    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_2[15]
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.415    42.960    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_lopt_replica/C
                         clock pessimism             -0.112    42.848    
                         clock uncertainty           -0.090    42.758    
    SLICE_X89Y119        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    42.783    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         42.783    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 36.543    

Slack (MET) :             36.757ns  (required time - arrival time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.812ns (60.279%)  route 1.194ns (39.721%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 42.960 - 39.996 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.716ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.653ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.645     3.020    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.099 f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/Q
                         net (fo=3, routed)           0.523     3.621    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/B[12]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     3.772 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     3.772    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     3.845 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     3.845    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[22])
                                                      0.609     4.454 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     4.454    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<22>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     4.500 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     4.500    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<22>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     5.071 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     5.071    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<22>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     5.180 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[22]
                         net (fo=1, routed)           0.306     5.486    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/P[15]
    SLICE_X91Y122        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.608 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out[15]_i_5/O
                         net (fo=1, routed)           0.038     5.646    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[15]
    SLICE_X91Y122        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     5.698 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out[15]_i_2/O
                         net (fo=2, routed)           0.327     6.026    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_2[15]
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.415    42.960    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]/C
                         clock pessimism             -0.112    42.848    
                         clock uncertainty           -0.090    42.758    
    SLICE_X89Y119        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    42.783    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]
  -------------------------------------------------------------------
                         required time                         42.783    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                 36.757    

Slack (MET) :             36.815ns  (required time - arrival time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 1.851ns (60.922%)  route 1.187ns (39.078%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 43.012 - 39.996 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.716ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.653ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.645     3.020    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.099 f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/Q
                         net (fo=3, routed)           0.523     3.621    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/B[12]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     3.772 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     3.772    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     3.845 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     3.845    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[17])
                                                      0.609     4.454 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000     4.454    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<17>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.046     4.500 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000     4.500    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<17>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.571     5.071 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.071    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<17>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.180 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.166     5.346    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/P[10]
    SLICE_X92Y121        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.470 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out[10]_i_3/O
                         net (fo=1, routed)           0.037     5.507    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[10]
    SLICE_X92Y121        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.596 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out[10]_i_1/O
                         net (fo=2, routed)           0.462     6.058    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_2[10]
    SLICE_X88Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.466    43.012    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[10]/C
                         clock pessimism             -0.073    42.939    
                         clock uncertainty           -0.090    42.848    
    SLICE_X88Y122        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025    42.873    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[10]
  -------------------------------------------------------------------
                         required time                         42.873    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 36.815    

Slack (MET) :             36.849ns  (required time - arrival time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 1.827ns (60.805%)  route 1.178ns (39.195%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 43.012 - 39.996 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.716ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.653ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.645     3.020    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.099 f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/Q
                         net (fo=3, routed)           0.523     3.621    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/B[12]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     3.772 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     3.772    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     3.845 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     3.845    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[18])
                                                      0.609     4.454 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000     4.454    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<18>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046     4.500 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000     4.500    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<18>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571     5.071 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     5.071    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<18>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     5.180 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.164     5.344    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/P[11]
    SLICE_X91Y122        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.445 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out[11]_i_3/O
                         net (fo=1, routed)           0.041     5.486    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[11]
    SLICE_X91Y122        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.574 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out[11]_i_1/O
                         net (fo=2, routed)           0.450     6.024    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_2[11]
    SLICE_X88Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.466    43.012    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]_lopt_replica/C
                         clock pessimism             -0.073    42.939    
                         clock uncertainty           -0.090    42.848    
    SLICE_X88Y122        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025    42.873    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         42.873    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 36.849    

Slack (MET) :             36.853ns  (required time - arrival time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.886ns (30.543%)  route 2.015ns (69.457%))
  Logic Levels:           7  (CARRY8=3 LUT2=2 LUT5=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 42.960 - 39.996 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.654ns (routing 0.716ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.653ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.654     3.029    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X90Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y122        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.109 r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[0]/Q
                         net (fo=3, routed)           0.310     3.418    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[15]_2[0]
    SLICE_X89Y122        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.514 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/sum_w_carry_i_1/O
                         net (fo=1, routed)           0.179     3.693    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/p_0_in[0]
    SLICE_X90Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     3.846 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/sum_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.872    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/sum_w_carry_n_0
    SLICE_X90Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.988 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/sum_w_carry__0/O[7]
                         net (fo=6, routed)           0.401     4.390    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/sum_w_carry__0_n_8
    SLICE_X89Y120        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.488 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out2_carry_i_3/O
                         net (fo=1, routed)           0.009     4.497    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out2_carry_i_3_n_0
    SLICE_X89Y120        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     4.604 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out2_carry/CO[1]
                         net (fo=32, routed)          0.780     5.384    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out2
    SLICE_X92Y121        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     5.530 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out[13]_i_4/O
                         net (fo=1, routed)           0.041     5.571    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[13]_0
    SLICE_X92Y121        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     5.661 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out[13]_i_1/O
                         net (fo=2, routed)           0.269     5.930    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_2[13]
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.415    42.960    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]/C
                         clock pessimism             -0.112    42.848    
                         clock uncertainty           -0.090    42.758    
    SLICE_X89Y119        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    42.783    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]
  -------------------------------------------------------------------
                         required time                         42.783    
                         arrival time                          -5.930    
  -------------------------------------------------------------------
                         slack                                 36.853    

Slack (MET) :             36.912ns  (required time - arrival time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.886ns (30.210%)  route 2.047ns (69.790%))
  Logic Levels:           7  (CARRY8=3 LUT2=2 LUT5=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 43.012 - 39.996 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.654ns (routing 0.716ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.653ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.654     3.029    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X90Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y122        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.109 r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[0]/Q
                         net (fo=3, routed)           0.310     3.418    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[15]_2[0]
    SLICE_X89Y122        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.514 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/sum_w_carry_i_1/O
                         net (fo=1, routed)           0.179     3.693    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/p_0_in[0]
    SLICE_X90Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     3.846 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/sum_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.872    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/sum_w_carry_n_0
    SLICE_X90Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.988 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/sum_w_carry__0/O[7]
                         net (fo=6, routed)           0.401     4.390    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/sum_w_carry__0_n_8
    SLICE_X89Y120        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.488 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out2_carry_i_3/O
                         net (fo=1, routed)           0.009     4.497    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out2_carry_i_3_n_0
    SLICE_X89Y120        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     4.604 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out2_carry/CO[1]
                         net (fo=32, routed)          0.780     5.384    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out2
    SLICE_X92Y121        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     5.530 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out[13]_i_4/O
                         net (fo=1, routed)           0.041     5.571    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[13]_0
    SLICE_X92Y121        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     5.661 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out[13]_i_1/O
                         net (fo=2, routed)           0.301     5.962    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_2[13]
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.466    43.012    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]_lopt_replica/C
                         clock pessimism             -0.073    42.939    
                         clock uncertainty           -0.090    42.848    
    SLICE_X88Y121        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    42.873    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         42.873    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                 36.912    

Slack (MET) :             36.928ns  (required time - arrival time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.827ns (62.447%)  route 1.099ns (37.553%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 43.012 - 39.996 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.716ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.653ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.645     3.020    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.099 f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/Q
                         net (fo=3, routed)           0.523     3.621    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/B[12]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     3.772 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     3.772    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     3.845 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     3.845    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[18])
                                                      0.609     4.454 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000     4.454    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<18>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046     4.500 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000     4.500    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<18>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571     5.071 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     5.071    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<18>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     5.180 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.164     5.344    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/P[11]
    SLICE_X91Y122        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.445 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out[11]_i_3/O
                         net (fo=1, routed)           0.041     5.486    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[11]
    SLICE_X91Y122        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.574 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out[11]_i_1/O
                         net (fo=2, routed)           0.371     5.945    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_2[11]
    SLICE_X88Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.466    43.012    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]/C
                         clock pessimism             -0.073    42.939    
                         clock uncertainty           -0.090    42.848    
    SLICE_X88Y122        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    42.873    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]
  -------------------------------------------------------------------
                         required time                         42.873    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                 36.928    

Slack (MET) :             36.944ns  (required time - arrival time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.776ns (63.005%)  route 1.043ns (36.995%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 42.960 - 39.996 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.645ns (routing 0.716ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.653ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.645     3.020    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.099 f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/Q
                         net (fo=3, routed)           0.523     3.621    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/B[12]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     3.772 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     3.772    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     3.845 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     3.845    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[21])
                                                      0.609     4.454 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[21]
                         net (fo=1, routed)           0.000     4.454    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<21>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[21]_V_DATA[21])
                                                      0.046     4.500 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[21]
                         net (fo=1, routed)           0.000     4.500    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<21>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[21]_ALU_OUT[21])
                                                      0.571     5.071 f  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     5.071    design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<21>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     5.180 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.152     5.332    design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/P[14]
    SLICE_X90Y122        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.371 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/add_sub_sharing/c_out[14]_i_3/O
                         net (fo=1, routed)           0.096     5.467    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out_reg[14]
    SLICE_X89Y122        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     5.566 r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/c_out[14]_i_1/O
                         net (fo=2, routed)           0.272     5.839    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_2[14]
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.415    42.960    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[14]_lopt_replica/C
                         clock pessimism             -0.112    42.848    
                         clock uncertainty           -0.090    42.758    
    SLICE_X89Y119        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    42.783    design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         42.783    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                 36.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/TX/FSM_sequential_current_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/TX/FSM_sequential_current_state_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.155ns (56.679%)  route 0.118ns (43.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.416ns (routing 0.653ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.716ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.863    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.293 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233     1.526    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.550 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.416     2.965    design_HDH_i/Add_IP_HDH_0/inst/TX/CLK
    SLICE_X88Y119        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/FSM_sequential_current_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.023 r  design_HDH_i/Add_IP_HDH_0/inst/TX/FSM_sequential_current_state_r_reg[1]/Q
                         net (fo=13, routed)          0.088     3.112    design_HDH_i/Add_IP_HDH_0/inst/TX/current_state_r[1]
    SLICE_X88Y120        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.097     3.209 r  design_HDH_i/Add_IP_HDH_0/inst/TX/FSM_sequential_current_state_r[0]_i_1/O
                         net (fo=1, routed)           0.030     3.239    design_HDH_i/Add_IP_HDH_0/inst/TX/next_state_r[0]
    SLICE_X88Y120        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/FSM_sequential_current_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.672     3.046    design_HDH_i/Add_IP_HDH_0/inst/TX/CLK
    SLICE_X88Y120        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/FSM_sequential_current_state_r_reg[0]/C
                         clock pessimism              0.112     3.158    
    SLICE_X88Y120        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.218    design_HDH_i/Add_IP_HDH_0/inst/TX/FSM_sequential_current_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Byte_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.058ns (28.866%)  route 0.143ns (71.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      1.460ns (routing 0.653ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.716ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.863    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.293 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233     1.526    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.550 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.460     3.010    design_HDH_i/Add_IP_HDH_0/inst/RX/CLK
    SLICE_X89Y124        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Byte_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.068 r  design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Byte_r_reg[7]/Q
                         net (fo=6, routed)           0.143     3.211    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[7]_0[7]
    SLICE_X90Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.654     3.029    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X90Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[7]/C
                         clock pessimism              0.073     3.102    
    SLICE_X90Y122        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     3.164    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.435ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.875     1.675    design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X87Y116        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.713 r  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.063     1.776    design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/p_2_in3_in
    SLICE_X87Y116        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.991     1.793    design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X87Y116        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism             -0.112     1.681    
    SLICE_X87Y116        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.728    design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/TX/Clock_Count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/TX/Clock_Count_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.879ns (routing 0.392ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.435ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.879     1.680    design_HDH_i/Add_IP_HDH_0/inst/TX/CLK
    SLICE_X89Y118        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/Clock_Count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.719 r  design_HDH_i/Add_IP_HDH_0/inst/TX/Clock_Count_r_reg[0]/Q
                         net (fo=7, routed)           0.027     1.745    design_HDH_i/Add_IP_HDH_0/inst/TX/Clock_Count_r_reg_n_0_[0]
    SLICE_X89Y118        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.778 r  design_HDH_i/Add_IP_HDH_0/inst/TX/Clock_Count_r[1]_i_1__0/O
                         net (fo=1, routed)           0.006     1.784    design_HDH_i/Add_IP_HDH_0/inst/TX/Clock_Count_r[1]_i_1__0_n_0
    SLICE_X89Y118        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/Clock_Count_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.994     1.796    design_HDH_i/Add_IP_HDH_0/inst/TX/CLK
    SLICE_X89Y118        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/Clock_Count_r_reg[1]/C
                         clock pessimism             -0.110     1.686    
    SLICE_X89Y118        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.733    design_HDH_i/Add_IP_HDH_0/inst/TX/Clock_Count_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.868ns (routing 0.392ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.435ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.868     1.669    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X86Y117        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.708 r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.027     1.734    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X86Y117        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.767 r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.006     1.773    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X86Y117        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.982     1.783    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X86Y117        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.109     1.675    
    SLICE_X86Y117        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.722    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Byte_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/INS_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.301%)  route 0.075ns (65.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.909ns (routing 0.392ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.435ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.909     1.709    design_HDH_i/Add_IP_HDH_0/inst/RX/CLK
    SLICE_X89Y124        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Byte_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.748 r  design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Byte_r_reg[7]/Q
                         net (fo=6, routed)           0.075     1.823    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/INS_out_reg[7]_1[7]
    SLICE_X89Y123        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/INS_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.024     1.826    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/CLK
    SLICE_X89Y123        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/INS_out_reg[7]/C
                         clock pessimism             -0.101     1.725    
    SLICE_X89Y123        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.771    design_HDH_i/Add_IP_HDH_0/inst/core/instruction_memory/INS_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/TX/Bit_Index_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.073ns (49.968%)  route 0.073ns (50.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.915ns (routing 0.392ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.435ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.915     1.715    design_HDH_i/Add_IP_HDH_0/inst/TX/CLK
    SLICE_X88Y120        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/Bit_Index_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.753 r  design_HDH_i/Add_IP_HDH_0/inst/TX/Bit_Index_r_reg[2]/Q
                         net (fo=3, routed)           0.052     1.805    design_HDH_i/Add_IP_HDH_0/inst/TX/Bit_Index_r_reg_n_0_[2]
    SLICE_X88Y119        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.035     1.840 r  design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_i_1/O
                         net (fo=1, routed)           0.021     1.861    design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_i_1_n_0
    SLICE_X88Y119        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.004     1.805    design_HDH_i/Add_IP_HDH_0/inst/TX/CLK
    SLICE_X88Y119        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_reg/C
                         clock pessimism             -0.044     1.761    
    SLICE_X88Y119        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.807    design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/pr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.081ns (51.369%)  route 0.077ns (48.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.868ns (routing 0.392ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.435ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.868     1.669    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X86Y117        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.710 r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.053     1.762    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/seq_cnt[2]
    SLICE_X87Y117        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.040     1.802 r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.024     1.826    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/pr_dec0__0
    SLICE_X87Y117        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/pr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.991     1.793    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/slowest_sync_clk
    SLICE_X87Y117        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/pr_dec_reg[1]/C
                         clock pessimism             -0.067     1.726    
    SLICE_X87Y117        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.772    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/pr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.054ns (50.617%)  route 0.053ns (49.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.914ns (routing 0.392ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.435ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.914     1.714    design_HDH_i/Add_IP_HDH_0/inst/core/controller/CLK
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.753 r  design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]/Q
                         net (fo=7, routed)           0.032     1.785    design_HDH_i/Add_IP_HDH_0/inst/core/controller/Q[0]
    SLICE_X88Y121        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.800 r  design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r[2]_i_1/O
                         net (fo=1, routed)           0.021     1.821    design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r[2]_i_1_n_0
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.036     1.837    design_HDH_i/Add_IP_HDH_0/inst/core/controller/CLK
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]/C
                         clock pessimism             -0.117     1.720    
    SLICE_X88Y121        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.766    design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_HDH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.009%)  route 0.046ns (42.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.435ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.875     1.675    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/slowest_sync_clk
    SLICE_X87Y117        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.714 r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.025     1.739    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X87Y117        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.761 r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.021     1.782    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.991     1.793    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/slowest_sync_clk
    SLICE_X87Y117        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.112     1.681    
    SLICE_X87Y117        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.727    design_HDH_i/rst_clk_wiz_0_25M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_HDH_clk_wiz_0_0
Waveform(ns):       { 0.000 19.998 }
Period(ns):         39.996
Sources:            { design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         39.996      38.706     BUFGCE_X0Y5    design_HDH_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.290         39.996      38.706     PLL_X0Y0       design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK         n/a            1.064         39.996      38.932     SLICE_X87Y116  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C             n/a            0.550         39.996      39.446     SLICE_X88Y127  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         39.996      39.446     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         39.996      39.446     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         39.996      39.446     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Clock_Count_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         39.996      39.446     SLICE_X88Y125  design_HDH_i/Add_IP_HDH_0/inst/RX/Clock_Count_r_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         39.996      39.446     SLICE_X88Y126  design_HDH_i/Add_IP_HDH_0/inst/RX/Clock_Count_r_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         39.996      39.446     SLICE_X89Y125  design_HDH_i/Add_IP_HDH_0/inst/RX/Clock_Count_r_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.532         19.998      19.466     SLICE_X87Y116  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.532         19.998      19.466     SLICE_X87Y116  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y127  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y127  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Clock_Count_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Clock_Count_r_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.532         19.998      19.466     SLICE_X87Y116  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.532         19.998      19.466     SLICE_X87Y116  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y127  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y127  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Bit_Index_r_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Clock_Count_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         19.998      19.723     SLICE_X88Y124  design_HDH_i/Add_IP_HDH_0/inst/RX/Clock_Count_r_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_HDH_clk_wiz_0_0
  To Clock:  clk_out1_design_HDH_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.993ns  (required time - arrival time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.079ns (10.111%)  route 0.702ns (89.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 43.006 - 39.996 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.716ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.653ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.589     2.963    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.042 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.702     3.745    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y120        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.460    43.006    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[5]/C
                         clock pessimism             -0.112    42.894    
                         clock uncertainty           -0.090    42.803    
    SLICE_X89Y120        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    42.737    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[5]
  -------------------------------------------------------------------
                         required time                         42.737    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                 38.993    

Slack (MET) :             38.996ns  (required time - arrival time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.079ns (10.124%)  route 0.701ns (89.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 43.008 - 39.996 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.716ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.653ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.589     2.963    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.042 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.701     3.744    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y120        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.462    43.008    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[2]/C
                         clock pessimism             -0.112    42.896    
                         clock uncertainty           -0.090    42.805    
    SLICE_X89Y120        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    42.739    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 38.996    

Slack (MET) :             38.996ns  (required time - arrival time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.079ns (10.124%)  route 0.701ns (89.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 43.008 - 39.996 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.716ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.653ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.589     2.963    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.042 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.701     3.744    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y120        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.462    43.008    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[3]/C
                         clock pessimism             -0.112    42.896    
                         clock uncertainty           -0.090    42.805    
    SLICE_X89Y120        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    42.739    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 38.996    

Slack (MET) :             38.996ns  (required time - arrival time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.079ns (10.124%)  route 0.701ns (89.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 43.008 - 39.996 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.716ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.653ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.589     2.963    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.042 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.701     3.744    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y120        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.462    43.008    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[4]/C
                         clock pessimism             -0.112    42.896    
                         clock uncertainty           -0.090    42.805    
    SLICE_X89Y120        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    42.739    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[4]
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 38.996    

Slack (MET) :             38.996ns  (required time - arrival time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.079ns (10.124%)  route 0.701ns (89.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 43.008 - 39.996 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.716ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.653ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.589     2.963    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.042 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.701     3.744    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y120        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.462    43.008    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[5]/C
                         clock pessimism             -0.112    42.896    
                         clock uncertainty           -0.090    42.805    
    SLICE_X89Y120        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    42.739    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[5]
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 38.996    

Slack (MET) :             38.996ns  (required time - arrival time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.079ns (10.124%)  route 0.701ns (89.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 43.008 - 39.996 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.716ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.653ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.589     2.963    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.042 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.701     3.744    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y120        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.462    43.008    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[2]/C
                         clock pessimism             -0.112    42.896    
                         clock uncertainty           -0.090    42.805    
    SLICE_X89Y120        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    42.739    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 38.996    

Slack (MET) :             38.996ns  (required time - arrival time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.079ns (10.124%)  route 0.701ns (89.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 43.008 - 39.996 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.716ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.653ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.589     2.963    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.042 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.701     3.744    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y120        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.462    43.008    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[3]/C
                         clock pessimism             -0.112    42.896    
                         clock uncertainty           -0.090    42.805    
    SLICE_X89Y120        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    42.739    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 38.996    

Slack (MET) :             38.996ns  (required time - arrival time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.079ns (10.124%)  route 0.701ns (89.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 43.008 - 39.996 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.716ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.653ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.589     2.963    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.042 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.701     3.744    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y120        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.462    43.008    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[4]/C
                         clock pessimism             -0.112    42.896    
                         clock uncertainty           -0.090    42.805    
    SLICE_X89Y120        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    42.739    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[4]
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 38.996    

Slack (MET) :             38.996ns  (required time - arrival time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.079ns (10.124%)  route 0.701ns (89.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 43.008 - 39.996 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.716ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.653ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.589     2.963    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.042 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.701     3.744    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y120        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.462    43.008    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[6]/C
                         clock pessimism             -0.112    42.896    
                         clock uncertainty           -0.090    42.805    
    SLICE_X89Y120        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    42.739    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[6]
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 38.996    

Slack (MET) :             39.083ns  (required time - arrival time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@39.996ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.079ns (11.506%)  route 0.608ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 43.001 - 39.996 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.589ns (routing 0.716ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.653ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.589     2.963    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.042 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.608     3.650    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X90Y123        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350    40.858    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    41.288 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    41.521    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.545 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.456    43.001    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X90Y123        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[9]/C
                         clock pessimism             -0.112    42.889    
                         clock uncertainty           -0.090    42.799    
    SLICE_X90Y123        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    42.733    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[9]
  -------------------------------------------------------------------
                         required time                         42.733    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 39.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.058ns (25.678%)  route 0.168ns (74.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.403ns (routing 0.653ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.716ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.863    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.293 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233     1.526    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.550 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.403     2.952    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.010 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.168     3.178    design_HDH_i/Add_IP_HDH_0/inst/core/controller/send_request_r_reg_0
    SLICE_X87Y121        FDPE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.646     3.021    design_HDH_i/Add_IP_HDH_0/inst/core/controller/CLK
    SLICE_X87Y121        FDPE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[1]/C
                         clock pessimism              0.112     3.133    
    SLICE_X87Y121        FDPE (Remov_CFF_SLICEM_C_PRE)
                                                     -0.032     3.101    design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.058ns (25.678%)  route 0.168ns (74.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.403ns (routing 0.653ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.716ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.863    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.293 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233     1.526    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.550 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.403     2.952    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.010 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.168     3.178    design_HDH_i/Add_IP_HDH_0/inst/core/controller/send_request_r_reg_0
    SLICE_X87Y121        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.646     3.021    design_HDH_i/Add_IP_HDH_0/inst/core/controller/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[3]/C
                         clock pessimism              0.112     3.133    
    SLICE_X87Y121        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     3.101    design_HDH_i/Add_IP_HDH_0/inst/core/controller/FSM_onehot_current_state_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.058ns (25.792%)  route 0.167ns (74.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.403ns (routing 0.653ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.716ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.863    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.293 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233     1.526    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.550 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.403     2.952    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.010 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.167     3.177    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X87Y121        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.645     3.020    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[10]/C
                         clock pessimism              0.112     3.132    
    SLICE_X87Y121        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.032     3.100    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.058ns (25.792%)  route 0.167ns (74.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.403ns (routing 0.653ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.716ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.863    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.293 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233     1.526    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.550 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.403     2.952    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.010 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.167     3.177    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X87Y121        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.645     3.020    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X87Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]/C
                         clock pessimism              0.112     3.132    
    SLICE_X87Y121        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.032     3.100    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.466%)  route 0.184ns (82.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.435ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.875     1.675    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.714 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.184     1.898    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y121        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.033     1.834    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[10]/C
                         clock pessimism             -0.044     1.790    
    SLICE_X89Y121        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.770    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.466%)  route 0.184ns (82.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.435ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.875     1.675    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.714 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.184     1.898    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y121        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.033     1.834    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[12]/C
                         clock pessimism             -0.044     1.790    
    SLICE_X89Y121        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.770    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.466%)  route 0.184ns (82.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.435ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.875     1.675    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.714 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.184     1.898    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y121        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.033     1.834    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[13]/C
                         clock pessimism             -0.044     1.790    
    SLICE_X89Y121        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.770    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.466%)  route 0.184ns (82.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.435ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.875     1.675    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.714 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.184     1.898    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y121        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.033     1.834    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[14]/C
                         clock pessimism             -0.044     1.790    
    SLICE_X89Y121        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.770    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/a_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.466%)  route 0.184ns (82.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.435ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.875     1.675    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.714 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.184     1.898    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y121        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.033     1.834    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[14]/C
                         clock pessimism             -0.044     1.790    
    SLICE_X89Y121        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.770    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns - clk_out1_design_HDH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.466%)  route 0.184ns (82.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.435ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.875     1.675    design_HDH_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X87Y118        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.714 r  design_HDH_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.184     1.898    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/RST
    SLICE_X89Y121        FDCE                                         f  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.033     1.834    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/CLK
    SLICE_X89Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[8]/C
                         clock pessimism             -0.044     1.790    
    SLICE_X89Y121        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.770    design_HDH_i/Add_IP_HDH_0/inst/core/input_memory/b_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.128    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_HDH_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.846ns  (logic 1.255ns (44.087%)  route 1.591ns (55.913%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Destination): 1.404ns (routing 0.653ns, distribution 0.751ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.255     1.255 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.255    reset_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.255 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.591     2.846    design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X87Y116        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.863    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.293 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233     1.526    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.550 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.404     2.953    design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X87Y116        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.577ns  (logic 0.832ns (52.743%)  route 0.745ns (47.257%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.993ns (routing 0.435ns, distribution 0.558ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.832     0.832 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.832    reset_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.832 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.745     1.577    design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X87Y116        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.993     1.795    design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X87Y116        FDRE                                         r  design_HDH_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_HDH_clk_wiz_0_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            Tx_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.474ns  (logic 2.885ns (52.700%)  route 2.589ns (47.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      1.618ns (routing 0.716ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.618     2.992    design_HDH_i/Add_IP_HDH_0/inst/TX/CLK
    SLICE_X88Y119        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.070 r  design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_reg/Q
                         net (fo=1, routed)           2.589     5.659    Tx_out_0_OBUF
    F13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.807     8.466 r  Tx_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.466    Tx_out_0
    F13                                                               r  Tx_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.351ns  (logic 2.863ns (65.803%)  route 1.488ns (34.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      1.672ns (routing 0.716ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.672     3.046    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.124 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.488     4.612    lopt
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.785     7.398 r  LED_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.398    LED_out_0[0]
    AG14                                                              r  LED_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.405ns  (logic 2.888ns (65.564%)  route 1.517ns (34.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      1.616ns (routing 0.716ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.616     2.990    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.070 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           1.517     4.587    lopt_7
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.808     7.396 r  LED_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.396    LED_out_0[7]
    AL12                                                              r  LED_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.373ns  (logic 2.860ns (65.400%)  route 1.513ns (34.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      1.616ns (routing 0.716ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.616     2.990    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.069 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.513     4.582    lopt_6
    AH14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     7.363 r  LED_out_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.363    LED_out_0[6]
    AH14                                                              r  LED_out_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.301ns  (logic 2.867ns (66.660%)  route 1.434ns (33.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      1.672ns (routing 0.716ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.672     3.046    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.124 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.434     4.558    lopt_2
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.789     7.348 r  LED_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.348    LED_out_0[2]
    AE13                                                              r  LED_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.243ns  (logic 2.857ns (67.336%)  route 1.386ns (32.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      1.672ns (routing 0.716ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.672     3.046    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.122 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.386     4.508    lopt_3
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.781     7.290 r  LED_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.290    LED_out_0[3]
    AJ14                                                              r  LED_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.236ns  (logic 2.859ns (67.492%)  route 1.377ns (32.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      1.672ns (routing 0.716ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.672     3.046    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.125 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           1.377     4.502    lopt_5
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.780     7.282 r  LED_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.282    LED_out_0[5]
    AH13                                                              r  LED_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.264ns  (logic 2.862ns (67.119%)  route 1.402ns (32.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      1.616ns (routing 0.716ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.616     2.990    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.071 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.402     4.473    lopt_4
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     7.254 r  LED_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.254    LED_out_0[4]
    AJ15                                                              r  LED_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.163ns  (logic 2.865ns (68.823%)  route 1.298ns (31.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      1.672ns (routing 0.716ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     1.042    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     1.075 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     1.346    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.374 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.672     3.046    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.125 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.298     4.423    lopt_1
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.786     7.210 r  LED_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.210    LED_out_0[1]
    AF13                                                              r  LED_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.483ns (69.815%)  route 0.641ns (30.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      0.914ns (routing 0.392ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.914     1.714    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.754 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.641     2.395    lopt_1
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.443     3.838 r  LED_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.838    LED_out_0[1]
    AF13                                                              r  LED_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.474ns (68.691%)  route 0.672ns (31.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      0.914ns (routing 0.392ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.914     1.714    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.751 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.672     2.423    lopt_3
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.437     3.860 r  LED_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.860    LED_out_0[3]
    AJ14                                                              r  LED_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.475ns (68.415%)  route 0.681ns (31.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      0.914ns (routing 0.392ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.914     1.714    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.753 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.681     2.434    lopt_5
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.436     3.870 r  LED_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.870    LED_out_0[5]
    AH13                                                              r  LED_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.477ns (66.714%)  route 0.737ns (33.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      0.886ns (routing 0.392ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.886     1.686    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.726 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.737     2.463    lopt_4
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     3.900 r  LED_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.900    LED_out_0[4]
    AJ15                                                              r  LED_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.503ns (66.893%)  route 0.744ns (33.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      0.886ns (routing 0.392ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.886     1.686    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.725 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.744     2.469    lopt_7
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.464     3.933 r  LED_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.933    LED_out_0[7]
    AL12                                                              r  LED_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.476ns (65.631%)  route 0.773ns (34.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      0.886ns (routing 0.392ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.886     1.686    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X89Y119        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.725 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.773     2.498    lopt_6
    AH14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     3.935 r  LED_out_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.935    LED_out_0[6]
    AH14                                                              r  LED_out_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.480ns (66.167%)  route 0.757ns (33.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      0.914ns (routing 0.392ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.914     1.714    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y122        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.753 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.757     2.510    lopt
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.441     3.952 r  LED_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.952    LED_out_0[0]
    AG14                                                              r  LED_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.484ns (66.284%)  route 0.755ns (33.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      0.914ns (routing 0.392ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.914     1.714    design_HDH_i/Add_IP_HDH_0/inst/core/alu/CLK
    SLICE_X88Y121        FDCE                                         r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.753 r  design_HDH_i/Add_IP_HDH_0/inst/core/alu/c_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.755     2.508    lopt_2
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.445     3.953 r  LED_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.953    LED_out_0[2]
    AE13                                                              r  LED_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            Tx_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.501ns (52.679%)  route 1.348ns (47.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Source):      0.886ns (routing 0.392ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.574    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.624 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.160     0.784    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.886     1.686    design_HDH_i/Add_IP_HDH_0/inst/TX/CLK
    SLICE_X88Y119        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.724 r  design_HDH_i/Add_IP_HDH_0/inst/TX/Tx_out_reg/Q
                         net (fo=1, routed)           1.348     3.072    Tx_out_0_OBUF
    F13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.463     4.535 r  Tx_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.535    Tx_out_0
    F13                                                               r  Tx_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_HDH_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rx_in_0
                            (input port)
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Data_R_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 1.255ns (31.484%)  route 2.732ns (68.516%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.108ns
  Clock Net Delay (Destination): 1.456ns (routing 0.653ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 r  Rx_in_0 (IN)
                         net (fo=0)                   0.000     0.000    Rx_in_0_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.255     1.255 r  Rx_in_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.255    Rx_in_0_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.255 r  Rx_in_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.732     3.987    design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_in
    SLICE_X88Y127        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Data_R_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.863    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.293 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233     1.526    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.550 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.456     3.005    design_HDH_i/Add_IP_HDH_0/inst/RX/CLK
    SLICE_X88Y127        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Data_R_r_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rx_in_0
                            (input port)
  Destination:            design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Data_R_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_HDH_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.153ns  (logic 0.832ns (38.654%)  route 1.321ns (61.346%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.026ns (routing 0.435ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 r  Rx_in_0 (IN)
                         net (fo=0)                   0.000     0.000    Rx_in_0_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.832     0.832 r  Rx_in_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.832    Rx_in_0_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.832 r  Rx_in_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.321     2.153    design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_in
    SLICE_X88Y127        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Data_R_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_HDH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_HDH_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.730    design_HDH_i/clk_wiz_0/inst/clk_in1_design_HDH_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.600 r  design_HDH_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.182     0.782    design_HDH_i/clk_wiz_0/inst/clk_out1_design_HDH_clk_wiz_0_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.801 r  design_HDH_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.026     1.828    design_HDH_i/Add_IP_HDH_0/inst/RX/CLK
    SLICE_X88Y127        FDRE                                         r  design_HDH_i/Add_IP_HDH_0/inst/RX/Rx_Data_R_r_reg/C





