// Seed: 3041095554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_32;
  wire id_33;
  assign id_20 = 1'b0;
  always begin
    begin
      id_18 = id_23 == id_3;
    end
  end
  wire id_34;
  wire id_35;
  wire id_36, id_37;
  wire id_38;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_7;
  assign id_7 = 1'h0;
  wire id_8;
  module_0(
      id_3,
      id_6,
      id_6,
      id_1,
      id_7,
      id_7,
      id_2,
      id_7,
      id_4,
      id_4,
      id_4,
      id_8,
      id_7,
      id_4,
      id_3,
      id_3,
      id_4,
      id_8,
      id_4,
      id_7,
      id_5,
      id_7,
      id_2,
      id_8,
      id_8,
      id_8,
      id_4,
      id_2,
      id_2,
      id_5,
      id_6
  );
  assign id_4 = 1 < 1 ^ 1;
endmodule
