 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fmul_rounder
Version: U-2022.12
Date   : Tue Jul  1 15:45:07 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: frac_i[93] (input port clocked by clk)
  Endpoint: frac_stage_0_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  frac_i[93] (in)                          0.01       1.51 f
  U3776/Y (INVX1)                          0.13       1.64 r
  U3777/Y (NAND4XL)                        0.14       1.78 f
  U3778/Y (NOR2XL)                         0.16       1.94 r
  U3782/Y (NAND4XL)                        0.16       2.09 f
  U3783/Y (BUFX3)                          0.21       2.30 f
  U3784/Y (NOR2X2)                         0.21       2.51 r
  U3607/Y (INVX4)                          0.10       2.61 f
  U2453/Y (INVX4)                          0.20       2.81 r
  U4338/Y (AOI21XL)                        0.12       2.93 f
  U4339/Y (OAI21XL)                        0.12       3.05 r
  U2449/Y (AOI21X1)                        0.10       3.15 f
  U4344/Y (NAND4XL)                        0.15       3.30 r
  U3513/Y (OR3XL)                          0.22       3.52 r
  U2444/Y (NOR2X2)                         0.08       3.59 f
  U2441/Y (INVX4)                          0.25       3.84 r
  U2440/Y (INVX2)                          0.12       3.96 f
  U2437/Y (AOI21X1)                        0.20       4.16 r
  U2435/Y (NAND2X1)                        0.07       4.23 f
  U3472/Y (OR3X2)                          0.42       4.65 f
  U3469/Y (NOR2X2)                         0.21       4.86 r
  U3464/Y (AOI21X1)                        0.14       4.99 f
  U3455/Y (NAND3X1)                        0.11       5.10 r
  U3454/Y (NOR2X1)                         0.08       5.18 f
  U2661/Y (BUFX4)                          0.23       5.42 f
  U2432/Y (OAI2BB1X1)                      0.24       5.66 f
  U3727/Y (NOR2X2)                         0.20       5.86 r
  U2429/Y (OR2X2)                          0.22       6.08 r
  U3433/Y (OAI21X2)                        0.15       6.23 f
  U3718/Y (NAND2X2)                        0.15       6.39 r
  U3719/Y (CLKINVX3)                       0.40       6.79 f
  U3370/Y (NAND2XL)                        0.19       6.98 r
  U2389/Y (NAND3XL)                        0.19       7.17 f
  U2375/Y (AOI22XL)                        0.26       7.42 r
  U4785/Y (OAI21XL)                        0.16       7.58 f
  U2972/Y (AOI2BB2XL)                      0.31       7.89 f
  U2348/Y (OAI2BB1XL)                      0.28       8.16 f
  U4998/Y (NOR2XL)                         0.19       8.35 r
  U2342/Y (NAND2XL)                        0.17       8.52 f
  U2341/Y (NOR3X1)                         0.38       8.90 r
  U5060/Y (NAND4XL)                        0.17       9.07 f
  U2339/Y (NOR3X1)                         0.27       9.34 r
  U2336/Y (INVXL)                          0.16       9.50 f
  U5261/Y (NOR3X1)                         0.19       9.69 r
  U5262/Y (XNOR2X1)                        0.30       9.99 r
  U2483/Y (MXI2XL)                         0.10      10.09 f
  frac_stage_0_reg[49]/D (DFFSX1)          0.00      10.09 f
  data arrival time                                  10.09

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  frac_stage_0_reg[49]/CK (DFFSX1)         0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.09
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: frac_i[93] (input port clocked by clk)
  Endpoint: frac_stage_0_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  frac_i[93] (in)                          0.01       1.51 f
  U3776/Y (INVX1)                          0.13       1.64 r
  U3777/Y (NAND4XL)                        0.14       1.78 f
  U3778/Y (NOR2XL)                         0.16       1.94 r
  U3782/Y (NAND4XL)                        0.16       2.09 f
  U3783/Y (BUFX3)                          0.21       2.30 f
  U3784/Y (NOR2X2)                         0.21       2.51 r
  U3607/Y (INVX4)                          0.10       2.61 f
  U2453/Y (INVX4)                          0.20       2.81 r
  U4338/Y (AOI21XL)                        0.12       2.93 f
  U4339/Y (OAI21XL)                        0.12       3.05 r
  U2449/Y (AOI21X1)                        0.10       3.15 f
  U4344/Y (NAND4XL)                        0.15       3.30 r
  U3513/Y (OR3XL)                          0.22       3.52 r
  U2444/Y (NOR2X2)                         0.08       3.59 f
  U2441/Y (INVX4)                          0.25       3.84 r
  U2440/Y (INVX2)                          0.12       3.96 f
  U2437/Y (AOI21X1)                        0.20       4.16 r
  U2435/Y (NAND2X1)                        0.07       4.23 f
  U3472/Y (OR3X2)                          0.42       4.65 f
  U3469/Y (NOR2X2)                         0.21       4.86 r
  U3464/Y (AOI21X1)                        0.14       4.99 f
  U3455/Y (NAND3X1)                        0.11       5.10 r
  U3454/Y (NOR2X1)                         0.08       5.18 f
  U2661/Y (BUFX4)                          0.23       5.42 f
  U2432/Y (OAI2BB1X1)                      0.24       5.66 f
  U3727/Y (NOR2X2)                         0.20       5.86 r
  U2429/Y (OR2X2)                          0.22       6.08 r
  U3433/Y (OAI21X2)                        0.15       6.23 f
  U3718/Y (NAND2X2)                        0.15       6.39 r
  U3719/Y (CLKINVX3)                       0.40       6.79 f
  U3370/Y (NAND2XL)                        0.19       6.98 r
  U2389/Y (NAND3XL)                        0.19       7.17 f
  U2375/Y (AOI22XL)                        0.26       7.42 r
  U4785/Y (OAI21XL)                        0.16       7.58 f
  U2972/Y (AOI2BB2XL)                      0.31       7.89 f
  U2348/Y (OAI2BB1XL)                      0.28       8.16 f
  U4998/Y (NOR2XL)                         0.19       8.35 r
  U2342/Y (NAND2XL)                        0.17       8.52 f
  U2341/Y (NOR3X1)                         0.38       8.90 r
  U5060/Y (NAND4XL)                        0.17       9.07 f
  U2339/Y (NOR3X1)                         0.27       9.34 r
  U3738/Y (BUFX3)                          0.23       9.57 r
  U5269/Y (NAND3XL)                        0.13       9.70 f
  U5270/Y (XNOR2X1)                        0.28       9.98 r
  U2488/Y (MXI2XL)                         0.10      10.08 f
  frac_stage_0_reg[47]/D (DFFSX1)          0.00      10.08 f
  data arrival time                                  10.08

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  frac_stage_0_reg[47]/CK (DFFSX1)         0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.08
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: frac_stage_0_reg[53]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: exp_stage_1_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  frac_stage_0_reg[53]/CK (DFFSX2)         0.00       0.50 r
  frac_stage_0_reg[53]/QN (DFFSX2)         1.00       1.50 r
  U3821/Y (MXI2X1)                         0.52       2.02 r
  U2682/Y (NAND4XL)                        0.18       2.20 f
  U3630/Y (NOR4X1)                         0.32       2.52 r
  U3740/Y (NAND4X1)                        0.21       2.73 f
  U2454/Y (INVX1)                          0.14       2.87 r
  U2452/Y (NAND4X1)                        0.11       2.98 f
  U3734/Y (NOR3X1)                         0.25       3.23 r
  U2678/Y (BUFX4)                          0.26       3.49 r
  U2677/Y (AOI21X2)                        0.18       3.67 f
  U2312/Y (CLKINVX2)                       0.17       3.83 r
  U3528/Y (NOR2X1)                         0.13       3.96 f
  U3503/Y (OAI2BB1XL)                      0.20       4.17 f
  U3492/Y (INVXL)                          0.08       4.24 r
  U3835/Y (OAI21XL)                        0.10       4.34 f
  U3836/Y (AOI21XL)                        0.19       4.53 r
  U3837/Y (NAND3XL)                        0.14       4.67 f
  U3473/Y (AOI211X1)                       0.31       4.98 r
  U3471/Y (NAND4X1)                        0.28       5.27 f
  U3466/Y (AOI21XL)                        0.22       5.48 r
  U3725/Y (NOR2X1)                         0.11       5.59 f
  U3844/Y (OAI211X1)                       0.24       5.83 r
  U3846/Y (AOI21XL)                        0.10       5.93 f
  U3848/Y (AOI221X4)                       0.64       6.56 r
  U2658/Y (INVX4)                          0.18       6.75 f
  U3435/Y (NOR2X2)                         0.16       6.91 r
  U4400/Y (NAND2X1)                        0.14       7.04 f
  U3395/Y (AOI222X1)                       0.52       7.57 r
  U4441/Y (INVXL)                          0.08       7.65 f
  U3271/Y (OAI21XL)                        0.25       7.90 r
  U3186/Y (INVXL)                          0.07       7.97 f
  U3088/Y (OAI21XL)                        0.10       8.07 r
  U3739/Y (OAI21XL)                        0.18       8.25 f
  U2565/Y (OAI21X1)                        0.24       8.49 r
  U2353/Y (OAI21XL)                        0.14       8.63 f
  U2834/Y (AOI21X1)                        0.22       8.85 r
  U4448/Y (AND2X2)                         0.18       9.02 r
  U2320/Y (AND2X1)                         0.23       9.25 r
  U2542/Y (NAND2X1)                        0.13       9.39 f
  U2753/Y (NOR2X2)                         0.14       9.53 r
  U5404/Y (NAND2XL)                        0.10       9.63 f
  U5405/Y (XNOR2X1)                        0.22       9.85 f
  U2733/Y (OAI21XL)                        0.17      10.03 r
  U5406/Y (AOI21XL)                        0.07      10.09 f
  exp_stage_1_reg[12]/D (DFFSX1)           0.00      10.09 f
  data arrival time                                  10.09

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  exp_stage_1_reg[12]/CK (DFFSX1)          0.00      10.40 r
  library setup time                      -0.27      10.13
  data required time                                 10.13
  -----------------------------------------------------------
  data required time                                 10.13
  data arrival time                                 -10.09
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: frac_i[93] (input port clocked by clk)
  Endpoint: frac_stage_0_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  frac_i[93] (in)                          0.01       1.51 f
  U3776/Y (INVX1)                          0.13       1.64 r
  U3777/Y (NAND4XL)                        0.14       1.78 f
  U3778/Y (NOR2XL)                         0.16       1.94 r
  U3782/Y (NAND4XL)                        0.16       2.09 f
  U3783/Y (BUFX3)                          0.21       2.30 f
  U3784/Y (NOR2X2)                         0.21       2.51 r
  U3607/Y (INVX4)                          0.10       2.61 f
  U2453/Y (INVX4)                          0.20       2.81 r
  U4338/Y (AOI21XL)                        0.12       2.93 f
  U4339/Y (OAI21XL)                        0.12       3.05 r
  U2449/Y (AOI21X1)                        0.10       3.15 f
  U4344/Y (NAND4XL)                        0.15       3.30 r
  U3513/Y (OR3XL)                          0.22       3.52 r
  U2444/Y (NOR2X2)                         0.08       3.59 f
  U2441/Y (INVX4)                          0.25       3.84 r
  U2440/Y (INVX2)                          0.12       3.96 f
  U2437/Y (AOI21X1)                        0.20       4.16 r
  U2435/Y (NAND2X1)                        0.07       4.23 f
  U3472/Y (OR3X2)                          0.42       4.65 f
  U3469/Y (NOR2X2)                         0.21       4.86 r
  U3464/Y (AOI21X1)                        0.14       4.99 f
  U3455/Y (NAND3X1)                        0.11       5.10 r
  U3454/Y (NOR2X1)                         0.08       5.18 f
  U2661/Y (BUFX4)                          0.23       5.42 f
  U2432/Y (OAI2BB1X1)                      0.24       5.66 f
  U3727/Y (NOR2X2)                         0.20       5.86 r
  U2429/Y (OR2X2)                          0.22       6.08 r
  U3433/Y (OAI21X2)                        0.15       6.23 f
  U3718/Y (NAND2X2)                        0.15       6.39 r
  U3719/Y (CLKINVX3)                       0.40       6.79 f
  U3370/Y (NAND2XL)                        0.19       6.98 r
  U2389/Y (NAND3XL)                        0.19       7.17 f
  U2375/Y (AOI22XL)                        0.26       7.42 r
  U4785/Y (OAI21XL)                        0.16       7.58 f
  U2972/Y (AOI2BB2XL)                      0.31       7.89 f
  U2348/Y (OAI2BB1XL)                      0.28       8.16 f
  U4998/Y (NOR2XL)                         0.19       8.35 r
  U2342/Y (NAND2XL)                        0.17       8.52 f
  U2341/Y (NOR3X1)                         0.38       8.90 r
  U5060/Y (NAND4XL)                        0.17       9.07 f
  U2339/Y (NOR3X1)                         0.27       9.34 r
  U3738/Y (BUFX3)                          0.23       9.57 r
  U5254/Y (NAND3XL)                        0.13       9.70 f
  U5255/Y (XNOR2X1)                        0.27       9.97 r
  U2708/Y (MXI2XL)                         0.10      10.07 f
  frac_stage_0_reg[41]/D (DFFSX1)          0.00      10.07 f
  data arrival time                                  10.07

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  frac_stage_0_reg[41]/CK (DFFSX1)         0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.07
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: frac_i[93] (input port clocked by clk)
  Endpoint: frac_stage_0_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  frac_i[93] (in)                          0.01       1.51 f
  U3776/Y (INVX1)                          0.13       1.64 r
  U3777/Y (NAND4XL)                        0.14       1.78 f
  U3778/Y (NOR2XL)                         0.16       1.94 r
  U3782/Y (NAND4XL)                        0.16       2.09 f
  U3783/Y (BUFX3)                          0.21       2.30 f
  U3784/Y (NOR2X2)                         0.21       2.51 r
  U3607/Y (INVX4)                          0.10       2.61 f
  U2453/Y (INVX4)                          0.20       2.81 r
  U4338/Y (AOI21XL)                        0.12       2.93 f
  U4339/Y (OAI21XL)                        0.12       3.05 r
  U2449/Y (AOI21X1)                        0.10       3.15 f
  U4344/Y (NAND4XL)                        0.15       3.30 r
  U3513/Y (OR3XL)                          0.22       3.52 r
  U2444/Y (NOR2X2)                         0.08       3.59 f
  U2441/Y (INVX4)                          0.25       3.84 r
  U2440/Y (INVX2)                          0.12       3.96 f
  U2437/Y (AOI21X1)                        0.20       4.16 r
  U2435/Y (NAND2X1)                        0.07       4.23 f
  U3472/Y (OR3X2)                          0.42       4.65 f
  U3469/Y (NOR2X2)                         0.21       4.86 r
  U3464/Y (AOI21X1)                        0.14       4.99 f
  U3455/Y (NAND3X1)                        0.11       5.10 r
  U3454/Y (NOR2X1)                         0.08       5.18 f
  U2661/Y (BUFX4)                          0.23       5.42 f
  U2432/Y (OAI2BB1X1)                      0.24       5.66 f
  U3727/Y (NOR2X2)                         0.20       5.86 r
  U2429/Y (OR2X2)                          0.22       6.08 r
  U3433/Y (OAI21X2)                        0.15       6.23 f
  U3718/Y (NAND2X2)                        0.15       6.39 r
  U3719/Y (CLKINVX3)                       0.40       6.79 f
  U3370/Y (NAND2XL)                        0.19       6.98 r
  U2389/Y (NAND3XL)                        0.19       7.17 f
  U2375/Y (AOI22XL)                        0.26       7.42 r
  U4785/Y (OAI21XL)                        0.16       7.58 f
  U2972/Y (AOI2BB2XL)                      0.31       7.89 f
  U2348/Y (OAI2BB1XL)                      0.28       8.16 f
  U4998/Y (NOR2XL)                         0.19       8.35 r
  U2342/Y (NAND2XL)                        0.17       8.52 f
  U2341/Y (NOR3X1)                         0.38       8.90 r
  U5060/Y (NAND4XL)                        0.17       9.07 f
  U2339/Y (NOR3X1)                         0.27       9.34 r
  U2336/Y (INVXL)                          0.16       9.50 f
  U5258/Y (NOR3X1)                         0.19       9.69 r
  U5259/Y (XOR2X1)                         0.29       9.97 r
  U2490/Y (MXI2XL)                         0.10      10.07 f
  frac_stage_0_reg[51]/D (DFFSX1)          0.00      10.07 f
  data arrival time                                  10.07

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  frac_stage_0_reg[51]/CK (DFFSX1)         0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.07
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: frac_i[93] (input port clocked by clk)
  Endpoint: frac_stage_0_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  frac_i[93] (in)                          0.01       1.51 f
  U3776/Y (INVX1)                          0.13       1.64 r
  U3777/Y (NAND4XL)                        0.14       1.78 f
  U3778/Y (NOR2XL)                         0.16       1.94 r
  U3782/Y (NAND4XL)                        0.16       2.09 f
  U3783/Y (BUFX3)                          0.21       2.30 f
  U3784/Y (NOR2X2)                         0.21       2.51 r
  U3607/Y (INVX4)                          0.10       2.61 f
  U2453/Y (INVX4)                          0.20       2.81 r
  U4338/Y (AOI21XL)                        0.12       2.93 f
  U4339/Y (OAI21XL)                        0.12       3.05 r
  U2449/Y (AOI21X1)                        0.10       3.15 f
  U4344/Y (NAND4XL)                        0.15       3.30 r
  U3513/Y (OR3XL)                          0.22       3.52 r
  U2444/Y (NOR2X2)                         0.08       3.59 f
  U2441/Y (INVX4)                          0.25       3.84 r
  U2440/Y (INVX2)                          0.12       3.96 f
  U2437/Y (AOI21X1)                        0.20       4.16 r
  U2435/Y (NAND2X1)                        0.07       4.23 f
  U3472/Y (OR3X2)                          0.42       4.65 f
  U3469/Y (NOR2X2)                         0.21       4.86 r
  U3464/Y (AOI21X1)                        0.14       4.99 f
  U3455/Y (NAND3X1)                        0.11       5.10 r
  U3454/Y (NOR2X1)                         0.08       5.18 f
  U2661/Y (BUFX4)                          0.23       5.42 f
  U2432/Y (OAI2BB1X1)                      0.24       5.66 f
  U3727/Y (NOR2X2)                         0.20       5.86 r
  U2429/Y (OR2X2)                          0.22       6.08 r
  U3433/Y (OAI21X2)                        0.15       6.23 f
  U3718/Y (NAND2X2)                        0.15       6.39 r
  U3719/Y (CLKINVX3)                       0.40       6.79 f
  U3370/Y (NAND2XL)                        0.19       6.98 r
  U2389/Y (NAND3XL)                        0.19       7.17 f
  U2375/Y (AOI22XL)                        0.26       7.42 r
  U4785/Y (OAI21XL)                        0.16       7.58 f
  U2972/Y (AOI2BB2XL)                      0.31       7.89 f
  U2348/Y (OAI2BB1XL)                      0.28       8.16 f
  U4998/Y (NOR2XL)                         0.19       8.35 r
  U2342/Y (NAND2XL)                        0.17       8.52 f
  U2341/Y (NOR3X1)                         0.38       8.90 r
  U5060/Y (NAND4XL)                        0.17       9.07 f
  U2339/Y (NOR3X1)                         0.27       9.34 r
  U3738/Y (BUFX3)                          0.23       9.57 r
  U5250/Y (NAND3XL)                        0.13       9.70 f
  U5251/Y (XNOR2X1)                        0.27       9.97 r
  U2481/Y (MXI2XL)                         0.10      10.07 f
  frac_stage_0_reg[45]/D (DFFSX1)          0.00      10.07 f
  data arrival time                                  10.07

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  frac_stage_0_reg[45]/CK (DFFSX1)         0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.07
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: frac_i[93] (input port clocked by clk)
  Endpoint: frac_stage_0_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  frac_i[93] (in)                          0.01       1.51 f
  U3776/Y (INVX1)                          0.13       1.64 r
  U3777/Y (NAND4XL)                        0.14       1.78 f
  U3778/Y (NOR2XL)                         0.16       1.94 r
  U3782/Y (NAND4XL)                        0.16       2.09 f
  U3783/Y (BUFX3)                          0.21       2.30 f
  U3784/Y (NOR2X2)                         0.21       2.51 r
  U3607/Y (INVX4)                          0.10       2.61 f
  U2453/Y (INVX4)                          0.20       2.81 r
  U4338/Y (AOI21XL)                        0.12       2.93 f
  U4339/Y (OAI21XL)                        0.12       3.05 r
  U2449/Y (AOI21X1)                        0.10       3.15 f
  U4344/Y (NAND4XL)                        0.15       3.30 r
  U3513/Y (OR3XL)                          0.22       3.52 r
  U2444/Y (NOR2X2)                         0.08       3.59 f
  U2441/Y (INVX4)                          0.25       3.84 r
  U2440/Y (INVX2)                          0.12       3.96 f
  U2437/Y (AOI21X1)                        0.20       4.16 r
  U2435/Y (NAND2X1)                        0.07       4.23 f
  U3472/Y (OR3X2)                          0.42       4.65 f
  U3469/Y (NOR2X2)                         0.21       4.86 r
  U3464/Y (AOI21X1)                        0.14       4.99 f
  U3455/Y (NAND3X1)                        0.11       5.10 r
  U3454/Y (NOR2X1)                         0.08       5.18 f
  U2661/Y (BUFX4)                          0.23       5.42 f
  U2432/Y (OAI2BB1X1)                      0.24       5.66 f
  U3727/Y (NOR2X2)                         0.20       5.86 r
  U2429/Y (OR2X2)                          0.22       6.08 r
  U3433/Y (OAI21X2)                        0.15       6.23 f
  U3718/Y (NAND2X2)                        0.15       6.39 r
  U3719/Y (CLKINVX3)                       0.40       6.79 f
  U3370/Y (NAND2XL)                        0.19       6.98 r
  U2389/Y (NAND3XL)                        0.19       7.17 f
  U2375/Y (AOI22XL)                        0.26       7.42 r
  U4785/Y (OAI21XL)                        0.16       7.58 f
  U2972/Y (AOI2BB2XL)                      0.31       7.89 f
  U2348/Y (OAI2BB1XL)                      0.28       8.16 f
  U4998/Y (NOR2XL)                         0.19       8.35 r
  U2342/Y (NAND2XL)                        0.17       8.52 f
  U2341/Y (NOR3X1)                         0.38       8.90 r
  U5060/Y (NAND4XL)                        0.17       9.07 f
  U2339/Y (NOR3X1)                         0.27       9.34 r
  U3738/Y (BUFX3)                          0.23       9.57 r
  U5246/Y (NAND3XL)                        0.13       9.70 f
  U5247/Y (XNOR2X1)                        0.27       9.97 r
  U2711/Y (MXI2XL)                         0.10      10.07 f
  frac_stage_0_reg[43]/D (DFFSX1)          0.00      10.07 f
  data arrival time                                  10.07

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  frac_stage_0_reg[43]/CK (DFFSX1)         0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.07
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: frac_i[93] (input port clocked by clk)
  Endpoint: frac_stage_0_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  frac_i[93] (in)                          0.01       1.51 f
  U3776/Y (INVX1)                          0.13       1.64 r
  U3777/Y (NAND4XL)                        0.14       1.78 f
  U3778/Y (NOR2XL)                         0.16       1.94 r
  U3782/Y (NAND4XL)                        0.16       2.09 f
  U3783/Y (BUFX3)                          0.21       2.30 f
  U3784/Y (NOR2X2)                         0.21       2.51 r
  U3607/Y (INVX4)                          0.10       2.61 f
  U2453/Y (INVX4)                          0.20       2.81 r
  U4338/Y (AOI21XL)                        0.12       2.93 f
  U4339/Y (OAI21XL)                        0.12       3.05 r
  U2449/Y (AOI21X1)                        0.10       3.15 f
  U4344/Y (NAND4XL)                        0.15       3.30 r
  U3513/Y (OR3XL)                          0.22       3.52 r
  U2444/Y (NOR2X2)                         0.08       3.59 f
  U2441/Y (INVX4)                          0.25       3.84 r
  U2440/Y (INVX2)                          0.12       3.96 f
  U2437/Y (AOI21X1)                        0.20       4.16 r
  U2435/Y (NAND2X1)                        0.07       4.23 f
  U3472/Y (OR3X2)                          0.42       4.65 f
  U3469/Y (NOR2X2)                         0.21       4.86 r
  U3464/Y (AOI21X1)                        0.14       4.99 f
  U3455/Y (NAND3X1)                        0.11       5.10 r
  U3454/Y (NOR2X1)                         0.08       5.18 f
  U2661/Y (BUFX4)                          0.23       5.42 f
  U2432/Y (OAI2BB1X1)                      0.24       5.66 f
  U3727/Y (NOR2X2)                         0.20       5.86 r
  U2429/Y (OR2X2)                          0.22       6.08 r
  U3433/Y (OAI21X2)                        0.15       6.23 f
  U3718/Y (NAND2X2)                        0.15       6.39 r
  U3719/Y (CLKINVX3)                       0.40       6.79 f
  U3370/Y (NAND2XL)                        0.19       6.98 r
  U2389/Y (NAND3XL)                        0.19       7.17 f
  U2375/Y (AOI22XL)                        0.26       7.42 r
  U4785/Y (OAI21XL)                        0.16       7.58 f
  U2972/Y (AOI2BB2XL)                      0.31       7.89 f
  U2348/Y (OAI2BB1XL)                      0.28       8.16 f
  U4998/Y (NOR2XL)                         0.19       8.35 r
  U2342/Y (NAND2XL)                        0.17       8.52 f
  U2341/Y (NOR3X1)                         0.38       8.90 r
  U5060/Y (NAND4XL)                        0.17       9.07 f
  U2339/Y (NOR3X1)                         0.27       9.34 r
  U2336/Y (INVXL)                          0.16       9.50 f
  U5263/Y (NOR2XL)                         0.18       9.68 r
  U5264/Y (XNOR2X1)                        0.29       9.97 r
  U2478/Y (MXI2XL)                         0.10      10.07 f
  frac_stage_0_reg[50]/D (DFFSX1)          0.00      10.07 f
  data arrival time                                  10.07

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  frac_stage_0_reg[50]/CK (DFFSX1)         0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.07
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: frac_i[93] (input port clocked by clk)
  Endpoint: frac_stage_0_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  frac_i[93] (in)                          0.01       1.51 f
  U3776/Y (INVX1)                          0.13       1.64 r
  U3777/Y (NAND4XL)                        0.14       1.78 f
  U3778/Y (NOR2XL)                         0.16       1.94 r
  U3782/Y (NAND4XL)                        0.16       2.09 f
  U3783/Y (BUFX3)                          0.21       2.30 f
  U3784/Y (NOR2X2)                         0.21       2.51 r
  U3607/Y (INVX4)                          0.10       2.61 f
  U2453/Y (INVX4)                          0.20       2.81 r
  U4338/Y (AOI21XL)                        0.12       2.93 f
  U4339/Y (OAI21XL)                        0.12       3.05 r
  U2449/Y (AOI21X1)                        0.10       3.15 f
  U4344/Y (NAND4XL)                        0.15       3.30 r
  U3513/Y (OR3XL)                          0.22       3.52 r
  U2444/Y (NOR2X2)                         0.08       3.59 f
  U2441/Y (INVX4)                          0.25       3.84 r
  U2440/Y (INVX2)                          0.12       3.96 f
  U2437/Y (AOI21X1)                        0.20       4.16 r
  U2435/Y (NAND2X1)                        0.07       4.23 f
  U3472/Y (OR3X2)                          0.42       4.65 f
  U3469/Y (NOR2X2)                         0.21       4.86 r
  U3464/Y (AOI21X1)                        0.14       4.99 f
  U3455/Y (NAND3X1)                        0.11       5.10 r
  U3454/Y (NOR2X1)                         0.08       5.18 f
  U2661/Y (BUFX4)                          0.23       5.42 f
  U2432/Y (OAI2BB1X1)                      0.24       5.66 f
  U3727/Y (NOR2X2)                         0.20       5.86 r
  U2429/Y (OR2X2)                          0.22       6.08 r
  U3433/Y (OAI21X2)                        0.15       6.23 f
  U3718/Y (NAND2X2)                        0.15       6.39 r
  U3719/Y (CLKINVX3)                       0.40       6.79 f
  U3370/Y (NAND2XL)                        0.19       6.98 r
  U2389/Y (NAND3XL)                        0.19       7.17 f
  U2375/Y (AOI22XL)                        0.26       7.42 r
  U4785/Y (OAI21XL)                        0.16       7.58 f
  U2972/Y (AOI2BB2XL)                      0.31       7.89 f
  U2348/Y (OAI2BB1XL)                      0.28       8.16 f
  U4998/Y (NOR2XL)                         0.19       8.35 r
  U2342/Y (NAND2XL)                        0.17       8.52 f
  U2341/Y (NOR3X1)                         0.38       8.90 r
  U5060/Y (NAND4XL)                        0.17       9.07 f
  U2339/Y (NOR3X1)                         0.27       9.34 r
  U2336/Y (INVXL)                          0.16       9.50 f
  U5267/Y (NOR2XL)                         0.18       9.68 r
  U5268/Y (XNOR2X1)                        0.29       9.97 r
  U2485/Y (MXI2XL)                         0.10      10.07 f
  frac_stage_0_reg[48]/D (DFFSX1)          0.00      10.07 f
  data arrival time                                  10.07

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  frac_stage_0_reg[48]/CK (DFFSX1)         0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.07
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: frac_i[93] (input port clocked by clk)
  Endpoint: frac_stage_0_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     1.00       1.50 f
  frac_i[93] (in)                          0.01       1.51 f
  U3776/Y (INVX1)                          0.13       1.64 r
  U3777/Y (NAND4XL)                        0.14       1.78 f
  U3778/Y (NOR2XL)                         0.16       1.94 r
  U3782/Y (NAND4XL)                        0.16       2.09 f
  U3783/Y (BUFX3)                          0.21       2.30 f
  U3784/Y (NOR2X2)                         0.21       2.51 r
  U3607/Y (INVX4)                          0.10       2.61 f
  U2453/Y (INVX4)                          0.20       2.81 r
  U4338/Y (AOI21XL)                        0.12       2.93 f
  U4339/Y (OAI21XL)                        0.12       3.05 r
  U2449/Y (AOI21X1)                        0.10       3.15 f
  U4344/Y (NAND4XL)                        0.15       3.30 r
  U3513/Y (OR3XL)                          0.22       3.52 r
  U2444/Y (NOR2X2)                         0.08       3.59 f
  U2441/Y (INVX4)                          0.25       3.84 r
  U2440/Y (INVX2)                          0.12       3.96 f
  U2437/Y (AOI21X1)                        0.20       4.16 r
  U2435/Y (NAND2X1)                        0.07       4.23 f
  U3472/Y (OR3X2)                          0.42       4.65 f
  U3469/Y (NOR2X2)                         0.21       4.86 r
  U3464/Y (AOI21X1)                        0.14       4.99 f
  U3455/Y (NAND3X1)                        0.11       5.10 r
  U3454/Y (NOR2X1)                         0.08       5.18 f
  U2661/Y (BUFX4)                          0.23       5.42 f
  U2432/Y (OAI2BB1X1)                      0.24       5.66 f
  U3727/Y (NOR2X2)                         0.20       5.86 r
  U2429/Y (OR2X2)                          0.22       6.08 r
  U3433/Y (OAI21X2)                        0.15       6.23 f
  U3718/Y (NAND2X2)                        0.15       6.39 r
  U3719/Y (CLKINVX3)                       0.40       6.79 f
  U3370/Y (NAND2XL)                        0.19       6.98 r
  U2389/Y (NAND3XL)                        0.19       7.17 f
  U2375/Y (AOI22XL)                        0.26       7.42 r
  U4785/Y (OAI21XL)                        0.16       7.58 f
  U2972/Y (AOI2BB2XL)                      0.31       7.89 f
  U2348/Y (OAI2BB1XL)                      0.28       8.16 f
  U4998/Y (NOR2XL)                         0.19       8.35 r
  U2342/Y (NAND2XL)                        0.17       8.52 f
  U2341/Y (NOR3X1)                         0.38       8.90 r
  U5060/Y (NAND4XL)                        0.17       9.07 f
  U2339/Y (NOR3X1)                         0.27       9.34 r
  U3738/Y (BUFX3)                          0.23       9.57 r
  U5265/Y (NAND2XL)                        0.10       9.67 f
  U2330/Y (XNOR2XL)                        0.29       9.96 r
  U2482/Y (MXI2XL)                         0.11      10.06 f
  frac_stage_0_reg[46]/D (DFFSX1)          0.00      10.06 f
  data arrival time                                  10.06

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  frac_stage_0_reg[46]/CK (DFFSX1)         0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.06
  -----------------------------------------------------------
  slack (MET)                                         0.05


1
