

================================================================
== Vivado HLS Report for 'relu_R2'
================================================================
* Date:           Thu Mar 19 22:49:57 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution_baseline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6753|  6753|  6753|  6753|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- OFM     |  6752|  6752|       422|          -|          -|    16|    no    |
        | + ROW    |   420|   420|        42|          -|          -|    10|    no    |
        |  ++ COL  |    40|    40|         4|          -|          -|    10|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    191|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     77|    -|
|Register         |        -|      -|     129|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     195|    507|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_fcmp_32ns_3eOg_U24  |lenet_fcmp_32ns_3eOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln35_1_fu_183_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln35_2_fu_208_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln35_3_fu_230_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln35_fu_161_p2     |     +    |      0|  0|  15|           9|           9|
    |c_fu_220_p2            |     +    |      0|  0|  13|           4|           1|
    |ofm_fu_131_p2          |     +    |      0|  0|  15|           5|           1|
    |r_fu_173_p2            |     +    |      0|  0|  13|           4|           1|
    |and_ln36_fu_275_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln32_fu_125_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln33_fu_167_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln34_fu_214_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln36_1_fu_263_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln36_fu_257_p2    |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |or_ln36_fu_269_p2      |    or    |      0|  0|   2|           1|           1|
    |data_3_fu_281_p3       |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 191|         103|          97|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  41|          8|    1|          8|
    |ap_done       |   9|          2|    1|          2|
    |c_0_reg_108   |   9|          2|    4|          8|
    |ofm_0_reg_86  |   9|          2|    5|         10|
    |r_0_reg_97    |   9|          2|    4|          8|
    +--------------+----+-----------+-----+-----------+
    |Total         |  77|         16|   15|         36|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln35_2_reg_309   |  11|   0|   12|          1|
    |add_ln35_reg_296     |   8|   0|    9|          1|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |c_0_reg_108          |   4|   0|    4|          0|
    |c_reg_317            |   4|   0|    4|          0|
    |data_3_reg_339       |  32|   0|   32|          0|
    |data_reg_332         |  32|   0|   32|          0|
    |ofm_0_reg_86         |   5|   0|    5|          0|
    |ofm_reg_291          |   5|   0|    5|          0|
    |r_0_reg_97           |   4|   0|    4|          0|
    |r_reg_304            |   4|   0|    4|          0|
    |zext_ln35_5_reg_322  |  12|   0|   64|         52|
    +---------------------+----+----+-----+-----------+
    |Total                | 129|   0|  183|         54|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    relu_R2   | return value |
|in_r_address0   | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |   11|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

