{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654873455662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654873455662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 00:04:15 2022 " "Processing started: Sat Jun 11 00:04:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654873455662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654873455662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654873455663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1654873456147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_blk.v 1 1 " "Found 1 design units, including 1 entities, in source file time_blk.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_blk " "Found entity 1: time_blk" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654873456186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654873456186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file led_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_dec " "Found entity 1: led_dec" {  } { { "led_dec.v" "" { Text "C:/altera/Digital_Clock2/led_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654873456192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654873456192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654873456195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654873456195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Clock " "Found entity 1: Digital_Clock" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654873456199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654873456199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.v" "" { Text "C:/altera/Digital_Clock2/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654873456202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654873456202 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "timer.v " "Can't analyze file -- file timer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1654873456211 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hled_out1 packed Digital_Clock.v(84) " "Verilog HDL Port Declaration warning at Digital_Clock.v(84): data type declaration for \"hled_out1\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 84 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hled_out1 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"hled_out1\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "hled_out2 packed Digital_Clock.v(85) " "Verilog HDL Port Declaration warning at Digital_Clock.v(85): data type declaration for \"hled_out2\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 85 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hled_out2 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"hled_out2\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mled_out1 packed Digital_Clock.v(86) " "Verilog HDL Port Declaration warning at Digital_Clock.v(86): data type declaration for \"mled_out1\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 86 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mled_out1 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"mled_out1\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mled_out2 packed Digital_Clock.v(87) " "Verilog HDL Port Declaration warning at Digital_Clock.v(87): data type declaration for \"mled_out2\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 87 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mled_out2 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"mled_out2\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sled_out1 packed Digital_Clock.v(88) " "Verilog HDL Port Declaration warning at Digital_Clock.v(88): data type declaration for \"sled_out1\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 88 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sled_out1 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"sled_out1\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sled_out2 packed Digital_Clock.v(89) " "Verilog HDL Port Declaration warning at Digital_Clock.v(89): data type declaration for \"sled_out2\" declares packed dimensions but the port declaration declaration does not" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 89 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1654873456213 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sled_out2 Digital_Clock.v(15) " "HDL info at Digital_Clock.v(15): see declaration for object \"sled_out2\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654873456214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_Clock " "Elaborating entity \"Digital_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654873456239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Digital_Clock.v(50) " "Verilog HDL assignment warning at Digital_Clock.v(50): truncated value with size 32 to match size of target (18)" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456241 "|Digital_Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Digital_Clock.v(55) " "Verilog HDL assignment warning at Digital_Clock.v(55): truncated value with size 32 to match size of target (18)" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456241 "|Digital_Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:clk_1M_generator " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:clk_1M_generator\"" {  } { { "Digital_Clock.v" "clk_1M_generator" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654873456243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_blk time_blk:time_generator " "Elaborating entity \"time_blk\" for hierarchy \"time_blk:time_generator\"" {  } { { "Digital_Clock.v" "time_generator" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654873456246 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_hur time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"inc_hur\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_min time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"inc_min\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_sec time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"inc_sec\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec_hur time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"dec_hur\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec_min time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"dec_min\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec_sec time_blk.v(33) " "Verilog HDL Always Construct warning at time_blk.v(33): inferring latch(es) for variable \"dec_sec\", which holds its previous value in one or more paths through the always construct" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 time_blk.v(85) " "Verilog HDL assignment warning at time_blk.v(85): truncated value with size 32 to match size of target (20)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(89) " "Verilog HDL assignment warning at time_blk.v(89): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(92) " "Verilog HDL assignment warning at time_blk.v(92): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(97) " "Verilog HDL assignment warning at time_blk.v(97): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 time_blk.v(120) " "Verilog HDL assignment warning at time_blk.v(120): truncated value with size 32 to match size of target (20)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(122) " "Verilog HDL assignment warning at time_blk.v(122): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(125) " "Verilog HDL assignment warning at time_blk.v(125): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(130) " "Verilog HDL assignment warning at time_blk.v(130): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456248 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(153) " "Verilog HDL assignment warning at time_blk.v(153): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(156) " "Verilog HDL assignment warning at time_blk.v(156): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(162) " "Verilog HDL assignment warning at time_blk.v(162): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(165) " "Verilog HDL assignment warning at time_blk.v(165): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(172) " "Verilog HDL assignment warning at time_blk.v(172): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(181) " "Verilog HDL assignment warning at time_blk.v(181): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_blk.v(188) " "Verilog HDL assignment warning at time_blk.v(188): truncated value with size 32 to match size of target (6)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(195) " "Verilog HDL assignment warning at time_blk.v(195): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(202) " "Verilog HDL assignment warning at time_blk.v(202): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(216) " "Verilog HDL assignment warning at time_blk.v(216): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(230) " "Verilog HDL assignment warning at time_blk.v(230): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 time_blk.v(244) " "Verilog HDL assignment warning at time_blk.v(244): truncated value with size 32 to match size of target (5)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec_sec time_blk.v(33) " "Inferred latch for \"dec_sec\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec_min time_blk.v(33) " "Inferred latch for \"dec_min\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec_hur time_blk.v(33) " "Inferred latch for \"dec_hur\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_sec time_blk.v(33) " "Inferred latch for \"inc_sec\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_min time_blk.v(33) " "Inferred latch for \"inc_min\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_hur time_blk.v(33) " "Inferred latch for \"inc_hur\" at time_blk.v(33)" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654873456249 "|Digital_Clock|time_blk:time_generator"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_default.v 1 1 " "Using design file lcd_default.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Default " "Found entity 1: LCD_Default" {  } { { "lcd_default.v" "" { Text "C:/altera/Digital_Clock2/lcd_default.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654873456262 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654873456262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Default LCD_Default:lcd " "Elaborating entity \"LCD_Default\" for hierarchy \"LCD_Default:lcd\"" {  } { { "Digital_Clock.v" "lcd" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654873456263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/altera/Digital_Clock2/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654873456276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654873456276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD_Default:lcd\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD_Default:lcd\|Reset_Delay:r0\"" {  } { { "lcd_default.v" "r0" { Text "C:/altera/Digital_Clock2/lcd_default.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654873456277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(10) " "Verilog HDL assignment warning at reset_delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/altera/Digital_Clock2/reset_delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456278 "|Digital_Clock|Reset_Delay:Delay"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_test.v 1 1 " "Using design file lcd_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "lcd_test.v" "" { Text "C:/altera/Digital_Clock2/lcd_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654873456290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654873456290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_Default:lcd\|LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_Default:lcd\|LCD_TEST:u5\"" {  } { { "lcd_default.v" "u5" { Text "C:/altera/Digital_Clock2/lcd_default.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654873456293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd_test.v(65) " "Verilog HDL assignment warning at lcd_test.v(65): truncated value with size 32 to match size of target (18)" {  } { { "lcd_test.v" "" { Text "C:/altera/Digital_Clock2/lcd_test.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456294 "|Digital_Clock|LCD_Default:lcd|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_test.v(73) " "Verilog HDL assignment warning at lcd_test.v(73): truncated value with size 32 to match size of target (6)" {  } { { "lcd_test.v" "" { Text "C:/altera/Digital_Clock2/lcd_test.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456294 "|Digital_Clock|LCD_Default:lcd|LCD_TEST:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_controller.v 1 1 " "Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "lcd_controller.v" "" { Text "C:/altera/Digital_Clock2/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654873456304 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1654873456304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_Default:lcd\|LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_Default:lcd\|LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "lcd_test.v" "u0" { Text "C:/altera/Digital_Clock2/lcd_test.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654873456306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_controller.v(66) " "Verilog HDL assignment warning at lcd_controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "lcd_controller.v" "" { Text "C:/altera/Digital_Clock2/lcd_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456307 "|Digital_Clock|LCD_Default:lcd|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:d1 " "Elaborating entity \"divider\" for hierarchy \"divider:d1\"" {  } { { "Digital_Clock.v" "d1" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654873456310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 divider.v(12) " "Verilog HDL assignment warning at divider.v(12): truncated value with size 6 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456310 "|Digital_Clock|divider:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(15) " "Verilog HDL assignment warning at divider.v(15): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456310 "|Digital_Clock|divider:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(18) " "Verilog HDL assignment warning at divider.v(18): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456310 "|Digital_Clock|divider:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(21) " "Verilog HDL assignment warning at divider.v(21): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456310 "|Digital_Clock|divider:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(24) " "Verilog HDL assignment warning at divider.v(24): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456310 "|Digital_Clock|divider:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(27) " "Verilog HDL assignment warning at divider.v(27): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "C:/altera/Digital_Clock2/divider.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654873456310 "|Digital_Clock|divider:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_dec led_dec:ldh1 " "Elaborating entity \"led_dec\" for hierarchy \"led_dec:ldh1\"" {  } { { "Digital_Clock.v" "ldh1" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654873456314 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1654873456758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "time_blk:time_generator\|dec_hur " "Latch time_blk:time_generator\|dec_hur has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mode\[1\]~reg0 " "Ports ENA and PRE on the latch are fed by the same signal mode\[1\]~reg0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654873456773 ""}  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654873456773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "time_blk:time_generator\|inc_hur " "Latch time_blk:time_generator\|inc_hur has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mode\[1\]~reg0 " "Ports ENA and PRE on the latch are fed by the same signal mode\[1\]~reg0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654873456773 ""}  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654873456773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "time_blk:time_generator\|inc_sec " "Latch time_blk:time_generator\|inc_sec has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal mode\[0\]~reg0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654873456773 ""}  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654873456773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "time_blk:time_generator\|dec_sec " "Latch time_blk:time_generator\|dec_sec has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal mode\[0\]~reg0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654873456773 ""}  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654873456773 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hled_out1\[1\] GND " "Pin \"hled_out1\[1\]\" is stuck at GND" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654873456943 "|Digital_Clock|hled_out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654873456943 "|Digital_Clock|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654873456943 "|Digital_Clock|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654873456943 "|Digital_Clock|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1654873456943 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1654873457458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654873457584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654873457584 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timer " "No output dependent on input pin \"timer\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654873457640 "|Digital_Clock|timer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hold1 " "No output dependent on input pin \"hold1\"" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654873457640 "|Digital_Clock|hold1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1654873457640 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "644 " "Implemented 644 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654873457640 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654873457640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "571 " "Implemented 571 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654873457640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654873457640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654873457668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 00:04:17 2022 " "Processing ended: Sat Jun 11 00:04:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654873457668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654873457668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654873457668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654873457668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654873458754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654873458755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 00:04:18 2022 " "Processing started: Sat Jun 11 00:04:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654873458755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654873458755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654873458755 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654873458886 ""}
{ "Info" "0" "" "Project  = Digital_Clock" {  } {  } 0 0 "Project  = Digital_Clock" 0 0 "Fitter" 0 0 1654873458887 ""}
{ "Info" "0" "" "Revision = Digital_Clock" {  } {  } 0 0 "Revision = Digital_Clock" 0 0 "Fitter" 0 0 1654873458887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1654873458997 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_Clock EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Digital_Clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654873459007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654873459028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654873459028 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654873459075 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654873459084 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654873459509 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654873459509 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654873459509 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 1238 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654873459511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 1239 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654873459511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 1240 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654873459511 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654873459511 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 73 " "No exact pin location assignment(s) for 3 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "increment " "Pin increment not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { increment } } } { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { increment } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654873459575 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decrement " "Pin decrement not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { decrement } } } { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decrement } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654873459575 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CAL " "Pin CAL not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CAL } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAL" } } } } { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654873459575 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1654873459575 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1654873459673 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654873459674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654873459674 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: time_generator\|inc_sec~0  from: datac  to: combout " "Cell: time_generator\|inc_sec~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654873459676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: time_generator\|inc_sec~0  from: datad  to: combout " "Cell: time_generator\|inc_sec~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654873459676 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1654873459676 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654873459678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654873459698 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654873459698 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_div:clk_1M_generator\|clk_out1  " "Automatically promoted node clock_div:clk_1M_generator\|clk_out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654873459698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_div:clk_1M_generator\|clk_out1~0 " "Destination node clock_div:clk_1M_generator\|clk_out1~0" {  } { { "clock_div.v" "" { Text "C:/altera/Digital_Clock2/clock_div.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_div:clk_1M_generator|clk_out1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 1221 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459698 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654873459698 ""}  } { { "clock_div.v" "" { Text "C:/altera/Digital_Clock2/clock_div.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_div:clk_1M_generator|clk_out1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654873459698 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_div:clk_1M_generator\|clk_out2  " "Automatically promoted node clock_div:clk_1M_generator\|clk_out2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_div:clk_1M_generator\|clk_out2~0 " "Destination node clock_div:clk_1M_generator\|clk_out2~0" {  } { { "clock_div.v" "" { Text "C:/altera/Digital_Clock2/clock_div.v" 4 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_div:clk_1M_generator|clk_out2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 1224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654873459699 ""}  } { { "clock_div.v" "" { Text "C:/altera/Digital_Clock2/clock_div.v" 4 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_div:clk_1M_generator|clk_out2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654873459699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mode\[0\]~reg0  " "Automatically promoted node mode\[0\]~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_blk:time_generator\|inc_sec~0 " "Destination node time_blk:time_generator\|inc_sec~0" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { time_blk:time_generator|inc_sec~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal2~0 " "Destination node Equal2~0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal2~1 " "Destination node Equal2~1" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 1092 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode\[0\]~0 " "Destination node mode\[0\]~0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 1220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode\[0\] " "Destination node mode\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mode[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode\[0\]" } } } } { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654873459699 ""}  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654873459699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mode\[1\]~reg0  " "Automatically promoted node mode\[1\]~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_blk:time_generator\|inc_sec~0 " "Destination node time_blk:time_generator\|inc_sec~0" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { time_blk:time_generator|inc_sec~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal2~0 " "Destination node Equal2~0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal2~1 " "Destination node Equal2~1" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 1092 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_blk:time_generator\|inc_min " "Destination node time_blk:time_generator\|inc_min" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { time_blk:time_generator|inc_min } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "time_blk:time_generator\|dec_min " "Destination node time_blk:time_generator\|dec_min" {  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { time_blk:time_generator|dec_min } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode\[1\] " "Destination node mode\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mode[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mode\[1\]" } } } } { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459699 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654873459699 ""}  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[1]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654873459699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "time_blk:time_generator\|inc_sec~0  " "Automatically promoted node time_blk:time_generator\|inc_sec~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654873459700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode\[1\]~reg0 " "Destination node mode\[1\]~reg0" {  } { { "Digital_Clock.v" "" { Text "C:/altera/Digital_Clock2/Digital_Clock.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[1]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654873459700 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654873459700 ""}  } { { "time_blk.v" "" { Text "C:/altera/Digital_Clock2/time_blk.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { time_blk:time_generator|inc_sec~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Digital_Clock2/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654873459700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654873459768 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654873459769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654873459769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654873459769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654873459770 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654873459771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654873459771 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654873459771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654873459793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1654873459794 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654873459794 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1654873459798 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1654873459798 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654873459798 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 20 44 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654873459799 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 27 32 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654873459799 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654873459799 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654873459799 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654873459799 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 18 41 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654873459799 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 54 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654873459799 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654873459799 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1654873459799 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654873459799 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TAI " "Node \"TAI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TAI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654873459813 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1654873459813 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654873459815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654873460317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654873460493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654873460500 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654873461287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654873461287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654873461357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y12 X54_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } { { "loc" "" { Generic "C:/altera/Digital_Clock2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} 44 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1654873462113 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654873462113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654873462525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1654873462527 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654873462527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1654873462539 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654873462542 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "59 " "Found 59 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mode\[0\] 0 " "Pin \"mode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mode\[1\] 0 " "Pin \"mode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "increment 0 " "Pin \"increment\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "decrement 0 " "Pin \"decrement\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out1\[0\] 0 " "Pin \"hled_out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out1\[1\] 0 " "Pin \"hled_out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out1\[2\] 0 " "Pin \"hled_out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out1\[3\] 0 " "Pin \"hled_out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out1\[4\] 0 " "Pin \"hled_out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out1\[5\] 0 " "Pin \"hled_out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out1\[6\] 0 " "Pin \"hled_out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out2\[0\] 0 " "Pin \"hled_out2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out2\[1\] 0 " "Pin \"hled_out2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out2\[2\] 0 " "Pin \"hled_out2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out2\[3\] 0 " "Pin \"hled_out2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out2\[4\] 0 " "Pin \"hled_out2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out2\[5\] 0 " "Pin \"hled_out2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hled_out2\[6\] 0 " "Pin \"hled_out2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out1\[0\] 0 " "Pin \"mled_out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out1\[1\] 0 " "Pin \"mled_out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out1\[2\] 0 " "Pin \"mled_out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out1\[3\] 0 " "Pin \"mled_out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out1\[4\] 0 " "Pin \"mled_out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out1\[5\] 0 " "Pin \"mled_out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out1\[6\] 0 " "Pin \"mled_out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out2\[0\] 0 " "Pin \"mled_out2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out2\[1\] 0 " "Pin \"mled_out2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out2\[2\] 0 " "Pin \"mled_out2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out2\[3\] 0 " "Pin \"mled_out2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out2\[4\] 0 " "Pin \"mled_out2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out2\[5\] 0 " "Pin \"mled_out2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mled_out2\[6\] 0 " "Pin \"mled_out2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out1\[0\] 0 " "Pin \"sled_out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out1\[1\] 0 " "Pin \"sled_out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out1\[2\] 0 " "Pin \"sled_out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out1\[3\] 0 " "Pin \"sled_out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out1\[4\] 0 " "Pin \"sled_out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out1\[5\] 0 " "Pin \"sled_out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out1\[6\] 0 " "Pin \"sled_out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out2\[0\] 0 " "Pin \"sled_out2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out2\[1\] 0 " "Pin \"sled_out2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out2\[2\] 0 " "Pin \"sled_out2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out2\[3\] 0 " "Pin \"sled_out2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out2\[4\] 0 " "Pin \"sled_out2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out2\[5\] 0 " "Pin \"sled_out2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sled_out2\[6\] 0 " "Pin \"sled_out2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654873462551 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1654873462551 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654873462628 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654873462654 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654873462738 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654873462946 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654873463010 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1654873463011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/Digital_Clock2/output_files/Digital_Clock.fit.smsg " "Generated suppressed messages file C:/altera/Digital_Clock2/output_files/Digital_Clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654873463089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5288 " "Peak virtual memory: 5288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654873463260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 00:04:23 2022 " "Processing ended: Sat Jun 11 00:04:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654873463260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654873463260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654873463260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654873463260 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654873464125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654873464125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 00:04:23 2022 " "Processing started: Sat Jun 11 00:04:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654873464125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654873464125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654873464125 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654873465081 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654873465117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654873465521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 00:04:25 2022 " "Processing ended: Sat Jun 11 00:04:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654873465521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654873465521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654873465521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654873465521 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654873466127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654873466610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654873466611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 00:04:26 2022 " "Processing started: Sat Jun 11 00:04:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654873466611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654873466611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Digital_Clock -c Digital_Clock " "Command: quartus_sta Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654873466611 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1654873466751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1654873466959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1654873466986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1654873466986 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1654873467051 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1654873467062 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1654873467063 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_div:clk_1M_generator\|clk_out1 clock_div:clk_1M_generator\|clk_out1 " "create_clock -period 1.000 -name clock_div:clk_1M_generator\|clk_out1 clock_div:clk_1M_generator\|clk_out1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467065 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_div:clk_1M_generator\|clk_out2 clock_div:clk_1M_generator\|clk_out2 " "create_clock -period 1.000 -name clock_div:clk_1M_generator\|clk_out2 clock_div:clk_1M_generator\|clk_out2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467065 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467065 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mode\[0\]~reg0 mode\[0\]~reg0 " "create_clock -period 1.000 -name mode\[0\]~reg0 mode\[0\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467065 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw sw " "create_clock -period 1.000 -name sw sw" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467065 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mode\[1\]~reg0 mode\[1\]~reg0 " "create_clock -period 1.000 -name mode\[1\]~reg0 mode\[1\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467065 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467065 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: time_generator\|inc_sec~0  from: dataa  to: combout " "Cell: time_generator\|inc_sec~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467068 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: time_generator\|inc_sec~0  from: datad  to: combout " "Cell: time_generator\|inc_sec~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467068 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1654873467068 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1654873467071 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1654873467079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1654873467089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.637 " "Worst-case setup slack is -3.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.637      -294.606 clock_div:clk_1M_generator\|clk_out1  " "   -3.637      -294.606 clock_div:clk_1M_generator\|clk_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.886       -96.165 clock_div:clk_1M_generator\|clk_out2  " "   -2.886       -96.165 clock_div:clk_1M_generator\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297        -6.450 clk  " "   -1.297        -6.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968         0.000 mode\[0\]~reg0  " "    0.968         0.000 mode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478         0.000 mode\[1\]~reg0  " "    1.478         0.000 mode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.615         0.000 sw  " "    1.615         0.000 sw " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654873467092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.218 " "Worst-case hold slack is -3.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.218        -4.871 sw  " "   -3.218        -4.871 sw " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558        -5.116 clk  " "   -2.558        -5.116 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.386        -4.642 mode\[1\]~reg0  " "   -2.386        -4.642 mode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.224        -8.203 mode\[0\]~reg0  " "   -2.224        -8.203 mode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock_div:clk_1M_generator\|clk_out1  " "    0.391         0.000 clock_div:clk_1M_generator\|clk_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock_div:clk_1M_generator\|clk_out2  " "    0.391         0.000 clock_div:clk_1M_generator\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654873467097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.916 " "Worst-case recovery slack is -0.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.916        -1.596 mode\[0\]~reg0  " "   -0.916        -1.596 mode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769       -28.620 clock_div:clk_1M_generator\|clk_out1  " "   -0.769       -28.620 clock_div:clk_1M_generator\|clk_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353        -0.508 mode\[1\]~reg0  " "   -0.353        -0.508 mode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654873467099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.039 " "Worst-case removal slack is -2.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.039        -4.241 mode\[1\]~reg0  " "   -2.039        -4.241 mode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140         0.000 mode\[0\]~reg0  " "    0.140         0.000 mode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040         0.000 clock_div:clk_1M_generator\|clk_out1  " "    1.040         0.000 clock_div:clk_1M_generator\|clk_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654873467101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -8.380 clk  " "   -1.380        -8.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 sw  " "   -1.222        -3.222 sw " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -164.000 clock_div:clk_1M_generator\|clk_out1  " "   -0.500      -164.000 clock_div:clk_1M_generator\|clk_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -37.000 clock_div:clk_1M_generator\|clk_out2  " "   -0.500       -37.000 clock_div:clk_1M_generator\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mode\[0\]~reg0  " "    0.500         0.000 mode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mode\[1\]~reg0  " "    0.500         0.000 mode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654873467103 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1654873467218 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1654873467219 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: time_generator\|inc_sec~0  from: dataa  to: combout " "Cell: time_generator\|inc_sec~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467235 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: time_generator\|inc_sec~0  from: datad  to: combout " "Cell: time_generator\|inc_sec~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467235 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1654873467235 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1654873467238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.149 " "Worst-case setup slack is -1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149       -59.389 clock_div:clk_1M_generator\|clk_out1  " "   -1.149       -59.389 clock_div:clk_1M_generator\|clk_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.831       -25.537 clock_div:clk_1M_generator\|clk_out2  " "   -0.831       -25.537 clock_div:clk_1M_generator\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116        -0.232 clk  " "   -0.116        -0.232 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059         0.000 mode\[0\]~reg0  " "    1.059         0.000 mode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223         0.000 mode\[1\]~reg0  " "    1.223         0.000 mode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277         0.000 sw  " "    1.277         0.000 sw " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654873467241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.704 " "Worst-case hold slack is -1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704        -2.731 sw  " "   -1.704        -2.731 sw " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599        -3.198 clk  " "   -1.599        -3.198 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343        -2.670 mode\[1\]~reg0  " "   -1.343        -2.670 mode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.321        -4.930 mode\[0\]~reg0  " "   -1.321        -4.930 mode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_div:clk_1M_generator\|clk_out1  " "    0.215         0.000 clock_div:clk_1M_generator\|clk_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_div:clk_1M_generator\|clk_out2  " "    0.215         0.000 clock_div:clk_1M_generator\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654873467247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.221 " "Worst-case recovery slack is -0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221        -0.221 mode\[0\]~reg0  " "   -0.221        -0.221 mode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064         0.000 mode\[1\]~reg0  " "    0.064         0.000 mode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066         0.000 clock_div:clk_1M_generator\|clk_out1  " "    0.066         0.000 clock_div:clk_1M_generator\|clk_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654873467251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.236 " "Worst-case removal slack is -1.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236        -2.468 mode\[1\]~reg0  " "   -1.236        -2.468 mode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458         0.000 mode\[0\]~reg0  " "    0.458         0.000 mode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585         0.000 clock_div:clk_1M_generator\|clk_out1  " "    0.585         0.000 clock_div:clk_1M_generator\|clk_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654873467256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -8.380 clk  " "   -1.380        -8.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 sw  " "   -1.222        -3.222 sw " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -164.000 clock_div:clk_1M_generator\|clk_out1  " "   -0.500      -164.000 clock_div:clk_1M_generator\|clk_out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -37.000 clock_div:clk_1M_generator\|clk_out2  " "   -0.500       -37.000 clock_div:clk_1M_generator\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mode\[0\]~reg0  " "    0.500         0.000 mode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mode\[1\]~reg0  " "    0.500         0.000 mode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654873467260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654873467260 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1654873467412 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1654873467760 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1654873467761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654873467833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 00:04:27 2022 " "Processing ended: Sat Jun 11 00:04:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654873467833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654873467833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654873467833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654873467833 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654873468482 ""}
