#[doc = "Register `ST4CH0SET` reader"]
pub type R = crate::R<ST4CH0SET_SPEC>;
#[doc = "Register `ST4CH0SET` writer"]
pub type W = crate::W<ST4CH0SET_SPEC>;
#[doc = "Field `CH0SSEV` reader - Software event generates channel 0"]
pub type CH0SSEV_R = crate::BitReader;
#[doc = "Field `CH0SSEV` writer - Software event generates channel 0"]
pub type CH0SSEV_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SRST` reader - Slave_TIMERx reset event generates channel 0"]
pub type CH0SRST_R = crate::BitReader;
#[doc = "Field `CH0SRST` writer - Slave_TIMERx reset event generates channel 0"]
pub type CH0SRST_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SPER` reader - Slave_TIMERx period event generates channel 0"]
pub type CH0SPER_R = crate::BitReader;
#[doc = "Field `CH0SPER` writer - Slave_TIMERx period event generates channel 0"]
pub type CH0SPER_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SCMP0` reader - Slave_TIMERx compare 0 event generates channel 0"]
pub type CH0SCMP0_R = crate::BitReader;
#[doc = "Field `CH0SCMP0` writer - Slave_TIMERx compare 0 event generates channel 0"]
pub type CH0SCMP0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SCMP1` reader - Slave_TIMERx compare 1 event generates channel 0"]
pub type CH0SCMP1_R = crate::BitReader;
#[doc = "Field `CH0SCMP1` writer - Slave_TIMERx compare 1 event generates channel 0"]
pub type CH0SCMP1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SCMP2` reader - Slave_TIMERx compare 2 event generates channel 0"]
pub type CH0SCMP2_R = crate::BitReader;
#[doc = "Field `CH0SCMP2` writer - Slave_TIMERx compare 2 event generates channel 0"]
pub type CH0SCMP2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SCMP3` reader - Slave_TIMERx compare 3 event generates channel 0"]
pub type CH0SCMP3_R = crate::BitReader;
#[doc = "Field `CH0SCMP3` writer - Slave_TIMERx compare 3 event generates channel 0"]
pub type CH0SCMP3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SMTPER` reader - Master_TIMER period event generates channel 0"]
pub type CH0SMTPER_R = crate::BitReader;
#[doc = "Field `CH0SMTPER` writer - Master_TIMER period event generates channel 0"]
pub type CH0SMTPER_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SMTCMP0` reader - Master_TIMER compare 0 event generates channel 0"]
pub type CH0SMTCMP0_R = crate::BitReader;
#[doc = "Field `CH0SMTCMP0` writer - Master_TIMER compare 0 event generates channel 0"]
pub type CH0SMTCMP0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SMTCMP1` reader - Master_TIMER compare 1 event generates channel 0"]
pub type CH0SMTCMP1_R = crate::BitReader;
#[doc = "Field `CH0SMTCMP1` writer - Master_TIMER compare 1 event generates channel 0"]
pub type CH0SMTCMP1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SMTCMP2` reader - Master_TIMER compare 2 event generates channel 0"]
pub type CH0SMTCMP2_R = crate::BitReader;
#[doc = "Field `CH0SMTCMP2` writer - Master_TIMER compare 2 event generates channel 0"]
pub type CH0SMTCMP2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SMTCMP3` reader - Master_TIMER compare 3 event generates channel 0"]
pub type CH0SMTCMP3_R = crate::BitReader;
#[doc = "Field `CH0SMTCMP3` writer - Master_TIMER compare 3 event generates channel 0"]
pub type CH0SMTCMP3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SSTEV0` reader - Slave_TIMERx interconnection event 0 generates channel 0"]
pub type CH0SSTEV0_R = crate::BitReader;
#[doc = "Field `CH0SSTEV0` writer - Slave_TIMERx interconnection event 0 generates channel 0"]
pub type CH0SSTEV0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SSTEV1` reader - Slave_TIMERx interconnection event 1 generates channel 0"]
pub type CH0SSTEV1_R = crate::BitReader;
#[doc = "Field `CH0SSTEV1` writer - Slave_TIMERx interconnection event 1 generates channel 0"]
pub type CH0SSTEV1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SSTEV2` reader - Slave_TIMERx interconnection event 2 generates channel 0"]
pub type CH0SSTEV2_R = crate::BitReader;
#[doc = "Field `CH0SSTEV2` writer - Slave_TIMERx interconnection event 2 generates channel 0"]
pub type CH0SSTEV2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SSTEV3` reader - Slave_TIMERx interconnection event 3 generates channel 0"]
pub type CH0SSTEV3_R = crate::BitReader;
#[doc = "Field `CH0SSTEV3` writer - Slave_TIMERx interconnection event 3 generates channel 0"]
pub type CH0SSTEV3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SSTEV4` reader - Slave_TIMERx interconnection event 4 generates channel 0"]
pub type CH0SSTEV4_R = crate::BitReader;
#[doc = "Field `CH0SSTEV4` writer - Slave_TIMERx interconnection event 4 generates channel 0"]
pub type CH0SSTEV4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SSTEV5` reader - Slave_TIMERx interconnection event 5 generates channel 0"]
pub type CH0SSTEV5_R = crate::BitReader;
#[doc = "Field `CH0SSTEV5` writer - Slave_TIMERx interconnection event 5 generates channel 0"]
pub type CH0SSTEV5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SSTEV6` reader - Slave_TIMERx interconnection event 6 generates channel 0"]
pub type CH0SSTEV6_R = crate::BitReader;
#[doc = "Field `CH0SSTEV6` writer - Slave_TIMERx interconnection event 6 generates channel 0"]
pub type CH0SSTEV6_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SSTEV7` reader - Slave_TIMER1 interconnection event 7 generates channel 0"]
pub type CH0SSTEV7_R = crate::BitReader;
#[doc = "Field `CH0SSTEV7` writer - Slave_TIMER1 interconnection event 7 generates channel 0"]
pub type CH0SSTEV7_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SSTEV8` reader - Slave_TIMERx interconnection event 8 generates channel 0"]
pub type CH0SSTEV8_R = crate::BitReader;
#[doc = "Field `CH0SSTEV8` writer - Slave_TIMERx interconnection event 8 generates channel 0"]
pub type CH0SSTEV8_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SEXEV0` reader - External event 0 generates channel 0"]
pub type CH0SEXEV0_R = crate::BitReader;
#[doc = "Field `CH0SEXEV0` writer - External event 0 generates channel 0"]
pub type CH0SEXEV0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SEXEV1` reader - External event 1 generates channel 0"]
pub type CH0SEXEV1_R = crate::BitReader;
#[doc = "Field `CH0SEXEV1` writer - External event 1 generates channel 0"]
pub type CH0SEXEV1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SEXEV2` reader - External event 2 generates channel 0"]
pub type CH0SEXEV2_R = crate::BitReader;
#[doc = "Field `CH0SEXEV2` writer - External event 2 generates channel 0"]
pub type CH0SEXEV2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SEXEV3` reader - External event 3 generates channel 0"]
pub type CH0SEXEV3_R = crate::BitReader;
#[doc = "Field `CH0SEXEV3` writer - External event 3 generates channel 0"]
pub type CH0SEXEV3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SEXEV4` reader - External event 4 generates channel 0"]
pub type CH0SEXEV4_R = crate::BitReader;
#[doc = "Field `CH0SEXEV4` writer - External event 4 generates channel 0"]
pub type CH0SEXEV4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SEXEV5` reader - External event 5 generates channel 0"]
pub type CH0SEXEV5_R = crate::BitReader;
#[doc = "Field `CH0SEXEV5` writer - External event 5 generates channel 0"]
pub type CH0SEXEV5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SEXEV6` reader - External event 6 generates channel 0"]
pub type CH0SEXEV6_R = crate::BitReader;
#[doc = "Field `CH0SEXEV6` writer - External event 6 generates channel 0"]
pub type CH0SEXEV6_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SEXEV7` reader - External event 7 generates channel 0"]
pub type CH0SEXEV7_R = crate::BitReader;
#[doc = "Field `CH0SEXEV7` writer - External event 7 generates channel 0"]
pub type CH0SEXEV7_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SEXEV8` reader - External event 8 generates channel 0"]
pub type CH0SEXEV8_R = crate::BitReader;
#[doc = "Field `CH0SEXEV8` writer - External event 8 generates channel 0"]
pub type CH0SEXEV8_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SEXEV9` reader - External event 9 generates channel 0"]
pub type CH0SEXEV9_R = crate::BitReader;
#[doc = "Field `CH0SEXEV9` writer - External event 9 generates channel 0"]
pub type CH0SEXEV9_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `CH0SUP` reader - Update event generates channel 0"]
pub type CH0SUP_R = crate::BitReader;
#[doc = "Field `CH0SUP` writer - Update event generates channel 0"]
pub type CH0SUP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 0 - Software event generates channel 0"]
    #[inline(always)]
    pub fn ch0ssev(&self) -> CH0SSEV_R {
        CH0SSEV_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Slave_TIMERx reset event generates channel 0"]
    #[inline(always)]
    pub fn ch0srst(&self) -> CH0SRST_R {
        CH0SRST_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Slave_TIMERx period event generates channel 0"]
    #[inline(always)]
    pub fn ch0sper(&self) -> CH0SPER_R {
        CH0SPER_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Slave_TIMERx compare 0 event generates channel 0"]
    #[inline(always)]
    pub fn ch0scmp0(&self) -> CH0SCMP0_R {
        CH0SCMP0_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Slave_TIMERx compare 1 event generates channel 0"]
    #[inline(always)]
    pub fn ch0scmp1(&self) -> CH0SCMP1_R {
        CH0SCMP1_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Slave_TIMERx compare 2 event generates channel 0"]
    #[inline(always)]
    pub fn ch0scmp2(&self) -> CH0SCMP2_R {
        CH0SCMP2_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Slave_TIMERx compare 3 event generates channel 0"]
    #[inline(always)]
    pub fn ch0scmp3(&self) -> CH0SCMP3_R {
        CH0SCMP3_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 0"]
    #[inline(always)]
    pub fn ch0smtper(&self) -> CH0SMTPER_R {
        CH0SMTPER_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 0"]
    #[inline(always)]
    pub fn ch0smtcmp0(&self) -> CH0SMTCMP0_R {
        CH0SMTCMP0_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 0"]
    #[inline(always)]
    pub fn ch0smtcmp1(&self) -> CH0SMTCMP1_R {
        CH0SMTCMP1_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 0"]
    #[inline(always)]
    pub fn ch0smtcmp2(&self) -> CH0SMTCMP2_R {
        CH0SMTCMP2_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 0"]
    #[inline(always)]
    pub fn ch0smtcmp3(&self) -> CH0SMTCMP3_R {
        CH0SMTCMP3_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Slave_TIMERx interconnection event 0 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev0(&self) -> CH0SSTEV0_R {
        CH0SSTEV0_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Slave_TIMERx interconnection event 1 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev1(&self) -> CH0SSTEV1_R {
        CH0SSTEV1_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Slave_TIMERx interconnection event 2 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev2(&self) -> CH0SSTEV2_R {
        CH0SSTEV2_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Slave_TIMERx interconnection event 3 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev3(&self) -> CH0SSTEV3_R {
        CH0SSTEV3_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Slave_TIMERx interconnection event 4 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev4(&self) -> CH0SSTEV4_R {
        CH0SSTEV4_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Slave_TIMERx interconnection event 5 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev5(&self) -> CH0SSTEV5_R {
        CH0SSTEV5_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Slave_TIMERx interconnection event 6 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev6(&self) -> CH0SSTEV6_R {
        CH0SSTEV6_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Slave_TIMER1 interconnection event 7 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev7(&self) -> CH0SSTEV7_R {
        CH0SSTEV7_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Slave_TIMERx interconnection event 8 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev8(&self) -> CH0SSTEV8_R {
        CH0SSTEV8_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - External event 0 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev0(&self) -> CH0SEXEV0_R {
        CH0SEXEV0_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - External event 1 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev1(&self) -> CH0SEXEV1_R {
        CH0SEXEV1_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - External event 2 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev2(&self) -> CH0SEXEV2_R {
        CH0SEXEV2_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - External event 3 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev3(&self) -> CH0SEXEV3_R {
        CH0SEXEV3_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - External event 4 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev4(&self) -> CH0SEXEV4_R {
        CH0SEXEV4_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - External event 5 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev5(&self) -> CH0SEXEV5_R {
        CH0SEXEV5_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - External event 6 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev6(&self) -> CH0SEXEV6_R {
        CH0SEXEV6_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - External event 7 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev7(&self) -> CH0SEXEV7_R {
        CH0SEXEV7_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - External event 8 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev8(&self) -> CH0SEXEV8_R {
        CH0SEXEV8_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - External event 9 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev9(&self) -> CH0SEXEV9_R {
        CH0SEXEV9_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Update event generates channel 0"]
    #[inline(always)]
    pub fn ch0sup(&self) -> CH0SUP_R {
        CH0SUP_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Software event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0ssev(&mut self) -> CH0SSEV_W<ST4CH0SET_SPEC, 0> {
        CH0SSEV_W::new(self)
    }
    #[doc = "Bit 1 - Slave_TIMERx reset event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0srst(&mut self) -> CH0SRST_W<ST4CH0SET_SPEC, 1> {
        CH0SRST_W::new(self)
    }
    #[doc = "Bit 2 - Slave_TIMERx period event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sper(&mut self) -> CH0SPER_W<ST4CH0SET_SPEC, 2> {
        CH0SPER_W::new(self)
    }
    #[doc = "Bit 3 - Slave_TIMERx compare 0 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0scmp0(&mut self) -> CH0SCMP0_W<ST4CH0SET_SPEC, 3> {
        CH0SCMP0_W::new(self)
    }
    #[doc = "Bit 4 - Slave_TIMERx compare 1 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0scmp1(&mut self) -> CH0SCMP1_W<ST4CH0SET_SPEC, 4> {
        CH0SCMP1_W::new(self)
    }
    #[doc = "Bit 5 - Slave_TIMERx compare 2 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0scmp2(&mut self) -> CH0SCMP2_W<ST4CH0SET_SPEC, 5> {
        CH0SCMP2_W::new(self)
    }
    #[doc = "Bit 6 - Slave_TIMERx compare 3 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0scmp3(&mut self) -> CH0SCMP3_W<ST4CH0SET_SPEC, 6> {
        CH0SCMP3_W::new(self)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0smtper(&mut self) -> CH0SMTPER_W<ST4CH0SET_SPEC, 7> {
        CH0SMTPER_W::new(self)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0smtcmp0(&mut self) -> CH0SMTCMP0_W<ST4CH0SET_SPEC, 8> {
        CH0SMTCMP0_W::new(self)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0smtcmp1(&mut self) -> CH0SMTCMP1_W<ST4CH0SET_SPEC, 9> {
        CH0SMTCMP1_W::new(self)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0smtcmp2(&mut self) -> CH0SMTCMP2_W<ST4CH0SET_SPEC, 10> {
        CH0SMTCMP2_W::new(self)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0smtcmp3(&mut self) -> CH0SMTCMP3_W<ST4CH0SET_SPEC, 11> {
        CH0SMTCMP3_W::new(self)
    }
    #[doc = "Bit 12 - Slave_TIMERx interconnection event 0 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev0(&mut self) -> CH0SSTEV0_W<ST4CH0SET_SPEC, 12> {
        CH0SSTEV0_W::new(self)
    }
    #[doc = "Bit 13 - Slave_TIMERx interconnection event 1 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev1(&mut self) -> CH0SSTEV1_W<ST4CH0SET_SPEC, 13> {
        CH0SSTEV1_W::new(self)
    }
    #[doc = "Bit 14 - Slave_TIMERx interconnection event 2 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev2(&mut self) -> CH0SSTEV2_W<ST4CH0SET_SPEC, 14> {
        CH0SSTEV2_W::new(self)
    }
    #[doc = "Bit 15 - Slave_TIMERx interconnection event 3 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev3(&mut self) -> CH0SSTEV3_W<ST4CH0SET_SPEC, 15> {
        CH0SSTEV3_W::new(self)
    }
    #[doc = "Bit 16 - Slave_TIMERx interconnection event 4 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev4(&mut self) -> CH0SSTEV4_W<ST4CH0SET_SPEC, 16> {
        CH0SSTEV4_W::new(self)
    }
    #[doc = "Bit 17 - Slave_TIMERx interconnection event 5 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev5(&mut self) -> CH0SSTEV5_W<ST4CH0SET_SPEC, 17> {
        CH0SSTEV5_W::new(self)
    }
    #[doc = "Bit 18 - Slave_TIMERx interconnection event 6 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev6(&mut self) -> CH0SSTEV6_W<ST4CH0SET_SPEC, 18> {
        CH0SSTEV6_W::new(self)
    }
    #[doc = "Bit 19 - Slave_TIMER1 interconnection event 7 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev7(&mut self) -> CH0SSTEV7_W<ST4CH0SET_SPEC, 19> {
        CH0SSTEV7_W::new(self)
    }
    #[doc = "Bit 20 - Slave_TIMERx interconnection event 8 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev8(&mut self) -> CH0SSTEV8_W<ST4CH0SET_SPEC, 20> {
        CH0SSTEV8_W::new(self)
    }
    #[doc = "Bit 21 - External event 0 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev0(&mut self) -> CH0SEXEV0_W<ST4CH0SET_SPEC, 21> {
        CH0SEXEV0_W::new(self)
    }
    #[doc = "Bit 22 - External event 1 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev1(&mut self) -> CH0SEXEV1_W<ST4CH0SET_SPEC, 22> {
        CH0SEXEV1_W::new(self)
    }
    #[doc = "Bit 23 - External event 2 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev2(&mut self) -> CH0SEXEV2_W<ST4CH0SET_SPEC, 23> {
        CH0SEXEV2_W::new(self)
    }
    #[doc = "Bit 24 - External event 3 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev3(&mut self) -> CH0SEXEV3_W<ST4CH0SET_SPEC, 24> {
        CH0SEXEV3_W::new(self)
    }
    #[doc = "Bit 25 - External event 4 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev4(&mut self) -> CH0SEXEV4_W<ST4CH0SET_SPEC, 25> {
        CH0SEXEV4_W::new(self)
    }
    #[doc = "Bit 26 - External event 5 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev5(&mut self) -> CH0SEXEV5_W<ST4CH0SET_SPEC, 26> {
        CH0SEXEV5_W::new(self)
    }
    #[doc = "Bit 27 - External event 6 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev6(&mut self) -> CH0SEXEV6_W<ST4CH0SET_SPEC, 27> {
        CH0SEXEV6_W::new(self)
    }
    #[doc = "Bit 28 - External event 7 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev7(&mut self) -> CH0SEXEV7_W<ST4CH0SET_SPEC, 28> {
        CH0SEXEV7_W::new(self)
    }
    #[doc = "Bit 29 - External event 8 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev8(&mut self) -> CH0SEXEV8_W<ST4CH0SET_SPEC, 29> {
        CH0SEXEV8_W::new(self)
    }
    #[doc = "Bit 30 - External event 9 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev9(&mut self) -> CH0SEXEV9_W<ST4CH0SET_SPEC, 30> {
        CH0SEXEV9_W::new(self)
    }
    #[doc = "Bit 31 - Update event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sup(&mut self) -> CH0SUP_W<ST4CH0SET_SPEC, 31> {
        CH0SUP_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "SHRTIMER Slave_TIMERx channel 0 set request register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`st4ch0set::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`st4ch0set::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ST4CH0SET_SPEC;
impl crate::RegisterSpec for ST4CH0SET_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`st4ch0set::R`](R) reader structure"]
impl crate::Readable for ST4CH0SET_SPEC {}
#[doc = "`write(|w| ..)` method takes [`st4ch0set::W`](W) writer structure"]
impl crate::Writable for ST4CH0SET_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets ST4CH0SET to value 0"]
impl crate::Resettable for ST4CH0SET_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
