#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Mar 24 22:44:08 2018
# Process ID: 2536
# Current directory: D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/proj/HDMI.runs/impl_1
# Command line: vivado.exe -log hdmi_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hdmi_wrapper.tcl -notrace
# Log file: D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/proj/HDMI.runs/impl_1/hdmi_wrapper.vdi
# Journal file: D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/proj/HDMI.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source hdmi_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/MileStone7/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 405.938 ; gain = 98.398
Command: link_design -top hdmi_wrapper -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4923 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0_board.xdc] for cell 'hdmi_i/axi_gpio_video/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0_board.xdc] for cell 'hdmi_i/axi_gpio_video/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0.xdc] for cell 'hdmi_i/axi_gpio_video/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0.xdc] for cell 'hdmi_i/axi_gpio_video/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0.xdc] for cell 'hdmi_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0.xdc] for cell 'hdmi_i/axi_timer_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0_board.xdc] for cell 'hdmi_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0_board.xdc] for cell 'hdmi_i/axi_uartlite_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0.xdc] for cell 'hdmi_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0.xdc] for cell 'hdmi_i/axi_uartlite_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc] for cell 'hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc] for cell 'hdmi_i/axi_vdma_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_i/dvi2rgb_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_i/dvi2rgb_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.xdc] for cell 'hdmi_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1855.145 ; gain = 669.266
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.xdc] for cell 'hdmi_i/mdm_1/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0.xdc] for cell 'hdmi_i/microblaze_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0.xdc] for cell 'hdmi_i/microblaze_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0.xdc] for cell 'hdmi_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0.xdc] for cell 'hdmi_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0.xdc] for cell 'hdmi_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0.xdc] for cell 'hdmi_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_ilmb_v10_0/hdmi_ilmb_v10_0.xdc] for cell 'hdmi_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_ilmb_v10_0/hdmi_ilmb_v10_0.xdc] for cell 'hdmi_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/constraints/hdmi_mig_7series_0_0.xdc] for cell 'hdmi_i/mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: hdmi_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/constraints/hdmi_mig_7series_0_0.xdc:40]
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/constraints/hdmi_mig_7series_0_0.xdc] for cell 'hdmi_i/mig_7series_0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_board.xdc] for cell 'hdmi_i/mig_7series_0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_board.xdc] for cell 'hdmi_i/mig_7series_0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'hdmi_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'hdmi_i/rgb2dvi_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0_board.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0_board.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0_board.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0_board.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0_board.xdc] for cell 'hdmi_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0_board.xdc] for cell 'hdmi_i/clk_wiz_0/inst'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0.xdc] for cell 'hdmi_i/clk_wiz_0/inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clk_i' already exists, overwriting the previous clock with the same name. [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_clk_wiz_0_0/hdmi_clk_wiz_0_0.xdc] for cell 'hdmi_i/clk_wiz_0/inst'
Parsing XDC File [D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/constraints/NexysVideo_Master.xdc]
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/constraints/NexysVideo_Master.xdc]
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0_clocks.xdc] for cell 'hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0_clocks.xdc] for cell 'hdmi_i/axi_vdma_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0_clocks.xdc] for cell 'hdmi_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0_clocks.xdc] for cell 'hdmi_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'hdmi_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'hdmi_i/rgb2dvi_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_v_tc_0_0/hdmi_v_tc_0_0_clocks.xdc] for cell 'hdmi_i/v_tc_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_v_tc_0_0/hdmi_v_tc_0_0_clocks.xdc:2]
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_v_tc_0_0/hdmi_v_tc_0_0_clocks.xdc] for cell 'hdmi_i/v_tc_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_clocks.xdc] for cell 'hdmi_i/v_tc_1/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_clocks.xdc] for cell 'hdmi_i/v_tc_1/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_i/v_vid_in_axi4s_0/inst'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_auto_ds_0/hdmi_auto_ds_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_auto_ds_0/hdmi_auto_ds_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_auto_us_1/hdmi_auto_us_1_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_auto_us_1/hdmi_auto_us_1_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_auto_us_0/hdmi_auto_us_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_auto_us_0/hdmi_auto_us_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hdmi_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hdmi_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_COUPLER_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_COUPLER_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'hdmi_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 936 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 128 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 512 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 179 instances

15 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 1899.207 ; gain = 1493.270
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port eth_mdio expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1899.207 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 53 inverter(s) to 356 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1895b0ea5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1899.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 871 cells and removed 1442 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 22 inverter(s) to 52 load pin(s).
Phase 2 Constant propagation | Checksum: cd4aee9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1899.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1204 cells and removed 7043 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bd879090

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1899.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 48 cells and removed 5914 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/clocking_n_1_BUFG_inst to drive 5 load(s) on clock net hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/clocking_n_1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1cb0d1db6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1899.207 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1cb0d1db6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1899.207 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1899.207 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 139f866af

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1899.207 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1899.207 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1899.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/proj/HDMI.runs/impl_1/hdmi_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1899.207 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hdmi_wrapper_drc_opted.rpt -pb hdmi_wrapper_drc_opted.pb -rpx hdmi_wrapper_drc_opted.rpx
Command: report_drc -file hdmi_wrapper_drc_opted.rpt -pb hdmi_wrapper_drc_opted.pb -rpx hdmi_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/proj/HDMI.runs/impl_1/hdmi_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1899.207 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1827] BUFMR_driven_by_MMCM_PLL: BUFMR hdmi_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst is driven by an MMCM or PLL (hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst), but this is not recommended connectivity.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0 has an input control pin hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0/ENARDEN (net: hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0_i_1_n_0) which is driven by a register (hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/flag_indicator_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_1 has an input control pin hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_1/ENARDEN (net: hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0_i_1_n_0) which is driven by a register (hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/flag_indicator_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_2 has an input control pin hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_2/ENARDEN (net: hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0_i_1_n_0) which is driven by a register (hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/flag_indicator_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_3 has an input control pin hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_3/ENARDEN (net: hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0_i_1_n_0) which is driven by a register (hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/flag_indicator_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[10] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[8]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[11] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[9]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[12] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[10]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[13] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[11]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[2] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[0]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[3] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[1]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[4] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[2]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[5] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[3]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[6] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[4]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[7] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[5]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[8] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[6]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[9] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[7]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ENARDEN (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/trueth) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/trueth_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1/ADDRARDADDR[11] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[9]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1/ADDRARDADDR[12] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[10]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1/ADDRARDADDR[13] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[11]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENARDEN (net: hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1899.207 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14aef9d5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1899.207 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1899.207 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-673] PLL instance "hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/clocking" has outputs that directly drive clock pins without going through clock buffers first. This might lead to an unroutable placement if the clock loads aren't grouped into a single clock region. If unintended, please define a clock buffer (BUFG/BUFH) for the PLL outputs to avoid clock placement issues.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[4]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[5]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[6]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[7]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/doutctl_reg'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d12d1ea

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1899.207 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 132a4901e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 132a4901e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 2259.832 ; gain = 360.625
Phase 1 Placer Initialization | Checksum: 132a4901e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 4771faa2

Time (s): cpu = 00:02:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 4771faa2

Time (s): cpu = 00:02:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: af23e163

Time (s): cpu = 00:03:05 ; elapsed = 00:02:06 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b3acc54e

Time (s): cpu = 00:03:06 ; elapsed = 00:02:07 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14bc3a81f

Time (s): cpu = 00:03:07 ; elapsed = 00:02:07 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14bc3a81f

Time (s): cpu = 00:03:07 ; elapsed = 00:02:07 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1008af062

Time (s): cpu = 00:03:12 ; elapsed = 00:02:13 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 5f4d9363

Time (s): cpu = 00:03:35 ; elapsed = 00:02:36 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f958459d

Time (s): cpu = 00:03:38 ; elapsed = 00:02:39 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: f958459d

Time (s): cpu = 00:03:38 ; elapsed = 00:02:40 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c26dae47

Time (s): cpu = 00:03:52 ; elapsed = 00:02:50 . Memory (MB): peak = 2259.832 ; gain = 360.625
Phase 3 Detail Placement | Checksum: 1c26dae47

Time (s): cpu = 00:03:52 ; elapsed = 00:02:51 . Memory (MB): peak = 2259.832 ; gain = 360.625

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14e51761c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net hdmi_i/control_0/inst/control_v1_S00_AXI_inst/slv_reg0[0]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/slv_reg0[7]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net reswww_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 5 candidate nets, 0 success, 5 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14e51761c

Time (s): cpu = 00:04:20 ; elapsed = 00:03:10 . Memory (MB): peak = 2297.988 ; gain = 398.781
INFO: [Place 30-746] Post Placement Timing Summary WNS=-176.633. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17c31917f

Time (s): cpu = 00:04:29 ; elapsed = 00:03:19 . Memory (MB): peak = 2297.988 ; gain = 398.781
Phase 4.1 Post Commit Optimization | Checksum: 17c31917f

Time (s): cpu = 00:04:30 ; elapsed = 00:03:19 . Memory (MB): peak = 2297.988 ; gain = 398.781

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c31917f

Time (s): cpu = 00:04:30 ; elapsed = 00:03:20 . Memory (MB): peak = 2297.988 ; gain = 398.781

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17c31917f

Time (s): cpu = 00:04:31 ; elapsed = 00:03:20 . Memory (MB): peak = 2297.988 ; gain = 398.781

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 26463944b

Time (s): cpu = 00:04:31 ; elapsed = 00:03:21 . Memory (MB): peak = 2297.988 ; gain = 398.781
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26463944b

Time (s): cpu = 00:04:32 ; elapsed = 00:03:21 . Memory (MB): peak = 2297.988 ; gain = 398.781
Ending Placer Task | Checksum: 1d5f4d0dc

Time (s): cpu = 00:04:32 ; elapsed = 00:03:21 . Memory (MB): peak = 2297.988 ; gain = 398.781
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 33 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:42 ; elapsed = 00:03:29 . Memory (MB): peak = 2297.988 ; gain = 398.781
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2297.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/proj/HDMI.runs/impl_1/hdmi_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2297.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file hdmi_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2297.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hdmi_wrapper_utilization_placed.rpt -pb hdmi_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 2297.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hdmi_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 2297.988 ; gain = 0.000
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/doutctl_reg. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e5e285d7 ConstDB: 0 ShapeSum: f0124b05 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14656ff8b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:17 . Memory (MB): peak = 2465.313 ; gain = 133.840
Post Restoration Checksum: NetGraph: fa5f543c NumContArr: 4bf7ab4f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14656ff8b

Time (s): cpu = 00:01:37 ; elapsed = 00:01:18 . Memory (MB): peak = 2465.313 ; gain = 133.840

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14656ff8b

Time (s): cpu = 00:01:38 ; elapsed = 00:01:19 . Memory (MB): peak = 2465.313 ; gain = 133.840

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14656ff8b

Time (s): cpu = 00:01:38 ; elapsed = 00:01:19 . Memory (MB): peak = 2465.313 ; gain = 133.840
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1584310b6

Time (s): cpu = 00:02:13 ; elapsed = 00:01:42 . Memory (MB): peak = 2547.969 ; gain = 216.496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-173.063| TNS=-22985.658| WHS=-2.793 | THS=-872.289|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 12d466656

Time (s): cpu = 00:02:39 ; elapsed = 00:01:57 . Memory (MB): peak = 2779.867 ; gain = 448.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-173.063| TNS=-22959.580| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1e5e66829

Time (s): cpu = 00:02:39 ; elapsed = 00:01:58 . Memory (MB): peak = 2779.867 ; gain = 448.395
Phase 2 Router Initialization | Checksum: 137fd3cf0

Time (s): cpu = 00:02:39 ; elapsed = 00:01:58 . Memory (MB): peak = 2779.867 ; gain = 448.395

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 123fe905c

Time (s): cpu = 00:03:03 ; elapsed = 00:02:11 . Memory (MB): peak = 2779.867 ; gain = 448.395

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5143
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-182.105| TNS=-24430.457| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f317e31d

Time (s): cpu = 00:04:03 ; elapsed = 00:02:45 . Memory (MB): peak = 2779.867 ; gain = 448.395

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-182.105| TNS=-24430.291| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d6dc414b

Time (s): cpu = 00:04:06 ; elapsed = 00:02:48 . Memory (MB): peak = 2779.867 ; gain = 448.395
Phase 4 Rip-up And Reroute | Checksum: 1d6dc414b

Time (s): cpu = 00:04:07 ; elapsed = 00:02:48 . Memory (MB): peak = 2779.867 ; gain = 448.395

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 227d0ee29

Time (s): cpu = 00:04:13 ; elapsed = 00:02:52 . Memory (MB): peak = 2779.867 ; gain = 448.395

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 227d0ee29

Time (s): cpu = 00:04:14 ; elapsed = 00:02:52 . Memory (MB): peak = 2779.867 ; gain = 448.395
Phase 5 Delay and Skew Optimization | Checksum: 227d0ee29

Time (s): cpu = 00:04:14 ; elapsed = 00:02:52 . Memory (MB): peak = 2779.867 ; gain = 448.395

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19c2bd7f4

Time (s): cpu = 00:04:21 ; elapsed = 00:02:56 . Memory (MB): peak = 2779.867 ; gain = 448.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-182.051| TNS=-24364.326| WHS=-1.400 | THS=-43.278|

Phase 6.1 Hold Fix Iter | Checksum: 15c0929a8

Time (s): cpu = 00:04:22 ; elapsed = 00:02:57 . Memory (MB): peak = 2779.867 ; gain = 448.395
WARNING: [Route 35-468] The router encountered 16 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_gen/out_i_1/I1
	hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_gen/out_i_1/I1
	hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_gen/out_i_1/I1
	hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_gen/out_i_1/I0
	hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_gen/out_i_1/I1
	hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_gen/out_i_1/I1
	hdmi_i/rst_mig_7series_0_pxl/U0/EXT_LPF/lpf_int_i_1/I0
	hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_gen/out_i_1/I1
	hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_gen/out_i_1/I1
	hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_gen/out_i_1/I1
	.. and 6 more pins.

Phase 6 Post Hold Fix | Checksum: 1abe7c5b7

Time (s): cpu = 00:04:22 ; elapsed = 00:02:57 . Memory (MB): peak = 2779.867 ; gain = 448.395

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.02302 %
  Global Horizontal Routing Utilization  = 7.24501 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X15Y75 -> INT_R_X15Y75
   INT_L_X12Y70 -> INT_L_X12Y70
   INT_L_X14Y67 -> INT_L_X14Y67
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
Phase 7 Route finalize | Checksum: f40d3db6

Time (s): cpu = 00:04:23 ; elapsed = 00:02:57 . Memory (MB): peak = 2779.867 ; gain = 448.395

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f40d3db6

Time (s): cpu = 00:04:23 ; elapsed = 00:02:58 . Memory (MB): peak = 2779.867 ; gain = 448.395

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11ef75a30

Time (s): cpu = 00:04:28 ; elapsed = 00:03:03 . Memory (MB): peak = 2779.867 ; gain = 448.395

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 190278ccb

Time (s): cpu = 00:04:35 ; elapsed = 00:03:07 . Memory (MB): peak = 2779.867 ; gain = 448.395
INFO: [Route 35-57] Estimated Timing Summary | WNS=-182.051| TNS=-24364.545| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 190278ccb

Time (s): cpu = 00:04:35 ; elapsed = 00:03:07 . Memory (MB): peak = 2779.867 ; gain = 448.395
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:36 ; elapsed = 00:03:07 . Memory (MB): peak = 2779.867 ; gain = 448.395

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 44 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:50 ; elapsed = 00:03:17 . Memory (MB): peak = 2779.867 ; gain = 481.879
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2779.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/proj/HDMI.runs/impl_1/hdmi_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2779.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hdmi_wrapper_drc_routed.rpt -pb hdmi_wrapper_drc_routed.pb -rpx hdmi_wrapper_drc_routed.rpx
Command: report_drc -file hdmi_wrapper_drc_routed.rpt -pb hdmi_wrapper_drc_routed.pb -rpx hdmi_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/proj/HDMI.runs/impl_1/hdmi_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2779.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file hdmi_wrapper_methodology_drc_routed.rpt -pb hdmi_wrapper_methodology_drc_routed.pb -rpx hdmi_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hdmi_wrapper_methodology_drc_routed.rpt -pb hdmi_wrapper_methodology_drc_routed.pb -rpx hdmi_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/proj/HDMI.runs/impl_1/hdmi_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 2919.371 ; gain = 139.504
INFO: [runtcl-4] Executing : report_power -file hdmi_wrapper_power_routed.rpt -pb hdmi_wrapper_power_summary_routed.pb -rpx hdmi_wrapper_power_routed.rpx
Command: report_power -file hdmi_wrapper_power_routed.rpt -pb hdmi_wrapper_power_summary_routed.pb -rpx hdmi_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
90 Infos, 45 Warnings, 9 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2997.629 ; gain = 78.258
INFO: [runtcl-4] Executing : report_route_status -file hdmi_wrapper_route_status.rpt -pb hdmi_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hdmi_wrapper_timing_summary_routed.rpt -rpx hdmi_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hdmi_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file hdmi_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3018.973 ; gain = 3.016
WARNING: [Memdata 28-167] Found XPM memory block hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hdmi_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hdmi_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force hdmi_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/ADC_fpga_d_0/inst/ADC_fpga_d_v1_S00_AXI_inst/OLED/BCD/data1 input hdmi_i/ADC_fpga_d_0/inst/ADC_fpga_d_v1_S00_AXI_inst/OLED/BCD/data1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/clk_div2er/count0 input hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/clk_div2er/count0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/clk_div2er/count2 input hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/clk_div2er/count2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/dac/counter0 input hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/dac/counter0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos input hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos input hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine input hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine input hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter0 input hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div0 input hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__0 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__1 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__2 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__4 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__5 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__7 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__8 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__8 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__0 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__1 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__2 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__4 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__5 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__7 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__8 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__8 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__0 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__2 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__2 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__4 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__5 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__5 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__5/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__7 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__7 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__7/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__0 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__1 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__2 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__4 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__5 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__7 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__8 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__8 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__0 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__1 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__2 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__4 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__5 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__7 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__8 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__8 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__0 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__1 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__2 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__3 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__4 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__5 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__6 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__7 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__8 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__8 input hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/buffer_upper0 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/buffer_upper0 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/buffer_upper0 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/buffer_upper0 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/buffer_upper0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/buffer_upper0 input hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/buffer_upper0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/ADC_fpga_d_0/inst/ADC_fpga_d_v1_S00_AXI_inst/OLED/BCD/data1 output hdmi_i/ADC_fpga_d_0/inst/ADC_fpga_d_v1_S00_AXI_inst/OLED/BCD/data1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/clk_div2er/count0 output hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/clk_div2er/count0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/clk_div2er/count2 output hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/clk_div2er/count2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/dac/counter0 output hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/dac/counter0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter0 output hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div0 output hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__0 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__2 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__4 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__5 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__7 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__8 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__0 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__2 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__4 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__5 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__7 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__8 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__1 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__3 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__4 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__6 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__7 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__0 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__2 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__4 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__5 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__7 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__8 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__0 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__2 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__4 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__5 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__7 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__8 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__0 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__2 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__4 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__5 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__7 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__8 output hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/ADC_fpga_d_0/inst/ADC_fpga_d_v1_S00_AXI_inst/OLED/BCD/data1 multiplier stage hdmi_i/ADC_fpga_d_0/inst/ADC_fpga_d_v1_S00_AXI_inst/OLED/BCD/data1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__0 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__2 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__4 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__5 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__7 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__8 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_a/out3__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__0 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__2 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__4 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__5 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__7 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__8 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/last/m_b/out3__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__1 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__3 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__4 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__6 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__7 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_a/out3__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__0 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__2 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__4 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__5 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__7 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__8 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_b/out3__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__0 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__2 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__4 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__5 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__7 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__8 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_c/out3__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__0 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__2 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__4 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__5 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__7 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__8 multiplier stage hdmi_i/FilterIIR_0/inst/FilterIIR_v1_0_S00_AXI_inst/lowpass/section_1/m_d/out3__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/UDP/condition_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_d_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_d_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_dac_p_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_p_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/clk_short_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd0_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd1_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd2_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/dd3_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/large_period/condition_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/large_period/condition_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_c_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_lower_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_lower_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_upper_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/sample_tr_condi/condition_upper_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/small_period/condition_10 multiplier stage hdmi_i/clk_0/inst/clk_v5_S00_AXI_inst/small_period/condition_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/cos_r_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine_r_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sine_w/sine output is connected to registers with an asynchronous reset (hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter_reg[0], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter_reg[1], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter_reg[2], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter_reg[3], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter_reg[4], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter_reg[5], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter_reg[6], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/counter_reg[7], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div_reg[0], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div_reg[10], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div_reg[11], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div_reg[12], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div_reg[13], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div_reg[1], hdmi_i/DAC_0/inst/DAC_v1_S00_AXI_inst/sw/div_reg[2]... and (the first 15 of 37 listed)). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/C on the hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/clocking/CLKOUT3 pin of hdmi_i/UDP_0/inst/UDP_v1_0_S00_AXI_inst/interface/clocking does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0 has an input control pin hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0/ENARDEN (net: hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0_i_1_n_0) which is driven by a register (hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/flag_indicator_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_1 has an input control pin hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_1/ENARDEN (net: hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0_i_1_n_0) which is driven by a register (hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/flag_indicator_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_2 has an input control pin hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_2/ENARDEN (net: hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0_i_1_n_0) which is driven by a register (hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/flag_indicator_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_3 has an input control pin hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_3/ENARDEN (net: hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/ram_reg_0_i_1_n_0) which is driven by a register (hdmi_i/PhaseDetector_0/inst/PhaseDetector_v1_0_S00_AXI_inst/flag_indicator_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[10] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[8]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[11] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[9]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[12] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[10]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[13] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[11]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[2] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[0]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[3] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[1]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[4] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[2]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[5] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[3]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[6] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[4]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[7] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[5]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[8] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[6]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ADDRARDADDR[9] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[7]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_0/ENARDEN (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/trueth) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/trueth_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1/ADDRARDADDR[11] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[9]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1/ADDRARDADDR[12] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[10]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1 has an input control pin hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/reg_block_reg_1/ADDRARDADDR[13] (net: hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg_n_0_[11]) which is driven by a register (hdmi_i/ampDec_0/inst/ampDec_v1_S00_AXI_inst/freq_ind_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENARDEN (net: hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: hdmi_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: hdmi_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 357 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hdmi_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'D:/AlienWare/Course/ECE532/MileStone7/Nexys-Video-HDMI/proj/HDMI.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Mar 24 22:56:21 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 322 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:38 ; elapsed = 00:01:04 . Memory (MB): peak = 3525.145 ; gain = 506.172
INFO: [Common 17-206] Exiting Vivado at Sat Mar 24 22:56:22 2018...
